
keyboard_left_firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ecac  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c0  0801ed6c  0801ed6c  0001fd6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801f32c  0801f32c  00021254  2**0
                  CONTENTS
  4 .ARM          00000000  0801f32c  0801f32c  00021254  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801f32c  0801f32c  00021254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801f32c  0801f32c  0002032c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801f330  0801f330  00020330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000254  20000000  0801f334  00021000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00011ed0  20000254  0801f588  00021254  2**2
                  ALLOC
 10 ._user_heap_stack 00000904  20012124  0801f588  00022124  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00021254  2**0
                  CONTENTS, READONLY
 12 .debug_info   0008ce1b  00000000  00000000  00021282  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00014eb8  00000000  00000000  000ae09d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003668  00000000  00000000  000c2f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000259e  00000000  00000000  000c65c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003f298  00000000  00000000  000c8b5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0009298d  00000000  00000000  00107df6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f379c  00000000  00000000  0019a783  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000041e7  00000000  00000000  0028df1f  2**0
                  CONTENTS, READONLY
 20 .iar.rtmodel  0000033c  00000000  00000000  00292106  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000024  00000000  00000000  00292444  2**2
                  CONTENTS, READONLY
 22 .debug_frame  0000a30c  00000000  00000000  00292468  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000016a  00000000  00000000  0029c774  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000254 	.word	0x20000254
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0801ed54 	.word	0x0801ed54

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000258 	.word	0x20000258
 8000104:	0801ed54 	.word	0x0801ed54
	...

08000110 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 8000110:	b672      	cpsid	i
@    ORRS    r1, r1, r2                              @ Set the CYCCNTENA bit
@    STR     r1, [r0]                                @ Enable the cycle count register
@
@    /* Setup Vector Table Offset Register.  */
@
    LDR     r0, =0xE000E000                         @ Build address of NVIC registers
 8000112:	4816      	ldr	r0, [pc, #88]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD08                              @ Offset to vector base register
 8000114:	4a16      	ldr	r2, [pc, #88]	@ (8000170 <__tx_DBGHandler+0x8>)
    ADD     r0, r0, r2                              @ Build vector base register
 8000116:	4410      	add	r0, r2
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000118:	4916      	ldr	r1, [pc, #88]	@ (8000174 <__tx_DBGHandler+0xc>)
    STR     r1, [r0]                                @ Set vector table address
 800011a:	6001      	str	r1, [r0, #0]
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 800011c:	4816      	ldr	r0, [pc, #88]	@ (8000178 <__tx_DBGHandler+0x10>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 800011e:	4915      	ldr	r1, [pc, #84]	@ (8000174 <__tx_DBGHandler+0xc>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 8000120:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 8000122:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    LDR     r0, =0xE000E000                         @ Build address of NVIC registers
 8000124:	4811      	ldr	r0, [pc, #68]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r1, =SYSTICK_CYCLES
 8000126:	4915      	ldr	r1, [pc, #84]	@ (800017c <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 8000128:	6141      	str	r1, [r0, #20]
    LDR     r1, =0x7                                // Build SysTick Control Enable Value
 800012a:	4915      	ldr	r1, [pc, #84]	@ (8000180 <__tx_DBGHandler+0x18>)
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 800012c:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */

    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 800012e:	4915      	ldr	r1, [pc, #84]	@ (8000184 <__tx_DBGHandler+0x1c>)
    LDR     r0, =0xE000E000                         // Build address of NVIC registers
 8000130:	480e      	ldr	r0, [pc, #56]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD18                              //
 8000132:	4a15      	ldr	r2, [pc, #84]	@ (8000188 <__tx_DBGHandler+0x20>)
    ADD     r0, r0, r2                              //
 8000134:	4410      	add	r0, r2
    STR     r1, [r0]                                // Setup System Handlers 4-7 Priority Registers
 8000136:	6001      	str	r1, [r0, #0]
    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 8000138:	4914      	ldr	r1, [pc, #80]	@ (800018c <__tx_DBGHandler+0x24>)
    LDR     r0, =0xE000E000                         // Build address of NVIC registers
 800013a:	480c      	ldr	r0, [pc, #48]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD1C                              //
 800013c:	4a14      	ldr	r2, [pc, #80]	@ (8000190 <__tx_DBGHandler+0x28>)
    ADD     r0, r0, r2                              //
 800013e:	4410      	add	r0, r2
    STR     r1, [r0]                                // Setup System Handlers 8-11 Priority Registers
 8000140:	6001      	str	r1, [r0, #0]
                                                    // Note: SVC must be lowest priority, which is 0xFF
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 8000142:	4914      	ldr	r1, [pc, #80]	@ (8000194 <__tx_DBGHandler+0x2c>)
    LDR     r0, =0xE000E000                         // Build address of NVIC registers
 8000144:	4809      	ldr	r0, [pc, #36]	@ (800016c <__tx_DBGHandler+0x4>)
    LDR     r2, =0xD20                              //
 8000146:	4a14      	ldr	r2, [pc, #80]	@ (8000198 <__tx_DBGHandler+0x30>)
    ADD     r0, r0, r2                              //
 8000148:	4410      	add	r0, r2
    STR     r1, [r0]                                // Setup System Handlers 12-15 Priority Registers
 800014a:	6001      	str	r1, [r0, #0]
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 800014c:	4770      	bx	lr

0800014e <__tx_BadHandler>:

/* Define shells for each of the unused vectors.  */
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 800014e:	e7fe      	b.n	800014e <__tx_BadHandler>

08000150 <__tx_HardfaultHandler>:

/* added to catch the hardfault */
    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000150:	e7fe      	b.n	8000150 <__tx_HardfaultHandler>

08000152 <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0, lr}
 8000152:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* BL <your C Function>.... */
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0, r1}
 8000154:	bc03      	pop	{r0, r1}
    MOV     lr, r1
 8000156:	468e      	mov	lr, r1
    BX      lr
 8000158:	4770      	bx	lr

0800015a <SysTick_Handler>:
__tx_SysTickHandler:
    .thumb_func
SysTick_Handler:
// VOID SysTick_Handler (VOID)
// {
    PUSH    {r0, lr}
 800015a:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 800015c:	f000 f8a8 	bl	80002b0 <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0, r1}
 8000160:	bc03      	pop	{r0, r1}
    MOV     lr, r1
 8000162:	468e      	mov	lr, r1
    BX      lr
 8000164:	4770      	bx	lr

08000166 <__tx_NMIHandler>:

/* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 8000166:	e7fe      	b.n	8000166 <__tx_NMIHandler>

08000168 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000168:	e7fe      	b.n	8000168 <__tx_DBGHandler>
 800016a:	0000      	.short	0x0000
    LDR     r0, =0xE000E000                         @ Build address of NVIC registers
 800016c:	e000e000 	.word	0xe000e000
    LDR     r2, =0xD08                              @ Offset to vector base register
 8000170:	00000d08 	.word	0x00000d08
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000174:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000178:	2001120c 	.word	0x2001120c
    LDR     r1, =SYSTICK_CYCLES
 800017c:	0000f9ff 	.word	0x0000f9ff
    LDR     r1, =0x7                                // Build SysTick Control Enable Value
 8000180:	00000007 	.word	0x00000007
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 8000184:	00000000 	.word	0x00000000
    LDR     r2, =0xD18                              //
 8000188:	00000d18 	.word	0x00000d18
    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 800018c:	ff000000 	.word	0xff000000
    LDR     r2, =0xD1C                              //
 8000190:	00000d1c 	.word	0x00000d1c
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 8000194:	40ff0000 	.word	0x40ff0000
    LDR     r2, =0xD20                              //
 8000198:	00000d20 	.word	0x00000d20
 800019c:	00000000 	.word	0x00000000

080001a0 <_tx_thread_schedule>:
@       from the first schedule request. Subsequent scheduling occurs
@       from the PendSV handling routines below. */
@
@    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
@
    MOVS    r0, #0                                  @ Build value for TX_FALSE
 80001a0:	2000      	movs	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 80001a2:	4a26      	ldr	r2, [pc, #152]	@ (800023c <__tx_ts_ready+0xc>)
    STR     r0, [r2, #0]                            @ Clear preempt disable flag
 80001a4:	6010      	str	r0, [r2, #0]
@
@    /* Enable interrupts */
@
    CPSIE   i
 80001a6:	b662      	cpsie	i
@
@    /* Enter the scheduler for the first time.  */
@
    LDR     r0, =#0x10000000                        @ Load PENDSVSET bit
 80001a8:	4825      	ldr	r0, [pc, #148]	@ (8000240 <__tx_ts_ready+0x10>)
    LDR     r1, =#0xE000ED04                        @ Load NVIC base
 80001aa:	4926      	ldr	r1, [pc, #152]	@ (8000244 <__tx_ts_ready+0x14>)
    STR     r0, [r1]                                @ Set PENDSVBIT in ICSR
 80001ac:	6008      	str	r0, [r1, #0]
    DSB                                             @ Complete all memory accesses
 80001ae:	f3bf 8f4f 	dsb	sy
    ISB                                             @ Flush pipeline
 80001b2:	f3bf 8f6f 	isb	sy

080001b6 <__tx_wait_here>:
@
@    /* Wait here for the PendSV to take place.  */
@
__tx_wait_here:
    B       __tx_wait_here                          @ Wait for the PendSV to happen
 80001b6:	e7fe      	b.n	80001b6 <__tx_wait_here>

080001b8 <PendSV_Handler>:
    BL  _tx_execution_thread_exit                   @ Call the thread exit function
    POP     {r0, r1}                                @ Recover LR
    MOV     lr, r1                                  @
    CPSIE   i                                       @ Enable interrupts
#endif
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 80001b8:	4823      	ldr	r0, [pc, #140]	@ (8000248 <__tx_ts_ready+0x18>)
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 80001ba:	4a24      	ldr	r2, [pc, #144]	@ (800024c <__tx_ts_ready+0x1c>)
    MOVS    r3, #0                                  @ Build NULL value
 80001bc:	2300      	movs	r3, #0
    LDR     r1, [r0]                                @ Pickup current thread pointer
 80001be:	6801      	ldr	r1, [r0, #0]
@
@    /* Determine if there is a current thread to finish preserving.  */
@
    CMP     r1,#0                                   @ If NULL, skip preservation
 80001c0:	2900      	cmp	r1, #0
    BEQ     __tx_ts_new                             @
 80001c2:	d015      	beq.n	80001f0 <__tx_ts_new>
@
@    /* Recover PSP and preserve current thread context.  */
@
    STR     r3, [r0]                                @ Set _tx_thread_current_ptr to NULL
 80001c4:	6003      	str	r3, [r0, #0]
    MRS     r3, PSP                                 @ Pickup PSP pointer (thread's stack pointer)
 80001c6:	f3ef 8309 	mrs	r3, PSP
    SUBS    r3, r3, #16                             @ Allocate stack space
 80001ca:	3b10      	subs	r3, #16
    STM     r3!, {r4-r7}                            @ Save its remaining registers (M3 Instruction: STMDB r12!, {r4-r11})
 80001cc:	c3f0      	stmia	r3!, {r4, r5, r6, r7}
    MOV     r4,r8                                   @
 80001ce:	4644      	mov	r4, r8
    MOV     r5,r9                                   @
 80001d0:	464d      	mov	r5, r9
    MOV     r6,r10                                  @
 80001d2:	4656      	mov	r6, sl
    MOV     r7,r11                                  @
 80001d4:	465f      	mov	r7, fp
    SUBS    r3, r3, #32                             @ Allocate stack space
 80001d6:	3b20      	subs	r3, #32
    STM     r3!,{r4-r7}                             @
 80001d8:	c3f0      	stmia	r3!, {r4, r5, r6, r7}
    SUBS    r3, r3, #20                             @ Allocate stack space
 80001da:	3b14      	subs	r3, #20
    MOV     r5, lr                                  @ Move LR into R4
 80001dc:	4675      	mov	r5, lr
    STR     r5, [r3]                                @ Save LR
 80001de:	601d      	str	r5, [r3, #0]
    STR     r3, [r1, #8]                            @ Save its stack pointer
 80001e0:	608b      	str	r3, [r1, #8]
@
@    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */
@
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 80001e2:	4c1b      	ldr	r4, [pc, #108]	@ (8000250 <__tx_ts_ready+0x20>)
    LDR     r5, [r4]                                @ Pickup current time-slice
 80001e4:	6825      	ldr	r5, [r4, #0]
    CMP     r5, #0                                  @ If not active, skip processing
 80001e6:	2d00      	cmp	r5, #0
    BEQ     __tx_ts_new                             @
 80001e8:	d002      	beq.n	80001f0 <__tx_ts_new>
@
@    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */
@
    STR     r5, [r1, #24]                           @ Save current time-slice
 80001ea:	618d      	str	r5, [r1, #24]
@
@    /* Clear the global time-slice.  */
@
    MOVS    r5, #0                                  @ Build clear value
 80001ec:	2500      	movs	r5, #0
    STR     r5, [r4]                                @ Clear time-slice
 80001ee:	6025      	str	r5, [r4, #0]

080001f0 <__tx_ts_new>:
@
__tx_ts_new:
@
@    /* Now we are looking for a new thread to execute!  */
@
    CPSID   i                                       @ Disable interrupts
 80001f0:	b672      	cpsid	i
    LDR     r1, [r2]                                @ Is there another thread ready to execute?
 80001f2:	6811      	ldr	r1, [r2, #0]
    CMP     r1, #0                                  @
 80001f4:	2900      	cmp	r1, #0
    BEQ     __tx_ts_wait                            @ No, skip to the wait processing
 80001f6:	d014      	beq.n	8000222 <__tx_ts_wait>
@
@    /* Yes, another thread is ready for else, make the current thread the new thread.  */
@
    STR     r1, [r0]                                @ Setup the current thread pointer to the new thread
 80001f8:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       @ Enable interrupts
 80001fa:	b662      	cpsie	i

080001fc <__tx_ts_restore>:
@
@    /* Increment the thread run count.  */
@
__tx_ts_restore:
    LDR     r7, [r1, #4]                            @ Pickup the current thread run count
 80001fc:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 80001fe:	4c14      	ldr	r4, [pc, #80]	@ (8000250 <__tx_ts_ready+0x20>)
    LDR     r5, [r1, #24]                           @ Pickup thread's current time-slice
 8000200:	698d      	ldr	r5, [r1, #24]
    ADDS    r7, r7, #1                              @ Increment the thread run count
 8000202:	3701      	adds	r7, #1
    STR     r7, [r1, #4]                            @ Store the new run count
 8000204:	604f      	str	r7, [r1, #4]
@
@    /* Setup global time-slice with thread's current time-slice.  */
@
    STR     r5, [r4]                                @ Setup global time-slice
 8000206:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                @ Recover r3
#endif
@
@    /* Restore the thread context and PSP.  */
@
    LDR     r3, [r1, #8]                            @ Pickup thread's stack pointer
 8000208:	688b      	ldr	r3, [r1, #8]
    LDR     r5, [r3]                                @ Recover saved LR
 800020a:	681d      	ldr	r5, [r3, #0]
    ADDS    r3, r3, #4                              @ Position past LR
 800020c:	3304      	adds	r3, #4
    MOV     lr, r5                                  @ Restore LR
 800020e:	46ae      	mov	lr, r5
    LDM     r3!,{r4-r7}                             @ Recover thread's registers (r4-r11)
 8000210:	cbf0      	ldmia	r3!, {r4, r5, r6, r7}
    MOV     r11,r7                                  @
 8000212:	46bb      	mov	fp, r7
    MOV     r10,r6                                  @
 8000214:	46b2      	mov	sl, r6
    MOV     r9,r5                                   @
 8000216:	46a9      	mov	r9, r5
    MOV     r8,r4                                   @
 8000218:	46a0      	mov	r8, r4
    LDM     r3!,{r4-r7}                             @
 800021a:	cbf0      	ldmia	r3!, {r4, r5, r6, r7}
    MSR     PSP, r3                                 @ Setup the thread's stack pointer
 800021c:	f383 8809 	msr	PSP, r3
@
@    /* Return to thread.  */
@
    BX      lr                                      @ Return to thread!
 8000220:	4770      	bx	lr

08000222 <__tx_ts_wait>:
@    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
@       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
@       are disabled to allow use of WFI for waiting for a thread to arrive.  */
@
__tx_ts_wait:
    CPSID   i                                       @ Disable interrupts
 8000222:	b672      	cpsid	i
    LDR     r1, [r2]                                @ Pickup the next thread to execute pointer
 8000224:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                @ Store it in the current pointer
 8000226:	6001      	str	r1, [r0, #0]
    CMP     r1, #0                                  @ If non-NULL, a new thread is ready!
 8000228:	2900      	cmp	r1, #0
    BNE     __tx_ts_ready                           @
 800022a:	d101      	bne.n	8000230 <__tx_ts_ready>
    PUSH    {r0-r3}
    BL      tx_low_power_exit                       @ Exit low power mode
    POP     {r0-r3}
#endif

    CPSIE   i                                       @ Enable interrupts
 800022c:	b662      	cpsie	i
    B       __tx_ts_wait                            @ Loop to continue waiting
 800022e:	e7f8      	b.n	8000222 <__tx_ts_wait>

08000230 <__tx_ts_ready>:
@
@    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
@       already in the handler!  */
@
__tx_ts_ready:
    LDR     r7, =0x08000000                         @ Build clear PendSV value
 8000230:	4f08      	ldr	r7, [pc, #32]	@ (8000254 <__tx_ts_ready+0x24>)
    LDR     r5, =0xE000ED04                         @ Build base NVIC address
 8000232:	4d04      	ldr	r5, [pc, #16]	@ (8000244 <__tx_ts_ready+0x14>)
    STR     r7, [r5]                                @ Clear any PendSV
 8000234:	602f      	str	r7, [r5, #0]
@
@    /* Re-enable interrupts and restore new thread.  */
@
    CPSIE   i                                       @ Enable interrupts
 8000236:	b662      	cpsie	i
    B       __tx_ts_restore                         @ Restore the thread
 8000238:	e7e0      	b.n	80001fc <__tx_ts_restore>
 800023a:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 800023c:	200112a8 	.word	0x200112a8
    LDR     r0, =#0x10000000                        @ Load PENDSVSET bit
 8000240:	10000000 	.word	0x10000000
    LDR     r1, =#0xE000ED04                        @ Load NVIC base
 8000244:	e000ed04 	.word	0xe000ed04
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 8000248:	20011210 	.word	0x20011210
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 800024c:	20011214 	.word	0x20011214
    LDR     r4, =_tx_timer_time_slice               @ Build address of time-slice variable
 8000250:	20011814 	.word	0x20011814
    LDR     r7, =0x08000000                         @ Build clear PendSV value
 8000254:	08000000 	.word	0x08000000
	...

08000260 <_tx_thread_stack_build>:
@                       pc          Initial value for pc
@                       xPSR        Initial value for xPSR
@
@    Stack Bottom: (higher memory address)  */
@
    LDR     r2, [r0, #16]                           @ Pickup end of stack area
 8000260:	6902      	ldr	r2, [r0, #16]
    MOVS    r3, #0x7                                @
 8000262:	2307      	movs	r3, #7
    BICS    r2, r2, r3                              @ Align frame for 8-byte alignment
 8000264:	439a      	bics	r2, r3
    SUBS    r2, r2, #68                             @ Subtract frame size
 8000266:	3a44      	subs	r2, #68	@ 0x44
    LDR     r3, =0xFFFFFFFD                         @ Build initial LR value
 8000268:	4b0b      	ldr	r3, [pc, #44]	@ (8000298 <_tx_thread_stack_build+0x38>)
    STR     r3, [r2, #0]                            @ Save on the stack
 800026a:	6013      	str	r3, [r2, #0]
@
@    /* Actually build the stack frame.  */
@
    MOVS    r3, #0                                  @ Build initial register value
 800026c:	2300      	movs	r3, #0
    STR     r3, [r2, #4]                            @ Store initial r8
 800026e:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            @ Store initial r9
 8000270:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           @ Store initial r10
 8000272:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           @ Store initial r11
 8000274:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           @ Store initial r4
 8000276:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           @ Store initial r5
 8000278:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           @ Store initial r6
 800027a:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           @ Store initial r7
 800027c:	6213      	str	r3, [r2, #32]
@
@    /* Hardware stack follows.  */
@
    STR     r3, [r2, #36]                           @ Store initial r0
 800027e:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           @ Store initial r1
 8000280:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           @ Store initial r2
 8000282:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           @ Store initial r3
 8000284:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           @ Store initial r12
 8000286:	6353      	str	r3, [r2, #52]	@ 0x34
    LDR     r3, =0xFFFFFFFF                         @ Poison EXC_RETURN value
 8000288:	4b04      	ldr	r3, [pc, #16]	@ (800029c <_tx_thread_stack_build+0x3c>)
    STR     r3, [r2, #56]                           @ Store initial lr
 800028a:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           @ Store initial pc
 800028c:	63d1      	str	r1, [r2, #60]	@ 0x3c
    LDR     r3, =0x01000000                         @ Only T-bit need be set
 800028e:	4b04      	ldr	r3, [pc, #16]	@ (80002a0 <_tx_thread_stack_build+0x40>)
    STR     r3, [r2, #64]                           @ Store initial xPSR
 8000290:	6413      	str	r3, [r2, #64]	@ 0x40
@
@    /* Setup stack pointer.  */
@    thread_ptr -> tx_thread_stack_ptr =  r2;
@
    STR     r2, [r0, #8]                            @ Save stack pointer in thread's
 8000292:	6082      	str	r2, [r0, #8]
                                                    @   control block
    BX      lr                                      @ Return to caller
 8000294:	4770      	bx	lr
 8000296:	0000      	.short	0x0000
    LDR     r3, =0xFFFFFFFD                         @ Build initial LR value
 8000298:	fffffffd 	.word	0xfffffffd
    LDR     r3, =0xFFFFFFFF                         @ Poison EXC_RETURN value
 800029c:	ffffffff 	.word	0xffffffff
    LDR     r3, =0x01000000                         @ Only T-bit need be set
 80002a0:	01000000 	.word	0x01000000
	...

080002b0 <_tx_timer_interrupt>:
@       for use.  */
@
@    /* Increment the system clock.  */
@    _tx_timer_system_clock++;
@
    LDR     r1, =_tx_timer_system_clock             @ Pickup address of system clock
 80002b0:	4923      	ldr	r1, [pc, #140]	@ (8000340 <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            @ Pickup system clock
 80002b2:	6808      	ldr	r0, [r1, #0]
    ADDS    r0, r0, #1                              @ Increment system clock
 80002b4:	3001      	adds	r0, #1
    STR     r0, [r1, #0]                            @ Store new system clock
 80002b6:	6008      	str	r0, [r1, #0]
@
@    /* Test for time-slice expiration.  */
@    if (_tx_timer_time_slice)
@    {
@
    LDR     r3, =_tx_timer_time_slice               @ Pickup address of time-slice
 80002b8:	4b22      	ldr	r3, [pc, #136]	@ (8000344 <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            @ Pickup time-slice
 80002ba:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ Is it non-active?
 80002bc:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_no_time_slice                @ Yes, skip time-slice processing
 80002be:	d006      	beq.n	80002ce <__tx_timer_no_time_slice>
@
@       /* Decrement the time_slice.  */
@       _tx_timer_time_slice--;
@
    SUBS    r2, r2, #1                              @ Decrement the time-slice
 80002c0:	3a01      	subs	r2, #1
    STR     r2, [r3, #0]                            @ Store new time-slice value
 80002c2:	601a      	str	r2, [r3, #0]
@
@       /* Check for expiration.  */
@       if (__tx_timer_time_slice == 0)
@
    CMP     r2, #0                                  @ Has it expired?
 80002c4:	2a00      	cmp	r2, #0
    BNE     __tx_timer_no_time_slice                @ No, skip expiration processing
 80002c6:	d102      	bne.n	80002ce <__tx_timer_no_time_slice>
@
@       /* Set the time-slice expired flag.  */
@       _tx_timer_expired_time_slice =  TX_TRUE;
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup address of expired flag
 80002c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000348 <__tx_timer_nothing_expired+0x10>)
    MOVS    r0, #1                                  @ Build expired value
 80002ca:	2001      	movs	r0, #1
    STR     r0, [r3, #0]                            @ Set time-slice expiration flag
 80002cc:	6018      	str	r0, [r3, #0]

080002ce <__tx_timer_no_time_slice>:
@
@    /* Test for timer expiration.  */
@    if (*_tx_timer_current_ptr)
@    {
@
    LDR     r1, =_tx_timer_current_ptr              @ Pickup current timer pointer address
 80002ce:	491f      	ldr	r1, [pc, #124]	@ (800034c <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            @ Pickup current timer
 80002d0:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            @ Pickup timer list entry
 80002d2:	6802      	ldr	r2, [r0, #0]
    CMP     r2, #0                                  @ Is there anything in the list?
 80002d4:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_no_timer                     @ No, just increment the timer
 80002d6:	d003      	beq.n	80002e0 <__tx_timer_no_timer>
@
@        /* Set expiration flag.  */
@        _tx_timer_expired =  TX_TRUE;
@
    LDR     r3, =_tx_timer_expired                  @ Pickup expiration flag address
 80002d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000350 <__tx_timer_nothing_expired+0x18>)
    MOVS    r2, #1                                  @ Build expired value
 80002da:	2201      	movs	r2, #1
    STR     r2, [r3, #0]                            @ Set expired flag
 80002dc:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         @ Finished timer processing
 80002de:	e007      	b.n	80002f0 <__tx_timer_done>

080002e0 <__tx_timer_no_timer>:
__tx_timer_no_timer:
@
@        /* No timer expired, increment the timer pointer.  */
@        _tx_timer_current_ptr++;
@
    ADDS    r0, r0, #4                              @ Move to next timer
 80002e0:	3004      	adds	r0, #4
@
@        /* Check for wrap-around.  */
@        if (_tx_timer_current_ptr == _tx_timer_list_end)
@
    LDR     r3, =_tx_timer_list_end                 @ Pickup addr of timer list end
 80002e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000354 <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            @ Pickup list end
 80002e4:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  @ Are we at list end?
 80002e6:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    @ No, skip wrap-around logic
 80002e8:	d101      	bne.n	80002ee <__tx_timer_skip_wrap>
@
@            /* Wrap to beginning of list.  */
@            _tx_timer_current_ptr =  _tx_timer_list_start;
@
    LDR     r3, =_tx_timer_list_start               @ Pickup addr of timer list start
 80002ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000358 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            @ Set current pointer to list start
 80002ec:	6818      	ldr	r0, [r3, #0]

080002ee <__tx_timer_skip_wrap>:
@
__tx_timer_skip_wrap:
@
    STR     r0, [r1, #0]                            @ Store new current timer pointer
 80002ee:	6008      	str	r0, [r1, #0]

080002f0 <__tx_timer_done>:
@
@    /* See if anything has expired.  */
@    if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
@    {
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup addr of expired flag
 80002f0:	4b15      	ldr	r3, [pc, #84]	@ (8000348 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            @ Pickup time-slice expired flag
 80002f2:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ Did a time-slice expire?
 80002f4:	2a00      	cmp	r2, #0
    BNE     __tx_something_expired                  @ If non-zero, time-slice expired
 80002f6:	d103      	bne.n	8000300 <__tx_something_expired>
    LDR     r1, =_tx_timer_expired                  @ Pickup addr of other expired flag
 80002f8:	4915      	ldr	r1, [pc, #84]	@ (8000350 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            @ Pickup timer expired flag
 80002fa:	6808      	ldr	r0, [r1, #0]
    CMP     r0, #0                                  @ Did a timer expire?
 80002fc:	2800      	cmp	r0, #0
    BEQ     __tx_timer_nothing_expired              @ No, nothing expired
 80002fe:	d01b      	beq.n	8000338 <__tx_timer_nothing_expired>

08000300 <__tx_something_expired>:
@
__tx_something_expired:
@
@
    PUSH    {r0, lr}                                @ Save the lr register on the stack
 8000300:	b501      	push	{r0, lr}
@
@    /* Did a timer expire?  */
@    if (_tx_timer_expired)
@    {
@
    LDR     r1, =_tx_timer_expired                  @ Pickup addr of expired flag
 8000302:	4913      	ldr	r1, [pc, #76]	@ (8000350 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            @ Pickup timer expired flag
 8000304:	6808      	ldr	r0, [r1, #0]
    CMP     r0, #0                                  @ Check for timer expiration
 8000306:	2800      	cmp	r0, #0
    BEQ     __tx_timer_dont_activate                @ If not set, skip timer activation
 8000308:	d001      	beq.n	800030e <__tx_timer_dont_activate>
@
@        /* Process timer expiration.  */
@        _tx_timer_expiration_process()@
@
    BL      _tx_timer_expiration_process            @ Call the timer expiration handling routine
 800030a:	f012 fd11 	bl	8012d30 <_tx_timer_expiration_process>

0800030e <__tx_timer_dont_activate>:
@
@    /* Did time slice expire?  */
@    if (_tx_timer_expired_time_slice)
@    {
@
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup addr of time-slice expired
 800030e:	4b0e      	ldr	r3, [pc, #56]	@ (8000348 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            @ Pickup the actual flag
 8000310:	681a      	ldr	r2, [r3, #0]
    CMP     r2, #0                                  @ See if the flag is set
 8000312:	2a00      	cmp	r2, #0
    BEQ     __tx_timer_not_ts_expiration            @ No, skip time-slice processing
 8000314:	d00e      	beq.n	8000334 <__tx_timer_not_ts_expiration>
@
@        /* Time slice interrupted thread.  */
@        _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   @ Call time-slice processing
 8000316:	f012 fc81 	bl	8012c1c <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 800031a:	4810      	ldr	r0, [pc, #64]	@ (800035c <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                @ Is the preempt disable flag set?
 800031c:	6801      	ldr	r1, [r0, #0]
    CMP     r1, #0                                  @
 800031e:	2900      	cmp	r1, #0
    BNE     __tx_timer_skip_time_slice              @ Yes, skip the PendSV logic
 8000320:	d108      	bne.n	8000334 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 8000322:	480f      	ldr	r0, [pc, #60]	@ (8000360 <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                @ Pickup the current thread pointer
 8000324:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 8000326:	4a0f      	ldr	r2, [pc, #60]	@ (8000364 <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                @ Pickup the execute thread pointer
 8000328:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         @ Build address of control register
 800032a:	480f      	ldr	r0, [pc, #60]	@ (8000368 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         @ Build value for PendSV bit
 800032c:	4a0f      	ldr	r2, [pc, #60]	@ (800036c <__tx_timer_nothing_expired+0x34>)
    CMP     r1, r3                                  @ Are they the same?
 800032e:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              @ If the same, there was no time-slice performed
 8000330:	d000      	beq.n	8000334 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                @ Not the same, issue the PendSV for preemption
 8000332:	6002      	str	r2, [r0, #0]

08000334 <__tx_timer_not_ts_expiration>:
@
@    }
@
__tx_timer_not_ts_expiration:
@
    POP   {r0, r1}                                  @ Recover lr register (r0 is just there for
 8000334:	bc03      	pop	{r0, r1}
    MOV   lr, r1                                    @   the 8-byte stack alignment
 8000336:	468e      	mov	lr, r1

08000338 <__tx_timer_nothing_expired>:
@
@    }
@
__tx_timer_nothing_expired:

    DSB                                             @ Complete all memory access
 8000338:	f3bf 8f4f 	dsb	sy
    BX      lr                                      @ Return to caller
 800033c:	4770      	bx	lr
 800033e:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             @ Pickup address of system clock
 8000340:	200112b4 	.word	0x200112b4
    LDR     r3, =_tx_timer_time_slice               @ Pickup address of time-slice
 8000344:	20011814 	.word	0x20011814
    LDR     r3, =_tx_timer_expired_time_slice       @ Pickup address of expired flag
 8000348:	200112b8 	.word	0x200112b8
    LDR     r1, =_tx_timer_current_ptr              @ Pickup current timer pointer address
 800034c:	20011344 	.word	0x20011344
    LDR     r3, =_tx_timer_expired                  @ Pickup expiration flag address
 8000350:	20011348 	.word	0x20011348
    LDR     r3, =_tx_timer_list_end                 @ Pickup addr of timer list end
 8000354:	20011340 	.word	0x20011340
    LDR     r3, =_tx_timer_list_start               @ Pickup addr of timer list start
 8000358:	2001133c 	.word	0x2001133c
    LDR     r0, =_tx_thread_preempt_disable         @ Build address of preempt disable flag
 800035c:	200112a8 	.word	0x200112a8
    LDR     r0, =_tx_thread_current_ptr             @ Build current thread pointer address
 8000360:	20011210 	.word	0x20011210
    LDR     r2, =_tx_thread_execute_ptr             @ Build execute thread pointer address
 8000364:	20011214 	.word	0x20011214
    LDR     r0, =0xE000ED04                         @ Build address of control register
 8000368:	e000ed04 	.word	0xe000ed04
    LDR     r2, =0x10000000                         @ Build value for PendSV bit
 800036c:	10000000 	.word	0x10000000

08000370 <USBPD_CAD_Init>:
 8000370:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8000372:	b082      	sub	sp, #8
 8000374:	0015      	movs	r5, r2
 8000376:	001e      	movs	r6, r3
 8000378:	2400      	movs	r4, #0
 800037a:	4668      	mov	r0, sp
 800037c:	7a00      	ldrb	r0, [r0, #8]
 800037e:	2803      	cmp	r0, #3
 8000380:	d301      	bcc.n	8000386 <USBPD_CAD_Init+0x16>
 8000382:	2401      	movs	r4, #1
 8000384:	e01f      	b.n	80003c6 <USBPD_CAD_Init+0x56>
 8000386:	9100      	str	r1, [sp, #0]
 8000388:	2900      	cmp	r1, #0
 800038a:	d101      	bne.n	8000390 <USBPD_CAD_Init+0x20>
 800038c:	2402      	movs	r4, #2
 800038e:	e01a      	b.n	80003c6 <USBPD_CAD_Init+0x56>
 8000390:	200c      	movs	r0, #12
 8000392:	f01e fbc3 	bl	801eb1c <malloc>
 8000396:	0007      	movs	r7, r0
 8000398:	d101      	bne.n	800039e <USBPD_CAD_Init+0x2e>
 800039a:	2403      	movs	r4, #3
 800039c:	e013      	b.n	80003c6 <USBPD_CAD_Init+0x56>
 800039e:	210c      	movs	r1, #12
 80003a0:	f01e fcc9 	bl	801ed36 <__aeabi_memclr>
 80003a4:	603e      	str	r6, [r7, #0]
 80003a6:	723c      	strb	r4, [r7, #8]
 80003a8:	9800      	ldr	r0, [sp, #0]
 80003aa:	6078      	str	r0, [r7, #4]
 80003ac:	484a      	ldr	r0, [pc, #296]	@ (80004d8 <.text_6>)
 80003ae:	4669      	mov	r1, sp
 80003b0:	7a09      	ldrb	r1, [r1, #8]
 80003b2:	0089      	lsls	r1, r1, #2
 80003b4:	5047      	str	r7, [r0, r1]
 80003b6:	9800      	ldr	r0, [sp, #0]
 80003b8:	6843      	ldr	r3, [r0, #4]
 80003ba:	0032      	movs	r2, r6
 80003bc:	0029      	movs	r1, r5
 80003be:	4668      	mov	r0, sp
 80003c0:	7a00      	ldrb	r0, [r0, #8]
 80003c2:	f013 ffeb 	bl	801439c <CAD_Init>
 80003c6:	0020      	movs	r0, r4
 80003c8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080003ca <USBPD_CAD_PortEnable>:
 80003ca:	2803      	cmp	r0, #3
 80003cc:	d203      	bcs.n	80003d6 <USBPD_CAD_PortEnable+0xc>
 80003ce:	4a42      	ldr	r2, [pc, #264]	@ (80004d8 <.text_6>)
 80003d0:	0080      	lsls	r0, r0, #2
 80003d2:	5810      	ldr	r0, [r2, r0]
 80003d4:	7201      	strb	r1, [r0, #8]
 80003d6:	4770      	bx	lr

080003d8 <USBPD_CAD_Process>:
 80003d8:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 80003da:	2400      	movs	r4, #0
 80003dc:	4669      	mov	r1, sp
 80003de:	700c      	strb	r4, [r1, #0]
 80003e0:	9401      	str	r4, [sp, #4]
 80003e2:	2500      	movs	r5, #0
 80003e4:	43ed      	mvns	r5, r5
 80003e6:	4f3d      	ldr	r7, [pc, #244]	@ (80004dc <.text_7>)
 80003e8:	483b      	ldr	r0, [pc, #236]	@ (80004d8 <.text_6>)
 80003ea:	00a1      	lsls	r1, r4, #2
 80003ec:	1846      	adds	r6, r0, r1
 80003ee:	6830      	ldr	r0, [r6, #0]
 80003f0:	2800      	cmp	r0, #0
 80003f2:	d06c      	beq.n	80004ce <USBPD_CAD_Process+0xf6>
 80003f4:	7a00      	ldrb	r0, [r0, #8]
 80003f6:	2801      	cmp	r0, #1
 80003f8:	d169      	bne.n	80004ce <USBPD_CAD_Process+0xf6>
 80003fa:	aa01      	add	r2, sp, #4
 80003fc:	4669      	mov	r1, sp
 80003fe:	b2e0      	uxtb	r0, r4
 8000400:	f014 fa3a 	bl	8014878 <CAD_StateMachine>
 8000404:	42a8      	cmp	r0, r5
 8000406:	d800      	bhi.n	800040a <USBPD_CAD_Process+0x32>
 8000408:	0005      	movs	r5, r0
 800040a:	4668      	mov	r0, sp
 800040c:	7800      	ldrb	r0, [r0, #0]
 800040e:	2801      	cmp	r0, #1
 8000410:	d004      	beq.n	800041c <USBPD_CAD_Process+0x44>
 8000412:	2802      	cmp	r0, #2
 8000414:	d012      	beq.n	800043c <USBPD_CAD_Process+0x64>
 8000416:	2804      	cmp	r0, #4
 8000418:	d010      	beq.n	800043c <USBPD_CAD_Process+0x64>
 800041a:	e040      	b.n	800049e <USBPD_CAD_Process+0xc6>
 800041c:	6830      	ldr	r0, [r6, #0]
 800041e:	6801      	ldr	r1, [r0, #0]
 8000420:	680a      	ldr	r2, [r1, #0]
 8000422:	4b2f      	ldr	r3, [pc, #188]	@ (80004e0 <.text_8>)
 8000424:	4013      	ands	r3, r2
 8000426:	600b      	str	r3, [r1, #0]
 8000428:	6801      	ldr	r1, [r0, #0]
 800042a:	680a      	ldr	r2, [r1, #0]
 800042c:	23c0      	movs	r3, #192	@ 0xc0
 800042e:	439a      	bics	r2, r3
 8000430:	600a      	str	r2, [r1, #0]
 8000432:	6800      	ldr	r0, [r0, #0]
 8000434:	6801      	ldr	r1, [r0, #0]
 8000436:	4039      	ands	r1, r7
 8000438:	6001      	str	r1, [r0, #0]
 800043a:	e034      	b.n	80004a6 <USBPD_CAD_Process+0xce>
 800043c:	6830      	ldr	r0, [r6, #0]
 800043e:	9901      	ldr	r1, [sp, #4]
 8000440:	2901      	cmp	r1, #1
 8000442:	6801      	ldr	r1, [r0, #0]
 8000444:	680a      	ldr	r2, [r1, #0]
 8000446:	d103      	bne.n	8000450 <USBPD_CAD_Process+0x78>
 8000448:	403a      	ands	r2, r7
 800044a:	2380      	movs	r3, #128	@ 0x80
 800044c:	01db      	lsls	r3, r3, #7
 800044e:	e002      	b.n	8000456 <USBPD_CAD_Process+0x7e>
 8000450:	403a      	ands	r2, r7
 8000452:	2380      	movs	r3, #128	@ 0x80
 8000454:	019b      	lsls	r3, r3, #6
 8000456:	4313      	orrs	r3, r2
 8000458:	600b      	str	r3, [r1, #0]
 800045a:	6801      	ldr	r1, [r0, #0]
 800045c:	680b      	ldr	r3, [r1, #0]
 800045e:	22c0      	movs	r2, #192	@ 0xc0
 8000460:	4393      	bics	r3, r2
 8000462:	469c      	mov	ip, r3
 8000464:	9a01      	ldr	r2, [sp, #4]
 8000466:	0193      	lsls	r3, r2, #6
 8000468:	22c0      	movs	r2, #192	@ 0xc0
 800046a:	401a      	ands	r2, r3
 800046c:	4663      	mov	r3, ip
 800046e:	431a      	orrs	r2, r3
 8000470:	600a      	str	r2, [r1, #0]
 8000472:	6801      	ldr	r1, [r0, #0]
 8000474:	680a      	ldr	r2, [r1, #0]
 8000476:	2380      	movs	r3, #128	@ 0x80
 8000478:	015b      	lsls	r3, r3, #5
 800047a:	4313      	orrs	r3, r2
 800047c:	600b      	str	r3, [r1, #0]
 800047e:	6800      	ldr	r0, [r0, #0]
 8000480:	6801      	ldr	r1, [r0, #0]
 8000482:	074a      	lsls	r2, r1, #29
 8000484:	0fd2      	lsrs	r2, r2, #31
 8000486:	d103      	bne.n	8000490 <USBPD_CAD_Process+0xb8>
 8000488:	2208      	movs	r2, #8
 800048a:	4391      	bics	r1, r2
 800048c:	6001      	str	r1, [r0, #0]
 800048e:	e002      	b.n	8000496 <USBPD_CAD_Process+0xbe>
 8000490:	2208      	movs	r2, #8
 8000492:	430a      	orrs	r2, r1
 8000494:	6002      	str	r2, [r0, #0]
 8000496:	2168      	movs	r1, #104	@ 0x68
 8000498:	b2e0      	uxtb	r0, r4
 800049a:	f000 f925 	bl	80006e8 <USBPD_PE_Notification>
 800049e:	4668      	mov	r0, sp
 80004a0:	7800      	ldrb	r0, [r0, #0]
 80004a2:	2800      	cmp	r0, #0
 80004a4:	d013      	beq.n	80004ce <USBPD_CAD_Process+0xf6>
 80004a6:	9a01      	ldr	r2, [sp, #4]
 80004a8:	4668      	mov	r0, sp
 80004aa:	7801      	ldrb	r1, [r0, #0]
 80004ac:	b2e0      	uxtb	r0, r4
 80004ae:	6833      	ldr	r3, [r6, #0]
 80004b0:	685b      	ldr	r3, [r3, #4]
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	4798      	blx	r3
 80004b6:	4668      	mov	r0, sp
 80004b8:	7800      	ldrb	r0, [r0, #0]
 80004ba:	2801      	cmp	r0, #1
 80004bc:	d003      	beq.n	80004c6 <USBPD_CAD_Process+0xee>
 80004be:	4668      	mov	r0, sp
 80004c0:	7800      	ldrb	r0, [r0, #0]
 80004c2:	2803      	cmp	r0, #3
 80004c4:	d103      	bne.n	80004ce <USBPD_CAD_Process+0xf6>
 80004c6:	2169      	movs	r1, #105	@ 0x69
 80004c8:	b2e0      	uxtb	r0, r4
 80004ca:	f000 f90d 	bl	80006e8 <USBPD_PE_Notification>
 80004ce:	1c64      	adds	r4, r4, #1
 80004d0:	2c03      	cmp	r4, #3
 80004d2:	d389      	bcc.n	80003e8 <USBPD_CAD_Process+0x10>
 80004d4:	0028      	movs	r0, r5
 80004d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080004d8 <.text_6>:
 80004d8:	20000270 	.word	0x20000270

080004dc <.text_7>:
 80004dc:	ffff9fff 	.word	0xffff9fff

080004e0 <.text_8>:
 80004e0:	ffffefff 	.word	0xffffefff

080004e4 <USBPD_CAD_AssertRd>:
 80004e4:	b510      	push	{r4, lr}
 80004e6:	0004      	movs	r4, r0
 80004e8:	f016 fb3c 	bl	8016b64 <USBPDM1_DeAssertRp>
 80004ec:	0020      	movs	r0, r4
 80004ee:	f016 fb43 	bl	8016b78 <USBPDM1_AssertRd>
 80004f2:	bd10      	pop	{r4, pc}

080004f4 <USBPD_CAD_AssertRp>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	0004      	movs	r4, r0
 80004f8:	f016 fbe4 	bl	8016cc4 <USBPDM1_DeAssertRd>
 80004fc:	0020      	movs	r0, r4
 80004fe:	f016 fa79 	bl	80169f4 <USBPDM1_AssertRp>
 8000502:	bd10      	pop	{r4, pc}

08000504 <USBPD_CAD_EnterErrorRecovery>:
 8000504:	b580      	push	{r7, lr}
 8000506:	f014 f853 	bl	80145b0 <CAD_Enter_ErrorRecovery>
 800050a:	bd01      	pop	{r0, pc}

0800050c <USBPD_CAD_SRC_SetRpResistor>:
 800050c:	b510      	push	{r4, lr}
 800050e:	2404      	movs	r4, #4
 8000510:	f014 f8b4 	bl	801467c <CAD_Set_ResistorRp>
 8000514:	2800      	cmp	r0, #0
 8000516:	d100      	bne.n	800051a <USBPD_CAD_SRC_SetRpResistor+0xe>
 8000518:	2400      	movs	r4, #0
 800051a:	0020      	movs	r0, r4
 800051c:	bd10      	pop	{r4, pc}

0800051e <USBPD_CAD_SetRpResistor>:
 800051e:	b580      	push	{r7, lr}
 8000520:	f7ff fff4 	bl	800050c <USBPD_CAD_SRC_SetRpResistor>
 8000524:	bd02      	pop	{r1, pc}

08000526 <USBPD_CAD_GetMemoryConsumption>:
 8000526:	2024      	movs	r0, #36	@ 0x24
 8000528:	4770      	bx	lr
	...

0800052c <USBPD_PE_Init>:
 800052c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800052e:	000e      	movs	r6, r1
 8000530:	0017      	movs	r7, r2
 8000532:	001c      	movs	r4, r3
 8000534:	6871      	ldr	r1, [r6, #4]
 8000536:	070a      	lsls	r2, r1, #28
 8000538:	0fd2      	lsrs	r2, r2, #31
 800053a:	d002      	beq.n	8000542 <USBPD_PE_Init+0x16>
 800053c:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800053e:	2900      	cmp	r1, #0
 8000540:	d002      	beq.n	8000548 <USBPD_PE_Init+0x1c>
 8000542:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8000544:	2900      	cmp	r1, #0
 8000546:	d101      	bne.n	800054c <USBPD_PE_Init+0x20>
 8000548:	241b      	movs	r4, #27
 800054a:	e04a      	b.n	80005e2 <USBPD_PE_Init+0xb6>
 800054c:	4669      	mov	r1, sp
 800054e:	7008      	strb	r0, [r1, #0]
 8000550:	4668      	mov	r0, sp
 8000552:	7800      	ldrb	r0, [r0, #0]
 8000554:	2803      	cmp	r0, #3
 8000556:	d301      	bcc.n	800055c <USBPD_PE_Init+0x30>
 8000558:	2417      	movs	r4, #23
 800055a:	e042      	b.n	80005e2 <USBPD_PE_Init+0xb6>
 800055c:	2096      	movs	r0, #150	@ 0x96
 800055e:	00c0      	lsls	r0, r0, #3
 8000560:	f01e fadc 	bl	801eb1c <malloc>
 8000564:	0005      	movs	r5, r0
 8000566:	d101      	bne.n	800056c <USBPD_PE_Init+0x40>
 8000568:	2416      	movs	r4, #22
 800056a:	e03a      	b.n	80005e2 <USBPD_PE_Init+0xb6>
 800056c:	2196      	movs	r1, #150	@ 0x96
 800056e:	00c9      	lsls	r1, r1, #3
 8000570:	f01e fbe1 	bl	801ed36 <__aeabi_memclr>
 8000574:	487a      	ldr	r0, [pc, #488]	@ (8000760 <.text_16>)
 8000576:	4669      	mov	r1, sp
 8000578:	7809      	ldrb	r1, [r1, #0]
 800057a:	0089      	lsls	r1, r1, #2
 800057c:	5045      	str	r5, [r0, r1]
 800057e:	602e      	str	r6, [r5, #0]
 8000580:	606f      	str	r7, [r5, #4]
 8000582:	4668      	mov	r0, sp
 8000584:	7800      	ldrb	r0, [r0, #0]
 8000586:	7428      	strb	r0, [r5, #16]
 8000588:	60ac      	str	r4, [r5, #8]
 800058a:	4876      	ldr	r0, [pc, #472]	@ (8000764 <.text_17>)
 800058c:	182b      	adds	r3, r5, r0
 800058e:	4876      	ldr	r0, [pc, #472]	@ (8000768 <.text_18>)
 8000590:	182a      	adds	r2, r5, r0
 8000592:	0031      	movs	r1, r6
 8000594:	4668      	mov	r0, sp
 8000596:	7800      	ldrb	r0, [r0, #0]
 8000598:	f005 f98c 	bl	80058b4 <USBPD_PRL_Init>
 800059c:	0004      	movs	r4, r0
 800059e:	d120      	bne.n	80005e2 <USBPD_PE_Init+0xb6>
 80005a0:	6868      	ldr	r0, [r5, #4]
 80005a2:	6801      	ldr	r1, [r0, #0]
 80005a4:	2703      	movs	r7, #3
 80005a6:	682a      	ldr	r2, [r5, #0]
 80005a8:	6852      	ldr	r2, [r2, #4]
 80005aa:	0753      	lsls	r3, r2, #29
 80005ac:	0fdb      	lsrs	r3, r3, #31
 80005ae:	d006      	beq.n	80005be <USBPD_PE_Init+0x92>
 80005b0:	2208      	movs	r2, #8
 80005b2:	430a      	orrs	r2, r1
 80005b4:	6002      	str	r2, [r0, #0]
 80005b6:	6873      	ldr	r3, [r6, #4]
 80005b8:	403b      	ands	r3, r7
 80005ba:	2201      	movs	r2, #1
 80005bc:	e005      	b.n	80005ca <USBPD_PE_Init+0x9e>
 80005be:	2208      	movs	r2, #8
 80005c0:	4391      	bics	r1, r2
 80005c2:	6001      	str	r1, [r0, #0]
 80005c4:	6873      	ldr	r3, [r6, #4]
 80005c6:	403b      	ands	r3, r7
 80005c8:	2200      	movs	r2, #0
 80005ca:	4611      	mov	r1, r2
 80005cc:	4668      	mov	r0, sp
 80005ce:	7800      	ldrb	r0, [r0, #0]
 80005d0:	f005 f9ab 	bl	800592a <USBPD_PRL_SetHeader>
 80005d4:	6870      	ldr	r0, [r6, #4]
 80005d6:	4007      	ands	r7, r0
 80005d8:	0039      	movs	r1, r7
 80005da:	4668      	mov	r0, sp
 80005dc:	7800      	ldrb	r0, [r0, #0]
 80005de:	f005 f9e2 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 80005e2:	0020      	movs	r0, r4
 80005e4:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

080005e6 <USBPD_PE_TimerCounter>:
 80005e6:	495e      	ldr	r1, [pc, #376]	@ (8000760 <.text_16>)
 80005e8:	0080      	lsls	r0, r0, #2
 80005ea:	5808      	ldr	r0, [r1, r0]
 80005ec:	49b4      	ldr	r1, [pc, #720]	@ (80008c0 <.text_20>)
 80005ee:	084a      	lsrs	r2, r1, #1
 80005f0:	8bc3      	ldrh	r3, [r0, #30]
 80005f2:	4213      	tst	r3, r2
 80005f4:	d002      	beq.n	80005fc <USBPD_PE_TimerCounter+0x16>
 80005f6:	8bc3      	ldrh	r3, [r0, #30]
 80005f8:	185b      	adds	r3, r3, r1
 80005fa:	83c3      	strh	r3, [r0, #30]
 80005fc:	8c03      	ldrh	r3, [r0, #32]
 80005fe:	4213      	tst	r3, r2
 8000600:	d002      	beq.n	8000608 <USBPD_PE_TimerCounter+0x22>
 8000602:	8c03      	ldrh	r3, [r0, #32]
 8000604:	185b      	adds	r3, r3, r1
 8000606:	8403      	strh	r3, [r0, #32]
 8000608:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 800060a:	4213      	tst	r3, r2
 800060c:	d002      	beq.n	8000614 <USBPD_PE_TimerCounter+0x2e>
 800060e:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 8000610:	185b      	adds	r3, r3, r1
 8000612:	84c3      	strh	r3, [r0, #38]	@ 0x26
 8000614:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8000616:	4213      	tst	r3, r2
 8000618:	d002      	beq.n	8000620 <USBPD_PE_TimerCounter+0x3a>
 800061a:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 800061c:	185b      	adds	r3, r3, r1
 800061e:	8443      	strh	r3, [r0, #34]	@ 0x22
 8000620:	8c83      	ldrh	r3, [r0, #36]	@ 0x24
 8000622:	4213      	tst	r3, r2
 8000624:	d002      	beq.n	800062c <USBPD_PE_TimerCounter+0x46>
 8000626:	8c82      	ldrh	r2, [r0, #36]	@ 0x24
 8000628:	1851      	adds	r1, r2, r1
 800062a:	8481      	strh	r1, [r0, #36]	@ 0x24
 800062c:	4770      	bx	lr

0800062e <USBPD_PE_TimerCounteUpdate>:
 800062e:	b570      	push	{r4, r5, r6, lr}
 8000630:	000e      	movs	r6, r1
 8000632:	494b      	ldr	r1, [pc, #300]	@ (8000760 <.text_16>)
 8000634:	0080      	lsls	r0, r0, #2
 8000636:	580c      	ldr	r4, [r1, r0]
 8000638:	2180      	movs	r1, #128	@ 0x80
 800063a:	0209      	lsls	r1, r1, #8
 800063c:	428e      	cmp	r6, r1
 800063e:	da28      	bge.n	8000692 <USBPD_PE_TimerCounteUpdate+0x64>
 8000640:	1e4d      	subs	r5, r1, #1
 8000642:	8be0      	ldrh	r0, [r4, #30]
 8000644:	4228      	tst	r0, r5
 8000646:	d004      	beq.n	8000652 <USBPD_PE_TimerCounteUpdate+0x24>
 8000648:	0031      	movs	r1, r6
 800064a:	8be0      	ldrh	r0, [r4, #30]
 800064c:	f000 ffcb 	bl	80015e6 <PE_UpdateTimer>
 8000650:	83e0      	strh	r0, [r4, #30]
 8000652:	8c20      	ldrh	r0, [r4, #32]
 8000654:	4228      	tst	r0, r5
 8000656:	d004      	beq.n	8000662 <USBPD_PE_TimerCounteUpdate+0x34>
 8000658:	0031      	movs	r1, r6
 800065a:	8c20      	ldrh	r0, [r4, #32]
 800065c:	f000 ffc3 	bl	80015e6 <PE_UpdateTimer>
 8000660:	8420      	strh	r0, [r4, #32]
 8000662:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 8000664:	4228      	tst	r0, r5
 8000666:	d004      	beq.n	8000672 <USBPD_PE_TimerCounteUpdate+0x44>
 8000668:	0031      	movs	r1, r6
 800066a:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 800066c:	f000 ffbb 	bl	80015e6 <PE_UpdateTimer>
 8000670:	84e0      	strh	r0, [r4, #38]	@ 0x26
 8000672:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8000674:	4228      	tst	r0, r5
 8000676:	d004      	beq.n	8000682 <USBPD_PE_TimerCounteUpdate+0x54>
 8000678:	0031      	movs	r1, r6
 800067a:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 800067c:	f000 ffb3 	bl	80015e6 <PE_UpdateTimer>
 8000680:	8460      	strh	r0, [r4, #34]	@ 0x22
 8000682:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8000684:	4228      	tst	r0, r5
 8000686:	d004      	beq.n	8000692 <USBPD_PE_TimerCounteUpdate+0x64>
 8000688:	0031      	movs	r1, r6
 800068a:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 800068c:	f000 ffab 	bl	80015e6 <PE_UpdateTimer>
 8000690:	84a0      	strh	r0, [r4, #36]	@ 0x24
 8000692:	bd70      	pop	{r4, r5, r6, pc}

08000694 <USBPD_PE_IsCableConnected>:
 8000694:	b510      	push	{r4, lr}
 8000696:	4a32      	ldr	r2, [pc, #200]	@ (8000760 <.text_16>)
 8000698:	0080      	lsls	r0, r0, #2
 800069a:	5810      	ldr	r0, [r2, r0]
 800069c:	6842      	ldr	r2, [r0, #4]
 800069e:	6813      	ldr	r3, [r2, #0]
 80006a0:	4cb2      	ldr	r4, [pc, #712]	@ (800096c <.text_22>)
 80006a2:	401c      	ands	r4, r3
 80006a4:	0309      	lsls	r1, r1, #12
 80006a6:	2380      	movs	r3, #128	@ 0x80
 80006a8:	015b      	lsls	r3, r3, #5
 80006aa:	4019      	ands	r1, r3
 80006ac:	4321      	orrs	r1, r4
 80006ae:	6011      	str	r1, [r2, #0]
 80006b0:	2148      	movs	r1, #72	@ 0x48
 80006b2:	7441      	strb	r1, [r0, #17]
 80006b4:	bd10      	pop	{r4, pc}

080006b6 <USBPD_PE_StateMachine_Reset>:
 80006b6:	2148      	movs	r1, #72	@ 0x48
 80006b8:	4a29      	ldr	r2, [pc, #164]	@ (8000760 <.text_16>)
 80006ba:	0080      	lsls	r0, r0, #2
 80006bc:	5810      	ldr	r0, [r2, r0]
 80006be:	7441      	strb	r1, [r0, #17]
 80006c0:	4770      	bx	lr

080006c2 <USBPD_PE_StateMachine_Stop>:
 80006c2:	b580      	push	{r7, lr}
 80006c4:	f005 fc34 	bl	8005f30 <USBPD_PRL_Stop>
 80006c8:	bd01      	pop	{r0, pc}

080006ca <USBPD_PE_StateMachine_DRP>:
 80006ca:	b580      	push	{r7, lr}
 80006cc:	4924      	ldr	r1, [pc, #144]	@ (8000760 <.text_16>)
 80006ce:	0082      	lsls	r2, r0, #2
 80006d0:	5889      	ldr	r1, [r1, r2]
 80006d2:	6849      	ldr	r1, [r1, #4]
 80006d4:	6809      	ldr	r1, [r1, #0]
 80006d6:	074a      	lsls	r2, r1, #29
 80006d8:	0fd2      	lsrs	r2, r2, #31
 80006da:	d002      	beq.n	80006e2 <USBPD_PE_StateMachine_DRP+0x18>
 80006dc:	f002 fb8a 	bl	8002df4 <USBPD_PE_StateMachine_SRC>
 80006e0:	bd02      	pop	{r1, pc}
 80006e2:	f001 fcd5 	bl	8002090 <USBPD_PE_StateMachine_SNK>
 80006e6:	bd02      	pop	{r1, pc}

080006e8 <USBPD_PE_Notification>:
 80006e8:	b57c      	push	{r2, r3, r4, r5, r6, lr}
 80006ea:	0004      	movs	r4, r0
 80006ec:	2803      	cmp	r0, #3
 80006ee:	d211      	bcs.n	8000714 <USBPD_PE_Notification+0x2c>
 80006f0:	000d      	movs	r5, r1
 80006f2:	2000      	movs	r0, #0
 80006f4:	9000      	str	r0, [sp, #0]
 80006f6:	2300      	movs	r3, #0
 80006f8:	002a      	movs	r2, r5
 80006fa:	0021      	movs	r1, r4
 80006fc:	2009      	movs	r0, #9
 80006fe:	4eb2      	ldr	r6, [pc, #712]	@ (80009c8 <.text_24>)
 8000700:	6836      	ldr	r6, [r6, #0]
 8000702:	47b0      	blx	r6
 8000704:	0029      	movs	r1, r5
 8000706:	0020      	movs	r0, r4
 8000708:	4ab0      	ldr	r2, [pc, #704]	@ (80009cc <.text_25>)
 800070a:	00a3      	lsls	r3, r4, #2
 800070c:	58d2      	ldr	r2, [r2, r3]
 800070e:	6892      	ldr	r2, [r2, #8]
 8000710:	68d2      	ldr	r2, [r2, #12]
 8000712:	4790      	blx	r2
 8000714:	bd73      	pop	{r0, r1, r4, r5, r6, pc}

08000716 <USBPD_PE_InitVDM_Callback>:
 8000716:	4aad      	ldr	r2, [pc, #692]	@ (80009cc <.text_25>)
 8000718:	0080      	lsls	r0, r0, #2
 800071a:	5810      	ldr	r0, [r2, r0]
 800071c:	60c1      	str	r1, [r0, #12]
 800071e:	4770      	bx	lr

08000720 <USBPD_PE_Request_HardReset>:
 8000720:	b580      	push	{r7, lr}
 8000722:	49aa      	ldr	r1, [pc, #680]	@ (80009cc <.text_25>)
 8000724:	0082      	lsls	r2, r0, #2
 8000726:	5889      	ldr	r1, [r1, r2]
 8000728:	220f      	movs	r2, #15
 800072a:	2332      	movs	r3, #50	@ 0x32
 800072c:	54ca      	strb	r2, [r1, r3]
 800072e:	6889      	ldr	r1, [r1, #8]
 8000730:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000732:	4788      	blx	r1
 8000734:	2000      	movs	r0, #0
 8000736:	bd02      	pop	{r1, pc}

08000738 <USBPD_PE_Request_CableReset>:
 8000738:	b580      	push	{r7, lr}
 800073a:	4909      	ldr	r1, [pc, #36]	@ (8000760 <.text_16>)
 800073c:	0082      	lsls	r2, r0, #2
 800073e:	5889      	ldr	r1, [r1, r2]
 8000740:	684a      	ldr	r2, [r1, #4]
 8000742:	6812      	ldr	r2, [r2, #0]
 8000744:	4ba2      	ldr	r3, [pc, #648]	@ (80009d0 <.text_26>)
 8000746:	4013      	ands	r3, r2
 8000748:	4aa2      	ldr	r2, [pc, #648]	@ (80009d4 <.text_27>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d105      	bne.n	800075a <USBPD_PE_Request_CableReset+0x22>
 800074e:	2299      	movs	r2, #153	@ 0x99
 8000750:	2332      	movs	r3, #50	@ 0x32
 8000752:	54ca      	strb	r2, [r1, r3]
 8000754:	6889      	ldr	r1, [r1, #8]
 8000756:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000758:	4788      	blx	r1
 800075a:	2010      	movs	r0, #16
 800075c:	bd02      	pop	{r1, pc}
	...

08000760 <.text_16>:
 8000760:	2000027c 	.word	0x2000027c

08000764 <.text_17>:
 8000764:	0000048e 	.word	0x0000048e

08000768 <.text_18>:
 8000768:	00000281 	.word	0x00000281

0800076c <USBPD_PE_Request_CtrlMessage>:
 800076c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800076e:	b096      	sub	sp, #88	@ 0x58
 8000770:	4896      	ldr	r0, [pc, #600]	@ (80009cc <.text_25>)
 8000772:	a916      	add	r1, sp, #88	@ 0x58
 8000774:	7809      	ldrb	r1, [r1, #0]
 8000776:	0089      	lsls	r1, r1, #2
 8000778:	5840      	ldr	r0, [r0, r1]
 800077a:	9001      	str	r0, [sp, #4]
 800077c:	2400      	movs	r4, #0
 800077e:	a802      	add	r0, sp, #8
 8000780:	4995      	ldr	r1, [pc, #596]	@ (80009d8 <.text_28>)
 8000782:	224c      	movs	r2, #76	@ 0x4c
 8000784:	f01e facc 	bl	801ed20 <__aeabi_memcpy>
 8000788:	2303      	movs	r3, #3
 800078a:	9801      	ldr	r0, [sp, #4]
 800078c:	2132      	movs	r1, #50	@ 0x32
 800078e:	5c40      	ldrb	r0, [r0, r1]
 8000790:	2800      	cmp	r0, #0
 8000792:	d105      	bne.n	80007a0 <USBPD_PE_Request_CtrlMessage+0x34>
 8000794:	9801      	ldr	r0, [sp, #4]
 8000796:	6840      	ldr	r0, [r0, #4]
 8000798:	6800      	ldr	r0, [r0, #0]
 800079a:	04c1      	lsls	r1, r0, #19
 800079c:	0fc9      	lsrs	r1, r1, #31
 800079e:	d101      	bne.n	80007a4 <USBPD_PE_Request_CtrlMessage+0x38>
 80007a0:	2403      	movs	r4, #3
 80007a2:	e089      	b.n	80008b8 <USBPD_PE_Request_CtrlMessage+0x14c>
 80007a4:	9901      	ldr	r1, [sp, #4]
 80007a6:	6809      	ldr	r1, [r1, #0]
 80007a8:	684a      	ldr	r2, [r1, #4]
 80007aa:	0712      	lsls	r2, r2, #28
 80007ac:	0fd5      	lsrs	r5, r2, #31
 80007ae:	466a      	mov	r2, sp
 80007b0:	7055      	strb	r5, [r2, #1]
 80007b2:	2201      	movs	r2, #1
 80007b4:	0885      	lsrs	r5, r0, #2
 80007b6:	4015      	ands	r5, r2
 80007b8:	d103      	bne.n	80007c2 <USBPD_PE_Request_CtrlMessage+0x56>
 80007ba:	2502      	movs	r5, #2
 80007bc:	466f      	mov	r7, sp
 80007be:	703c      	strb	r4, [r7, #0]
 80007c0:	e003      	b.n	80007ca <USBPD_PE_Request_CtrlMessage+0x5e>
 80007c2:	2500      	movs	r5, #0
 80007c4:	2604      	movs	r6, #4
 80007c6:	466f      	mov	r7, sp
 80007c8:	703e      	strb	r6, [r7, #0]
 80007ca:	0546      	lsls	r6, r0, #21
 80007cc:	0f76      	lsrs	r6, r6, #29
 80007ce:	2e03      	cmp	r6, #3
 80007d0:	d101      	bne.n	80007d6 <USBPD_PE_Request_CtrlMessage+0x6a>
 80007d2:	2608      	movs	r6, #8
 80007d4:	e000      	b.n	80007d8 <USBPD_PE_Request_CtrlMessage+0x6c>
 80007d6:	2600      	movs	r6, #0
 80007d8:	4018      	ands	r0, r3
 80007da:	2802      	cmp	r0, #2
 80007dc:	d101      	bne.n	80007e2 <USBPD_PE_Request_CtrlMessage+0x76>
 80007de:	2040      	movs	r0, #64	@ 0x40
 80007e0:	e000      	b.n	80007e4 <USBPD_PE_Request_CtrlMessage+0x78>
 80007e2:	2000      	movs	r0, #0
 80007e4:	787f      	ldrb	r7, [r7, #1]
 80007e6:	433d      	orrs	r5, r7
 80007e8:	466f      	mov	r7, sp
 80007ea:	783f      	ldrb	r7, [r7, #0]
 80007ec:	432f      	orrs	r7, r5
 80007ee:	433e      	orrs	r6, r7
 80007f0:	4330      	orrs	r0, r6
 80007f2:	4003      	ands	r3, r0
 80007f4:	d002      	beq.n	80007fc <USBPD_PE_Request_CtrlMessage+0x90>
 80007f6:	0003      	movs	r3, r0
 80007f8:	2010      	movs	r0, #16
 80007fa:	4318      	orrs	r0, r3
 80007fc:	2505      	movs	r5, #5
 80007fe:	4228      	tst	r0, r5
 8000800:	d002      	beq.n	8000808 <USBPD_PE_Request_CtrlMessage+0x9c>
 8000802:	0003      	movs	r3, r0
 8000804:	2020      	movs	r0, #32
 8000806:	4318      	orrs	r0, r3
 8000808:	ab17      	add	r3, sp, #92	@ 0x5c
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	005e      	lsls	r6, r3, #1
 800080e:	18f3      	adds	r3, r6, r3
 8000810:	9300      	str	r3, [sp, #0]
 8000812:	ab02      	add	r3, sp, #8
 8000814:	9e00      	ldr	r6, [sp, #0]
 8000816:	5d9e      	ldrb	r6, [r3, r6]
 8000818:	4030      	ands	r0, r6
 800081a:	42b0      	cmp	r0, r6
 800081c:	d11f      	bne.n	800085e <USBPD_PE_Request_CtrlMessage+0xf2>
 800081e:	9e01      	ldr	r6, [sp, #4]
 8000820:	2733      	movs	r7, #51	@ 0x33
 8000822:	55f4      	strb	r4, [r6, r7]
 8000824:	9801      	ldr	r0, [sp, #4]
 8000826:	4eb2      	ldr	r6, [pc, #712]	@ (8000af0 <.text_30>)
 8000828:	1980      	adds	r0, r0, r6
 800082a:	ae17      	add	r6, sp, #92	@ 0x5c
 800082c:	7836      	ldrb	r6, [r6, #0]
 800082e:	2e05      	cmp	r6, #5
 8000830:	d031      	beq.n	8000896 <USBPD_PE_Request_CtrlMessage+0x12a>
 8000832:	2e0b      	cmp	r6, #11
 8000834:	d00e      	beq.n	8000854 <USBPD_PE_Request_CtrlMessage+0xe8>
 8000836:	2e0d      	cmp	r6, #13
 8000838:	d028      	beq.n	800088c <USBPD_PE_Request_CtrlMessage+0x120>
 800083a:	2e11      	cmp	r6, #17
 800083c:	d011      	beq.n	8000862 <USBPD_PE_Request_CtrlMessage+0xf6>
 800083e:	2e12      	cmp	r6, #18
 8000840:	d013      	beq.n	800086a <USBPD_PE_Request_CtrlMessage+0xfe>
 8000842:	2e14      	cmp	r6, #20
 8000844:	d013      	beq.n	800086e <USBPD_PE_Request_CtrlMessage+0x102>
 8000846:	2e15      	cmp	r6, #21
 8000848:	d017      	beq.n	800087a <USBPD_PE_Request_CtrlMessage+0x10e>
 800084a:	2e16      	cmp	r6, #22
 800084c:	d00b      	beq.n	8000866 <USBPD_PE_Request_CtrlMessage+0xfa>
 800084e:	2e18      	cmp	r6, #24
 8000850:	d01c      	beq.n	800088c <USBPD_PE_Request_CtrlMessage+0x120>
 8000852:	e021      	b.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000854:	9901      	ldr	r1, [sp, #4]
 8000856:	6889      	ldr	r1, [r1, #8]
 8000858:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 800085a:	2900      	cmp	r1, #0
 800085c:	d11c      	bne.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 800085e:	2402      	movs	r4, #2
 8000860:	e02a      	b.n	80008b8 <USBPD_PE_Request_CtrlMessage+0x14c>
 8000862:	2111      	movs	r1, #17
 8000864:	e010      	b.n	8000888 <USBPD_PE_Request_CtrlMessage+0x11c>
 8000866:	2116      	movs	r1, #22
 8000868:	e00e      	b.n	8000888 <USBPD_PE_Request_CtrlMessage+0x11c>
 800086a:	2112      	movs	r1, #18
 800086c:	e00c      	b.n	8000888 <USBPD_PE_Request_CtrlMessage+0x11c>
 800086e:	8909      	ldrh	r1, [r1, #8]
 8000870:	0889      	lsrs	r1, r1, #2
 8000872:	4211      	tst	r1, r2
 8000874:	d110      	bne.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000876:	2410      	movs	r4, #16
 8000878:	e01e      	b.n	80008b8 <USBPD_PE_Request_CtrlMessage+0x14c>
 800087a:	8909      	ldrh	r1, [r1, #8]
 800087c:	09c9      	lsrs	r1, r1, #7
 800087e:	4211      	tst	r1, r2
 8000880:	d101      	bne.n	8000886 <USBPD_PE_Request_CtrlMessage+0x11a>
 8000882:	2010      	movs	r0, #16
 8000884:	e019      	b.n	80008ba <USBPD_PE_Request_CtrlMessage+0x14e>
 8000886:	2115      	movs	r1, #21
 8000888:	7001      	strb	r1, [r0, #0]
 800088a:	e005      	b.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 800088c:	a918      	add	r1, sp, #96	@ 0x60
 800088e:	7809      	ldrb	r1, [r1, #0]
 8000890:	9a01      	ldr	r2, [sp, #4]
 8000892:	55d1      	strb	r1, [r2, r7]
 8000894:	e000      	b.n	8000898 <USBPD_PE_Request_CtrlMessage+0x12c>
 8000896:	7005      	strb	r5, [r0, #0]
 8000898:	9900      	ldr	r1, [sp, #0]
 800089a:	1859      	adds	r1, r3, r1
 800089c:	7849      	ldrb	r1, [r1, #1]
 800089e:	7041      	strb	r1, [r0, #1]
 80008a0:	9800      	ldr	r0, [sp, #0]
 80008a2:	1818      	adds	r0, r3, r0
 80008a4:	7880      	ldrb	r0, [r0, #2]
 80008a6:	9901      	ldr	r1, [sp, #4]
 80008a8:	2232      	movs	r2, #50	@ 0x32
 80008aa:	5488      	strb	r0, [r1, r2]
 80008ac:	a816      	add	r0, sp, #88	@ 0x58
 80008ae:	7800      	ldrb	r0, [r0, #0]
 80008b0:	9901      	ldr	r1, [sp, #4]
 80008b2:	6889      	ldr	r1, [r1, #8]
 80008b4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80008b6:	4788      	blx	r1
 80008b8:	0020      	movs	r0, r4
 80008ba:	b019      	add	sp, #100	@ 0x64
 80008bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080008c0 <.text_20>:
 80008c0:	0000ffff 	.word	0x0000ffff

080008c4 <USBPD_PE_Request_DataMessage>:
 80008c4:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	000b      	movs	r3, r1
 80008ca:	0017      	movs	r7, r2
 80008cc:	483f      	ldr	r0, [pc, #252]	@ (80009cc <.text_25>)
 80008ce:	4669      	mov	r1, sp
 80008d0:	7a09      	ldrb	r1, [r1, #8]
 80008d2:	0089      	lsls	r1, r1, #2
 80008d4:	5841      	ldr	r1, [r0, r1]
 80008d6:	2402      	movs	r4, #2
 80008d8:	2032      	movs	r0, #50	@ 0x32
 80008da:	5c08      	ldrb	r0, [r1, r0]
 80008dc:	2800      	cmp	r0, #0
 80008de:	d105      	bne.n	80008ec <USBPD_PE_Request_DataMessage+0x28>
 80008e0:	2001      	movs	r0, #1
 80008e2:	684a      	ldr	r2, [r1, #4]
 80008e4:	6812      	ldr	r2, [r2, #0]
 80008e6:	0b12      	lsrs	r2, r2, #12
 80008e8:	4002      	ands	r2, r0
 80008ea:	d101      	bne.n	80008f0 <USBPD_PE_Request_DataMessage+0x2c>
 80008ec:	2403      	movs	r4, #3
 80008ee:	e021      	b.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 80008f0:	466a      	mov	r2, sp
 80008f2:	7013      	strb	r3, [r2, #0]
 80008f4:	2200      	movs	r2, #0
 80008f6:	2533      	movs	r5, #51	@ 0x33
 80008f8:	554a      	strb	r2, [r1, r5]
 80008fa:	000b      	movs	r3, r1
 80008fc:	3332      	adds	r3, #50	@ 0x32
 80008fe:	4dc0      	ldr	r5, [pc, #768]	@ (8000c00 <.text_36>)
 8000900:	4ec0      	ldr	r6, [pc, #768]	@ (8000c04 <.text_37>)
 8000902:	9701      	str	r7, [sp, #4]
 8000904:	466f      	mov	r7, sp
 8000906:	783f      	ldrb	r7, [r7, #0]
 8000908:	2f01      	cmp	r7, #1
 800090a:	d004      	beq.n	8000916 <USBPD_PE_Request_DataMessage+0x52>
 800090c:	2f06      	cmp	r7, #6
 800090e:	d013      	beq.n	8000938 <USBPD_PE_Request_DataMessage+0x74>
 8000910:	2f07      	cmp	r7, #7
 8000912:	d01b      	beq.n	800094c <USBPD_PE_Request_DataMessage+0x88>
 8000914:	e027      	b.n	8000966 <USBPD_PE_Request_DataMessage+0xa2>
 8000916:	684d      	ldr	r5, [r1, #4]
 8000918:	682d      	ldr	r5, [r5, #0]
 800091a:	08ad      	lsrs	r5, r5, #2
 800091c:	4005      	ands	r5, r0
 800091e:	d009      	beq.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 8000920:	4cc1      	ldr	r4, [pc, #772]	@ (8000c28 <.text_39>)
 8000922:	5508      	strb	r0, [r1, r4]
 8000924:	2007      	movs	r0, #7
 8000926:	7018      	strb	r0, [r3, #0]
 8000928:	2400      	movs	r4, #0
 800092a:	4668      	mov	r0, sp
 800092c:	7a00      	ldrb	r0, [r0, #8]
 800092e:	6889      	ldr	r1, [r1, #8]
 8000930:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000932:	4788      	blx	r1
 8000934:	0020      	movs	r0, r4
 8000936:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8000938:	6848      	ldr	r0, [r1, #4]
 800093a:	6800      	ldr	r0, [r0, #0]
 800093c:	4006      	ands	r6, r0
 800093e:	42ae      	cmp	r6, r5
 8000940:	d1f8      	bne.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 8000942:	9801      	ldr	r0, [sp, #4]
 8000944:	6800      	ldr	r0, [r0, #0]
 8000946:	6288      	str	r0, [r1, #40]	@ 0x28
 8000948:	202b      	movs	r0, #43	@ 0x2b
 800094a:	e7ec      	b.n	8000926 <USBPD_PE_Request_DataMessage+0x62>
 800094c:	6848      	ldr	r0, [r1, #4]
 800094e:	6800      	ldr	r0, [r0, #0]
 8000950:	4006      	ands	r6, r0
 8000952:	42ae      	cmp	r6, r5
 8000954:	d1ee      	bne.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
 8000956:	9801      	ldr	r0, [sp, #4]
 8000958:	6800      	ldr	r0, [r0, #0]
 800095a:	6288      	str	r0, [r1, #40]	@ 0x28
 800095c:	205d      	movs	r0, #93	@ 0x5d
 800095e:	4cb2      	ldr	r4, [pc, #712]	@ (8000c28 <.text_39>)
 8000960:	5508      	strb	r0, [r1, r4]
 8000962:	2062      	movs	r0, #98	@ 0x62
 8000964:	e7df      	b.n	8000926 <USBPD_PE_Request_DataMessage+0x62>
 8000966:	2410      	movs	r4, #16
 8000968:	e7e4      	b.n	8000934 <USBPD_PE_Request_DataMessage+0x70>
	...

0800096c <.text_22>:
 800096c:	ffffefff 	.word	0xffffefff

08000970 <USBPD_PE_Send_Request>:
 8000970:	b570      	push	{r4, r5, r6, lr}
 8000972:	000b      	movs	r3, r1
 8000974:	4915      	ldr	r1, [pc, #84]	@ (80009cc <.text_25>)
 8000976:	0084      	lsls	r4, r0, #2
 8000978:	590d      	ldr	r5, [r1, r4]
 800097a:	2102      	movs	r1, #2
 800097c:	2432      	movs	r4, #50	@ 0x32
 800097e:	5d2c      	ldrb	r4, [r5, r4]
 8000980:	2c00      	cmp	r4, #0
 8000982:	d104      	bne.n	800098e <USBPD_PE_Send_Request+0x1e>
 8000984:	686c      	ldr	r4, [r5, #4]
 8000986:	6824      	ldr	r4, [r4, #0]
 8000988:	04e6      	lsls	r6, r4, #19
 800098a:	0ff6      	lsrs	r6, r6, #31
 800098c:	d101      	bne.n	8000992 <USBPD_PE_Send_Request+0x22>
 800098e:	2103      	movs	r1, #3
 8000990:	e017      	b.n	80009c2 <USBPD_PE_Send_Request+0x52>
 8000992:	4ea6      	ldr	r6, [pc, #664]	@ (8000c2c <.text_40>)
 8000994:	4026      	ands	r6, r4
 8000996:	24c0      	movs	r4, #192	@ 0xc0
 8000998:	00a4      	lsls	r4, r4, #2
 800099a:	42a6      	cmp	r6, r4
 800099c:	d111      	bne.n	80009c2 <USBPD_PE_Send_Request+0x52>
 800099e:	2145      	movs	r1, #69	@ 0x45
 80009a0:	2432      	movs	r4, #50	@ 0x32
 80009a2:	5529      	strb	r1, [r5, r4]
 80009a4:	61ab      	str	r3, [r5, #24]
 80009a6:	6969      	ldr	r1, [r5, #20]
 80009a8:	2318      	movs	r3, #24
 80009aa:	4399      	bics	r1, r3
 80009ac:	00d2      	lsls	r2, r2, #3
 80009ae:	4013      	ands	r3, r2
 80009b0:	430b      	orrs	r3, r1
 80009b2:	616b      	str	r3, [r5, #20]
 80009b4:	2400      	movs	r4, #0
 80009b6:	2233      	movs	r2, #51	@ 0x33
 80009b8:	54ac      	strb	r4, [r5, r2]
 80009ba:	68a9      	ldr	r1, [r5, #8]
 80009bc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80009be:	4788      	blx	r1
 80009c0:	2100      	movs	r1, #0
 80009c2:	0008      	movs	r0, r1
 80009c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080009c8 <.text_24>:
 80009c8:	20000000 	.word	0x20000000

080009cc <.text_25>:
 80009cc:	2000027c 	.word	0x2000027c

080009d0 <.text_26>:
 80009d0:	00008708 	.word	0x00008708

080009d4 <.text_27>:
 80009d4:	00008308 	.word	0x00008308

080009d8 <.text_28>:
 80009d8:	0801eedc 	.word	0x0801eedc

080009dc <USBPD_PE_SendExtendedMessage>:
 80009dc:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 80009de:	b083      	sub	sp, #12
 80009e0:	001f      	movs	r7, r3
 80009e2:	2400      	movs	r4, #0
 80009e4:	2500      	movs	r5, #0
 80009e6:	48b5      	ldr	r0, [pc, #724]	@ (8000cbc <.text_43>)
 80009e8:	4669      	mov	r1, sp
 80009ea:	7b09      	ldrb	r1, [r1, #12]
 80009ec:	0089      	lsls	r1, r1, #2
 80009ee:	5846      	ldr	r6, [r0, r1]
 80009f0:	2003      	movs	r0, #3
 80009f2:	2132      	movs	r1, #50	@ 0x32
 80009f4:	5c71      	ldrb	r1, [r6, r1]
 80009f6:	2900      	cmp	r1, #0
 80009f8:	d107      	bne.n	8000a0a <USBPD_PE_SendExtendedMessage+0x2e>
 80009fa:	6871      	ldr	r1, [r6, #4]
 80009fc:	6809      	ldr	r1, [r1, #0]
 80009fe:	9100      	str	r1, [sp, #0]
 8000a00:	2101      	movs	r1, #1
 8000a02:	9b00      	ldr	r3, [sp, #0]
 8000a04:	0b1b      	lsrs	r3, r3, #12
 8000a06:	400b      	ands	r3, r1
 8000a08:	d101      	bne.n	8000a0e <USBPD_PE_SendExtendedMessage+0x32>
 8000a0a:	2503      	movs	r5, #3
 8000a0c:	e06c      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000a0e:	9b00      	ldr	r3, [sp, #0]
 8000a10:	055b      	lsls	r3, r3, #21
 8000a12:	0f5b      	lsrs	r3, r3, #29
 8000a14:	2b03      	cmp	r3, #3
 8000a16:	d10b      	bne.n	8000a30 <USBPD_PE_SendExtendedMessage+0x54>
 8000a18:	9b00      	ldr	r3, [sp, #0]
 8000a1a:	4018      	ands	r0, r3
 8000a1c:	2801      	cmp	r0, #1
 8000a1e:	d801      	bhi.n	8000a24 <USBPD_PE_SendExtendedMessage+0x48>
 8000a20:	2501      	movs	r5, #1
 8000a22:	e061      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000a24:	4668      	mov	r0, sp
 8000a26:	8d00      	ldrh	r0, [r0, #40]	@ 0x28
 8000a28:	21ff      	movs	r1, #255	@ 0xff
 8000a2a:	1d89      	adds	r1, r1, #6
 8000a2c:	4288      	cmp	r0, r1
 8000a2e:	d301      	bcc.n	8000a34 <USBPD_PE_SendExtendedMessage+0x58>
 8000a30:	2502      	movs	r5, #2
 8000a32:	e059      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000a34:	4668      	mov	r0, sp
 8000a36:	7002      	strb	r2, [r0, #0]
 8000a38:	6970      	ldr	r0, [r6, #20]
 8000a3a:	2120      	movs	r1, #32
 8000a3c:	4388      	bics	r0, r1
 8000a3e:	6170      	str	r0, [r6, #20]
 8000a40:	2020      	movs	r0, #32
 8000a42:	4669      	mov	r1, sp
 8000a44:	7809      	ldrb	r1, [r1, #0]
 8000a46:	2903      	cmp	r1, #3
 8000a48:	d008      	beq.n	8000a5c <USBPD_PE_SendExtendedMessage+0x80>
 8000a4a:	2904      	cmp	r1, #4
 8000a4c:	d020      	beq.n	8000a90 <USBPD_PE_SendExtendedMessage+0xb4>
 8000a4e:	2906      	cmp	r1, #6
 8000a50:	d020      	beq.n	8000a94 <USBPD_PE_SendExtendedMessage+0xb8>
 8000a52:	2908      	cmp	r1, #8
 8000a54:	d020      	beq.n	8000a98 <USBPD_PE_SendExtendedMessage+0xbc>
 8000a56:	290a      	cmp	r1, #10
 8000a58:	d023      	beq.n	8000aa2 <USBPD_PE_SendExtendedMessage+0xc6>
 8000a5a:	e024      	b.n	8000aa6 <USBPD_PE_SendExtendedMessage+0xca>
 8000a5c:	210c      	movs	r1, #12
 8000a5e:	4aac      	ldr	r2, [pc, #688]	@ (8000d10 <.text_45>)
 8000a60:	18b2      	adds	r2, r6, r2
 8000a62:	7091      	strb	r1, [r2, #2]
 8000a64:	6971      	ldr	r1, [r6, #20]
 8000a66:	4308      	orrs	r0, r1
 8000a68:	6170      	str	r0, [r6, #20]
 8000a6a:	4668      	mov	r0, sp
 8000a6c:	8d00      	ldrh	r0, [r0, #40]	@ 0x28
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	d027      	beq.n	8000ac2 <USBPD_PE_SendExtendedMessage+0xe6>
 8000a72:	9401      	str	r4, [sp, #4]
 8000a74:	4668      	mov	r0, sp
 8000a76:	7b00      	ldrb	r0, [r0, #12]
 8000a78:	f000 fa98 	bl	8000fac <PE_Get_UnchunkedSupport>
 8000a7c:	2801      	cmp	r0, #1
 8000a7e:	d101      	bne.n	8000a84 <USBPD_PE_SendExtendedMessage+0xa8>
 8000a80:	2004      	movs	r0, #4
 8000a82:	9001      	str	r0, [sp, #4]
 8000a84:	9702      	str	r7, [sp, #8]
 8000a86:	9801      	ldr	r0, [sp, #4]
 8000a88:	4669      	mov	r1, sp
 8000a8a:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8000a8c:	4fa1      	ldr	r7, [pc, #644]	@ (8000d14 <.text_46>)
 8000a8e:	e012      	b.n	8000ab6 <USBPD_PE_SendExtendedMessage+0xda>
 8000a90:	210d      	movs	r1, #13
 8000a92:	e7e4      	b.n	8000a5e <USBPD_PE_SendExtendedMessage+0x82>
 8000a94:	210e      	movs	r1, #14
 8000a96:	e7e2      	b.n	8000a5e <USBPD_PE_SendExtendedMessage+0x82>
 8000a98:	205b      	movs	r0, #91	@ 0x5b
 8000a9a:	499d      	ldr	r1, [pc, #628]	@ (8000d10 <.text_45>)
 8000a9c:	1871      	adds	r1, r6, r1
 8000a9e:	7088      	strb	r0, [r1, #2]
 8000aa0:	e7e3      	b.n	8000a6a <USBPD_PE_SendExtendedMessage+0x8e>
 8000aa2:	205c      	movs	r0, #92	@ 0x5c
 8000aa4:	e7f9      	b.n	8000a9a <USBPD_PE_SendExtendedMessage+0xbe>
 8000aa6:	2510      	movs	r5, #16
 8000aa8:	e01e      	b.n	8000ae8 <USBPD_PE_SendExtendedMessage+0x10c>
 8000aaa:	9a02      	ldr	r2, [sp, #8]
 8000aac:	5d12      	ldrb	r2, [r2, r4]
 8000aae:	1823      	adds	r3, r4, r0
 8000ab0:	18f3      	adds	r3, r6, r3
 8000ab2:	55da      	strb	r2, [r3, r7]
 8000ab4:	1c64      	adds	r4, r4, #1
 8000ab6:	428c      	cmp	r4, r1
 8000ab8:	d3f7      	bcc.n	8000aaa <USBPD_PE_SendExtendedMessage+0xce>
 8000aba:	2092      	movs	r0, #146	@ 0x92
 8000abc:	00c0      	lsls	r0, r0, #3
 8000abe:	5231      	strh	r1, [r6, r0]
 8000ac0:	e002      	b.n	8000ac8 <USBPD_PE_SendExtendedMessage+0xec>
 8000ac2:	2092      	movs	r0, #146	@ 0x92
 8000ac4:	00c0      	lsls	r0, r0, #3
 8000ac6:	5234      	strh	r4, [r6, r0]
 8000ac8:	4668      	mov	r0, sp
 8000aca:	7c00      	ldrb	r0, [r0, #16]
 8000acc:	2133      	movs	r1, #51	@ 0x33
 8000ace:	5470      	strb	r0, [r6, r1]
 8000ad0:	4668      	mov	r0, sp
 8000ad2:	7800      	ldrb	r0, [r0, #0]
 8000ad4:	498e      	ldr	r1, [pc, #568]	@ (8000d10 <.text_45>)
 8000ad6:	5470      	strb	r0, [r6, r1]
 8000ad8:	2031      	movs	r0, #49	@ 0x31
 8000ada:	2132      	movs	r1, #50	@ 0x32
 8000adc:	5470      	strb	r0, [r6, r1]
 8000ade:	4668      	mov	r0, sp
 8000ae0:	7b00      	ldrb	r0, [r0, #12]
 8000ae2:	68b1      	ldr	r1, [r6, #8]
 8000ae4:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000ae6:	4788      	blx	r1
 8000ae8:	0028      	movs	r0, r5
 8000aea:	b005      	add	sp, #20
 8000aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000af0 <.text_30>:
 8000af0:	0000025e 	.word	0x0000025e

08000af4 <PE_Send_RESET>:
 8000af4:	b538      	push	{r3, r4, r5, lr}
 8000af6:	0005      	movs	r5, r0
 8000af8:	000c      	movs	r4, r1
 8000afa:	2c05      	cmp	r4, #5
 8000afc:	d101      	bne.n	8000b02 <PE_Send_RESET+0xe>
 8000afe:	211f      	movs	r1, #31
 8000b00:	e000      	b.n	8000b04 <PE_Send_RESET+0x10>
 8000b02:	215e      	movs	r1, #94	@ 0x5e
 8000b04:	7c28      	ldrb	r0, [r5, #16]
 8000b06:	f7ff fdef 	bl	80006e8 <USBPD_PE_Notification>
 8000b0a:	0021      	movs	r1, r4
 8000b0c:	7c28      	ldrb	r0, [r5, #16]
 8000b0e:	f005 f9ab 	bl	8005e68 <USBPD_PRL_ResetRequestProcess>
 8000b12:	f3ef 8010 	mrs	r0, PRIMASK
 8000b16:	b672      	cpsid	i
 8000b18:	2100      	movs	r1, #0
 8000b1a:	223c      	movs	r2, #60	@ 0x3c
 8000b1c:	54a9      	strb	r1, [r5, r2]
 8000b1e:	f380 8810 	msr	PRIMASK, r0
 8000b22:	bd31      	pop	{r0, r4, r5, pc}

08000b24 <PE_Get_SpecRevision>:
 8000b24:	4965      	ldr	r1, [pc, #404]	@ (8000cbc <.text_43>)
 8000b26:	0080      	lsls	r0, r0, #2
 8000b28:	5808      	ldr	r0, [r1, r0]
 8000b2a:	6840      	ldr	r0, [r0, #4]
 8000b2c:	7800      	ldrb	r0, [r0, #0]
 8000b2e:	0780      	lsls	r0, r0, #30
 8000b30:	0f80      	lsrs	r0, r0, #30
 8000b32:	4770      	bx	lr

08000b34 <PE_ChangePowerRole>:
 8000b34:	b538      	push	{r3, r4, r5, lr}
 8000b36:	6842      	ldr	r2, [r0, #4]
 8000b38:	6813      	ldr	r3, [r2, #0]
 8000b3a:	2404      	movs	r4, #4
 8000b3c:	43a3      	bics	r3, r4
 8000b3e:	008c      	lsls	r4, r1, #2
 8000b40:	2504      	movs	r5, #4
 8000b42:	402c      	ands	r4, r5
 8000b44:	431c      	orrs	r4, r3
 8000b46:	6014      	str	r4, [r2, #0]
 8000b48:	7c00      	ldrb	r0, [r0, #16]
 8000b4a:	f004 ff0a 	bl	8005962 <USBPD_PRL_SetHeaderPowerRole>
 8000b4e:	bd31      	pop	{r0, r4, r5, pc}

08000b50 <PE_Get_RxEvent>:
 8000b50:	b530      	push	{r4, r5, lr}
 8000b52:	0001      	movs	r1, r0
 8000b54:	2014      	movs	r0, #20
 8000b56:	f3ef 8210 	mrs	r2, PRIMASK
 8000b5a:	b672      	cpsid	i
 8000b5c:	233c      	movs	r3, #60	@ 0x3c
 8000b5e:	5ccc      	ldrb	r4, [r1, r3]
 8000b60:	2c00      	cmp	r4, #0
 8000b62:	d029      	beq.n	8000bb8 <PE_Get_RxEvent+0x68>
 8000b64:	2393      	movs	r3, #147	@ 0x93
 8000b66:	009b      	lsls	r3, r3, #2
 8000b68:	18cb      	adds	r3, r1, r3
 8000b6a:	5d1d      	ldrb	r5, [r3, r4]
 8000b6c:	066d      	lsls	r5, r5, #25
 8000b6e:	d401      	bmi.n	8000b74 <PE_Get_RxEvent+0x24>
 8000b70:	2003      	movs	r0, #3
 8000b72:	e021      	b.n	8000bb8 <PE_Get_RxEvent+0x68>
 8000b74:	2584      	movs	r5, #132	@ 0x84
 8000b76:	006d      	lsls	r5, r5, #1
 8000b78:	436c      	muls	r4, r5
 8000b7a:	190c      	adds	r4, r1, r4
 8000b7c:	3ccb      	subs	r4, #203	@ 0xcb
 8000b7e:	638c      	str	r4, [r1, #56]	@ 0x38
 8000b80:	7825      	ldrb	r5, [r4, #0]
 8000b82:	7864      	ldrb	r4, [r4, #1]
 8000b84:	0224      	lsls	r4, r4, #8
 8000b86:	192c      	adds	r4, r5, r4
 8000b88:	868c      	strh	r4, [r1, #52]	@ 0x34
 8000b8a:	000c      	movs	r4, r1
 8000b8c:	3430      	adds	r4, #48	@ 0x30
 8000b8e:	253c      	movs	r5, #60	@ 0x3c
 8000b90:	5d49      	ldrb	r1, [r1, r5]
 8000b92:	5c59      	ldrb	r1, [r3, r1]
 8000b94:	06c9      	lsls	r1, r1, #27
 8000b96:	0ec9      	lsrs	r1, r1, #27
 8000b98:	2901      	cmp	r1, #1
 8000b9a:	d004      	beq.n	8000ba6 <PE_Get_RxEvent+0x56>
 8000b9c:	2902      	cmp	r1, #2
 8000b9e:	d005      	beq.n	8000bac <PE_Get_RxEvent+0x5c>
 8000ba0:	2904      	cmp	r1, #4
 8000ba2:	d006      	beq.n	8000bb2 <PE_Get_RxEvent+0x62>
 8000ba4:	e008      	b.n	8000bb8 <PE_Get_RxEvent+0x68>
 8000ba6:	2011      	movs	r0, #17
 8000ba8:	2100      	movs	r1, #0
 8000baa:	e004      	b.n	8000bb6 <PE_Get_RxEvent+0x66>
 8000bac:	2012      	movs	r0, #18
 8000bae:	2101      	movs	r1, #1
 8000bb0:	e001      	b.n	8000bb6 <PE_Get_RxEvent+0x66>
 8000bb2:	2013      	movs	r0, #19
 8000bb4:	2102      	movs	r1, #2
 8000bb6:	7021      	strb	r1, [r4, #0]
 8000bb8:	f382 8810 	msr	PRIMASK, r2
 8000bbc:	bd30      	pop	{r4, r5, pc}

08000bbe <PE_Clear_RxEvent>:
 8000bbe:	b510      	push	{r4, lr}
 8000bc0:	0001      	movs	r1, r0
 8000bc2:	f3ef 8010 	mrs	r0, PRIMASK
 8000bc6:	b672      	cpsid	i
 8000bc8:	223c      	movs	r2, #60	@ 0x3c
 8000bca:	5c8a      	ldrb	r2, [r1, r2]
 8000bcc:	2a00      	cmp	r2, #0
 8000bce:	d014      	beq.n	8000bfa <PE_Clear_RxEvent+0x3c>
 8000bd0:	1e53      	subs	r3, r2, #1
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	4acb      	ldr	r2, [pc, #812]	@ (8000f04 <.text_56>)
 8000bd6:	188c      	adds	r4, r1, r2
 8000bd8:	2200      	movs	r2, #0
 8000bda:	54e2      	strb	r2, [r4, r3]
 8000bdc:	1e5b      	subs	r3, r3, #1
 8000bde:	419b      	sbcs	r3, r3
 8000be0:	0fdb      	lsrs	r3, r3, #31
 8000be2:	5ce4      	ldrb	r4, [r4, r3]
 8000be4:	0664      	lsls	r4, r4, #25
 8000be6:	d506      	bpl.n	8000bf6 <PE_Clear_RxEvent+0x38>
 8000be8:	1c5b      	adds	r3, r3, #1
 8000bea:	223c      	movs	r2, #60	@ 0x3c
 8000bec:	548b      	strb	r3, [r1, r2]
 8000bee:	f380 8810 	msr	PRIMASK, r0
 8000bf2:	7c08      	ldrb	r0, [r1, #16]
 8000bf4:	e168      	b.n	8000ec8 <.text_54>
 8000bf6:	233c      	movs	r3, #60	@ 0x3c
 8000bf8:	54ca      	strb	r2, [r1, r3]
 8000bfa:	f380 8810 	msr	PRIMASK, r0
 8000bfe:	bd10      	pop	{r4, pc}

08000c00 <.text_36>:
 8000c00:	00000302 	.word	0x00000302

08000c04 <.text_37>:
 8000c04:	00000703 	.word	0x00000703

08000c08 <PE_PRL_Control_RxEvent>:
 8000c08:	492c      	ldr	r1, [pc, #176]	@ (8000cbc <.text_43>)
 8000c0a:	0080      	lsls	r0, r0, #2
 8000c0c:	580a      	ldr	r2, [r1, r0]
 8000c0e:	2000      	movs	r0, #0
 8000c10:	f3ef 8110 	mrs	r1, PRIMASK
 8000c14:	b672      	cpsid	i
 8000c16:	233c      	movs	r3, #60	@ 0x3c
 8000c18:	5cd2      	ldrb	r2, [r2, r3]
 8000c1a:	2a00      	cmp	r2, #0
 8000c1c:	d000      	beq.n	8000c20 <PE_PRL_Control_RxEvent+0x18>
 8000c1e:	2001      	movs	r0, #1
 8000c20:	f381 8810 	msr	PRIMASK, r1
 8000c24:	4770      	bx	lr
	...

08000c28 <.text_39>:
 8000c28:	0000025f 	.word	0x0000025f

08000c2c <.text_40>:
 8000c2c:	00000704 	.word	0x00000704

08000c30 <PE_Convert_SOPRxEvent>:
 8000c30:	2800      	cmp	r0, #0
 8000c32:	d003      	beq.n	8000c3c <PE_Convert_SOPRxEvent+0xc>
 8000c34:	2802      	cmp	r0, #2
 8000c36:	d005      	beq.n	8000c44 <PE_Convert_SOPRxEvent+0x14>
 8000c38:	d302      	bcc.n	8000c40 <PE_Convert_SOPRxEvent+0x10>
 8000c3a:	e005      	b.n	8000c48 <PE_Convert_SOPRxEvent+0x18>
 8000c3c:	2011      	movs	r0, #17
 8000c3e:	4770      	bx	lr
 8000c40:	2012      	movs	r0, #18
 8000c42:	4770      	bx	lr
 8000c44:	2013      	movs	r0, #19
 8000c46:	4770      	bx	lr
 8000c48:	2014      	movs	r0, #20
 8000c4a:	4770      	bx	lr

08000c4c <PE_Check_AMSConflict>:
 8000c4c:	b570      	push	{r4, r5, r6, lr}
 8000c4e:	0005      	movs	r5, r0
 8000c50:	2400      	movs	r4, #0
 8000c52:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8000c54:	49b7      	ldr	r1, [pc, #732]	@ (8000f34 <.text_58>)
 8000c56:	4001      	ands	r1, r0
 8000c58:	290d      	cmp	r1, #13
 8000c5a:	d101      	bne.n	8000c60 <PE_Check_AMSConflict+0x14>
 8000c5c:	2010      	movs	r0, #16
 8000c5e:	e01b      	b.n	8000c98 <PE_Check_AMSConflict+0x4c>
 8000c60:	2603      	movs	r6, #3
 8000c62:	200f      	movs	r0, #15
 8000c64:	7f29      	ldrb	r1, [r5, #28]
 8000c66:	2900      	cmp	r1, #0
 8000c68:	d011      	beq.n	8000c8e <PE_Check_AMSConflict+0x42>
 8000c6a:	1e49      	subs	r1, r1, #1
 8000c6c:	2901      	cmp	r1, #1
 8000c6e:	d912      	bls.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c70:	1e89      	subs	r1, r1, #2
 8000c72:	d011      	beq.n	8000c98 <PE_Check_AMSConflict+0x4c>
 8000c74:	1e49      	subs	r1, r1, #1
 8000c76:	d01d      	beq.n	8000cb4 <PE_Check_AMSConflict+0x68>
 8000c78:	1e49      	subs	r1, r1, #1
 8000c7a:	2909      	cmp	r1, #9
 8000c7c:	d90b      	bls.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c7e:	390b      	subs	r1, #11
 8000c80:	2901      	cmp	r1, #1
 8000c82:	d908      	bls.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c84:	1e89      	subs	r1, r1, #2
 8000c86:	d004      	beq.n	8000c92 <PE_Check_AMSConflict+0x46>
 8000c88:	394d      	subs	r1, #77	@ 0x4d
 8000c8a:	d004      	beq.n	8000c96 <PE_Check_AMSConflict+0x4a>
 8000c8c:	e006      	b.n	8000c9c <PE_Check_AMSConflict+0x50>
 8000c8e:	746e      	strb	r6, [r5, #17]
 8000c90:	e011      	b.n	8000cb6 <PE_Check_AMSConflict+0x6a>
 8000c92:	7468      	strb	r0, [r5, #17]
 8000c94:	e00f      	b.n	8000cb6 <PE_Check_AMSConflict+0x6a>
 8000c96:	2011      	movs	r0, #17
 8000c98:	7468      	strb	r0, [r5, #17]
 8000c9a:	e00b      	b.n	8000cb4 <PE_Check_AMSConflict+0x68>
 8000c9c:	215c      	movs	r1, #92	@ 0x5c
 8000c9e:	7c28      	ldrb	r0, [r5, #16]
 8000ca0:	f7ff fd22 	bl	80006e8 <USBPD_PE_Notification>
 8000ca4:	746e      	strb	r6, [r5, #17]
 8000ca6:	6868      	ldr	r0, [r5, #4]
 8000ca8:	6800      	ldr	r0, [r0, #0]
 8000caa:	49c4      	ldr	r1, [pc, #784]	@ (8000fbc <.text_62>)
 8000cac:	4001      	ands	r1, r0
 8000cae:	0230      	lsls	r0, r6, #8
 8000cb0:	4281      	cmp	r1, r0
 8000cb2:	d000      	beq.n	8000cb6 <PE_Check_AMSConflict+0x6a>
 8000cb4:	2415      	movs	r4, #21
 8000cb6:	0020      	movs	r0, r4
 8000cb8:	bd70      	pop	{r4, r5, r6, pc}
	...

08000cbc <.text_43>:
 8000cbc:	2000027c 	.word	0x2000027c

08000cc0 <PE_PRL_ResetReceived>:
 8000cc0:	b538      	push	{r3, r4, r5, lr}
 8000cc2:	0004      	movs	r4, r0
 8000cc4:	48be      	ldr	r0, [pc, #760]	@ (8000fc0 <.text_63>)
 8000cc6:	00a2      	lsls	r2, r4, #2
 8000cc8:	5885      	ldr	r5, [r0, r2]
 8000cca:	2905      	cmp	r1, #5
 8000ccc:	d115      	bne.n	8000cfa <PE_PRL_ResetReceived+0x3a>
 8000cce:	6868      	ldr	r0, [r5, #4]
 8000cd0:	6801      	ldr	r1, [r0, #0]
 8000cd2:	2210      	movs	r2, #16
 8000cd4:	4391      	bics	r1, r2
 8000cd6:	6001      	str	r1, [r0, #0]
 8000cd8:	6968      	ldr	r0, [r5, #20]
 8000cda:	49ba      	ldr	r1, [pc, #744]	@ (8000fc4 <.text_64>)
 8000cdc:	4001      	ands	r1, r0
 8000cde:	0150      	lsls	r0, r2, #5
 8000ce0:	4308      	orrs	r0, r1
 8000ce2:	6168      	str	r0, [r5, #20]
 8000ce4:	2014      	movs	r0, #20
 8000ce6:	2132      	movs	r1, #50	@ 0x32
 8000ce8:	5468      	strb	r0, [r5, r1]
 8000cea:	2000      	movs	r0, #0
 8000cec:	213c      	movs	r1, #60	@ 0x3c
 8000cee:	5468      	strb	r0, [r5, r1]
 8000cf0:	211e      	movs	r1, #30
 8000cf2:	7c28      	ldrb	r0, [r5, #16]
 8000cf4:	f7ff fcf8 	bl	80006e8 <USBPD_PE_Notification>
 8000cf8:	e004      	b.n	8000d04 <PE_PRL_ResetReceived+0x44>
 8000cfa:	6968      	ldr	r0, [r5, #20]
 8000cfc:	2180      	movs	r1, #128	@ 0x80
 8000cfe:	02c9      	lsls	r1, r1, #11
 8000d00:	4301      	orrs	r1, r0
 8000d02:	6169      	str	r1, [r5, #20]
 8000d04:	0020      	movs	r0, r4
 8000d06:	68a9      	ldr	r1, [r5, #8]
 8000d08:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000d0a:	4788      	blx	r1
 8000d0c:	bd31      	pop	{r0, r4, r5, pc}
	...

08000d10 <.text_45>:
 8000d10:	0000025d 	.word	0x0000025d

08000d14 <.text_46>:
 8000d14:	00000385 	.word	0x00000385

08000d18 <PE_PRL_BistCompleted>:
 8000d18:	4770      	bx	lr

08000d1a <PE_Reset_HardReset>:
 8000d1a:	b538      	push	{r3, r4, r5, lr}
 8000d1c:	0004      	movs	r4, r0
 8000d1e:	2032      	movs	r0, #50	@ 0x32
 8000d20:	5c20      	ldrb	r0, [r4, r0]
 8000d22:	2800      	cmp	r0, #0
 8000d24:	d003      	beq.n	8000d2e <PE_Reset_HardReset+0x14>
 8000d26:	215b      	movs	r1, #91	@ 0x5b
 8000d28:	7c20      	ldrb	r0, [r4, #16]
 8000d2a:	f7ff fcdd 	bl	80006e8 <USBPD_PE_Notification>
 8000d2e:	0020      	movs	r0, r4
 8000d30:	f000 f82c 	bl	8000d8c <PE_Reset_ZI>
 8000d34:	2503      	movs	r5, #3
 8000d36:	6820      	ldr	r0, [r4, #0]
 8000d38:	6843      	ldr	r3, [r0, #4]
 8000d3a:	402b      	ands	r3, r5
 8000d3c:	7c20      	ldrb	r0, [r4, #16]
 8000d3e:	6861      	ldr	r1, [r4, #4]
 8000d40:	6809      	ldr	r1, [r1, #0]
 8000d42:	074a      	lsls	r2, r1, #29
 8000d44:	0fd2      	lsrs	r2, r2, #31
 8000d46:	d008      	beq.n	8000d5a <PE_Reset_HardReset+0x40>
 8000d48:	2101      	movs	r1, #1
 8000d4a:	f004 fdee 	bl	800592a <USBPD_PRL_SetHeader>
 8000d4e:	6860      	ldr	r0, [r4, #4]
 8000d50:	6801      	ldr	r1, [r0, #0]
 8000d52:	2208      	movs	r2, #8
 8000d54:	430a      	orrs	r2, r1
 8000d56:	6002      	str	r2, [r0, #0]
 8000d58:	e007      	b.n	8000d6a <PE_Reset_HardReset+0x50>
 8000d5a:	2100      	movs	r1, #0
 8000d5c:	f004 fde5 	bl	800592a <USBPD_PRL_SetHeader>
 8000d60:	6860      	ldr	r0, [r4, #4]
 8000d62:	6801      	ldr	r1, [r0, #0]
 8000d64:	2208      	movs	r2, #8
 8000d66:	4391      	bics	r1, r2
 8000d68:	6001      	str	r1, [r0, #0]
 8000d6a:	6820      	ldr	r0, [r4, #0]
 8000d6c:	6840      	ldr	r0, [r0, #4]
 8000d6e:	4005      	ands	r5, r0
 8000d70:	6860      	ldr	r0, [r4, #4]
 8000d72:	6801      	ldr	r1, [r0, #0]
 8000d74:	2203      	movs	r2, #3
 8000d76:	4391      	bics	r1, r2
 8000d78:	430d      	orrs	r5, r1
 8000d7a:	6005      	str	r5, [r0, #0]
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	7c20      	ldrb	r0, [r4, #16]
 8000d80:	f004 fe44 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8000d84:	7c20      	ldrb	r0, [r4, #16]
 8000d86:	f005 f8ad 	bl	8005ee4 <USBPD_PRL_Reset>
 8000d8a:	bd31      	pop	{r0, r4, r5, pc}

08000d8c <PE_Reset_ZI>:
 8000d8c:	b53e      	push	{r1, r2, r3, r4, r5, lr}
 8000d8e:	0004      	movs	r4, r0
 8000d90:	2000      	movs	r0, #0
 8000d92:	9001      	str	r0, [sp, #4]
 8000d94:	6860      	ldr	r0, [r4, #4]
 8000d96:	6801      	ldr	r1, [r0, #0]
 8000d98:	2210      	movs	r2, #16
 8000d9a:	4391      	bics	r1, r2
 8000d9c:	6001      	str	r1, [r0, #0]
 8000d9e:	2100      	movs	r1, #0
 8000da0:	0020      	movs	r0, r4
 8000da2:	f000 fc34 	bl	800160e <PE_SetPowerNegotiation>
 8000da6:	2193      	movs	r1, #147	@ 0x93
 8000da8:	0089      	lsls	r1, r1, #2
 8000daa:	0020      	movs	r0, r4
 8000dac:	3014      	adds	r0, #20
 8000dae:	f01d ffc2 	bl	801ed36 <__aeabi_memclr>
 8000db2:	2304      	movs	r3, #4
 8000db4:	aa01      	add	r2, sp, #4
 8000db6:	2102      	movs	r1, #2
 8000db8:	7c20      	ldrb	r0, [r4, #16]
 8000dba:	68a5      	ldr	r5, [r4, #8]
 8000dbc:	69ad      	ldr	r5, [r5, #24]
 8000dbe:	47a8      	blx	r5
 8000dc0:	2080      	movs	r0, #128	@ 0x80
 8000dc2:	0440      	lsls	r0, r0, #17
 8000dc4:	9000      	str	r0, [sp, #0]
 8000dc6:	2304      	movs	r3, #4
 8000dc8:	466a      	mov	r2, sp
 8000dca:	2106      	movs	r1, #6
 8000dcc:	7c20      	ldrb	r0, [r4, #16]
 8000dce:	68a5      	ldr	r5, [r4, #8]
 8000dd0:	69ad      	ldr	r5, [r5, #24]
 8000dd2:	47a8      	blx	r5
 8000dd4:	2503      	movs	r5, #3
 8000dd6:	6820      	ldr	r0, [r4, #0]
 8000dd8:	6841      	ldr	r1, [r0, #4]
 8000dda:	4029      	ands	r1, r5
 8000ddc:	7c20      	ldrb	r0, [r4, #16]
 8000dde:	f004 fde2 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 8000de2:	6820      	ldr	r0, [r4, #0]
 8000de4:	6840      	ldr	r0, [r0, #4]
 8000de6:	4005      	ands	r5, r0
 8000de8:	6860      	ldr	r0, [r4, #4]
 8000dea:	6801      	ldr	r1, [r0, #0]
 8000dec:	4a76      	ldr	r2, [pc, #472]	@ (8000fc8 <.text_65>)
 8000dee:	400a      	ands	r2, r1
 8000df0:	06a9      	lsls	r1, r5, #26
 8000df2:	4311      	orrs	r1, r2
 8000df4:	6001      	str	r1, [r0, #0]
 8000df6:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08000df8 <PE_Reset_Counter>:
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	2103      	movs	r1, #3
 8000dfc:	2298      	movs	r2, #152	@ 0x98
 8000dfe:	0092      	lsls	r2, r2, #2
 8000e00:	1880      	adds	r0, r0, r2
 8000e02:	f01d ff98 	bl	801ed36 <__aeabi_memclr>
 8000e06:	bd01      	pop	{r0, pc}

08000e08 <PE_Reset_StateMachine>:
 8000e08:	b538      	push	{r3, r4, r5, lr}
 8000e0a:	0004      	movs	r4, r0
 8000e0c:	2032      	movs	r0, #50	@ 0x32
 8000e0e:	5c20      	ldrb	r0, [r4, r0]
 8000e10:	2800      	cmp	r0, #0
 8000e12:	d003      	beq.n	8000e1c <PE_Reset_StateMachine+0x14>
 8000e14:	215b      	movs	r1, #91	@ 0x5b
 8000e16:	7c20      	ldrb	r0, [r4, #16]
 8000e18:	f7ff fc66 	bl	80006e8 <USBPD_PE_Notification>
 8000e1c:	0020      	movs	r0, r4
 8000e1e:	f7ff ffb5 	bl	8000d8c <PE_Reset_ZI>
 8000e22:	2101      	movs	r1, #1
 8000e24:	0020      	movs	r0, r4
 8000e26:	f000 fbf2 	bl	800160e <PE_SetPowerNegotiation>
 8000e2a:	7c20      	ldrb	r0, [r4, #16]
 8000e2c:	f005 f85a 	bl	8005ee4 <USBPD_PRL_Reset>
 8000e30:	6860      	ldr	r0, [r4, #4]
 8000e32:	6801      	ldr	r1, [r0, #0]
 8000e34:	2501      	movs	r5, #1
 8000e36:	08ca      	lsrs	r2, r1, #3
 8000e38:	402a      	ands	r2, r5
 8000e3a:	078b      	lsls	r3, r1, #30
 8000e3c:	0f9b      	lsrs	r3, r3, #30
 8000e3e:	7c20      	ldrb	r0, [r4, #16]
 8000e40:	0889      	lsrs	r1, r1, #2
 8000e42:	400d      	ands	r5, r1
 8000e44:	d004      	beq.n	8000e50 <PE_Reset_StateMachine+0x48>
 8000e46:	2101      	movs	r1, #1
 8000e48:	f004 fd6f 	bl	800592a <USBPD_PRL_SetHeader>
 8000e4c:	2002      	movs	r0, #2
 8000e4e:	e003      	b.n	8000e58 <PE_Reset_StateMachine+0x50>
 8000e50:	2100      	movs	r1, #0
 8000e52:	f004 fd6a 	bl	800592a <USBPD_PRL_SetHeader>
 8000e56:	203e      	movs	r0, #62	@ 0x3e
 8000e58:	7460      	strb	r0, [r4, #17]
 8000e5a:	bd31      	pop	{r0, r4, r5, pc}

08000e5c <PE_ExtRevisionInteroperability>:
 8000e5c:	b570      	push	{r4, r5, r6, lr}
 8000e5e:	000a      	movs	r2, r1
 8000e60:	4957      	ldr	r1, [pc, #348]	@ (8000fc0 <.text_63>)
 8000e62:	0083      	lsls	r3, r0, #2
 8000e64:	58cb      	ldr	r3, [r1, r3]
 8000e66:	685c      	ldr	r4, [r3, #4]
 8000e68:	6825      	ldr	r5, [r4, #0]
 8000e6a:	2103      	movs	r1, #3
 8000e6c:	2603      	movs	r6, #3
 8000e6e:	402e      	ands	r6, r5
 8000e70:	42b2      	cmp	r2, r6
 8000e72:	db00      	blt.n	8000e76 <PE_ExtRevisionInteroperability+0x1a>
 8000e74:	0032      	movs	r2, r6
 8000e76:	438d      	bics	r5, r1
 8000e78:	400a      	ands	r2, r1
 8000e7a:	432a      	orrs	r2, r5
 8000e7c:	6022      	str	r2, [r4, #0]
 8000e7e:	685a      	ldr	r2, [r3, #4]
 8000e80:	6814      	ldr	r4, [r2, #0]
 8000e82:	2503      	movs	r5, #3
 8000e84:	4025      	ands	r5, r4
 8000e86:	2d01      	cmp	r5, #1
 8000e88:	d101      	bne.n	8000e8e <PE_ExtRevisionInteroperability+0x32>
 8000e8a:	2500      	movs	r5, #0
 8000e8c:	e000      	b.n	8000e90 <PE_ExtRevisionInteroperability+0x34>
 8000e8e:	2520      	movs	r5, #32
 8000e90:	2620      	movs	r6, #32
 8000e92:	43b4      	bics	r4, r6
 8000e94:	4325      	orrs	r5, r4
 8000e96:	6015      	str	r5, [r2, #0]
 8000e98:	685a      	ldr	r2, [r3, #4]
 8000e9a:	6812      	ldr	r2, [r2, #0]
 8000e9c:	4011      	ands	r1, r2
 8000e9e:	f004 fd76 	bl	800598e <USBPD_PRL_SetHeaderSpecification>
 8000ea2:	bd70      	pop	{r4, r5, r6, pc}

08000ea4 <PE_PRL_FastRoleSwapReception>:
 8000ea4:	4946      	ldr	r1, [pc, #280]	@ (8000fc0 <.text_63>)
 8000ea6:	0082      	lsls	r2, r0, #2
 8000ea8:	5889      	ldr	r1, [r1, r2]
 8000eaa:	7f0a      	ldrb	r2, [r1, #28]
 8000eac:	2a09      	cmp	r2, #9
 8000eae:	d100      	bne.n	8000eb2 <PE_PRL_FastRoleSwapReception+0xe>
 8000eb0:	4770      	bx	lr
 8000eb2:	b510      	push	{r4, lr}
 8000eb4:	684a      	ldr	r2, [r1, #4]
 8000eb6:	6813      	ldr	r3, [r2, #0]
 8000eb8:	2410      	movs	r4, #16
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	6014      	str	r4, [r2, #0]
 8000ebe:	694a      	ldr	r2, [r1, #20]
 8000ec0:	2380      	movs	r3, #128	@ 0x80
 8000ec2:	029b      	lsls	r3, r3, #10
 8000ec4:	4313      	orrs	r3, r2
 8000ec6:	614b      	str	r3, [r1, #20]

08000ec8 <.text_54>:
 8000ec8:	6889      	ldr	r1, [r1, #8]
 8000eca:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000ecc:	4788      	blx	r1
 8000ece:	bd10      	pop	{r4, pc}

08000ed0 <PE_PRL_PostReceiveEvent>:
 8000ed0:	b530      	push	{r4, r5, lr}
 8000ed2:	4a3b      	ldr	r2, [pc, #236]	@ (8000fc0 <.text_63>)
 8000ed4:	0080      	lsls	r0, r0, #2
 8000ed6:	5813      	ldr	r3, [r2, r0]
 8000ed8:	2400      	movs	r4, #0
 8000eda:	2000      	movs	r0, #0
 8000edc:	191a      	adds	r2, r3, r4
 8000ede:	4d09      	ldr	r5, [pc, #36]	@ (8000f04 <.text_56>)
 8000ee0:	1952      	adds	r2, r2, r5
 8000ee2:	7815      	ldrb	r5, [r2, #0]
 8000ee4:	2d00      	cmp	r5, #0
 8000ee6:	d004      	beq.n	8000ef2 <PE_PRL_PostReceiveEvent+0x22>
 8000ee8:	1c64      	adds	r4, r4, #1
 8000eea:	b2e4      	uxtb	r4, r4
 8000eec:	2c01      	cmp	r4, #1
 8000eee:	d9f5      	bls.n	8000edc <PE_PRL_PostReceiveEvent+0xc>
 8000ef0:	bd30      	pop	{r4, r5, pc}
 8000ef2:	2020      	movs	r0, #32
 8000ef4:	7010      	strb	r0, [r2, #0]
 8000ef6:	2001      	movs	r0, #1
 8000ef8:	7813      	ldrb	r3, [r2, #0]
 8000efa:	2401      	movs	r4, #1
 8000efc:	408c      	lsls	r4, r1
 8000efe:	431c      	orrs	r4, r3
 8000f00:	7014      	strb	r4, [r2, #0]
 8000f02:	bd30      	pop	{r4, r5, pc}

08000f04 <.text_56>:
 8000f04:	0000024d 	.word	0x0000024d

08000f08 <PE_PRL_PostReceiveEventError>:
 8000f08:	b530      	push	{r4, r5, lr}
 8000f0a:	492d      	ldr	r1, [pc, #180]	@ (8000fc0 <.text_63>)
 8000f0c:	0080      	lsls	r0, r0, #2
 8000f0e:	5809      	ldr	r1, [r1, r0]
 8000f10:	2000      	movs	r0, #0
 8000f12:	2200      	movs	r2, #0
 8000f14:	b2d3      	uxtb	r3, r2
 8000f16:	18cb      	adds	r3, r1, r3
 8000f18:	4c2c      	ldr	r4, [pc, #176]	@ (8000fcc <.text_66>)
 8000f1a:	191b      	adds	r3, r3, r4
 8000f1c:	781c      	ldrb	r4, [r3, #0]
 8000f1e:	2560      	movs	r5, #96	@ 0x60
 8000f20:	4025      	ands	r5, r4
 8000f22:	2d20      	cmp	r5, #32
 8000f24:	d004      	beq.n	8000f30 <PE_PRL_PostReceiveEventError+0x28>
 8000f26:	1c52      	adds	r2, r2, #1
 8000f28:	b2d3      	uxtb	r3, r2
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d3f2      	bcc.n	8000f14 <PE_PRL_PostReceiveEventError+0xc>
 8000f2e:	bd30      	pop	{r4, r5, pc}
 8000f30:	7018      	strb	r0, [r3, #0]
 8000f32:	bd30      	pop	{r4, r5, pc}

08000f34 <.text_58>:
 8000f34:	0000f01f 	.word	0x0000f01f

08000f38 <PE_PRL_PostReceiveEventCopy>:
 8000f38:	b538      	push	{r3, r4, r5, lr}
 8000f3a:	4a21      	ldr	r2, [pc, #132]	@ (8000fc0 <.text_63>)
 8000f3c:	0080      	lsls	r0, r0, #2
 8000f3e:	5813      	ldr	r3, [r2, r0]
 8000f40:	2200      	movs	r2, #0
 8000f42:	b2d0      	uxtb	r0, r2
 8000f44:	181c      	adds	r4, r3, r0
 8000f46:	4d21      	ldr	r5, [pc, #132]	@ (8000fcc <.text_66>)
 8000f48:	5d64      	ldrb	r4, [r4, r5]
 8000f4a:	2560      	movs	r5, #96	@ 0x60
 8000f4c:	4025      	ands	r5, r4
 8000f4e:	2d20      	cmp	r5, #32
 8000f50:	d004      	beq.n	8000f5c <PE_PRL_PostReceiveEventCopy+0x24>
 8000f52:	1c52      	adds	r2, r2, #1
 8000f54:	b2d0      	uxtb	r0, r2
 8000f56:	2802      	cmp	r0, #2
 8000f58:	d3f3      	bcc.n	8000f42 <PE_PRL_PostReceiveEventCopy+0xa>
 8000f5a:	bd31      	pop	{r0, r4, r5, pc}
 8000f5c:	2284      	movs	r2, #132	@ 0x84
 8000f5e:	0052      	lsls	r2, r2, #1
 8000f60:	4350      	muls	r0, r2
 8000f62:	1818      	adds	r0, r3, r0
 8000f64:	303d      	adds	r0, #61	@ 0x3d
 8000f66:	f01d fedb 	bl	801ed20 <__aeabi_memcpy>
 8000f6a:	bd31      	pop	{r0, r4, r5, pc}

08000f6c <PE_PRL_PostReceiveEventComplete>:
 8000f6c:	b538      	push	{r3, r4, r5, lr}
 8000f6e:	4914      	ldr	r1, [pc, #80]	@ (8000fc0 <.text_63>)
 8000f70:	0082      	lsls	r2, r0, #2
 8000f72:	5889      	ldr	r1, [r1, r2]
 8000f74:	2300      	movs	r3, #0
 8000f76:	1c5a      	adds	r2, r3, #1
 8000f78:	18cb      	adds	r3, r1, r3
 8000f7a:	4c14      	ldr	r4, [pc, #80]	@ (8000fcc <.text_66>)
 8000f7c:	191b      	adds	r3, r3, r4
 8000f7e:	781c      	ldrb	r4, [r3, #0]
 8000f80:	2560      	movs	r5, #96	@ 0x60
 8000f82:	4025      	ands	r5, r4
 8000f84:	2d20      	cmp	r5, #32
 8000f86:	d003      	beq.n	8000f90 <PE_PRL_PostReceiveEventComplete+0x24>
 8000f88:	b2d3      	uxtb	r3, r2
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d3f3      	bcc.n	8000f76 <PE_PRL_PostReceiveEventComplete+0xa>
 8000f8e:	bd31      	pop	{r0, r4, r5, pc}
 8000f90:	781c      	ldrb	r4, [r3, #0]
 8000f92:	2540      	movs	r5, #64	@ 0x40
 8000f94:	4325      	orrs	r5, r4
 8000f96:	701d      	strb	r5, [r3, #0]
 8000f98:	233c      	movs	r3, #60	@ 0x3c
 8000f9a:	5ccb      	ldrb	r3, [r1, r3]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d101      	bne.n	8000fa4 <PE_PRL_PostReceiveEventComplete+0x38>
 8000fa0:	233c      	movs	r3, #60	@ 0x3c
 8000fa2:	54ca      	strb	r2, [r1, r3]
 8000fa4:	6889      	ldr	r1, [r1, #8]
 8000fa6:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8000fa8:	4788      	blx	r1
 8000faa:	bd31      	pop	{r0, r4, r5, pc}

08000fac <PE_Get_UnchunkedSupport>:
 8000fac:	4904      	ldr	r1, [pc, #16]	@ (8000fc0 <.text_63>)
 8000fae:	0080      	lsls	r0, r0, #2
 8000fb0:	5808      	ldr	r0, [r1, r0]
 8000fb2:	6840      	ldr	r0, [r0, #4]
 8000fb4:	6800      	ldr	r0, [r0, #0]
 8000fb6:	0181      	lsls	r1, r0, #6
 8000fb8:	0fc8      	lsrs	r0, r1, #31
 8000fba:	4770      	bx	lr

08000fbc <.text_62>:
 8000fbc:	00000704 	.word	0x00000704

08000fc0 <.text_63>:
 8000fc0:	2000027c 	.word	0x2000027c

08000fc4 <.text_64>:
 8000fc4:	fffff9ff 	.word	0xfffff9ff

08000fc8 <.text_65>:
 8000fc8:	f3ffffff 	.word	0xf3ffffff

08000fcc <.text_66>:
 8000fcc:	0000024d 	.word	0x0000024d

08000fd0 <PE_SubStateMachine_Generic>:
 8000fd0:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8000fd2:	b08d      	sub	sp, #52	@ 0x34
 8000fd4:	0004      	movs	r4, r0
 8000fd6:	2002      	movs	r0, #2
 8000fd8:	9004      	str	r0, [sp, #16]
 8000fda:	2500      	movs	r5, #0
 8000fdc:	9503      	str	r5, [sp, #12]
 8000fde:	2601      	movs	r6, #1
 8000fe0:	2714      	movs	r7, #20
 8000fe2:	7c61      	ldrb	r1, [r4, #17]
 8000fe4:	2901      	cmp	r1, #1
 8000fe6:	d100      	bne.n	8000fea <PE_SubStateMachine_Generic+0x1a>
 8000fe8:	e195      	b.n	8001316 <PE_SubStateMachine_Generic+0x346>
 8000fea:	2918      	cmp	r1, #24
 8000fec:	d03f      	beq.n	800106e <PE_SubStateMachine_Generic+0x9e>
 8000fee:	2919      	cmp	r1, #25
 8000ff0:	d050      	beq.n	8001094 <PE_SubStateMachine_Generic+0xc4>
 8000ff2:	291d      	cmp	r1, #29
 8000ff4:	d100      	bne.n	8000ff8 <PE_SubStateMachine_Generic+0x28>
 8000ff6:	e092      	b.n	800111e <PE_SubStateMachine_Generic+0x14e>
 8000ff8:	2927      	cmp	r1, #39	@ 0x27
 8000ffa:	d100      	bne.n	8000ffe <PE_SubStateMachine_Generic+0x2e>
 8000ffc:	e0b0      	b.n	8001160 <PE_SubStateMachine_Generic+0x190>
 8000ffe:	2928      	cmp	r1, #40	@ 0x28
 8001000:	d100      	bne.n	8001004 <PE_SubStateMachine_Generic+0x34>
 8001002:	e0b9      	b.n	8001178 <PE_SubStateMachine_Generic+0x1a8>
 8001004:	2929      	cmp	r1, #41	@ 0x29
 8001006:	d100      	bne.n	800100a <PE_SubStateMachine_Generic+0x3a>
 8001008:	e0c0      	b.n	800118c <PE_SubStateMachine_Generic+0x1bc>
 800100a:	292c      	cmp	r1, #44	@ 0x2c
 800100c:	d100      	bne.n	8001010 <PE_SubStateMachine_Generic+0x40>
 800100e:	e2bc      	b.n	800158a <PE_SubStateMachine_Generic+0x5ba>
 8001010:	2930      	cmp	r1, #48	@ 0x30
 8001012:	d100      	bne.n	8001016 <PE_SubStateMachine_Generic+0x46>
 8001014:	e1de      	b.n	80013d4 <PE_SubStateMachine_Generic+0x404>
 8001016:	293a      	cmp	r1, #58	@ 0x3a
 8001018:	d100      	bne.n	800101c <PE_SubStateMachine_Generic+0x4c>
 800101a:	e28c      	b.n	8001536 <PE_SubStateMachine_Generic+0x566>
 800101c:	293b      	cmp	r1, #59	@ 0x3b
 800101e:	d100      	bne.n	8001022 <PE_SubStateMachine_Generic+0x52>
 8001020:	e270      	b.n	8001504 <PE_SubStateMachine_Generic+0x534>
 8001022:	293c      	cmp	r1, #60	@ 0x3c
 8001024:	d100      	bne.n	8001028 <PE_SubStateMachine_Generic+0x58>
 8001026:	e247      	b.n	80014b8 <PE_SubStateMachine_Generic+0x4e8>
 8001028:	294b      	cmp	r1, #75	@ 0x4b
 800102a:	d100      	bne.n	800102e <PE_SubStateMachine_Generic+0x5e>
 800102c:	e114      	b.n	8001258 <PE_SubStateMachine_Generic+0x288>
 800102e:	2963      	cmp	r1, #99	@ 0x63
 8001030:	d100      	bne.n	8001034 <PE_SubStateMachine_Generic+0x64>
 8001032:	e178      	b.n	8001326 <PE_SubStateMachine_Generic+0x356>
 8001034:	2964      	cmp	r1, #100	@ 0x64
 8001036:	d100      	bne.n	800103a <PE_SubStateMachine_Generic+0x6a>
 8001038:	e1a0      	b.n	800137c <PE_SubStateMachine_Generic+0x3ac>
 800103a:	2967      	cmp	r1, #103	@ 0x67
 800103c:	d100      	bne.n	8001040 <PE_SubStateMachine_Generic+0x70>
 800103e:	e120      	b.n	8001282 <PE_SubStateMachine_Generic+0x2b2>
 8001040:	2968      	cmp	r1, #104	@ 0x68
 8001042:	d100      	bne.n	8001046 <PE_SubStateMachine_Generic+0x76>
 8001044:	e138      	b.n	80012b8 <PE_SubStateMachine_Generic+0x2e8>
 8001046:	2974      	cmp	r1, #116	@ 0x74
 8001048:	d100      	bne.n	800104c <PE_SubStateMachine_Generic+0x7c>
 800104a:	e1f3      	b.n	8001434 <PE_SubStateMachine_Generic+0x464>
 800104c:	2993      	cmp	r1, #147	@ 0x93
 800104e:	d100      	bne.n	8001052 <PE_SubStateMachine_Generic+0x82>
 8001050:	e0a6      	b.n	80011a0 <PE_SubStateMachine_Generic+0x1d0>
 8001052:	2994      	cmp	r1, #148	@ 0x94
 8001054:	d100      	bne.n	8001058 <PE_SubStateMachine_Generic+0x88>
 8001056:	e0a7      	b.n	80011a8 <PE_SubStateMachine_Generic+0x1d8>
 8001058:	2995      	cmp	r1, #149	@ 0x95
 800105a:	d100      	bne.n	800105e <PE_SubStateMachine_Generic+0x8e>
 800105c:	e0bd      	b.n	80011da <PE_SubStateMachine_Generic+0x20a>
 800105e:	2999      	cmp	r1, #153	@ 0x99
 8001060:	d000      	beq.n	8001064 <PE_SubStateMachine_Generic+0x94>
 8001062:	e297      	b.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 8001064:	2106      	movs	r1, #6
 8001066:	0020      	movs	r0, r4
 8001068:	f7ff fd44 	bl	8000af4 <PE_Send_RESET>
 800106c:	e220      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 800106e:	6861      	ldr	r1, [r4, #4]
 8001070:	6809      	ldr	r1, [r1, #0]
 8001072:	0889      	lsrs	r1, r1, #2
 8001074:	400e      	ands	r6, r1
 8001076:	d002      	beq.n	800107e <PE_SubStateMachine_Generic+0xae>
 8001078:	6960      	ldr	r0, [r4, #20]
 800107a:	0741      	lsls	r1, r0, #29
 800107c:	0fc8      	lsrs	r0, r1, #31
 800107e:	9000      	str	r0, [sp, #0]
 8001080:	2319      	movs	r3, #25
 8001082:	2208      	movs	r2, #8
 8001084:	2100      	movs	r1, #0
 8001086:	0020      	movs	r0, r4
 8001088:	f000 fb76 	bl	8001778 <PE_Send_CtrlMessage>
 800108c:	2800      	cmp	r0, #0
 800108e:	d156      	bne.n	800113e <PE_SubStateMachine_Generic+0x16e>
 8001090:	2007      	movs	r0, #7
 8001092:	e107      	b.n	80012a4 <PE_SubStateMachine_Generic+0x2d4>
 8001094:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001096:	7800      	ldrb	r0, [r0, #0]
 8001098:	2811      	cmp	r0, #17
 800109a:	d13c      	bne.n	8001116 <PE_SubStateMachine_Generic+0x146>
 800109c:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800109e:	0bc1      	lsrs	r1, r0, #15
 80010a0:	d11e      	bne.n	80010e0 <PE_SubStateMachine_Generic+0x110>
 80010a2:	0441      	lsls	r1, r0, #17
 80010a4:	0f49      	lsrs	r1, r1, #29
 80010a6:	d01b      	beq.n	80010e0 <PE_SubStateMachine_Generic+0x110>
 80010a8:	06c0      	lsls	r0, r0, #27
 80010aa:	0ec0      	lsrs	r0, r0, #27
 80010ac:	2804      	cmp	r0, #4
 80010ae:	d117      	bne.n	80010e0 <PE_SubStateMachine_Generic+0x110>
 80010b0:	008b      	lsls	r3, r1, #2
 80010b2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80010b4:	1c82      	adds	r2, r0, #2
 80010b6:	2105      	movs	r1, #5
 80010b8:	7c20      	ldrb	r0, [r4, #16]
 80010ba:	68a6      	ldr	r6, [r4, #8]
 80010bc:	69b6      	ldr	r6, [r6, #24]
 80010be:	47b0      	blx	r6
 80010c0:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80010c2:	7800      	ldrb	r0, [r0, #0]
 80010c4:	2814      	cmp	r0, #20
 80010c6:	d004      	beq.n	80010d2 <PE_SubStateMachine_Generic+0x102>
 80010c8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80010ca:	700f      	strb	r7, [r1, #0]
 80010cc:	0020      	movs	r0, r4
 80010ce:	f7ff fd76 	bl	8000bbe <PE_Clear_RxEvent>
 80010d2:	2003      	movs	r0, #3
 80010d4:	7460      	strb	r0, [r4, #17]
 80010d6:	9504      	str	r5, [sp, #16]
 80010d8:	2107      	movs	r1, #7
 80010da:	7c20      	ldrb	r0, [r4, #16]
 80010dc:	f7ff fb04 	bl	80006e8 <USBPD_PE_Notification>
 80010e0:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80010e2:	21f0      	movs	r1, #240	@ 0xf0
 80010e4:	0209      	lsls	r1, r1, #8
 80010e6:	4001      	ands	r1, r0
 80010e8:	d115      	bne.n	8001116 <PE_SubStateMachine_Generic+0x146>
 80010ea:	06c0      	lsls	r0, r0, #27
 80010ec:	0ec0      	lsrs	r0, r0, #27
 80010ee:	2804      	cmp	r0, #4
 80010f0:	d001      	beq.n	80010f6 <PE_SubStateMachine_Generic+0x126>
 80010f2:	2810      	cmp	r0, #16
 80010f4:	d10f      	bne.n	8001116 <PE_SubStateMachine_Generic+0x146>
 80010f6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80010f8:	7800      	ldrb	r0, [r0, #0]
 80010fa:	2814      	cmp	r0, #20
 80010fc:	d004      	beq.n	8001108 <PE_SubStateMachine_Generic+0x138>
 80010fe:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001100:	7007      	strb	r7, [r0, #0]
 8001102:	0020      	movs	r0, r4
 8001104:	f7ff fd5b 	bl	8000bbe <PE_Clear_RxEvent>
 8001108:	2003      	movs	r0, #3
 800110a:	7460      	strb	r0, [r4, #17]
 800110c:	9504      	str	r5, [sp, #16]
 800110e:	2108      	movs	r1, #8
 8001110:	7c20      	ldrb	r0, [r4, #16]
 8001112:	f7ff fae9 	bl	80006e8 <USBPD_PE_Notification>
 8001116:	8be0      	ldrh	r0, [r4, #30]
 8001118:	2180      	movs	r1, #128	@ 0x80
 800111a:	0209      	lsls	r1, r1, #8
 800111c:	e099      	b.n	8001252 <PE_SubStateMachine_Generic+0x282>
 800111e:	9505      	str	r5, [sp, #20]
 8001120:	ab05      	add	r3, sp, #20
 8001122:	aa06      	add	r2, sp, #24
 8001124:	2101      	movs	r1, #1
 8001126:	7c20      	ldrb	r0, [r4, #16]
 8001128:	68a5      	ldr	r5, [r4, #8]
 800112a:	696d      	ldr	r5, [r5, #20]
 800112c:	47a8      	blx	r5
 800112e:	2104      	movs	r1, #4
 8001130:	9805      	ldr	r0, [sp, #20]
 8001132:	f000 fabf 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8001136:	2800      	cmp	r0, #0
 8001138:	d002      	beq.n	8001140 <PE_SubStateMachine_Generic+0x170>
 800113a:	2003      	movs	r0, #3
 800113c:	7460      	strb	r0, [r4, #17]
 800113e:	e22a      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001140:	9002      	str	r0, [sp, #8]
 8001142:	2003      	movs	r0, #3
 8001144:	9001      	str	r0, [sp, #4]
 8001146:	9805      	ldr	r0, [sp, #20]
 8001148:	0880      	lsrs	r0, r0, #2
 800114a:	9000      	str	r0, [sp, #0]
 800114c:	ab06      	add	r3, sp, #24
 800114e:	2204      	movs	r2, #4
 8001150:	2100      	movs	r1, #0
 8001152:	0020      	movs	r0, r4
 8001154:	f000 fb3b 	bl	80017ce <PE_Send_DataMessage>
 8001158:	2800      	cmp	r0, #0
 800115a:	d1f0      	bne.n	800113e <PE_SubStateMachine_Generic+0x16e>
 800115c:	210a      	movs	r1, #10
 800115e:	e165      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 8001160:	2012      	movs	r0, #18
 8001162:	7720      	strb	r0, [r4, #28]
 8001164:	2105      	movs	r1, #5
 8001166:	7c20      	ldrb	r0, [r4, #16]
 8001168:	f004 feab 	bl	8005ec2 <USBDPD_PRL_BistCarrierEyeMode>
 800116c:	2028      	movs	r0, #40	@ 0x28
 800116e:	7460      	strb	r0, [r4, #17]
 8001170:	484f      	ldr	r0, [pc, #316]	@ (80012b0 <PE_SubStateMachine_Generic+0x2e0>)
 8001172:	83e0      	strh	r0, [r4, #30]
 8001174:	202d      	movs	r0, #45	@ 0x2d
 8001176:	e099      	b.n	80012ac <PE_SubStateMachine_Generic+0x2dc>
 8001178:	8be0      	ldrh	r0, [r4, #30]
 800117a:	03f1      	lsls	r1, r6, #15
 800117c:	4288      	cmp	r0, r1
 800117e:	d10e      	bne.n	800119e <PE_SubStateMachine_Generic+0x1ce>
 8001180:	2105      	movs	r1, #5
 8001182:	7c20      	ldrb	r0, [r4, #16]
 8001184:	f004 fea5 	bl	8005ed2 <USBDPD_PRL_BistCarrierEyeModeExit>
 8001188:	83e5      	strh	r5, [r4, #30]
 800118a:	e191      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 800118c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800118e:	7800      	ldrb	r0, [r0, #0]
 8001190:	2814      	cmp	r0, #20
 8001192:	d004      	beq.n	800119e <PE_SubStateMachine_Generic+0x1ce>
 8001194:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001196:	7007      	strb	r7, [r0, #0]
 8001198:	0020      	movs	r0, r4
 800119a:	f7ff fd10 	bl	8000bbe <PE_Clear_RxEvent>
 800119e:	e1fa      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80011a0:	0020      	movs	r0, r4
 80011a2:	f000 f9fb 	bl	800159c <PE_SubStateMachine_ReceiveDRS>
 80011a6:	e1f6      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80011a8:	6861      	ldr	r1, [r4, #4]
 80011aa:	6809      	ldr	r1, [r1, #0]
 80011ac:	0889      	lsrs	r1, r1, #2
 80011ae:	400e      	ands	r6, r1
 80011b0:	d002      	beq.n	80011b8 <PE_SubStateMachine_Generic+0x1e8>
 80011b2:	6960      	ldr	r0, [r4, #20]
 80011b4:	0741      	lsls	r1, r0, #29
 80011b6:	0fc8      	lsrs	r0, r1, #31
 80011b8:	9000      	str	r0, [sp, #0]
 80011ba:	2395      	movs	r3, #149	@ 0x95
 80011bc:	2209      	movs	r2, #9
 80011be:	2100      	movs	r1, #0
 80011c0:	0020      	movs	r0, r4
 80011c2:	f000 fad9 	bl	8001778 <PE_Send_CtrlMessage>
 80011c6:	2800      	cmp	r0, #0
 80011c8:	d1ed      	bne.n	80011a6 <PE_SubStateMachine_Generic+0x1d6>
 80011ca:	2010      	movs	r0, #16
 80011cc:	7720      	strb	r0, [r4, #28]
 80011ce:	4839      	ldr	r0, [pc, #228]	@ (80012b4 <PE_SubStateMachine_Generic+0x2e4>)
 80011d0:	83e0      	strh	r0, [r4, #30]
 80011d2:	201b      	movs	r0, #27
 80011d4:	9004      	str	r0, [sp, #16]
 80011d6:	2122      	movs	r1, #34	@ 0x22
 80011d8:	e128      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 80011da:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80011dc:	7800      	ldrb	r0, [r0, #0]
 80011de:	2814      	cmp	r0, #20
 80011e0:	d035      	beq.n	800124e <PE_SubStateMachine_Generic+0x27e>
 80011e2:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80011e4:	21f0      	movs	r1, #240	@ 0xf0
 80011e6:	0209      	lsls	r1, r1, #8
 80011e8:	4001      	ands	r1, r0
 80011ea:	d130      	bne.n	800124e <PE_SubStateMachine_Generic+0x27e>
 80011ec:	211f      	movs	r1, #31
 80011ee:	231f      	movs	r3, #31
 80011f0:	4003      	ands	r3, r0
 80011f2:	2b03      	cmp	r3, #3
 80011f4:	d006      	beq.n	8001204 <PE_SubStateMachine_Generic+0x234>
 80011f6:	2b04      	cmp	r3, #4
 80011f8:	d008      	beq.n	800120c <PE_SubStateMachine_Generic+0x23c>
 80011fa:	2b0c      	cmp	r3, #12
 80011fc:	d006      	beq.n	800120c <PE_SubStateMachine_Generic+0x23c>
 80011fe:	2b10      	cmp	r3, #16
 8001200:	d015      	beq.n	800122e <PE_SubStateMachine_Generic+0x25e>
 8001202:	e024      	b.n	800124e <PE_SubStateMachine_Generic+0x27e>
 8001204:	0020      	movs	r0, r4
 8001206:	f000 fa6d 	bl	80016e4 <PE_SwitchDataRole>
 800120a:	e008      	b.n	800121e <PE_SubStateMachine_Generic+0x24e>
 800120c:	4001      	ands	r1, r0
 800120e:	290c      	cmp	r1, #12
 8001210:	d101      	bne.n	8001216 <PE_SubStateMachine_Generic+0x246>
 8001212:	2126      	movs	r1, #38	@ 0x26
 8001214:	e000      	b.n	8001218 <PE_SubStateMachine_Generic+0x248>
 8001216:	2127      	movs	r1, #39	@ 0x27
 8001218:	7c20      	ldrb	r0, [r4, #16]
 800121a:	f7ff fa65 	bl	80006e8 <USBPD_PE_Notification>
 800121e:	2003      	movs	r0, #3
 8001220:	7460      	strb	r0, [r4, #17]
 8001222:	9504      	str	r5, [sp, #16]
 8001224:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001226:	7800      	ldrb	r0, [r0, #0]
 8001228:	2814      	cmp	r0, #20
 800122a:	d10b      	bne.n	8001244 <PE_SubStateMachine_Generic+0x274>
 800122c:	e00f      	b.n	800124e <PE_SubStateMachine_Generic+0x27e>
 800122e:	2128      	movs	r1, #40	@ 0x28
 8001230:	7c20      	ldrb	r0, [r4, #16]
 8001232:	f7ff fa59 	bl	80006e8 <USBPD_PE_Notification>
 8001236:	2003      	movs	r0, #3
 8001238:	7460      	strb	r0, [r4, #17]
 800123a:	9504      	str	r5, [sp, #16]
 800123c:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800123e:	7800      	ldrb	r0, [r0, #0]
 8001240:	2814      	cmp	r0, #20
 8001242:	d004      	beq.n	800124e <PE_SubStateMachine_Generic+0x27e>
 8001244:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001246:	7007      	strb	r7, [r0, #0]
 8001248:	0020      	movs	r0, r4
 800124a:	f7ff fcb8 	bl	8000bbe <PE_Clear_RxEvent>
 800124e:	8be0      	ldrh	r0, [r4, #30]
 8001250:	03f1      	lsls	r1, r6, #15
 8001252:	4288      	cmp	r0, r1
 8001254:	d12b      	bne.n	80012ae <PE_SubStateMachine_Generic+0x2de>
 8001256:	e12b      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 8001258:	ab03      	add	r3, sp, #12
 800125a:	aa05      	add	r2, sp, #20
 800125c:	2114      	movs	r1, #20
 800125e:	7c20      	ldrb	r0, [r4, #16]
 8001260:	68a5      	ldr	r5, [r4, #8]
 8001262:	696d      	ldr	r5, [r5, #20]
 8001264:	47a8      	blx	r5
 8001266:	9803      	ldr	r0, [sp, #12]
 8001268:	2800      	cmp	r0, #0
 800126a:	d100      	bne.n	800126e <PE_SubStateMachine_Generic+0x29e>
 800126c:	e192      	b.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 800126e:	2000      	movs	r0, #0
 8001270:	9002      	str	r0, [sp, #8]
 8001272:	2003      	movs	r0, #3
 8001274:	9001      	str	r0, [sp, #4]
 8001276:	9803      	ldr	r0, [sp, #12]
 8001278:	0880      	lsrs	r0, r0, #2
 800127a:	9000      	str	r0, [sp, #0]
 800127c:	ab05      	add	r3, sp, #20
 800127e:	220c      	movs	r2, #12
 8001280:	e154      	b.n	800152c <PE_SubStateMachine_Generic+0x55c>
 8001282:	6861      	ldr	r1, [r4, #4]
 8001284:	6809      	ldr	r1, [r1, #0]
 8001286:	0889      	lsrs	r1, r1, #2
 8001288:	4031      	ands	r1, r6
 800128a:	d000      	beq.n	800128e <PE_SubStateMachine_Generic+0x2be>
 800128c:	2001      	movs	r0, #1
 800128e:	9000      	str	r0, [sp, #0]
 8001290:	2368      	movs	r3, #104	@ 0x68
 8001292:	2218      	movs	r2, #24
 8001294:	2031      	movs	r0, #49	@ 0x31
 8001296:	5c21      	ldrb	r1, [r4, r0]
 8001298:	0020      	movs	r0, r4
 800129a:	f000 fa6d 	bl	8001778 <PE_Send_CtrlMessage>
 800129e:	2800      	cmp	r0, #0
 80012a0:	d105      	bne.n	80012ae <PE_SubStateMachine_Generic+0x2de>
 80012a2:	200f      	movs	r0, #15
 80012a4:	7720      	strb	r0, [r4, #28]
 80012a6:	4803      	ldr	r0, [pc, #12]	@ (80012b4 <PE_SubStateMachine_Generic+0x2e4>)
 80012a8:	83e0      	strh	r0, [r4, #30]
 80012aa:	201b      	movs	r0, #27
 80012ac:	9004      	str	r0, [sp, #16]
 80012ae:	e172      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80012b0:	0000802d 	.word	0x0000802d
 80012b4:	0000801b 	.word	0x0000801b
 80012b8:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80012ba:	7800      	ldrb	r0, [r0, #0]
 80012bc:	2814      	cmp	r0, #20
 80012be:	d023      	beq.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012c0:	2030      	movs	r0, #48	@ 0x30
 80012c2:	5c20      	ldrb	r0, [r4, r0]
 80012c4:	2131      	movs	r1, #49	@ 0x31
 80012c6:	5c61      	ldrb	r1, [r4, r1]
 80012c8:	4288      	cmp	r0, r1
 80012ca:	d11d      	bne.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012cc:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80012ce:	0bc1      	lsrs	r1, r0, #15
 80012d0:	d11a      	bne.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012d2:	0b01      	lsrs	r1, r0, #12
 80012d4:	0749      	lsls	r1, r1, #29
 80012d6:	d017      	beq.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012d8:	06c0      	lsls	r0, r0, #27
 80012da:	0ec0      	lsrs	r0, r0, #27
 80012dc:	280c      	cmp	r0, #12
 80012de:	d113      	bne.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012e0:	2304      	movs	r3, #4
 80012e2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80012e4:	1c82      	adds	r2, r0, #2
 80012e6:	2114      	movs	r1, #20
 80012e8:	7c20      	ldrb	r0, [r4, #16]
 80012ea:	68a6      	ldr	r6, [r4, #8]
 80012ec:	69b6      	ldr	r6, [r6, #24]
 80012ee:	47b0      	blx	r6
 80012f0:	2003      	movs	r0, #3
 80012f2:	7460      	strb	r0, [r4, #17]
 80012f4:	9504      	str	r5, [sp, #16]
 80012f6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 80012f8:	7800      	ldrb	r0, [r0, #0]
 80012fa:	2814      	cmp	r0, #20
 80012fc:	d004      	beq.n	8001308 <PE_SubStateMachine_Generic+0x338>
 80012fe:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001300:	7007      	strb	r7, [r0, #0]
 8001302:	0020      	movs	r0, r4
 8001304:	f7ff fc5b 	bl	8000bbe <PE_Clear_RxEvent>
 8001308:	8be0      	ldrh	r0, [r4, #30]
 800130a:	2180      	movs	r1, #128	@ 0x80
 800130c:	0209      	lsls	r1, r1, #8
 800130e:	4288      	cmp	r0, r1
 8001310:	d108      	bne.n	8001324 <PE_SubStateMachine_Generic+0x354>
 8001312:	2011      	movs	r0, #17
 8001314:	e0cd      	b.n	80014b2 <PE_SubStateMachine_Generic+0x4e2>
 8001316:	9500      	str	r5, [sp, #0]
 8001318:	2303      	movs	r3, #3
 800131a:	2210      	movs	r2, #16
 800131c:	2100      	movs	r1, #0
 800131e:	0020      	movs	r0, r4
 8001320:	f000 fa2a 	bl	8001778 <PE_Send_CtrlMessage>
 8001324:	e137      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001326:	ab03      	add	r3, sp, #12
 8001328:	48c9      	ldr	r0, [pc, #804]	@ (8001650 <.text_73>)
 800132a:	1822      	adds	r2, r4, r0
 800132c:	2108      	movs	r1, #8
 800132e:	7c20      	ldrb	r0, [r4, #16]
 8001330:	68a7      	ldr	r7, [r4, #8]
 8001332:	697f      	ldr	r7, [r7, #20]
 8001334:	47b8      	blx	r7
 8001336:	2119      	movs	r1, #25
 8001338:	9803      	ldr	r0, [sp, #12]
 800133a:	f000 f9bb 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 800133e:	2800      	cmp	r0, #0
 8001340:	d129      	bne.n	8001396 <PE_SubStateMachine_Generic+0x3c6>
 8001342:	48c4      	ldr	r0, [pc, #784]	@ (8001654 <.text_74>)
 8001344:	1826      	adds	r6, r4, r0
 8001346:	7035      	strb	r5, [r6, #0]
 8001348:	7075      	strb	r5, [r6, #1]
 800134a:	7c20      	ldrb	r0, [r4, #16]
 800134c:	f7ff fe2e 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001350:	2800      	cmp	r0, #0
 8001352:	d103      	bne.n	800135c <PE_SubStateMachine_Generic+0x38c>
 8001354:	7870      	ldrb	r0, [r6, #1]
 8001356:	2180      	movs	r1, #128	@ 0x80
 8001358:	4301      	orrs	r1, r0
 800135a:	7071      	strb	r1, [r6, #1]
 800135c:	9502      	str	r5, [sp, #8]
 800135e:	2003      	movs	r0, #3
 8001360:	9001      	str	r0, [sp, #4]
 8001362:	9803      	ldr	r0, [sp, #12]
 8001364:	1d00      	adds	r0, r0, #4
 8001366:	b280      	uxth	r0, r0
 8001368:	9000      	str	r0, [sp, #0]
 800136a:	48bb      	ldr	r0, [pc, #748]	@ (8001658 <.text_75>)
 800136c:	1823      	adds	r3, r4, r0
 800136e:	2201      	movs	r2, #1
 8001370:	2100      	movs	r1, #0
 8001372:	0020      	movs	r0, r4
 8001374:	f000 fb5e 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001378:	2148      	movs	r1, #72	@ 0x48
 800137a:	e057      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 800137c:	ab03      	add	r3, sp, #12
 800137e:	48b4      	ldr	r0, [pc, #720]	@ (8001650 <.text_73>)
 8001380:	1822      	adds	r2, r4, r0
 8001382:	2113      	movs	r1, #19
 8001384:	7c20      	ldrb	r0, [r4, #16]
 8001386:	68a7      	ldr	r7, [r4, #8]
 8001388:	697f      	ldr	r7, [r7, #20]
 800138a:	47b8      	blx	r7
 800138c:	2118      	movs	r1, #24
 800138e:	9803      	ldr	r0, [sp, #12]
 8001390:	f000 f990 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8001394:	2800      	cmp	r0, #0
 8001396:	d000      	beq.n	800139a <PE_SubStateMachine_Generic+0x3ca>
 8001398:	e0fc      	b.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 800139a:	48ae      	ldr	r0, [pc, #696]	@ (8001654 <.text_74>)
 800139c:	1826      	adds	r6, r4, r0
 800139e:	7035      	strb	r5, [r6, #0]
 80013a0:	7075      	strb	r5, [r6, #1]
 80013a2:	7c20      	ldrb	r0, [r4, #16]
 80013a4:	f7ff fe02 	bl	8000fac <PE_Get_UnchunkedSupport>
 80013a8:	2800      	cmp	r0, #0
 80013aa:	d103      	bne.n	80013b4 <PE_SubStateMachine_Generic+0x3e4>
 80013ac:	7870      	ldrb	r0, [r6, #1]
 80013ae:	2180      	movs	r1, #128	@ 0x80
 80013b0:	4301      	orrs	r1, r0
 80013b2:	7071      	strb	r1, [r6, #1]
 80013b4:	9502      	str	r5, [sp, #8]
 80013b6:	2003      	movs	r0, #3
 80013b8:	9001      	str	r0, [sp, #4]
 80013ba:	9803      	ldr	r0, [sp, #12]
 80013bc:	1d00      	adds	r0, r0, #4
 80013be:	b280      	uxth	r0, r0
 80013c0:	9000      	str	r0, [sp, #0]
 80013c2:	48a5      	ldr	r0, [pc, #660]	@ (8001658 <.text_75>)
 80013c4:	1823      	adds	r3, r4, r0
 80013c6:	220f      	movs	r2, #15
 80013c8:	2100      	movs	r1, #0
 80013ca:	0020      	movs	r0, r4
 80013cc:	f000 fb32 	bl	8001a34 <PE_Send_ExtendedMessage>
 80013d0:	2161      	movs	r1, #97	@ 0x61
 80013d2:	e02b      	b.n	800142c <PE_SubStateMachine_Generic+0x45c>
 80013d4:	ab03      	add	r3, sp, #12
 80013d6:	489e      	ldr	r0, [pc, #632]	@ (8001650 <.text_73>)
 80013d8:	1822      	adds	r2, r4, r0
 80013da:	2109      	movs	r1, #9
 80013dc:	7c20      	ldrb	r0, [r4, #16]
 80013de:	68a7      	ldr	r7, [r4, #8]
 80013e0:	697f      	ldr	r7, [r7, #20]
 80013e2:	47b8      	blx	r7
 80013e4:	2107      	movs	r1, #7
 80013e6:	9803      	ldr	r0, [sp, #12]
 80013e8:	f000 f964 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 80013ec:	2800      	cmp	r0, #0
 80013ee:	d170      	bne.n	80014d2 <PE_SubStateMachine_Generic+0x502>
 80013f0:	4998      	ldr	r1, [pc, #608]	@ (8001654 <.text_74>)
 80013f2:	5465      	strb	r5, [r4, r1]
 80013f4:	1860      	adds	r0, r4, r1
 80013f6:	7045      	strb	r5, [r0, #1]
 80013f8:	7c20      	ldrb	r0, [r4, #16]
 80013fa:	f7ff fdd7 	bl	8000fac <PE_Get_UnchunkedSupport>
 80013fe:	2800      	cmp	r0, #0
 8001400:	d105      	bne.n	800140e <PE_SubStateMachine_Generic+0x43e>
 8001402:	4894      	ldr	r0, [pc, #592]	@ (8001654 <.text_74>)
 8001404:	1820      	adds	r0, r4, r0
 8001406:	7841      	ldrb	r1, [r0, #1]
 8001408:	2280      	movs	r2, #128	@ 0x80
 800140a:	430a      	orrs	r2, r1
 800140c:	7042      	strb	r2, [r0, #1]
 800140e:	9502      	str	r5, [sp, #8]
 8001410:	2003      	movs	r0, #3
 8001412:	9001      	str	r0, [sp, #4]
 8001414:	9803      	ldr	r0, [sp, #12]
 8001416:	1d00      	adds	r0, r0, #4
 8001418:	b280      	uxth	r0, r0
 800141a:	9000      	str	r0, [sp, #0]
 800141c:	488e      	ldr	r0, [pc, #568]	@ (8001658 <.text_75>)
 800141e:	1823      	adds	r3, r4, r0
 8001420:	2202      	movs	r2, #2
 8001422:	2100      	movs	r1, #0
 8001424:	0020      	movs	r0, r4
 8001426:	f000 fb05 	bl	8001a34 <PE_Send_ExtendedMessage>
 800142a:	214f      	movs	r1, #79	@ 0x4f
 800142c:	7c20      	ldrb	r0, [r4, #16]
 800142e:	f7ff f95b 	bl	80006e8 <USBPD_PE_Notification>
 8001432:	e0b0      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001434:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001436:	7800      	ldrb	r0, [r0, #0]
 8001438:	2814      	cmp	r0, #20
 800143a:	d034      	beq.n	80014a6 <PE_SubStateMachine_Generic+0x4d6>
 800143c:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800143e:	0bc1      	lsrs	r1, r0, #15
 8001440:	d11a      	bne.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 8001442:	0b01      	lsrs	r1, r0, #12
 8001444:	0749      	lsls	r1, r1, #29
 8001446:	d017      	beq.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 8001448:	06c0      	lsls	r0, r0, #27
 800144a:	0ec0      	lsrs	r0, r0, #27
 800144c:	2805      	cmp	r0, #5
 800144e:	d113      	bne.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 8001450:	2304      	movs	r3, #4
 8001452:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001454:	1d02      	adds	r2, r0, #4
 8001456:	210f      	movs	r1, #15
 8001458:	7c20      	ldrb	r0, [r4, #16]
 800145a:	68a6      	ldr	r6, [r4, #8]
 800145c:	69b6      	ldr	r6, [r6, #24]
 800145e:	47b0      	blx	r6
 8001460:	2003      	movs	r0, #3
 8001462:	7460      	strb	r0, [r4, #17]
 8001464:	9504      	str	r5, [sp, #16]
 8001466:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001468:	7800      	ldrb	r0, [r0, #0]
 800146a:	2814      	cmp	r0, #20
 800146c:	d004      	beq.n	8001478 <PE_SubStateMachine_Generic+0x4a8>
 800146e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001470:	700f      	strb	r7, [r1, #0]
 8001472:	0020      	movs	r0, r4
 8001474:	f7ff fba3 	bl	8000bbe <PE_Clear_RxEvent>
 8001478:	2034      	movs	r0, #52	@ 0x34
 800147a:	5c20      	ldrb	r0, [r4, r0]
 800147c:	06c0      	lsls	r0, r0, #27
 800147e:	0ec0      	lsrs	r0, r0, #27
 8001480:	2810      	cmp	r0, #16
 8001482:	d110      	bne.n	80014a6 <PE_SubStateMachine_Generic+0x4d6>
 8001484:	2159      	movs	r1, #89	@ 0x59
 8001486:	7c20      	ldrb	r0, [r4, #16]
 8001488:	f7ff f92e 	bl	80006e8 <USBPD_PE_Notification>
 800148c:	83e5      	strh	r5, [r4, #30]
 800148e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001490:	7800      	ldrb	r0, [r0, #0]
 8001492:	2814      	cmp	r0, #20
 8001494:	d004      	beq.n	80014a0 <PE_SubStateMachine_Generic+0x4d0>
 8001496:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8001498:	7007      	strb	r7, [r0, #0]
 800149a:	0020      	movs	r0, r4
 800149c:	f7ff fb8f 	bl	8000bbe <PE_Clear_RxEvent>
 80014a0:	2003      	movs	r0, #3
 80014a2:	7460      	strb	r0, [r4, #17]
 80014a4:	9504      	str	r5, [sp, #16]
 80014a6:	8be0      	ldrh	r0, [r4, #30]
 80014a8:	2180      	movs	r1, #128	@ 0x80
 80014aa:	0209      	lsls	r1, r1, #8
 80014ac:	4288      	cmp	r0, r1
 80014ae:	d172      	bne.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80014b0:	2003      	movs	r0, #3
 80014b2:	7460      	strb	r0, [r4, #17]
 80014b4:	9504      	str	r5, [sp, #16]
 80014b6:	e06e      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 80014b8:	ab03      	add	r3, sp, #12
 80014ba:	4865      	ldr	r0, [pc, #404]	@ (8001650 <.text_73>)
 80014bc:	1822      	adds	r2, r4, r0
 80014be:	210d      	movs	r1, #13
 80014c0:	7c20      	ldrb	r0, [r4, #16]
 80014c2:	68a7      	ldr	r7, [r4, #8]
 80014c4:	697f      	ldr	r7, [r7, #20]
 80014c6:	47b8      	blx	r7
 80014c8:	2104      	movs	r1, #4
 80014ca:	9803      	ldr	r0, [sp, #12]
 80014cc:	f000 f8f2 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 80014d0:	2800      	cmp	r0, #0
 80014d2:	d15f      	bne.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 80014d4:	485f      	ldr	r0, [pc, #380]	@ (8001654 <.text_74>)
 80014d6:	1826      	adds	r6, r4, r0
 80014d8:	7035      	strb	r5, [r6, #0]
 80014da:	7075      	strb	r5, [r6, #1]
 80014dc:	7c20      	ldrb	r0, [r4, #16]
 80014de:	f7ff fd65 	bl	8000fac <PE_Get_UnchunkedSupport>
 80014e2:	2800      	cmp	r0, #0
 80014e4:	d103      	bne.n	80014ee <PE_SubStateMachine_Generic+0x51e>
 80014e6:	7870      	ldrb	r0, [r6, #1]
 80014e8:	2180      	movs	r1, #128	@ 0x80
 80014ea:	4301      	orrs	r1, r0
 80014ec:	7071      	strb	r1, [r6, #1]
 80014ee:	9502      	str	r5, [sp, #8]
 80014f0:	2003      	movs	r0, #3
 80014f2:	9001      	str	r0, [sp, #4]
 80014f4:	9803      	ldr	r0, [sp, #12]
 80014f6:	1d00      	adds	r0, r0, #4
 80014f8:	b280      	uxth	r0, r0
 80014fa:	9000      	str	r0, [sp, #0]
 80014fc:	4856      	ldr	r0, [pc, #344]	@ (8001658 <.text_75>)
 80014fe:	1823      	adds	r3, r4, r0
 8001500:	2207      	movs	r2, #7
 8001502:	e03d      	b.n	8001580 <PE_SubStateMachine_Generic+0x5b0>
 8001504:	9505      	str	r5, [sp, #20]
 8001506:	ab03      	add	r3, sp, #12
 8001508:	aa05      	add	r2, sp, #20
 800150a:	210f      	movs	r1, #15
 800150c:	7c20      	ldrb	r0, [r4, #16]
 800150e:	68a5      	ldr	r5, [r4, #8]
 8001510:	696d      	ldr	r5, [r5, #20]
 8001512:	47a8      	blx	r5
 8001514:	2104      	movs	r1, #4
 8001516:	9803      	ldr	r0, [sp, #12]
 8001518:	f000 f8cc 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 800151c:	2800      	cmp	r0, #0
 800151e:	d139      	bne.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 8001520:	9002      	str	r0, [sp, #8]
 8001522:	2003      	movs	r0, #3
 8001524:	9001      	str	r0, [sp, #4]
 8001526:	9600      	str	r6, [sp, #0]
 8001528:	ab05      	add	r3, sp, #20
 800152a:	2205      	movs	r2, #5
 800152c:	2100      	movs	r1, #0
 800152e:	0020      	movs	r0, r4
 8001530:	f000 f94d 	bl	80017ce <PE_Send_DataMessage>
 8001534:	e02f      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 8001536:	ab03      	add	r3, sp, #12
 8001538:	4845      	ldr	r0, [pc, #276]	@ (8001650 <.text_73>)
 800153a:	1822      	adds	r2, r4, r0
 800153c:	2111      	movs	r1, #17
 800153e:	7c20      	ldrb	r0, [r4, #16]
 8001540:	68a7      	ldr	r7, [r4, #8]
 8001542:	697f      	ldr	r7, [r7, #20]
 8001544:	47b8      	blx	r7
 8001546:	2109      	movs	r1, #9
 8001548:	9803      	ldr	r0, [sp, #12]
 800154a:	f000 f8b3 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 800154e:	2800      	cmp	r0, #0
 8001550:	d120      	bne.n	8001594 <PE_SubStateMachine_Generic+0x5c4>
 8001552:	4840      	ldr	r0, [pc, #256]	@ (8001654 <.text_74>)
 8001554:	1826      	adds	r6, r4, r0
 8001556:	7035      	strb	r5, [r6, #0]
 8001558:	7075      	strb	r5, [r6, #1]
 800155a:	7c20      	ldrb	r0, [r4, #16]
 800155c:	f7ff fd26 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001560:	2800      	cmp	r0, #0
 8001562:	d103      	bne.n	800156c <PE_SubStateMachine_Generic+0x59c>
 8001564:	7870      	ldrb	r0, [r6, #1]
 8001566:	2180      	movs	r1, #128	@ 0x80
 8001568:	4301      	orrs	r1, r0
 800156a:	7071      	strb	r1, [r6, #1]
 800156c:	9502      	str	r5, [sp, #8]
 800156e:	2003      	movs	r0, #3
 8001570:	9001      	str	r0, [sp, #4]
 8001572:	9803      	ldr	r0, [sp, #12]
 8001574:	1d00      	adds	r0, r0, #4
 8001576:	b280      	uxth	r0, r0
 8001578:	9000      	str	r0, [sp, #0]
 800157a:	4837      	ldr	r0, [pc, #220]	@ (8001658 <.text_75>)
 800157c:	1823      	adds	r3, r4, r0
 800157e:	2205      	movs	r2, #5
 8001580:	2100      	movs	r1, #0
 8001582:	0020      	movs	r0, r4
 8001584:	f000 fa56 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001588:	e005      	b.n	8001596 <PE_SubStateMachine_Generic+0x5c6>
 800158a:	2150      	movs	r1, #80	@ 0x50
 800158c:	7c20      	ldrb	r0, [r4, #16]
 800158e:	f7ff f8ab 	bl	80006e8 <USBPD_PE_Notification>
 8001592:	e78d      	b.n	80014b0 <PE_SubStateMachine_Generic+0x4e0>
 8001594:	7466      	strb	r6, [r4, #17]
 8001596:	9804      	ldr	r0, [sp, #16]
 8001598:	b00f      	add	sp, #60	@ 0x3c
 800159a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800159c <PE_SubStateMachine_ReceiveDRS>:
 800159c:	b538      	push	{r3, r4, r5, lr}
 800159e:	0004      	movs	r4, r0
 80015a0:	252a      	movs	r5, #42	@ 0x2a
 80015a2:	7c20      	ldrb	r0, [r4, #16]
 80015a4:	68a1      	ldr	r1, [r4, #8]
 80015a6:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 80015a8:	4788      	blx	r1
 80015aa:	280a      	cmp	r0, #10
 80015ac:	d002      	beq.n	80015b4 <PE_SubStateMachine_ReceiveDRS+0x18>
 80015ae:	280c      	cmp	r0, #12
 80015b0:	d017      	beq.n	80015e2 <PE_SubStateMachine_ReceiveDRS+0x46>
 80015b2:	e00d      	b.n	80015d0 <PE_SubStateMachine_ReceiveDRS+0x34>
 80015b4:	2000      	movs	r0, #0
 80015b6:	9000      	str	r0, [sp, #0]
 80015b8:	2303      	movs	r3, #3
 80015ba:	2203      	movs	r2, #3
 80015bc:	2100      	movs	r1, #0
 80015be:	0020      	movs	r0, r4
 80015c0:	f000 f8da 	bl	8001778 <PE_Send_CtrlMessage>
 80015c4:	2800      	cmp	r0, #0
 80015c6:	d10d      	bne.n	80015e4 <PE_SubStateMachine_ReceiveDRS+0x48>
 80015c8:	0020      	movs	r0, r4
 80015ca:	f000 f88b 	bl	80016e4 <PE_SwitchDataRole>
 80015ce:	bd31      	pop	{r0, r4, r5, pc}
 80015d0:	6860      	ldr	r0, [r4, #4]
 80015d2:	7800      	ldrb	r0, [r0, #0]
 80015d4:	0780      	lsls	r0, r0, #30
 80015d6:	0f80      	lsrs	r0, r0, #30
 80015d8:	2802      	cmp	r0, #2
 80015da:	d102      	bne.n	80015e2 <PE_SubStateMachine_ReceiveDRS+0x46>
 80015dc:	2001      	movs	r0, #1
 80015de:	7460      	strb	r0, [r4, #17]
 80015e0:	bd31      	pop	{r0, r4, r5, pc}
 80015e2:	7465      	strb	r5, [r4, #17]
 80015e4:	bd31      	pop	{r0, r4, r5, pc}

080015e6 <PE_UpdateTimer>:
 80015e6:	b510      	push	{r4, lr}
 80015e8:	0002      	movs	r2, r0
 80015ea:	2080      	movs	r0, #128	@ 0x80
 80015ec:	0200      	lsls	r0, r0, #8
 80015ee:	0454      	lsls	r4, r2, #17
 80015f0:	0c64      	lsrs	r4, r4, #17
 80015f2:	42a1      	cmp	r1, r4
 80015f4:	da00      	bge.n	80015f8 <PE_UpdateTimer+0x12>
 80015f6:	1a50      	subs	r0, r2, r1
 80015f8:	b280      	uxth	r0, r0
 80015fa:	bd10      	pop	{r4, pc}

080015fc <PE_CallHardResetCallback>:
 80015fc:	6883      	ldr	r3, [r0, #8]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d100      	bne.n	8001606 <PE_CallHardResetCallback+0xa>
 8001604:	4770      	bx	lr
 8001606:	b580      	push	{r7, lr}
 8001608:	7c00      	ldrb	r0, [r0, #16]
 800160a:	4798      	blx	r3
 800160c:	bd01      	pop	{r0, pc}

0800160e <PE_SetPowerNegotiation>:
 800160e:	b510      	push	{r4, lr}
 8001610:	6842      	ldr	r2, [r0, #4]
 8001612:	6813      	ldr	r3, [r2, #0]
 8001614:	055c      	lsls	r4, r3, #21
 8001616:	0f64      	lsrs	r4, r4, #29
 8001618:	42a1      	cmp	r1, r4
 800161a:	d00b      	beq.n	8001634 <PE_SetPowerNegotiation+0x26>
 800161c:	4c2e      	ldr	r4, [pc, #184]	@ (80016d8 <.text_79>)
 800161e:	401c      	ands	r4, r3
 8001620:	0209      	lsls	r1, r1, #8
 8001622:	23e0      	movs	r3, #224	@ 0xe0
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	400b      	ands	r3, r1
 8001628:	4323      	orrs	r3, r4
 800162a:	6013      	str	r3, [r2, #0]
 800162c:	215a      	movs	r1, #90	@ 0x5a
 800162e:	7c00      	ldrb	r0, [r0, #16]
 8001630:	f7ff f85a 	bl	80006e8 <USBPD_PE_Notification>
 8001634:	bd10      	pop	{r4, pc}

08001636 <USBPD_PE_ExecFastRoleSwapSignalling>:
 8001636:	b580      	push	{r7, lr}
 8001638:	4928      	ldr	r1, [pc, #160]	@ (80016dc <.text_80>)
 800163a:	0082      	lsls	r2, r0, #2
 800163c:	5889      	ldr	r1, [r1, r2]
 800163e:	694a      	ldr	r2, [r1, #20]
 8001640:	2380      	movs	r3, #128	@ 0x80
 8001642:	029b      	lsls	r3, r3, #10
 8001644:	4313      	orrs	r3, r2
 8001646:	614b      	str	r3, [r1, #20]
 8001648:	6889      	ldr	r1, [r1, #8]
 800164a:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800164c:	4788      	blx	r1
 800164e:	bd01      	pop	{r0, pc}

08001650 <.text_73>:
 8001650:	00000267 	.word	0x00000267

08001654 <.text_74>:
 8001654:	00000265 	.word	0x00000265

08001658 <.text_75>:
 8001658:	00000263 	.word	0x00000263

0800165c <PE_CalculateMinTiming>:
 800165c:	0001      	movs	r1, r0
 800165e:	2000      	movs	r0, #0
 8001660:	43c0      	mvns	r0, r0
 8001662:	0c42      	lsrs	r2, r0, #17
 8001664:	8c8b      	ldrh	r3, [r1, #36]	@ 0x24
 8001666:	4213      	tst	r3, r2
 8001668:	d001      	beq.n	800166e <PE_CalculateMinTiming+0x12>
 800166a:	8c88      	ldrh	r0, [r1, #36]	@ 0x24
 800166c:	4010      	ands	r0, r2
 800166e:	8c4b      	ldrh	r3, [r1, #34]	@ 0x22
 8001670:	4213      	tst	r3, r2
 8001672:	d006      	beq.n	8001682 <PE_CalculateMinTiming+0x26>
 8001674:	8c4b      	ldrh	r3, [r1, #34]	@ 0x22
 8001676:	4013      	ands	r3, r2
 8001678:	4298      	cmp	r0, r3
 800167a:	d302      	bcc.n	8001682 <PE_CalculateMinTiming+0x26>
 800167c:	8c49      	ldrh	r1, [r1, #34]	@ 0x22
 800167e:	0010      	movs	r0, r2
 8001680:	4008      	ands	r0, r1
 8001682:	4770      	bx	lr

08001684 <PE_SetPowerNegociation>:
 8001684:	b538      	push	{r3, r4, r5, lr}
 8001686:	0005      	movs	r5, r0
 8001688:	000c      	movs	r4, r1
 800168a:	6868      	ldr	r0, [r5, #4]
 800168c:	6800      	ldr	r0, [r0, #0]
 800168e:	0540      	lsls	r0, r0, #21
 8001690:	0f40      	lsrs	r0, r0, #29
 8001692:	4284      	cmp	r4, r0
 8001694:	d003      	beq.n	800169e <PE_SetPowerNegociation+0x1a>
 8001696:	215a      	movs	r1, #90	@ 0x5a
 8001698:	7c28      	ldrb	r0, [r5, #16]
 800169a:	f7ff f825 	bl	80006e8 <USBPD_PE_Notification>
 800169e:	6868      	ldr	r0, [r5, #4]
 80016a0:	6801      	ldr	r1, [r0, #0]
 80016a2:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <.text_79>)
 80016a4:	400a      	ands	r2, r1
 80016a6:	0221      	lsls	r1, r4, #8
 80016a8:	23e0      	movs	r3, #224	@ 0xe0
 80016aa:	00db      	lsls	r3, r3, #3
 80016ac:	400b      	ands	r3, r1
 80016ae:	4313      	orrs	r3, r2
 80016b0:	6003      	str	r3, [r0, #0]
 80016b2:	bd31      	pop	{r0, r4, r5, pc}

080016b4 <PE_CheckDataSizeFromGetDataInfo>:
 80016b4:	b51c      	push	{r2, r3, r4, lr}
 80016b6:	0002      	movs	r2, r0
 80016b8:	2000      	movs	r0, #0
 80016ba:	428a      	cmp	r2, r1
 80016bc:	d20a      	bcs.n	80016d4 <PE_CheckDataSizeFromGetDataInfo+0x20>
 80016be:	2018      	movs	r0, #24
 80016c0:	9000      	str	r0, [sp, #0]
 80016c2:	bf00      	nop
 80016c4:	a315      	add	r3, pc, #84	@ (adr r3, 800171c <.text_83>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	2100      	movs	r1, #0
 80016ca:	2006      	movs	r0, #6
 80016cc:	4c04      	ldr	r4, [pc, #16]	@ (80016e0 <.text_81>)
 80016ce:	6824      	ldr	r4, [r4, #0]
 80016d0:	47a0      	blx	r4
 80016d2:	2002      	movs	r0, #2
 80016d4:	bd16      	pop	{r1, r2, r4, pc}
	...

080016d8 <.text_79>:
 80016d8:	fffff8ff 	.word	0xfffff8ff

080016dc <.text_80>:
 80016dc:	2000027c 	.word	0x2000027c

080016e0 <.text_81>:
 80016e0:	20000000 	.word	0x20000000

080016e4 <PE_SwitchDataRole>:
 80016e4:	b510      	push	{r4, lr}
 80016e6:	0004      	movs	r4, r0
 80016e8:	6860      	ldr	r0, [r4, #4]
 80016ea:	6802      	ldr	r2, [r0, #0]
 80016ec:	2101      	movs	r1, #1
 80016ee:	08d3      	lsrs	r3, r2, #3
 80016f0:	400b      	ands	r3, r1
 80016f2:	d107      	bne.n	8001704 <PE_SwitchDataRole+0x20>
 80016f4:	2308      	movs	r3, #8
 80016f6:	4313      	orrs	r3, r2
 80016f8:	6003      	str	r3, [r0, #0]
 80016fa:	7c20      	ldrb	r0, [r4, #16]
 80016fc:	f004 f93b 	bl	8005976 <USBPD_PRL_SetHeaderDataRole>
 8001700:	2125      	movs	r1, #37	@ 0x25
 8001702:	e007      	b.n	8001714 <PE_SwitchDataRole+0x30>
 8001704:	2108      	movs	r1, #8
 8001706:	438a      	bics	r2, r1
 8001708:	6002      	str	r2, [r0, #0]
 800170a:	2100      	movs	r1, #0
 800170c:	7c20      	ldrb	r0, [r4, #16]
 800170e:	f004 f932 	bl	8005976 <USBPD_PRL_SetHeaderDataRole>
 8001712:	2124      	movs	r1, #36	@ 0x24
 8001714:	7c20      	ldrb	r0, [r4, #16]
 8001716:	f7fe ffe7 	bl	80006e8 <USBPD_PE_Notification>
 800171a:	bd10      	pop	{r4, pc}

0800171c <.text_83>:
 800171c:	61746144 	.word	0x61746144
 8001720:	7a695320 	.word	0x7a695320
 8001724:	73692065 	.word	0x73692065
 8001728:	746f6e20 	.word	0x746f6e20
 800172c:	726f6320 	.word	0x726f6320
 8001730:	74636572 	.word	0x74636572
 8001734:	00          	.byte	0x00
 8001735:	00          	.byte	0x00
	...

08001738 <USBPD_PE_SetTrace>:
 8001738:	0001      	movs	r1, r0
 800173a:	d100      	bne.n	800173e <USBPD_PE_SetTrace+0x6>
 800173c:	4805      	ldr	r0, [pc, #20]	@ (8001754 <.text_5>)
 800173e:	4906      	ldr	r1, [pc, #24]	@ (8001758 <.text_6>)
 8001740:	6008      	str	r0, [r1, #0]
 8001742:	4770      	bx	lr

08001744 <USBPD_PE_CheckLIB>:
 8001744:	0001      	movs	r1, r0
 8001746:	2000      	movs	r0, #0
 8001748:	4a04      	ldr	r2, [pc, #16]	@ (800175c <.text_7>)
 800174a:	4291      	cmp	r1, r2
 800174c:	d100      	bne.n	8001750 <USBPD_PE_CheckLIB+0xc>
 800174e:	2001      	movs	r0, #1
 8001750:	4770      	bx	lr
	...

08001754 <.text_5>:
 8001754:	08001777 	.word	0x08001777

08001758 <.text_6>:
 8001758:	20000000 	.word	0x20000000

0800175c <.text_7>:
 800175c:	30410000 	.word	0x30410000

08001760 <USBPD_PE_GetMemoryConsumption>:
 8001760:	b510      	push	{r4, lr}
 8001762:	f004 f8df 	bl	8005924 <USBPD_PRL_GetMemoryConsumption>
 8001766:	0004      	movs	r4, r0
 8001768:	f7fe fedd 	bl	8000526 <USBPD_CAD_GetMemoryConsumption>
 800176c:	1820      	adds	r0, r4, r0
 800176e:	21e1      	movs	r1, #225	@ 0xe1
 8001770:	0109      	lsls	r1, r1, #4
 8001772:	1840      	adds	r0, r0, r1
 8001774:	bd10      	pop	{r4, pc}

08001776 <PE_Trace_Empty>:
 8001776:	4770      	bx	lr

08001778 <PE_Send_CtrlMessage>:
 8001778:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 800177a:	2501      	movs	r5, #1
 800177c:	0004      	movs	r4, r0
 800177e:	000f      	movs	r7, r1
 8001780:	0016      	movs	r6, r2
 8001782:	6860      	ldr	r0, [r4, #4]
 8001784:	6800      	ldr	r0, [r0, #0]
 8001786:	0b00      	lsrs	r0, r0, #12
 8001788:	4028      	ands	r0, r5
 800178a:	d014      	beq.n	80017b6 <PE_Send_CtrlMessage+0x3e>
 800178c:	a808      	add	r0, sp, #32
 800178e:	7800      	ldrb	r0, [r0, #0]
 8001790:	9001      	str	r0, [sp, #4]
 8001792:	2002      	movs	r0, #2
 8001794:	9000      	str	r0, [sp, #0]
 8001796:	48a2      	ldr	r0, [pc, #648]	@ (8001a20 <.text_5>)
 8001798:	1823      	adds	r3, r4, r0
 800179a:	0032      	movs	r2, r6
 800179c:	0039      	movs	r1, r7
 800179e:	7c20      	ldrb	r0, [r4, #16]
 80017a0:	f004 f938 	bl	8005a14 <USBPD_PRL_SendMessage>
 80017a4:	2803      	cmp	r0, #3
 80017a6:	d0ec      	beq.n	8001782 <PE_Send_CtrlMessage+0xa>
 80017a8:	0039      	movs	r1, r7
 80017aa:	2810      	cmp	r0, #16
 80017ac:	d00e      	beq.n	80017cc <PE_Send_CtrlMessage+0x54>
 80017ae:	2e0d      	cmp	r6, #13
 80017b0:	d104      	bne.n	80017bc <PE_Send_CtrlMessage+0x44>
 80017b2:	2201      	movs	r2, #1
 80017b4:	e003      	b.n	80017be <PE_Send_CtrlMessage+0x46>
 80017b6:	7460      	strb	r0, [r4, #17]
 80017b8:	2010      	movs	r0, #16
 80017ba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80017bc:	2200      	movs	r2, #0
 80017be:	466b      	mov	r3, sp
 80017c0:	7a1b      	ldrb	r3, [r3, #8]
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	0003      	movs	r3, r0
 80017c6:	0020      	movs	r0, r4
 80017c8:	f000 fc24 	bl	8002014 <PE_CheckSendMessageStatus>
 80017cc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

080017ce <PE_Send_DataMessage>:
 80017ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80017d0:	b082      	sub	sp, #8
 80017d2:	0004      	movs	r4, r0
 80017d4:	2000      	movs	r0, #0
 80017d6:	4e93      	ldr	r6, [pc, #588]	@ (8001a24 <.text_6>)
 80017d8:	e00c      	b.n	80017f4 <PE_Send_DataMessage+0x26>
 80017da:	2100      	movs	r1, #0
 80017dc:	0082      	lsls	r2, r0, #2
 80017de:	18a2      	adds	r2, r4, r2
 80017e0:	1855      	adds	r5, r2, r1
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	00cf      	lsls	r7, r1, #3
 80017e6:	40fa      	lsrs	r2, r7
 80017e8:	55aa      	strb	r2, [r5, r6]
 80017ea:	1c49      	adds	r1, r1, #1
 80017ec:	2904      	cmp	r1, #4
 80017ee:	d3f5      	bcc.n	80017dc <PE_Send_DataMessage+0xe>
 80017f0:	1d1b      	adds	r3, r3, #4
 80017f2:	1c40      	adds	r0, r0, #1
 80017f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80017f6:	4288      	cmp	r0, r1
 80017f8:	d3ef      	bcc.n	80017da <PE_Send_DataMessage+0xc>
 80017fa:	6860      	ldr	r0, [r4, #4]
 80017fc:	6800      	ldr	r0, [r0, #0]
 80017fe:	04c1      	lsls	r1, r0, #19
 8001800:	0fc9      	lsrs	r1, r1, #31
 8001802:	d01f      	beq.n	8001844 <PE_Send_DataMessage+0x76>
 8001804:	a80c      	add	r0, sp, #48	@ 0x30
 8001806:	7800      	ldrb	r0, [r0, #0]
 8001808:	9001      	str	r0, [sp, #4]
 800180a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800180c:	0080      	lsls	r0, r0, #2
 800180e:	1c80      	adds	r0, r0, #2
 8001810:	b280      	uxth	r0, r0
 8001812:	9000      	str	r0, [sp, #0]
 8001814:	1eb0      	subs	r0, r6, #2
 8001816:	1823      	adds	r3, r4, r0
 8001818:	4668      	mov	r0, sp
 800181a:	7c02      	ldrb	r2, [r0, #16]
 800181c:	7b01      	ldrb	r1, [r0, #12]
 800181e:	7c20      	ldrb	r0, [r4, #16]
 8001820:	f004 f8f8 	bl	8005a14 <USBPD_PRL_SendMessage>
 8001824:	2803      	cmp	r0, #3
 8001826:	d0e8      	beq.n	80017fa <PE_Send_DataMessage+0x2c>
 8001828:	4669      	mov	r1, sp
 800182a:	7b09      	ldrb	r1, [r1, #12]
 800182c:	2810      	cmp	r0, #16
 800182e:	d007      	beq.n	8001840 <PE_Send_DataMessage+0x72>
 8001830:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001832:	7812      	ldrb	r2, [r2, #0]
 8001834:	9200      	str	r2, [sp, #0]
 8001836:	0003      	movs	r3, r0
 8001838:	2200      	movs	r2, #0
 800183a:	0020      	movs	r0, r4
 800183c:	f000 fbea 	bl	8002014 <PE_CheckSendMessageStatus>
 8001840:	b005      	add	sp, #20
 8001842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001844:	2010      	movs	r0, #16
 8001846:	e7fb      	b.n	8001840 <PE_Send_DataMessage+0x72>

08001848 <PE_Check_ExtendedMessage>:
 8001848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800184a:	0004      	movs	r4, r0
 800184c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800184e:	7881      	ldrb	r1, [r0, #2]
 8001850:	78c0      	ldrb	r0, [r0, #3]
 8001852:	0200      	lsls	r0, r0, #8
 8001854:	1808      	adds	r0, r1, r0
 8001856:	4974      	ldr	r1, [pc, #464]	@ (8001a28 <.text_7>)
 8001858:	1861      	adds	r1, r4, r1
 800185a:	8008      	strh	r0, [r1, #0]
 800185c:	2234      	movs	r2, #52	@ 0x34
 800185e:	5ca2      	ldrb	r2, [r4, r2]
 8001860:	06d2      	lsls	r2, r2, #27
 8001862:	0ed2      	lsrs	r2, r2, #27
 8001864:	708a      	strb	r2, [r1, #2]
 8001866:	2501      	movs	r5, #1
 8001868:	0403      	lsls	r3, r0, #16
 800186a:	0e9b      	lsrs	r3, r3, #26
 800186c:	2201      	movs	r2, #1
 800186e:	401a      	ands	r2, r3
 8001870:	0403      	lsls	r3, r0, #16
 8001872:	0edb      	lsrs	r3, r3, #27
 8001874:	071b      	lsls	r3, r3, #28
 8001876:	d003      	beq.n	8001880 <PE_Check_ExtendedMessage+0x38>
 8001878:	0013      	movs	r3, r2
 800187a:	d001      	beq.n	8001880 <PE_Check_ExtendedMessage+0x38>
 800187c:	2034      	movs	r0, #52	@ 0x34
 800187e:	e09e      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 8001880:	05c6      	lsls	r6, r0, #23
 8001882:	0df6      	lsrs	r6, r6, #23
 8001884:	2300      	movs	r3, #0
 8001886:	0407      	lsls	r7, r0, #16
 8001888:	0fff      	lsrs	r7, r7, #31
 800188a:	d10d      	bne.n	80018a8 <PE_Check_ExtendedMessage+0x60>
 800188c:	4867      	ldr	r0, [pc, #412]	@ (8001a2c <.text_8>)
 800188e:	5226      	strh	r6, [r4, r0]
 8001890:	4866      	ldr	r0, [pc, #408]	@ (8001a2c <.text_8>)
 8001892:	5a20      	ldrh	r0, [r4, r0]
 8001894:	4283      	cmp	r3, r0
 8001896:	d21b      	bcs.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 8001898:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800189a:	1d00      	adds	r0, r0, #4
 800189c:	5cc0      	ldrb	r0, [r0, r3]
 800189e:	4a64      	ldr	r2, [pc, #400]	@ (8001a30 <.text_9>)
 80018a0:	18a2      	adds	r2, r4, r2
 80018a2:	54d0      	strb	r0, [r2, r3]
 80018a4:	1c5b      	adds	r3, r3, #1
 80018a6:	e7f3      	b.n	8001890 <PE_Check_ExtendedMessage+0x48>
 80018a8:	27f8      	movs	r7, #248	@ 0xf8
 80018aa:	01ff      	lsls	r7, r7, #7
 80018ac:	4007      	ands	r7, r0
 80018ae:	d106      	bne.n	80018be <PE_Check_ExtendedMessage+0x76>
 80018b0:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 80018b2:	0440      	lsls	r0, r0, #17
 80018b4:	0f40      	lsrs	r0, r0, #29
 80018b6:	2807      	cmp	r0, #7
 80018b8:	d30a      	bcc.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018ba:	2e1a      	cmp	r6, #26
 80018bc:	d908      	bls.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018be:	2a00      	cmp	r2, #0
 80018c0:	d106      	bne.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018c2:	485a      	ldr	r0, [pc, #360]	@ (8001a2c <.text_8>)
 80018c4:	5a20      	ldrh	r0, [r4, r0]
 80018c6:	42b0      	cmp	r0, r6
 80018c8:	d202      	bcs.n	80018d0 <PE_Check_ExtendedMessage+0x88>
 80018ca:	83e3      	strh	r3, [r4, #30]
 80018cc:	2037      	movs	r0, #55	@ 0x37
 80018ce:	e076      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 80018d0:	7889      	ldrb	r1, [r1, #2]
 80018d2:	2603      	movs	r6, #3
 80018d4:	7f22      	ldrb	r2, [r4, #28]
 80018d6:	2a00      	cmp	r2, #0
 80018d8:	d039      	beq.n	800194e <PE_Check_ExtendedMessage+0x106>
 80018da:	2901      	cmp	r1, #1
 80018dc:	d008      	beq.n	80018f0 <PE_Check_ExtendedMessage+0xa8>
 80018de:	2902      	cmp	r1, #2
 80018e0:	d01c      	beq.n	800191c <PE_Check_ExtendedMessage+0xd4>
 80018e2:	2905      	cmp	r1, #5
 80018e4:	d02a      	beq.n	800193c <PE_Check_ExtendedMessage+0xf4>
 80018e6:	2907      	cmp	r1, #7
 80018e8:	d023      	beq.n	8001932 <PE_Check_ExtendedMessage+0xea>
 80018ea:	290f      	cmp	r1, #15
 80018ec:	d00b      	beq.n	8001906 <PE_Check_ExtendedMessage+0xbe>
 80018ee:	e094      	b.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80018f0:	2319      	movs	r3, #25
 80018f2:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80018f4:	1d02      	adds	r2, r0, #4
 80018f6:	2108      	movs	r1, #8
 80018f8:	7c20      	ldrb	r0, [r4, #16]
 80018fa:	68a7      	ldr	r7, [r4, #8]
 80018fc:	69bf      	ldr	r7, [r7, #24]
 80018fe:	47b8      	blx	r7
 8001900:	7466      	strb	r6, [r4, #17]
 8001902:	2147      	movs	r1, #71	@ 0x47
 8001904:	e014      	b.n	8001930 <PE_Check_ExtendedMessage+0xe8>
 8001906:	2318      	movs	r3, #24
 8001908:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 800190a:	1d02      	adds	r2, r0, #4
 800190c:	2113      	movs	r1, #19
 800190e:	7c20      	ldrb	r0, [r4, #16]
 8001910:	68a7      	ldr	r7, [r4, #8]
 8001912:	69bf      	ldr	r7, [r7, #24]
 8001914:	47b8      	blx	r7
 8001916:	7466      	strb	r6, [r4, #17]
 8001918:	2162      	movs	r1, #98	@ 0x62
 800191a:	e009      	b.n	8001930 <PE_Check_ExtendedMessage+0xe8>
 800191c:	2307      	movs	r3, #7
 800191e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001920:	1d02      	adds	r2, r0, #4
 8001922:	2109      	movs	r1, #9
 8001924:	7c20      	ldrb	r0, [r4, #16]
 8001926:	68a7      	ldr	r7, [r4, #8]
 8001928:	69bf      	ldr	r7, [r7, #24]
 800192a:	47b8      	blx	r7
 800192c:	7466      	strb	r6, [r4, #17]
 800192e:	214e      	movs	r1, #78	@ 0x4e
 8001930:	e2c7      	b.n	8001ec2 <.text_21>
 8001932:	231a      	movs	r3, #26
 8001934:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001936:	1d02      	adds	r2, r0, #4
 8001938:	210d      	movs	r1, #13
 800193a:	e003      	b.n	8001944 <PE_Check_ExtendedMessage+0xfc>
 800193c:	2309      	movs	r3, #9
 800193e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001940:	1d02      	adds	r2, r0, #4
 8001942:	2111      	movs	r1, #17
 8001944:	7c20      	ldrb	r0, [r4, #16]
 8001946:	68a7      	ldr	r7, [r4, #8]
 8001948:	69bf      	ldr	r7, [r7, #24]
 800194a:	47b8      	blx	r7
 800194c:	e063      	b.n	8001a16 <PE_Check_ExtendedMessage+0x1ce>
 800194e:	1ec8      	subs	r0, r1, #3
 8001950:	2808      	cmp	r0, #8
 8001952:	d862      	bhi.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 8001954:	a201      	add	r2, pc, #4	@ (adr r2, 800195c <PE_Check_ExtendedMessage+0x114>)
 8001956:	5c12      	ldrb	r2, [r2, r0]
 8001958:	4497      	add	pc, r2
 800195a:	bf00      	nop
 800195c:	46be280a 	.word	0x46be280a
 8001960:	669884be 	.word	0x669884be
 8001964:	006e      	.short	0x006e
 8001966:	6820      	ldr	r0, [r4, #0]
 8001968:	8900      	ldrh	r0, [r0, #8]
 800196a:	0b00      	lsrs	r0, r0, #12
 800196c:	4228      	tst	r0, r5
 800196e:	d054      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 8001970:	2301      	movs	r3, #1
 8001972:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001974:	1d02      	adds	r2, r0, #4
 8001976:	2110      	movs	r1, #16
 8001978:	7c20      	ldrb	r0, [r4, #16]
 800197a:	68a5      	ldr	r5, [r4, #8]
 800197c:	69ad      	ldr	r5, [r5, #24]
 800197e:	47a8      	blx	r5
 8001980:	203a      	movs	r0, #58	@ 0x3a
 8001982:	e01c      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 8001984:	6820      	ldr	r0, [r4, #0]
 8001986:	8900      	ldrh	r0, [r0, #8]
 8001988:	0b00      	lsrs	r0, r0, #12
 800198a:	4228      	tst	r0, r5
 800198c:	d045      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 800198e:	2301      	movs	r3, #1
 8001990:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001992:	1d02      	adds	r2, r0, #4
 8001994:	210e      	movs	r1, #14
 8001996:	7c20      	ldrb	r0, [r4, #16]
 8001998:	68a5      	ldr	r5, [r4, #8]
 800199a:	69ad      	ldr	r5, [r5, #24]
 800199c:	47a8      	blx	r5
 800199e:	203b      	movs	r0, #59	@ 0x3b
 80019a0:	e00d      	b.n	80019be <PE_Check_ExtendedMessage+0x176>
 80019a2:	6820      	ldr	r0, [r4, #0]
 80019a4:	8900      	ldrh	r0, [r0, #8]
 80019a6:	0980      	lsrs	r0, r0, #6
 80019a8:	4228      	tst	r0, r5
 80019aa:	d036      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80019ac:	2302      	movs	r3, #2
 80019ae:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80019b0:	1d02      	adds	r2, r0, #4
 80019b2:	210c      	movs	r1, #12
 80019b4:	7c20      	ldrb	r0, [r4, #16]
 80019b6:	68a5      	ldr	r5, [r4, #8]
 80019b8:	69ad      	ldr	r5, [r5, #24]
 80019ba:	47a8      	blx	r5
 80019bc:	203c      	movs	r0, #60	@ 0x3c
 80019be:	7460      	strb	r0, [r4, #17]
 80019c0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80019c2:	6820      	ldr	r0, [r4, #0]
 80019c4:	8900      	ldrh	r0, [r0, #8]
 80019c6:	0a80      	lsrs	r0, r0, #10
 80019c8:	e00d      	b.n	80019e6 <PE_Check_ExtendedMessage+0x19e>
 80019ca:	68a0      	ldr	r0, [r4, #8]
 80019cc:	6905      	ldr	r5, [r0, #16]
 80019ce:	2d00      	cmp	r5, #0
 80019d0:	d024      	beq.n	8001a1c <PE_Check_ExtendedMessage+0x1d4>
 80019d2:	4816      	ldr	r0, [pc, #88]	@ (8001a2c <.text_8>)
 80019d4:	5a23      	ldrh	r3, [r4, r0]
 80019d6:	4816      	ldr	r0, [pc, #88]	@ (8001a30 <.text_9>)
 80019d8:	1822      	adds	r2, r4, r0
 80019da:	7c20      	ldrb	r0, [r4, #16]
 80019dc:	47a8      	blx	r5
 80019de:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80019e0:	6820      	ldr	r0, [r4, #0]
 80019e2:	8900      	ldrh	r0, [r0, #8]
 80019e4:	0a40      	lsrs	r0, r0, #9
 80019e6:	4228      	tst	r0, r5
 80019e8:	d017      	beq.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80019ea:	68a0      	ldr	r0, [r4, #8]
 80019ec:	6900      	ldr	r0, [r0, #16]
 80019ee:	2800      	cmp	r0, #0
 80019f0:	d109      	bne.n	8001a06 <PE_Check_ExtendedMessage+0x1be>
 80019f2:	e012      	b.n	8001a1a <PE_Check_ExtendedMessage+0x1d2>
 80019f4:	6820      	ldr	r0, [r4, #0]
 80019f6:	8900      	ldrh	r0, [r0, #8]
 80019f8:	0a40      	lsrs	r0, r0, #9
 80019fa:	4228      	tst	r0, r5
 80019fc:	d00e      	beq.n	8001a1c <PE_Check_ExtendedMessage+0x1d4>
 80019fe:	68a0      	ldr	r0, [r4, #8]
 8001a00:	6900      	ldr	r0, [r0, #16]
 8001a02:	2800      	cmp	r0, #0
 8001a04:	d00a      	beq.n	8001a1c <PE_Check_ExtendedMessage+0x1d4>
 8001a06:	4809      	ldr	r0, [pc, #36]	@ (8001a2c <.text_8>)
 8001a08:	5a23      	ldrh	r3, [r4, r0]
 8001a0a:	4809      	ldr	r0, [pc, #36]	@ (8001a30 <.text_9>)
 8001a0c:	1822      	adds	r2, r4, r0
 8001a0e:	7c20      	ldrb	r0, [r4, #16]
 8001a10:	68a5      	ldr	r5, [r4, #8]
 8001a12:	692d      	ldr	r5, [r5, #16]
 8001a14:	47a8      	blx	r5
 8001a16:	7466      	strb	r6, [r4, #17]
 8001a18:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001a1a:	7465      	strb	r5, [r4, #17]
 8001a1c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

08001a20 <.text_5>:
 8001a20:	00000263 	.word	0x00000263

08001a24 <.text_6>:
 8001a24:	00000265 	.word	0x00000265

08001a28 <.text_7>:
 8001a28:	0000025a 	.word	0x0000025a

08001a2c <.text_8>:
 8001a2c:	0000048e 	.word	0x0000048e

08001a30 <.text_9>:
 8001a30:	00000281 	.word	0x00000281

08001a34 <PE_Send_ExtendedMessage>:
 8001a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 8001a3a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001a3c:	0004      	movs	r4, r0
 8001a3e:	000d      	movs	r5, r1
 8001a40:	4668      	mov	r0, sp
 8001a42:	7202      	strb	r2, [r0, #8]
 8001a44:	9303      	str	r3, [sp, #12]
 8001a46:	6860      	ldr	r0, [r4, #4]
 8001a48:	6800      	ldr	r0, [r0, #0]
 8001a4a:	04c1      	lsls	r1, r0, #19
 8001a4c:	0fc9      	lsrs	r1, r1, #31
 8001a4e:	d019      	beq.n	8001a84 <PE_Send_ExtendedMessage+0x50>
 8001a50:	9601      	str	r6, [sp, #4]
 8001a52:	9700      	str	r7, [sp, #0]
 8001a54:	9b03      	ldr	r3, [sp, #12]
 8001a56:	4668      	mov	r0, sp
 8001a58:	7a00      	ldrb	r0, [r0, #8]
 8001a5a:	2280      	movs	r2, #128	@ 0x80
 8001a5c:	4302      	orrs	r2, r0
 8001a5e:	0029      	movs	r1, r5
 8001a60:	7c20      	ldrb	r0, [r4, #16]
 8001a62:	f003 ffd7 	bl	8005a14 <USBPD_PRL_SendMessage>
 8001a66:	2803      	cmp	r0, #3
 8001a68:	d0ed      	beq.n	8001a46 <PE_Send_ExtendedMessage+0x12>
 8001a6a:	0029      	movs	r1, r5
 8001a6c:	2810      	cmp	r0, #16
 8001a6e:	d007      	beq.n	8001a80 <PE_Send_ExtendedMessage+0x4c>
 8001a70:	aa0b      	add	r2, sp, #44	@ 0x2c
 8001a72:	7812      	ldrb	r2, [r2, #0]
 8001a74:	9200      	str	r2, [sp, #0]
 8001a76:	0003      	movs	r3, r0
 8001a78:	2200      	movs	r2, #0
 8001a7a:	0020      	movs	r0, r4
 8001a7c:	f000 faca 	bl	8002014 <PE_CheckSendMessageStatus>
 8001a80:	b005      	add	sp, #20
 8001a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a84:	2011      	movs	r0, #17
 8001a86:	7460      	strb	r0, [r4, #17]
 8001a88:	2010      	movs	r0, #16
 8001a8a:	e7f9      	b.n	8001a80 <PE_Send_ExtendedMessage+0x4c>

08001a8c <PE_SubStateMachine_ExtendedMessages>:
 8001a8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a8e:	b085      	sub	sp, #20
 8001a90:	0004      	movs	r4, r0
 8001a92:	2702      	movs	r7, #2
 8001a94:	4889      	ldr	r0, [pc, #548]	@ (8001cbc <.text_12>)
 8001a96:	1820      	adds	r0, r4, r0
 8001a98:	9000      	str	r0, [sp, #0]
 8001a9a:	2039      	movs	r0, #57	@ 0x39
 8001a9c:	2180      	movs	r1, #128	@ 0x80
 8001a9e:	466a      	mov	r2, sp
 8001aa0:	7211      	strb	r1, [r2, #8]
 8001aa2:	4a87      	ldr	r2, [pc, #540]	@ (8001cc0 <.text_13>)
 8001aa4:	2500      	movs	r5, #0
 8001aa6:	2603      	movs	r6, #3
 8001aa8:	7c63      	ldrb	r3, [r4, #17]
 8001aaa:	2b31      	cmp	r3, #49	@ 0x31
 8001aac:	d010      	beq.n	8001ad0 <PE_SubStateMachine_ExtendedMessages+0x44>
 8001aae:	2b33      	cmp	r3, #51	@ 0x33
 8001ab0:	d075      	beq.n	8001b9e <PE_SubStateMachine_ExtendedMessages+0x112>
 8001ab2:	2b34      	cmp	r3, #52	@ 0x34
 8001ab4:	d07c      	beq.n	8001bb0 <PE_SubStateMachine_ExtendedMessages+0x124>
 8001ab6:	2b35      	cmp	r3, #53	@ 0x35
 8001ab8:	d100      	bne.n	8001abc <PE_SubStateMachine_ExtendedMessages+0x30>
 8001aba:	e0a8      	b.n	8001c0e <PE_SubStateMachine_ExtendedMessages+0x182>
 8001abc:	2b36      	cmp	r3, #54	@ 0x36
 8001abe:	d100      	bne.n	8001ac2 <PE_SubStateMachine_ExtendedMessages+0x36>
 8001ac0:	e0be      	b.n	8001c40 <PE_SubStateMachine_ExtendedMessages+0x1b4>
 8001ac2:	2b37      	cmp	r3, #55	@ 0x37
 8001ac4:	d100      	bne.n	8001ac8 <PE_SubStateMachine_ExtendedMessages+0x3c>
 8001ac6:	e0be      	b.n	8001c46 <PE_SubStateMachine_ExtendedMessages+0x1ba>
 8001ac8:	2b38      	cmp	r3, #56	@ 0x38
 8001aca:	d100      	bne.n	8001ace <PE_SubStateMachine_ExtendedMessages+0x42>
 8001acc:	e0ef      	b.n	8001cae <PE_SubStateMachine_ExtendedMessages+0x222>
 8001ace:	e0f2      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001ad0:	487c      	ldr	r0, [pc, #496]	@ (8001cc4 <.text_14>)
 8001ad2:	1820      	adds	r0, r4, r0
 8001ad4:	9004      	str	r0, [sp, #16]
 8001ad6:	4669      	mov	r1, sp
 8001ad8:	730d      	strb	r5, [r1, #12]
 8001ada:	497b      	ldr	r1, [pc, #492]	@ (8001cc8 <.text_15>)
 8001adc:	5265      	strh	r5, [r4, r1]
 8001ade:	7c20      	ldrb	r0, [r4, #16]
 8001ae0:	f7ff fa64 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001ae4:	2801      	cmp	r0, #1
 8001ae6:	d107      	bne.n	8001af8 <PE_SubStateMachine_ExtendedMessages+0x6c>
 8001ae8:	4878      	ldr	r0, [pc, #480]	@ (8001ccc <.text_16>)
 8001aea:	1820      	adds	r0, r4, r0
 8001aec:	7005      	strb	r5, [r0, #0]
 8001aee:	7045      	strb	r5, [r0, #1]
 8001af0:	4877      	ldr	r0, [pc, #476]	@ (8001cd0 <.text_17>)
 8001af2:	1820      	adds	r0, r4, r0
 8001af4:	9004      	str	r0, [sp, #16]
 8001af6:	e028      	b.n	8001b4a <PE_SubStateMachine_ExtendedMessages+0xbe>
 8001af8:	4976      	ldr	r1, [pc, #472]	@ (8001cd4 <.text_18>)
 8001afa:	1861      	adds	r1, r4, r1
 8001afc:	72cd      	strb	r5, [r1, #11]
 8001afe:	4975      	ldr	r1, [pc, #468]	@ (8001cd4 <.text_18>)
 8001b00:	1861      	adds	r1, r4, r1
 8001b02:	730d      	strb	r5, [r1, #12]
 8001b04:	7c20      	ldrb	r0, [r4, #16]
 8001b06:	f7ff fa51 	bl	8000fac <PE_Get_UnchunkedSupport>
 8001b0a:	2800      	cmp	r0, #0
 8001b0c:	d106      	bne.n	8001b1c <PE_SubStateMachine_ExtendedMessages+0x90>
 8001b0e:	4871      	ldr	r0, [pc, #452]	@ (8001cd4 <.text_18>)
 8001b10:	1820      	adds	r0, r4, r0
 8001b12:	7b01      	ldrb	r1, [r0, #12]
 8001b14:	466a      	mov	r2, sp
 8001b16:	7a12      	ldrb	r2, [r2, #8]
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	7302      	strb	r2, [r0, #12]
 8001b1c:	486a      	ldr	r0, [pc, #424]	@ (8001cc8 <.text_15>)
 8001b1e:	1820      	adds	r0, r4, r0
 8001b20:	8841      	ldrh	r1, [r0, #2]
 8001b22:	291b      	cmp	r1, #27
 8001b24:	d30e      	bcc.n	8001b44 <PE_SubStateMachine_ExtendedMessages+0xb8>
 8001b26:	486a      	ldr	r0, [pc, #424]	@ (8001cd0 <.text_17>)
 8001b28:	1820      	adds	r0, r4, r0
 8001b2a:	5d40      	ldrb	r0, [r0, r5]
 8001b2c:	9900      	ldr	r1, [sp, #0]
 8001b2e:	5548      	strb	r0, [r1, r5]
 8001b30:	1c6d      	adds	r5, r5, #1
 8001b32:	2d1a      	cmp	r5, #26
 8001b34:	d209      	bcs.n	8001b4a <PE_SubStateMachine_ExtendedMessages+0xbe>
 8001b36:	e7f6      	b.n	8001b26 <PE_SubStateMachine_ExtendedMessages+0x9a>
 8001b38:	4965      	ldr	r1, [pc, #404]	@ (8001cd0 <.text_17>)
 8001b3a:	1861      	adds	r1, r4, r1
 8001b3c:	5d49      	ldrb	r1, [r1, r5]
 8001b3e:	9a00      	ldr	r2, [sp, #0]
 8001b40:	5551      	strb	r1, [r2, r5]
 8001b42:	1c6d      	adds	r5, r5, #1
 8001b44:	8841      	ldrh	r1, [r0, #2]
 8001b46:	428d      	cmp	r5, r1
 8001b48:	d3f6      	bcc.n	8001b38 <PE_SubStateMachine_ExtendedMessages+0xac>
 8001b4a:	2001      	movs	r0, #1
 8001b4c:	6961      	ldr	r1, [r4, #20]
 8001b4e:	0949      	lsrs	r1, r1, #5
 8001b50:	4001      	ands	r1, r0
 8001b52:	d00a      	beq.n	8001b6a <PE_SubStateMachine_ExtendedMessages+0xde>
 8001b54:	6861      	ldr	r1, [r4, #4]
 8001b56:	6809      	ldr	r1, [r1, #0]
 8001b58:	0889      	lsrs	r1, r1, #2
 8001b5a:	4001      	ands	r1, r0
 8001b5c:	d002      	beq.n	8001b64 <PE_SubStateMachine_ExtendedMessages+0xd8>
 8001b5e:	4669      	mov	r1, sp
 8001b60:	7308      	strb	r0, [r1, #12]
 8001b62:	e001      	b.n	8001b68 <PE_SubStateMachine_ExtendedMessages+0xdc>
 8001b64:	4669      	mov	r1, sp
 8001b66:	730f      	strb	r7, [r1, #12]
 8001b68:	2633      	movs	r6, #51	@ 0x33
 8001b6a:	4668      	mov	r0, sp
 8001b6c:	7b00      	ldrb	r0, [r0, #12]
 8001b6e:	9002      	str	r0, [sp, #8]
 8001b70:	9601      	str	r6, [sp, #4]
 8001b72:	4855      	ldr	r0, [pc, #340]	@ (8001cc8 <.text_15>)
 8001b74:	1820      	adds	r0, r4, r0
 8001b76:	8840      	ldrh	r0, [r0, #2]
 8001b78:	1d00      	adds	r0, r0, #4
 8001b7a:	b280      	uxth	r0, r0
 8001b7c:	9000      	str	r0, [sp, #0]
 8001b7e:	9b04      	ldr	r3, [sp, #16]
 8001b80:	4854      	ldr	r0, [pc, #336]	@ (8001cd4 <.text_18>)
 8001b82:	1820      	adds	r0, r4, r0
 8001b84:	78c2      	ldrb	r2, [r0, #3]
 8001b86:	2033      	movs	r0, #51	@ 0x33
 8001b88:	5c21      	ldrb	r1, [r4, r0]
 8001b8a:	0020      	movs	r0, r4
 8001b8c:	f7ff ff52 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001b90:	2800      	cmp	r0, #0
 8001b92:	d103      	bne.n	8001b9c <PE_SubStateMachine_ExtendedMessages+0x110>
 8001b94:	484f      	ldr	r0, [pc, #316]	@ (8001cd4 <.text_18>)
 8001b96:	1820      	adds	r0, r4, r0
 8001b98:	7940      	ldrb	r0, [r0, #5]
 8001b9a:	7720      	strb	r0, [r4, #28]
 8001b9c:	e08b      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001b9e:	83e2      	strh	r2, [r4, #30]
 8001ba0:	271b      	movs	r7, #27
 8001ba2:	494c      	ldr	r1, [pc, #304]	@ (8001cd4 <.text_18>)
 8001ba4:	1861      	adds	r1, r4, r1
 8001ba6:	78c9      	ldrb	r1, [r1, #3]
 8001ba8:	2904      	cmp	r1, #4
 8001baa:	d151      	bne.n	8001c50 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001bac:	2074      	movs	r0, #116	@ 0x74
 8001bae:	e04f      	b.n	8001c50 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001bb0:	4848      	ldr	r0, [pc, #288]	@ (8001cd4 <.text_18>)
 8001bb2:	5a20      	ldrh	r0, [r4, r0]
 8001bb4:	0440      	lsls	r0, r0, #17
 8001bb6:	0f02      	lsrs	r2, r0, #28
 8001bb8:	211a      	movs	r1, #26
 8001bba:	4351      	muls	r1, r2
 8001bbc:	4842      	ldr	r0, [pc, #264]	@ (8001cc8 <.text_15>)
 8001bbe:	1820      	adds	r0, r4, r0
 8001bc0:	8843      	ldrh	r3, [r0, #2]
 8001bc2:	4299      	cmp	r1, r3
 8001bc4:	da01      	bge.n	8001bca <PE_SubStateMachine_ExtendedMessages+0x13e>
 8001bc6:	2a0a      	cmp	r2, #10
 8001bc8:	d301      	bcc.n	8001bce <PE_SubStateMachine_ExtendedMessages+0x142>
 8001bca:	7466      	strb	r6, [r4, #17]
 8001bcc:	e01d      	b.n	8001c0a <PE_SubStateMachine_ExtendedMessages+0x17e>
 8001bce:	1a5a      	subs	r2, r3, r1
 8001bd0:	2a1a      	cmp	r2, #26
 8001bd2:	d202      	bcs.n	8001bda <PE_SubStateMachine_ExtendedMessages+0x14e>
 8001bd4:	1a5b      	subs	r3, r3, r1
 8001bd6:	b2db      	uxtb	r3, r3
 8001bd8:	e000      	b.n	8001bdc <PE_SubStateMachine_ExtendedMessages+0x150>
 8001bda:	231a      	movs	r3, #26
 8001bdc:	2200      	movs	r2, #0
 8001bde:	e006      	b.n	8001bee <PE_SubStateMachine_ExtendedMessages+0x162>
 8001be0:	4e3b      	ldr	r6, [pc, #236]	@ (8001cd0 <.text_17>)
 8001be2:	19a6      	adds	r6, r4, r6
 8001be4:	188f      	adds	r7, r1, r2
 8001be6:	5df6      	ldrb	r6, [r6, r7]
 8001be8:	9f00      	ldr	r7, [sp, #0]
 8001bea:	54be      	strb	r6, [r7, r2]
 8001bec:	1c52      	adds	r2, r2, #1
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d3f6      	bcc.n	8001be0 <PE_SubStateMachine_ExtendedMessages+0x154>
 8001bf2:	4934      	ldr	r1, [pc, #208]	@ (8001cc4 <.text_14>)
 8001bf4:	1863      	adds	r3, r4, r1
 8001bf6:	8842      	ldrh	r2, [r0, #2]
 8001bf8:	4836      	ldr	r0, [pc, #216]	@ (8001cd4 <.text_18>)
 8001bfa:	5a20      	ldrh	r0, [r4, r0]
 8001bfc:	0440      	lsls	r0, r0, #17
 8001bfe:	0f01      	lsrs	r1, r0, #28
 8001c00:	7c20      	ldrb	r0, [r4, #16]
 8001c02:	f004 fba8 	bl	8006356 <USBPD_PRL_PrepareExtendedTxChunkSending>
 8001c06:	2035      	movs	r0, #53	@ 0x35
 8001c08:	7460      	strb	r0, [r4, #17]
 8001c0a:	2700      	movs	r7, #0
 8001c0c:	e053      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001c0e:	6960      	ldr	r0, [r4, #20]
 8001c10:	0681      	lsls	r1, r0, #26
 8001c12:	0fc9      	lsrs	r1, r1, #31
 8001c14:	d001      	beq.n	8001c1a <PE_SubStateMachine_ExtendedMessages+0x18e>
 8001c16:	2036      	movs	r0, #54	@ 0x36
 8001c18:	e000      	b.n	8001c1c <PE_SubStateMachine_ExtendedMessages+0x190>
 8001c1a:	2003      	movs	r0, #3
 8001c1c:	492a      	ldr	r1, [pc, #168]	@ (8001cc8 <.text_15>)
 8001c1e:	1866      	adds	r6, r4, r1
 8001c20:	9502      	str	r5, [sp, #8]
 8001c22:	9001      	str	r0, [sp, #4]
 8001c24:	8870      	ldrh	r0, [r6, #2]
 8001c26:	9000      	str	r0, [sp, #0]
 8001c28:	4826      	ldr	r0, [pc, #152]	@ (8001cc4 <.text_14>)
 8001c2a:	1823      	adds	r3, r4, r0
 8001c2c:	3809      	subs	r0, #9
 8001c2e:	1820      	adds	r0, r4, r0
 8001c30:	78c2      	ldrb	r2, [r0, #3]
 8001c32:	2030      	movs	r0, #48	@ 0x30
 8001c34:	5c21      	ldrb	r1, [r4, r0]
 8001c36:	0020      	movs	r0, r4
 8001c38:	f7ff fefc 	bl	8001a34 <PE_Send_ExtendedMessage>
 8001c3c:	8035      	strh	r5, [r6, #0]
 8001c3e:	e03a      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001c40:	83e2      	strh	r2, [r4, #30]
 8001c42:	271b      	movs	r7, #27
 8001c44:	e004      	b.n	8001c50 <PE_SubStateMachine_ExtendedMessages+0x1c4>
 8001c46:	8be0      	ldrh	r0, [r4, #30]
 8001c48:	020b      	lsls	r3, r1, #8
 8001c4a:	4298      	cmp	r0, r3
 8001c4c:	d102      	bne.n	8001c54 <PE_SubStateMachine_ExtendedMessages+0x1c8>
 8001c4e:	200f      	movs	r0, #15
 8001c50:	7460      	strb	r0, [r4, #17]
 8001c52:	e030      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001c54:	83e2      	strh	r2, [r4, #30]
 8001c56:	271b      	movs	r7, #27
 8001c58:	481a      	ldr	r0, [pc, #104]	@ (8001cc4 <.text_14>)
 8001c5a:	1825      	adds	r5, r4, r0
 8001c5c:	0029      	movs	r1, r5
 8001c5e:	7c20      	ldrb	r0, [r4, #16]
 8001c60:	f004 fba1 	bl	80063a6 <USBPD_PRL_PrepareChunkRequest>
 8001c64:	6860      	ldr	r0, [r4, #4]
 8001c66:	6800      	ldr	r0, [r0, #0]
 8001c68:	04c1      	lsls	r1, r0, #19
 8001c6a:	0fc9      	lsrs	r1, r1, #31
 8001c6c:	d012      	beq.n	8001c94 <PE_SubStateMachine_ExtendedMessages+0x208>
 8001c6e:	2000      	movs	r0, #0
 8001c70:	9001      	str	r0, [sp, #4]
 8001c72:	2006      	movs	r0, #6
 8001c74:	9000      	str	r0, [sp, #0]
 8001c76:	002b      	movs	r3, r5
 8001c78:	4816      	ldr	r0, [pc, #88]	@ (8001cd4 <.text_18>)
 8001c7a:	1820      	adds	r0, r4, r0
 8001c7c:	7880      	ldrb	r0, [r0, #2]
 8001c7e:	4669      	mov	r1, sp
 8001c80:	7a0a      	ldrb	r2, [r1, #8]
 8001c82:	4302      	orrs	r2, r0
 8001c84:	2030      	movs	r0, #48	@ 0x30
 8001c86:	5c21      	ldrb	r1, [r4, r0]
 8001c88:	7c20      	ldrb	r0, [r4, #16]
 8001c8a:	f003 fec3 	bl	8005a14 <USBPD_PRL_SendMessage>
 8001c8e:	2803      	cmp	r0, #3
 8001c90:	d0e8      	beq.n	8001c64 <PE_SubStateMachine_ExtendedMessages+0x1d8>
 8001c92:	e002      	b.n	8001c9a <PE_SubStateMachine_ExtendedMessages+0x20e>
 8001c94:	2011      	movs	r0, #17
 8001c96:	7460      	strb	r0, [r4, #17]
 8001c98:	2010      	movs	r0, #16
 8001c9a:	2139      	movs	r1, #57	@ 0x39
 8001c9c:	9100      	str	r1, [sp, #0]
 8001c9e:	0003      	movs	r3, r0
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2030      	movs	r0, #48	@ 0x30
 8001ca4:	5c21      	ldrb	r1, [r4, r0]
 8001ca6:	0020      	movs	r0, r4
 8001ca8:	f000 f9b4 	bl	8002014 <PE_CheckSendMessageStatus>
 8001cac:	e003      	b.n	8001cb6 <PE_SubStateMachine_ExtendedMessages+0x22a>
 8001cae:	7466      	strb	r6, [r4, #17]
 8001cb0:	2700      	movs	r7, #0
 8001cb2:	4805      	ldr	r0, [pc, #20]	@ (8001cc8 <.text_15>)
 8001cb4:	5225      	strh	r5, [r4, r0]
 8001cb6:	0038      	movs	r0, r7
 8001cb8:	b005      	add	sp, #20
 8001cba:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001cbc <.text_12>:
 8001cbc:	00000267 	.word	0x00000267

08001cc0 <.text_13>:
 8001cc0:	0000801b 	.word	0x0000801b

08001cc4 <.text_14>:
 8001cc4:	00000263 	.word	0x00000263

08001cc8 <.text_15>:
 8001cc8:	0000048e 	.word	0x0000048e

08001ccc <.text_16>:
 8001ccc:	00000387 	.word	0x00000387

08001cd0 <.text_17>:
 8001cd0:	00000385 	.word	0x00000385

08001cd4 <.text_18>:
 8001cd4:	0000025a 	.word	0x0000025a

08001cd8 <PE_ManageRXEvent>:
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	2130      	movs	r1, #48	@ 0x30
 8001cdc:	5c41      	ldrb	r1, [r0, r1]
 8001cde:	2231      	movs	r2, #49	@ 0x31
 8001ce0:	5481      	strb	r1, [r0, r2]
 8001ce2:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 8001ce4:	0bca      	lsrs	r2, r1, #15
 8001ce6:	d002      	beq.n	8001cee <PE_ManageRXEvent+0x16>
 8001ce8:	f7ff fdae 	bl	8001848 <PE_Check_ExtendedMessage>
 8001cec:	bd01      	pop	{r0, pc}
 8001cee:	22f0      	movs	r2, #240	@ 0xf0
 8001cf0:	0212      	lsls	r2, r2, #8
 8001cf2:	400a      	ands	r2, r1
 8001cf4:	d102      	bne.n	8001cfc <PE_ManageRXEvent+0x24>
 8001cf6:	f000 f805 	bl	8001d04 <PE_Check_ControlMessage>
 8001cfa:	bd01      	pop	{r0, pc}
 8001cfc:	f000 f8e5 	bl	8001eca <PE_Check_DataMessage>
 8001d00:	bd01      	pop	{r0, pc}
	...

08001d04 <PE_Check_ControlMessage>:
 8001d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d06:	0004      	movs	r4, r0
 8001d08:	272a      	movs	r7, #42	@ 0x2a
 8001d0a:	2603      	movs	r6, #3
 8001d0c:	2501      	movs	r5, #1
 8001d0e:	200b      	movs	r0, #11
 8001d10:	2134      	movs	r1, #52	@ 0x34
 8001d12:	5c61      	ldrb	r1, [r4, r1]
 8001d14:	06c9      	lsls	r1, r1, #27
 8001d16:	0ec9      	lsrs	r1, r1, #27
 8001d18:	1e49      	subs	r1, r1, #1
 8001d1a:	2917      	cmp	r1, #23
 8001d1c:	d900      	bls.n	8001d20 <PE_Check_ControlMessage+0x1c>
 8001d1e:	e0c7      	b.n	8001eb0 <PE_Check_ControlMessage+0x1ac>
 8001d20:	a201      	add	r2, pc, #4	@ (adr r2, 8001d28 <PE_Check_ControlMessage+0x24>)
 8001d22:	5c52      	ldrb	r2, [r2, r1]
 8001d24:	0052      	lsls	r2, r2, #1
 8001d26:	4497      	add	pc, r2
 8001d28:	c0c00bcb 	.word	0xc0c00bcb
 8001d2c:	5b22c020 	.word	0x5b22c020
 8001d30:	c0413449 	.word	0xc0413449
 8001d34:	bec3c319 	.word	0xbec3c319
 8001d38:	9fb7936f 	.word	0x9fb7936f
 8001d3c:	bac383b0 	.word	0xbac383b0
 8001d40:	6860      	ldr	r0, [r4, #4]
 8001d42:	6800      	ldr	r0, [r0, #0]
 8001d44:	0880      	lsrs	r0, r0, #2
 8001d46:	4005      	ands	r5, r0
 8001d48:	d000      	beq.n	8001d4c <PE_Check_ControlMessage+0x48>
 8001d4a:	e0b9      	b.n	8001ec0 <PE_Check_ControlMessage+0x1bc>
 8001d4c:	2002      	movs	r0, #2
 8001d4e:	7720      	strb	r0, [r4, #28]
 8001d50:	212b      	movs	r1, #43	@ 0x2b
 8001d52:	7c20      	ldrb	r0, [r4, #16]
 8001d54:	f7fe fcc8 	bl	80006e8 <USBPD_PE_Notification>
 8001d58:	2098      	movs	r0, #152	@ 0x98
 8001d5a:	e0a7      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001d5c:	7726      	strb	r6, [r4, #28]
 8001d5e:	2132      	movs	r1, #50	@ 0x32
 8001d60:	7c20      	ldrb	r0, [r4, #16]
 8001d62:	f7fe fcc1 	bl	80006e8 <USBPD_PE_Notification>
 8001d66:	2010      	movs	r0, #16
 8001d68:	e0a0      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001d6a:	2133      	movs	r1, #51	@ 0x33
 8001d6c:	e09c      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001d6e:	2006      	movs	r0, #6
 8001d70:	7720      	strb	r0, [r4, #28]
 8001d72:	6860      	ldr	r0, [r4, #4]
 8001d74:	6800      	ldr	r0, [r0, #0]
 8001d76:	0881      	lsrs	r1, r0, #2
 8001d78:	4029      	ands	r1, r5
 8001d7a:	d104      	bne.n	8001d86 <PE_Check_ControlMessage+0x82>
 8001d7c:	6821      	ldr	r1, [r4, #0]
 8001d7e:	6849      	ldr	r1, [r1, #4]
 8001d80:	08c9      	lsrs	r1, r1, #3
 8001d82:	4029      	ands	r1, r5
 8001d84:	d039      	beq.n	8001dfa <PE_Check_ControlMessage+0xf6>
 8001d86:	210c      	movs	r1, #12
 8001d88:	7c20      	ldrb	r0, [r4, #16]
 8001d8a:	f7fe fcad 	bl	80006e8 <USBPD_PE_Notification>
 8001d8e:	204c      	movs	r0, #76	@ 0x4c
 8001d90:	e08c      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001d92:	6820      	ldr	r0, [r4, #0]
 8001d94:	6840      	ldr	r0, [r0, #4]
 8001d96:	08c0      	lsrs	r0, r0, #3
 8001d98:	4028      	ands	r0, r5
 8001d9a:	d00a      	beq.n	8001db2 <PE_Check_ControlMessage+0xae>
 8001d9c:	2008      	movs	r0, #8
 8001d9e:	7720      	strb	r0, [r4, #28]
 8001da0:	213c      	movs	r1, #60	@ 0x3c
 8001da2:	7c20      	ldrb	r0, [r4, #16]
 8001da4:	f7fe fca0 	bl	80006e8 <USBPD_PE_Notification>
 8001da8:	2022      	movs	r0, #34	@ 0x22
 8001daa:	e07f      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001dac:	68a0      	ldr	r0, [r4, #8]
 8001dae:	6ac0      	ldr	r0, [r0, #44]	@ 0x2c
 8001db0:	2800      	cmp	r0, #0
 8001db2:	d07d      	beq.n	8001eb0 <PE_Check_ControlMessage+0x1ac>
 8001db4:	2011      	movs	r0, #17
 8001db6:	7720      	strb	r0, [r4, #28]
 8001db8:	209d      	movs	r0, #157	@ 0x9d
 8001dba:	e077      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001dbc:	2123      	movs	r1, #35	@ 0x23
 8001dbe:	7c20      	ldrb	r0, [r4, #16]
 8001dc0:	f7fe fc92 	bl	80006e8 <USBPD_PE_Notification>
 8001dc4:	6960      	ldr	r0, [r4, #20]
 8001dc6:	05c0      	lsls	r0, r0, #23
 8001dc8:	0f40      	lsrs	r0, r0, #29
 8001dca:	d001      	beq.n	8001dd0 <PE_Check_ControlMessage+0xcc>
 8001dcc:	200f      	movs	r0, #15
 8001dce:	e06d      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001dd0:	68a0      	ldr	r0, [r4, #8]
 8001dd2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001dd4:	2800      	cmp	r0, #0
 8001dd6:	d06b      	beq.n	8001eb0 <PE_Check_ControlMessage+0x1ac>
 8001dd8:	2010      	movs	r0, #16
 8001dda:	7720      	strb	r0, [r4, #28]
 8001ddc:	2093      	movs	r0, #147	@ 0x93
 8001dde:	e065      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001de0:	6860      	ldr	r0, [r4, #4]
 8001de2:	6800      	ldr	r0, [r0, #0]
 8001de4:	0541      	lsls	r1, r0, #21
 8001de6:	0f49      	lsrs	r1, r1, #29
 8001de8:	2903      	cmp	r1, #3
 8001dea:	d163      	bne.n	8001eb4 <PE_Check_ControlMessage+0x1b0>
 8001dec:	0881      	lsrs	r1, r0, #2
 8001dee:	4029      	ands	r1, r5
 8001df0:	d004      	beq.n	8001dfc <PE_Check_ControlMessage+0xf8>
 8001df2:	6821      	ldr	r1, [r4, #0]
 8001df4:	6849      	ldr	r1, [r1, #4]
 8001df6:	08c9      	lsrs	r1, r1, #3
 8001df8:	4029      	ands	r1, r5
 8001dfa:	d05b      	beq.n	8001eb4 <PE_Check_ControlMessage+0x1b0>
 8001dfc:	2007      	movs	r0, #7
 8001dfe:	7720      	strb	r0, [r4, #28]
 8001e00:	201d      	movs	r0, #29
 8001e02:	7460      	strb	r0, [r4, #17]
 8001e04:	2106      	movs	r1, #6
 8001e06:	e04f      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001e08:	6820      	ldr	r0, [r4, #0]
 8001e0a:	8901      	ldrh	r1, [r0, #8]
 8001e0c:	08c9      	lsrs	r1, r1, #3
 8001e0e:	4229      	tst	r1, r5
 8001e10:	d053      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e12:	6861      	ldr	r1, [r4, #4]
 8001e14:	6809      	ldr	r1, [r1, #0]
 8001e16:	0889      	lsrs	r1, r1, #2
 8001e18:	4029      	ands	r1, r5
 8001e1a:	d103      	bne.n	8001e24 <PE_Check_ControlMessage+0x120>
 8001e1c:	6840      	ldr	r0, [r0, #4]
 8001e1e:	08c0      	lsrs	r0, r0, #3
 8001e20:	4028      	ands	r0, r5
 8001e22:	d04a      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e24:	200a      	movs	r0, #10
 8001e26:	7720      	strb	r0, [r4, #28]
 8001e28:	2063      	movs	r0, #99	@ 0x63
 8001e2a:	7460      	strb	r0, [r4, #17]
 8001e2c:	2146      	movs	r1, #70	@ 0x46
 8001e2e:	e03b      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001e30:	6860      	ldr	r0, [r4, #4]
 8001e32:	6800      	ldr	r0, [r0, #0]
 8001e34:	0880      	lsrs	r0, r0, #2
 8001e36:	4028      	ands	r0, r5
 8001e38:	d004      	beq.n	8001e44 <PE_Check_ControlMessage+0x140>
 8001e3a:	6820      	ldr	r0, [r4, #0]
 8001e3c:	6840      	ldr	r0, [r0, #4]
 8001e3e:	08c0      	lsrs	r0, r0, #3
 8001e40:	4028      	ands	r0, r5
 8001e42:	d03a      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e44:	205f      	movs	r0, #95	@ 0x5f
 8001e46:	7720      	strb	r0, [r4, #28]
 8001e48:	2064      	movs	r0, #100	@ 0x64
 8001e4a:	7460      	strb	r0, [r4, #17]
 8001e4c:	2160      	movs	r1, #96	@ 0x60
 8001e4e:	e02b      	b.n	8001ea8 <PE_Check_ControlMessage+0x1a4>
 8001e50:	6821      	ldr	r1, [r4, #0]
 8001e52:	8909      	ldrh	r1, [r1, #8]
 8001e54:	0949      	lsrs	r1, r1, #5
 8001e56:	4229      	tst	r1, r5
 8001e58:	d02f      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e5a:	7720      	strb	r0, [r4, #28]
 8001e5c:	214d      	movs	r1, #77	@ 0x4d
 8001e5e:	7c20      	ldrb	r0, [r4, #16]
 8001e60:	f7fe fc42 	bl	80006e8 <USBPD_PE_Notification>
 8001e64:	2030      	movs	r0, #48	@ 0x30
 8001e66:	e021      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001e68:	6821      	ldr	r1, [r4, #0]
 8001e6a:	8909      	ldrh	r1, [r1, #8]
 8001e6c:	0889      	lsrs	r1, r1, #2
 8001e6e:	4229      	tst	r1, r5
 8001e70:	d023      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e72:	7720      	strb	r0, [r4, #28]
 8001e74:	2149      	movs	r1, #73	@ 0x49
 8001e76:	7c20      	ldrb	r0, [r4, #16]
 8001e78:	f7fe fc36 	bl	80006e8 <USBPD_PE_Notification>
 8001e7c:	6860      	ldr	r0, [r4, #4]
 8001e7e:	6800      	ldr	r0, [r0, #0]
 8001e80:	0880      	lsrs	r0, r0, #2
 8001e82:	4005      	ands	r5, r0
 8001e84:	d011      	beq.n	8001eaa <PE_Check_ControlMessage+0x1a6>
 8001e86:	202d      	movs	r0, #45	@ 0x2d
 8001e88:	e010      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001e8a:	6820      	ldr	r0, [r4, #0]
 8001e8c:	8900      	ldrh	r0, [r0, #8]
 8001e8e:	09c0      	lsrs	r0, r0, #7
 8001e90:	4228      	tst	r0, r5
 8001e92:	d012      	beq.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e94:	202f      	movs	r0, #47	@ 0x2f
 8001e96:	e009      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001e98:	2009      	movs	r0, #9
 8001e9a:	7720      	strb	r0, [r4, #28]
 8001e9c:	e00d      	b.n	8001eba <PE_Check_ControlMessage+0x1b6>
 8001e9e:	200f      	movs	r0, #15
 8001ea0:	7720      	strb	r0, [r4, #28]
 8001ea2:	204b      	movs	r0, #75	@ 0x4b
 8001ea4:	e002      	b.n	8001eac <PE_Check_ControlMessage+0x1a8>
 8001ea6:	2159      	movs	r1, #89	@ 0x59
 8001ea8:	e00b      	b.n	8001ec2 <.text_21>
 8001eaa:	2011      	movs	r0, #17
 8001eac:	7460      	strb	r0, [r4, #17]
 8001eae:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001eb0:	6860      	ldr	r0, [r4, #4]
 8001eb2:	6800      	ldr	r0, [r0, #0]
 8001eb4:	4006      	ands	r6, r0
 8001eb6:	2e02      	cmp	r6, #2
 8001eb8:	d101      	bne.n	8001ebe <PE_Check_ControlMessage+0x1ba>
 8001eba:	7465      	strb	r5, [r4, #17]
 8001ebc:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8001ebe:	7467      	strb	r7, [r4, #17]
 8001ec0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001ec2 <.text_21>:
 8001ec2:	7c20      	ldrb	r0, [r4, #16]
 8001ec4:	f7fe fc10 	bl	80006e8 <USBPD_PE_Notification>
 8001ec8:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08001eca <PE_Check_DataMessage>:
 8001eca:	b5fe      	push	{r1, r2, r3, r4, r5, r6, r7, lr}
 8001ecc:	0004      	movs	r4, r0
 8001ece:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001ed0:	2501      	movs	r5, #1
 8001ed2:	2603      	movs	r6, #3
 8001ed4:	2700      	movs	r7, #0
 8001ed6:	06c1      	lsls	r1, r0, #27
 8001ed8:	0ec9      	lsrs	r1, r1, #27
 8001eda:	2901      	cmp	r1, #1
 8001edc:	d029      	beq.n	8001f32 <PE_Check_DataMessage+0x68>
 8001ede:	2902      	cmp	r1, #2
 8001ee0:	d00b      	beq.n	8001efa <PE_Check_DataMessage+0x30>
 8001ee2:	2903      	cmp	r1, #3
 8001ee4:	d03d      	beq.n	8001f62 <PE_Check_DataMessage+0x98>
 8001ee6:	2906      	cmp	r1, #6
 8001ee8:	d079      	beq.n	8001fde <PE_Check_DataMessage+0x114>
 8001eea:	2907      	cmp	r1, #7
 8001eec:	d100      	bne.n	8001ef0 <PE_Check_DataMessage+0x26>
 8001eee:	e085      	b.n	8001ffc <PE_Check_DataMessage+0x132>
 8001ef0:	290a      	cmp	r1, #10
 8001ef2:	d078      	beq.n	8001fe6 <PE_Check_DataMessage+0x11c>
 8001ef4:	290f      	cmp	r1, #15
 8001ef6:	d06e      	beq.n	8001fd6 <PE_Check_DataMessage+0x10c>
 8001ef8:	e089      	b.n	800200e <PE_Check_DataMessage+0x144>
 8001efa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001efc:	7881      	ldrb	r1, [r0, #2]
 8001efe:	78c2      	ldrb	r2, [r0, #3]
 8001f00:	0212      	lsls	r2, r2, #8
 8001f02:	1889      	adds	r1, r1, r2
 8001f04:	7902      	ldrb	r2, [r0, #4]
 8001f06:	0412      	lsls	r2, r2, #16
 8001f08:	1889      	adds	r1, r1, r2
 8001f0a:	7940      	ldrb	r0, [r0, #5]
 8001f0c:	0600      	lsls	r0, r0, #24
 8001f0e:	1808      	adds	r0, r1, r0
 8001f10:	9000      	str	r0, [sp, #0]
 8001f12:	6860      	ldr	r0, [r4, #4]
 8001f14:	6800      	ldr	r0, [r0, #0]
 8001f16:	0880      	lsrs	r0, r0, #2
 8001f18:	4028      	ands	r0, r5
 8001f1a:	d07a      	beq.n	8002012 <PE_Check_DataMessage+0x148>
 8001f1c:	2304      	movs	r3, #4
 8001f1e:	466a      	mov	r2, sp
 8001f20:	2106      	movs	r1, #6
 8001f22:	7c20      	ldrb	r0, [r4, #16]
 8001f24:	68a6      	ldr	r6, [r4, #8]
 8001f26:	69b6      	ldr	r6, [r6, #24]
 8001f28:	47b0      	blx	r6
 8001f2a:	7725      	strb	r5, [r4, #28]
 8001f2c:	84a7      	strh	r7, [r4, #36]	@ 0x24
 8001f2e:	2009      	movs	r0, #9
 8001f30:	e06e      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001f32:	6861      	ldr	r1, [r4, #4]
 8001f34:	6809      	ldr	r1, [r1, #0]
 8001f36:	0889      	lsrs	r1, r1, #2
 8001f38:	400d      	ands	r5, r1
 8001f3a:	d16a      	bne.n	8002012 <PE_Check_DataMessage+0x148>
 8001f3c:	0980      	lsrs	r0, r0, #6
 8001f3e:	4006      	ands	r6, r0
 8001f40:	0031      	movs	r1, r6
 8001f42:	7c20      	ldrb	r0, [r4, #16]
 8001f44:	f7fe ff8a 	bl	8000e5c <PE_ExtRevisionInteroperability>
 8001f48:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8001f4a:	0440      	lsls	r0, r0, #17
 8001f4c:	0f40      	lsrs	r0, r0, #29
 8001f4e:	0083      	lsls	r3, r0, #2
 8001f50:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001f52:	1c82      	adds	r2, r0, #2
 8001f54:	2104      	movs	r1, #4
 8001f56:	7c20      	ldrb	r0, [r4, #16]
 8001f58:	68a5      	ldr	r5, [r4, #8]
 8001f5a:	69ad      	ldr	r5, [r5, #24]
 8001f5c:	47a8      	blx	r5
 8001f5e:	2044      	movs	r0, #68	@ 0x44
 8001f60:	e056      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001f62:	9701      	str	r7, [sp, #4]
 8001f64:	9700      	str	r7, [sp, #0]
 8001f66:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001f68:	7881      	ldrb	r1, [r0, #2]
 8001f6a:	78c2      	ldrb	r2, [r0, #3]
 8001f6c:	0212      	lsls	r2, r2, #8
 8001f6e:	1889      	adds	r1, r1, r2
 8001f70:	7902      	ldrb	r2, [r0, #4]
 8001f72:	0412      	lsls	r2, r2, #16
 8001f74:	1889      	adds	r1, r1, r2
 8001f76:	7940      	ldrb	r0, [r0, #5]
 8001f78:	0600      	lsls	r0, r0, #24
 8001f7a:	180d      	adds	r5, r1, r0
 8001f7c:	466b      	mov	r3, sp
 8001f7e:	aa01      	add	r2, sp, #4
 8001f80:	2103      	movs	r1, #3
 8001f82:	7c20      	ldrb	r0, [r4, #16]
 8001f84:	68a7      	ldr	r7, [r4, #8]
 8001f86:	697f      	ldr	r7, [r7, #20]
 8001f88:	47b8      	blx	r7
 8001f8a:	2104      	movs	r1, #4
 8001f8c:	9800      	ldr	r0, [sp, #0]
 8001f8e:	f7ff fb91 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8001f92:	2800      	cmp	r0, #0
 8001f94:	d11d      	bne.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001f96:	6860      	ldr	r0, [r4, #4]
 8001f98:	6800      	ldr	r0, [r0, #0]
 8001f9a:	0540      	lsls	r0, r0, #21
 8001f9c:	0f40      	lsrs	r0, r0, #29
 8001f9e:	2803      	cmp	r0, #3
 8001fa0:	d117      	bne.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001fa2:	9801      	ldr	r0, [sp, #4]
 8001fa4:	4938      	ldr	r1, [pc, #224]	@ (8002088 <.text_24>)
 8001fa6:	4288      	cmp	r0, r1
 8001fa8:	d113      	bne.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001faa:	0f28      	lsrs	r0, r5, #28
 8001fac:	2805      	cmp	r0, #5
 8001fae:	d00e      	beq.n	8001fce <PE_Check_DataMessage+0x104>
 8001fb0:	2808      	cmp	r0, #8
 8001fb2:	d00a      	beq.n	8001fca <PE_Check_DataMessage+0x100>
 8001fb4:	2809      	cmp	r0, #9
 8001fb6:	d003      	beq.n	8001fc0 <PE_Check_DataMessage+0xf6>
 8001fb8:	280a      	cmp	r0, #10
 8001fba:	d12a      	bne.n	8002012 <PE_Check_DataMessage+0x148>
 8001fbc:	2166      	movs	r1, #102	@ 0x66
 8001fbe:	e000      	b.n	8001fc2 <PE_Check_DataMessage+0xf8>
 8001fc0:	2165      	movs	r1, #101	@ 0x65
 8001fc2:	7c20      	ldrb	r0, [r4, #16]
 8001fc4:	f7fe fb90 	bl	80006e8 <USBPD_PE_Notification>
 8001fc8:	e003      	b.n	8001fd2 <PE_Check_DataMessage+0x108>
 8001fca:	2029      	movs	r0, #41	@ 0x29
 8001fcc:	e020      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001fce:	2027      	movs	r0, #39	@ 0x27
 8001fd0:	e01e      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001fd2:	7466      	strb	r6, [r4, #17]
 8001fd4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001fd6:	0020      	movs	r0, r4
 8001fd8:	f003 fabe 	bl	8005558 <PE_Check_DataMessageVDM>
 8001fdc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8001fde:	6820      	ldr	r0, [r4, #0]
 8001fe0:	8900      	ldrh	r0, [r0, #8]
 8001fe2:	0900      	lsrs	r0, r0, #4
 8001fe4:	4228      	tst	r0, r5
 8001fe6:	d010      	beq.n	800200a <PE_Check_DataMessage+0x140>
 8001fe8:	2304      	movs	r3, #4
 8001fea:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001fec:	1c82      	adds	r2, r0, #2
 8001fee:	210b      	movs	r1, #11
 8001ff0:	7c20      	ldrb	r0, [r4, #16]
 8001ff2:	68a5      	ldr	r5, [r4, #8]
 8001ff4:	69ad      	ldr	r5, [r5, #24]
 8001ff6:	47a8      	blx	r5
 8001ff8:	202c      	movs	r0, #44	@ 0x2c
 8001ffa:	e009      	b.n	8002010 <PE_Check_DataMessage+0x146>
 8001ffc:	6820      	ldr	r0, [r4, #0]
 8001ffe:	8900      	ldrh	r0, [r0, #8]
 8002000:	0a00      	lsrs	r0, r0, #8
 8002002:	4228      	tst	r0, r5
 8002004:	d001      	beq.n	800200a <PE_Check_DataMessage+0x140>
 8002006:	203d      	movs	r0, #61	@ 0x3d
 8002008:	e002      	b.n	8002010 <PE_Check_DataMessage+0x146>
 800200a:	7465      	strb	r5, [r4, #17]
 800200c:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800200e:	2011      	movs	r0, #17
 8002010:	7460      	strb	r0, [r4, #17]
 8002012:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}

08002014 <PE_CheckSendMessageStatus>:
 8002014:	b510      	push	{r4, lr}
 8002016:	000c      	movs	r4, r1
 8002018:	2110      	movs	r1, #16
 800201a:	2b05      	cmp	r3, #5
 800201c:	d006      	beq.n	800202c <PE_CheckSendMessageStatus+0x18>
 800201e:	2b06      	cmp	r3, #6
 8002020:	d00e      	beq.n	8002040 <PE_CheckSendMessageStatus+0x2c>
 8002022:	2b07      	cmp	r3, #7
 8002024:	d011      	beq.n	800204a <PE_CheckSendMessageStatus+0x36>
 8002026:	2b09      	cmp	r3, #9
 8002028:	d008      	beq.n	800203c <PE_CheckSendMessageStatus+0x28>
 800202a:	e02a      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800202c:	9902      	ldr	r1, [sp, #8]
 800202e:	7441      	strb	r1, [r0, #17]
 8002030:	6941      	ldr	r1, [r0, #20]
 8002032:	4a16      	ldr	r2, [pc, #88]	@ (800208c <.text_25>)
 8002034:	400a      	ands	r2, r1
 8002036:	6142      	str	r2, [r0, #20]
 8002038:	2100      	movs	r1, #0
 800203a:	e022      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800203c:	2109      	movs	r1, #9
 800203e:	e020      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 8002040:	6942      	ldr	r2, [r0, #20]
 8002042:	024b      	lsls	r3, r1, #9
 8002044:	4313      	orrs	r3, r2
 8002046:	6143      	str	r3, [r0, #20]
 8002048:	e01b      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800204a:	2c00      	cmp	r4, #0
 800204c:	d005      	beq.n	800205a <PE_CheckSendMessageStatus+0x46>
 800204e:	2a01      	cmp	r2, #1
 8002050:	d101      	bne.n	8002056 <PE_CheckSendMessageStatus+0x42>
 8002052:	2299      	movs	r2, #153	@ 0x99
 8002054:	e014      	b.n	8002080 <PE_CheckSendMessageStatus+0x6c>
 8002056:	2107      	movs	r1, #7
 8002058:	e013      	b.n	8002082 <PE_CheckSendMessageStatus+0x6e>
 800205a:	6844      	ldr	r4, [r0, #4]
 800205c:	6824      	ldr	r4, [r4, #0]
 800205e:	0a24      	lsrs	r4, r4, #8
 8002060:	4023      	ands	r3, r4
 8002062:	2b04      	cmp	r3, #4
 8002064:	d003      	beq.n	800206e <PE_CheckSendMessageStatus+0x5a>
 8002066:	2a01      	cmp	r2, #1
 8002068:	d109      	bne.n	800207e <PE_CheckSendMessageStatus+0x6a>
 800206a:	220f      	movs	r2, #15
 800206c:	e008      	b.n	8002080 <PE_CheckSendMessageStatus+0x6c>
 800206e:	2a00      	cmp	r2, #0
 8002070:	d1fb      	bne.n	800206a <PE_CheckSendMessageStatus+0x56>
 8002072:	6882      	ldr	r2, [r0, #8]
 8002074:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002076:	2a00      	cmp	r2, #0
 8002078:	d0f7      	beq.n	800206a <PE_CheckSendMessageStatus+0x56>
 800207a:	2292      	movs	r2, #146	@ 0x92
 800207c:	e000      	b.n	8002080 <PE_CheckSendMessageStatus+0x6c>
 800207e:	2211      	movs	r2, #17
 8002080:	7442      	strb	r2, [r0, #17]
 8002082:	0008      	movs	r0, r1
 8002084:	bd10      	pop	{r4, pc}
	...

08002088 <.text_24>:
 8002088:	00001388 	.word	0x00001388

0800208c <.text_25>:
 800208c:	ffffbfff 	.word	0xffffbfff

08002090 <USBPD_PE_StateMachine_SNK>:
 8002090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002092:	b08c      	sub	sp, #48	@ 0x30
 8002094:	0004      	movs	r4, r0
 8002096:	4828      	ldr	r0, [pc, #160]	@ (8002138 <USBPD_PE_StateMachine_SNK+0xa8>)
 8002098:	00a1      	lsls	r1, r4, #2
 800209a:	5845      	ldr	r5, [r0, r1]
 800209c:	7c68      	ldrb	r0, [r5, #17]
 800209e:	2848      	cmp	r0, #72	@ 0x48
 80020a0:	d133      	bne.n	800210a <USBPD_PE_StateMachine_SNK+0x7a>
 80020a2:	0028      	movs	r0, r5
 80020a4:	f7fe fe72 	bl	8000d8c <PE_Reset_ZI>
 80020a8:	0028      	movs	r0, r5
 80020aa:	f7fe fea5 	bl	8000df8 <PE_Reset_Counter>
 80020ae:	6828      	ldr	r0, [r5, #0]
 80020b0:	7900      	ldrb	r0, [r0, #4]
 80020b2:	0783      	lsls	r3, r0, #30
 80020b4:	0f9b      	lsrs	r3, r3, #30
 80020b6:	2200      	movs	r2, #0
 80020b8:	2100      	movs	r1, #0
 80020ba:	7c28      	ldrb	r0, [r5, #16]
 80020bc:	f003 fc35 	bl	800592a <USBPD_PRL_SetHeader>
 80020c0:	6868      	ldr	r0, [r5, #4]
 80020c2:	6801      	ldr	r1, [r0, #0]
 80020c4:	2208      	movs	r2, #8
 80020c6:	4391      	bics	r1, r2
 80020c8:	6001      	str	r1, [r0, #0]
 80020ca:	6868      	ldr	r0, [r5, #4]
 80020cc:	6801      	ldr	r1, [r0, #0]
 80020ce:	2203      	movs	r2, #3
 80020d0:	4391      	bics	r1, r2
 80020d2:	682a      	ldr	r2, [r5, #0]
 80020d4:	7912      	ldrb	r2, [r2, #4]
 80020d6:	0792      	lsls	r2, r2, #30
 80020d8:	0f92      	lsrs	r2, r2, #30
 80020da:	430a      	orrs	r2, r1
 80020dc:	6002      	str	r2, [r0, #0]
 80020de:	2101      	movs	r1, #1
 80020e0:	7c28      	ldrb	r0, [r5, #16]
 80020e2:	f003 fc93 	bl	8005a0c <USBPD_PRL_SOPCapability>
 80020e6:	7c28      	ldrb	r0, [r5, #16]
 80020e8:	f003 fefc 	bl	8005ee4 <USBPD_PRL_Reset>
 80020ec:	203e      	movs	r0, #62	@ 0x3e
 80020ee:	7468      	strb	r0, [r5, #17]
 80020f0:	7ca9      	ldrb	r1, [r5, #18]
 80020f2:	293e      	cmp	r1, #62	@ 0x3e
 80020f4:	d009      	beq.n	800210a <USBPD_PE_StateMachine_SNK+0x7a>
 80020f6:	74a8      	strb	r0, [r5, #18]
 80020f8:	2000      	movs	r0, #0
 80020fa:	9000      	str	r0, [sp, #0]
 80020fc:	2300      	movs	r3, #0
 80020fe:	223e      	movs	r2, #62	@ 0x3e
 8002100:	7c29      	ldrb	r1, [r5, #16]
 8002102:	2004      	movs	r0, #4
 8002104:	4eb1      	ldr	r6, [pc, #708]	@ (80023cc <__iar_annotation$$branch+0x4>)
 8002106:	6836      	ldr	r6, [r6, #0]
 8002108:	47b0      	blx	r6
 800210a:	6968      	ldr	r0, [r5, #20]
 800210c:	0341      	lsls	r1, r0, #13
 800210e:	0fc9      	lsrs	r1, r1, #31
 8002110:	d006      	beq.n	8002120 <USBPD_PE_StateMachine_SNK+0x90>
 8002112:	49af      	ldr	r1, [pc, #700]	@ (80023d0 <__iar_annotation$$branch+0x8>)
 8002114:	4001      	ands	r1, r0
 8002116:	6169      	str	r1, [r5, #20]
 8002118:	2164      	movs	r1, #100	@ 0x64
 800211a:	7c28      	ldrb	r0, [r5, #16]
 800211c:	f7fe fae4 	bl	80006e8 <USBPD_PE_Notification>
 8002120:	0028      	movs	r0, r5
 8002122:	f7fe fd15 	bl	8000b50 <PE_Get_RxEvent>
 8002126:	4669      	mov	r1, sp
 8002128:	7308      	strb	r0, [r1, #12]
 800212a:	4668      	mov	r0, sp
 800212c:	7b00      	ldrb	r0, [r0, #12]
 800212e:	2803      	cmp	r0, #3
 8002130:	d104      	bne.n	800213c <USBPD_PE_StateMachine_SNK+0xac>
 8002132:	2001      	movs	r0, #1
 8002134:	b00d      	add	sp, #52	@ 0x34
 8002136:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002138:	2000027c 	.word	0x2000027c
 800213c:	4668      	mov	r0, sp
 800213e:	7344      	strb	r4, [r0, #13]
 8002140:	2402      	movs	r4, #2
 8002142:	6868      	ldr	r0, [r5, #4]
 8002144:	6800      	ldr	r0, [r0, #0]
 8002146:	04c1      	lsls	r1, r0, #19
 8002148:	0fc9      	lsrs	r1, r1, #31
 800214a:	d100      	bne.n	800214e <USBPD_PE_StateMachine_SNK+0xbe>
 800214c:	e148      	b.n	80023e0 <__iar_annotation$$branch+0x18>
 800214e:	6968      	ldr	r0, [r5, #20]
 8002150:	0381      	lsls	r1, r0, #14
 8002152:	0fc9      	lsrs	r1, r1, #31
 8002154:	d014      	beq.n	8002180 <USBPD_PE_StateMachine_SNK+0xf0>
 8002156:	21a7      	movs	r1, #167	@ 0xa7
 8002158:	7469      	strb	r1, [r5, #17]
 800215a:	4a9e      	ldr	r2, [pc, #632]	@ (80023d4 <__iar_annotation$$branch+0xc>)
 800215c:	4002      	ands	r2, r0
 800215e:	616a      	str	r2, [r5, #20]
 8002160:	2000      	movs	r0, #0
 8002162:	2232      	movs	r2, #50	@ 0x32
 8002164:	54a8      	strb	r0, [r5, r2]
 8002166:	7ca8      	ldrb	r0, [r5, #18]
 8002168:	28a7      	cmp	r0, #167	@ 0xa7
 800216a:	d02b      	beq.n	80021c4 <USBPD_PE_StateMachine_SNK+0x134>
 800216c:	74a9      	strb	r1, [r5, #18]
 800216e:	2000      	movs	r0, #0
 8002170:	9000      	str	r0, [sp, #0]
 8002172:	2300      	movs	r3, #0
 8002174:	22a7      	movs	r2, #167	@ 0xa7
 8002176:	7c29      	ldrb	r1, [r5, #16]
 8002178:	2004      	movs	r0, #4
 800217a:	4e94      	ldr	r6, [pc, #592]	@ (80023cc <__iar_annotation$$branch+0x4>)
 800217c:	6836      	ldr	r6, [r6, #0]
 800217e:	47b0      	blx	r6
 8002180:	2032      	movs	r0, #50	@ 0x32
 8002182:	5c28      	ldrb	r0, [r5, r0]
 8002184:	280f      	cmp	r0, #15
 8002186:	d001      	beq.n	800218c <USBPD_PE_StateMachine_SNK+0xfc>
 8002188:	2814      	cmp	r0, #20
 800218a:	d11b      	bne.n	80021c4 <USBPD_PE_StateMachine_SNK+0x134>
 800218c:	4668      	mov	r0, sp
 800218e:	7b00      	ldrb	r0, [r0, #12]
 8002190:	2814      	cmp	r0, #20
 8002192:	d005      	beq.n	80021a0 <USBPD_PE_StateMachine_SNK+0x110>
 8002194:	2014      	movs	r0, #20
 8002196:	4669      	mov	r1, sp
 8002198:	7308      	strb	r0, [r1, #12]
 800219a:	0028      	movs	r0, r5
 800219c:	f7fe fd0f 	bl	8000bbe <PE_Clear_RxEvent>
 80021a0:	2032      	movs	r0, #50	@ 0x32
 80021a2:	5c2a      	ldrb	r2, [r5, r0]
 80021a4:	746a      	strb	r2, [r5, #17]
 80021a6:	2000      	movs	r0, #0
 80021a8:	2132      	movs	r1, #50	@ 0x32
 80021aa:	5468      	strb	r0, [r5, r1]
 80021ac:	7ca8      	ldrb	r0, [r5, #18]
 80021ae:	4290      	cmp	r0, r2
 80021b0:	d008      	beq.n	80021c4 <USBPD_PE_StateMachine_SNK+0x134>
 80021b2:	74aa      	strb	r2, [r5, #18]
 80021b4:	2000      	movs	r0, #0
 80021b6:	9000      	str	r0, [sp, #0]
 80021b8:	2300      	movs	r3, #0
 80021ba:	7c29      	ldrb	r1, [r5, #16]
 80021bc:	2004      	movs	r0, #4
 80021be:	4e83      	ldr	r6, [pc, #524]	@ (80023cc <__iar_annotation$$branch+0x4>)
 80021c0:	6836      	ldr	r6, [r6, #0]
 80021c2:	47b0      	blx	r6
 80021c4:	4668      	mov	r0, sp
 80021c6:	7b00      	ldrb	r0, [r0, #12]
 80021c8:	2811      	cmp	r0, #17
 80021ca:	d11f      	bne.n	800220c <USBPD_PE_StateMachine_SNK+0x17c>
 80021cc:	6868      	ldr	r0, [r5, #4]
 80021ce:	6800      	ldr	r0, [r0, #0]
 80021d0:	0701      	lsls	r1, r0, #28
 80021d2:	0fc9      	lsrs	r1, r1, #31
 80021d4:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80021d6:	0680      	lsls	r0, r0, #26
 80021d8:	0fc2      	lsrs	r2, r0, #31
 80021da:	4291      	cmp	r1, r2
 80021dc:	d116      	bne.n	800220c <USBPD_PE_StateMachine_SNK+0x17c>
 80021de:	2014      	movs	r0, #20
 80021e0:	4669      	mov	r1, sp
 80021e2:	7308      	strb	r0, [r1, #12]
 80021e4:	0028      	movs	r0, r5
 80021e6:	f7fe fcea 	bl	8000bbe <PE_Clear_RxEvent>
 80021ea:	2092      	movs	r0, #146	@ 0x92
 80021ec:	7468      	strb	r0, [r5, #17]
 80021ee:	7ca8      	ldrb	r0, [r5, #18]
 80021f0:	2892      	cmp	r0, #146	@ 0x92
 80021f2:	d100      	bne.n	80021f6 <USBPD_PE_StateMachine_SNK+0x166>
 80021f4:	e104      	b.n	8002400 <__iar_annotation$$branch+0x38>
 80021f6:	2092      	movs	r0, #146	@ 0x92
 80021f8:	74a8      	strb	r0, [r5, #18]
 80021fa:	2000      	movs	r0, #0
 80021fc:	9000      	str	r0, [sp, #0]
 80021fe:	2300      	movs	r3, #0
 8002200:	2292      	movs	r2, #146	@ 0x92
 8002202:	7c29      	ldrb	r1, [r5, #16]
 8002204:	2004      	movs	r0, #4
 8002206:	4e71      	ldr	r6, [pc, #452]	@ (80023cc <__iar_annotation$$branch+0x4>)
 8002208:	6836      	ldr	r6, [r6, #0]
 800220a:	47b0      	blx	r6
 800220c:	7c68      	ldrb	r0, [r5, #17]
 800220e:	4669      	mov	r1, sp
 8002210:	7008      	strb	r0, [r1, #0]
 8002212:	4f71      	ldr	r7, [pc, #452]	@ (80023d8 <__iar_annotation$$branch+0x10>)
 8002214:	20f0      	movs	r0, #240	@ 0xf0
 8002216:	0200      	lsls	r0, r0, #8
 8002218:	4e70      	ldr	r6, [pc, #448]	@ (80023dc <__iar_annotation$$branch+0x14>)
 800221a:	2104      	movs	r1, #4
 800221c:	466a      	mov	r2, sp
 800221e:	7812      	ldrb	r2, [r2, #0]
 8002220:	2a00      	cmp	r2, #0
 8002222:	d100      	bne.n	8002226 <USBPD_PE_StateMachine_SNK+0x196>
 8002224:	e0e0      	b.n	80023e8 <__iar_annotation$$branch+0x20>
 8002226:	1e52      	subs	r2, r2, #1
 8002228:	d040      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 800222a:	1e92      	subs	r2, r2, #2
 800222c:	2a01      	cmp	r2, #1
 800222e:	d800      	bhi.n	8002232 <USBPD_PE_StateMachine_SNK+0x1a2>
 8002230:	e323      	b.n	800287a <__iar_annotation$$branch+0x4b2>
 8002232:	1e92      	subs	r2, r2, #2
 8002234:	d100      	bne.n	8002238 <USBPD_PE_StateMachine_SNK+0x1a8>
 8002236:	e1fb      	b.n	8002630 <__iar_annotation$$branch+0x268>
 8002238:	3a0a      	subs	r2, #10
 800223a:	d100      	bne.n	800223e <USBPD_PE_StateMachine_SNK+0x1ae>
 800223c:	e1fd      	b.n	800263a <__iar_annotation$$branch+0x272>
 800223e:	1e52      	subs	r2, r2, #1
 8002240:	d100      	bne.n	8002244 <USBPD_PE_StateMachine_SNK+0x1b4>
 8002242:	e299      	b.n	8002778 <__iar_annotation$$branch+0x3b0>
 8002244:	1e52      	subs	r2, r2, #1
 8002246:	d100      	bne.n	800224a <USBPD_PE_StateMachine_SNK+0x1ba>
 8002248:	e2a3      	b.n	8002792 <__iar_annotation$$branch+0x3ca>
 800224a:	1ed2      	subs	r2, r2, #3
 800224c:	d100      	bne.n	8002250 <USBPD_PE_StateMachine_SNK+0x1c0>
 800224e:	e228      	b.n	80026a2 <__iar_annotation$$branch+0x2da>
 8002250:	1f12      	subs	r2, r2, #4
 8002252:	2a01      	cmp	r2, #1
 8002254:	d92a      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002256:	1e92      	subs	r2, r2, #2
 8002258:	d100      	bne.n	800225c <USBPD_PE_StateMachine_SNK+0x1cc>
 800225a:	e2d2      	b.n	8002802 <__iar_annotation$$branch+0x43a>
 800225c:	1ed2      	subs	r2, r2, #3
 800225e:	d025      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002260:	1e52      	subs	r2, r2, #1
 8002262:	d100      	bne.n	8002266 <USBPD_PE_StateMachine_SNK+0x1d6>
 8002264:	e3c3      	b.n	80029ee <__iar_annotation$$branch+0x626>
 8002266:	1f12      	subs	r2, r2, #4
 8002268:	d100      	bne.n	800226c <USBPD_PE_StateMachine_SNK+0x1dc>
 800226a:	e316      	b.n	800289a <__iar_annotation$$branch+0x4d2>
 800226c:	1f52      	subs	r2, r2, #5
 800226e:	2a02      	cmp	r2, #2
 8002270:	d91c      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002272:	1ed2      	subs	r2, r2, #3
 8002274:	d100      	bne.n	8002278 <USBPD_PE_StateMachine_SNK+0x1e8>
 8002276:	e2f7      	b.n	8002868 <__iar_annotation$$branch+0x4a0>
 8002278:	1e52      	subs	r2, r2, #1
 800227a:	d101      	bne.n	8002280 <__iar_annotation$$branch+0x4>

0800227c <__iar_annotation$$branch>:
 800227c:	f000 fc39 	bl	8002af2 <__iar_annotation$$branch+0x72a>
 8002280:	1e52      	subs	r2, r2, #1
 8002282:	d013      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002284:	1e92      	subs	r2, r2, #2
 8002286:	d101      	bne.n	800228c <__iar_annotation$$branch+0x4>

08002288 <__iar_annotation$$branch>:
 8002288:	f000 fc80 	bl	8002b8c <__iar_annotation$$branch+0x7c4>
 800228c:	1e52      	subs	r2, r2, #1
 800228e:	2a01      	cmp	r2, #1
 8002290:	d90c      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002292:	1e92      	subs	r2, r2, #2
 8002294:	d001      	beq.n	800229a <__iar_annotation$$branch+0x12>
 8002296:	1e92      	subs	r2, r2, #2
 8002298:	2a05      	cmp	r2, #5
 800229a:	d801      	bhi.n	80022a0 <__iar_annotation$$branch+0x4>

0800229c <__iar_annotation$$branch>:
 800229c:	f000 fcbc 	bl	8002c18 <__iar_annotation$$branch+0x850>
 80022a0:	1f92      	subs	r2, r2, #6
 80022a2:	d101      	bne.n	80022a8 <__iar_annotation$$branch+0x4>

080022a4 <__iar_annotation$$branch>:
 80022a4:	f000 fc86 	bl	8002bb4 <__iar_annotation$$branch+0x7ec>
 80022a8:	1e52      	subs	r2, r2, #1
 80022aa:	2a03      	cmp	r2, #3
 80022ac:	d801      	bhi.n	80022b2 <__iar_annotation$$branch+0x4>

080022ae <__iar_annotation$$branch>:
 80022ae:	f000 fcb7 	bl	8002c20 <__iar_annotation$$branch+0x858>
 80022b2:	1f12      	subs	r2, r2, #4
 80022b4:	d100      	bne.n	80022b8 <__iar_annotation$$branch+0xa>
 80022b6:	e0af      	b.n	8002418 <__iar_annotation$$branch+0x50>
 80022b8:	1e92      	subs	r2, r2, #2
 80022ba:	d100      	bne.n	80022be <__iar_annotation$$branch+0x10>
 80022bc:	e221      	b.n	8002702 <__iar_annotation$$branch+0x33a>
 80022be:	1ed2      	subs	r2, r2, #3
 80022c0:	d100      	bne.n	80022c4 <__iar_annotation$$branch+0x16>
 80022c2:	e0c1      	b.n	8002448 <__iar_annotation$$branch+0x80>
 80022c4:	1e52      	subs	r2, r2, #1
 80022c6:	d100      	bne.n	80022ca <__iar_annotation$$branch+0x1c>
 80022c8:	e100      	b.n	80024cc <__iar_annotation$$branch+0x104>
 80022ca:	1e52      	subs	r2, r2, #1
 80022cc:	d100      	bne.n	80022d0 <__iar_annotation$$branch+0x22>
 80022ce:	e10f      	b.n	80024f0 <__iar_annotation$$branch+0x128>
 80022d0:	1e52      	subs	r2, r2, #1
 80022d2:	d100      	bne.n	80022d6 <__iar_annotation$$branch+0x28>
 80022d4:	e128      	b.n	8002528 <__iar_annotation$$branch+0x160>
 80022d6:	1e52      	subs	r2, r2, #1
 80022d8:	d100      	bne.n	80022dc <__iar_annotation$$branch+0x2e>
 80022da:	e178      	b.n	80025ce <__iar_annotation$$branch+0x206>
 80022dc:	1e92      	subs	r2, r2, #2
 80022de:	d0a6      	beq.n	800222e <USBPD_PE_StateMachine_SNK+0x19e>
 80022e0:	1e92      	subs	r2, r2, #2
 80022e2:	d0e3      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 80022e4:	1e52      	subs	r2, r2, #1
 80022e6:	d101      	bne.n	80022ec <__iar_annotation$$branch+0x4>

080022e8 <__iar_annotation$$branch>:
 80022e8:	f000 fbe5 	bl	8002ab6 <__iar_annotation$$branch+0x6ee>
 80022ec:	1f12      	subs	r2, r2, #4
 80022ee:	d100      	bne.n	80022f2 <__iar_annotation$$branch+0xa>
 80022f0:	e26a      	b.n	80027c8 <__iar_annotation$$branch+0x400>
 80022f2:	1ed2      	subs	r2, r2, #3
 80022f4:	d100      	bne.n	80022f8 <__iar_annotation$$branch+0x10>
 80022f6:	e334      	b.n	8002962 <__iar_annotation$$branch+0x59a>
 80022f8:	1f52      	subs	r2, r2, #5
 80022fa:	d100      	bne.n	80022fe <__iar_annotation$$branch+0x16>
 80022fc:	e388      	b.n	8002a10 <__iar_annotation$$branch+0x648>
 80022fe:	1e52      	subs	r2, r2, #1
 8002300:	d100      	bne.n	8002304 <__iar_annotation$$branch+0x1c>
 8002302:	e2ff      	b.n	8002904 <__iar_annotation$$branch+0x53c>
 8002304:	3a09      	subs	r2, #9
 8002306:	2a02      	cmp	r2, #2
 8002308:	d9d0      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 800230a:	1ed2      	subs	r2, r2, #3
 800230c:	d101      	bne.n	8002312 <__iar_annotation$$branch+0x4>

0800230e <__iar_annotation$$branch>:
 800230e:	f000 fc01 	bl	8002b14 <__iar_annotation$$branch+0x74c>
 8002312:	1e52      	subs	r2, r2, #1
 8002314:	d101      	bne.n	800231a <__iar_annotation$$branch+0x4>

08002316 <__iar_annotation$$branch>:
 8002316:	f000 fc0f 	bl	8002b38 <__iar_annotation$$branch+0x770>
 800231a:	1e52      	subs	r2, r2, #1
 800231c:	2a01      	cmp	r2, #1
 800231e:	d9c5      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002320:	3a0d      	subs	r2, #13
 8002322:	d0c3      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002324:	3a12      	subs	r2, #18
 8002326:	d101      	bne.n	800232c <__iar_annotation$$branch+0x4>

08002328 <__iar_annotation$$branch>:
 8002328:	f000 fc92 	bl	8002c50 <__iar_annotation$$branch+0x888>
 800232c:	3a0c      	subs	r2, #12
 800232e:	d067      	beq.n	8002400 <__iar_annotation$$branch+0x38>
 8002330:	1e52      	subs	r2, r2, #1
 8002332:	2a02      	cmp	r2, #2
 8002334:	d9ba      	bls.n	80022ac <__iar_annotation$$branch+0x8>
 8002336:	1f52      	subs	r2, r2, #5
 8002338:	d100      	bne.n	800233c <__iar_annotation$$branch+0x14>
 800233a:	e271      	b.n	8002820 <__iar_annotation$$branch+0x458>
 800233c:	1e52      	subs	r2, r2, #1
 800233e:	d0b5      	beq.n	80022ac <__iar_annotation$$branch+0x8>
 8002340:	1e52      	subs	r2, r2, #1
 8002342:	d100      	bne.n	8002346 <__iar_annotation$$branch+0x1e>
 8002344:	e174      	b.n	8002630 <__iar_annotation$$branch+0x268>
 8002346:	1e52      	subs	r2, r2, #1
 8002348:	d100      	bne.n	800234c <__iar_annotation$$branch+0x24>
 800234a:	e1be      	b.n	80026ca <__iar_annotation$$branch+0x302>
 800234c:	1e52      	subs	r2, r2, #1
 800234e:	2a08      	cmp	r2, #8
 8002350:	d801      	bhi.n	8002356 <__iar_annotation$$branch+0x4>

08002352 <__iar_annotation$$branch>:
 8002352:	f000 fc6a 	bl	8002c2a <__iar_annotation$$branch+0x862>
 8002356:	3a0b      	subs	r2, #11
 8002358:	d101      	bne.n	800235e <__iar_annotation$$branch+0x4>

0800235a <__iar_annotation$$branch>:
 800235a:	f000 fc7f 	bl	8002c5c <__iar_annotation$$branch+0x894>
 800235e:	a903      	add	r1, sp, #12
 8002360:	0028      	movs	r0, r5
 8002362:	f002 f9e3 	bl	800472c <PE_StateMachine_VDM>
 8002366:	0004      	movs	r4, r0
 8002368:	7c6a      	ldrb	r2, [r5, #17]
 800236a:	7ca8      	ldrb	r0, [r5, #18]
 800236c:	4290      	cmp	r0, r2
 800236e:	d008      	beq.n	8002382 <__iar_annotation$$branch+0x28>
 8002370:	74aa      	strb	r2, [r5, #18]
 8002372:	2000      	movs	r0, #0
 8002374:	9000      	str	r0, [sp, #0]
 8002376:	2300      	movs	r3, #0
 8002378:	7c29      	ldrb	r1, [r5, #16]
 800237a:	2004      	movs	r0, #4
 800237c:	4e13      	ldr	r6, [pc, #76]	@ (80023cc <__iar_annotation$$branch+0x4>)
 800237e:	6836      	ldr	r6, [r6, #0]
 8002380:	47b0      	blx	r6
 8002382:	4e12      	ldr	r6, [pc, #72]	@ (80023cc <__iar_annotation$$branch+0x4>)
 8002384:	4668      	mov	r0, sp
 8002386:	7b00      	ldrb	r0, [r0, #12]
 8002388:	2814      	cmp	r0, #20
 800238a:	d101      	bne.n	8002390 <__iar_annotation$$branch+0x4>

0800238c <__iar_annotation$$branch>:
 800238c:	f000 fc73 	bl	8002c76 <__iar_annotation$$branch+0x8ae>
 8002390:	0028      	movs	r0, r5
 8002392:	f7fe fc5b 	bl	8000c4c <PE_Check_AMSConflict>
 8002396:	2815      	cmp	r0, #21
 8002398:	d109      	bne.n	80023ae <__iar_annotation$$branch+0x22>
 800239a:	4668      	mov	r0, sp
 800239c:	7b00      	ldrb	r0, [r0, #12]
 800239e:	2814      	cmp	r0, #20
 80023a0:	d005      	beq.n	80023ae <__iar_annotation$$branch+0x22>
 80023a2:	2014      	movs	r0, #20
 80023a4:	4669      	mov	r1, sp
 80023a6:	7308      	strb	r0, [r1, #12]
 80023a8:	0028      	movs	r0, r5
 80023aa:	f7fe fc08 	bl	8000bbe <PE_Clear_RxEvent>
 80023ae:	7c6a      	ldrb	r2, [r5, #17]
 80023b0:	7ca8      	ldrb	r0, [r5, #18]
 80023b2:	4290      	cmp	r0, r2
 80023b4:	d007      	beq.n	80023c6 <__iar_annotation$$branch+0x3a>
 80023b6:	74aa      	strb	r2, [r5, #18]
 80023b8:	2000      	movs	r0, #0
 80023ba:	9000      	str	r0, [sp, #0]
 80023bc:	2300      	movs	r3, #0
 80023be:	7c29      	ldrb	r1, [r5, #16]
 80023c0:	2004      	movs	r0, #4
 80023c2:	6834      	ldr	r4, [r6, #0]
 80023c4:	47a0      	blx	r4
 80023c6:	2400      	movs	r4, #0

080023c8 <__iar_annotation$$branch>:
 80023c8:	f000 fc74 	bl	8002cb4 <__iar_annotation$$branch+0x8ec>
 80023cc:	20000000 	.word	0x20000000
 80023d0:	fffbffff 	.word	0xfffbffff
 80023d4:	fffdffff 	.word	0xfffdffff
 80023d8:	000081f4 	.word	0x000081f4
 80023dc:	0000801b 	.word	0x0000801b
 80023e0:	2400      	movs	r4, #0
 80023e2:	43e4      	mvns	r4, r4
 80023e4:	0020      	movs	r0, r4
 80023e6:	e6a5      	b.n	8002134 <USBPD_PE_StateMachine_SNK+0xa4>
 80023e8:	6868      	ldr	r0, [r5, #4]
 80023ea:	6801      	ldr	r1, [r0, #0]
 80023ec:	2210      	movs	r2, #16
 80023ee:	4391      	bics	r1, r2
 80023f0:	6001      	str	r1, [r0, #0]
 80023f2:	215f      	movs	r1, #95	@ 0x5f
 80023f4:	7c28      	ldrb	r0, [r5, #16]
 80023f6:	f7fe f977 	bl	80006e8 <USBPD_PE_Notification>
 80023fa:	2400      	movs	r4, #0
 80023fc:	43e4      	mvns	r4, r4
 80023fe:	e7b3      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002400:	6868      	ldr	r0, [r5, #4]
 8002402:	6801      	ldr	r1, [r0, #0]
 8002404:	2210      	movs	r2, #16
 8002406:	4391      	bics	r1, r2
 8002408:	6001      	str	r1, [r0, #0]
 800240a:	68a8      	ldr	r0, [r5, #8]
 800240c:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 800240e:	2900      	cmp	r1, #0
 8002410:	d0f3      	beq.n	80023fa <__iar_annotation$$branch+0x32>
 8002412:	7c28      	ldrb	r0, [r5, #16]
 8002414:	4788      	blx	r1
 8002416:	e7f0      	b.n	80023fa <__iar_annotation$$branch+0x32>
 8002418:	6868      	ldr	r0, [r5, #4]
 800241a:	6801      	ldr	r1, [r0, #0]
 800241c:	2201      	movs	r2, #1
 800241e:	0b0b      	lsrs	r3, r1, #12
 8002420:	4013      	ands	r3, r2
 8002422:	d0a1      	beq.n	8002368 <__iar_annotation$$branch+0xe>
 8002424:	078b      	lsls	r3, r1, #30
 8002426:	0f9b      	lsrs	r3, r3, #30
 8002428:	2b01      	cmp	r3, #1
 800242a:	d101      	bne.n	8002430 <__iar_annotation$$branch+0x68>
 800242c:	2300      	movs	r3, #0
 800242e:	e000      	b.n	8002432 <__iar_annotation$$branch+0x6a>
 8002430:	2320      	movs	r3, #32
 8002432:	2420      	movs	r4, #32
 8002434:	43a1      	bics	r1, r4
 8002436:	430b      	orrs	r3, r1
 8002438:	6003      	str	r3, [r0, #0]
 800243a:	772a      	strb	r2, [r5, #28]
 800243c:	83ef      	strh	r7, [r5, #30]
 800243e:	24fa      	movs	r4, #250	@ 0xfa
 8002440:	0064      	lsls	r4, r4, #1
 8002442:	2043      	movs	r0, #67	@ 0x43
 8002444:	7468      	strb	r0, [r5, #17]
 8002446:	e78f      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002448:	4668      	mov	r0, sp
 800244a:	7b00      	ldrb	r0, [r0, #12]
 800244c:	2811      	cmp	r0, #17
 800244e:	d135      	bne.n	80024bc <__iar_annotation$$branch+0xf4>
 8002450:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002452:	0bc2      	lsrs	r2, r0, #15
 8002454:	d12c      	bne.n	80024b0 <__iar_annotation$$branch+0xe8>
 8002456:	2607      	movs	r6, #7
 8002458:	0b02      	lsrs	r2, r0, #12
 800245a:	4232      	tst	r2, r6
 800245c:	d028      	beq.n	80024b0 <__iar_annotation$$branch+0xe8>
 800245e:	06c2      	lsls	r2, r0, #27
 8002460:	0ed2      	lsrs	r2, r2, #27
 8002462:	2a01      	cmp	r2, #1
 8002464:	d124      	bne.n	80024b0 <__iar_annotation$$branch+0xe8>
 8002466:	2200      	movs	r2, #0
 8002468:	4bc1      	ldr	r3, [pc, #772]	@ (8002770 <__iar_annotation$$branch+0x3a8>)
 800246a:	18eb      	adds	r3, r5, r3
 800246c:	709a      	strb	r2, [r3, #2]
 800246e:	696a      	ldr	r2, [r5, #20]
 8002470:	4311      	orrs	r1, r2
 8002472:	6169      	str	r1, [r5, #20]
 8002474:	0600      	lsls	r0, r0, #24
 8002476:	0f81      	lsrs	r1, r0, #30
 8002478:	4668      	mov	r0, sp
 800247a:	7b40      	ldrb	r0, [r0, #13]
 800247c:	f7fe fcee 	bl	8000e5c <PE_ExtRevisionInteroperability>
 8002480:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002482:	0b00      	lsrs	r0, r0, #12
 8002484:	4006      	ands	r6, r0
 8002486:	00b3      	lsls	r3, r6, #2
 8002488:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 800248a:	1c82      	adds	r2, r0, #2
 800248c:	2104      	movs	r1, #4
 800248e:	7c28      	ldrb	r0, [r5, #16]
 8002490:	68ae      	ldr	r6, [r5, #8]
 8002492:	69b6      	ldr	r6, [r6, #24]
 8002494:	47b0      	blx	r6
 8002496:	2001      	movs	r0, #1
 8002498:	7728      	strb	r0, [r5, #28]
 800249a:	6868      	ldr	r0, [r5, #4]
 800249c:	6801      	ldr	r1, [r0, #0]
 800249e:	2210      	movs	r2, #16
 80024a0:	4391      	bics	r1, r2
 80024a2:	6001      	str	r1, [r0, #0]
 80024a4:	2044      	movs	r0, #68	@ 0x44
 80024a6:	7468      	strb	r0, [r5, #17]
 80024a8:	4668      	mov	r0, sp
 80024aa:	7b00      	ldrb	r0, [r0, #12]
 80024ac:	2814      	cmp	r0, #20
 80024ae:	d005      	beq.n	80024bc <__iar_annotation$$branch+0xf4>
 80024b0:	2014      	movs	r0, #20
 80024b2:	4669      	mov	r1, sp
 80024b4:	7308      	strb	r0, [r1, #12]
 80024b6:	0028      	movs	r0, r5
 80024b8:	f7fe fb81 	bl	8000bbe <PE_Clear_RxEvent>
 80024bc:	8be8      	ldrh	r0, [r5, #30]
 80024be:	03a1      	lsls	r1, r4, #14
 80024c0:	4288      	cmp	r0, r1
 80024c2:	d102      	bne.n	80024ca <__iar_annotation$$branch+0x102>
 80024c4:	200f      	movs	r0, #15
 80024c6:	7468      	strb	r0, [r5, #17]
 80024c8:	2400      	movs	r4, #0
 80024ca:	e74d      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80024cc:	466a      	mov	r2, sp
 80024ce:	0029      	movs	r1, r5
 80024d0:	3118      	adds	r1, #24
 80024d2:	7c28      	ldrb	r0, [r5, #16]
 80024d4:	68ab      	ldr	r3, [r5, #8]
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	4798      	blx	r3
 80024da:	6968      	ldr	r0, [r5, #20]
 80024dc:	2118      	movs	r1, #24
 80024de:	4388      	bics	r0, r1
 80024e0:	9900      	ldr	r1, [sp, #0]
 80024e2:	00c9      	lsls	r1, r1, #3
 80024e4:	2218      	movs	r2, #24
 80024e6:	400a      	ands	r2, r1
 80024e8:	4302      	orrs	r2, r0
 80024ea:	616a      	str	r2, [r5, #20]
 80024ec:	2045      	movs	r0, #69	@ 0x45
 80024ee:	e7ea      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 80024f0:	6968      	ldr	r0, [r5, #20]
 80024f2:	0401      	lsls	r1, r0, #16
 80024f4:	0fc9      	lsrs	r1, r1, #31
 80024f6:	d001      	beq.n	80024fc <__iar_annotation$$branch+0x134>
 80024f8:	2002      	movs	r0, #2
 80024fa:	e000      	b.n	80024fe <__iar_annotation$$branch+0x136>
 80024fc:	2000      	movs	r0, #0
 80024fe:	9002      	str	r0, [sp, #8]
 8002500:	2046      	movs	r0, #70	@ 0x46
 8002502:	9001      	str	r0, [sp, #4]
 8002504:	2001      	movs	r0, #1
 8002506:	9000      	str	r0, [sp, #0]
 8002508:	002b      	movs	r3, r5
 800250a:	3318      	adds	r3, #24
 800250c:	2202      	movs	r2, #2
 800250e:	2100      	movs	r1, #0
 8002510:	0028      	movs	r0, r5
 8002512:	f7ff f95c 	bl	80017ce <PE_Send_DataMessage>
 8002516:	2800      	cmp	r0, #0
 8002518:	d105      	bne.n	8002526 <__iar_annotation$$branch+0x15e>
 800251a:	6968      	ldr	r0, [r5, #20]
 800251c:	4995      	ldr	r1, [pc, #596]	@ (8002774 <__iar_annotation$$branch+0x3ac>)
 800251e:	4001      	ands	r1, r0
 8002520:	6169      	str	r1, [r5, #20]
 8002522:	83ee      	strh	r6, [r5, #30]
 8002524:	241b      	movs	r4, #27
 8002526:	e71f      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002528:	4669      	mov	r1, sp
 800252a:	7b09      	ldrb	r1, [r1, #12]
 800252c:	2911      	cmp	r1, #17
 800252e:	d148      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002530:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 8002532:	4201      	tst	r1, r0
 8002534:	d145      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002536:	20fa      	movs	r0, #250	@ 0xfa
 8002538:	0040      	lsls	r0, r0, #1
 800253a:	261f      	movs	r6, #31
 800253c:	221f      	movs	r2, #31
 800253e:	400a      	ands	r2, r1
 8002540:	1e92      	subs	r2, r2, #2
 8002542:	2a01      	cmp	r2, #1
 8002544:	d917      	bls.n	8002576 <__iar_annotation$$branch+0x1ae>
 8002546:	1e92      	subs	r2, r2, #2
 8002548:	d001      	beq.n	800254e <__iar_annotation$$branch+0x186>
 800254a:	3a08      	subs	r2, #8
 800254c:	d125      	bne.n	800259a <__iar_annotation$$branch+0x1d2>
 800254e:	686a      	ldr	r2, [r5, #4]
 8002550:	6812      	ldr	r2, [r2, #0]
 8002552:	0552      	lsls	r2, r2, #21
 8002554:	0f52      	lsrs	r2, r2, #29
 8002556:	2a03      	cmp	r2, #3
 8002558:	d004      	beq.n	8002564 <__iar_annotation$$branch+0x19c>
 800255a:	2143      	movs	r1, #67	@ 0x43
 800255c:	7469      	strb	r1, [r5, #17]
 800255e:	83ef      	strh	r7, [r5, #30]
 8002560:	0004      	movs	r4, r0
 8002562:	e014      	b.n	800258e <__iar_annotation$$branch+0x1c6>
 8002564:	4031      	ands	r1, r6
 8002566:	290c      	cmp	r1, #12
 8002568:	d101      	bne.n	800256e <__iar_annotation$$branch+0x1a6>
 800256a:	2049      	movs	r0, #73	@ 0x49
 800256c:	e000      	b.n	8002570 <__iar_annotation$$branch+0x1a8>
 800256e:	2003      	movs	r0, #3
 8002570:	7468      	strb	r0, [r5, #17]
 8002572:	2400      	movs	r4, #0
 8002574:	e00b      	b.n	800258e <__iar_annotation$$branch+0x1c6>
 8002576:	83ef      	strh	r7, [r5, #30]
 8002578:	0004      	movs	r4, r0
 800257a:	2104      	movs	r1, #4
 800257c:	0028      	movs	r0, r5
 800257e:	f7ff f846 	bl	800160e <PE_SetPowerNegotiation>
 8002582:	2047      	movs	r0, #71	@ 0x47
 8002584:	7468      	strb	r0, [r5, #17]
 8002586:	4668      	mov	r0, sp
 8002588:	7b00      	ldrb	r0, [r0, #12]
 800258a:	2814      	cmp	r0, #20
 800258c:	d005      	beq.n	800259a <__iar_annotation$$branch+0x1d2>
 800258e:	2014      	movs	r0, #20
 8002590:	4669      	mov	r1, sp
 8002592:	7308      	strb	r0, [r1, #12]
 8002594:	0028      	movs	r0, r5
 8002596:	f7fe fb12 	bl	8000bbe <PE_Clear_RxEvent>
 800259a:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800259c:	4006      	ands	r6, r0
 800259e:	2e02      	cmp	r6, #2
 80025a0:	d009      	beq.n	80025b6 <__iar_annotation$$branch+0x1ee>
 80025a2:	2e03      	cmp	r6, #3
 80025a4:	d009      	beq.n	80025ba <__iar_annotation$$branch+0x1f2>
 80025a6:	2e04      	cmp	r6, #4
 80025a8:	d003      	beq.n	80025b2 <__iar_annotation$$branch+0x1ea>
 80025aa:	2e0c      	cmp	r6, #12
 80025ac:	d109      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 80025ae:	2103      	movs	r1, #3
 80025b0:	e004      	b.n	80025bc <__iar_annotation$$branch+0x1f4>
 80025b2:	2102      	movs	r1, #2
 80025b4:	e002      	b.n	80025bc <__iar_annotation$$branch+0x1f4>
 80025b6:	2104      	movs	r1, #4
 80025b8:	e000      	b.n	80025bc <__iar_annotation$$branch+0x1f4>
 80025ba:	2101      	movs	r1, #1
 80025bc:	7c28      	ldrb	r0, [r5, #16]
 80025be:	f7fe f893 	bl	80006e8 <USBPD_PE_Notification>
 80025c2:	8be8      	ldrh	r0, [r5, #30]
 80025c4:	2180      	movs	r1, #128	@ 0x80
 80025c6:	0209      	lsls	r1, r1, #8
 80025c8:	4288      	cmp	r0, r1
 80025ca:	d1ac      	bne.n	8002526 <__iar_annotation$$branch+0x15e>
 80025cc:	e77a      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 80025ce:	4668      	mov	r0, sp
 80025d0:	7b00      	ldrb	r0, [r0, #12]
 80025d2:	2811      	cmp	r0, #17
 80025d4:	d1f5      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 80025d6:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80025d8:	499f      	ldr	r1, [pc, #636]	@ (8002858 <__iar_annotation$$branch+0x490>)
 80025da:	4001      	ands	r1, r0
 80025dc:	2906      	cmp	r1, #6
 80025de:	d1f0      	bne.n	80025c2 <__iar_annotation$$branch+0x1fa>
 80025e0:	2014      	movs	r0, #20
 80025e2:	4669      	mov	r1, sp
 80025e4:	7308      	strb	r0, [r1, #12]
 80025e6:	0028      	movs	r0, r5
 80025e8:	f7fe fae9 	bl	8000bbe <PE_Clear_RxEvent>
 80025ec:	2103      	movs	r1, #3
 80025ee:	0028      	movs	r0, r5
 80025f0:	f7ff f80d 	bl	800160e <PE_SetPowerNegotiation>
 80025f4:	2110      	movs	r1, #16
 80025f6:	7c28      	ldrb	r0, [r5, #16]
 80025f8:	f7fe f876 	bl	80006e8 <USBPD_PE_Notification>
 80025fc:	6868      	ldr	r0, [r5, #4]
 80025fe:	6800      	ldr	r0, [r0, #0]
 8002600:	0401      	lsls	r1, r0, #16
 8002602:	0fc9      	lsrs	r1, r1, #31
 8002604:	d002      	beq.n	800260c <__iar_annotation$$branch+0x244>
 8002606:	6828      	ldr	r0, [r5, #0]
 8002608:	6801      	ldr	r1, [r0, #0]
 800260a:	e000      	b.n	800260e <__iar_annotation$$branch+0x246>
 800260c:	2101      	movs	r1, #1
 800260e:	4668      	mov	r0, sp
 8002610:	7b40      	ldrb	r0, [r0, #13]
 8002612:	f003 f9fb 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8002616:	2000      	movs	r0, #0
 8002618:	84a8      	strh	r0, [r5, #36]	@ 0x24
 800261a:	2003      	movs	r0, #3
 800261c:	6969      	ldr	r1, [r5, #20]
 800261e:	08c9      	lsrs	r1, r1, #3
 8002620:	4001      	ands	r1, r0
 8002622:	2903      	cmp	r1, #3
 8002624:	d101      	bne.n	800262a <__iar_annotation$$branch+0x262>
 8002626:	498d      	ldr	r1, [pc, #564]	@ (800285c <__iar_annotation$$branch+0x494>)
 8002628:	84a9      	strh	r1, [r5, #36]	@ 0x24
 800262a:	7468      	strb	r0, [r5, #17]
 800262c:	2400      	movs	r4, #0
 800262e:	e7c8      	b.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002630:	a903      	add	r1, sp, #12
 8002632:	0028      	movs	r0, r5
 8002634:	f001 fbac 	bl	8003d90 <PE_StateMachine_VDMCable>
 8002638:	e695      	b.n	8002366 <__iar_annotation$$branch+0xc>
 800263a:	2601      	movs	r6, #1
 800263c:	6868      	ldr	r0, [r5, #4]
 800263e:	6800      	ldr	r0, [r0, #0]
 8002640:	0bc0      	lsrs	r0, r0, #15
 8002642:	4030      	ands	r0, r6
 8002644:	d006      	beq.n	8002654 <__iar_annotation$$branch+0x28c>
 8002646:	68a8      	ldr	r0, [r5, #8]
 8002648:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 800264a:	2a00      	cmp	r2, #0
 800264c:	d002      	beq.n	8002654 <__iar_annotation$$branch+0x28c>
 800264e:	2100      	movs	r1, #0
 8002650:	7c28      	ldrb	r0, [r5, #16]
 8002652:	4790      	blx	r2
 8002654:	6868      	ldr	r0, [r5, #4]
 8002656:	6801      	ldr	r1, [r0, #0]
 8002658:	2210      	movs	r2, #16
 800265a:	4391      	bics	r1, r2
 800265c:	6001      	str	r1, [r0, #0]
 800265e:	2101      	movs	r1, #1
 8002660:	0028      	movs	r0, r5
 8002662:	f7fe ffd4 	bl	800160e <PE_SetPowerNegotiation>
 8002666:	4842      	ldr	r0, [pc, #264]	@ (8002770 <__iar_annotation$$branch+0x3a8>)
 8002668:	1829      	adds	r1, r5, r0
 800266a:	7888      	ldrb	r0, [r1, #2]
 800266c:	2803      	cmp	r0, #3
 800266e:	d309      	bcc.n	8002684 <__iar_annotation$$branch+0x2bc>
 8002670:	6968      	ldr	r0, [r5, #20]
 8002672:	0880      	lsrs	r0, r0, #2
 8002674:	4006      	ands	r6, r0
 8002676:	d003      	beq.n	8002680 <__iar_annotation$$branch+0x2b8>
 8002678:	68a8      	ldr	r0, [r5, #8]
 800267a:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 800267c:	2800      	cmp	r0, #0
 800267e:	d171      	bne.n	8002764 <__iar_annotation$$branch+0x39c>
 8002680:	2000      	movs	r0, #0
 8002682:	e6df      	b.n	8002444 <__iar_annotation$$branch+0x7c>
 8002684:	1c40      	adds	r0, r0, #1
 8002686:	7088      	strb	r0, [r1, #2]
 8002688:	2105      	movs	r1, #5
 800268a:	0028      	movs	r0, r5
 800268c:	f7fe fa32 	bl	8000af4 <PE_Send_RESET>
 8002690:	4873      	ldr	r0, [pc, #460]	@ (8002860 <__iar_annotation$$branch+0x498>)
 8002692:	83e8      	strh	r0, [r5, #30]
 8002694:	2201      	movs	r2, #1
 8002696:	2101      	movs	r1, #1
 8002698:	0028      	movs	r0, r5
 800269a:	f7fe ffaf 	bl	80015fc <PE_CallHardResetCallback>
 800269e:	209b      	movs	r0, #155	@ 0x9b
 80026a0:	e711      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 80026a2:	6868      	ldr	r0, [r5, #4]
 80026a4:	6800      	ldr	r0, [r0, #0]
 80026a6:	0401      	lsls	r1, r0, #16
 80026a8:	0fc9      	lsrs	r1, r1, #31
 80026aa:	d006      	beq.n	80026ba <__iar_annotation$$branch+0x2f2>
 80026ac:	68a8      	ldr	r0, [r5, #8]
 80026ae:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80026b0:	2a00      	cmp	r2, #0
 80026b2:	d002      	beq.n	80026ba <__iar_annotation$$branch+0x2f2>
 80026b4:	2100      	movs	r1, #0
 80026b6:	7c28      	ldrb	r0, [r5, #16]
 80026b8:	4790      	blx	r2
 80026ba:	2200      	movs	r2, #0
 80026bc:	2101      	movs	r1, #1
 80026be:	0028      	movs	r0, r5
 80026c0:	f7fe ff9c 	bl	80015fc <PE_CallHardResetCallback>
 80026c4:	4866      	ldr	r0, [pc, #408]	@ (8002860 <__iar_annotation$$branch+0x498>)
 80026c6:	83e8      	strh	r0, [r5, #30]
 80026c8:	e7e9      	b.n	800269e <__iar_annotation$$branch+0x2d6>
 80026ca:	2100      	movs	r1, #0
 80026cc:	4668      	mov	r0, sp
 80026ce:	7b40      	ldrb	r0, [r0, #13]
 80026d0:	68aa      	ldr	r2, [r5, #8]
 80026d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80026d4:	4790      	blx	r2
 80026d6:	2801      	cmp	r0, #1
 80026d8:	d10d      	bne.n	80026f6 <__iar_annotation$$branch+0x32e>
 80026da:	4862      	ldr	r0, [pc, #392]	@ (8002864 <__iar_annotation$$branch+0x49c>)
 80026dc:	83e8      	strh	r0, [r5, #30]
 80026de:	2169      	movs	r1, #105	@ 0x69
 80026e0:	4668      	mov	r0, sp
 80026e2:	7b40      	ldrb	r0, [r0, #13]
 80026e4:	f7fe f800 	bl	80006e8 <USBPD_PE_Notification>
 80026e8:	2040      	movs	r0, #64	@ 0x40
 80026ea:	7468      	strb	r0, [r5, #17]
 80026ec:	2400      	movs	r4, #0
 80026ee:	2113      	movs	r1, #19
 80026f0:	7c28      	ldrb	r0, [r5, #16]
 80026f2:	f7fd fff9 	bl	80006e8 <USBPD_PE_Notification>
 80026f6:	8be8      	ldrh	r0, [r5, #30]
 80026f8:	2180      	movs	r1, #128	@ 0x80
 80026fa:	0209      	lsls	r1, r1, #8
 80026fc:	4288      	cmp	r0, r1
 80026fe:	d135      	bne.n	800276c <__iar_annotation$$branch+0x3a4>
 8002700:	e01e      	b.n	8002740 <__iar_annotation$$branch+0x378>
 8002702:	2101      	movs	r1, #1
 8002704:	4668      	mov	r0, sp
 8002706:	7b40      	ldrb	r0, [r0, #13]
 8002708:	68aa      	ldr	r2, [r5, #8]
 800270a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800270c:	4790      	blx	r2
 800270e:	2801      	cmp	r0, #1
 8002710:	d111      	bne.n	8002736 <__iar_annotation$$branch+0x36e>
 8002712:	0028      	movs	r0, r5
 8002714:	f7fe fb01 	bl	8000d1a <PE_Reset_HardReset>
 8002718:	2205      	movs	r2, #5
 800271a:	2100      	movs	r1, #0
 800271c:	0028      	movs	r0, r5
 800271e:	f7fe ff6d 	bl	80015fc <PE_CallHardResetCallback>
 8002722:	2168      	movs	r1, #104	@ 0x68
 8002724:	4668      	mov	r0, sp
 8002726:	7b40      	ldrb	r0, [r0, #13]
 8002728:	f7fd ffde 	bl	80006e8 <USBPD_PE_Notification>
 800272c:	83ef      	strh	r7, [r5, #30]
 800272e:	24fa      	movs	r4, #250	@ 0xfa
 8002730:	0064      	lsls	r4, r4, #1
 8002732:	2043      	movs	r0, #67	@ 0x43
 8002734:	7468      	strb	r0, [r5, #17]
 8002736:	8be8      	ldrh	r0, [r5, #30]
 8002738:	2180      	movs	r1, #128	@ 0x80
 800273a:	0209      	lsls	r1, r1, #8
 800273c:	4288      	cmp	r0, r1
 800273e:	d115      	bne.n	800276c <__iar_annotation$$branch+0x3a4>
 8002740:	2206      	movs	r2, #6
 8002742:	2100      	movs	r1, #0
 8002744:	0028      	movs	r0, r5
 8002746:	f7fe ff59 	bl	80015fc <PE_CallHardResetCallback>
 800274a:	4809      	ldr	r0, [pc, #36]	@ (8002770 <__iar_annotation$$branch+0x3a8>)
 800274c:	1828      	adds	r0, r5, r0
 800274e:	7880      	ldrb	r0, [r0, #2]
 8002750:	2803      	cmp	r0, #3
 8002752:	d200      	bcs.n	8002756 <__iar_annotation$$branch+0x38e>
 8002754:	e6b6      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 8002756:	6968      	ldr	r0, [r5, #20]
 8002758:	0741      	lsls	r1, r0, #29
 800275a:	0fc9      	lsrs	r1, r1, #31
 800275c:	d004      	beq.n	8002768 <__iar_annotation$$branch+0x3a0>
 800275e:	68a8      	ldr	r0, [r5, #8]
 8002760:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002762:	2800      	cmp	r0, #0
 8002764:	d000      	beq.n	8002768 <__iar_annotation$$branch+0x3a0>
 8002766:	e0fa      	b.n	800295e <__iar_annotation$$branch+0x596>
 8002768:	2400      	movs	r4, #0
 800276a:	746c      	strb	r4, [r5, #17]
 800276c:	e5fc      	b.n	8002368 <__iar_annotation$$branch+0xe>
 800276e:	bf00      	nop
 8002770:	0000025e 	.word	0x0000025e
 8002774:	ffff7fff 	.word	0xffff7fff
 8002778:	2000      	movs	r0, #0
 800277a:	9000      	str	r0, [sp, #0]
 800277c:	2303      	movs	r3, #3
 800277e:	2203      	movs	r2, #3
 8002780:	2100      	movs	r1, #0
 8002782:	0028      	movs	r0, r5
 8002784:	f7fe fff8 	bl	8001778 <PE_Send_CtrlMessage>
 8002788:	2800      	cmp	r0, #0
 800278a:	d1ef      	bne.n	800276c <__iar_annotation$$branch+0x3a4>
 800278c:	2001      	movs	r0, #1
 800278e:	7728      	strb	r0, [r5, #28]
 8002790:	e654      	b.n	800243c <__iar_annotation$$branch+0x74>
 8002792:	6868      	ldr	r0, [r5, #4]
 8002794:	6800      	ldr	r0, [r0, #0]
 8002796:	0540      	lsls	r0, r0, #21
 8002798:	0f40      	lsrs	r0, r0, #29
 800279a:	2804      	cmp	r0, #4
 800279c:	d100      	bne.n	80027a0 <__iar_annotation$$branch+0x3d8>
 800279e:	e691      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 80027a0:	2000      	movs	r0, #0
 80027a2:	9000      	str	r0, [sp, #0]
 80027a4:	2350      	movs	r3, #80	@ 0x50
 80027a6:	220d      	movs	r2, #13
 80027a8:	2031      	movs	r0, #49	@ 0x31
 80027aa:	5c29      	ldrb	r1, [r5, r0]
 80027ac:	0028      	movs	r0, r5
 80027ae:	f7fe ffe3 	bl	8001778 <PE_Send_CtrlMessage>
 80027b2:	2800      	cmp	r0, #0
 80027b4:	d107      	bne.n	80027c6 <__iar_annotation$$branch+0x3fe>
 80027b6:	2003      	movs	r0, #3
 80027b8:	7728      	strb	r0, [r5, #28]
 80027ba:	83ee      	strh	r6, [r5, #30]
 80027bc:	241b      	movs	r4, #27
 80027be:	2130      	movs	r1, #48	@ 0x30
 80027c0:	7c28      	ldrb	r0, [r5, #16]
 80027c2:	f7fd ff91 	bl	80006e8 <USBPD_PE_Notification>
 80027c6:	e5cf      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80027c8:	4668      	mov	r0, sp
 80027ca:	7b00      	ldrb	r0, [r0, #12]
 80027cc:	2814      	cmp	r0, #20
 80027ce:	d017      	beq.n	8002800 <__iar_annotation$$branch+0x438>
 80027d0:	2030      	movs	r0, #48	@ 0x30
 80027d2:	5c28      	ldrb	r0, [r5, r0]
 80027d4:	2131      	movs	r1, #49	@ 0x31
 80027d6:	5c69      	ldrb	r1, [r5, r1]
 80027d8:	4288      	cmp	r0, r1
 80027da:	d111      	bne.n	8002800 <__iar_annotation$$branch+0x438>
 80027dc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80027de:	491e      	ldr	r1, [pc, #120]	@ (8002858 <__iar_annotation$$branch+0x490>)
 80027e0:	4001      	ands	r1, r0
 80027e2:	2903      	cmp	r1, #3
 80027e4:	d10c      	bne.n	8002800 <__iar_annotation$$branch+0x438>
 80027e6:	2001      	movs	r0, #1
 80027e8:	7728      	strb	r0, [r5, #28]
 80027ea:	83ef      	strh	r7, [r5, #30]
 80027ec:	24fa      	movs	r4, #250	@ 0xfa
 80027ee:	0064      	lsls	r4, r4, #1
 80027f0:	2043      	movs	r0, #67	@ 0x43
 80027f2:	7468      	strb	r0, [r5, #17]
 80027f4:	2014      	movs	r0, #20
 80027f6:	4669      	mov	r1, sp
 80027f8:	7308      	strb	r0, [r1, #12]
 80027fa:	0028      	movs	r0, r5
 80027fc:	f7fe f9df 	bl	8000bbe <PE_Clear_RxEvent>
 8002800:	e6df      	b.n	80025c2 <__iar_annotation$$branch+0x1fa>
 8002802:	9400      	str	r4, [sp, #0]
 8002804:	2343      	movs	r3, #67	@ 0x43
 8002806:	2207      	movs	r2, #7
 8002808:	2100      	movs	r1, #0
 800280a:	0028      	movs	r0, r5
 800280c:	f7fe ffb4 	bl	8001778 <PE_Send_CtrlMessage>
 8002810:	2800      	cmp	r0, #0
 8002812:	d11f      	bne.n	8002854 <__iar_annotation$$branch+0x48c>
 8002814:	2006      	movs	r0, #6
 8002816:	7728      	strb	r0, [r5, #28]
 8002818:	83ee      	strh	r6, [r5, #30]
 800281a:	241b      	movs	r4, #27
 800281c:	210b      	movs	r1, #11
 800281e:	e7cf      	b.n	80027c0 <__iar_annotation$$branch+0x3f8>
 8002820:	4668      	mov	r0, sp
 8002822:	7b00      	ldrb	r0, [r0, #12]
 8002824:	2811      	cmp	r0, #17
 8002826:	d115      	bne.n	8002854 <__iar_annotation$$branch+0x48c>
 8002828:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800282a:	490b      	ldr	r1, [pc, #44]	@ (8002858 <__iar_annotation$$branch+0x490>)
 800282c:	4001      	ands	r1, r0
 800282e:	2906      	cmp	r1, #6
 8002830:	d110      	bne.n	8002854 <__iar_annotation$$branch+0x48c>
 8002832:	212c      	movs	r1, #44	@ 0x2c
 8002834:	7c28      	ldrb	r0, [r5, #16]
 8002836:	f7fd ff57 	bl	80006e8 <USBPD_PE_Notification>
 800283a:	2003      	movs	r0, #3
 800283c:	7468      	strb	r0, [r5, #17]
 800283e:	2400      	movs	r4, #0
 8002840:	4668      	mov	r0, sp
 8002842:	7b00      	ldrb	r0, [r0, #12]
 8002844:	2814      	cmp	r0, #20
 8002846:	d005      	beq.n	8002854 <__iar_annotation$$branch+0x48c>
 8002848:	2014      	movs	r0, #20
 800284a:	4669      	mov	r1, sp
 800284c:	7308      	strb	r0, [r1, #12]
 800284e:	0028      	movs	r0, r5
 8002850:	f7fe f9b5 	bl	8000bbe <PE_Clear_RxEvent>
 8002854:	e588      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002856:	bf00      	nop
 8002858:	0000f01f 	.word	0x0000f01f
 800285c:	0000a328 	.word	0x0000a328
 8002860:	000083e8 	.word	0x000083e8
 8002864:	000088e3 	.word	0x000088e3
 8002868:	2000      	movs	r0, #0
 800286a:	9000      	str	r0, [sp, #0]
 800286c:	2303      	movs	r3, #3
 800286e:	2204      	movs	r2, #4
 8002870:	2100      	movs	r1, #0
 8002872:	0028      	movs	r0, r5
 8002874:	f7fe ff80 	bl	8001778 <PE_Send_CtrlMessage>
 8002878:	e576      	b.n	8002368 <__iar_annotation$$branch+0xe>
 800287a:	4668      	mov	r0, sp
 800287c:	7800      	ldrb	r0, [r0, #0]
 800287e:	2804      	cmp	r0, #4
 8002880:	d006      	beq.n	8002890 <__iar_annotation$$branch+0x4c8>
 8002882:	2000      	movs	r0, #0
 8002884:	7728      	strb	r0, [r5, #28]
 8002886:	7469      	strb	r1, [r5, #17]
 8002888:	2120      	movs	r1, #32
 800288a:	7c28      	ldrb	r0, [r5, #16]
 800288c:	f7fd ff2c 	bl	80006e8 <USBPD_PE_Notification>
 8002890:	a903      	add	r1, sp, #12
 8002892:	0028      	movs	r0, r5
 8002894:	f000 fa1a 	bl	8002ccc <PE_StateMachine_SNK_ReadyWait>
 8002898:	e565      	b.n	8002366 <__iar_annotation$$branch+0xc>
 800289a:	68a8      	ldr	r0, [r5, #8]
 800289c:	6881      	ldr	r1, [r0, #8]
 800289e:	2900      	cmp	r1, #0
 80028a0:	d02e      	beq.n	8002900 <__iar_annotation$$branch+0x538>
 80028a2:	4668      	mov	r0, sp
 80028a4:	7b40      	ldrb	r0, [r0, #13]
 80028a6:	4788      	blx	r1
 80028a8:	280a      	cmp	r0, #10
 80028aa:	d002      	beq.n	80028b2 <__iar_annotation$$branch+0x4ea>
 80028ac:	280d      	cmp	r0, #13
 80028ae:	d022      	beq.n	80028f6 <__iar_annotation$$branch+0x52e>
 80028b0:	e026      	b.n	8002900 <__iar_annotation$$branch+0x538>
 80028b2:	2201      	movs	r2, #1
 80028b4:	2100      	movs	r1, #0
 80028b6:	7c28      	ldrb	r0, [r5, #16]
 80028b8:	68ab      	ldr	r3, [r5, #8]
 80028ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028bc:	4798      	blx	r3
 80028be:	2000      	movs	r0, #0
 80028c0:	9000      	str	r0, [sp, #0]
 80028c2:	2359      	movs	r3, #89	@ 0x59
 80028c4:	2203      	movs	r2, #3
 80028c6:	2100      	movs	r1, #0
 80028c8:	0028      	movs	r0, r5
 80028ca:	f7fe ff55 	bl	8001778 <PE_Send_CtrlMessage>
 80028ce:	2800      	cmp	r0, #0
 80028d0:	d110      	bne.n	80028f4 <__iar_annotation$$branch+0x52c>
 80028d2:	2008      	movs	r0, #8
 80028d4:	7728      	strb	r0, [r5, #28]
 80028d6:	6868      	ldr	r0, [r5, #4]
 80028d8:	6801      	ldr	r1, [r0, #0]
 80028da:	2210      	movs	r2, #16
 80028dc:	430a      	orrs	r2, r1
 80028de:	6002      	str	r2, [r0, #0]
 80028e0:	2206      	movs	r2, #6
 80028e2:	2100      	movs	r1, #0
 80028e4:	7c28      	ldrb	r0, [r5, #16]
 80028e6:	68ab      	ldr	r3, [r5, #8]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ea:	4798      	blx	r3
 80028ec:	48b0      	ldr	r0, [pc, #704]	@ (8002bb0 <__iar_annotation$$branch+0x7e8>)
 80028ee:	83e8      	strh	r0, [r5, #30]
 80028f0:	24e1      	movs	r4, #225	@ 0xe1
 80028f2:	00a4      	lsls	r4, r4, #2
 80028f4:	e538      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80028f6:	2000      	movs	r0, #0
 80028f8:	9000      	str	r0, [sp, #0]
 80028fa:	2303      	movs	r3, #3
 80028fc:	220c      	movs	r2, #12
 80028fe:	e7b7      	b.n	8002870 <__iar_annotation$$branch+0x4a8>
 8002900:	202a      	movs	r0, #42	@ 0x2a
 8002902:	e5e0      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 8002904:	4668      	mov	r0, sp
 8002906:	7b00      	ldrb	r0, [r0, #12]
 8002908:	2811      	cmp	r0, #17
 800290a:	d119      	bne.n	8002940 <__iar_annotation$$branch+0x578>
 800290c:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 800290e:	49c1      	ldr	r1, [pc, #772]	@ (8002c14 <__iar_annotation$$branch+0x84c>)
 8002910:	4001      	ands	r1, r0
 8002912:	2906      	cmp	r1, #6
 8002914:	d114      	bne.n	8002940 <__iar_annotation$$branch+0x578>
 8002916:	7f28      	ldrb	r0, [r5, #28]
 8002918:	2809      	cmp	r0, #9
 800291a:	d005      	beq.n	8002928 <__iar_annotation$$branch+0x560>
 800291c:	2209      	movs	r2, #9
 800291e:	2100      	movs	r1, #0
 8002920:	7c28      	ldrb	r0, [r5, #16]
 8002922:	68ab      	ldr	r3, [r5, #8]
 8002924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002926:	4798      	blx	r3
 8002928:	2053      	movs	r0, #83	@ 0x53
 800292a:	7468      	strb	r0, [r5, #17]
 800292c:	4668      	mov	r0, sp
 800292e:	7b00      	ldrb	r0, [r0, #12]
 8002930:	2814      	cmp	r0, #20
 8002932:	d005      	beq.n	8002940 <__iar_annotation$$branch+0x578>
 8002934:	2014      	movs	r0, #20
 8002936:	4669      	mov	r1, sp
 8002938:	7308      	strb	r0, [r1, #12]
 800293a:	0028      	movs	r0, r5
 800293c:	f7fe f93f 	bl	8000bbe <PE_Clear_RxEvent>
 8002940:	8be8      	ldrh	r0, [r5, #30]
 8002942:	03a1      	lsls	r1, r4, #14
 8002944:	4288      	cmp	r0, r1
 8002946:	d1d5      	bne.n	80028f4 <__iar_annotation$$branch+0x52c>
 8002948:	220f      	movs	r2, #15
 800294a:	2100      	movs	r1, #0
 800294c:	7c28      	ldrb	r0, [r5, #16]
 800294e:	68ab      	ldr	r3, [r5, #8]
 8002950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002952:	4798      	blx	r3
 8002954:	68a8      	ldr	r0, [r5, #8]
 8002956:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8002958:	2800      	cmp	r0, #0
 800295a:	d100      	bne.n	800295e <__iar_annotation$$branch+0x596>
 800295c:	e5b2      	b.n	80024c4 <__iar_annotation$$branch+0xfc>
 800295e:	2092      	movs	r0, #146	@ 0x92
 8002960:	e5b1      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 8002962:	0028      	movs	r0, r5
 8002964:	f7fe fe53 	bl	800160e <PE_SetPowerNegotiation>
 8002968:	220a      	movs	r2, #10
 800296a:	2100      	movs	r1, #0
 800296c:	7c28      	ldrb	r0, [r5, #16]
 800296e:	68ab      	ldr	r3, [r5, #8]
 8002970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002972:	4798      	blx	r3
 8002974:	6868      	ldr	r0, [r5, #4]
 8002976:	7800      	ldrb	r0, [r0, #0]
 8002978:	0780      	lsls	r0, r0, #30
 800297a:	0f80      	lsrs	r0, r0, #30
 800297c:	2802      	cmp	r0, #2
 800297e:	d102      	bne.n	8002986 <__iar_annotation$$branch+0x5be>
 8002980:	7c28      	ldrb	r0, [r5, #16]
 8002982:	f003 f820 	bl	80059c6 <USBPD_PRL_SRCSetSinkNG>
 8002986:	2101      	movs	r1, #1
 8002988:	0028      	movs	r0, r5
 800298a:	f7fe f8d3 	bl	8000b34 <PE_ChangePowerRole>
 800298e:	7f28      	ldrb	r0, [r5, #28]
 8002990:	2809      	cmp	r0, #9
 8002992:	d005      	beq.n	80029a0 <__iar_annotation$$branch+0x5d8>
 8002994:	220b      	movs	r2, #11
 8002996:	2101      	movs	r1, #1
 8002998:	7c28      	ldrb	r0, [r5, #16]
 800299a:	68ab      	ldr	r3, [r5, #8]
 800299c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299e:	4798      	blx	r3
 80029a0:	2000      	movs	r0, #0
 80029a2:	9000      	str	r0, [sp, #0]
 80029a4:	235b      	movs	r3, #91	@ 0x5b
 80029a6:	2206      	movs	r2, #6
 80029a8:	2100      	movs	r1, #0
 80029aa:	0028      	movs	r0, r5
 80029ac:	f7fe fee4 	bl	8001778 <PE_Send_CtrlMessage>
 80029b0:	2800      	cmp	r0, #0
 80029b2:	d108      	bne.n	80029c6 <__iar_annotation$$branch+0x5fe>
 80029b4:	220c      	movs	r2, #12
 80029b6:	2100      	movs	r1, #0
 80029b8:	7c28      	ldrb	r0, [r5, #16]
 80029ba:	68ab      	ldr	r3, [r5, #8]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029be:	4798      	blx	r3
 80029c0:	48c1      	ldr	r0, [pc, #772]	@ (8002cc8 <.text_3>)
 80029c2:	83e8      	strh	r0, [r5, #30]
 80029c4:	2414      	movs	r4, #20
 80029c6:	7c68      	ldrb	r0, [r5, #17]
 80029c8:	285b      	cmp	r0, #91	@ 0x5b
 80029ca:	d00f      	beq.n	80029ec <__iar_annotation$$branch+0x624>
 80029cc:	2100      	movs	r1, #0
 80029ce:	0028      	movs	r0, r5
 80029d0:	f7fe f8b0 	bl	8000b34 <PE_ChangePowerRole>
 80029d4:	2206      	movs	r2, #6
 80029d6:	2101      	movs	r1, #1
 80029d8:	7c28      	ldrb	r0, [r5, #16]
 80029da:	68ab      	ldr	r3, [r5, #8]
 80029dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029de:	4798      	blx	r3
 80029e0:	2207      	movs	r2, #7
 80029e2:	2100      	movs	r1, #0
 80029e4:	7c28      	ldrb	r0, [r5, #16]
 80029e6:	68ab      	ldr	r3, [r5, #8]
 80029e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ea:	4798      	blx	r3
 80029ec:	e4bc      	b.n	8002368 <__iar_annotation$$branch+0xe>
 80029ee:	9400      	str	r4, [sp, #0]
 80029f0:	2358      	movs	r3, #88	@ 0x58
 80029f2:	220a      	movs	r2, #10
 80029f4:	2100      	movs	r1, #0
 80029f6:	0028      	movs	r0, r5
 80029f8:	f7fe febe 	bl	8001778 <PE_Send_CtrlMessage>
 80029fc:	2800      	cmp	r0, #0
 80029fe:	d105      	bne.n	8002a0c <__iar_annotation$$branch+0x644>
 8002a00:	2008      	movs	r0, #8
 8002a02:	7728      	strb	r0, [r5, #28]
 8002a04:	83ee      	strh	r6, [r5, #30]
 8002a06:	241b      	movs	r4, #27
 8002a08:	2202      	movs	r2, #2
 8002a0a:	e7ea      	b.n	80029e2 <__iar_annotation$$branch+0x61a>
 8002a0c:	220f      	movs	r2, #15
 8002a0e:	e7e8      	b.n	80029e2 <__iar_annotation$$branch+0x61a>
 8002a10:	4669      	mov	r1, sp
 8002a12:	7b09      	ldrb	r1, [r1, #12]
 8002a14:	2911      	cmp	r1, #17
 8002a16:	d10c      	bne.n	8002a32 <__iar_annotation$$branch+0x66a>
 8002a18:	8ea9      	ldrh	r1, [r5, #52]	@ 0x34
 8002a1a:	4201      	tst	r1, r0
 8002a1c:	d109      	bne.n	8002a32 <__iar_annotation$$branch+0x66a>
 8002a1e:	06c8      	lsls	r0, r1, #27
 8002a20:	0ec0      	lsrs	r0, r0, #27
 8002a22:	2803      	cmp	r0, #3
 8002a24:	d006      	beq.n	8002a34 <__iar_annotation$$branch+0x66c>
 8002a26:	2804      	cmp	r0, #4
 8002a28:	d02d      	beq.n	8002a86 <__iar_annotation$$branch+0x6be>
 8002a2a:	280c      	cmp	r0, #12
 8002a2c:	d029      	beq.n	8002a82 <__iar_annotation$$branch+0x6ba>
 8002a2e:	2810      	cmp	r0, #16
 8002a30:	d032      	beq.n	8002a98 <__iar_annotation$$branch+0x6d0>
 8002a32:	e0a5      	b.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002a34:	6868      	ldr	r0, [r5, #4]
 8002a36:	6801      	ldr	r1, [r0, #0]
 8002a38:	2210      	movs	r2, #16
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	6002      	str	r2, [r0, #0]
 8002a3e:	485c      	ldr	r0, [pc, #368]	@ (8002bb0 <__iar_annotation$$branch+0x7e8>)
 8002a40:	83e8      	strh	r0, [r5, #30]
 8002a42:	24e1      	movs	r4, #225	@ 0xe1
 8002a44:	00a4      	lsls	r4, r4, #2
 8002a46:	7f28      	ldrb	r0, [r5, #28]
 8002a48:	2809      	cmp	r0, #9
 8002a4a:	d005      	beq.n	8002a58 <__iar_annotation$$branch+0x690>
 8002a4c:	2206      	movs	r2, #6
 8002a4e:	2100      	movs	r1, #0
 8002a50:	7c28      	ldrb	r0, [r5, #16]
 8002a52:	68ab      	ldr	r3, [r5, #8]
 8002a54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a56:	4798      	blx	r3
 8002a58:	2104      	movs	r1, #4
 8002a5a:	0028      	movs	r0, r5
 8002a5c:	f7fe fdd7 	bl	800160e <PE_SetPowerNegotiation>
 8002a60:	213a      	movs	r1, #58	@ 0x3a
 8002a62:	7c28      	ldrb	r0, [r5, #16]
 8002a64:	f7fd fe40 	bl	80006e8 <USBPD_PE_Notification>
 8002a68:	4668      	mov	r0, sp
 8002a6a:	7b00      	ldrb	r0, [r0, #12]
 8002a6c:	2814      	cmp	r0, #20
 8002a6e:	d005      	beq.n	8002a7c <__iar_annotation$$branch+0x6b4>
 8002a70:	2014      	movs	r0, #20
 8002a72:	4669      	mov	r1, sp
 8002a74:	7308      	strb	r0, [r1, #12]
 8002a76:	0028      	movs	r0, r5
 8002a78:	f7fe f8a1 	bl	8000bbe <PE_Clear_RxEvent>
 8002a7c:	2059      	movs	r0, #89	@ 0x59
 8002a7e:	7468      	strb	r0, [r5, #17]
 8002a80:	e07e      	b.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002a82:	213b      	movs	r1, #59	@ 0x3b
 8002a84:	e000      	b.n	8002a88 <__iar_annotation$$branch+0x6c0>
 8002a86:	2116      	movs	r1, #22
 8002a88:	7c28      	ldrb	r0, [r5, #16]
 8002a8a:	f7fd fe2d 	bl	80006e8 <USBPD_PE_Notification>
 8002a8e:	4668      	mov	r0, sp
 8002a90:	7b00      	ldrb	r0, [r0, #12]
 8002a92:	2814      	cmp	r0, #20
 8002a94:	d108      	bne.n	8002aa8 <__iar_annotation$$branch+0x6e0>
 8002a96:	e070      	b.n	8002b7a <__iar_annotation$$branch+0x7b2>
 8002a98:	2117      	movs	r1, #23
 8002a9a:	7c28      	ldrb	r0, [r5, #16]
 8002a9c:	f7fd fe24 	bl	80006e8 <USBPD_PE_Notification>
 8002aa0:	4668      	mov	r0, sp
 8002aa2:	7b00      	ldrb	r0, [r0, #12]
 8002aa4:	2814      	cmp	r0, #20
 8002aa6:	d068      	beq.n	8002b7a <__iar_annotation$$branch+0x7b2>
 8002aa8:	2014      	movs	r0, #20
 8002aaa:	4669      	mov	r1, sp
 8002aac:	7308      	strb	r0, [r1, #12]
 8002aae:	0028      	movs	r0, r5
 8002ab0:	f7fe f885 	bl	8000bbe <PE_Clear_RxEvent>
 8002ab4:	e061      	b.n	8002b7a <__iar_annotation$$branch+0x7b2>
 8002ab6:	2000      	movs	r0, #0
 8002ab8:	9004      	str	r0, [sp, #16]
 8002aba:	ab04      	add	r3, sp, #16
 8002abc:	aa05      	add	r2, sp, #20
 8002abe:	2100      	movs	r1, #0
 8002ac0:	7c28      	ldrb	r0, [r5, #16]
 8002ac2:	68ae      	ldr	r6, [r5, #8]
 8002ac4:	6976      	ldr	r6, [r6, #20]
 8002ac6:	47b0      	blx	r6
 8002ac8:	2104      	movs	r1, #4
 8002aca:	9804      	ldr	r0, [sp, #16]
 8002acc:	f7fe fdf2 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8002ad0:	2800      	cmp	r0, #0
 8002ad2:	d001      	beq.n	8002ad8 <__iar_annotation$$branch+0x710>
 8002ad4:	2003      	movs	r0, #3
 8002ad6:	e4b5      	b.n	8002444 <__iar_annotation$$branch+0x7c>
 8002ad8:	9002      	str	r0, [sp, #8]
 8002ada:	2003      	movs	r0, #3
 8002adc:	9001      	str	r0, [sp, #4]
 8002ade:	9804      	ldr	r0, [sp, #16]
 8002ae0:	0880      	lsrs	r0, r0, #2
 8002ae2:	9000      	str	r0, [sp, #0]
 8002ae4:	ab05      	add	r3, sp, #20
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	2100      	movs	r1, #0
 8002aea:	0028      	movs	r0, r5
 8002aec:	f7fe fe6f 	bl	80017ce <PE_Send_DataMessage>
 8002af0:	e43a      	b.n	8002368 <__iar_annotation$$branch+0xe>
 8002af2:	2000      	movs	r0, #0
 8002af4:	9002      	str	r0, [sp, #8]
 8002af6:	2003      	movs	r0, #3
 8002af8:	9001      	str	r0, [sp, #4]
 8002afa:	2001      	movs	r0, #1
 8002afc:	9000      	str	r0, [sp, #0]
 8002afe:	002b      	movs	r3, r5
 8002b00:	332c      	adds	r3, #44	@ 0x2c
 8002b02:	2206      	movs	r2, #6
 8002b04:	2100      	movs	r1, #0
 8002b06:	0028      	movs	r0, r5
 8002b08:	f7fe fe61 	bl	80017ce <PE_Send_DataMessage>
 8002b0c:	2800      	cmp	r0, #0
 8002b0e:	d1ef      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b10:	215d      	movs	r1, #93	@ 0x5d
 8002b12:	e655      	b.n	80027c0 <__iar_annotation$$branch+0x3f8>
 8002b14:	9400      	str	r4, [sp, #0]
 8002b16:	2366      	movs	r3, #102	@ 0x66
 8002b18:	2214      	movs	r2, #20
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	0028      	movs	r0, r5
 8002b1e:	f7fe fe2b 	bl	8001778 <PE_Send_CtrlMessage>
 8002b22:	2800      	cmp	r0, #0
 8002b24:	d1e4      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b26:	83ee      	strh	r6, [r5, #30]
 8002b28:	241b      	movs	r4, #27
 8002b2a:	214a      	movs	r1, #74	@ 0x4a
 8002b2c:	7c28      	ldrb	r0, [r5, #16]
 8002b2e:	f7fd fddb 	bl	80006e8 <USBPD_PE_Notification>
 8002b32:	200b      	movs	r0, #11
 8002b34:	7728      	strb	r0, [r5, #28]
 8002b36:	e7db      	b.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b38:	4668      	mov	r0, sp
 8002b3a:	7b00      	ldrb	r0, [r0, #12]
 8002b3c:	2811      	cmp	r0, #17
 8002b3e:	d11f      	bne.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002b40:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002b42:	0bc1      	lsrs	r1, r0, #15
 8002b44:	d01c      	beq.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002b46:	06c0      	lsls	r0, r0, #27
 8002b48:	0ec0      	lsrs	r0, r0, #27
 8002b4a:	280c      	cmp	r0, #12
 8002b4c:	d118      	bne.n	8002b80 <__iar_annotation$$branch+0x7b8>
 8002b4e:	2304      	movs	r3, #4
 8002b50:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8002b52:	1d02      	adds	r2, r0, #4
 8002b54:	210a      	movs	r1, #10
 8002b56:	7c28      	ldrb	r0, [r5, #16]
 8002b58:	68ac      	ldr	r4, [r5, #8]
 8002b5a:	69a4      	ldr	r4, [r4, #24]
 8002b5c:	47a0      	blx	r4
 8002b5e:	4668      	mov	r0, sp
 8002b60:	7b00      	ldrb	r0, [r0, #12]
 8002b62:	2814      	cmp	r0, #20
 8002b64:	d005      	beq.n	8002b72 <__iar_annotation$$branch+0x7aa>
 8002b66:	2014      	movs	r0, #20
 8002b68:	4669      	mov	r1, sp
 8002b6a:	7308      	strb	r0, [r1, #12]
 8002b6c:	0028      	movs	r0, r5
 8002b6e:	f7fe f826 	bl	8000bbe <PE_Clear_RxEvent>
 8002b72:	214b      	movs	r1, #75	@ 0x4b
 8002b74:	7c28      	ldrb	r0, [r5, #16]
 8002b76:	f7fd fdb7 	bl	80006e8 <USBPD_PE_Notification>
 8002b7a:	2003      	movs	r0, #3
 8002b7c:	7468      	strb	r0, [r5, #17]
 8002b7e:	2400      	movs	r4, #0
 8002b80:	8be8      	ldrh	r0, [r5, #30]
 8002b82:	2180      	movs	r1, #128	@ 0x80
 8002b84:	0209      	lsls	r1, r1, #8
 8002b86:	4288      	cmp	r0, r1
 8002b88:	d1b2      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002b8a:	e041      	b.n	8002c10 <__iar_annotation$$branch+0x848>
 8002b8c:	4895      	ldr	r0, [pc, #596]	@ (8002de4 <.text_5>)
 8002b8e:	182f      	adds	r7, r5, r0
 8002b90:	9400      	str	r4, [sp, #0]
 8002b92:	2339      	movs	r3, #57	@ 0x39
 8002b94:	783a      	ldrb	r2, [r7, #0]
 8002b96:	2100      	movs	r1, #0
 8002b98:	0028      	movs	r0, r5
 8002b9a:	f7fe fded 	bl	8001778 <PE_Send_CtrlMessage>
 8002b9e:	2800      	cmp	r0, #0
 8002ba0:	d1a6      	bne.n	8002af0 <__iar_annotation$$branch+0x728>
 8002ba2:	7878      	ldrb	r0, [r7, #1]
 8002ba4:	7728      	strb	r0, [r5, #28]
 8002ba6:	2144      	movs	r1, #68	@ 0x44
 8002ba8:	7c28      	ldrb	r0, [r5, #16]
 8002baa:	f7fd fd9d 	bl	80006e8 <USBPD_PE_Notification>
 8002bae:	e4b8      	b.n	8002522 <__iar_annotation$$branch+0x15a>
 8002bb0:	00008384 	.word	0x00008384
 8002bb4:	4668      	mov	r0, sp
 8002bb6:	7b00      	ldrb	r0, [r0, #12]
 8002bb8:	2814      	cmp	r0, #20
 8002bba:	d024      	beq.n	8002c06 <__iar_annotation$$branch+0x83e>
 8002bbc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002bbe:	0bc0      	lsrs	r0, r0, #15
 8002bc0:	d00e      	beq.n	8002be0 <__iar_annotation$$branch+0x818>
 8002bc2:	0028      	movs	r0, r5
 8002bc4:	f7fe fe40 	bl	8001848 <PE_Check_ExtendedMessage>
 8002bc8:	4668      	mov	r0, sp
 8002bca:	7b00      	ldrb	r0, [r0, #12]
 8002bcc:	2814      	cmp	r0, #20
 8002bce:	d005      	beq.n	8002bdc <__iar_annotation$$branch+0x814>
 8002bd0:	2014      	movs	r0, #20
 8002bd2:	4669      	mov	r1, sp
 8002bd4:	7308      	strb	r0, [r1, #12]
 8002bd6:	0028      	movs	r0, r5
 8002bd8:	f7fd fff1 	bl	8000bbe <PE_Clear_RxEvent>
 8002bdc:	2000      	movs	r0, #0
 8002bde:	83e8      	strh	r0, [r5, #30]
 8002be0:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8002be2:	490c      	ldr	r1, [pc, #48]	@ (8002c14 <__iar_annotation$$branch+0x84c>)
 8002be4:	4001      	ands	r1, r0
 8002be6:	2910      	cmp	r1, #16
 8002be8:	d10d      	bne.n	8002c06 <__iar_annotation$$branch+0x83e>
 8002bea:	2003      	movs	r0, #3
 8002bec:	7468      	strb	r0, [r5, #17]
 8002bee:	2400      	movs	r4, #0
 8002bf0:	4668      	mov	r0, sp
 8002bf2:	7b00      	ldrb	r0, [r0, #12]
 8002bf4:	2814      	cmp	r0, #20
 8002bf6:	d005      	beq.n	8002c04 <__iar_annotation$$branch+0x83c>
 8002bf8:	2014      	movs	r0, #20
 8002bfa:	4669      	mov	r1, sp
 8002bfc:	7308      	strb	r0, [r1, #12]
 8002bfe:	0028      	movs	r0, r5
 8002c00:	f7fd ffdd 	bl	8000bbe <PE_Clear_RxEvent>
 8002c04:	83ec      	strh	r4, [r5, #30]
 8002c06:	8be8      	ldrh	r0, [r5, #30]
 8002c08:	2180      	movs	r1, #128	@ 0x80
 8002c0a:	0209      	lsls	r1, r1, #8
 8002c0c:	4288      	cmp	r0, r1
 8002c0e:	d11c      	bne.n	8002c4a <__iar_annotation$$branch+0x882>
 8002c10:	2003      	movs	r0, #3
 8002c12:	e458      	b.n	80024c6 <__iar_annotation$$branch+0xfe>
 8002c14:	0000f01f 	.word	0x0000f01f
 8002c18:	0028      	movs	r0, r5
 8002c1a:	f7fe ff37 	bl	8001a8c <PE_SubStateMachine_ExtendedMessages>
 8002c1e:	e63b      	b.n	8002898 <__iar_annotation$$branch+0x4d0>
 8002c20:	a903      	add	r1, sp, #12
 8002c22:	0028      	movs	r0, r5
 8002c24:	f7fe f9d4 	bl	8000fd0 <PE_SubStateMachine_Generic>
 8002c28:	e636      	b.n	8002898 <__iar_annotation$$branch+0x4d0>
 8002c2a:	a903      	add	r1, sp, #12
 8002c2c:	0028      	movs	r0, r5
 8002c2e:	f001 f9ef 	bl	8004010 <PE_SubStateMachine_VconnSwap>
 8002c32:	0004      	movs	r4, r0
 8002c34:	6868      	ldr	r0, [r5, #4]
 8002c36:	6800      	ldr	r0, [r0, #0]
 8002c38:	0401      	lsls	r1, r0, #16
 8002c3a:	0fc9      	lsrs	r1, r1, #31
 8002c3c:	d006      	beq.n	8002c4c <__iar_annotation$$branch+0x884>
 8002c3e:	6828      	ldr	r0, [r5, #0]
 8002c40:	6801      	ldr	r1, [r0, #0]
 8002c42:	4668      	mov	r0, sp
 8002c44:	7b40      	ldrb	r0, [r0, #13]
 8002c46:	f002 fee1 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8002c4a:	e751      	b.n	8002af0 <__iar_annotation$$branch+0x728>
 8002c4c:	2101      	movs	r1, #1
 8002c4e:	e7f8      	b.n	8002c42 <__iar_annotation$$branch+0x87a>
 8002c50:	4668      	mov	r0, sp
 8002c52:	7b01      	ldrb	r1, [r0, #12]
 8002c54:	0028      	movs	r0, r5
 8002c56:	f002 fc3b 	bl	80054d0 <PE_StateMachine_UVDM>
 8002c5a:	e749      	b.n	8002af0 <__iar_annotation$$branch+0x728>
 8002c5c:	2000      	movs	r0, #0
 8002c5e:	9000      	str	r0, [sp, #0]
 8002c60:	2358      	movs	r3, #88	@ 0x58
 8002c62:	2213      	movs	r2, #19
 8002c64:	2100      	movs	r1, #0
 8002c66:	0028      	movs	r0, r5
 8002c68:	f7fe fd86 	bl	8001778 <PE_Send_CtrlMessage>
 8002c6c:	2800      	cmp	r0, #0
 8002c6e:	d1f4      	bne.n	8002c5a <__iar_annotation$$branch+0x892>
 8002c70:	2009      	movs	r0, #9
 8002c72:	7728      	strb	r0, [r5, #28]
 8002c74:	e455      	b.n	8002522 <__iar_annotation$$branch+0x15a>
 8002c76:	6968      	ldr	r0, [r5, #20]
 8002c78:	2701      	movs	r7, #1
 8002c7a:	0b41      	lsrs	r1, r0, #13
 8002c7c:	4039      	ands	r1, r7
 8002c7e:	d019      	beq.n	8002cb4 <__iar_annotation$$branch+0x8ec>
 8002c80:	0b80      	lsrs	r0, r0, #14
 8002c82:	4038      	ands	r0, r7
 8002c84:	d007      	beq.n	8002c96 <__iar_annotation$$branch+0x8ce>
 8002c86:	215b      	movs	r1, #91	@ 0x5b
 8002c88:	7c28      	ldrb	r0, [r5, #16]
 8002c8a:	f7fd fd2d 	bl	80006e8 <USBPD_PE_Notification>
 8002c8e:	6968      	ldr	r0, [r5, #20]
 8002c90:	4955      	ldr	r1, [pc, #340]	@ (8002de8 <.text_6>)
 8002c92:	4001      	ands	r1, r0
 8002c94:	6169      	str	r1, [r5, #20]
 8002c96:	2003      	movs	r0, #3
 8002c98:	7468      	strb	r0, [r5, #17]
 8002c9a:	7ca9      	ldrb	r1, [r5, #18]
 8002c9c:	2903      	cmp	r1, #3
 8002c9e:	d008      	beq.n	8002cb2 <__iar_annotation$$branch+0x8ea>
 8002ca0:	74a8      	strb	r0, [r5, #18]
 8002ca2:	2000      	movs	r0, #0
 8002ca4:	9000      	str	r0, [sp, #0]
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	2203      	movs	r2, #3
 8002caa:	7c29      	ldrb	r1, [r5, #16]
 8002cac:	2004      	movs	r0, #4
 8002cae:	6834      	ldr	r4, [r6, #0]
 8002cb0:	47a0      	blx	r4
 8002cb2:	2401      	movs	r4, #1
 8002cb4:	6968      	ldr	r0, [r5, #20]
 8002cb6:	494d      	ldr	r1, [pc, #308]	@ (8002dec <.text_7>)
 8002cb8:	4001      	ands	r1, r0
 8002cba:	6169      	str	r1, [r5, #20]
 8002cbc:	2c00      	cmp	r4, #0
 8002cbe:	d101      	bne.n	8002cc4 <__iar_annotation$$branch>

08002cc0 <__iar_annotation$$branch>:
 8002cc0:	f7ff fa3e 	bl	8002140 <USBPD_PE_StateMachine_SNK+0xb0>

08002cc4 <__iar_annotation$$branch>:
 8002cc4:	f7ff fb8e 	bl	80023e4 <__iar_annotation$$branch+0x1c>

08002cc8 <.text_3>:
 8002cc8:	00008014 	.word	0x00008014

08002ccc <PE_StateMachine_SNK_ReadyWait>:
 8002ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cce:	0004      	movs	r4, r0
 8002cd0:	000e      	movs	r6, r1
 8002cd2:	2702      	movs	r7, #2
 8002cd4:	7830      	ldrb	r0, [r6, #0]
 8002cd6:	2814      	cmp	r0, #20
 8002cd8:	d00b      	beq.n	8002cf2 <PE_StateMachine_SNK_ReadyWait+0x26>
 8002cda:	0020      	movs	r0, r4
 8002cdc:	f7fe fffc 	bl	8001cd8 <PE_ManageRXEvent>
 8002ce0:	7830      	ldrb	r0, [r6, #0]
 8002ce2:	2814      	cmp	r0, #20
 8002ce4:	d07b      	beq.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002ce6:	2014      	movs	r0, #20
 8002ce8:	7030      	strb	r0, [r6, #0]
 8002cea:	0020      	movs	r0, r4
 8002cec:	f7fd ff67 	bl	8000bbe <PE_Clear_RxEvent>
 8002cf0:	e075      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002cf2:	6961      	ldr	r1, [r4, #20]
 8002cf4:	0cc8      	lsrs	r0, r1, #19
 8002cf6:	03be      	lsls	r6, r7, #14
 8002cf8:	2700      	movs	r7, #0
 8002cfa:	2800      	cmp	r0, #0
 8002cfc:	d021      	beq.n	8002d42 <PE_StateMachine_SNK_ReadyWait+0x76>
 8002cfe:	8c21      	ldrh	r1, [r4, #32]
 8002d00:	42b1      	cmp	r1, r6
 8002d02:	d111      	bne.n	8002d28 <PE_StateMachine_SNK_ReadyWait+0x5c>
 8002d04:	200f      	movs	r0, #15
 8002d06:	7460      	strb	r0, [r4, #17]
 8002d08:	9700      	str	r7, [sp, #0]
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	2270      	movs	r2, #112	@ 0x70
 8002d0e:	7c21      	ldrb	r1, [r4, #16]
 8002d10:	2009      	movs	r0, #9
 8002d12:	4d37      	ldr	r5, [pc, #220]	@ (8002df0 <.text_8>)
 8002d14:	682d      	ldr	r5, [r5, #0]
 8002d16:	47a8      	blx	r5
 8002d18:	2098      	movs	r0, #152	@ 0x98
 8002d1a:	0080      	lsls	r0, r0, #2
 8002d1c:	5c20      	ldrb	r0, [r4, r0]
 8002d1e:	1c40      	adds	r0, r0, #1
 8002d20:	2198      	movs	r1, #152	@ 0x98
 8002d22:	0089      	lsls	r1, r1, #2
 8002d24:	5460      	strb	r0, [r4, r1]
 8002d26:	e05a      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002d28:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8002d2a:	0509      	lsls	r1, r1, #20
 8002d2c:	0f49      	lsrs	r1, r1, #29
 8002d2e:	180a      	adds	r2, r1, r0
 8002d30:	2333      	movs	r3, #51	@ 0x33
 8002d32:	435a      	muls	r2, r3
 8002d34:	4316      	orrs	r6, r2
 8002d36:	8426      	strh	r6, [r4, #32]
 8002d38:	180f      	adds	r7, r1, r0
 8002d3a:	2033      	movs	r0, #51	@ 0x33
 8002d3c:	4347      	muls	r7, r0
 8002d3e:	b2bf      	uxth	r7, r7
 8002d40:	e04d      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002d42:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8002d44:	42b0      	cmp	r0, r6
 8002d46:	d104      	bne.n	8002d52 <PE_StateMachine_SNK_ReadyWait+0x86>
 8002d48:	2045      	movs	r0, #69	@ 0x45
 8002d4a:	7460      	strb	r0, [r4, #17]
 8002d4c:	430e      	orrs	r6, r1
 8002d4e:	6166      	str	r6, [r4, #20]
 8002d50:	e045      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002d52:	7c20      	ldrb	r0, [r4, #16]
 8002d54:	f7fd ff58 	bl	8000c08 <PE_PRL_Control_RxEvent>
 8002d58:	2800      	cmp	r0, #0
 8002d5a:	d128      	bne.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d5c:	2032      	movs	r0, #50	@ 0x32
 8002d5e:	5c20      	ldrb	r0, [r4, r0]
 8002d60:	2800      	cmp	r0, #0
 8002d62:	d024      	beq.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d64:	6860      	ldr	r0, [r4, #4]
 8002d66:	6800      	ldr	r0, [r0, #0]
 8002d68:	2103      	movs	r1, #3
 8002d6a:	2203      	movs	r2, #3
 8002d6c:	4002      	ands	r2, r0
 8002d6e:	2a01      	cmp	r2, #1
 8002d70:	d007      	beq.n	8002d82 <PE_StateMachine_SNK_ReadyWait+0xb6>
 8002d72:	4001      	ands	r1, r0
 8002d74:	2902      	cmp	r1, #2
 8002d76:	d11a      	bne.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d78:	7c20      	ldrb	r0, [r4, #16]
 8002d7a:	f002 fe3b 	bl	80059f4 <USBPD_PRL_IsResistor_SinkTxOK>
 8002d7e:	2801      	cmp	r0, #1
 8002d80:	d115      	bne.n	8002dae <PE_StateMachine_SNK_ReadyWait+0xe2>
 8002d82:	2033      	movs	r0, #51	@ 0x33
 8002d84:	5c20      	ldrb	r0, [r4, r0]
 8002d86:	2131      	movs	r1, #49	@ 0x31
 8002d88:	5460      	strb	r0, [r4, r1]
 8002d8a:	2032      	movs	r0, #50	@ 0x32
 8002d8c:	5c20      	ldrb	r0, [r4, r0]
 8002d8e:	7460      	strb	r0, [r4, #17]
 8002d90:	2845      	cmp	r0, #69	@ 0x45
 8002d92:	d102      	bne.n	8002d9a <PE_StateMachine_SNK_ReadyWait+0xce>
 8002d94:	6960      	ldr	r0, [r4, #20]
 8002d96:	4306      	orrs	r6, r0
 8002d98:	6166      	str	r6, [r4, #20]
 8002d9a:	2132      	movs	r1, #50	@ 0x32
 8002d9c:	5467      	strb	r7, [r4, r1]
 8002d9e:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002da0:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8002da2:	6960      	ldr	r0, [r4, #20]
 8002da4:	2180      	movs	r1, #128	@ 0x80
 8002da6:	01c9      	lsls	r1, r1, #7
 8002da8:	4301      	orrs	r1, r0
 8002daa:	6161      	str	r1, [r4, #20]
 8002dac:	e017      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002dae:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8002db0:	42b0      	cmp	r0, r6
 8002db2:	d109      	bne.n	8002dc8 <PE_StateMachine_SNK_ReadyWait+0xfc>
 8002db4:	8467      	strh	r7, [r4, #34]	@ 0x22
 8002db6:	2098      	movs	r0, #152	@ 0x98
 8002db8:	0080      	lsls	r0, r0, #2
 8002dba:	1820      	adds	r0, r4, r0
 8002dbc:	7881      	ldrb	r1, [r0, #2]
 8002dbe:	1c49      	adds	r1, r1, #1
 8002dc0:	7081      	strb	r1, [r0, #2]
 8002dc2:	2005      	movs	r0, #5
 8002dc4:	7460      	strb	r0, [r4, #17]
 8002dc6:	e00a      	b.n	8002dde <PE_StateMachine_SNK_ReadyWait+0x112>
 8002dc8:	0020      	movs	r0, r4
 8002dca:	f7fe fc47 	bl	800165c <PE_CalculateMinTiming>
 8002dce:	2132      	movs	r1, #50	@ 0x32
 8002dd0:	5c61      	ldrb	r1, [r4, r1]
 8002dd2:	2900      	cmp	r1, #0
 8002dd4:	d002      	beq.n	8002ddc <PE_StateMachine_SNK_ReadyWait+0x110>
 8002dd6:	2802      	cmp	r0, #2
 8002dd8:	d300      	bcc.n	8002ddc <PE_StateMachine_SNK_ReadyWait+0x110>
 8002dda:	2002      	movs	r0, #2
 8002ddc:	0007      	movs	r7, r0
 8002dde:	0038      	movs	r0, r7
 8002de0:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

08002de4 <.text_5>:
 8002de4:	0000025e 	.word	0x0000025e

08002de8 <.text_6>:
 8002de8:	ffffbfff 	.word	0xffffbfff

08002dec <.text_7>:
 8002dec:	ffffdfff 	.word	0xffffdfff

08002df0 <.text_8>:
 8002df0:	20000000 	.word	0x20000000

08002df4 <USBPD_PE_StateMachine_SRC>:
 8002df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	0005      	movs	r5, r0
 8002dfa:	4829      	ldr	r0, [pc, #164]	@ (8002ea0 <USBPD_PE_StateMachine_SRC+0xac>)
 8002dfc:	00a9      	lsls	r1, r5, #2
 8002dfe:	5844      	ldr	r4, [r0, r1]
 8002e00:	7c60      	ldrb	r0, [r4, #17]
 8002e02:	2848      	cmp	r0, #72	@ 0x48
 8002e04:	d134      	bne.n	8002e70 <USBPD_PE_StateMachine_SRC+0x7c>
 8002e06:	0020      	movs	r0, r4
 8002e08:	f7fd ffc0 	bl	8000d8c <PE_Reset_ZI>
 8002e0c:	0020      	movs	r0, r4
 8002e0e:	f7fd fff3 	bl	8000df8 <PE_Reset_Counter>
 8002e12:	6820      	ldr	r0, [r4, #0]
 8002e14:	7900      	ldrb	r0, [r0, #4]
 8002e16:	0783      	lsls	r3, r0, #30
 8002e18:	0f9b      	lsrs	r3, r3, #30
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	2101      	movs	r1, #1
 8002e1e:	7c20      	ldrb	r0, [r4, #16]
 8002e20:	f002 fd83 	bl	800592a <USBPD_PRL_SetHeader>
 8002e24:	6860      	ldr	r0, [r4, #4]
 8002e26:	6801      	ldr	r1, [r0, #0]
 8002e28:	2208      	movs	r2, #8
 8002e2a:	430a      	orrs	r2, r1
 8002e2c:	6002      	str	r2, [r0, #0]
 8002e2e:	6860      	ldr	r0, [r4, #4]
 8002e30:	6801      	ldr	r1, [r0, #0]
 8002e32:	2203      	movs	r2, #3
 8002e34:	4391      	bics	r1, r2
 8002e36:	6822      	ldr	r2, [r4, #0]
 8002e38:	7912      	ldrb	r2, [r2, #4]
 8002e3a:	0792      	lsls	r2, r2, #30
 8002e3c:	0f92      	lsrs	r2, r2, #30
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	6002      	str	r2, [r0, #0]
 8002e42:	2101      	movs	r1, #1
 8002e44:	7c20      	ldrb	r0, [r4, #16]
 8002e46:	f002 fde1 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8002e4a:	7c20      	ldrb	r0, [r4, #16]
 8002e4c:	f003 f84a 	bl	8005ee4 <USBPD_PRL_Reset>
 8002e50:	2002      	movs	r0, #2
 8002e52:	7460      	strb	r0, [r4, #17]
 8002e54:	7ca0      	ldrb	r0, [r4, #18]
 8002e56:	2802      	cmp	r0, #2
 8002e58:	d00a      	beq.n	8002e70 <USBPD_PE_StateMachine_SRC+0x7c>
 8002e5a:	2002      	movs	r0, #2
 8002e5c:	74a0      	strb	r0, [r4, #18]
 8002e5e:	2000      	movs	r0, #0
 8002e60:	9000      	str	r0, [sp, #0]
 8002e62:	2300      	movs	r3, #0
 8002e64:	2202      	movs	r2, #2
 8002e66:	7c21      	ldrb	r1, [r4, #16]
 8002e68:	2004      	movs	r0, #4
 8002e6a:	4eca      	ldr	r6, [pc, #808]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 8002e6c:	6836      	ldr	r6, [r6, #0]
 8002e6e:	47b0      	blx	r6
 8002e70:	6960      	ldr	r0, [r4, #20]
 8002e72:	0341      	lsls	r1, r0, #13
 8002e74:	0fc9      	lsrs	r1, r1, #31
 8002e76:	d006      	beq.n	8002e86 <USBPD_PE_StateMachine_SRC+0x92>
 8002e78:	49c7      	ldr	r1, [pc, #796]	@ (8003198 <__iar_annotation$$branch+0x70>)
 8002e7a:	4001      	ands	r1, r0
 8002e7c:	6161      	str	r1, [r4, #20]
 8002e7e:	2164      	movs	r1, #100	@ 0x64
 8002e80:	7c20      	ldrb	r0, [r4, #16]
 8002e82:	f7fd fc31 	bl	80006e8 <USBPD_PE_Notification>
 8002e86:	0020      	movs	r0, r4
 8002e88:	f7fd fe62 	bl	8000b50 <PE_Get_RxEvent>
 8002e8c:	4669      	mov	r1, sp
 8002e8e:	7308      	strb	r0, [r1, #12]
 8002e90:	4668      	mov	r0, sp
 8002e92:	7b00      	ldrb	r0, [r0, #12]
 8002e94:	2803      	cmp	r0, #3
 8002e96:	d105      	bne.n	8002ea4 <USBPD_PE_StateMachine_SRC+0xb0>
 8002e98:	2001      	movs	r0, #1
 8002e9a:	b007      	add	sp, #28
 8002e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	2000027c 	.word	0x2000027c
 8002ea4:	4668      	mov	r0, sp
 8002ea6:	7345      	strb	r5, [r0, #13]
 8002ea8:	6860      	ldr	r0, [r4, #4]
 8002eaa:	6800      	ldr	r0, [r0, #0]
 8002eac:	04c1      	lsls	r1, r0, #19
 8002eae:	0fc9      	lsrs	r1, r1, #31
 8002eb0:	d100      	bne.n	8002eb4 <USBPD_PE_StateMachine_SRC+0xc0>
 8002eb2:	e13b      	b.n	800312c <__iar_annotation$$branch+0x4>
 8002eb4:	6960      	ldr	r0, [r4, #20]
 8002eb6:	0381      	lsls	r1, r0, #14
 8002eb8:	0fc9      	lsrs	r1, r1, #31
 8002eba:	d100      	bne.n	8002ebe <USBPD_PE_StateMachine_SRC+0xca>
 8002ebc:	e144      	b.n	8003148 <__iar_annotation$$branch+0x20>
 8002ebe:	4668      	mov	r0, sp
 8002ec0:	7b40      	ldrb	r0, [r0, #13]
 8002ec2:	f002 fd9b 	bl	80059fc <USBPD_PRL_FastRoleSwapSignalling>
 8002ec6:	20a6      	movs	r0, #166	@ 0xa6
 8002ec8:	7460      	strb	r0, [r4, #17]
 8002eca:	2109      	movs	r1, #9
 8002ecc:	7721      	strb	r1, [r4, #28]
 8002ece:	2100      	movs	r1, #0
 8002ed0:	2232      	movs	r2, #50	@ 0x32
 8002ed2:	54a1      	strb	r1, [r4, r2]
 8002ed4:	6961      	ldr	r1, [r4, #20]
 8002ed6:	4ab1      	ldr	r2, [pc, #708]	@ (800319c <__iar_annotation$$branch+0x74>)
 8002ed8:	400a      	ands	r2, r1
 8002eda:	6162      	str	r2, [r4, #20]
 8002edc:	49b0      	ldr	r1, [pc, #704]	@ (80031a0 <__iar_annotation$$branch+0x78>)
 8002ede:	84e1      	strh	r1, [r4, #38]	@ 0x26
 8002ee0:	7ca1      	ldrb	r1, [r4, #18]
 8002ee2:	29a6      	cmp	r1, #166	@ 0xa6
 8002ee4:	d000      	beq.n	8002ee8 <USBPD_PE_StateMachine_SRC+0xf4>
 8002ee6:	e125      	b.n	8003134 <__iar_annotation$$branch+0xc>
 8002ee8:	2502      	movs	r5, #2
 8002eea:	4668      	mov	r0, sp
 8002eec:	7b00      	ldrb	r0, [r0, #12]
 8002eee:	2811      	cmp	r0, #17
 8002ef0:	d11f      	bne.n	8002f32 <USBPD_PE_StateMachine_SRC+0x13e>
 8002ef2:	6860      	ldr	r0, [r4, #4]
 8002ef4:	6800      	ldr	r0, [r0, #0]
 8002ef6:	0701      	lsls	r1, r0, #28
 8002ef8:	0fc9      	lsrs	r1, r1, #31
 8002efa:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8002efc:	0680      	lsls	r0, r0, #26
 8002efe:	0fc2      	lsrs	r2, r0, #31
 8002f00:	4291      	cmp	r1, r2
 8002f02:	d116      	bne.n	8002f32 <USBPD_PE_StateMachine_SRC+0x13e>
 8002f04:	2014      	movs	r0, #20
 8002f06:	4669      	mov	r1, sp
 8002f08:	7308      	strb	r0, [r1, #12]
 8002f0a:	0020      	movs	r0, r4
 8002f0c:	f7fd fe57 	bl	8000bbe <PE_Clear_RxEvent>
 8002f10:	2092      	movs	r0, #146	@ 0x92
 8002f12:	7460      	strb	r0, [r4, #17]
 8002f14:	7ca0      	ldrb	r0, [r4, #18]
 8002f16:	2892      	cmp	r0, #146	@ 0x92
 8002f18:	d100      	bne.n	8002f1c <USBPD_PE_StateMachine_SRC+0x128>
 8002f1a:	e155      	b.n	80031c8 <__iar_annotation$$branch+0xa0>
 8002f1c:	2092      	movs	r0, #146	@ 0x92
 8002f1e:	74a0      	strb	r0, [r4, #18]
 8002f20:	2000      	movs	r0, #0
 8002f22:	9000      	str	r0, [sp, #0]
 8002f24:	2300      	movs	r3, #0
 8002f26:	2292      	movs	r2, #146	@ 0x92
 8002f28:	7c21      	ldrb	r1, [r4, #16]
 8002f2a:	2004      	movs	r0, #4
 8002f2c:	4e99      	ldr	r6, [pc, #612]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 8002f2e:	6836      	ldr	r6, [r6, #0]
 8002f30:	47b0      	blx	r6
 8002f32:	7c60      	ldrb	r0, [r4, #17]
 8002f34:	499b      	ldr	r1, [pc, #620]	@ (80031a4 <__iar_annotation$$branch+0x7c>)
 8002f36:	1866      	adds	r6, r4, r1
 8002f38:	4f9b      	ldr	r7, [pc, #620]	@ (80031a8 <__iar_annotation$$branch+0x80>)
 8002f3a:	499c      	ldr	r1, [pc, #624]	@ (80031ac <__iar_annotation$$branch+0x84>)
 8002f3c:	0002      	movs	r2, r0
 8002f3e:	d100      	bne.n	8002f42 <USBPD_PE_StateMachine_SRC+0x14e>
 8002f40:	e136      	b.n	80031b0 <__iar_annotation$$branch+0x88>
 8002f42:	1e42      	subs	r2, r0, #1
 8002f44:	d067      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8002f46:	1e52      	subs	r2, r2, #1
 8002f48:	d100      	bne.n	8002f4c <USBPD_PE_StateMachine_SRC+0x158>
 8002f4a:	e149      	b.n	80031e0 <__iar_annotation$$branch+0xb8>
 8002f4c:	1e52      	subs	r2, r2, #1
 8002f4e:	2a01      	cmp	r2, #1
 8002f50:	d801      	bhi.n	8002f56 <__iar_annotation$$branch+0x4>

08002f52 <__iar_annotation$$branch>:
 8002f52:	f000 fd90 	bl	8003a76 <__iar_annotation$$branch+0x94e>
 8002f56:	1e92      	subs	r2, r2, #2
 8002f58:	d100      	bne.n	8002f5c <__iar_annotation$$branch+0xa>
 8002f5a:	e189      	b.n	8003270 <__iar_annotation$$branch+0x148>
 8002f5c:	1e52      	subs	r2, r2, #1
 8002f5e:	d100      	bne.n	8002f62 <__iar_annotation$$branch+0x10>
 8002f60:	e18b      	b.n	800327a <__iar_annotation$$branch+0x152>
 8002f62:	1e52      	subs	r2, r2, #1
 8002f64:	d100      	bne.n	8002f68 <__iar_annotation$$branch+0x16>
 8002f66:	e190      	b.n	800328a <__iar_annotation$$branch+0x162>
 8002f68:	1e52      	subs	r2, r2, #1
 8002f6a:	d100      	bne.n	8002f6e <__iar_annotation$$branch+0x1c>
 8002f6c:	e1e1      	b.n	8003332 <__iar_annotation$$branch+0x20a>
 8002f6e:	1e52      	subs	r2, r2, #1
 8002f70:	d100      	bne.n	8002f74 <__iar_annotation$$branch+0x22>
 8002f72:	e223      	b.n	80033bc <__iar_annotation$$branch+0x294>
 8002f74:	1ed2      	subs	r2, r2, #3
 8002f76:	d100      	bne.n	8002f7a <__iar_annotation$$branch+0x28>
 8002f78:	e276      	b.n	8003468 <__iar_annotation$$branch+0x340>
 8002f7a:	1e52      	subs	r2, r2, #1
 8002f7c:	d100      	bne.n	8002f80 <__iar_annotation$$branch+0x2e>
 8002f7e:	e286      	b.n	800348e <__iar_annotation$$branch+0x366>
 8002f80:	1e52      	subs	r2, r2, #1
 8002f82:	d100      	bne.n	8002f86 <__iar_annotation$$branch+0x34>
 8002f84:	e11d      	b.n	80031c2 <__iar_annotation$$branch+0x9a>
 8002f86:	1e52      	subs	r2, r2, #1
 8002f88:	d100      	bne.n	8002f8c <__iar_annotation$$branch+0x3a>
 8002f8a:	e30d      	b.n	80035a8 <__iar_annotation$$branch+0x480>
 8002f8c:	1e52      	subs	r2, r2, #1
 8002f8e:	d100      	bne.n	8002f92 <__iar_annotation$$branch+0x40>
 8002f90:	e2c6      	b.n	8003520 <__iar_annotation$$branch+0x3f8>
 8002f92:	1e52      	subs	r2, r2, #1
 8002f94:	d100      	bne.n	8002f98 <__iar_annotation$$branch+0x46>
 8002f96:	e2cc      	b.n	8003532 <__iar_annotation$$branch+0x40a>
 8002f98:	1e52      	subs	r2, r2, #1
 8002f9a:	d100      	bne.n	8002f9e <__iar_annotation$$branch+0x4c>
 8002f9c:	e2d8      	b.n	8003550 <__iar_annotation$$branch+0x428>
 8002f9e:	1e52      	subs	r2, r2, #1
 8002fa0:	d100      	bne.n	8002fa4 <__iar_annotation$$branch+0x52>
 8002fa2:	e389      	b.n	80036b8 <__iar_annotation$$branch+0x590>
 8002fa4:	1e52      	subs	r2, r2, #1
 8002fa6:	d100      	bne.n	8002faa <__iar_annotation$$branch+0x58>
 8002fa8:	e32b      	b.n	8003602 <__iar_annotation$$branch+0x4da>
 8002faa:	1e52      	subs	r2, r2, #1
 8002fac:	d100      	bne.n	8002fb0 <__iar_annotation$$branch+0x5e>
 8002fae:	e332      	b.n	8003616 <__iar_annotation$$branch+0x4ee>
 8002fb0:	1e52      	subs	r2, r2, #1
 8002fb2:	d100      	bne.n	8002fb6 <__iar_annotation$$branch+0x64>
 8002fb4:	e1d5      	b.n	8003362 <__iar_annotation$$branch+0x23a>
 8002fb6:	1e52      	subs	r2, r2, #1
 8002fb8:	d100      	bne.n	8002fbc <__iar_annotation$$branch+0x6a>
 8002fba:	e34c      	b.n	8003656 <__iar_annotation$$branch+0x52e>
 8002fbc:	1e52      	subs	r2, r2, #1
 8002fbe:	2a01      	cmp	r2, #1
 8002fc0:	d929      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8002fc2:	1e92      	subs	r2, r2, #2
 8002fc4:	d100      	bne.n	8002fc8 <__iar_annotation$$branch+0x76>
 8002fc6:	e3a3      	b.n	8003710 <__iar_annotation$$branch+0x5e8>
 8002fc8:	1e52      	subs	r2, r2, #1
 8002fca:	d100      	bne.n	8002fce <__iar_annotation$$branch+0x7c>
 8002fcc:	e3b0      	b.n	8003730 <__iar_annotation$$branch+0x608>
 8002fce:	1e92      	subs	r2, r2, #2
 8002fd0:	d021      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8002fd2:	1e52      	subs	r2, r2, #1
 8002fd4:	d101      	bne.n	8002fda <__iar_annotation$$branch+0x4>

08002fd6 <__iar_annotation$$branch>:
 8002fd6:	f000 fc88 	bl	80038ea <__iar_annotation$$branch+0x7c2>
 8002fda:	1e52      	subs	r2, r2, #1
 8002fdc:	d101      	bne.n	8002fe2 <__iar_annotation$$branch+0x4>

08002fde <__iar_annotation$$branch>:
 8002fde:	f000 fc9a 	bl	8003916 <__iar_annotation$$branch+0x7ee>
 8002fe2:	1e52      	subs	r2, r2, #1
 8002fe4:	d101      	bne.n	8002fea <__iar_annotation$$branch+0x4>

08002fe6 <__iar_annotation$$branch>:
 8002fe6:	f000 fce6 	bl	80039b6 <__iar_annotation$$branch+0x88e>
 8002fea:	1e52      	subs	r2, r2, #1
 8002fec:	d101      	bne.n	8002ff2 <__iar_annotation$$branch+0x4>

08002fee <__iar_annotation$$branch>:
 8002fee:	f000 fd0f 	bl	8003a10 <__iar_annotation$$branch+0x8e8>
 8002ff2:	1e52      	subs	r2, r2, #1
 8002ff4:	d101      	bne.n	8002ffa <__iar_annotation$$branch+0x4>

08002ff6 <__iar_annotation$$branch>:
 8002ff6:	f000 fbe5 	bl	80037c4 <__iar_annotation$$branch+0x69c>
 8002ffa:	1e92      	subs	r2, r2, #2
 8002ffc:	d101      	bne.n	8003002 <__iar_annotation$$branch+0x4>

08002ffe <__iar_annotation$$branch>:
 8002ffe:	f000 fc0a 	bl	8003816 <__iar_annotation$$branch+0x6ee>
 8003002:	1e52      	subs	r2, r2, #1
 8003004:	d101      	bne.n	800300a <__iar_annotation$$branch+0x4>

08003006 <__iar_annotation$$branch>:
 8003006:	f000 fc2e 	bl	8003866 <__iar_annotation$$branch+0x73e>
 800300a:	1e52      	subs	r2, r2, #1
 800300c:	d101      	bne.n	8003012 <__iar_annotation$$branch+0x4>

0800300e <__iar_annotation$$branch>:
 800300e:	f000 fc49 	bl	80038a4 <__iar_annotation$$branch+0x77c>
 8003012:	1e52      	subs	r2, r2, #1
 8003014:	2a02      	cmp	r2, #2
 8003016:	d801      	bhi.n	800301c <__iar_annotation$$branch+0x4>

08003018 <__iar_annotation$$branch>:
 8003018:	f000 fe1b 	bl	8003c52 <__iar_annotation$$branch+0x106>
 800301c:	1ed2      	subs	r2, r2, #3
 800301e:	d101      	bne.n	8003024 <__iar_annotation$$branch+0x4>

08003020 <__iar_annotation$$branch>:
 8003020:	f000 fbf4 	bl	800380c <__iar_annotation$$branch+0x6e4>
 8003024:	1e52      	subs	r2, r2, #1
 8003026:	d101      	bne.n	800302c <__iar_annotation$$branch+0x4>

08003028 <__iar_annotation$$branch>:
 8003028:	f000 fd96 	bl	8003b58 <__iar_annotation$$branch+0xc>
 800302c:	1e52      	subs	r2, r2, #1
 800302e:	d0f2      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8003030:	1e52      	subs	r2, r2, #1
 8003032:	d101      	bne.n	8003038 <__iar_annotation$$branch+0x4>

08003034 <__iar_annotation$$branch>:
 8003034:	f000 fda1 	bl	8003b7a <__iar_annotation$$branch+0x2e>
 8003038:	1e52      	subs	r2, r2, #1
 800303a:	d101      	bne.n	8003040 <__iar_annotation$$branch+0x4>

0800303c <__iar_annotation$$branch>:
 800303c:	f000 fdcf 	bl	8003bde <__iar_annotation$$branch+0x92>
 8003040:	1e52      	subs	r2, r2, #1
 8003042:	2a01      	cmp	r2, #1
 8003044:	d9e7      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003046:	1e92      	subs	r2, r2, #2
 8003048:	d001      	beq.n	800304e <__iar_annotation$$branch+0x12>
 800304a:	1e92      	subs	r2, r2, #2
 800304c:	2a05      	cmp	r2, #5
 800304e:	d801      	bhi.n	8003054 <__iar_annotation$$branch+0x4>

08003050 <__iar_annotation$$branch>:
 8003050:	f000 fdfb 	bl	8003c4a <__iar_annotation$$branch+0xfe>
 8003054:	1f92      	subs	r2, r2, #6
 8003056:	d101      	bne.n	800305c <__iar_annotation$$branch+0x4>

08003058 <__iar_annotation$$branch>:
 8003058:	f000 fdd2 	bl	8003c00 <__iar_annotation$$branch+0xb4>
 800305c:	1e52      	subs	r2, r2, #1
 800305e:	2a03      	cmp	r2, #3
 8003060:	d9d9      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003062:	3a11      	subs	r2, #17
 8003064:	d0d7      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8003066:	1e52      	subs	r2, r2, #1
 8003068:	d100      	bne.n	800306c <__iar_annotation$$branch+0x14>
 800306a:	e150      	b.n	800330e <__iar_annotation$$branch+0x1e6>
 800306c:	3a0f      	subs	r2, #15
 800306e:	d101      	bne.n	8003074 <__iar_annotation$$branch+0x4>

08003070 <__iar_annotation$$branch>:
 8003070:	f000 fce9 	bl	8003a46 <__iar_annotation$$branch+0x91e>
 8003074:	1fd2      	subs	r2, r2, #7
 8003076:	2a01      	cmp	r2, #1
 8003078:	d9cd      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 800307a:	1f52      	subs	r2, r2, #5
 800307c:	2a01      	cmp	r2, #1
 800307e:	d9ca      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003080:	3a0d      	subs	r2, #13
 8003082:	d0c8      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 8003084:	3a12      	subs	r2, #18
 8003086:	d101      	bne.n	800308c <__iar_annotation$$branch+0x4>

08003088 <__iar_annotation$$branch>:
 8003088:	f000 fe18 	bl	8003cbc <__iar_annotation$$branch+0x62>
 800308c:	3a0c      	subs	r2, #12
 800308e:	d100      	bne.n	8003092 <__iar_annotation$$branch+0xa>
 8003090:	e09a      	b.n	80031c8 <__iar_annotation$$branch+0xa0>
 8003092:	1e52      	subs	r2, r2, #1
 8003094:	2a02      	cmp	r2, #2
 8003096:	d9be      	bls.n	8003016 <__iar_annotation$$branch+0x8>
 8003098:	1ed2      	subs	r2, r2, #3
 800309a:	d100      	bne.n	800309e <__iar_annotation$$branch+0x16>
 800309c:	e213      	b.n	80034c6 <__iar_annotation$$branch+0x39e>
 800309e:	1e52      	subs	r2, r2, #1
 80030a0:	d100      	bne.n	80030a4 <__iar_annotation$$branch+0x1c>
 80030a2:	e229      	b.n	80034f8 <__iar_annotation$$branch+0x3d0>
 80030a4:	1e92      	subs	r2, r2, #2
 80030a6:	d0b6      	beq.n	8003016 <__iar_annotation$$branch+0x8>
 80030a8:	1e52      	subs	r2, r2, #1
 80030aa:	d100      	bne.n	80030ae <__iar_annotation$$branch+0x26>
 80030ac:	e0e0      	b.n	8003270 <__iar_annotation$$branch+0x148>
 80030ae:	1e92      	subs	r2, r2, #2
 80030b0:	2a08      	cmp	r2, #8
 80030b2:	d801      	bhi.n	80030b8 <__iar_annotation$$branch+0x4>

080030b4 <__iar_annotation$$branch>:
 80030b4:	f000 fdd3 	bl	8003c5e <__iar_annotation$$branch+0x4>
 80030b8:	3a0a      	subs	r2, #10
 80030ba:	d101      	bne.n	80030c0 <__iar_annotation$$branch+0x4>

080030bc <__iar_annotation$$branch>:
 80030bc:	f000 fde2 	bl	8003c84 <__iar_annotation$$branch+0x2a>
 80030c0:	a903      	add	r1, sp, #12
 80030c2:	0020      	movs	r0, r4
 80030c4:	f001 fb32 	bl	800472c <PE_StateMachine_VDM>
 80030c8:	0005      	movs	r5, r0
 80030ca:	7c62      	ldrb	r2, [r4, #17]
 80030cc:	4e31      	ldr	r6, [pc, #196]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 80030ce:	7ca0      	ldrb	r0, [r4, #18]
 80030d0:	4290      	cmp	r0, r2
 80030d2:	d007      	beq.n	80030e4 <__iar_annotation$$branch+0x28>
 80030d4:	74a2      	strb	r2, [r4, #18]
 80030d6:	2000      	movs	r0, #0
 80030d8:	9000      	str	r0, [sp, #0]
 80030da:	2300      	movs	r3, #0
 80030dc:	7c21      	ldrb	r1, [r4, #16]
 80030de:	2004      	movs	r0, #4
 80030e0:	6837      	ldr	r7, [r6, #0]
 80030e2:	47b8      	blx	r7
 80030e4:	4668      	mov	r0, sp
 80030e6:	7b00      	ldrb	r0, [r0, #12]
 80030e8:	2814      	cmp	r0, #20
 80030ea:	d101      	bne.n	80030f0 <__iar_annotation$$branch+0x4>

080030ec <__iar_annotation$$branch>:
 80030ec:	f000 fdec 	bl	8003cc8 <__iar_annotation$$branch+0x6e>
 80030f0:	0020      	movs	r0, r4
 80030f2:	f7fd fdab 	bl	8000c4c <PE_Check_AMSConflict>
 80030f6:	2815      	cmp	r0, #21
 80030f8:	d109      	bne.n	800310e <__iar_annotation$$branch+0x22>
 80030fa:	4668      	mov	r0, sp
 80030fc:	7b00      	ldrb	r0, [r0, #12]
 80030fe:	2814      	cmp	r0, #20
 8003100:	d005      	beq.n	800310e <__iar_annotation$$branch+0x22>
 8003102:	2014      	movs	r0, #20
 8003104:	4669      	mov	r1, sp
 8003106:	7308      	strb	r0, [r1, #12]
 8003108:	0020      	movs	r0, r4
 800310a:	f7fd fd58 	bl	8000bbe <PE_Clear_RxEvent>
 800310e:	7c62      	ldrb	r2, [r4, #17]
 8003110:	7ca0      	ldrb	r0, [r4, #18]
 8003112:	4290      	cmp	r0, r2
 8003114:	d007      	beq.n	8003126 <__iar_annotation$$branch+0x3a>
 8003116:	74a2      	strb	r2, [r4, #18]
 8003118:	2000      	movs	r0, #0
 800311a:	9000      	str	r0, [sp, #0]
 800311c:	2300      	movs	r3, #0
 800311e:	7c21      	ldrb	r1, [r4, #16]
 8003120:	2004      	movs	r0, #4
 8003122:	6835      	ldr	r5, [r6, #0]
 8003124:	47a8      	blx	r5
 8003126:	2500      	movs	r5, #0

08003128 <__iar_annotation$$branch>:
 8003128:	f000 fded 	bl	8003d06 <__iar_annotation$$branch+0xac>
 800312c:	2500      	movs	r5, #0
 800312e:	43ed      	mvns	r5, r5
 8003130:	0028      	movs	r0, r5
 8003132:	e6b2      	b.n	8002e9a <USBPD_PE_StateMachine_SRC+0xa6>
 8003134:	74a0      	strb	r0, [r4, #18]
 8003136:	2000      	movs	r0, #0
 8003138:	9000      	str	r0, [sp, #0]
 800313a:	2300      	movs	r3, #0
 800313c:	22a6      	movs	r2, #166	@ 0xa6
 800313e:	7c21      	ldrb	r1, [r4, #16]
 8003140:	2004      	movs	r0, #4
 8003142:	4d14      	ldr	r5, [pc, #80]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 8003144:	682d      	ldr	r5, [r5, #0]
 8003146:	47a8      	blx	r5
 8003148:	2502      	movs	r5, #2
 800314a:	2032      	movs	r0, #50	@ 0x32
 800314c:	5c20      	ldrb	r0, [r4, r0]
 800314e:	280f      	cmp	r0, #15
 8003150:	d001      	beq.n	8003156 <__iar_annotation$$branch+0x2e>
 8003152:	2814      	cmp	r0, #20
 8003154:	d11c      	bne.n	8003190 <__iar_annotation$$branch+0x68>
 8003156:	4668      	mov	r0, sp
 8003158:	7b00      	ldrb	r0, [r0, #12]
 800315a:	2814      	cmp	r0, #20
 800315c:	d005      	beq.n	800316a <__iar_annotation$$branch+0x42>
 800315e:	2014      	movs	r0, #20
 8003160:	4669      	mov	r1, sp
 8003162:	7308      	strb	r0, [r1, #12]
 8003164:	0020      	movs	r0, r4
 8003166:	f7fd fd2a 	bl	8000bbe <PE_Clear_RxEvent>
 800316a:	2032      	movs	r0, #50	@ 0x32
 800316c:	5c22      	ldrb	r2, [r4, r0]
 800316e:	7462      	strb	r2, [r4, #17]
 8003170:	2000      	movs	r0, #0
 8003172:	2332      	movs	r3, #50	@ 0x32
 8003174:	54e0      	strb	r0, [r4, r3]
 8003176:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8003178:	7ca0      	ldrb	r0, [r4, #18]
 800317a:	4290      	cmp	r0, r2
 800317c:	d008      	beq.n	8003190 <__iar_annotation$$branch+0x68>
 800317e:	74a2      	strb	r2, [r4, #18]
 8003180:	2000      	movs	r0, #0
 8003182:	9000      	str	r0, [sp, #0]
 8003184:	2300      	movs	r3, #0
 8003186:	7c21      	ldrb	r1, [r4, #16]
 8003188:	2004      	movs	r0, #4
 800318a:	4e02      	ldr	r6, [pc, #8]	@ (8003194 <__iar_annotation$$branch+0x6c>)
 800318c:	6836      	ldr	r6, [r6, #0]
 800318e:	47b0      	blx	r6
 8003190:	e6ab      	b.n	8002eea <USBPD_PE_StateMachine_SRC+0xf6>
 8003192:	bf00      	nop
 8003194:	20000000 	.word	0x20000000
 8003198:	fffbffff 	.word	0xfffbffff
 800319c:	fffdffff 	.word	0xfffdffff
 80031a0:	00008011 	.word	0x00008011
 80031a4:	0000025e 	.word	0x0000025e
 80031a8:	0000801b 	.word	0x0000801b
 80031ac:	0000f01f 	.word	0x0000f01f
 80031b0:	6860      	ldr	r0, [r4, #4]
 80031b2:	6801      	ldr	r1, [r0, #0]
 80031b4:	2210      	movs	r2, #16
 80031b6:	4391      	bics	r1, r2
 80031b8:	6001      	str	r1, [r0, #0]
 80031ba:	215f      	movs	r1, #95	@ 0x5f
 80031bc:	7c20      	ldrb	r0, [r4, #16]
 80031be:	f7fd fa93 	bl	80006e8 <USBPD_PE_Notification>
 80031c2:	2500      	movs	r5, #0
 80031c4:	43ed      	mvns	r5, r5
 80031c6:	e780      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80031c8:	6860      	ldr	r0, [r4, #4]
 80031ca:	6801      	ldr	r1, [r0, #0]
 80031cc:	2210      	movs	r2, #16
 80031ce:	4391      	bics	r1, r2
 80031d0:	6001      	str	r1, [r0, #0]
 80031d2:	68a0      	ldr	r0, [r4, #8]
 80031d4:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 80031d6:	2900      	cmp	r1, #0
 80031d8:	d0f3      	beq.n	80031c2 <__iar_annotation$$branch+0x9a>
 80031da:	7c20      	ldrb	r0, [r4, #16]
 80031dc:	4788      	blx	r1
 80031de:	e7f0      	b.n	80031c2 <__iar_annotation$$branch+0x9a>
 80031e0:	2701      	movs	r7, #1
 80031e2:	6860      	ldr	r0, [r4, #4]
 80031e4:	6800      	ldr	r0, [r0, #0]
 80031e6:	0bc0      	lsrs	r0, r0, #15
 80031e8:	4038      	ands	r0, r7
 80031ea:	d002      	beq.n	80031f2 <__iar_annotation$$branch+0xca>
 80031ec:	6820      	ldr	r0, [r4, #0]
 80031ee:	6801      	ldr	r1, [r0, #0]
 80031f0:	e000      	b.n	80031f4 <__iar_annotation$$branch+0xcc>
 80031f2:	2101      	movs	r1, #1
 80031f4:	4668      	mov	r0, sp
 80031f6:	7b40      	ldrb	r0, [r0, #13]
 80031f8:	f002 fc08 	bl	8005a0c <USBPD_PRL_SOPCapability>
 80031fc:	6860      	ldr	r0, [r4, #4]
 80031fe:	6801      	ldr	r1, [r0, #0]
 8003200:	0b0a      	lsrs	r2, r1, #12
 8003202:	403a      	ands	r2, r7
 8003204:	d02f      	beq.n	8003266 <__iar_annotation$$branch+0x13e>
 8003206:	078a      	lsls	r2, r1, #30
 8003208:	0f92      	lsrs	r2, r2, #30
 800320a:	2a01      	cmp	r2, #1
 800320c:	d101      	bne.n	8003212 <__iar_annotation$$branch+0xea>
 800320e:	2200      	movs	r2, #0
 8003210:	e000      	b.n	8003214 <__iar_annotation$$branch+0xec>
 8003212:	2220      	movs	r2, #32
 8003214:	2320      	movs	r3, #32
 8003216:	4399      	bics	r1, r3
 8003218:	430a      	orrs	r2, r1
 800321a:	6002      	str	r2, [r0, #0]
 800321c:	2000      	movs	r0, #0
 800321e:	70f0      	strb	r0, [r6, #3]
 8003220:	2101      	movs	r1, #1
 8003222:	0020      	movs	r0, r4
 8003224:	f7fe f9f3 	bl	800160e <PE_SetPowerNegotiation>
 8003228:	6860      	ldr	r0, [r4, #4]
 800322a:	6800      	ldr	r0, [r0, #0]
 800322c:	0901      	lsrs	r1, r0, #4
 800322e:	4039      	ands	r1, r7
 8003230:	d005      	beq.n	800323e <__iar_annotation$$branch+0x116>
 8003232:	48ae      	ldr	r0, [pc, #696]	@ (80034ec <__iar_annotation$$branch+0x3c4>)
 8003234:	83e0      	strh	r0, [r4, #30]
 8003236:	2514      	movs	r5, #20
 8003238:	2006      	movs	r0, #6
 800323a:	7460      	strb	r0, [r4, #17]
 800323c:	e745      	b.n	80030ca <__iar_annotation$$branch+0xe>
 800323e:	0bc0      	lsrs	r0, r0, #15
 8003240:	4007      	ands	r7, r0
 8003242:	d00a      	beq.n	800325a <__iar_annotation$$branch+0x132>
 8003244:	6820      	ldr	r0, [r4, #0]
 8003246:	7800      	ldrb	r0, [r0, #0]
 8003248:	0780      	lsls	r0, r0, #30
 800324a:	d400      	bmi.n	800324e <__iar_annotation$$branch+0x126>
 800324c:	e087      	b.n	800335e <__iar_annotation$$branch+0x236>
 800324e:	7930      	ldrb	r0, [r6, #4]
 8003250:	2814      	cmp	r0, #20
 8003252:	d300      	bcc.n	8003256 <__iar_annotation$$branch+0x12e>
 8003254:	e083      	b.n	800335e <__iar_annotation$$branch+0x236>
 8003256:	68e1      	ldr	r1, [r4, #12]
 8003258:	2900      	cmp	r1, #0
 800325a:	d100      	bne.n	800325e <__iar_annotation$$branch+0x136>
 800325c:	e07f      	b.n	800335e <__iar_annotation$$branch+0x236>
 800325e:	1c40      	adds	r0, r0, #1
 8003260:	7130      	strb	r0, [r6, #4]
 8003262:	2005      	movs	r0, #5
 8003264:	e7e9      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003266:	2121      	movs	r1, #33	@ 0x21
 8003268:	7c20      	ldrb	r0, [r4, #16]
 800326a:	f7fd fa3d 	bl	80006e8 <USBPD_PE_Notification>
 800326e:	e04c      	b.n	800330a <__iar_annotation$$branch+0x1e2>
 8003270:	a903      	add	r1, sp, #12
 8003272:	0020      	movs	r0, r4
 8003274:	f000 fd8c 	bl	8003d90 <PE_StateMachine_VDMCable>
 8003278:	e726      	b.n	80030c8 <__iar_annotation$$branch+0xc>
 800327a:	8be0      	ldrh	r0, [r4, #30]
 800327c:	03a9      	lsls	r1, r5, #14
 800327e:	4288      	cmp	r0, r1
 8003280:	d102      	bne.n	8003288 <__iar_annotation$$branch+0x160>
 8003282:	2007      	movs	r0, #7
 8003284:	7460      	strb	r0, [r4, #17]
 8003286:	2500      	movs	r5, #0
 8003288:	e71f      	b.n	80030ca <__iar_annotation$$branch+0xe>
 800328a:	6960      	ldr	r0, [r4, #20]
 800328c:	0740      	lsls	r0, r0, #29
 800328e:	0fc1      	lsrs	r1, r0, #31
 8003290:	0020      	movs	r0, r4
 8003292:	f000 fd45 	bl	8003d20 <PE_Send_SRCCapabilities>
 8003296:	2805      	cmp	r0, #5
 8003298:	d002      	beq.n	80032a0 <__iar_annotation$$branch+0x178>
 800329a:	2809      	cmp	r0, #9
 800329c:	d0f4      	beq.n	8003288 <__iar_annotation$$branch+0x160>
 800329e:	e011      	b.n	80032c4 <__iar_annotation$$branch+0x19c>
 80032a0:	2001      	movs	r0, #1
 80032a2:	7720      	strb	r0, [r4, #28]
 80032a4:	6960      	ldr	r0, [r4, #20]
 80032a6:	2104      	movs	r1, #4
 80032a8:	4301      	orrs	r1, r0
 80032aa:	6161      	str	r1, [r4, #20]
 80032ac:	2000      	movs	r0, #0
 80032ae:	70f0      	strb	r0, [r6, #3]
 80032b0:	70b0      	strb	r0, [r6, #2]
 80032b2:	83e7      	strh	r7, [r4, #30]
 80032b4:	251b      	movs	r5, #27
 80032b6:	2016      	movs	r0, #22
 80032b8:	7460      	strb	r0, [r4, #17]
 80032ba:	210f      	movs	r1, #15
 80032bc:	7c20      	ldrb	r0, [r4, #16]
 80032be:	f7fd fa13 	bl	80006e8 <USBPD_PE_Notification>
 80032c2:	e702      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80032c4:	6960      	ldr	r0, [r4, #20]
 80032c6:	0741      	lsls	r1, r0, #29
 80032c8:	0fc9      	lsrs	r1, r1, #31
 80032ca:	d10f      	bne.n	80032ec <__iar_annotation$$branch+0x1c4>
 80032cc:	78f0      	ldrb	r0, [r6, #3]
 80032ce:	2833      	cmp	r0, #51	@ 0x33
 80032d0:	d217      	bcs.n	8003302 <__iar_annotation$$branch+0x1da>
 80032d2:	4887      	ldr	r0, [pc, #540]	@ (80034f0 <__iar_annotation$$branch+0x3c8>)
 80032d4:	83e0      	strh	r0, [r4, #30]
 80032d6:	2596      	movs	r5, #150	@ 0x96
 80032d8:	2008      	movs	r0, #8
 80032da:	7460      	strb	r0, [r4, #17]
 80032dc:	4885      	ldr	r0, [pc, #532]	@ (80034f4 <__iar_annotation$$branch+0x3cc>)
 80032de:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 80032e0:	4201      	tst	r1, r0
 80032e2:	d002      	beq.n	80032ea <__iar_annotation$$branch+0x1c2>
 80032e4:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 80032e6:	0005      	movs	r5, r0
 80032e8:	400d      	ands	r5, r1
 80032ea:	e6ee      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80032ec:	6860      	ldr	r0, [r4, #4]
 80032ee:	7800      	ldrb	r0, [r0, #0]
 80032f0:	0780      	lsls	r0, r0, #30
 80032f2:	0f80      	lsrs	r0, r0, #30
 80032f4:	2802      	cmp	r0, #2
 80032f6:	d102      	bne.n	80032fe <__iar_annotation$$branch+0x1d6>
 80032f8:	7c20      	ldrb	r0, [r4, #16]
 80032fa:	f002 fb68 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 80032fe:	2011      	movs	r0, #17
 8003300:	e7c0      	b.n	8003284 <__iar_annotation$$branch+0x15c>
 8003302:	2121      	movs	r1, #33	@ 0x21
 8003304:	7c20      	ldrb	r0, [r4, #16]
 8003306:	f7fd f9ef 	bl	80006e8 <USBPD_PE_Notification>
 800330a:	2000      	movs	r0, #0
 800330c:	e795      	b.n	800323a <__iar_annotation$$branch+0x112>
 800330e:	2100      	movs	r1, #0
 8003310:	0020      	movs	r0, r4
 8003312:	f000 fd05 	bl	8003d20 <PE_Send_SRCCapabilities>
 8003316:	2805      	cmp	r0, #5
 8003318:	d107      	bne.n	800332a <__iar_annotation$$branch+0x202>
 800331a:	2104      	movs	r1, #4
 800331c:	0020      	movs	r0, r4
 800331e:	f7fe f976 	bl	800160e <PE_SetPowerNegotiation>
 8003322:	2001      	movs	r0, #1
 8003324:	7720      	strb	r0, [r4, #28]
 8003326:	83e7      	strh	r7, [r4, #30]
 8003328:	e7c5      	b.n	80032b6 <__iar_annotation$$branch+0x18e>
 800332a:	2000      	movs	r0, #0
 800332c:	7720      	strb	r0, [r4, #28]
 800332e:	2011      	movs	r0, #17
 8003330:	e783      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003332:	03a8      	lsls	r0, r5, #14
 8003334:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8003336:	4281      	cmp	r1, r0
 8003338:	d106      	bne.n	8003348 <__iar_annotation$$branch+0x220>
 800333a:	2100      	movs	r1, #0
 800333c:	8461      	strh	r1, [r4, #34]	@ 0x22
 800333e:	7931      	ldrb	r1, [r6, #4]
 8003340:	1c49      	adds	r1, r1, #1
 8003342:	7131      	strb	r1, [r6, #4]
 8003344:	2105      	movs	r1, #5
 8003346:	7461      	strb	r1, [r4, #17]
 8003348:	8be1      	ldrh	r1, [r4, #30]
 800334a:	4281      	cmp	r1, r0
 800334c:	d1cd      	bne.n	80032ea <__iar_annotation$$branch+0x1c2>
 800334e:	6820      	ldr	r0, [r4, #0]
 8003350:	6840      	ldr	r0, [r0, #4]
 8003352:	0601      	lsls	r1, r0, #24
 8003354:	0fc9      	lsrs	r1, r1, #31
 8003356:	d002      	beq.n	800335e <__iar_annotation$$branch+0x236>
 8003358:	78f0      	ldrb	r0, [r6, #3]
 800335a:	1c40      	adds	r0, r0, #1
 800335c:	70f0      	strb	r0, [r6, #3]
 800335e:	2007      	movs	r0, #7
 8003360:	e76b      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003362:	4668      	mov	r0, sp
 8003364:	7b00      	ldrb	r0, [r0, #12]
 8003366:	2811      	cmp	r0, #17
 8003368:	d109      	bne.n	800337e <__iar_annotation$$branch+0x256>
 800336a:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800336c:	0bc1      	lsrs	r1, r0, #15
 800336e:	d106      	bne.n	800337e <__iar_annotation$$branch+0x256>
 8003370:	0b01      	lsrs	r1, r0, #12
 8003372:	0749      	lsls	r1, r1, #29
 8003374:	d100      	bne.n	8003378 <__iar_annotation$$branch+0x250>
 8003376:	e111      	b.n	800359c <__iar_annotation$$branch+0x474>
 8003378:	06c0      	lsls	r0, r0, #27
 800337a:	0ec0      	lsrs	r0, r0, #27
 800337c:	2802      	cmp	r0, #2
 800337e:	d000      	beq.n	8003382 <__iar_annotation$$branch+0x25a>
 8003380:	e10c      	b.n	800359c <__iar_annotation$$branch+0x474>
 8003382:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003384:	7881      	ldrb	r1, [r0, #2]
 8003386:	78c2      	ldrb	r2, [r0, #3]
 8003388:	0212      	lsls	r2, r2, #8
 800338a:	1889      	adds	r1, r1, r2
 800338c:	7902      	ldrb	r2, [r0, #4]
 800338e:	0412      	lsls	r2, r2, #16
 8003390:	1889      	adds	r1, r1, r2
 8003392:	7940      	ldrb	r0, [r0, #5]
 8003394:	0600      	lsls	r0, r0, #24
 8003396:	1808      	adds	r0, r1, r0
 8003398:	9000      	str	r0, [sp, #0]
 800339a:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800339c:	0600      	lsls	r0, r0, #24
 800339e:	0f81      	lsrs	r1, r0, #30
 80033a0:	7c20      	ldrb	r0, [r4, #16]
 80033a2:	f7fd fd5b 	bl	8000e5c <PE_ExtRevisionInteroperability>
 80033a6:	2304      	movs	r3, #4
 80033a8:	466a      	mov	r2, sp
 80033aa:	2106      	movs	r1, #6
 80033ac:	7c20      	ldrb	r0, [r4, #16]
 80033ae:	68a5      	ldr	r5, [r4, #8]
 80033b0:	69ad      	ldr	r5, [r5, #24]
 80033b2:	47a8      	blx	r5
 80033b4:	2009      	movs	r0, #9
 80033b6:	7460      	strb	r0, [r4, #17]
 80033b8:	2500      	movs	r5, #0
 80033ba:	e0e5      	b.n	8003588 <__iar_annotation$$branch+0x460>
 80033bc:	2702      	movs	r7, #2
 80033be:	2507      	movs	r5, #7
 80033c0:	a901      	add	r1, sp, #4
 80033c2:	7c20      	ldrb	r0, [r4, #16]
 80033c4:	68a2      	ldr	r2, [r4, #8]
 80033c6:	69d2      	ldr	r2, [r2, #28]
 80033c8:	4790      	blx	r2
 80033ca:	280a      	cmp	r0, #10
 80033cc:	d010      	beq.n	80033f0 <__iar_annotation$$branch+0x2c8>
 80033ce:	280b      	cmp	r0, #11
 80033d0:	d035      	beq.n	800343e <__iar_annotation$$branch+0x316>
 80033d2:	280d      	cmp	r0, #13
 80033d4:	6860      	ldr	r0, [r4, #4]
 80033d6:	6800      	ldr	r0, [r0, #0]
 80033d8:	d136      	bne.n	8003448 <__iar_annotation$$branch+0x320>
 80033da:	0a00      	lsrs	r0, r0, #8
 80033dc:	4005      	ands	r5, r0
 80033de:	2d03      	cmp	r5, #3
 80033e0:	d101      	bne.n	80033e6 <__iar_annotation$$branch+0x2be>
 80033e2:	2303      	movs	r3, #3
 80033e4:	e000      	b.n	80033e8 <__iar_annotation$$branch+0x2c0>
 80033e6:	230e      	movs	r3, #14
 80033e8:	2000      	movs	r0, #0
 80033ea:	9000      	str	r0, [sp, #0]
 80033ec:	220c      	movs	r2, #12
 80033ee:	e035      	b.n	800345c <__iar_annotation$$branch+0x334>
 80033f0:	48a9      	ldr	r0, [pc, #676]	@ (8003698 <__iar_annotation$$branch+0x570>)
 80033f2:	83e0      	strh	r0, [r4, #30]
 80033f4:	271e      	movs	r7, #30
 80033f6:	6860      	ldr	r0, [r4, #4]
 80033f8:	6800      	ldr	r0, [r0, #0]
 80033fa:	0a00      	lsrs	r0, r0, #8
 80033fc:	4005      	ands	r5, r0
 80033fe:	2d01      	cmp	r5, #1
 8003400:	d00b      	beq.n	800341a <__iar_annotation$$branch+0x2f2>
 8003402:	9801      	ldr	r0, [sp, #4]
 8003404:	2803      	cmp	r0, #3
 8003406:	d108      	bne.n	800341a <__iar_annotation$$branch+0x2f2>
 8003408:	6960      	ldr	r0, [r4, #20]
 800340a:	06c0      	lsls	r0, r0, #27
 800340c:	0f80      	lsrs	r0, r0, #30
 800340e:	2803      	cmp	r0, #3
 8003410:	d103      	bne.n	800341a <__iar_annotation$$branch+0x2f2>
 8003412:	2080      	movs	r0, #128	@ 0x80
 8003414:	0200      	lsls	r0, r0, #8
 8003416:	83e0      	strh	r0, [r4, #30]
 8003418:	2700      	movs	r7, #0
 800341a:	2000      	movs	r0, #0
 800341c:	9000      	str	r0, [sp, #0]
 800341e:	230c      	movs	r3, #12
 8003420:	2203      	movs	r2, #3
 8003422:	2100      	movs	r1, #0
 8003424:	0020      	movs	r0, r4
 8003426:	f7fe f9a7 	bl	8001778 <PE_Send_CtrlMessage>
 800342a:	6960      	ldr	r0, [r4, #20]
 800342c:	2118      	movs	r1, #24
 800342e:	4388      	bics	r0, r1
 8003430:	9901      	ldr	r1, [sp, #4]
 8003432:	00c9      	lsls	r1, r1, #3
 8003434:	2218      	movs	r2, #24
 8003436:	400a      	ands	r2, r1
 8003438:	4302      	orrs	r2, r0
 800343a:	6162      	str	r2, [r4, #20]
 800343c:	e012      	b.n	8003464 <__iar_annotation$$branch+0x33c>
 800343e:	2000      	movs	r0, #0
 8003440:	9000      	str	r0, [sp, #0]
 8003442:	230c      	movs	r3, #12
 8003444:	2202      	movs	r2, #2
 8003446:	e009      	b.n	800345c <__iar_annotation$$branch+0x334>
 8003448:	0a00      	lsrs	r0, r0, #8
 800344a:	4005      	ands	r5, r0
 800344c:	2d03      	cmp	r5, #3
 800344e:	d101      	bne.n	8003454 <__iar_annotation$$branch+0x32c>
 8003450:	2303      	movs	r3, #3
 8003452:	e000      	b.n	8003456 <__iar_annotation$$branch+0x32e>
 8003454:	230e      	movs	r3, #14
 8003456:	2000      	movs	r0, #0
 8003458:	9000      	str	r0, [sp, #0]
 800345a:	2204      	movs	r2, #4
 800345c:	2100      	movs	r1, #0
 800345e:	0020      	movs	r0, r4
 8003460:	f7fe f98a 	bl	8001778 <PE_Send_CtrlMessage>
 8003464:	003d      	movs	r5, r7
 8003466:	e630      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003468:	8be0      	ldrh	r0, [r4, #30]
 800346a:	03a9      	lsls	r1, r5, #14
 800346c:	4288      	cmp	r0, r1
 800346e:	d1fa      	bne.n	8003466 <__iar_annotation$$branch+0x33e>
 8003470:	2104      	movs	r1, #4
 8003472:	0020      	movs	r0, r4
 8003474:	f7fe f8cb 	bl	800160e <PE_SetPowerNegotiation>
 8003478:	68a0      	ldr	r0, [r4, #8]
 800347a:	6801      	ldr	r1, [r0, #0]
 800347c:	2900      	cmp	r1, #0
 800347e:	d0f2      	beq.n	8003466 <__iar_annotation$$branch+0x33e>
 8003480:	7c20      	ldrb	r0, [r4, #16]
 8003482:	4788      	blx	r1
 8003484:	2800      	cmp	r0, #0
 8003486:	d000      	beq.n	800348a <__iar_annotation$$branch+0x362>
 8003488:	e2db      	b.n	8003a42 <__iar_annotation$$branch+0x91a>
 800348a:	200d      	movs	r0, #13
 800348c:	e6d5      	b.n	800323a <__iar_annotation$$branch+0x112>
 800348e:	2000      	movs	r0, #0
 8003490:	9000      	str	r0, [sp, #0]
 8003492:	2303      	movs	r3, #3
 8003494:	2206      	movs	r2, #6
 8003496:	2100      	movs	r1, #0
 8003498:	0020      	movs	r0, r4
 800349a:	f7fe f96d 	bl	8001778 <PE_Send_CtrlMessage>
 800349e:	2800      	cmp	r0, #0
 80034a0:	d110      	bne.n	80034c4 <__iar_annotation$$branch+0x39c>
 80034a2:	2103      	movs	r1, #3
 80034a4:	0020      	movs	r0, r4
 80034a6:	f7fe f8b2 	bl	800160e <PE_SetPowerNegotiation>
 80034aa:	2110      	movs	r1, #16
 80034ac:	7c20      	ldrb	r0, [r4, #16]
 80034ae:	f7fd f91b 	bl	80006e8 <USBPD_PE_Notification>
 80034b2:	2000      	movs	r0, #0
 80034b4:	84a0      	strh	r0, [r4, #36]	@ 0x24
 80034b6:	6960      	ldr	r0, [r4, #20]
 80034b8:	06c0      	lsls	r0, r0, #27
 80034ba:	0f80      	lsrs	r0, r0, #30
 80034bc:	2803      	cmp	r0, #3
 80034be:	d101      	bne.n	80034c4 <__iar_annotation$$branch+0x39c>
 80034c0:	4876      	ldr	r0, [pc, #472]	@ (800369c <__iar_annotation$$branch+0x574>)
 80034c2:	84a0      	strh	r0, [r4, #36]	@ 0x24
 80034c4:	e601      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80034c6:	2001      	movs	r0, #1
 80034c8:	9000      	str	r0, [sp, #0]
 80034ca:	2397      	movs	r3, #151	@ 0x97
 80034cc:	2202      	movs	r2, #2
 80034ce:	2100      	movs	r1, #0
 80034d0:	0020      	movs	r0, r4
 80034d2:	f7fe f951 	bl	8001778 <PE_Send_CtrlMessage>
 80034d6:	2800      	cmp	r0, #0
 80034d8:	d1f4      	bne.n	80034c4 <__iar_annotation$$branch+0x39c>
 80034da:	7725      	strb	r5, [r4, #28]
 80034dc:	2129      	movs	r1, #41	@ 0x29
 80034de:	7c20      	ldrb	r0, [r4, #16]
 80034e0:	f7fd f902 	bl	80006e8 <USBPD_PE_Notification>
 80034e4:	486e      	ldr	r0, [pc, #440]	@ (80036a0 <__iar_annotation$$branch+0x578>)
 80034e6:	83e0      	strh	r0, [r4, #30]
 80034e8:	4d6e      	ldr	r5, [pc, #440]	@ (80036a4 <__iar_annotation$$branch+0x57c>)
 80034ea:	e5ee      	b.n	80030ca <__iar_annotation$$branch+0xe>
 80034ec:	00008014 	.word	0x00008014
 80034f0:	00008096 	.word	0x00008096
 80034f4:	00007fff 	.word	0x00007fff
 80034f8:	8be0      	ldrh	r0, [r4, #30]
 80034fa:	03a9      	lsls	r1, r5, #14
 80034fc:	4288      	cmp	r0, r1
 80034fe:	d1f4      	bne.n	80034ea <__iar_annotation$$branch+0x3c2>
 8003500:	212a      	movs	r1, #42	@ 0x2a
 8003502:	7c20      	ldrb	r0, [r4, #16]
 8003504:	f7fd f8f0 	bl	80006e8 <USBPD_PE_Notification>
 8003508:	2000      	movs	r0, #0
 800350a:	9000      	str	r0, [sp, #0]
 800350c:	2303      	movs	r3, #3
 800350e:	2206      	movs	r2, #6
 8003510:	2100      	movs	r1, #0
 8003512:	0020      	movs	r0, r4
 8003514:	f7fe f930 	bl	8001778 <PE_Send_CtrlMessage>
 8003518:	2800      	cmp	r0, #0
 800351a:	d109      	bne.n	8003530 <__iar_annotation$$branch+0x408>
 800351c:	212e      	movs	r1, #46	@ 0x2e
 800351e:	e6cd      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003520:	2000      	movs	r0, #0
 8003522:	9000      	str	r0, [sp, #0]
 8003524:	2307      	movs	r3, #7
 8003526:	2203      	movs	r2, #3
 8003528:	2100      	movs	r1, #0
 800352a:	0020      	movs	r0, r4
 800352c:	f7fe f924 	bl	8001778 <PE_Send_CtrlMessage>
 8003530:	e5cb      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003532:	2000      	movs	r0, #0
 8003534:	9000      	str	r0, [sp, #0]
 8003536:	2312      	movs	r3, #18
 8003538:	220d      	movs	r2, #13
 800353a:	2031      	movs	r0, #49	@ 0x31
 800353c:	5c21      	ldrb	r1, [r4, r0]
 800353e:	0020      	movs	r0, r4
 8003540:	f7fe f91a 	bl	8001778 <PE_Send_CtrlMessage>
 8003544:	2800      	cmp	r0, #0
 8003546:	d1f3      	bne.n	8003530 <__iar_annotation$$branch+0x408>
 8003548:	83e7      	strh	r7, [r4, #30]
 800354a:	251b      	movs	r5, #27
 800354c:	2130      	movs	r1, #48	@ 0x30
 800354e:	e6b5      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003550:	4668      	mov	r0, sp
 8003552:	7b00      	ldrb	r0, [r0, #12]
 8003554:	2814      	cmp	r0, #20
 8003556:	d021      	beq.n	800359c <__iar_annotation$$branch+0x474>
 8003558:	2030      	movs	r0, #48	@ 0x30
 800355a:	5c20      	ldrb	r0, [r4, r0]
 800355c:	2231      	movs	r2, #49	@ 0x31
 800355e:	5ca2      	ldrb	r2, [r4, r2]
 8003560:	4290      	cmp	r0, r2
 8003562:	d11b      	bne.n	800359c <__iar_annotation$$branch+0x474>
 8003564:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003566:	4001      	ands	r1, r0
 8003568:	2903      	cmp	r1, #3
 800356a:	d117      	bne.n	800359c <__iar_annotation$$branch+0x474>
 800356c:	2131      	movs	r1, #49	@ 0x31
 800356e:	7c20      	ldrb	r0, [r4, #16]
 8003570:	f7fd f8ba 	bl	80006e8 <USBPD_PE_Notification>
 8003574:	2030      	movs	r0, #48	@ 0x30
 8003576:	5c20      	ldrb	r0, [r4, r0]
 8003578:	2800      	cmp	r0, #0
 800357a:	d102      	bne.n	8003582 <__iar_annotation$$branch+0x45a>
 800357c:	2007      	movs	r0, #7
 800357e:	7460      	strb	r0, [r4, #17]
 8003580:	e002      	b.n	8003588 <__iar_annotation$$branch+0x460>
 8003582:	2003      	movs	r0, #3
 8003584:	7460      	strb	r0, [r4, #17]
 8003586:	2500      	movs	r5, #0
 8003588:	4668      	mov	r0, sp
 800358a:	7b00      	ldrb	r0, [r0, #12]
 800358c:	2814      	cmp	r0, #20
 800358e:	d005      	beq.n	800359c <__iar_annotation$$branch+0x474>
 8003590:	2014      	movs	r0, #20
 8003592:	4669      	mov	r1, sp
 8003594:	7308      	strb	r0, [r1, #12]
 8003596:	0020      	movs	r0, r4
 8003598:	f7fd fb11 	bl	8000bbe <PE_Clear_RxEvent>
 800359c:	8be0      	ldrh	r0, [r4, #30]
 800359e:	2180      	movs	r1, #128	@ 0x80
 80035a0:	0209      	lsls	r1, r1, #8
 80035a2:	4288      	cmp	r0, r1
 80035a4:	d1c4      	bne.n	8003530 <__iar_annotation$$branch+0x408>
 80035a6:	e24c      	b.n	8003a42 <__iar_annotation$$branch+0x91a>
 80035a8:	6860      	ldr	r0, [r4, #4]
 80035aa:	7800      	ldrb	r0, [r0, #0]
 80035ac:	0780      	lsls	r0, r0, #30
 80035ae:	0f80      	lsrs	r0, r0, #30
 80035b0:	2802      	cmp	r0, #2
 80035b2:	d102      	bne.n	80035ba <__iar_annotation$$branch+0x492>
 80035b4:	7c20      	ldrb	r0, [r4, #16]
 80035b6:	f002 fa0a 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 80035ba:	2105      	movs	r1, #5
 80035bc:	0020      	movs	r0, r4
 80035be:	f7fd fa99 	bl	8000af4 <PE_Send_RESET>
 80035c2:	6860      	ldr	r0, [r4, #4]
 80035c4:	6801      	ldr	r1, [r0, #0]
 80035c6:	2210      	movs	r2, #16
 80035c8:	4391      	bics	r1, r2
 80035ca:	6001      	str	r1, [r0, #0]
 80035cc:	78b0      	ldrb	r0, [r6, #2]
 80035ce:	1c40      	adds	r0, r0, #1
 80035d0:	70b0      	strb	r0, [r6, #2]
 80035d2:	6961      	ldr	r1, [r4, #20]
 80035d4:	4834      	ldr	r0, [pc, #208]	@ (80036a8 <__iar_annotation$$branch+0x580>)
 80035d6:	4008      	ands	r0, r1
 80035d8:	6160      	str	r0, [r4, #20]
 80035da:	2100      	movs	r1, #0
 80035dc:	2232      	movs	r2, #50	@ 0x32
 80035de:	54a1      	strb	r1, [r4, r2]
 80035e0:	4932      	ldr	r1, [pc, #200]	@ (80036ac <__iar_annotation$$branch+0x584>)
 80035e2:	4001      	ands	r1, r0
 80035e4:	6161      	str	r1, [r4, #20]
 80035e6:	2202      	movs	r2, #2
 80035e8:	2101      	movs	r1, #1
 80035ea:	0020      	movs	r0, r4
 80035ec:	f7fe f806 	bl	80015fc <PE_CallHardResetCallback>
 80035f0:	2169      	movs	r1, #105	@ 0x69
 80035f2:	4668      	mov	r0, sp
 80035f4:	7b40      	ldrb	r0, [r0, #13]
 80035f6:	f7fd f877 	bl	80006e8 <USBPD_PE_Notification>
 80035fa:	83e7      	strh	r7, [r4, #30]
 80035fc:	251b      	movs	r5, #27
 80035fe:	2015      	movs	r0, #21
 8003600:	e61b      	b.n	800323a <__iar_annotation$$branch+0x112>
 8003602:	6860      	ldr	r0, [r4, #4]
 8003604:	7800      	ldrb	r0, [r0, #0]
 8003606:	0780      	lsls	r0, r0, #30
 8003608:	0f80      	lsrs	r0, r0, #30
 800360a:	2802      	cmp	r0, #2
 800360c:	d1f0      	bne.n	80035f0 <__iar_annotation$$branch+0x4c8>
 800360e:	7c20      	ldrb	r0, [r4, #16]
 8003610:	f002 f9dd 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 8003614:	e7ec      	b.n	80035f0 <__iar_annotation$$branch+0x4c8>
 8003616:	8be0      	ldrh	r0, [r4, #30]
 8003618:	03a9      	lsls	r1, r5, #14
 800361a:	4288      	cmp	r0, r1
 800361c:	d11a      	bne.n	8003654 <__iar_annotation$$branch+0x52c>
 800361e:	6960      	ldr	r0, [r4, #20]
 8003620:	78b1      	ldrb	r1, [r6, #2]
 8003622:	2903      	cmp	r1, #3
 8003624:	d303      	bcc.n	800362e <__iar_annotation$$branch+0x506>
 8003626:	0741      	lsls	r1, r0, #29
 8003628:	0fc9      	lsrs	r1, r1, #31
 800362a:	d130      	bne.n	800368e <__iar_annotation$$branch+0x566>
 800362c:	e66d      	b.n	800330a <__iar_annotation$$branch+0x1e2>
 800362e:	4920      	ldr	r1, [pc, #128]	@ (80036b0 <__iar_annotation$$branch+0x588>)
 8003630:	83e1      	strh	r1, [r4, #30]
 8003632:	2117      	movs	r1, #23
 8003634:	7461      	strb	r1, [r4, #17]
 8003636:	2500      	movs	r5, #0
 8003638:	0540      	lsls	r0, r0, #21
 800363a:	0f80      	lsrs	r0, r0, #30
 800363c:	1e42      	subs	r2, r0, #1
 800363e:	4192      	sbcs	r2, r2
 8003640:	0fd2      	lsrs	r2, r2, #31
 8003642:	2101      	movs	r1, #1
 8003644:	0020      	movs	r0, r4
 8003646:	f7fd ffd9 	bl	80015fc <PE_CallHardResetCallback>
 800364a:	2203      	movs	r2, #3
 800364c:	2101      	movs	r1, #1
 800364e:	0020      	movs	r0, r4
 8003650:	f7fd ffd4 	bl	80015fc <PE_CallHardResetCallback>
 8003654:	e539      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003656:	2100      	movs	r1, #0
 8003658:	4668      	mov	r0, sp
 800365a:	7b40      	ldrb	r0, [r0, #13]
 800365c:	68a2      	ldr	r2, [r4, #8]
 800365e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003660:	4790      	blx	r2
 8003662:	2801      	cmp	r0, #1
 8003664:	d105      	bne.n	8003672 <__iar_annotation$$branch+0x54a>
 8003666:	4813      	ldr	r0, [pc, #76]	@ (80036b4 <__iar_annotation$$branch+0x58c>)
 8003668:	83e0      	strh	r0, [r4, #30]
 800366a:	25c8      	movs	r5, #200	@ 0xc8
 800366c:	00ad      	lsls	r5, r5, #2
 800366e:	2013      	movs	r0, #19
 8003670:	7460      	strb	r0, [r4, #17]
 8003672:	8be0      	ldrh	r0, [r4, #30]
 8003674:	2180      	movs	r1, #128	@ 0x80
 8003676:	0209      	lsls	r1, r1, #8
 8003678:	4288      	cmp	r0, r1
 800367a:	d1eb      	bne.n	8003654 <__iar_annotation$$branch+0x52c>
 800367c:	2206      	movs	r2, #6
 800367e:	2101      	movs	r1, #1
 8003680:	0020      	movs	r0, r4
 8003682:	f7fd ffbb 	bl	80015fc <PE_CallHardResetCallback>
 8003686:	6960      	ldr	r0, [r4, #20]
 8003688:	0741      	lsls	r1, r0, #29
 800368a:	0fc9      	lsrs	r1, r1, #31
 800368c:	d003      	beq.n	8003696 <__iar_annotation$$branch+0x56e>
 800368e:	68a0      	ldr	r0, [r4, #8]
 8003690:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003692:	2800      	cmp	r0, #0
 8003694:	d137      	bne.n	8003706 <__iar_annotation$$branch+0x5de>
 8003696:	e638      	b.n	800330a <__iar_annotation$$branch+0x1e2>
 8003698:	0000801e 	.word	0x0000801e
 800369c:	0000b6b0 	.word	0x0000b6b0
 80036a0:	00008226 	.word	0x00008226
 80036a4:	00000226 	.word	0x00000226
 80036a8:	fffff9ff 	.word	0xfffff9ff
 80036ac:	fffffe3f 	.word	0xfffffe3f
 80036b0:	0000828a 	.word	0x0000828a
 80036b4:	00008320 	.word	0x00008320
 80036b8:	8be0      	ldrh	r0, [r4, #30]
 80036ba:	03a9      	lsls	r1, r5, #14
 80036bc:	4288      	cmp	r0, r1
 80036be:	d126      	bne.n	800370e <__iar_annotation$$branch+0x5e6>
 80036c0:	2204      	movs	r2, #4
 80036c2:	2101      	movs	r1, #1
 80036c4:	0020      	movs	r0, r4
 80036c6:	f7fd ff99 	bl	80015fc <PE_CallHardResetCallback>
 80036ca:	2101      	movs	r1, #1
 80036cc:	4668      	mov	r0, sp
 80036ce:	7b40      	ldrb	r0, [r0, #13]
 80036d0:	68a2      	ldr	r2, [r4, #8]
 80036d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80036d4:	4790      	blx	r2
 80036d6:	2801      	cmp	r0, #1
 80036d8:	d10d      	bne.n	80036f6 <__iar_annotation$$branch+0x5ce>
 80036da:	0020      	movs	r0, r4
 80036dc:	f7fd fb1d 	bl	8000d1a <PE_Reset_HardReset>
 80036e0:	2168      	movs	r1, #104	@ 0x68
 80036e2:	4668      	mov	r0, sp
 80036e4:	7b40      	ldrb	r0, [r0, #13]
 80036e6:	f7fc ffff 	bl	80006e8 <USBPD_PE_Notification>
 80036ea:	2205      	movs	r2, #5
 80036ec:	2101      	movs	r1, #1
 80036ee:	0020      	movs	r0, r4
 80036f0:	f7fd ff84 	bl	80015fc <PE_CallHardResetCallback>
 80036f4:	e633      	b.n	800335e <__iar_annotation$$branch+0x236>
 80036f6:	2206      	movs	r2, #6
 80036f8:	2101      	movs	r1, #1
 80036fa:	0020      	movs	r0, r4
 80036fc:	f7fd ff7e 	bl	80015fc <PE_CallHardResetCallback>
 8003700:	68a0      	ldr	r0, [r4, #8]
 8003702:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003704:	2800      	cmp	r0, #0
 8003706:	d000      	beq.n	800370a <__iar_annotation$$branch+0x5e2>
 8003708:	e2d6      	b.n	8003cb8 <__iar_annotation$$branch+0x5e>
 800370a:	2500      	movs	r5, #0
 800370c:	7465      	strb	r5, [r4, #17]
 800370e:	e4dc      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003710:	2001      	movs	r0, #1
 8003712:	9000      	str	r0, [sp, #0]
 8003714:	231b      	movs	r3, #27
 8003716:	2207      	movs	r2, #7
 8003718:	2100      	movs	r1, #0
 800371a:	0020      	movs	r0, r4
 800371c:	f7fe f82c 	bl	8001778 <PE_Send_CtrlMessage>
 8003720:	2800      	cmp	r0, #0
 8003722:	d1f4      	bne.n	800370e <__iar_annotation$$branch+0x5e6>
 8003724:	2006      	movs	r0, #6
 8003726:	7720      	strb	r0, [r4, #28]
 8003728:	83e7      	strh	r7, [r4, #30]
 800372a:	251b      	movs	r5, #27
 800372c:	210b      	movs	r1, #11
 800372e:	e5c5      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003730:	4668      	mov	r0, sp
 8003732:	7b00      	ldrb	r0, [r0, #12]
 8003734:	2811      	cmp	r0, #17
 8003736:	d13e      	bne.n	80037b6 <__iar_annotation$$branch+0x68e>
 8003738:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 800373a:	0bc1      	lsrs	r1, r0, #15
 800373c:	d11f      	bne.n	800377e <__iar_annotation$$branch+0x656>
 800373e:	0441      	lsls	r1, r0, #17
 8003740:	0f49      	lsrs	r1, r1, #29
 8003742:	d01c      	beq.n	800377e <__iar_annotation$$branch+0x656>
 8003744:	06c0      	lsls	r0, r0, #27
 8003746:	0ec0      	lsrs	r0, r0, #27
 8003748:	2801      	cmp	r0, #1
 800374a:	d118      	bne.n	800377e <__iar_annotation$$branch+0x656>
 800374c:	008b      	lsls	r3, r1, #2
 800374e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003750:	1c82      	adds	r2, r0, #2
 8003752:	2104      	movs	r1, #4
 8003754:	7c20      	ldrb	r0, [r4, #16]
 8003756:	68a5      	ldr	r5, [r4, #8]
 8003758:	69ad      	ldr	r5, [r5, #24]
 800375a:	47a8      	blx	r5
 800375c:	2003      	movs	r0, #3
 800375e:	7460      	strb	r0, [r4, #17]
 8003760:	2500      	movs	r5, #0
 8003762:	4668      	mov	r0, sp
 8003764:	7b00      	ldrb	r0, [r0, #12]
 8003766:	2814      	cmp	r0, #20
 8003768:	d005      	beq.n	8003776 <__iar_annotation$$branch+0x64e>
 800376a:	2014      	movs	r0, #20
 800376c:	4669      	mov	r1, sp
 800376e:	7308      	strb	r0, [r1, #12]
 8003770:	0020      	movs	r0, r4
 8003772:	f7fd fa24 	bl	8000bbe <PE_Clear_RxEvent>
 8003776:	210d      	movs	r1, #13
 8003778:	7c20      	ldrb	r0, [r4, #16]
 800377a:	f7fc ffb5 	bl	80006e8 <USBPD_PE_Notification>
 800377e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003780:	21f0      	movs	r1, #240	@ 0xf0
 8003782:	0209      	lsls	r1, r1, #8
 8003784:	4001      	ands	r1, r0
 8003786:	d116      	bne.n	80037b6 <__iar_annotation$$branch+0x68e>
 8003788:	06c0      	lsls	r0, r0, #27
 800378a:	0ec0      	lsrs	r0, r0, #27
 800378c:	2804      	cmp	r0, #4
 800378e:	d001      	beq.n	8003794 <__iar_annotation$$branch+0x66c>
 8003790:	2810      	cmp	r0, #16
 8003792:	d110      	bne.n	80037b6 <__iar_annotation$$branch+0x68e>
 8003794:	2003      	movs	r0, #3
 8003796:	7460      	strb	r0, [r4, #17]
 8003798:	2500      	movs	r5, #0
 800379a:	4668      	mov	r0, sp
 800379c:	7b00      	ldrb	r0, [r0, #12]
 800379e:	2814      	cmp	r0, #20
 80037a0:	d005      	beq.n	80037ae <__iar_annotation$$branch+0x686>
 80037a2:	2014      	movs	r0, #20
 80037a4:	4669      	mov	r1, sp
 80037a6:	7308      	strb	r0, [r1, #12]
 80037a8:	0020      	movs	r0, r4
 80037aa:	f7fd fa08 	bl	8000bbe <PE_Clear_RxEvent>
 80037ae:	210e      	movs	r1, #14
 80037b0:	7c20      	ldrb	r0, [r4, #16]
 80037b2:	f7fc ff99 	bl	80006e8 <USBPD_PE_Notification>
 80037b6:	8be0      	ldrh	r0, [r4, #30]
 80037b8:	2180      	movs	r1, #128	@ 0x80
 80037ba:	0209      	lsls	r1, r1, #8
 80037bc:	4288      	cmp	r0, r1
 80037be:	d11f      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 80037c0:	2003      	movs	r0, #3
 80037c2:	e55f      	b.n	8003284 <__iar_annotation$$branch+0x15c>
 80037c4:	68a0      	ldr	r0, [r4, #8]
 80037c6:	6881      	ldr	r1, [r0, #8]
 80037c8:	2900      	cmp	r1, #0
 80037ca:	d01f      	beq.n	800380c <__iar_annotation$$branch+0x6e4>
 80037cc:	7c20      	ldrb	r0, [r4, #16]
 80037ce:	4788      	blx	r1
 80037d0:	280a      	cmp	r0, #10
 80037d2:	d002      	beq.n	80037da <__iar_annotation$$branch+0x6b2>
 80037d4:	280d      	cmp	r0, #13
 80037d6:	d014      	beq.n	8003802 <__iar_annotation$$branch+0x6da>
 80037d8:	e018      	b.n	800380c <__iar_annotation$$branch+0x6e4>
 80037da:	1cf8      	adds	r0, r7, #3
 80037dc:	83e0      	strh	r0, [r4, #30]
 80037de:	251e      	movs	r5, #30
 80037e0:	2000      	movs	r0, #0
 80037e2:	9000      	str	r0, [sp, #0]
 80037e4:	2324      	movs	r3, #36	@ 0x24
 80037e6:	2203      	movs	r2, #3
 80037e8:	2100      	movs	r1, #0
 80037ea:	0020      	movs	r0, r4
 80037ec:	f7fd ffc4 	bl	8001778 <PE_Send_CtrlMessage>
 80037f0:	2800      	cmp	r0, #0
 80037f2:	d105      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 80037f4:	2201      	movs	r2, #1
 80037f6:	2101      	movs	r1, #1
 80037f8:	7c20      	ldrb	r0, [r4, #16]
 80037fa:	68a3      	ldr	r3, [r4, #8]
 80037fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037fe:	4798      	blx	r3
 8003800:	e463      	b.n	80030ca <__iar_annotation$$branch+0xe>
 8003802:	2000      	movs	r0, #0
 8003804:	9000      	str	r0, [sp, #0]
 8003806:	2303      	movs	r3, #3
 8003808:	220c      	movs	r2, #12
 800380a:	e68d      	b.n	8003528 <__iar_annotation$$branch+0x400>
 800380c:	2000      	movs	r0, #0
 800380e:	9000      	str	r0, [sp, #0]
 8003810:	2303      	movs	r3, #3
 8003812:	2204      	movs	r2, #4
 8003814:	e688      	b.n	8003528 <__iar_annotation$$branch+0x400>
 8003816:	8be0      	ldrh	r0, [r4, #30]
 8003818:	03a9      	lsls	r1, r5, #14
 800381a:	4288      	cmp	r0, r1
 800381c:	d1f0      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 800381e:	2104      	movs	r1, #4
 8003820:	0020      	movs	r0, r4
 8003822:	f7fd fef4 	bl	800160e <PE_SetPowerNegotiation>
 8003826:	6860      	ldr	r0, [r4, #4]
 8003828:	6801      	ldr	r1, [r0, #0]
 800382a:	2210      	movs	r2, #16
 800382c:	430a      	orrs	r2, r1
 800382e:	6002      	str	r2, [r0, #0]
 8003830:	2206      	movs	r2, #6
 8003832:	2101      	movs	r1, #1
 8003834:	7c20      	ldrb	r0, [r4, #16]
 8003836:	68a3      	ldr	r3, [r4, #8]
 8003838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383a:	4798      	blx	r3
 800383c:	2207      	movs	r2, #7
 800383e:	2101      	movs	r1, #1
 8003840:	7c20      	ldrb	r0, [r4, #16]
 8003842:	68a3      	ldr	r3, [r4, #8]
 8003844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003846:	4798      	blx	r3
 8003848:	2100      	movs	r1, #0
 800384a:	7c20      	ldrb	r0, [r4, #16]
 800384c:	f002 f889 	bl	8005962 <USBPD_PRL_SetHeaderPowerRole>
 8003850:	2000      	movs	r0, #0
 8003852:	9000      	str	r0, [sp, #0]
 8003854:	2325      	movs	r3, #37	@ 0x25
 8003856:	2206      	movs	r2, #6
 8003858:	2100      	movs	r1, #0
 800385a:	0020      	movs	r0, r4
 800385c:	f7fd ff8c 	bl	8001778 <PE_Send_CtrlMessage>
 8003860:	2800      	cmp	r0, #0
 8003862:	d1cd      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003864:	e0c9      	b.n	80039fa <__iar_annotation$$branch+0x8d2>
 8003866:	4668      	mov	r0, sp
 8003868:	7b00      	ldrb	r0, [r0, #12]
 800386a:	2811      	cmp	r0, #17
 800386c:	d10b      	bne.n	8003886 <__iar_annotation$$branch+0x75e>
 800386e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003870:	4001      	ands	r1, r0
 8003872:	2906      	cmp	r1, #6
 8003874:	d107      	bne.n	8003886 <__iar_annotation$$branch+0x75e>
 8003876:	2014      	movs	r0, #20
 8003878:	4669      	mov	r1, sp
 800387a:	7308      	strb	r0, [r1, #12]
 800387c:	0020      	movs	r0, r4
 800387e:	f7fd f99e 	bl	8000bbe <PE_Clear_RxEvent>
 8003882:	2026      	movs	r0, #38	@ 0x26
 8003884:	7460      	strb	r0, [r4, #17]
 8003886:	8be0      	ldrh	r0, [r4, #30]
 8003888:	03a9      	lsls	r1, r5, #14
 800388a:	4288      	cmp	r0, r1
 800388c:	d1b8      	bne.n	8003800 <__iar_annotation$$branch+0x6d8>
 800388e:	68a3      	ldr	r3, [r4, #8]
 8003890:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8003892:	2800      	cmp	r0, #0
 8003894:	d000      	beq.n	8003898 <__iar_annotation$$branch+0x770>
 8003896:	e20f      	b.n	8003cb8 <__iar_annotation$$branch+0x5e>
 8003898:	220a      	movs	r2, #10
 800389a:	2101      	movs	r1, #1
 800389c:	7c20      	ldrb	r0, [r4, #16]
 800389e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a0:	4798      	blx	r3
 80038a2:	e0ce      	b.n	8003a42 <__iar_annotation$$branch+0x91a>
 80038a4:	2100      	movs	r1, #0
 80038a6:	0020      	movs	r0, r4
 80038a8:	f7fd f944 	bl	8000b34 <PE_ChangePowerRole>
 80038ac:	220d      	movs	r2, #13
 80038ae:	2100      	movs	r1, #0
 80038b0:	7c20      	ldrb	r0, [r4, #16]
 80038b2:	68a3      	ldr	r3, [r4, #8]
 80038b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b6:	4798      	blx	r3
 80038b8:	2114      	movs	r1, #20
 80038ba:	7c20      	ldrb	r0, [r4, #16]
 80038bc:	f7fc ff14 	bl	80006e8 <USBPD_PE_Notification>
 80038c0:	220e      	movs	r2, #14
 80038c2:	2100      	movs	r1, #0
 80038c4:	7c20      	ldrb	r0, [r4, #16]
 80038c6:	68a3      	ldr	r3, [r4, #8]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ca:	4798      	blx	r3
 80038cc:	6860      	ldr	r0, [r4, #4]
 80038ce:	7800      	ldrb	r0, [r0, #0]
 80038d0:	0780      	lsls	r0, r0, #30
 80038d2:	0f80      	lsrs	r0, r0, #30
 80038d4:	2801      	cmp	r0, #1
 80038d6:	d104      	bne.n	80038e2 <__iar_annotation$$branch+0x7ba>
 80038d8:	2101      	movs	r1, #1
 80038da:	4668      	mov	r0, sp
 80038dc:	7b40      	ldrb	r0, [r0, #13]
 80038de:	f002 f895 	bl	8005a0c <USBPD_PRL_SOPCapability>
 80038e2:	0020      	movs	r0, r4
 80038e4:	f7fd fa90 	bl	8000e08 <PE_Reset_StateMachine>
 80038e8:	e4cd      	b.n	8003286 <__iar_annotation$$branch+0x15e>
 80038ea:	2001      	movs	r0, #1
 80038ec:	9000      	str	r0, [sp, #0]
 80038ee:	231f      	movs	r3, #31
 80038f0:	220a      	movs	r2, #10
 80038f2:	2100      	movs	r1, #0
 80038f4:	0020      	movs	r0, r4
 80038f6:	f7fd ff3f 	bl	8001778 <PE_Send_CtrlMessage>
 80038fa:	2800      	cmp	r0, #0
 80038fc:	d1c6      	bne.n	800388c <__iar_annotation$$branch+0x764>
 80038fe:	2008      	movs	r0, #8
 8003900:	7720      	strb	r0, [r4, #28]
 8003902:	83e7      	strh	r7, [r4, #30]
 8003904:	251b      	movs	r5, #27
 8003906:	2202      	movs	r2, #2
 8003908:	2101      	movs	r1, #1
 800390a:	7c20      	ldrb	r0, [r4, #16]
 800390c:	68a3      	ldr	r3, [r4, #8]
 800390e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003910:	4798      	blx	r3
 8003912:	2139      	movs	r1, #57	@ 0x39
 8003914:	e4d2      	b.n	80032bc <__iar_annotation$$branch+0x194>
 8003916:	4668      	mov	r0, sp
 8003918:	7b00      	ldrb	r0, [r0, #12]
 800391a:	2811      	cmp	r0, #17
 800391c:	d145      	bne.n	80039aa <__iar_annotation$$branch+0x882>
 800391e:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003920:	391f      	subs	r1, #31
 8003922:	4001      	ands	r1, r0
 8003924:	d141      	bne.n	80039aa <__iar_annotation$$branch+0x882>
 8003926:	06c0      	lsls	r0, r0, #27
 8003928:	0ec0      	lsrs	r0, r0, #27
 800392a:	2803      	cmp	r0, #3
 800392c:	d006      	beq.n	800393c <__iar_annotation$$branch+0x814>
 800392e:	2804      	cmp	r0, #4
 8003930:	d012      	beq.n	8003958 <__iar_annotation$$branch+0x830>
 8003932:	280c      	cmp	r0, #12
 8003934:	d008      	beq.n	8003948 <__iar_annotation$$branch+0x820>
 8003936:	2810      	cmp	r0, #16
 8003938:	d020      	beq.n	800397c <__iar_annotation$$branch+0x854>
 800393a:	e036      	b.n	80039aa <__iar_annotation$$branch+0x882>
 800393c:	213a      	movs	r1, #58	@ 0x3a
 800393e:	7c20      	ldrb	r0, [r4, #16]
 8003940:	f7fc fed2 	bl	80006e8 <USBPD_PE_Notification>
 8003944:	2020      	movs	r0, #32
 8003946:	e012      	b.n	800396e <__iar_annotation$$branch+0x846>
 8003948:	2205      	movs	r2, #5
 800394a:	2101      	movs	r1, #1
 800394c:	7c20      	ldrb	r0, [r4, #16]
 800394e:	68a3      	ldr	r3, [r4, #8]
 8003950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003952:	4798      	blx	r3
 8003954:	213b      	movs	r1, #59	@ 0x3b
 8003956:	e006      	b.n	8003966 <__iar_annotation$$branch+0x83e>
 8003958:	2204      	movs	r2, #4
 800395a:	2101      	movs	r1, #1
 800395c:	7c20      	ldrb	r0, [r4, #16]
 800395e:	68a3      	ldr	r3, [r4, #8]
 8003960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003962:	4798      	blx	r3
 8003964:	2116      	movs	r1, #22
 8003966:	7c20      	ldrb	r0, [r4, #16]
 8003968:	f7fc febe 	bl	80006e8 <USBPD_PE_Notification>
 800396c:	2003      	movs	r0, #3
 800396e:	7460      	strb	r0, [r4, #17]
 8003970:	2500      	movs	r5, #0
 8003972:	4668      	mov	r0, sp
 8003974:	7b00      	ldrb	r0, [r0, #12]
 8003976:	2814      	cmp	r0, #20
 8003978:	d111      	bne.n	800399e <__iar_annotation$$branch+0x876>
 800397a:	e016      	b.n	80039aa <__iar_annotation$$branch+0x882>
 800397c:	2204      	movs	r2, #4
 800397e:	2101      	movs	r1, #1
 8003980:	7c20      	ldrb	r0, [r4, #16]
 8003982:	68a3      	ldr	r3, [r4, #8]
 8003984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003986:	4798      	blx	r3
 8003988:	2117      	movs	r1, #23
 800398a:	7c20      	ldrb	r0, [r4, #16]
 800398c:	f7fc feac 	bl	80006e8 <USBPD_PE_Notification>
 8003990:	2003      	movs	r0, #3
 8003992:	7460      	strb	r0, [r4, #17]
 8003994:	2500      	movs	r5, #0
 8003996:	4668      	mov	r0, sp
 8003998:	7b00      	ldrb	r0, [r0, #12]
 800399a:	2814      	cmp	r0, #20
 800399c:	d005      	beq.n	80039aa <__iar_annotation$$branch+0x882>
 800399e:	2014      	movs	r0, #20
 80039a0:	4669      	mov	r1, sp
 80039a2:	7308      	strb	r0, [r1, #12]
 80039a4:	0020      	movs	r0, r4
 80039a6:	f7fd f90a 	bl	8000bbe <PE_Clear_RxEvent>
 80039aa:	8be0      	ldrh	r0, [r4, #30]
 80039ac:	2180      	movs	r1, #128	@ 0x80
 80039ae:	0209      	lsls	r1, r1, #8
 80039b0:	4288      	cmp	r0, r1
 80039b2:	d12c      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 80039b4:	e704      	b.n	80037c0 <__iar_annotation$$branch+0x698>
 80039b6:	6860      	ldr	r0, [r4, #4]
 80039b8:	6801      	ldr	r1, [r0, #0]
 80039ba:	2210      	movs	r2, #16
 80039bc:	430a      	orrs	r2, r1
 80039be:	6002      	str	r2, [r0, #0]
 80039c0:	7f20      	ldrb	r0, [r4, #28]
 80039c2:	2809      	cmp	r0, #9
 80039c4:	d005      	beq.n	80039d2 <__iar_annotation$$branch+0x8aa>
 80039c6:	2206      	movs	r2, #6
 80039c8:	2101      	movs	r1, #1
 80039ca:	7c20      	ldrb	r0, [r4, #16]
 80039cc:	68a3      	ldr	r3, [r4, #8]
 80039ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d0:	4798      	blx	r3
 80039d2:	2207      	movs	r2, #7
 80039d4:	2101      	movs	r1, #1
 80039d6:	7c20      	ldrb	r0, [r4, #16]
 80039d8:	68a3      	ldr	r3, [r4, #8]
 80039da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039dc:	4798      	blx	r3
 80039de:	2100      	movs	r1, #0
 80039e0:	7c20      	ldrb	r0, [r4, #16]
 80039e2:	f001 ffbe 	bl	8005962 <USBPD_PRL_SetHeaderPowerRole>
 80039e6:	2000      	movs	r0, #0
 80039e8:	9000      	str	r0, [sp, #0]
 80039ea:	2321      	movs	r3, #33	@ 0x21
 80039ec:	2206      	movs	r2, #6
 80039ee:	2100      	movs	r1, #0
 80039f0:	0020      	movs	r0, r4
 80039f2:	f7fd fec1 	bl	8001778 <PE_Send_CtrlMessage>
 80039f6:	2800      	cmp	r0, #0
 80039f8:	d109      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 80039fa:	2208      	movs	r2, #8
 80039fc:	2101      	movs	r1, #1
 80039fe:	7c20      	ldrb	r0, [r4, #16]
 8003a00:	68a3      	ldr	r3, [r4, #8]
 8003a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a04:	4798      	blx	r3
 8003a06:	48c5      	ldr	r0, [pc, #788]	@ (8003d1c <.text_3>)
 8003a08:	83e0      	strh	r0, [r4, #30]
 8003a0a:	25eb      	movs	r5, #235	@ 0xeb
 8003a0c:	006d      	lsls	r5, r5, #1
 8003a0e:	e6f7      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003a10:	4668      	mov	r0, sp
 8003a12:	7b00      	ldrb	r0, [r0, #12]
 8003a14:	2811      	cmp	r0, #17
 8003a16:	d10b      	bne.n	8003a30 <__iar_annotation$$branch+0x908>
 8003a18:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003a1a:	4001      	ands	r1, r0
 8003a1c:	2906      	cmp	r1, #6
 8003a1e:	d107      	bne.n	8003a30 <__iar_annotation$$branch+0x908>
 8003a20:	2026      	movs	r0, #38	@ 0x26
 8003a22:	7460      	strb	r0, [r4, #17]
 8003a24:	2014      	movs	r0, #20
 8003a26:	4669      	mov	r1, sp
 8003a28:	7308      	strb	r0, [r1, #12]
 8003a2a:	0020      	movs	r0, r4
 8003a2c:	f7fd f8c7 	bl	8000bbe <PE_Clear_RxEvent>
 8003a30:	8be0      	ldrh	r0, [r4, #30]
 8003a32:	03a9      	lsls	r1, r5, #14
 8003a34:	4288      	cmp	r0, r1
 8003a36:	d1ea      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 8003a38:	68a0      	ldr	r0, [r4, #8]
 8003a3a:	6b40      	ldr	r0, [r0, #52]	@ 0x34
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	d000      	beq.n	8003a42 <__iar_annotation$$branch+0x91a>
 8003a40:	e13a      	b.n	8003cb8 <__iar_annotation$$branch+0x5e>
 8003a42:	200f      	movs	r0, #15
 8003a44:	e6bd      	b.n	80037c2 <__iar_annotation$$branch+0x69a>
 8003a46:	8be0      	ldrh	r0, [r4, #30]
 8003a48:	03a9      	lsls	r1, r5, #14
 8003a4a:	4288      	cmp	r0, r1
 8003a4c:	d1df      	bne.n	8003a0e <__iar_annotation$$branch+0x8e6>
 8003a4e:	220e      	movs	r2, #14
 8003a50:	2101      	movs	r1, #1
 8003a52:	7c20      	ldrb	r0, [r4, #16]
 8003a54:	68a3      	ldr	r3, [r4, #8]
 8003a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a58:	4798      	blx	r3
 8003a5a:	6860      	ldr	r0, [r4, #4]
 8003a5c:	7800      	ldrb	r0, [r0, #0]
 8003a5e:	0780      	lsls	r0, r0, #30
 8003a60:	0f80      	lsrs	r0, r0, #30
 8003a62:	2802      	cmp	r0, #2
 8003a64:	d102      	bne.n	8003a6c <__iar_annotation$$branch+0x944>
 8003a66:	7c20      	ldrb	r0, [r4, #16]
 8003a68:	f001 ffb1 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 8003a6c:	0020      	movs	r0, r4
 8003a6e:	f7fd f9cb 	bl	8000e08 <PE_Reset_StateMachine>
 8003a72:	2115      	movs	r1, #21
 8003a74:	e74e      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003a76:	2803      	cmp	r0, #3
 8003a78:	d110      	bne.n	8003a9c <__iar_annotation$$branch+0x974>
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	7720      	strb	r0, [r4, #28]
 8003a7e:	6860      	ldr	r0, [r4, #4]
 8003a80:	7800      	ldrb	r0, [r0, #0]
 8003a82:	0780      	lsls	r0, r0, #30
 8003a84:	0f80      	lsrs	r0, r0, #30
 8003a86:	2802      	cmp	r0, #2
 8003a88:	d102      	bne.n	8003a90 <__iar_annotation$$branch+0x968>
 8003a8a:	7c20      	ldrb	r0, [r4, #16]
 8003a8c:	f001 ff9f 	bl	80059ce <USBPD_PRL_SRCReleaseSinkNG>
 8003a90:	2004      	movs	r0, #4
 8003a92:	7460      	strb	r0, [r4, #17]
 8003a94:	2167      	movs	r1, #103	@ 0x67
 8003a96:	7c20      	ldrb	r0, [r4, #16]
 8003a98:	f7fc fe26 	bl	80006e8 <USBPD_PE_Notification>
 8003a9c:	4668      	mov	r0, sp
 8003a9e:	7b00      	ldrb	r0, [r0, #12]
 8003aa0:	2814      	cmp	r0, #20
 8003aa2:	d00d      	beq.n	8003ac0 <__iar_annotation$$branch+0x998>
 8003aa4:	0020      	movs	r0, r4
 8003aa6:	f7fe f917 	bl	8001cd8 <PE_ManageRXEvent>
 8003aaa:	4668      	mov	r0, sp
 8003aac:	7b00      	ldrb	r0, [r0, #12]
 8003aae:	2814      	cmp	r0, #20
 8003ab0:	d005      	beq.n	8003abe <__iar_annotation$$branch+0x996>
 8003ab2:	2014      	movs	r0, #20
 8003ab4:	4669      	mov	r1, sp
 8003ab6:	7308      	strb	r0, [r1, #12]
 8003ab8:	0020      	movs	r0, r4
 8003aba:	f7fd f880 	bl	8000bbe <PE_Clear_RxEvent>
 8003abe:	e69f      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003ac0:	6960      	ldr	r0, [r4, #20]
 8003ac2:	0cc0      	lsrs	r0, r0, #19
 8003ac4:	03ad      	lsls	r5, r5, #14
 8003ac6:	2800      	cmp	r0, #0
 8003ac8:	d01e      	beq.n	8003b08 <__iar_annotation$$branch+0x9e0>
 8003aca:	8c21      	ldrh	r1, [r4, #32]
 8003acc:	42a9      	cmp	r1, r5
 8003ace:	d10e      	bne.n	8003aee <__iar_annotation$$branch+0x9c6>
 8003ad0:	200f      	movs	r0, #15
 8003ad2:	7460      	strb	r0, [r4, #17]
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	9000      	str	r0, [sp, #0]
 8003ad8:	2300      	movs	r3, #0
 8003ada:	2270      	movs	r2, #112	@ 0x70
 8003adc:	7c21      	ldrb	r1, [r4, #16]
 8003ade:	2009      	movs	r0, #9
 8003ae0:	4da5      	ldr	r5, [pc, #660]	@ (8003d78 <.text_5>)
 8003ae2:	682d      	ldr	r5, [r5, #0]
 8003ae4:	47a8      	blx	r5
 8003ae6:	78b0      	ldrb	r0, [r6, #2]
 8003ae8:	1c40      	adds	r0, r0, #1
 8003aea:	70b0      	strb	r0, [r6, #2]
 8003aec:	e6fc      	b.n	80038e8 <__iar_annotation$$branch+0x7c0>
 8003aee:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8003af0:	0509      	lsls	r1, r1, #20
 8003af2:	0f49      	lsrs	r1, r1, #29
 8003af4:	180a      	adds	r2, r1, r0
 8003af6:	2333      	movs	r3, #51	@ 0x33
 8003af8:	435a      	muls	r2, r3
 8003afa:	4315      	orrs	r5, r2
 8003afc:	8425      	strh	r5, [r4, #32]
 8003afe:	180d      	adds	r5, r1, r0
 8003b00:	2033      	movs	r0, #51	@ 0x33
 8003b02:	4345      	muls	r5, r0
 8003b04:	b2ad      	uxth	r5, r5
 8003b06:	e67b      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003b08:	8ca0      	ldrh	r0, [r4, #36]	@ 0x24
 8003b0a:	42a8      	cmp	r0, r5
 8003b0c:	d099      	beq.n	8003a42 <__iar_annotation$$branch+0x91a>
 8003b0e:	7c20      	ldrb	r0, [r4, #16]
 8003b10:	f7fd f87a 	bl	8000c08 <PE_PRL_Control_RxEvent>
 8003b14:	2800      	cmp	r0, #0
 8003b16:	d113      	bne.n	8003b40 <__iar_annotation$$branch+0xa18>
 8003b18:	2032      	movs	r0, #50	@ 0x32
 8003b1a:	5c20      	ldrb	r0, [r4, r0]
 8003b1c:	2800      	cmp	r0, #0
 8003b1e:	d00f      	beq.n	8003b40 <__iar_annotation$$branch+0xa18>
 8003b20:	2133      	movs	r1, #51	@ 0x33
 8003b22:	5c61      	ldrb	r1, [r4, r1]
 8003b24:	2231      	movs	r2, #49	@ 0x31
 8003b26:	54a1      	strb	r1, [r4, r2]
 8003b28:	7460      	strb	r0, [r4, #17]
 8003b2a:	2500      	movs	r5, #0
 8003b2c:	2132      	movs	r1, #50	@ 0x32
 8003b2e:	5465      	strb	r5, [r4, r1]
 8003b30:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003b32:	62e0      	str	r0, [r4, #44]	@ 0x2c
 8003b34:	6960      	ldr	r0, [r4, #20]
 8003b36:	2180      	movs	r1, #128	@ 0x80
 8003b38:	01c9      	lsls	r1, r1, #7
 8003b3a:	4301      	orrs	r1, r0
 8003b3c:	6161      	str	r1, [r4, #20]
 8003b3e:	e65f      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003b40:	8c60      	ldrh	r0, [r4, #34]	@ 0x22
 8003b42:	42a8      	cmp	r0, r5
 8003b44:	d104      	bne.n	8003b50 <__iar_annotation$$branch+0x4>
 8003b46:	2500      	movs	r5, #0
 8003b48:	8465      	strh	r5, [r4, #34]	@ 0x22
 8003b4a:	7930      	ldrb	r0, [r6, #4]

08003b4c <__iar_annotation$$branch>:
 8003b4c:	f7ff fb87 	bl	800325e <__iar_annotation$$branch+0x136>
 8003b50:	0020      	movs	r0, r4
 8003b52:	f7fd fd83 	bl	800165c <PE_CalculateMinTiming>
 8003b56:	e080      	b.n	8003c5a <__iar_annotation$$branch>
 8003b58:	2000      	movs	r0, #0
 8003b5a:	9002      	str	r0, [sp, #8]
 8003b5c:	2003      	movs	r0, #3
 8003b5e:	9001      	str	r0, [sp, #4]
 8003b60:	2001      	movs	r0, #1
 8003b62:	9000      	str	r0, [sp, #0]
 8003b64:	0023      	movs	r3, r4
 8003b66:	332c      	adds	r3, #44	@ 0x2c
 8003b68:	2206      	movs	r2, #6
 8003b6a:	2100      	movs	r1, #0
 8003b6c:	0020      	movs	r0, r4
 8003b6e:	f7fd fe2e 	bl	80017ce <PE_Send_DataMessage>
 8003b72:	2800      	cmp	r0, #0
 8003b74:	d1e3      	bne.n	8003b3e <__iar_annotation$$branch+0xa16>
 8003b76:	215d      	movs	r1, #93	@ 0x5d
 8003b78:	e6cc      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003b7a:	2000      	movs	r0, #0
 8003b7c:	9004      	str	r0, [sp, #16]
 8003b7e:	ab04      	add	r3, sp, #16
 8003b80:	aa05      	add	r2, sp, #20
 8003b82:	210a      	movs	r1, #10
 8003b84:	4668      	mov	r0, sp
 8003b86:	7b40      	ldrb	r0, [r0, #13]
 8003b88:	68a7      	ldr	r7, [r4, #8]
 8003b8a:	697f      	ldr	r7, [r7, #20]
 8003b8c:	47b8      	blx	r7
 8003b8e:	2104      	movs	r1, #4
 8003b90:	9804      	ldr	r0, [sp, #16]
 8003b92:	f7fd fd8f 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8003b96:	2800      	cmp	r0, #0
 8003b98:	d11f      	bne.n	8003bda <__iar_annotation$$branch+0x8e>
 8003b9a:	71f0      	strb	r0, [r6, #7]
 8003b9c:	7230      	strb	r0, [r6, #8]
 8003b9e:	7c20      	ldrb	r0, [r4, #16]
 8003ba0:	f7fd fa04 	bl	8000fac <PE_Get_UnchunkedSupport>
 8003ba4:	2800      	cmp	r0, #0
 8003ba6:	d103      	bne.n	8003bb0 <__iar_annotation$$branch+0x64>
 8003ba8:	7a30      	ldrb	r0, [r6, #8]
 8003baa:	2180      	movs	r1, #128	@ 0x80
 8003bac:	4301      	orrs	r1, r0
 8003bae:	7231      	strb	r1, [r6, #8]
 8003bb0:	9a04      	ldr	r2, [sp, #16]
 8003bb2:	a905      	add	r1, sp, #20
 8003bb4:	4871      	ldr	r0, [pc, #452]	@ (8003d7c <.text_6>)
 8003bb6:	1820      	adds	r0, r4, r0
 8003bb8:	f01b f8b2 	bl	801ed20 <__aeabi_memcpy>
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	9002      	str	r0, [sp, #8]
 8003bc0:	2003      	movs	r0, #3
 8003bc2:	9001      	str	r0, [sp, #4]
 8003bc4:	2008      	movs	r0, #8
 8003bc6:	9000      	str	r0, [sp, #0]
 8003bc8:	486d      	ldr	r0, [pc, #436]	@ (8003d80 <.text_7>)
 8003bca:	1823      	adds	r3, r4, r0
 8003bcc:	220c      	movs	r2, #12
 8003bce:	2100      	movs	r1, #0
 8003bd0:	0020      	movs	r0, r4
 8003bd2:	f7fd ff2f 	bl	8001a34 <PE_Send_ExtendedMessage>
 8003bd6:	214c      	movs	r1, #76	@ 0x4c
 8003bd8:	e69c      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003bda:	2001      	movs	r0, #1
 8003bdc:	e510      	b.n	8003600 <__iar_annotation$$branch+0x4d8>
 8003bde:	2001      	movs	r0, #1
 8003be0:	9000      	str	r0, [sp, #0]
 8003be2:	2339      	movs	r3, #57	@ 0x39
 8003be4:	7832      	ldrb	r2, [r6, #0]
 8003be6:	2033      	movs	r0, #51	@ 0x33
 8003be8:	5c21      	ldrb	r1, [r4, r0]
 8003bea:	0020      	movs	r0, r4
 8003bec:	f7fd fdc4 	bl	8001778 <PE_Send_CtrlMessage>
 8003bf0:	2800      	cmp	r0, #0
 8003bf2:	d144      	bne.n	8003c7e <__iar_annotation$$branch+0x24>
 8003bf4:	7870      	ldrb	r0, [r6, #1]
 8003bf6:	7720      	strb	r0, [r4, #28]
 8003bf8:	83e7      	strh	r7, [r4, #30]
 8003bfa:	251b      	movs	r5, #27
 8003bfc:	2144      	movs	r1, #68	@ 0x44
 8003bfe:	e689      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003c00:	8be0      	ldrh	r0, [r4, #30]
 8003c02:	03a9      	lsls	r1, r5, #14
 8003c04:	4288      	cmp	r0, r1
 8003c06:	d104      	bne.n	8003c12 <__iar_annotation$$branch+0xc6>
 8003c08:	4668      	mov	r0, sp
 8003c0a:	7b00      	ldrb	r0, [r0, #12]
 8003c0c:	2814      	cmp	r0, #20
 8003c0e:	d100      	bne.n	8003c12 <__iar_annotation$$branch+0xc6>
 8003c10:	e5d6      	b.n	80037c0 <__iar_annotation$$branch+0x698>
 8003c12:	4668      	mov	r0, sp
 8003c14:	7b00      	ldrb	r0, [r0, #12]
 8003c16:	2814      	cmp	r0, #20
 8003c18:	d031      	beq.n	8003c7e <__iar_annotation$$branch+0x24>
 8003c1a:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003c1c:	0bc1      	lsrs	r1, r0, #15
 8003c1e:	d003      	beq.n	8003c28 <__iar_annotation$$branch+0xdc>
 8003c20:	0020      	movs	r0, r4
 8003c22:	f7fd fe11 	bl	8001848 <PE_Check_ExtendedMessage>
 8003c26:	e740      	b.n	8003aaa <__iar_annotation$$branch+0x982>
 8003c28:	06c0      	lsls	r0, r0, #27
 8003c2a:	0ec0      	lsrs	r0, r0, #27
 8003c2c:	2810      	cmp	r0, #16
 8003c2e:	d000      	beq.n	8003c32 <__iar_annotation$$branch+0xe6>
 8003c30:	e5c6      	b.n	80037c0 <__iar_annotation$$branch+0x698>
 8003c32:	2014      	movs	r0, #20
 8003c34:	4669      	mov	r1, sp
 8003c36:	7308      	strb	r0, [r1, #12]
 8003c38:	0020      	movs	r0, r4
 8003c3a:	f7fc ffc0 	bl	8000bbe <PE_Clear_RxEvent>
 8003c3e:	2500      	movs	r5, #0
 8003c40:	83e5      	strh	r5, [r4, #30]
 8003c42:	2003      	movs	r0, #3
 8003c44:	7460      	strb	r0, [r4, #17]
 8003c46:	2159      	movs	r1, #89	@ 0x59
 8003c48:	e664      	b.n	8003914 <__iar_annotation$$branch+0x7ec>
 8003c4a:	0020      	movs	r0, r4
 8003c4c:	f7fd ff1e 	bl	8001a8c <PE_SubStateMachine_ExtendedMessages>
 8003c50:	e003      	b.n	8003c5a <__iar_annotation$$branch>
 8003c52:	a903      	add	r1, sp, #12
 8003c54:	0020      	movs	r0, r4
 8003c56:	f7fd f9bb 	bl	8000fd0 <PE_SubStateMachine_Generic>

08003c5a <__iar_annotation$$branch>:
 8003c5a:	f7ff fa35 	bl	80030c8 <__iar_annotation$$branch+0xc>
 8003c5e:	a903      	add	r1, sp, #12
 8003c60:	0020      	movs	r0, r4
 8003c62:	f000 f9d5 	bl	8004010 <PE_SubStateMachine_VconnSwap>
 8003c66:	0005      	movs	r5, r0
 8003c68:	6860      	ldr	r0, [r4, #4]
 8003c6a:	6800      	ldr	r0, [r0, #0]
 8003c6c:	0401      	lsls	r1, r0, #16
 8003c6e:	0fc9      	lsrs	r1, r1, #31
 8003c70:	d006      	beq.n	8003c80 <__iar_annotation$$branch+0x26>
 8003c72:	6820      	ldr	r0, [r4, #0]
 8003c74:	6801      	ldr	r1, [r0, #0]
 8003c76:	4668      	mov	r0, sp
 8003c78:	7b40      	ldrb	r0, [r0, #13]
 8003c7a:	f001 fec7 	bl	8005a0c <USBPD_PRL_SOPCapability>
 8003c7e:	e5bf      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003c80:	2101      	movs	r1, #1
 8003c82:	e7f8      	b.n	8003c76 <__iar_annotation$$branch+0x1c>
 8003c84:	4668      	mov	r0, sp
 8003c86:	7b00      	ldrb	r0, [r0, #12]
 8003c88:	2811      	cmp	r0, #17
 8003c8a:	d111      	bne.n	8003cb0 <__iar_annotation$$branch+0x56>
 8003c8c:	8ea0      	ldrh	r0, [r4, #52]	@ 0x34
 8003c8e:	4001      	ands	r1, r0
 8003c90:	2913      	cmp	r1, #19
 8003c92:	d10d      	bne.n	8003cb0 <__iar_annotation$$branch+0x56>
 8003c94:	2014      	movs	r0, #20
 8003c96:	4669      	mov	r1, sp
 8003c98:	7308      	strb	r0, [r1, #12]
 8003c9a:	0020      	movs	r0, r4
 8003c9c:	f7fc ff8f 	bl	8000bbe <PE_Clear_RxEvent>
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	9000      	str	r0, [sp, #0]
 8003ca4:	2320      	movs	r3, #32
 8003ca6:	2203      	movs	r2, #3
 8003ca8:	2100      	movs	r1, #0
 8003caa:	0020      	movs	r0, r4
 8003cac:	f7fd fd64 	bl	8001778 <PE_Send_CtrlMessage>
 8003cb0:	8ce0      	ldrh	r0, [r4, #38]	@ 0x26
 8003cb2:	03a9      	lsls	r1, r5, #14
 8003cb4:	4288      	cmp	r0, r1
 8003cb6:	d106      	bne.n	8003cc6 <__iar_annotation$$branch+0x6c>
 8003cb8:	2092      	movs	r0, #146	@ 0x92
 8003cba:	e582      	b.n	80037c2 <__iar_annotation$$branch+0x69a>
 8003cbc:	4668      	mov	r0, sp
 8003cbe:	7b01      	ldrb	r1, [r0, #12]
 8003cc0:	0020      	movs	r0, r4
 8003cc2:	f001 fc05 	bl	80054d0 <PE_StateMachine_UVDM>
 8003cc6:	e59b      	b.n	8003800 <__iar_annotation$$branch+0x6d8>
 8003cc8:	6960      	ldr	r0, [r4, #20]
 8003cca:	2701      	movs	r7, #1
 8003ccc:	0b41      	lsrs	r1, r0, #13
 8003cce:	4039      	ands	r1, r7
 8003cd0:	d019      	beq.n	8003d06 <__iar_annotation$$branch+0xac>
 8003cd2:	0b80      	lsrs	r0, r0, #14
 8003cd4:	4038      	ands	r0, r7
 8003cd6:	d007      	beq.n	8003ce8 <__iar_annotation$$branch+0x8e>
 8003cd8:	215b      	movs	r1, #91	@ 0x5b
 8003cda:	7c20      	ldrb	r0, [r4, #16]
 8003cdc:	f7fc fd04 	bl	80006e8 <USBPD_PE_Notification>
 8003ce0:	6960      	ldr	r0, [r4, #20]
 8003ce2:	4928      	ldr	r1, [pc, #160]	@ (8003d84 <.text_8>)
 8003ce4:	4001      	ands	r1, r0
 8003ce6:	6161      	str	r1, [r4, #20]
 8003ce8:	2003      	movs	r0, #3
 8003cea:	7460      	strb	r0, [r4, #17]
 8003cec:	7ca1      	ldrb	r1, [r4, #18]
 8003cee:	2903      	cmp	r1, #3
 8003cf0:	d008      	beq.n	8003d04 <__iar_annotation$$branch+0xaa>
 8003cf2:	74a0      	strb	r0, [r4, #18]
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	9000      	str	r0, [sp, #0]
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	2203      	movs	r2, #3
 8003cfc:	7c21      	ldrb	r1, [r4, #16]
 8003cfe:	2004      	movs	r0, #4
 8003d00:	6835      	ldr	r5, [r6, #0]
 8003d02:	47a8      	blx	r5
 8003d04:	2501      	movs	r5, #1
 8003d06:	6960      	ldr	r0, [r4, #20]
 8003d08:	491f      	ldr	r1, [pc, #124]	@ (8003d88 <.text_9>)
 8003d0a:	4001      	ands	r1, r0
 8003d0c:	6161      	str	r1, [r4, #20]
 8003d0e:	2d00      	cmp	r5, #0
 8003d10:	d101      	bne.n	8003d16 <__iar_annotation$$branch>

08003d12 <__iar_annotation$$branch>:
 8003d12:	f7ff f8c9 	bl	8002ea8 <USBPD_PE_StateMachine_SRC+0xb4>

08003d16 <__iar_annotation$$branch>:
 8003d16:	f7ff fa0b 	bl	8003130 <__iar_annotation$$branch+0x8>
	...

08003d1c <.text_3>:
 8003d1c:	000081d6 	.word	0x000081d6

08003d20 <PE_Send_SRCCapabilities>:
 8003d20:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003d22:	0004      	movs	r4, r0
 8003d24:	000d      	movs	r5, r1
 8003d26:	2000      	movs	r0, #0
 8003d28:	9002      	str	r0, [sp, #8]
 8003d2a:	ab02      	add	r3, sp, #8
 8003d2c:	4817      	ldr	r0, [pc, #92]	@ (8003d8c <.text_10>)
 8003d2e:	1822      	adds	r2, r4, r0
 8003d30:	2100      	movs	r1, #0
 8003d32:	7c20      	ldrb	r0, [r4, #16]
 8003d34:	68a6      	ldr	r6, [r4, #8]
 8003d36:	6976      	ldr	r6, [r6, #20]
 8003d38:	47b0      	blx	r6
 8003d3a:	9802      	ldr	r0, [sp, #8]
 8003d3c:	1c80      	adds	r0, r0, #2
 8003d3e:	9002      	str	r0, [sp, #8]
 8003d40:	2104      	movs	r1, #4
 8003d42:	9802      	ldr	r0, [sp, #8]
 8003d44:	f7fd fcb6 	bl	80016b4 <PE_CheckDataSizeFromGetDataInfo>
 8003d48:	2800      	cmp	r0, #0
 8003d4a:	d113      	bne.n	8003d74 <PE_Send_SRCCapabilities+0x54>
 8003d4c:	6860      	ldr	r0, [r4, #4]
 8003d4e:	6800      	ldr	r0, [r0, #0]
 8003d50:	04c1      	lsls	r1, r0, #19
 8003d52:	0fc9      	lsrs	r1, r1, #31
 8003d54:	d00e      	beq.n	8003d74 <PE_Send_SRCCapabilities+0x54>
 8003d56:	9501      	str	r5, [sp, #4]
 8003d58:	9802      	ldr	r0, [sp, #8]
 8003d5a:	b280      	uxth	r0, r0
 8003d5c:	9000      	str	r0, [sp, #0]
 8003d5e:	4808      	ldr	r0, [pc, #32]	@ (8003d80 <.text_7>)
 8003d60:	1823      	adds	r3, r4, r0
 8003d62:	2201      	movs	r2, #1
 8003d64:	2100      	movs	r1, #0
 8003d66:	7c20      	ldrb	r0, [r4, #16]
 8003d68:	f001 fe54 	bl	8005a14 <USBPD_PRL_SendMessage>
 8003d6c:	2803      	cmp	r0, #3
 8003d6e:	d0e7      	beq.n	8003d40 <PE_Send_SRCCapabilities+0x20>
 8003d70:	b004      	add	sp, #16
 8003d72:	bd70      	pop	{r4, r5, r6, pc}
 8003d74:	2010      	movs	r0, #16
 8003d76:	e7fb      	b.n	8003d70 <PE_Send_SRCCapabilities+0x50>

08003d78 <.text_5>:
 8003d78:	20000000 	.word	0x20000000

08003d7c <.text_6>:
 8003d7c:	00000267 	.word	0x00000267

08003d80 <.text_7>:
 8003d80:	00000263 	.word	0x00000263

08003d84 <.text_8>:
 8003d84:	ffffbfff 	.word	0xffffbfff

08003d88 <.text_9>:
 8003d88:	ffffdfff 	.word	0xffffdfff

08003d8c <.text_10>:
 8003d8c:	00000265 	.word	0x00000265

08003d90 <PE_StateMachine_VDMCable>:
 8003d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d92:	b08c      	sub	sp, #48	@ 0x30
 8003d94:	0004      	movs	r4, r0
 8003d96:	2502      	movs	r5, #2
 8003d98:	2607      	movs	r6, #7
 8003d9a:	7c60      	ldrb	r0, [r4, #17]
 8003d9c:	2805      	cmp	r0, #5
 8003d9e:	d002      	beq.n	8003da6 <PE_StateMachine_VDMCable+0x16>
 8003da0:	289a      	cmp	r0, #154	@ 0x9a
 8003da2:	d072      	beq.n	8003e8a <PE_StateMachine_VDMCable+0xfa>
 8003da4:	e127      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003da6:	6860      	ldr	r0, [r4, #4]
 8003da8:	7800      	ldrb	r0, [r0, #0]
 8003daa:	0781      	lsls	r1, r0, #30
 8003dac:	0f89      	lsrs	r1, r1, #30
 8003dae:	0020      	movs	r0, r4
 8003db0:	f000 fa5e 	bl	8004270 <PE_ExtRevisionInteroperability_Cable>
 8003db4:	2094      	movs	r0, #148	@ 0x94
 8003db6:	0080      	lsls	r0, r0, #2
 8003db8:	5821      	ldr	r1, [r4, r0]
 8003dba:	201f      	movs	r0, #31
 8003dbc:	4381      	bics	r1, r0
 8003dbe:	488f      	ldr	r0, [pc, #572]	@ (8003ffc <.text_3>)
 8003dc0:	4308      	orrs	r0, r1
 8003dc2:	2194      	movs	r1, #148	@ 0x94
 8003dc4:	0089      	lsls	r1, r1, #2
 8003dc6:	5060      	str	r0, [r4, r1]
 8003dc8:	6861      	ldr	r1, [r4, #4]
 8003dca:	9100      	str	r1, [sp, #0]
 8003dcc:	2101      	movs	r1, #1
 8003dce:	9a00      	ldr	r2, [sp, #0]
 8003dd0:	6812      	ldr	r2, [r2, #0]
 8003dd2:	0953      	lsrs	r3, r2, #5
 8003dd4:	400b      	ands	r3, r1
 8003dd6:	4a8a      	ldr	r2, [pc, #552]	@ (8004000 <.text_4>)
 8003dd8:	4002      	ands	r2, r0
 8003dda:	0358      	lsls	r0, r3, #13
 8003ddc:	4310      	orrs	r0, r2
 8003dde:	22ff      	movs	r2, #255	@ 0xff
 8003de0:	0612      	lsls	r2, r2, #24
 8003de2:	4302      	orrs	r2, r0
 8003de4:	2094      	movs	r0, #148	@ 0x94
 8003de6:	0080      	lsls	r0, r0, #2
 8003de8:	5022      	str	r2, [r4, r0]
 8003dea:	9800      	ldr	r0, [sp, #0]
 8003dec:	6800      	ldr	r0, [r0, #0]
 8003dee:	0880      	lsrs	r0, r0, #2
 8003df0:	4001      	ands	r1, r0
 8003df2:	d003      	beq.n	8003dfc <PE_StateMachine_VDMCable+0x6c>
 8003df4:	6960      	ldr	r0, [r4, #20]
 8003df6:	0741      	lsls	r1, r0, #29
 8003df8:	0fc8      	lsrs	r0, r1, #31
 8003dfa:	e000      	b.n	8003dfe <PE_StateMachine_VDMCable+0x6e>
 8003dfc:	2002      	movs	r0, #2
 8003dfe:	2194      	movs	r1, #148	@ 0x94
 8003e00:	0089      	lsls	r1, r1, #2
 8003e02:	1867      	adds	r7, r4, r1
 8003e04:	9002      	str	r0, [sp, #8]
 8003e06:	209a      	movs	r0, #154	@ 0x9a
 8003e08:	9001      	str	r0, [sp, #4]
 8003e0a:	2001      	movs	r0, #1
 8003e0c:	9000      	str	r0, [sp, #0]
 8003e0e:	003b      	movs	r3, r7
 8003e10:	220f      	movs	r2, #15
 8003e12:	2101      	movs	r1, #1
 8003e14:	0020      	movs	r0, r4
 8003e16:	f7fd fcda 	bl	80017ce <PE_Send_DataMessage>
 8003e1a:	2800      	cmp	r0, #0
 8003e1c:	d109      	bne.n	8003e32 <PE_StateMachine_VDMCable+0xa2>
 8003e1e:	6960      	ldr	r0, [r4, #20]
 8003e20:	03e9      	lsls	r1, r5, #15
 8003e22:	4301      	orrs	r1, r0
 8003e24:	6161      	str	r1, [r4, #20]
 8003e26:	2051      	movs	r0, #81	@ 0x51
 8003e28:	7720      	strb	r0, [r4, #28]
 8003e2a:	4876      	ldr	r0, [pc, #472]	@ (8004004 <.text_5>)
 8003e2c:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003e2e:	251e      	movs	r5, #30
 8003e30:	e0e1      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e32:	2809      	cmp	r0, #9
 8003e34:	d0fc      	beq.n	8003e30 <PE_StateMachine_VDMCable+0xa0>
 8003e36:	7cb8      	ldrb	r0, [r7, #18]
 8003e38:	2815      	cmp	r0, #21
 8003e3a:	d202      	bcs.n	8003e42 <PE_StateMachine_VDMCable+0xb2>
 8003e3c:	4872      	ldr	r0, [pc, #456]	@ (8004008 <.text_6>)
 8003e3e:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003e40:	e00a      	b.n	8003e58 <PE_StateMachine_VDMCable+0xc8>
 8003e42:	68e0      	ldr	r0, [r4, #12]
 8003e44:	6940      	ldr	r0, [r0, #20]
 8003e46:	9000      	str	r0, [sp, #0]
 8003e48:	2800      	cmp	r0, #0
 8003e4a:	d005      	beq.n	8003e58 <PE_StateMachine_VDMCable+0xc8>
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	2205      	movs	r2, #5
 8003e50:	2101      	movs	r1, #1
 8003e52:	7c20      	ldrb	r0, [r4, #16]
 8003e54:	9f00      	ldr	r7, [sp, #0]
 8003e56:	47b8      	blx	r7
 8003e58:	6860      	ldr	r0, [r4, #4]
 8003e5a:	6800      	ldr	r0, [r0, #0]
 8003e5c:	0a00      	lsrs	r0, r0, #8
 8003e5e:	4030      	ands	r0, r6
 8003e60:	2803      	cmp	r0, #3
 8003e62:	d100      	bne.n	8003e66 <PE_StateMachine_VDMCable+0xd6>
 8003e64:	e0a4      	b.n	8003fb0 <PE_StateMachine_VDMCable+0x220>
 8003e66:	4869      	ldr	r0, [pc, #420]	@ (800400c <.text_7>)
 8003e68:	8be1      	ldrh	r1, [r4, #30]
 8003e6a:	4201      	tst	r1, r0
 8003e6c:	d00b      	beq.n	8003e86 <PE_StateMachine_VDMCable+0xf6>
 8003e6e:	2108      	movs	r1, #8
 8003e70:	7461      	strb	r1, [r4, #17]
 8003e72:	8be1      	ldrh	r1, [r4, #30]
 8003e74:	4001      	ands	r1, r0
 8003e76:	292d      	cmp	r1, #45	@ 0x2d
 8003e78:	d203      	bcs.n	8003e82 <PE_StateMachine_VDMCable+0xf2>
 8003e7a:	8be1      	ldrh	r1, [r4, #30]
 8003e7c:	0005      	movs	r5, r0
 8003e7e:	400d      	ands	r5, r1
 8003e80:	e0b9      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e82:	252d      	movs	r5, #45	@ 0x2d
 8003e84:	e0b7      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e86:	7466      	strb	r6, [r4, #17]
 8003e88:	e0b5      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003e8a:	9101      	str	r1, [sp, #4]
 8003e8c:	2001      	movs	r0, #1
 8003e8e:	f7fc fecf 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8003e92:	4669      	mov	r1, sp
 8003e94:	7008      	strb	r0, [r1, #0]
 8003e96:	8ea1      	ldrh	r1, [r4, #52]	@ 0x34
 8003e98:	2700      	movs	r7, #0
 8003e9a:	221f      	movs	r2, #31
 8003e9c:	9801      	ldr	r0, [sp, #4]
 8003e9e:	7800      	ldrb	r0, [r0, #0]
 8003ea0:	466b      	mov	r3, sp
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	4298      	cmp	r0, r3
 8003ea6:	d14f      	bne.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003ea8:	0bc8      	lsrs	r0, r1, #15
 8003eaa:	d14d      	bne.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003eac:	0b08      	lsrs	r0, r1, #12
 8003eae:	4230      	tst	r0, r6
 8003eb0:	d04a      	beq.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003eb2:	201f      	movs	r0, #31
 8003eb4:	4008      	ands	r0, r1
 8003eb6:	280f      	cmp	r0, #15
 8003eb8:	d146      	bne.n	8003f48 <PE_StateMachine_VDMCable+0x1b8>
 8003eba:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003ebc:	7880      	ldrb	r0, [r0, #2]
 8003ebe:	9000      	str	r0, [sp, #0]
 8003ec0:	4002      	ands	r2, r0
 8003ec2:	2a01      	cmp	r2, #1
 8003ec4:	d13b      	bne.n	8003f3e <PE_StateMachine_VDMCable+0x1ae>
 8003ec6:	0980      	lsrs	r0, r0, #6
 8003ec8:	d039      	beq.n	8003f3e <PE_StateMachine_VDMCable+0x1ae>
 8003eca:	0608      	lsls	r0, r1, #24
 8003ecc:	0f81      	lsrs	r1, r0, #30
 8003ece:	0020      	movs	r0, r4
 8003ed0:	f000 f9ce 	bl	8004270 <PE_ExtRevisionInteroperability_Cable>
 8003ed4:	68e0      	ldr	r0, [r4, #12]
 8003ed6:	6940      	ldr	r0, [r0, #20]
 8003ed8:	2800      	cmp	r0, #0
 8003eda:	d023      	beq.n	8003f24 <PE_StateMachine_VDMCable+0x194>
 8003edc:	9800      	ldr	r0, [sp, #0]
 8003ede:	0985      	lsrs	r5, r0, #6
 8003ee0:	07a8      	lsls	r0, r5, #30
 8003ee2:	0f80      	lsrs	r0, r0, #30
 8003ee4:	2801      	cmp	r0, #1
 8003ee6:	d11d      	bne.n	8003f24 <PE_StateMachine_VDMCable+0x194>
 8003ee8:	aa03      	add	r2, sp, #12
 8003eea:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8003eec:	1d81      	adds	r1, r0, #6
 8003eee:	7c20      	ldrb	r0, [r4, #16]
 8003ef0:	f001 fb9a 	bl	8005628 <PE_SVDM_CheckIdentity>
 8003ef4:	2800      	cmp	r0, #0
 8003ef6:	d111      	bne.n	8003f1c <PE_StateMachine_VDMCable+0x18c>
 8003ef8:	ab03      	add	r3, sp, #12
 8003efa:	07aa      	lsls	r2, r5, #30
 8003efc:	0f92      	lsrs	r2, r2, #30
 8003efe:	2101      	movs	r1, #1
 8003f00:	7c20      	ldrb	r0, [r4, #16]
 8003f02:	68e5      	ldr	r5, [r4, #12]
 8003f04:	696d      	ldr	r5, [r5, #20]
 8003f06:	47a8      	blx	r5
 8003f08:	2152      	movs	r1, #82	@ 0x52
 8003f0a:	7c20      	ldrb	r0, [r4, #16]
 8003f0c:	f7fc fbec 	bl	80006e8 <USBPD_PE_Notification>
 8003f10:	2014      	movs	r0, #20
 8003f12:	2194      	movs	r1, #148	@ 0x94
 8003f14:	0089      	lsls	r1, r1, #2
 8003f16:	1861      	adds	r1, r4, r1
 8003f18:	7488      	strb	r0, [r1, #18]
 8003f1a:	e003      	b.n	8003f24 <PE_StateMachine_VDMCable+0x194>
 8003f1c:	211b      	movs	r1, #27
 8003f1e:	7c20      	ldrb	r0, [r4, #16]
 8003f20:	f7fc fbe2 	bl	80006e8 <USBPD_PE_Notification>
 8003f24:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003f26:	6860      	ldr	r0, [r4, #4]
 8003f28:	6800      	ldr	r0, [r0, #0]
 8003f2a:	0a00      	lsrs	r0, r0, #8
 8003f2c:	4030      	ands	r0, r6
 8003f2e:	2803      	cmp	r0, #3
 8003f30:	d102      	bne.n	8003f38 <PE_StateMachine_VDMCable+0x1a8>
 8003f32:	7460      	strb	r0, [r4, #17]
 8003f34:	2500      	movs	r5, #0
 8003f36:	e002      	b.n	8003f3e <PE_StateMachine_VDMCable+0x1ae>
 8003f38:	7466      	strb	r6, [r4, #17]
 8003f3a:	2500      	movs	r5, #0
 8003f3c:	7727      	strb	r7, [r4, #28]
 8003f3e:	9801      	ldr	r0, [sp, #4]
 8003f40:	7800      	ldrb	r0, [r0, #0]
 8003f42:	2814      	cmp	r0, #20
 8003f44:	d119      	bne.n	8003f7a <PE_StateMachine_VDMCable+0x1ea>
 8003f46:	e056      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f48:	2003      	movs	r0, #3
 8003f4a:	400a      	ands	r2, r1
 8003f4c:	2a10      	cmp	r2, #16
 8003f4e:	d11b      	bne.n	8003f88 <PE_StateMachine_VDMCable+0x1f8>
 8003f50:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003f52:	6861      	ldr	r1, [r4, #4]
 8003f54:	6809      	ldr	r1, [r1, #0]
 8003f56:	0a09      	lsrs	r1, r1, #8
 8003f58:	4031      	ands	r1, r6
 8003f5a:	2903      	cmp	r1, #3
 8003f5c:	d102      	bne.n	8003f64 <PE_StateMachine_VDMCable+0x1d4>
 8003f5e:	7460      	strb	r0, [r4, #17]
 8003f60:	2500      	movs	r5, #0
 8003f62:	e002      	b.n	8003f6a <PE_StateMachine_VDMCable+0x1da>
 8003f64:	7466      	strb	r6, [r4, #17]
 8003f66:	2500      	movs	r5, #0
 8003f68:	7727      	strb	r7, [r4, #28]
 8003f6a:	2159      	movs	r1, #89	@ 0x59
 8003f6c:	7c20      	ldrb	r0, [r4, #16]
 8003f6e:	f7fc fbbb 	bl	80006e8 <USBPD_PE_Notification>
 8003f72:	9801      	ldr	r0, [sp, #4]
 8003f74:	7800      	ldrb	r0, [r0, #0]
 8003f76:	2814      	cmp	r0, #20
 8003f78:	d03d      	beq.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f7a:	2014      	movs	r0, #20
 8003f7c:	9901      	ldr	r1, [sp, #4]
 8003f7e:	7008      	strb	r0, [r1, #0]
 8003f80:	0020      	movs	r0, r4
 8003f82:	f7fc fe1c 	bl	8000bbe <PE_Clear_RxEvent>
 8003f86:	e036      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f88:	8c61      	ldrh	r1, [r4, #34]	@ 0x22
 8003f8a:	03aa      	lsls	r2, r5, #14
 8003f8c:	4291      	cmp	r1, r2
 8003f8e:	d132      	bne.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003f90:	8467      	strh	r7, [r4, #34]	@ 0x22
 8003f92:	6861      	ldr	r1, [r4, #4]
 8003f94:	680a      	ldr	r2, [r1, #0]
 8003f96:	0a13      	lsrs	r3, r2, #8
 8003f98:	4033      	ands	r3, r6
 8003f9a:	2b03      	cmp	r3, #3
 8003f9c:	d10c      	bne.n	8003fb8 <PE_StateMachine_VDMCable+0x228>
 8003f9e:	68e0      	ldr	r0, [r4, #12]
 8003fa0:	6945      	ldr	r5, [r0, #20]
 8003fa2:	2d00      	cmp	r5, #0
 8003fa4:	d004      	beq.n	8003fb0 <PE_StateMachine_VDMCable+0x220>
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	2204      	movs	r2, #4
 8003faa:	2101      	movs	r1, #1
 8003fac:	7c20      	ldrb	r0, [r4, #16]
 8003fae:	47a8      	blx	r5
 8003fb0:	2003      	movs	r0, #3
 8003fb2:	7460      	strb	r0, [r4, #17]
 8003fb4:	2500      	movs	r5, #0
 8003fb6:	e01e      	b.n	8003ff6 <PE_StateMachine_VDMCable+0x266>
 8003fb8:	0e93      	lsrs	r3, r2, #26
 8003fba:	4018      	ands	r0, r3
 8003fbc:	2802      	cmp	r0, #2
 8003fbe:	d10e      	bne.n	8003fde <PE_StateMachine_VDMCable+0x24e>
 8003fc0:	48b7      	ldr	r0, [pc, #732]	@ (80042a0 <.text_10>)
 8003fc2:	4010      	ands	r0, r2
 8003fc4:	066a      	lsls	r2, r5, #25
 8003fc6:	4302      	orrs	r2, r0
 8003fc8:	600a      	str	r2, [r1, #0]
 8003fca:	2101      	movs	r1, #1
 8003fcc:	7c20      	ldrb	r0, [r4, #16]
 8003fce:	f001 fcea 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 8003fd2:	480d      	ldr	r0, [pc, #52]	@ (8004008 <.text_6>)
 8003fd4:	8460      	strh	r0, [r4, #34]	@ 0x22
 8003fd6:	252d      	movs	r5, #45	@ 0x2d
 8003fd8:	2008      	movs	r0, #8
 8003fda:	7460      	strb	r0, [r4, #17]
 8003fdc:	e00a      	b.n	8003ff4 <PE_StateMachine_VDMCable+0x264>
 8003fde:	68e0      	ldr	r0, [r4, #12]
 8003fe0:	6945      	ldr	r5, [r0, #20]
 8003fe2:	2d00      	cmp	r5, #0
 8003fe4:	d004      	beq.n	8003ff0 <PE_StateMachine_VDMCable+0x260>
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	2204      	movs	r2, #4
 8003fea:	2101      	movs	r1, #1
 8003fec:	7c20      	ldrb	r0, [r4, #16]
 8003fee:	47a8      	blx	r5
 8003ff0:	7466      	strb	r6, [r4, #17]
 8003ff2:	2500      	movs	r5, #0
 8003ff4:	7727      	strb	r7, [r4, #28]
 8003ff6:	0028      	movs	r0, r5
 8003ff8:	b00d      	add	sp, #52	@ 0x34
 8003ffa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ffc <.text_3>:
 8003ffc:	00008001 	.word	0x00008001

08004000 <.text_4>:
 8004000:	0000983f 	.word	0x0000983f

08004004 <.text_5>:
 8004004:	0000801e 	.word	0x0000801e

08004008 <.text_6>:
 8004008:	0000802d 	.word	0x0000802d

0800400c <.text_7>:
 800400c:	00007fff 	.word	0x00007fff

08004010 <PE_SubStateMachine_VconnSwap>:
 8004010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004012:	0004      	movs	r4, r0
 8004014:	2502      	movs	r5, #2
 8004016:	2703      	movs	r7, #3
 8004018:	4ea2      	ldr	r6, [pc, #648]	@ (80042a4 <.text_11>)
 800401a:	2014      	movs	r0, #20
 800401c:	7c62      	ldrb	r2, [r4, #17]
 800401e:	2a9d      	cmp	r2, #157	@ 0x9d
 8004020:	d010      	beq.n	8004044 <PE_SubStateMachine_VconnSwap+0x34>
 8004022:	d30e      	bcc.n	8004042 <PE_SubStateMachine_VconnSwap+0x32>
 8004024:	2a9f      	cmp	r2, #159	@ 0x9f
 8004026:	d057      	beq.n	80040d8 <PE_SubStateMachine_VconnSwap+0xc8>
 8004028:	d33d      	bcc.n	80040a6 <PE_SubStateMachine_VconnSwap+0x96>
 800402a:	2aa1      	cmp	r2, #161	@ 0xa1
 800402c:	d100      	bne.n	8004030 <PE_SubStateMachine_VconnSwap+0x20>
 800402e:	e085      	b.n	800413c <PE_SubStateMachine_VconnSwap+0x12c>
 8004030:	d377      	bcc.n	8004122 <PE_SubStateMachine_VconnSwap+0x112>
 8004032:	2aa3      	cmp	r2, #163	@ 0xa3
 8004034:	d100      	bne.n	8004038 <PE_SubStateMachine_VconnSwap+0x28>
 8004036:	e0a3      	b.n	8004180 <PE_SubStateMachine_VconnSwap+0x170>
 8004038:	d200      	bcs.n	800403c <PE_SubStateMachine_VconnSwap+0x2c>
 800403a:	e08e      	b.n	800415a <PE_SubStateMachine_VconnSwap+0x14a>
 800403c:	2aa4      	cmp	r2, #164	@ 0xa4
 800403e:	d100      	bne.n	8004042 <PE_SubStateMachine_VconnSwap+0x32>
 8004040:	e106      	b.n	8004250 <PE_SubStateMachine_VconnSwap+0x240>
 8004042:	e113      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004044:	6860      	ldr	r0, [r4, #4]
 8004046:	6800      	ldr	r0, [r0, #0]
 8004048:	21b8      	movs	r1, #184	@ 0xb8
 800404a:	0149      	lsls	r1, r1, #5
 800404c:	4001      	ands	r1, r0
 800404e:	2098      	movs	r0, #152	@ 0x98
 8004050:	0140      	lsls	r0, r0, #5
 8004052:	4281      	cmp	r1, r0
 8004054:	d121      	bne.n	800409a <PE_SubStateMachine_VconnSwap+0x8a>
 8004056:	7c20      	ldrb	r0, [r4, #16]
 8004058:	68a1      	ldr	r1, [r4, #8]
 800405a:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 800405c:	4788      	blx	r1
 800405e:	280a      	cmp	r0, #10
 8004060:	d002      	beq.n	8004068 <PE_SubStateMachine_VconnSwap+0x58>
 8004062:	280d      	cmp	r0, #13
 8004064:	d007      	beq.n	8004076 <PE_SubStateMachine_VconnSwap+0x66>
 8004066:	e00f      	b.n	8004088 <PE_SubStateMachine_VconnSwap+0x78>
 8004068:	209e      	movs	r0, #158	@ 0x9e
 800406a:	7460      	strb	r0, [r4, #17]
 800406c:	6960      	ldr	r0, [r4, #20]
 800406e:	02e9      	lsls	r1, r5, #11
 8004070:	4301      	orrs	r1, r0
 8004072:	6161      	str	r1, [r4, #20]
 8004074:	e0fa      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004076:	2000      	movs	r0, #0
 8004078:	9000      	str	r0, [sp, #0]
 800407a:	2303      	movs	r3, #3
 800407c:	220c      	movs	r2, #12
 800407e:	2100      	movs	r1, #0
 8004080:	0020      	movs	r0, r4
 8004082:	f7fd fb79 	bl	8001778 <PE_Send_CtrlMessage>
 8004086:	e0f1      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004088:	2000      	movs	r0, #0
 800408a:	9000      	str	r0, [sp, #0]
 800408c:	2303      	movs	r3, #3
 800408e:	2204      	movs	r2, #4
 8004090:	2100      	movs	r1, #0
 8004092:	0020      	movs	r0, r4
 8004094:	f7fd fb70 	bl	8001778 <PE_Send_CtrlMessage>
 8004098:	e002      	b.n	80040a0 <PE_SubStateMachine_VconnSwap+0x90>
 800409a:	6960      	ldr	r0, [r4, #20]
 800409c:	4006      	ands	r6, r0
 800409e:	6166      	str	r6, [r4, #20]
 80040a0:	7467      	strb	r7, [r4, #17]
 80040a2:	2500      	movs	r5, #0
 80040a4:	e0e2      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 80040a6:	2000      	movs	r0, #0
 80040a8:	9000      	str	r0, [sp, #0]
 80040aa:	239e      	movs	r3, #158	@ 0x9e
 80040ac:	2203      	movs	r2, #3
 80040ae:	2100      	movs	r1, #0
 80040b0:	0020      	movs	r0, r4
 80040b2:	f7fd fb61 	bl	8001778 <PE_Send_CtrlMessage>
 80040b6:	2800      	cmp	r0, #0
 80040b8:	d1f4      	bne.n	80040a4 <PE_SubStateMachine_VconnSwap+0x94>
 80040ba:	6860      	ldr	r0, [r4, #4]
 80040bc:	6800      	ldr	r0, [r0, #0]
 80040be:	0401      	lsls	r1, r0, #16
 80040c0:	0fc9      	lsrs	r1, r1, #31
 80040c2:	d005      	beq.n	80040d0 <PE_SubStateMachine_VconnSwap+0xc0>
 80040c4:	209f      	movs	r0, #159	@ 0x9f
 80040c6:	7460      	strb	r0, [r4, #17]
 80040c8:	4877      	ldr	r0, [pc, #476]	@ (80042a8 <.text_12>)
 80040ca:	83e0      	strh	r0, [r4, #30]
 80040cc:	2596      	movs	r5, #150	@ 0x96
 80040ce:	e001      	b.n	80040d4 <PE_SubStateMachine_VconnSwap+0xc4>
 80040d0:	20a0      	movs	r0, #160	@ 0xa0
 80040d2:	7460      	strb	r0, [r4, #17]
 80040d4:	213f      	movs	r1, #63	@ 0x3f
 80040d6:	e0b7      	b.n	8004248 <PE_SubStateMachine_VconnSwap+0x238>
 80040d8:	8be2      	ldrh	r2, [r4, #30]
 80040da:	03ab      	lsls	r3, r5, #14
 80040dc:	429a      	cmp	r2, r3
 80040de:	d100      	bne.n	80040e2 <PE_SubStateMachine_VconnSwap+0xd2>
 80040e0:	e0ac      	b.n	800423c <PE_SubStateMachine_VconnSwap+0x22c>
 80040e2:	780a      	ldrb	r2, [r1, #0]
 80040e4:	2a11      	cmp	r2, #17
 80040e6:	d11b      	bne.n	8004120 <PE_SubStateMachine_VconnSwap+0x110>
 80040e8:	8ea2      	ldrh	r2, [r4, #52]	@ 0x34
 80040ea:	4b70      	ldr	r3, [pc, #448]	@ (80042ac <.text_13>)
 80040ec:	4013      	ands	r3, r2
 80040ee:	2b06      	cmp	r3, #6
 80040f0:	d116      	bne.n	8004120 <PE_SubStateMachine_VconnSwap+0x110>
 80040f2:	7008      	strb	r0, [r1, #0]
 80040f4:	0020      	movs	r0, r4
 80040f6:	f7fc fd62 	bl	8000bbe <PE_Clear_RxEvent>
 80040fa:	68a0      	ldr	r0, [r4, #8]
 80040fc:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80040fe:	2a00      	cmp	r2, #0
 8004100:	d002      	beq.n	8004108 <PE_SubStateMachine_VconnSwap+0xf8>
 8004102:	2100      	movs	r1, #0
 8004104:	7c20      	ldrb	r0, [r4, #16]
 8004106:	4790      	blx	r2
 8004108:	6960      	ldr	r0, [r4, #20]
 800410a:	4006      	ands	r6, r0
 800410c:	6166      	str	r6, [r4, #20]
 800410e:	7467      	strb	r7, [r4, #17]
 8004110:	2500      	movs	r5, #0
 8004112:	2142      	movs	r1, #66	@ 0x42
 8004114:	7c20      	ldrb	r0, [r4, #16]
 8004116:	f7fc fae7 	bl	80006e8 <USBPD_PE_Notification>
 800411a:	8465      	strh	r5, [r4, #34]	@ 0x22
 800411c:	4964      	ldr	r1, [pc, #400]	@ (80042b0 <.text_14>)
 800411e:	5465      	strb	r5, [r4, r1]
 8004120:	e0a4      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004122:	68a0      	ldr	r0, [r4, #8]
 8004124:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8004126:	2a00      	cmp	r2, #0
 8004128:	d002      	beq.n	8004130 <PE_SubStateMachine_VconnSwap+0x120>
 800412a:	2101      	movs	r1, #1
 800412c:	7c20      	ldrb	r0, [r4, #16]
 800412e:	4790      	blx	r2
 8004130:	20a1      	movs	r0, #161	@ 0xa1
 8004132:	7460      	strb	r0, [r4, #17]
 8004134:	2000      	movs	r0, #0
 8004136:	495e      	ldr	r1, [pc, #376]	@ (80042b0 <.text_14>)
 8004138:	5460      	strb	r0, [r4, r1]
 800413a:	e097      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 800413c:	2000      	movs	r0, #0
 800413e:	9000      	str	r0, [sp, #0]
 8004140:	2303      	movs	r3, #3
 8004142:	2206      	movs	r2, #6
 8004144:	2100      	movs	r1, #0
 8004146:	0020      	movs	r0, r4
 8004148:	f7fd fb16 	bl	8001778 <PE_Send_CtrlMessage>
 800414c:	2800      	cmp	r0, #0
 800414e:	d1f4      	bne.n	800413a <PE_SubStateMachine_VconnSwap+0x12a>
 8004150:	6960      	ldr	r0, [r4, #20]
 8004152:	4006      	ands	r6, r0
 8004154:	6166      	str	r6, [r4, #20]
 8004156:	2142      	movs	r1, #66	@ 0x42
 8004158:	e076      	b.n	8004248 <PE_SubStateMachine_VconnSwap+0x238>
 800415a:	2000      	movs	r0, #0
 800415c:	9000      	str	r0, [sp, #0]
 800415e:	23a3      	movs	r3, #163	@ 0xa3
 8004160:	220b      	movs	r2, #11
 8004162:	2100      	movs	r1, #0
 8004164:	0020      	movs	r0, r4
 8004166:	f7fd fb07 	bl	8001778 <PE_Send_CtrlMessage>
 800416a:	2800      	cmp	r0, #0
 800416c:	d1e5      	bne.n	800413a <PE_SubStateMachine_VconnSwap+0x12a>
 800416e:	6960      	ldr	r0, [r4, #20]
 8004170:	02e9      	lsls	r1, r5, #11
 8004172:	4301      	orrs	r1, r0
 8004174:	6161      	str	r1, [r4, #20]
 8004176:	484f      	ldr	r0, [pc, #316]	@ (80042b4 <.text_15>)
 8004178:	83e0      	strh	r0, [r4, #30]
 800417a:	251b      	movs	r5, #27
 800417c:	213e      	movs	r1, #62	@ 0x3e
 800417e:	e063      	b.n	8004248 <PE_SubStateMachine_VconnSwap+0x238>
 8004180:	780a      	ldrb	r2, [r1, #0]
 8004182:	2a11      	cmp	r2, #17
 8004184:	d155      	bne.n	8004232 <PE_SubStateMachine_VconnSwap+0x222>
 8004186:	8ea2      	ldrh	r2, [r4, #52]	@ 0x34
 8004188:	23f0      	movs	r3, #240	@ 0xf0
 800418a:	021b      	lsls	r3, r3, #8
 800418c:	4013      	ands	r3, r2
 800418e:	d150      	bne.n	8004232 <PE_SubStateMachine_VconnSwap+0x222>
 8004190:	06d2      	lsls	r2, r2, #27
 8004192:	0ed2      	lsrs	r2, r2, #27
 8004194:	2a03      	cmp	r2, #3
 8004196:	d006      	beq.n	80041a6 <PE_SubStateMachine_VconnSwap+0x196>
 8004198:	2a04      	cmp	r2, #4
 800419a:	d024      	beq.n	80041e6 <PE_SubStateMachine_VconnSwap+0x1d6>
 800419c:	2a0c      	cmp	r2, #12
 800419e:	d014      	beq.n	80041ca <PE_SubStateMachine_VconnSwap+0x1ba>
 80041a0:	2a10      	cmp	r2, #16
 80041a2:	d02e      	beq.n	8004202 <PE_SubStateMachine_VconnSwap+0x1f2>
 80041a4:	e045      	b.n	8004232 <PE_SubStateMachine_VconnSwap+0x222>
 80041a6:	6862      	ldr	r2, [r4, #4]
 80041a8:	6812      	ldr	r2, [r2, #0]
 80041aa:	0413      	lsls	r3, r2, #16
 80041ac:	0fdb      	lsrs	r3, r3, #31
 80041ae:	d001      	beq.n	80041b4 <PE_SubStateMachine_VconnSwap+0x1a4>
 80041b0:	229f      	movs	r2, #159	@ 0x9f
 80041b2:	e000      	b.n	80041b6 <PE_SubStateMachine_VconnSwap+0x1a6>
 80041b4:	22a0      	movs	r2, #160	@ 0xa0
 80041b6:	7462      	strb	r2, [r4, #17]
 80041b8:	780a      	ldrb	r2, [r1, #0]
 80041ba:	2a14      	cmp	r2, #20
 80041bc:	d003      	beq.n	80041c6 <PE_SubStateMachine_VconnSwap+0x1b6>
 80041be:	7008      	strb	r0, [r1, #0]
 80041c0:	0020      	movs	r0, r4
 80041c2:	f7fc fcfc 	bl	8000bbe <PE_Clear_RxEvent>
 80041c6:	213f      	movs	r1, #63	@ 0x3f
 80041c8:	e030      	b.n	800422c <PE_SubStateMachine_VconnSwap+0x21c>
 80041ca:	6962      	ldr	r2, [r4, #20]
 80041cc:	4032      	ands	r2, r6
 80041ce:	6162      	str	r2, [r4, #20]
 80041d0:	7467      	strb	r7, [r4, #17]
 80041d2:	2500      	movs	r5, #0
 80041d4:	780a      	ldrb	r2, [r1, #0]
 80041d6:	2a14      	cmp	r2, #20
 80041d8:	d003      	beq.n	80041e2 <PE_SubStateMachine_VconnSwap+0x1d2>
 80041da:	7008      	strb	r0, [r1, #0]
 80041dc:	0020      	movs	r0, r4
 80041de:	f7fc fcee 	bl	8000bbe <PE_Clear_RxEvent>
 80041e2:	2140      	movs	r1, #64	@ 0x40
 80041e4:	e022      	b.n	800422c <PE_SubStateMachine_VconnSwap+0x21c>
 80041e6:	6962      	ldr	r2, [r4, #20]
 80041e8:	4032      	ands	r2, r6
 80041ea:	6162      	str	r2, [r4, #20]
 80041ec:	7467      	strb	r7, [r4, #17]
 80041ee:	2500      	movs	r5, #0
 80041f0:	780a      	ldrb	r2, [r1, #0]
 80041f2:	2a14      	cmp	r2, #20
 80041f4:	d003      	beq.n	80041fe <PE_SubStateMachine_VconnSwap+0x1ee>
 80041f6:	7008      	strb	r0, [r1, #0]
 80041f8:	0020      	movs	r0, r4
 80041fa:	f7fc fce0 	bl	8000bbe <PE_Clear_RxEvent>
 80041fe:	2141      	movs	r1, #65	@ 0x41
 8004200:	e014      	b.n	800422c <PE_SubStateMachine_VconnSwap+0x21c>
 8004202:	6862      	ldr	r2, [r4, #4]
 8004204:	6812      	ldr	r2, [r2, #0]
 8004206:	0413      	lsls	r3, r2, #16
 8004208:	0fdb      	lsrs	r3, r3, #31
 800420a:	d102      	bne.n	8004212 <PE_SubStateMachine_VconnSwap+0x202>
 800420c:	22a4      	movs	r2, #164	@ 0xa4
 800420e:	7462      	strb	r2, [r4, #17]
 8004210:	e004      	b.n	800421c <PE_SubStateMachine_VconnSwap+0x20c>
 8004212:	6962      	ldr	r2, [r4, #20]
 8004214:	4032      	ands	r2, r6
 8004216:	6162      	str	r2, [r4, #20]
 8004218:	7467      	strb	r7, [r4, #17]
 800421a:	2500      	movs	r5, #0
 800421c:	780a      	ldrb	r2, [r1, #0]
 800421e:	2a14      	cmp	r2, #20
 8004220:	d003      	beq.n	800422a <PE_SubStateMachine_VconnSwap+0x21a>
 8004222:	7008      	strb	r0, [r1, #0]
 8004224:	0020      	movs	r0, r4
 8004226:	f7fc fcca 	bl	8000bbe <PE_Clear_RxEvent>
 800422a:	2143      	movs	r1, #67	@ 0x43
 800422c:	7c20      	ldrb	r0, [r4, #16]
 800422e:	f7fc fa5b 	bl	80006e8 <USBPD_PE_Notification>
 8004232:	8be0      	ldrh	r0, [r4, #30]
 8004234:	2180      	movs	r1, #128	@ 0x80
 8004236:	0209      	lsls	r1, r1, #8
 8004238:	4288      	cmp	r0, r1
 800423a:	d117      	bne.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 800423c:	6960      	ldr	r0, [r4, #20]
 800423e:	4006      	ands	r6, r0
 8004240:	6166      	str	r6, [r4, #20]
 8004242:	7467      	strb	r7, [r4, #17]
 8004244:	2500      	movs	r5, #0
 8004246:	211c      	movs	r1, #28
 8004248:	7c20      	ldrb	r0, [r4, #16]
 800424a:	f7fc fa4d 	bl	80006e8 <USBPD_PE_Notification>
 800424e:	e00d      	b.n	800426c <PE_SubStateMachine_VconnSwap+0x25c>
 8004250:	68a0      	ldr	r0, [r4, #8]
 8004252:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 8004254:	2a00      	cmp	r2, #0
 8004256:	d002      	beq.n	800425e <PE_SubStateMachine_VconnSwap+0x24e>
 8004258:	2101      	movs	r1, #1
 800425a:	7c20      	ldrb	r0, [r4, #16]
 800425c:	4790      	blx	r2
 800425e:	6960      	ldr	r0, [r4, #20]
 8004260:	4006      	ands	r6, r0
 8004262:	6166      	str	r6, [r4, #20]
 8004264:	7467      	strb	r7, [r4, #17]
 8004266:	2500      	movs	r5, #0
 8004268:	4813      	ldr	r0, [pc, #76]	@ (80042b8 <.text_16>)
 800426a:	8460      	strh	r0, [r4, #34]	@ 0x22
 800426c:	0028      	movs	r0, r5
 800426e:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004270 <PE_ExtRevisionInteroperability_Cable>:
 8004270:	b538      	push	{r3, r4, r5, lr}
 8004272:	000a      	movs	r2, r1
 8004274:	6843      	ldr	r3, [r0, #4]
 8004276:	681c      	ldr	r4, [r3, #0]
 8004278:	2103      	movs	r1, #3
 800427a:	2503      	movs	r5, #3
 800427c:	4025      	ands	r5, r4
 800427e:	42aa      	cmp	r2, r5
 8004280:	d300      	bcc.n	8004284 <PE_ExtRevisionInteroperability_Cable+0x14>
 8004282:	002a      	movs	r2, r5
 8004284:	4d06      	ldr	r5, [pc, #24]	@ (80042a0 <.text_10>)
 8004286:	4025      	ands	r5, r4
 8004288:	0694      	lsls	r4, r2, #26
 800428a:	068a      	lsls	r2, r1, #26
 800428c:	4022      	ands	r2, r4
 800428e:	432a      	orrs	r2, r5
 8004290:	601a      	str	r2, [r3, #0]
 8004292:	0e92      	lsrs	r2, r2, #26
 8004294:	4011      	ands	r1, r2
 8004296:	7c00      	ldrb	r0, [r0, #16]
 8004298:	f001 fb85 	bl	80059a6 <USBPD_PRL_CBL_SetHeaderSpecification>
 800429c:	bd31      	pop	{r0, r4, r5, pc}
	...

080042a0 <.text_10>:
 80042a0:	f3ffffff 	.word	0xf3ffffff

080042a4 <.text_11>:
 80042a4:	ffffefff 	.word	0xffffefff

080042a8 <.text_12>:
 80042a8:	00008096 	.word	0x00008096

080042ac <.text_13>:
 80042ac:	0000f01f 	.word	0x0000f01f

080042b0 <.text_14>:
 80042b0:	00000262 	.word	0x00000262

080042b4 <.text_15>:
 80042b4:	0000801b 	.word	0x0000801b

080042b8 <.text_16>:
 80042b8:	0000802d 	.word	0x0000802d

080042bc <USBPD_PE_SVDM_RequestIdentity>:
 80042bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042be:	000a      	movs	r2, r1
 80042c0:	49aa      	ldr	r1, [pc, #680]	@ (800456c <.text_8>)
 80042c2:	0083      	lsls	r3, r0, #2
 80042c4:	58cb      	ldr	r3, [r1, r3]
 80042c6:	2110      	movs	r1, #16
 80042c8:	2401      	movs	r4, #1
 80042ca:	681d      	ldr	r5, [r3, #0]
 80042cc:	686d      	ldr	r5, [r5, #4]
 80042ce:	0a6d      	lsrs	r5, r5, #9
 80042d0:	4025      	ands	r5, r4
 80042d2:	d004      	beq.n	80042de <USBPD_PE_SVDM_RequestIdentity+0x22>
 80042d4:	68dd      	ldr	r5, [r3, #12]
 80042d6:	2d00      	cmp	r5, #0
 80042d8:	d001      	beq.n	80042de <USBPD_PE_SVDM_RequestIdentity+0x22>
 80042da:	2a02      	cmp	r2, #2
 80042dc:	d101      	bne.n	80042e2 <USBPD_PE_SVDM_RequestIdentity+0x26>
 80042de:	2102      	movs	r1, #2
 80042e0:	e02d      	b.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 80042e2:	2532      	movs	r5, #50	@ 0x32
 80042e4:	5d5d      	ldrb	r5, [r3, r5]
 80042e6:	2d00      	cmp	r5, #0
 80042e8:	d104      	bne.n	80042f4 <USBPD_PE_SVDM_RequestIdentity+0x38>
 80042ea:	685d      	ldr	r5, [r3, #4]
 80042ec:	682d      	ldr	r5, [r5, #0]
 80042ee:	0b2d      	lsrs	r5, r5, #12
 80042f0:	402c      	ands	r4, r5
 80042f2:	d101      	bne.n	80042f8 <USBPD_PE_SVDM_RequestIdentity+0x3c>
 80042f4:	2103      	movs	r1, #3
 80042f6:	e022      	b.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 80042f8:	2433      	movs	r4, #51	@ 0x33
 80042fa:	551a      	strb	r2, [r3, r4]
 80042fc:	2507      	movs	r5, #7
 80042fe:	2a00      	cmp	r2, #0
 8004300:	d002      	beq.n	8004308 <USBPD_PE_SVDM_RequestIdentity+0x4c>
 8004302:	2a01      	cmp	r2, #1
 8004304:	d008      	beq.n	8004318 <USBPD_PE_SVDM_RequestIdentity+0x5c>
 8004306:	e01a      	b.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	6812      	ldr	r2, [r2, #0]
 800430c:	0a12      	lsrs	r2, r2, #8
 800430e:	4015      	ands	r5, r2
 8004310:	2d03      	cmp	r5, #3
 8004312:	d114      	bne.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004314:	217d      	movs	r1, #125	@ 0x7d
 8004316:	e00c      	b.n	8004332 <USBPD_PE_SVDM_RequestIdentity+0x76>
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	6812      	ldr	r2, [r2, #0]
 800431c:	4eab      	ldr	r6, [pc, #684]	@ (80045cc <.text_10>)
 800431e:	4016      	ands	r6, r2
 8004320:	2782      	movs	r7, #130	@ 0x82
 8004322:	007f      	lsls	r7, r7, #1
 8004324:	42be      	cmp	r6, r7
 8004326:	d003      	beq.n	8004330 <USBPD_PE_SVDM_RequestIdentity+0x74>
 8004328:	0a12      	lsrs	r2, r2, #8
 800432a:	4015      	ands	r5, r2
 800432c:	2d03      	cmp	r5, #3
 800432e:	d106      	bne.n	800433e <USBPD_PE_SVDM_RequestIdentity+0x82>
 8004330:	2105      	movs	r1, #5
 8004332:	2232      	movs	r2, #50	@ 0x32
 8004334:	5499      	strb	r1, [r3, r2]
 8004336:	6899      	ldr	r1, [r3, #8]
 8004338:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800433a:	4788      	blx	r1
 800433c:	2100      	movs	r1, #0
 800433e:	0008      	movs	r0, r1
 8004340:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004342 <USBPD_PE_SVDM_RequestSVID>:
 8004342:	b570      	push	{r4, r5, r6, lr}
 8004344:	000a      	movs	r2, r1
 8004346:	4989      	ldr	r1, [pc, #548]	@ (800456c <.text_8>)
 8004348:	0083      	lsls	r3, r0, #2
 800434a:	58cb      	ldr	r3, [r1, r3]
 800434c:	2110      	movs	r1, #16
 800434e:	68dc      	ldr	r4, [r3, #12]
 8004350:	2c00      	cmp	r4, #0
 8004352:	d001      	beq.n	8004358 <USBPD_PE_SVDM_RequestSVID+0x16>
 8004354:	2a02      	cmp	r2, #2
 8004356:	d101      	bne.n	800435c <USBPD_PE_SVDM_RequestSVID+0x1a>
 8004358:	2102      	movs	r1, #2
 800435a:	e020      	b.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 800435c:	2432      	movs	r4, #50	@ 0x32
 800435e:	5d1c      	ldrb	r4, [r3, r4]
 8004360:	2c00      	cmp	r4, #0
 8004362:	d105      	bne.n	8004370 <USBPD_PE_SVDM_RequestSVID+0x2e>
 8004364:	685c      	ldr	r4, [r3, #4]
 8004366:	6825      	ldr	r5, [r4, #0]
 8004368:	2401      	movs	r4, #1
 800436a:	0b2e      	lsrs	r6, r5, #12
 800436c:	4026      	ands	r6, r4
 800436e:	d101      	bne.n	8004374 <USBPD_PE_SVDM_RequestSVID+0x32>
 8004370:	2103      	movs	r1, #3
 8004372:	e014      	b.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004374:	056d      	lsls	r5, r5, #21
 8004376:	0f6d      	lsrs	r5, r5, #29
 8004378:	2d03      	cmp	r5, #3
 800437a:	d110      	bne.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 800437c:	2533      	movs	r5, #51	@ 0x33
 800437e:	555a      	strb	r2, [r3, r5]
 8004380:	257f      	movs	r5, #127	@ 0x7f
 8004382:	2632      	movs	r6, #50	@ 0x32
 8004384:	559d      	strb	r5, [r3, r6]
 8004386:	2a00      	cmp	r2, #0
 8004388:	d005      	beq.n	8004396 <USBPD_PE_SVDM_RequestSVID+0x54>
 800438a:	2a01      	cmp	r2, #1
 800438c:	d107      	bne.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 800438e:	695a      	ldr	r2, [r3, #20]
 8004390:	0c12      	lsrs	r2, r2, #16
 8004392:	4014      	ands	r4, r2
 8004394:	d003      	beq.n	800439e <USBPD_PE_SVDM_RequestSVID+0x5c>
 8004396:	6899      	ldr	r1, [r3, #8]
 8004398:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800439a:	4788      	blx	r1
 800439c:	2100      	movs	r1, #0
 800439e:	0008      	movs	r0, r1
 80043a0:	bd70      	pop	{r4, r5, r6, pc}

080043a2 <USBPD_PE_SVDM_RequestMode>:
 80043a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043a4:	000b      	movs	r3, r1
 80043a6:	4971      	ldr	r1, [pc, #452]	@ (800456c <.text_8>)
 80043a8:	0084      	lsls	r4, r0, #2
 80043aa:	590c      	ldr	r4, [r1, r4]
 80043ac:	2110      	movs	r1, #16
 80043ae:	68e5      	ldr	r5, [r4, #12]
 80043b0:	2d00      	cmp	r5, #0
 80043b2:	d001      	beq.n	80043b8 <USBPD_PE_SVDM_RequestMode+0x16>
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d101      	bne.n	80043bc <USBPD_PE_SVDM_RequestMode+0x1a>
 80043b8:	2102      	movs	r1, #2
 80043ba:	e023      	b.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043bc:	2532      	movs	r5, #50	@ 0x32
 80043be:	5d65      	ldrb	r5, [r4, r5]
 80043c0:	2d00      	cmp	r5, #0
 80043c2:	d105      	bne.n	80043d0 <USBPD_PE_SVDM_RequestMode+0x2e>
 80043c4:	6865      	ldr	r5, [r4, #4]
 80043c6:	682e      	ldr	r6, [r5, #0]
 80043c8:	2501      	movs	r5, #1
 80043ca:	0b37      	lsrs	r7, r6, #12
 80043cc:	402f      	ands	r7, r5
 80043ce:	d101      	bne.n	80043d4 <USBPD_PE_SVDM_RequestMode+0x32>
 80043d0:	2103      	movs	r1, #3
 80043d2:	e017      	b.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043d4:	0576      	lsls	r6, r6, #21
 80043d6:	0f76      	lsrs	r6, r6, #29
 80043d8:	2e03      	cmp	r6, #3
 80043da:	d113      	bne.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043dc:	2633      	movs	r6, #51	@ 0x33
 80043de:	55a3      	strb	r3, [r4, r6]
 80043e0:	2681      	movs	r6, #129	@ 0x81
 80043e2:	2732      	movs	r7, #50	@ 0x32
 80043e4:	55e6      	strb	r6, [r4, r7]
 80043e6:	2696      	movs	r6, #150	@ 0x96
 80043e8:	00b6      	lsls	r6, r6, #2
 80043ea:	53a2      	strh	r2, [r4, r6]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d005      	beq.n	80043fc <USBPD_PE_SVDM_RequestMode+0x5a>
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d107      	bne.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043f4:	6962      	ldr	r2, [r4, #20]
 80043f6:	0c12      	lsrs	r2, r2, #16
 80043f8:	4015      	ands	r5, r2
 80043fa:	d003      	beq.n	8004404 <USBPD_PE_SVDM_RequestMode+0x62>
 80043fc:	68a1      	ldr	r1, [r4, #8]
 80043fe:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004400:	4788      	blx	r1
 8004402:	2100      	movs	r1, #0
 8004404:	0008      	movs	r0, r1
 8004406:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004408 <USBPD_PE_SVDM_RequestModeEnter>:
 8004408:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 800440a:	4858      	ldr	r0, [pc, #352]	@ (800456c <.text_8>)
 800440c:	466c      	mov	r4, sp
 800440e:	7824      	ldrb	r4, [r4, #0]
 8004410:	00a4      	lsls	r4, r4, #2
 8004412:	5904      	ldr	r4, [r0, r4]
 8004414:	2010      	movs	r0, #16
 8004416:	68e5      	ldr	r5, [r4, #12]
 8004418:	2d00      	cmp	r5, #0
 800441a:	d101      	bne.n	8004420 <USBPD_PE_SVDM_RequestModeEnter+0x18>
 800441c:	2002      	movs	r0, #2
 800441e:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004420:	2532      	movs	r5, #50	@ 0x32
 8004422:	5d65      	ldrb	r5, [r4, r5]
 8004424:	2d00      	cmp	r5, #0
 8004426:	d105      	bne.n	8004434 <USBPD_PE_SVDM_RequestModeEnter+0x2c>
 8004428:	6865      	ldr	r5, [r4, #4]
 800442a:	682e      	ldr	r6, [r5, #0]
 800442c:	2501      	movs	r5, #1
 800442e:	0b37      	lsrs	r7, r6, #12
 8004430:	402f      	ands	r7, r5
 8004432:	d101      	bne.n	8004438 <USBPD_PE_SVDM_RequestModeEnter+0x30>
 8004434:	2003      	movs	r0, #3
 8004436:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004438:	27e1      	movs	r7, #225	@ 0xe1
 800443a:	00ff      	lsls	r7, r7, #3
 800443c:	4037      	ands	r7, r6
 800443e:	26c2      	movs	r6, #194	@ 0xc2
 8004440:	00b6      	lsls	r6, r6, #2
 8004442:	42b7      	cmp	r7, r6
 8004444:	d11e      	bne.n	8004484 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004446:	2633      	movs	r6, #51	@ 0x33
 8004448:	55a1      	strb	r1, [r4, r6]
 800444a:	2682      	movs	r6, #130	@ 0x82
 800444c:	2732      	movs	r7, #50	@ 0x32
 800444e:	55e6      	strb	r6, [r4, r7]
 8004450:	2696      	movs	r6, #150	@ 0x96
 8004452:	00b6      	lsls	r6, r6, #2
 8004454:	53a2      	strh	r2, [r4, r6]
 8004456:	6966      	ldr	r6, [r4, #20]
 8004458:	4aaf      	ldr	r2, [pc, #700]	@ (8004718 <.text_13>)
 800445a:	4032      	ands	r2, r6
 800445c:	019e      	lsls	r6, r3, #6
 800445e:	23e0      	movs	r3, #224	@ 0xe0
 8004460:	005b      	lsls	r3, r3, #1
 8004462:	4033      	ands	r3, r6
 8004464:	4313      	orrs	r3, r2
 8004466:	6163      	str	r3, [r4, #20]
 8004468:	2900      	cmp	r1, #0
 800446a:	d005      	beq.n	8004478 <USBPD_PE_SVDM_RequestModeEnter+0x70>
 800446c:	2902      	cmp	r1, #2
 800446e:	d000      	beq.n	8004472 <USBPD_PE_SVDM_RequestModeEnter+0x6a>
 8004470:	d208      	bcs.n	8004484 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004472:	0c19      	lsrs	r1, r3, #16
 8004474:	400d      	ands	r5, r1
 8004476:	d005      	beq.n	8004484 <USBPD_PE_SVDM_RequestModeEnter+0x7c>
 8004478:	4668      	mov	r0, sp
 800447a:	7800      	ldrb	r0, [r0, #0]
 800447c:	68a1      	ldr	r1, [r4, #8]
 800447e:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004480:	4788      	blx	r1
 8004482:	2000      	movs	r0, #0
 8004484:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004486 <USBPD_PE_SVDM_RequestModeExit>:
 8004486:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8004488:	4838      	ldr	r0, [pc, #224]	@ (800456c <.text_8>)
 800448a:	466c      	mov	r4, sp
 800448c:	7824      	ldrb	r4, [r4, #0]
 800448e:	00a4      	lsls	r4, r4, #2
 8004490:	5904      	ldr	r4, [r0, r4]
 8004492:	2010      	movs	r0, #16
 8004494:	68e5      	ldr	r5, [r4, #12]
 8004496:	2d00      	cmp	r5, #0
 8004498:	d101      	bne.n	800449e <USBPD_PE_SVDM_RequestModeExit+0x18>
 800449a:	2002      	movs	r0, #2
 800449c:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 800449e:	2532      	movs	r5, #50	@ 0x32
 80044a0:	5d65      	ldrb	r5, [r4, r5]
 80044a2:	2d00      	cmp	r5, #0
 80044a4:	d105      	bne.n	80044b2 <USBPD_PE_SVDM_RequestModeExit+0x2c>
 80044a6:	6865      	ldr	r5, [r4, #4]
 80044a8:	682e      	ldr	r6, [r5, #0]
 80044aa:	2501      	movs	r5, #1
 80044ac:	0b37      	lsrs	r7, r6, #12
 80044ae:	402f      	ands	r7, r5
 80044b0:	d101      	bne.n	80044b6 <USBPD_PE_SVDM_RequestModeExit+0x30>
 80044b2:	2003      	movs	r0, #3
 80044b4:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 80044b6:	27e1      	movs	r7, #225	@ 0xe1
 80044b8:	00ff      	lsls	r7, r7, #3
 80044ba:	4037      	ands	r7, r6
 80044bc:	26c2      	movs	r6, #194	@ 0xc2
 80044be:	00b6      	lsls	r6, r6, #2
 80044c0:	42b7      	cmp	r7, r6
 80044c2:	d11e      	bne.n	8004502 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 80044c4:	2633      	movs	r6, #51	@ 0x33
 80044c6:	55a1      	strb	r1, [r4, r6]
 80044c8:	2683      	movs	r6, #131	@ 0x83
 80044ca:	2732      	movs	r7, #50	@ 0x32
 80044cc:	55e6      	strb	r6, [r4, r7]
 80044ce:	2696      	movs	r6, #150	@ 0x96
 80044d0:	00b6      	lsls	r6, r6, #2
 80044d2:	53a2      	strh	r2, [r4, r6]
 80044d4:	6966      	ldr	r6, [r4, #20]
 80044d6:	4a90      	ldr	r2, [pc, #576]	@ (8004718 <.text_13>)
 80044d8:	4032      	ands	r2, r6
 80044da:	019e      	lsls	r6, r3, #6
 80044dc:	23e0      	movs	r3, #224	@ 0xe0
 80044de:	005b      	lsls	r3, r3, #1
 80044e0:	4033      	ands	r3, r6
 80044e2:	4313      	orrs	r3, r2
 80044e4:	6163      	str	r3, [r4, #20]
 80044e6:	2900      	cmp	r1, #0
 80044e8:	d005      	beq.n	80044f6 <USBPD_PE_SVDM_RequestModeExit+0x70>
 80044ea:	2902      	cmp	r1, #2
 80044ec:	d000      	beq.n	80044f0 <USBPD_PE_SVDM_RequestModeExit+0x6a>
 80044ee:	d208      	bcs.n	8004502 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 80044f0:	0c19      	lsrs	r1, r3, #16
 80044f2:	400d      	ands	r5, r1
 80044f4:	d005      	beq.n	8004502 <USBPD_PE_SVDM_RequestModeExit+0x7c>
 80044f6:	4668      	mov	r0, sp
 80044f8:	7800      	ldrb	r0, [r0, #0]
 80044fa:	68a1      	ldr	r1, [r4, #8]
 80044fc:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80044fe:	4788      	blx	r1
 8004500:	2000      	movs	r0, #0
 8004502:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}

08004504 <USBPD_PE_SVDM_RequestSpecific>:
 8004504:	b5f1      	push	{r0, r4, r5, r6, r7, lr}
 8004506:	4819      	ldr	r0, [pc, #100]	@ (800456c <.text_8>)
 8004508:	466c      	mov	r4, sp
 800450a:	7824      	ldrb	r4, [r4, #0]
 800450c:	00a4      	lsls	r4, r4, #2
 800450e:	5904      	ldr	r4, [r0, r4]
 8004510:	2010      	movs	r0, #16
 8004512:	68e5      	ldr	r5, [r4, #12]
 8004514:	2d00      	cmp	r5, #0
 8004516:	d101      	bne.n	800451c <USBPD_PE_SVDM_RequestSpecific+0x18>
 8004518:	2002      	movs	r0, #2
 800451a:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 800451c:	2532      	movs	r5, #50	@ 0x32
 800451e:	5d65      	ldrb	r5, [r4, r5]
 8004520:	2d00      	cmp	r5, #0
 8004522:	d105      	bne.n	8004530 <USBPD_PE_SVDM_RequestSpecific+0x2c>
 8004524:	6865      	ldr	r5, [r4, #4]
 8004526:	682d      	ldr	r5, [r5, #0]
 8004528:	2601      	movs	r6, #1
 800452a:	0b2f      	lsrs	r7, r5, #12
 800452c:	4037      	ands	r7, r6
 800452e:	d101      	bne.n	8004534 <USBPD_PE_SVDM_RequestSpecific+0x30>
 8004530:	2003      	movs	r0, #3
 8004532:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
 8004534:	6967      	ldr	r7, [r4, #20]
 8004536:	0c3f      	lsrs	r7, r7, #16
 8004538:	403e      	ands	r6, r7
 800453a:	d101      	bne.n	8004540 <USBPD_PE_SVDM_RequestSpecific+0x3c>
 800453c:	000e      	movs	r6, r1
 800453e:	d113      	bne.n	8004568 <USBPD_PE_SVDM_RequestSpecific+0x64>
 8004540:	056d      	lsls	r5, r5, #21
 8004542:	0f6d      	lsrs	r5, r5, #29
 8004544:	2d03      	cmp	r5, #3
 8004546:	d10f      	bne.n	8004568 <USBPD_PE_SVDM_RequestSpecific+0x64>
 8004548:	2033      	movs	r0, #51	@ 0x33
 800454a:	5421      	strb	r1, [r4, r0]
 800454c:	2085      	movs	r0, #133	@ 0x85
 800454e:	2132      	movs	r1, #50	@ 0x32
 8004550:	5460      	strb	r0, [r4, r1]
 8004552:	2095      	movs	r0, #149	@ 0x95
 8004554:	0080      	lsls	r0, r0, #2
 8004556:	1820      	adds	r0, r4, r0
 8004558:	6002      	str	r2, [r0, #0]
 800455a:	8083      	strh	r3, [r0, #4]
 800455c:	4668      	mov	r0, sp
 800455e:	7800      	ldrb	r0, [r0, #0]
 8004560:	68a1      	ldr	r1, [r4, #8]
 8004562:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 8004564:	4788      	blx	r1
 8004566:	2000      	movs	r0, #0
 8004568:	bdf2      	pop	{r1, r4, r5, r6, r7, pc}
	...

0800456c <.text_8>:
 800456c:	2000027c 	.word	0x2000027c

08004570 <USBPD_PE_SVDM_RequestAttention>:
 8004570:	b538      	push	{r3, r4, r5, lr}
 8004572:	000b      	movs	r3, r1
 8004574:	4969      	ldr	r1, [pc, #420]	@ (800471c <.text_14>)
 8004576:	0084      	lsls	r4, r0, #2
 8004578:	590d      	ldr	r5, [r1, r4]
 800457a:	2110      	movs	r1, #16
 800457c:	68ec      	ldr	r4, [r5, #12]
 800457e:	2c00      	cmp	r4, #0
 8004580:	d001      	beq.n	8004586 <USBPD_PE_SVDM_RequestAttention+0x16>
 8004582:	2b00      	cmp	r3, #0
 8004584:	d001      	beq.n	800458a <USBPD_PE_SVDM_RequestAttention+0x1a>
 8004586:	2102      	movs	r1, #2
 8004588:	e01e      	b.n	80045c8 <USBPD_PE_SVDM_RequestAttention+0x58>
 800458a:	2332      	movs	r3, #50	@ 0x32
 800458c:	5ceb      	ldrb	r3, [r5, r3]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d104      	bne.n	800459c <USBPD_PE_SVDM_RequestAttention+0x2c>
 8004592:	686b      	ldr	r3, [r5, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	04dc      	lsls	r4, r3, #19
 8004598:	0fe4      	lsrs	r4, r4, #31
 800459a:	d101      	bne.n	80045a0 <USBPD_PE_SVDM_RequestAttention+0x30>
 800459c:	2103      	movs	r1, #3
 800459e:	e013      	b.n	80045c8 <USBPD_PE_SVDM_RequestAttention+0x58>
 80045a0:	055b      	lsls	r3, r3, #21
 80045a2:	0f5b      	lsrs	r3, r3, #29
 80045a4:	2b03      	cmp	r3, #3
 80045a6:	d10f      	bne.n	80045c8 <USBPD_PE_SVDM_RequestAttention+0x58>
 80045a8:	2400      	movs	r4, #0
 80045aa:	2333      	movs	r3, #51	@ 0x33
 80045ac:	54ec      	strb	r4, [r5, r3]
 80045ae:	2184      	movs	r1, #132	@ 0x84
 80045b0:	2332      	movs	r3, #50	@ 0x32
 80045b2:	54e9      	strb	r1, [r5, r3]
 80045b4:	2195      	movs	r1, #149	@ 0x95
 80045b6:	0089      	lsls	r1, r1, #2
 80045b8:	1869      	adds	r1, r5, r1
 80045ba:	2306      	movs	r3, #6
 80045bc:	600b      	str	r3, [r1, #0]
 80045be:	808a      	strh	r2, [r1, #4]
 80045c0:	68a9      	ldr	r1, [r5, #8]
 80045c2:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 80045c4:	4788      	blx	r1
 80045c6:	2100      	movs	r1, #0
 80045c8:	0008      	movs	r0, r1
 80045ca:	bd32      	pop	{r1, r4, r5, pc}

080045cc <.text_10>:
 80045cc:	00000704 	.word	0x00000704

080045d0 <USBPD_PE_UVDM_RequestMessage>:
 80045d0:	b570      	push	{r4, r5, r6, lr}
 80045d2:	000a      	movs	r2, r1
 80045d4:	4951      	ldr	r1, [pc, #324]	@ (800471c <.text_14>)
 80045d6:	0083      	lsls	r3, r0, #2
 80045d8:	58cb      	ldr	r3, [r1, r3]
 80045da:	2110      	movs	r1, #16
 80045dc:	68dc      	ldr	r4, [r3, #12]
 80045de:	2c00      	cmp	r4, #0
 80045e0:	d101      	bne.n	80045e6 <USBPD_PE_UVDM_RequestMessage+0x16>
 80045e2:	2102      	movs	r1, #2
 80045e4:	e01d      	b.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 80045e6:	2432      	movs	r4, #50	@ 0x32
 80045e8:	5d1c      	ldrb	r4, [r3, r4]
 80045ea:	2c00      	cmp	r4, #0
 80045ec:	d105      	bne.n	80045fa <USBPD_PE_UVDM_RequestMessage+0x2a>
 80045ee:	685c      	ldr	r4, [r3, #4]
 80045f0:	6824      	ldr	r4, [r4, #0]
 80045f2:	2501      	movs	r5, #1
 80045f4:	0b26      	lsrs	r6, r4, #12
 80045f6:	402e      	ands	r6, r5
 80045f8:	d101      	bne.n	80045fe <USBPD_PE_UVDM_RequestMessage+0x2e>
 80045fa:	2103      	movs	r1, #3
 80045fc:	e011      	b.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 80045fe:	0be6      	lsrs	r6, r4, #15
 8004600:	4035      	ands	r5, r6
 8004602:	d101      	bne.n	8004608 <USBPD_PE_UVDM_RequestMessage+0x38>
 8004604:	0015      	movs	r5, r2
 8004606:	d10c      	bne.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 8004608:	0564      	lsls	r4, r4, #21
 800460a:	0f64      	lsrs	r4, r4, #29
 800460c:	2c03      	cmp	r4, #3
 800460e:	d108      	bne.n	8004622 <USBPD_PE_UVDM_RequestMessage+0x52>
 8004610:	2133      	movs	r1, #51	@ 0x33
 8004612:	545a      	strb	r2, [r3, r1]
 8004614:	2186      	movs	r1, #134	@ 0x86
 8004616:	2232      	movs	r2, #50	@ 0x32
 8004618:	5499      	strb	r1, [r3, r2]
 800461a:	6899      	ldr	r1, [r3, #8]
 800461c:	6a89      	ldr	r1, [r1, #40]	@ 0x28
 800461e:	4788      	blx	r1
 8004620:	2100      	movs	r1, #0
 8004622:	0008      	movs	r0, r1
 8004624:	bd70      	pop	{r4, r5, r6, pc}

08004626 <PE_Receive_SVDM>:
 8004626:	493e      	ldr	r1, [pc, #248]	@ (8004720 <.text_15>)
 8004628:	1842      	adds	r2, r0, r1
 800462a:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 800462c:	0449      	lsls	r1, r1, #17
 800462e:	0f49      	lsrs	r1, r1, #29
 8004630:	1e49      	subs	r1, r1, #1
 8004632:	7611      	strb	r1, [r2, #24]
 8004634:	2131      	movs	r1, #49	@ 0x31
 8004636:	5c41      	ldrb	r1, [r0, r1]
 8004638:	2900      	cmp	r1, #0
 800463a:	d000      	beq.n	800463e <PE_Receive_SVDM+0x18>
 800463c:	4770      	bx	lr
 800463e:	b570      	push	{r4, r5, r6, lr}
 8004640:	2300      	movs	r3, #0
 8004642:	e010      	b.n	8004666 <PE_Receive_SVDM+0x40>
 8004644:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8004646:	009c      	lsls	r4, r3, #2
 8004648:	1909      	adds	r1, r1, r4
 800464a:	798c      	ldrb	r4, [r1, #6]
 800464c:	79cd      	ldrb	r5, [r1, #7]
 800464e:	022d      	lsls	r5, r5, #8
 8004650:	1964      	adds	r4, r4, r5
 8004652:	7a0d      	ldrb	r5, [r1, #8]
 8004654:	042d      	lsls	r5, r5, #16
 8004656:	1964      	adds	r4, r4, r5
 8004658:	7a49      	ldrb	r1, [r1, #9]
 800465a:	0609      	lsls	r1, r1, #24
 800465c:	1861      	adds	r1, r4, r1
 800465e:	009c      	lsls	r4, r3, #2
 8004660:	5111      	str	r1, [r2, r4]
 8004662:	1c5b      	adds	r3, r3, #1
 8004664:	b2db      	uxtb	r3, r3
 8004666:	7e11      	ldrb	r1, [r2, #24]
 8004668:	428b      	cmp	r3, r1
 800466a:	dbeb      	blt.n	8004644 <PE_Receive_SVDM+0x1e>
 800466c:	0004      	movs	r4, r0
 800466e:	2503      	movs	r5, #3
 8004670:	4b2c      	ldr	r3, [pc, #176]	@ (8004724 <.text_16>)
 8004672:	482d      	ldr	r0, [pc, #180]	@ (8004728 <.text_17>)
 8004674:	2694      	movs	r6, #148	@ 0x94
 8004676:	00b6      	lsls	r6, r6, #2
 8004678:	5da6      	ldrb	r6, [r4, r6]
 800467a:	06f6      	lsls	r6, r6, #27
 800467c:	0ef6      	lsrs	r6, r6, #27
 800467e:	1e76      	subs	r6, r6, #1
 8004680:	d00d      	beq.n	800469e <PE_Receive_SVDM+0x78>
 8004682:	1e76      	subs	r6, r6, #1
 8004684:	d022      	beq.n	80046cc <PE_Receive_SVDM+0xa6>
 8004686:	1e76      	subs	r6, r6, #1
 8004688:	d025      	beq.n	80046d6 <PE_Receive_SVDM+0xb0>
 800468a:	1e76      	subs	r6, r6, #1
 800468c:	d028      	beq.n	80046e0 <PE_Receive_SVDM+0xba>
 800468e:	1e76      	subs	r6, r6, #1
 8004690:	d02b      	beq.n	80046ea <PE_Receive_SVDM+0xc4>
 8004692:	1e76      	subs	r6, r6, #1
 8004694:	d02e      	beq.n	80046f4 <PE_Receive_SVDM+0xce>
 8004696:	3e0a      	subs	r6, #10
 8004698:	2e0f      	cmp	r6, #15
 800469a:	d937      	bls.n	800470c <PE_Receive_SVDM+0xe6>
 800469c:	bd70      	pop	{r4, r5, r6, pc}
 800469e:	2150      	movs	r1, #80	@ 0x50
 80046a0:	7721      	strb	r1, [r4, #28]
 80046a2:	6861      	ldr	r1, [r4, #4]
 80046a4:	680a      	ldr	r2, [r1, #0]
 80046a6:	0693      	lsls	r3, r2, #26
 80046a8:	0fdb      	lsrs	r3, r3, #31
 80046aa:	2694      	movs	r6, #148	@ 0x94
 80046ac:	00b6      	lsls	r6, r6, #2
 80046ae:	59a6      	ldr	r6, [r4, r6]
 80046b0:	0b76      	lsrs	r6, r6, #13
 80046b2:	4035      	ands	r5, r6
 80046b4:	429d      	cmp	r5, r3
 80046b6:	da00      	bge.n	80046ba <PE_Receive_SVDM+0x94>
 80046b8:	002b      	movs	r3, r5
 80046ba:	2520      	movs	r5, #32
 80046bc:	43aa      	bics	r2, r5
 80046be:	015b      	lsls	r3, r3, #5
 80046c0:	402b      	ands	r3, r5
 80046c2:	4313      	orrs	r3, r2
 80046c4:	600b      	str	r3, [r1, #0]
 80046c6:	83e0      	strh	r0, [r4, #30]
 80046c8:	2075      	movs	r0, #117	@ 0x75
 80046ca:	e023      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046cc:	2152      	movs	r1, #82	@ 0x52
 80046ce:	7721      	strb	r1, [r4, #28]
 80046d0:	83e0      	strh	r0, [r4, #30]
 80046d2:	2076      	movs	r0, #118	@ 0x76
 80046d4:	e01e      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046d6:	2153      	movs	r1, #83	@ 0x53
 80046d8:	7721      	strb	r1, [r4, #28]
 80046da:	83e0      	strh	r0, [r4, #30]
 80046dc:	2078      	movs	r0, #120	@ 0x78
 80046de:	e019      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046e0:	2054      	movs	r0, #84	@ 0x54
 80046e2:	7720      	strb	r0, [r4, #28]
 80046e4:	83e3      	strh	r3, [r4, #30]
 80046e6:	2079      	movs	r0, #121	@ 0x79
 80046e8:	e014      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046ea:	2055      	movs	r0, #85	@ 0x55
 80046ec:	7720      	strb	r0, [r4, #28]
 80046ee:	83e3      	strh	r3, [r4, #30]
 80046f0:	207a      	movs	r0, #122	@ 0x7a
 80046f2:	e00f      	b.n	8004714 <PE_Receive_SVDM+0xee>
 80046f4:	68e0      	ldr	r0, [r4, #12]
 80046f6:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d005      	beq.n	8004708 <PE_Receive_SVDM+0xe2>
 80046fc:	2900      	cmp	r1, #0
 80046fe:	d000      	beq.n	8004702 <PE_Receive_SVDM+0xdc>
 8004700:	2101      	movs	r1, #1
 8004702:	6812      	ldr	r2, [r2, #0]
 8004704:	7c20      	ldrb	r0, [r4, #16]
 8004706:	4798      	blx	r3
 8004708:	7465      	strb	r5, [r4, #17]
 800470a:	bd70      	pop	{r4, r5, r6, pc}
 800470c:	215a      	movs	r1, #90	@ 0x5a
 800470e:	7721      	strb	r1, [r4, #28]
 8004710:	83e0      	strh	r0, [r4, #30]
 8004712:	207b      	movs	r0, #123	@ 0x7b
 8004714:	7460      	strb	r0, [r4, #17]
 8004716:	bd70      	pop	{r4, r5, r6, pc}

08004718 <.text_13>:
 8004718:	fffffe3f 	.word	0xfffffe3f

0800471c <.text_14>:
 800471c:	2000027c 	.word	0x2000027c

08004720 <.text_15>:
 8004720:	00000494 	.word	0x00000494

08004724 <.text_16>:
 8004724:	00008019 	.word	0x00008019

08004728 <.text_17>:
 8004728:	0000800f 	.word	0x0000800f

0800472c <PE_StateMachine_VDM>:
 800472c:	b5f2      	push	{r1, r4, r5, r6, r7, lr}
 800472e:	b09c      	sub	sp, #112	@ 0x70
 8004730:	0005      	movs	r5, r0
 8004732:	2002      	movs	r0, #2
 8004734:	9004      	str	r0, [sp, #16]
 8004736:	7c6a      	ldrb	r2, [r5, #17]
 8004738:	0010      	movs	r0, r2
 800473a:	3875      	subs	r0, #117	@ 0x75
 800473c:	2807      	cmp	r0, #7
 800473e:	d206      	bcs.n	800474e <__iar_annotation$$branch+0x4>
 8004740:	981c      	ldr	r0, [sp, #112]	@ 0x70
 8004742:	7800      	ldrb	r0, [r0, #0]
 8004744:	2814      	cmp	r0, #20
 8004746:	d002      	beq.n	800474e <__iar_annotation$$branch+0x4>
 8004748:	2002      	movs	r0, #2

0800474a <__iar_annotation$$branch>:
 800474a:	f000 febc 	bl	80054c6 <__iar_annotation$$branch+0xce4>
 800474e:	2094      	movs	r0, #148	@ 0x94
 8004750:	0080      	lsls	r0, r0, #2
 8004752:	182c      	adds	r4, r5, r0
 8004754:	210b      	movs	r1, #11
 8004756:	271e      	movs	r7, #30
 8004758:	201f      	movs	r0, #31
 800475a:	43c0      	mvns	r0, r0
 800475c:	26c0      	movs	r6, #192	@ 0xc0
 800475e:	43f6      	mvns	r6, r6
 8004760:	2a75      	cmp	r2, #117	@ 0x75
 8004762:	d041      	beq.n	80047e8 <__iar_annotation$$branch+0x6>
 8004764:	2a76      	cmp	r2, #118	@ 0x76
 8004766:	d100      	bne.n	800476a <__iar_annotation$$branch+0x20>
 8004768:	e0bb      	b.n	80048e2 <__iar_annotation$$branch+0x100>
 800476a:	2a77      	cmp	r2, #119	@ 0x77
 800476c:	d100      	bne.n	8004770 <__iar_annotation$$branch+0x26>
 800476e:	e144      	b.n	80049fa <__iar_annotation$$branch+0x218>
 8004770:	2a78      	cmp	r2, #120	@ 0x78
 8004772:	d100      	bne.n	8004776 <__iar_annotation$$branch+0x2c>
 8004774:	e1b4      	b.n	8004ae0 <__iar_annotation$$branch+0x2fe>
 8004776:	2a79      	cmp	r2, #121	@ 0x79
 8004778:	d100      	bne.n	800477c <__iar_annotation$$branch+0x32>
 800477a:	e216      	b.n	8004baa <__iar_annotation$$branch+0x3c8>
 800477c:	2a7a      	cmp	r2, #122	@ 0x7a
 800477e:	d100      	bne.n	8004782 <__iar_annotation$$branch+0x38>
 8004780:	e24b      	b.n	8004c1a <__iar_annotation$$branch+0x438>
 8004782:	2a7b      	cmp	r2, #123	@ 0x7b
 8004784:	d100      	bne.n	8004788 <__iar_annotation$$branch+0x3e>
 8004786:	e292      	b.n	8004cae <__iar_annotation$$branch+0x4cc>
 8004788:	2a7d      	cmp	r2, #125	@ 0x7d
 800478a:	d100      	bne.n	800478e <__iar_annotation$$branch+0x44>
 800478c:	e2e0      	b.n	8004d50 <__iar_annotation$$branch+0x56e>
 800478e:	2a7f      	cmp	r2, #127	@ 0x7f
 8004790:	d100      	bne.n	8004794 <__iar_annotation$$branch+0x4a>
 8004792:	e352      	b.n	8004e3a <__iar_annotation$$branch+0x658>
 8004794:	2a81      	cmp	r2, #129	@ 0x81
 8004796:	d100      	bne.n	800479a <__iar_annotation$$branch+0x50>
 8004798:	e3c2      	b.n	8004f20 <__iar_annotation$$branch+0x73e>
 800479a:	2a82      	cmp	r2, #130	@ 0x82
 800479c:	d101      	bne.n	80047a2 <__iar_annotation$$branch+0x4>

0800479e <__iar_annotation$$branch>:
 800479e:	f000 fc3b 	bl	8005018 <__iar_annotation$$branch+0x836>
 80047a2:	2a83      	cmp	r2, #131	@ 0x83
 80047a4:	d101      	bne.n	80047aa <__iar_annotation$$branch+0x4>

080047a6 <__iar_annotation$$branch>:
 80047a6:	f000 fcc9 	bl	800513c <__iar_annotation$$branch+0x95a>
 80047aa:	2a84      	cmp	r2, #132	@ 0x84
 80047ac:	d101      	bne.n	80047b2 <__iar_annotation$$branch+0x4>

080047ae <__iar_annotation$$branch>:
 80047ae:	f000 fe38 	bl	8005422 <__iar_annotation$$branch+0xc40>
 80047b2:	2a85      	cmp	r2, #133	@ 0x85
 80047b4:	d101      	bne.n	80047ba <__iar_annotation$$branch+0x4>

080047b6 <__iar_annotation$$branch>:
 80047b6:	f000 fd5d 	bl	8005274 <__iar_annotation$$branch+0xa92>
 80047ba:	2a87      	cmp	r2, #135	@ 0x87
 80047bc:	d100      	bne.n	80047c0 <__iar_annotation$$branch+0xa>
 80047be:	e2fc      	b.n	8004dba <__iar_annotation$$branch+0x5d8>
 80047c0:	2a89      	cmp	r2, #137	@ 0x89
 80047c2:	d100      	bne.n	80047c6 <__iar_annotation$$branch+0x10>
 80047c4:	e375      	b.n	8004eb2 <__iar_annotation$$branch+0x6d0>
 80047c6:	2a8b      	cmp	r2, #139	@ 0x8b
 80047c8:	d101      	bne.n	80047ce <__iar_annotation$$branch+0x4>

080047ca <__iar_annotation$$branch>:
 80047ca:	f000 fbe4 	bl	8004f96 <__iar_annotation$$branch+0x7b4>
 80047ce:	2a8c      	cmp	r2, #140	@ 0x8c
 80047d0:	d101      	bne.n	80047d6 <__iar_annotation$$branch+0x4>

080047d2 <__iar_annotation$$branch>:
 80047d2:	f000 fc63 	bl	800509c <__iar_annotation$$branch+0x8ba>
 80047d6:	2a8d      	cmp	r2, #141	@ 0x8d
 80047d8:	d101      	bne.n	80047de <__iar_annotation$$branch+0x4>

080047da <__iar_annotation$$branch>:
 80047da:	f000 fcf7 	bl	80051cc <__iar_annotation$$branch+0x9ea>
 80047de:	2a8f      	cmp	r2, #143	@ 0x8f
 80047e0:	d101      	bne.n	80047e6 <__iar_annotation$$branch+0x4>

080047e2 <__iar_annotation$$branch>:
 80047e2:	f000 fda5 	bl	8005330 <__iar_annotation$$branch+0xb4e>
 80047e6:	e2b2      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 80047e8:	2201      	movs	r2, #1
 80047ea:	9203      	str	r2, [sp, #12]
 80047ec:	03d3      	lsls	r3, r2, #15
 80047ee:	8bea      	ldrh	r2, [r5, #30]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d100      	bne.n	80047f6 <__iar_annotation$$branch+0x14>
 80047f4:	e262      	b.n	8004cbc <__iar_annotation$$branch+0x4da>
 80047f6:	2701      	movs	r7, #1
 80047f8:	6822      	ldr	r2, [r4, #0]
 80047fa:	4010      	ands	r0, r2
 80047fc:	4338      	orrs	r0, r7
 80047fe:	6020      	str	r0, [r4, #0]
 8004800:	4303      	orrs	r3, r0
 8004802:	6023      	str	r3, [r4, #0]
 8004804:	6868      	ldr	r0, [r5, #4]
 8004806:	6800      	ldr	r0, [r0, #0]
 8004808:	0942      	lsrs	r2, r0, #5
 800480a:	403a      	ands	r2, r7
 800480c:	48c9      	ldr	r0, [pc, #804]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 800480e:	4018      	ands	r0, r3
 8004810:	0352      	lsls	r2, r2, #13
 8004812:	4302      	orrs	r2, r0
 8004814:	6022      	str	r2, [r4, #0]
 8004816:	6868      	ldr	r0, [r5, #4]
 8004818:	6800      	ldr	r0, [r0, #0]
 800481a:	4001      	ands	r1, r0
 800481c:	2909      	cmp	r1, #9
 800481e:	d051      	beq.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004820:	68e8      	ldr	r0, [r5, #12]
 8004822:	2800      	cmp	r0, #0
 8004824:	d04e      	beq.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004826:	6803      	ldr	r3, [r0, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d04b      	beq.n	80048c4 <__iar_annotation$$branch+0xe2>
 800482c:	0c10      	lsrs	r0, r2, #16
 800482e:	21ff      	movs	r1, #255	@ 0xff
 8004830:	0209      	lsls	r1, r1, #8
 8004832:	4288      	cmp	r0, r1
 8004834:	d146      	bne.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004836:	a90b      	add	r1, sp, #44	@ 0x2c
 8004838:	7c28      	ldrb	r0, [r5, #16]
 800483a:	4798      	blx	r3
 800483c:	2803      	cmp	r0, #3
 800483e:	d002      	beq.n	8004846 <__iar_annotation$$branch+0x64>
 8004840:	280f      	cmp	r0, #15
 8004842:	d005      	beq.n	8004850 <__iar_annotation$$branch+0x6e>
 8004844:	e03e      	b.n	80048c4 <__iar_annotation$$branch+0xe2>
 8004846:	6820      	ldr	r0, [r4, #0]
 8004848:	21c0      	movs	r1, #192	@ 0xc0
 800484a:	4301      	orrs	r1, r0
 800484c:	6021      	str	r1, [r4, #0]
 800484e:	e03e      	b.n	80048ce <__iar_annotation$$branch+0xec>
 8004850:	6820      	ldr	r0, [r4, #0]
 8004852:	4006      	ands	r6, r0
 8004854:	2040      	movs	r0, #64	@ 0x40
 8004856:	4330      	orrs	r0, r6
 8004858:	6020      	str	r0, [r4, #0]
 800485a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800485c:	9015      	str	r0, [sp, #84]	@ 0x54
 800485e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8004860:	9016      	str	r0, [sp, #88]	@ 0x58
 8004862:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004864:	9017      	str	r0, [sp, #92]	@ 0x5c
 8004866:	2004      	movs	r0, #4
 8004868:	9003      	str	r0, [sp, #12]
 800486a:	a80b      	add	r0, sp, #44	@ 0x2c
 800486c:	2120      	movs	r1, #32
 800486e:	5c40      	ldrb	r0, [r0, r1]
 8004870:	0841      	lsrs	r1, r0, #1
 8004872:	4239      	tst	r1, r7
 8004874:	d003      	beq.n	800487e <__iar_annotation$$branch+0x9c>
 8004876:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004878:	9118      	str	r1, [sp, #96]	@ 0x60
 800487a:	2105      	movs	r1, #5
 800487c:	9103      	str	r1, [sp, #12]
 800487e:	08c2      	lsrs	r2, r0, #3
 8004880:	2101      	movs	r1, #1
 8004882:	4011      	ands	r1, r2
 8004884:	d008      	beq.n	8004898 <__iar_annotation$$branch+0xb6>
 8004886:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8004888:	aa14      	add	r2, sp, #80	@ 0x50
 800488a:	9b03      	ldr	r3, [sp, #12]
 800488c:	009b      	lsls	r3, r3, #2
 800488e:	50d6      	str	r6, [r2, r3]
 8004890:	9a03      	ldr	r2, [sp, #12]
 8004892:	1c52      	adds	r2, r2, #1
 8004894:	b2d2      	uxtb	r2, r2
 8004896:	9203      	str	r2, [sp, #12]
 8004898:	0900      	lsrs	r0, r0, #4
 800489a:	4238      	tst	r0, r7
 800489c:	d017      	beq.n	80048ce <__iar_annotation$$branch+0xec>
 800489e:	2900      	cmp	r1, #0
 80048a0:	d007      	beq.n	80048b2 <__iar_annotation$$branch+0xd0>
 80048a2:	2000      	movs	r0, #0
 80048a4:	a914      	add	r1, sp, #80	@ 0x50
 80048a6:	9a03      	ldr	r2, [sp, #12]
 80048a8:	0092      	lsls	r2, r2, #2
 80048aa:	5088      	str	r0, [r1, r2]
 80048ac:	9803      	ldr	r0, [sp, #12]
 80048ae:	1c40      	adds	r0, r0, #1
 80048b0:	9003      	str	r0, [sp, #12]
 80048b2:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80048b4:	a914      	add	r1, sp, #80	@ 0x50
 80048b6:	9a03      	ldr	r2, [sp, #12]
 80048b8:	0092      	lsls	r2, r2, #2
 80048ba:	5088      	str	r0, [r1, r2]
 80048bc:	9803      	ldr	r0, [sp, #12]
 80048be:	1c40      	adds	r0, r0, #1
 80048c0:	9003      	str	r0, [sp, #12]
 80048c2:	e004      	b.n	80048ce <__iar_annotation$$branch+0xec>
 80048c4:	6820      	ldr	r0, [r4, #0]
 80048c6:	4006      	ands	r6, r0
 80048c8:	2080      	movs	r0, #128	@ 0x80
 80048ca:	4330      	orrs	r0, r6
 80048cc:	6020      	str	r0, [r4, #0]
 80048ce:	6820      	ldr	r0, [r4, #0]
 80048d0:	9014      	str	r0, [sp, #80]	@ 0x50
 80048d2:	2000      	movs	r0, #0
 80048d4:	9002      	str	r0, [sp, #8]
 80048d6:	2003      	movs	r0, #3
 80048d8:	9001      	str	r0, [sp, #4]
 80048da:	9803      	ldr	r0, [sp, #12]
 80048dc:	9000      	str	r0, [sp, #0]
 80048de:	ab14      	add	r3, sp, #80	@ 0x50
 80048e0:	e22f      	b.n	8004d42 <__iar_annotation$$branch+0x560>
 80048e2:	2201      	movs	r2, #1
 80048e4:	466b      	mov	r3, sp
 80048e6:	731a      	strb	r2, [r3, #12]
 80048e8:	03d2      	lsls	r2, r2, #15
 80048ea:	8beb      	ldrh	r3, [r5, #30]
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d100      	bne.n	80048f2 <__iar_annotation$$branch+0x110>
 80048f0:	e1e4      	b.n	8004cbc <__iar_annotation$$branch+0x4da>
 80048f2:	6823      	ldr	r3, [r4, #0]
 80048f4:	4018      	ands	r0, r3
 80048f6:	2302      	movs	r3, #2
 80048f8:	4303      	orrs	r3, r0
 80048fa:	6023      	str	r3, [r4, #0]
 80048fc:	431a      	orrs	r2, r3
 80048fe:	6022      	str	r2, [r4, #0]
 8004900:	6868      	ldr	r0, [r5, #4]
 8004902:	6803      	ldr	r3, [r0, #0]
 8004904:	0698      	lsls	r0, r3, #26
 8004906:	0fc0      	lsrs	r0, r0, #31
 8004908:	4b8a      	ldr	r3, [pc, #552]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 800490a:	4013      	ands	r3, r2
 800490c:	0340      	lsls	r0, r0, #13
 800490e:	4318      	orrs	r0, r3
 8004910:	6020      	str	r0, [r4, #0]
 8004912:	686a      	ldr	r2, [r5, #4]
 8004914:	6812      	ldr	r2, [r2, #0]
 8004916:	4011      	ands	r1, r2
 8004918:	2909      	cmp	r1, #9
 800491a:	d05f      	beq.n	80049dc <__iar_annotation$$branch+0x1fa>
 800491c:	68e9      	ldr	r1, [r5, #12]
 800491e:	684b      	ldr	r3, [r1, #4]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d05b      	beq.n	80049dc <__iar_annotation$$branch+0x1fa>
 8004924:	0c00      	lsrs	r0, r0, #16
 8004926:	21ff      	movs	r1, #255	@ 0xff
 8004928:	0209      	lsls	r1, r1, #8
 800492a:	4288      	cmp	r0, r1
 800492c:	d156      	bne.n	80049dc <__iar_annotation$$branch+0x1fa>
 800492e:	4882      	ldr	r0, [pc, #520]	@ (8004b38 <__iar_annotation$$branch+0x356>)
 8004930:	182a      	adds	r2, r5, r0
 8004932:	a905      	add	r1, sp, #20
 8004934:	7c28      	ldrb	r0, [r5, #16]
 8004936:	4798      	blx	r3
 8004938:	2803      	cmp	r0, #3
 800493a:	d04b      	beq.n	80049d4 <__iar_annotation$$branch+0x1f2>
 800493c:	280f      	cmp	r0, #15
 800493e:	d14d      	bne.n	80049dc <__iar_annotation$$branch+0x1fa>
 8004940:	6820      	ldr	r0, [r4, #0]
 8004942:	4006      	ands	r6, r0
 8004944:	2040      	movs	r0, #64	@ 0x40
 8004946:	4330      	orrs	r0, r6
 8004948:	6020      	str	r0, [r4, #0]
 800494a:	211c      	movs	r1, #28
 800494c:	a806      	add	r0, sp, #24
 800494e:	f01a f9f2 	bl	801ed36 <__aeabi_memclr>
 8004952:	2300      	movs	r3, #0
 8004954:	2200      	movs	r2, #0
 8004956:	a806      	add	r0, sp, #24
 8004958:	9000      	str	r0, [sp, #0]
 800495a:	e014      	b.n	8004986 <__iar_annotation$$branch+0x1a4>
 800495c:	005f      	lsls	r7, r3, #1
 800495e:	5bf6      	ldrh	r6, [r6, r7]
 8004960:	0436      	lsls	r6, r6, #16
 8004962:	430e      	orrs	r6, r1
 8004964:	6006      	str	r6, [r0, #0]
 8004966:	e00d      	b.n	8004984 <__iar_annotation$$branch+0x1a2>
 8004968:	1c52      	adds	r2, r2, #1
 800496a:	9800      	ldr	r0, [sp, #0]
 800496c:	1d00      	adds	r0, r0, #4
 800496e:	0859      	lsrs	r1, r3, #1
 8004970:	0089      	lsls	r1, r1, #2
 8004972:	1840      	adds	r0, r0, r1
 8004974:	07d9      	lsls	r1, r3, #31
 8004976:	6801      	ldr	r1, [r0, #0]
 8004978:	9e05      	ldr	r6, [sp, #20]
 800497a:	d5ef      	bpl.n	800495c <__iar_annotation$$branch+0x17a>
 800497c:	005f      	lsls	r7, r3, #1
 800497e:	5bf6      	ldrh	r6, [r6, r7]
 8004980:	4331      	orrs	r1, r6
 8004982:	6001      	str	r1, [r0, #0]
 8004984:	1c5b      	adds	r3, r3, #1
 8004986:	486d      	ldr	r0, [pc, #436]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004988:	1828      	adds	r0, r5, r0
 800498a:	7840      	ldrb	r0, [r0, #1]
 800498c:	4283      	cmp	r3, r0
 800498e:	d201      	bcs.n	8004994 <__iar_annotation$$branch+0x1b2>
 8004990:	2b0c      	cmp	r3, #12
 8004992:	d3e9      	bcc.n	8004968 <__iar_annotation$$branch+0x186>
 8004994:	1a80      	subs	r0, r0, r2
 8004996:	4969      	ldr	r1, [pc, #420]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004998:	1869      	adds	r1, r5, r1
 800499a:	7048      	strb	r0, [r1, #1]
 800499c:	b2d0      	uxtb	r0, r2
 800499e:	280c      	cmp	r0, #12
 80049a0:	d111      	bne.n	80049c6 <__iar_annotation$$branch+0x1e4>
 80049a2:	6820      	ldr	r0, [r4, #0]
 80049a4:	9006      	str	r0, [sp, #24]
 80049a6:	2000      	movs	r0, #0
 80049a8:	9002      	str	r0, [sp, #8]
 80049aa:	2077      	movs	r0, #119	@ 0x77
 80049ac:	9001      	str	r0, [sp, #4]
 80049ae:	2007      	movs	r0, #7
 80049b0:	9000      	str	r0, [sp, #0]
 80049b2:	ab06      	add	r3, sp, #24
 80049b4:	220f      	movs	r2, #15
 80049b6:	2031      	movs	r0, #49	@ 0x31
 80049b8:	5c29      	ldrb	r1, [r5, r0]
 80049ba:	0028      	movs	r0, r5
 80049bc:	f7fc ff07 	bl	80017ce <PE_Send_DataMessage>
 80049c0:	485f      	ldr	r0, [pc, #380]	@ (8004b40 <__iar_annotation$$branch+0x35e>)
 80049c2:	83e8      	strh	r0, [r5, #30]
 80049c4:	e1c3      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 80049c6:	0612      	lsls	r2, r2, #24
 80049c8:	0e50      	lsrs	r0, r2, #25
 80049ca:	1c80      	adds	r0, r0, #2
 80049cc:	4669      	mov	r1, sp
 80049ce:	7308      	strb	r0, [r1, #12]
 80049d0:	6820      	ldr	r0, [r4, #0]
 80049d2:	e008      	b.n	80049e6 <__iar_annotation$$branch+0x204>
 80049d4:	6821      	ldr	r1, [r4, #0]
 80049d6:	20c0      	movs	r0, #192	@ 0xc0
 80049d8:	4308      	orrs	r0, r1
 80049da:	e003      	b.n	80049e4 <__iar_annotation$$branch+0x202>
 80049dc:	6820      	ldr	r0, [r4, #0]
 80049de:	4006      	ands	r6, r0
 80049e0:	2080      	movs	r0, #128	@ 0x80
 80049e2:	4330      	orrs	r0, r6
 80049e4:	6020      	str	r0, [r4, #0]
 80049e6:	9006      	str	r0, [sp, #24]
 80049e8:	2000      	movs	r0, #0
 80049ea:	9002      	str	r0, [sp, #8]
 80049ec:	2003      	movs	r0, #3
 80049ee:	9001      	str	r0, [sp, #4]
 80049f0:	4668      	mov	r0, sp
 80049f2:	7b00      	ldrb	r0, [r0, #12]
 80049f4:	9000      	str	r0, [sp, #0]
 80049f6:	ab06      	add	r3, sp, #24
 80049f8:	e1a3      	b.n	8004d42 <__iar_annotation$$branch+0x560>
 80049fa:	2180      	movs	r1, #128	@ 0x80
 80049fc:	0209      	lsls	r1, r1, #8
 80049fe:	8bea      	ldrh	r2, [r5, #30]
 8004a00:	428a      	cmp	r2, r1
 8004a02:	d100      	bne.n	8004a06 <__iar_annotation$$branch+0x224>
 8004a04:	e15a      	b.n	8004cbc <__iar_annotation$$branch+0x4da>
 8004a06:	6822      	ldr	r2, [r4, #0]
 8004a08:	4010      	ands	r0, r2
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	4302      	orrs	r2, r0
 8004a0e:	6022      	str	r2, [r4, #0]
 8004a10:	b292      	uxth	r2, r2
 8004a12:	20ff      	movs	r0, #255	@ 0xff
 8004a14:	0600      	lsls	r0, r0, #24
 8004a16:	4310      	orrs	r0, r2
 8004a18:	6020      	str	r0, [r4, #0]
 8004a1a:	4301      	orrs	r1, r0
 8004a1c:	6021      	str	r1, [r4, #0]
 8004a1e:	2701      	movs	r7, #1
 8004a20:	6868      	ldr	r0, [r5, #4]
 8004a22:	6800      	ldr	r0, [r0, #0]
 8004a24:	0940      	lsrs	r0, r0, #5
 8004a26:	4038      	ands	r0, r7
 8004a28:	4a42      	ldr	r2, [pc, #264]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 8004a2a:	400a      	ands	r2, r1
 8004a2c:	0340      	lsls	r0, r0, #13
 8004a2e:	4310      	orrs	r0, r2
 8004a30:	6020      	str	r0, [r4, #0]
 8004a32:	4006      	ands	r6, r0
 8004a34:	2040      	movs	r0, #64	@ 0x40
 8004a36:	4330      	orrs	r0, r6
 8004a38:	6020      	str	r0, [r4, #0]
 8004a3a:	aa03      	add	r2, sp, #12
 8004a3c:	a905      	add	r1, sp, #20
 8004a3e:	7c28      	ldrb	r0, [r5, #16]
 8004a40:	68eb      	ldr	r3, [r5, #12]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	4798      	blx	r3
 8004a46:	211c      	movs	r1, #28
 8004a48:	a806      	add	r0, sp, #24
 8004a4a:	f01a f974 	bl	801ed36 <__aeabi_memclr>
 8004a4e:	2100      	movs	r1, #0
 8004a50:	2200      	movs	r2, #0
 8004a52:	a806      	add	r0, sp, #24
 8004a54:	002c      	movs	r4, r5
 8004a56:	e016      	b.n	8004a86 <__iar_annotation$$branch+0x2a4>
 8004a58:	004d      	lsls	r5, r1, #1
 8004a5a:	5b75      	ldrh	r5, [r6, r5]
 8004a5c:	042d      	lsls	r5, r5, #16
 8004a5e:	4666      	mov	r6, ip
 8004a60:	4335      	orrs	r5, r6
 8004a62:	601d      	str	r5, [r3, #0]
 8004a64:	e00e      	b.n	8004a84 <__iar_annotation$$branch+0x2a2>
 8004a66:	1c52      	adds	r2, r2, #1
 8004a68:	1d03      	adds	r3, r0, #4
 8004a6a:	084d      	lsrs	r5, r1, #1
 8004a6c:	00ad      	lsls	r5, r5, #2
 8004a6e:	195b      	adds	r3, r3, r5
 8004a70:	4239      	tst	r1, r7
 8004a72:	681e      	ldr	r6, [r3, #0]
 8004a74:	46b4      	mov	ip, r6
 8004a76:	9e05      	ldr	r6, [sp, #20]
 8004a78:	d0ee      	beq.n	8004a58 <__iar_annotation$$branch+0x276>
 8004a7a:	004d      	lsls	r5, r1, #1
 8004a7c:	5b75      	ldrh	r5, [r6, r5]
 8004a7e:	4666      	mov	r6, ip
 8004a80:	432e      	orrs	r6, r5
 8004a82:	601e      	str	r6, [r3, #0]
 8004a84:	1c49      	adds	r1, r1, #1
 8004a86:	4b2d      	ldr	r3, [pc, #180]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004a88:	18e3      	adds	r3, r4, r3
 8004a8a:	785b      	ldrb	r3, [r3, #1]
 8004a8c:	4299      	cmp	r1, r3
 8004a8e:	d201      	bcs.n	8004a94 <__iar_annotation$$branch+0x2b2>
 8004a90:	290c      	cmp	r1, #12
 8004a92:	d3e8      	bcc.n	8004a66 <__iar_annotation$$branch+0x284>
 8004a94:	1a98      	subs	r0, r3, r2
 8004a96:	4929      	ldr	r1, [pc, #164]	@ (8004b3c <__iar_annotation$$branch+0x35a>)
 8004a98:	1861      	adds	r1, r4, r1
 8004a9a:	7048      	strb	r0, [r1, #1]
 8004a9c:	b2d0      	uxtb	r0, r2
 8004a9e:	280c      	cmp	r0, #12
 8004aa0:	d10f      	bne.n	8004ac2 <__iar_annotation$$branch+0x2e0>
 8004aa2:	2000      	movs	r0, #0
 8004aa4:	9002      	str	r0, [sp, #8]
 8004aa6:	2077      	movs	r0, #119	@ 0x77
 8004aa8:	9001      	str	r0, [sp, #4]
 8004aaa:	2007      	movs	r0, #7
 8004aac:	9000      	str	r0, [sp, #0]
 8004aae:	ab06      	add	r3, sp, #24
 8004ab0:	220f      	movs	r2, #15
 8004ab2:	2031      	movs	r0, #49	@ 0x31
 8004ab4:	5c21      	ldrb	r1, [r4, r0]
 8004ab6:	0020      	movs	r0, r4
 8004ab8:	f7fc fe89 	bl	80017ce <PE_Send_DataMessage>
 8004abc:	4820      	ldr	r0, [pc, #128]	@ (8004b40 <__iar_annotation$$branch+0x35e>)
 8004abe:	83e0      	strh	r0, [r4, #30]
 8004ac0:	e145      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 8004ac2:	2000      	movs	r0, #0
 8004ac4:	9002      	str	r0, [sp, #8]
 8004ac6:	2003      	movs	r0, #3
 8004ac8:	9001      	str	r0, [sp, #4]
 8004aca:	0610      	lsls	r0, r2, #24
 8004acc:	0e40      	lsrs	r0, r0, #25
 8004ace:	1c80      	adds	r0, r0, #2
 8004ad0:	b2c0      	uxtb	r0, r0
 8004ad2:	9000      	str	r0, [sp, #0]
 8004ad4:	ab06      	add	r3, sp, #24
 8004ad6:	220f      	movs	r2, #15
 8004ad8:	2031      	movs	r0, #49	@ 0x31
 8004ada:	5c21      	ldrb	r1, [r4, r0]
 8004adc:	0020      	movs	r0, r4
 8004ade:	e134      	b.n	8004d4a <__iar_annotation$$branch+0x568>
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	9206      	str	r2, [sp, #24]
 8004ae4:	03d2      	lsls	r2, r2, #15
 8004ae6:	8beb      	ldrh	r3, [r5, #30]
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d100      	bne.n	8004aee <__iar_annotation$$branch+0x30c>
 8004aec:	e3c1      	b.n	8005272 <__iar_annotation$$branch+0xa90>
 8004aee:	6823      	ldr	r3, [r4, #0]
 8004af0:	4018      	ands	r0, r3
 8004af2:	2303      	movs	r3, #3
 8004af4:	4303      	orrs	r3, r0
 8004af6:	6023      	str	r3, [r4, #0]
 8004af8:	431a      	orrs	r2, r3
 8004afa:	6022      	str	r2, [r4, #0]
 8004afc:	6868      	ldr	r0, [r5, #4]
 8004afe:	6803      	ldr	r3, [r0, #0]
 8004b00:	0698      	lsls	r0, r3, #26
 8004b02:	0fc0      	lsrs	r0, r0, #31
 8004b04:	4b0b      	ldr	r3, [pc, #44]	@ (8004b34 <__iar_annotation$$branch+0x352>)
 8004b06:	4013      	ands	r3, r2
 8004b08:	0340      	lsls	r0, r0, #13
 8004b0a:	4318      	orrs	r0, r3
 8004b0c:	6020      	str	r0, [r4, #0]
 8004b0e:	686a      	ldr	r2, [r5, #4]
 8004b10:	6812      	ldr	r2, [r2, #0]
 8004b12:	4011      	ands	r1, r2
 8004b14:	2909      	cmp	r1, #9
 8004b16:	d037      	beq.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b18:	68e9      	ldr	r1, [r5, #12]
 8004b1a:	688f      	ldr	r7, [r1, #8]
 8004b1c:	2f00      	cmp	r7, #0
 8004b1e:	d033      	beq.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b20:	ab03      	add	r3, sp, #12
 8004b22:	aa05      	add	r2, sp, #20
 8004b24:	0c01      	lsrs	r1, r0, #16
 8004b26:	7c28      	ldrb	r0, [r5, #16]
 8004b28:	47b8      	blx	r7
 8004b2a:	2803      	cmp	r0, #3
 8004b2c:	d00a      	beq.n	8004b44 <__iar_annotation$$branch+0x362>
 8004b2e:	280f      	cmp	r0, #15
 8004b30:	d00d      	beq.n	8004b4e <__iar_annotation$$branch+0x36c>
 8004b32:	e029      	b.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b34:	ffff9fff 	.word	0xffff9fff
 8004b38:	000004ad 	.word	0x000004ad
 8004b3c:	000004ac 	.word	0x000004ac
 8004b40:	0000800f 	.word	0x0000800f
 8004b44:	6820      	ldr	r0, [r4, #0]
 8004b46:	21c0      	movs	r1, #192	@ 0xc0
 8004b48:	4301      	orrs	r1, r0
 8004b4a:	6021      	str	r1, [r4, #0]
 8004b4c:	e023      	b.n	8004b96 <__iar_annotation$$branch+0x3b4>
 8004b4e:	4668      	mov	r0, sp
 8004b50:	7b00      	ldrb	r0, [r0, #12]
 8004b52:	2800      	cmp	r0, #0
 8004b54:	d018      	beq.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b56:	4668      	mov	r0, sp
 8004b58:	7b02      	ldrb	r2, [r0, #12]
 8004b5a:	2a07      	cmp	r2, #7
 8004b5c:	d214      	bcs.n	8004b88 <__iar_annotation$$branch+0x3a6>
 8004b5e:	6820      	ldr	r0, [r4, #0]
 8004b60:	4006      	ands	r6, r0
 8004b62:	2040      	movs	r0, #64	@ 0x40
 8004b64:	4330      	orrs	r0, r6
 8004b66:	6020      	str	r0, [r4, #0]
 8004b68:	2300      	movs	r3, #0
 8004b6a:	9806      	ldr	r0, [sp, #24]
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d211      	bcs.n	8004b94 <__iar_annotation$$branch+0x3b2>
 8004b70:	9905      	ldr	r1, [sp, #20]
 8004b72:	6809      	ldr	r1, [r1, #0]
 8004b74:	ae07      	add	r6, sp, #28
 8004b76:	1d36      	adds	r6, r6, #4
 8004b78:	009f      	lsls	r7, r3, #2
 8004b7a:	51f1      	str	r1, [r6, r7]
 8004b7c:	9905      	ldr	r1, [sp, #20]
 8004b7e:	1d09      	adds	r1, r1, #4
 8004b80:	9105      	str	r1, [sp, #20]
 8004b82:	1c40      	adds	r0, r0, #1
 8004b84:	1c5b      	adds	r3, r3, #1
 8004b86:	e7f1      	b.n	8004b6c <__iar_annotation$$branch+0x38a>
 8004b88:	6820      	ldr	r0, [r4, #0]
 8004b8a:	4006      	ands	r6, r0
 8004b8c:	2080      	movs	r0, #128	@ 0x80
 8004b8e:	4330      	orrs	r0, r6
 8004b90:	6020      	str	r0, [r4, #0]
 8004b92:	e000      	b.n	8004b96 <__iar_annotation$$branch+0x3b4>
 8004b94:	9006      	str	r0, [sp, #24]
 8004b96:	6820      	ldr	r0, [r4, #0]
 8004b98:	9007      	str	r0, [sp, #28]
 8004b9a:	2000      	movs	r0, #0
 8004b9c:	9002      	str	r0, [sp, #8]
 8004b9e:	2003      	movs	r0, #3
 8004ba0:	9001      	str	r0, [sp, #4]
 8004ba2:	9806      	ldr	r0, [sp, #24]
 8004ba4:	9000      	str	r0, [sp, #0]
 8004ba6:	ab07      	add	r3, sp, #28
 8004ba8:	e0cb      	b.n	8004d42 <__iar_annotation$$branch+0x560>
 8004baa:	2180      	movs	r1, #128	@ 0x80
 8004bac:	0209      	lsls	r1, r1, #8
 8004bae:	8bea      	ldrh	r2, [r5, #30]
 8004bb0:	428a      	cmp	r2, r1
 8004bb2:	d100      	bne.n	8004bb6 <__iar_annotation$$branch+0x3d4>
 8004bb4:	e35d      	b.n	8005272 <__iar_annotation$$branch+0xa90>
 8004bb6:	6822      	ldr	r2, [r4, #0]
 8004bb8:	4010      	ands	r0, r2
 8004bba:	2204      	movs	r2, #4
 8004bbc:	4302      	orrs	r2, r0
 8004bbe:	6022      	str	r2, [r4, #0]
 8004bc0:	4311      	orrs	r1, r2
 8004bc2:	6021      	str	r1, [r4, #0]
 8004bc4:	2001      	movs	r0, #1
 8004bc6:	686a      	ldr	r2, [r5, #4]
 8004bc8:	6812      	ldr	r2, [r2, #0]
 8004bca:	0952      	lsrs	r2, r2, #5
 8004bcc:	4002      	ands	r2, r0
 8004bce:	4ba6      	ldr	r3, [pc, #664]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004bd0:	400b      	ands	r3, r1
 8004bd2:	0351      	lsls	r1, r2, #13
 8004bd4:	4319      	orrs	r1, r3
 8004bd6:	6021      	str	r1, [r4, #0]
 8004bd8:	686a      	ldr	r2, [r5, #4]
 8004bda:	6812      	ldr	r2, [r2, #0]
 8004bdc:	08d2      	lsrs	r2, r2, #3
 8004bde:	4010      	ands	r0, r2
 8004be0:	d152      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004be2:	68e8      	ldr	r0, [r5, #12]
 8004be4:	68c3      	ldr	r3, [r0, #12]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d04e      	beq.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004bea:	2707      	movs	r7, #7
 8004bec:	0a0a      	lsrs	r2, r1, #8
 8004bee:	403a      	ands	r2, r7
 8004bf0:	0c09      	lsrs	r1, r1, #16
 8004bf2:	7c28      	ldrb	r0, [r5, #16]
 8004bf4:	4798      	blx	r3
 8004bf6:	2803      	cmp	r0, #3
 8004bf8:	d041      	beq.n	8004c7e <__iar_annotation$$branch+0x49c>
 8004bfa:	280f      	cmp	r0, #15
 8004bfc:	d144      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004bfe:	6820      	ldr	r0, [r4, #0]
 8004c00:	4006      	ands	r6, r0
 8004c02:	2040      	movs	r0, #64	@ 0x40
 8004c04:	4330      	orrs	r0, r6
 8004c06:	6020      	str	r0, [r4, #0]
 8004c08:	0a00      	lsrs	r0, r0, #8
 8004c0a:	4007      	ands	r7, r0
 8004c0c:	6968      	ldr	r0, [r5, #20]
 8004c0e:	4940      	ldr	r1, [pc, #256]	@ (8004d10 <__iar_annotation$$branch+0x52e>)
 8004c10:	4001      	ands	r1, r0
 8004c12:	01b8      	lsls	r0, r7, #6
 8004c14:	4308      	orrs	r0, r1
 8004c16:	6168      	str	r0, [r5, #20]
 8004c18:	e03b      	b.n	8004c92 <__iar_annotation$$branch+0x4b0>
 8004c1a:	2180      	movs	r1, #128	@ 0x80
 8004c1c:	0209      	lsls	r1, r1, #8
 8004c1e:	8bea      	ldrh	r2, [r5, #30]
 8004c20:	428a      	cmp	r2, r1
 8004c22:	d04b      	beq.n	8004cbc <__iar_annotation$$branch+0x4da>
 8004c24:	6822      	ldr	r2, [r4, #0]
 8004c26:	4010      	ands	r0, r2
 8004c28:	2205      	movs	r2, #5
 8004c2a:	4302      	orrs	r2, r0
 8004c2c:	6022      	str	r2, [r4, #0]
 8004c2e:	4311      	orrs	r1, r2
 8004c30:	6021      	str	r1, [r4, #0]
 8004c32:	2001      	movs	r0, #1
 8004c34:	686a      	ldr	r2, [r5, #4]
 8004c36:	6812      	ldr	r2, [r2, #0]
 8004c38:	0952      	lsrs	r2, r2, #5
 8004c3a:	4002      	ands	r2, r0
 8004c3c:	4b8a      	ldr	r3, [pc, #552]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004c3e:	400b      	ands	r3, r1
 8004c40:	0351      	lsls	r1, r2, #13
 8004c42:	4319      	orrs	r1, r3
 8004c44:	6021      	str	r1, [r4, #0]
 8004c46:	686a      	ldr	r2, [r5, #4]
 8004c48:	6812      	ldr	r2, [r2, #0]
 8004c4a:	08d2      	lsrs	r2, r2, #3
 8004c4c:	4010      	ands	r0, r2
 8004c4e:	d11b      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004c50:	68e8      	ldr	r0, [r5, #12]
 8004c52:	6903      	ldr	r3, [r0, #16]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d017      	beq.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004c58:	0548      	lsls	r0, r1, #21
 8004c5a:	0f42      	lsrs	r2, r0, #29
 8004c5c:	0c09      	lsrs	r1, r1, #16
 8004c5e:	7c28      	ldrb	r0, [r5, #16]
 8004c60:	4798      	blx	r3
 8004c62:	2803      	cmp	r0, #3
 8004c64:	d00b      	beq.n	8004c7e <__iar_annotation$$branch+0x49c>
 8004c66:	280f      	cmp	r0, #15
 8004c68:	d10e      	bne.n	8004c88 <__iar_annotation$$branch+0x4a6>
 8004c6a:	6820      	ldr	r0, [r4, #0]
 8004c6c:	4006      	ands	r6, r0
 8004c6e:	2040      	movs	r0, #64	@ 0x40
 8004c70:	4330      	orrs	r0, r6
 8004c72:	6020      	str	r0, [r4, #0]
 8004c74:	6968      	ldr	r0, [r5, #20]
 8004c76:	4926      	ldr	r1, [pc, #152]	@ (8004d10 <__iar_annotation$$branch+0x52e>)
 8004c78:	4001      	ands	r1, r0
 8004c7a:	6169      	str	r1, [r5, #20]
 8004c7c:	e009      	b.n	8004c92 <__iar_annotation$$branch+0x4b0>
 8004c7e:	6820      	ldr	r0, [r4, #0]
 8004c80:	21c0      	movs	r1, #192	@ 0xc0
 8004c82:	4301      	orrs	r1, r0
 8004c84:	6021      	str	r1, [r4, #0]
 8004c86:	e004      	b.n	8004c92 <__iar_annotation$$branch+0x4b0>
 8004c88:	6820      	ldr	r0, [r4, #0]
 8004c8a:	4006      	ands	r6, r0
 8004c8c:	2080      	movs	r0, #128	@ 0x80
 8004c8e:	4330      	orrs	r0, r6
 8004c90:	6020      	str	r0, [r4, #0]
 8004c92:	2000      	movs	r0, #0
 8004c94:	9002      	str	r0, [sp, #8]
 8004c96:	2003      	movs	r0, #3
 8004c98:	9001      	str	r0, [sp, #4]
 8004c9a:	2001      	movs	r0, #1
 8004c9c:	9000      	str	r0, [sp, #0]
 8004c9e:	0023      	movs	r3, r4
 8004ca0:	220f      	movs	r2, #15
 8004ca2:	2031      	movs	r0, #49	@ 0x31
 8004ca4:	5c29      	ldrb	r1, [r5, r0]
 8004ca6:	0028      	movs	r0, r5
 8004ca8:	f7fc fd91 	bl	80017ce <PE_Send_DataMessage>
 8004cac:	e04f      	b.n	8004d4e <__iar_annotation$$branch+0x56c>
 8004cae:	2001      	movs	r0, #1
 8004cb0:	4669      	mov	r1, sp
 8004cb2:	7308      	strb	r0, [r1, #12]
 8004cb4:	8be8      	ldrh	r0, [r5, #30]
 8004cb6:	2180      	movs	r1, #128	@ 0x80
 8004cb8:	0209      	lsls	r1, r1, #8
 8004cba:	4288      	cmp	r0, r1
 8004cbc:	d100      	bne.n	8004cc0 <__iar_annotation$$branch+0x4de>
 8004cbe:	e3ab      	b.n	8005418 <__iar_annotation$$branch+0xc36>
 8004cc0:	68e8      	ldr	r0, [r5, #12]
 8004cc2:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8004cc4:	2f00      	cmp	r7, #0
 8004cc6:	d02a      	beq.n	8004d1e <__iar_annotation$$branch+0x53c>
 8004cc8:	4868      	ldr	r0, [pc, #416]	@ (8004e6c <__iar_annotation$$branch+0x68a>)
 8004cca:	182b      	adds	r3, r5, r0
 8004ccc:	3018      	adds	r0, #24
 8004cce:	182a      	adds	r2, r5, r0
 8004cd0:	7820      	ldrb	r0, [r4, #0]
 8004cd2:	06c1      	lsls	r1, r0, #27
 8004cd4:	0ec9      	lsrs	r1, r1, #27
 8004cd6:	7c28      	ldrb	r0, [r5, #16]
 8004cd8:	47b8      	blx	r7
 8004cda:	2803      	cmp	r0, #3
 8004cdc:	d01a      	beq.n	8004d14 <__iar_annotation$$branch+0x532>
 8004cde:	280f      	cmp	r0, #15
 8004ce0:	d11d      	bne.n	8004d1e <__iar_annotation$$branch+0x53c>
 8004ce2:	6820      	ldr	r0, [r4, #0]
 8004ce4:	4006      	ands	r6, r0
 8004ce6:	2040      	movs	r0, #64	@ 0x40
 8004ce8:	4330      	orrs	r0, r6
 8004cea:	6020      	str	r0, [r4, #0]
 8004cec:	2200      	movs	r2, #0
 8004cee:	4668      	mov	r0, sp
 8004cf0:	7b00      	ldrb	r0, [r0, #12]
 8004cf2:	495f      	ldr	r1, [pc, #380]	@ (8004e70 <__iar_annotation$$branch+0x68e>)
 8004cf4:	5c69      	ldrb	r1, [r5, r1]
 8004cf6:	428a      	cmp	r2, r1
 8004cf8:	d217      	bcs.n	8004d2a <__iar_annotation$$branch+0x548>
 8004cfa:	0091      	lsls	r1, r2, #2
 8004cfc:	4b5b      	ldr	r3, [pc, #364]	@ (8004e6c <__iar_annotation$$branch+0x68a>)
 8004cfe:	18eb      	adds	r3, r5, r3
 8004d00:	585b      	ldr	r3, [r3, r1]
 8004d02:	ae05      	add	r6, sp, #20
 8004d04:	1d36      	adds	r6, r6, #4
 8004d06:	5073      	str	r3, [r6, r1]
 8004d08:	1c40      	adds	r0, r0, #1
 8004d0a:	1c52      	adds	r2, r2, #1
 8004d0c:	e7f1      	b.n	8004cf2 <__iar_annotation$$branch+0x510>
 8004d0e:	bf00      	nop
 8004d10:	fffffe3f 	.word	0xfffffe3f
 8004d14:	6820      	ldr	r0, [r4, #0]
 8004d16:	21c0      	movs	r1, #192	@ 0xc0
 8004d18:	4301      	orrs	r1, r0
 8004d1a:	6021      	str	r1, [r4, #0]
 8004d1c:	e007      	b.n	8004d2e <__iar_annotation$$branch+0x54c>
 8004d1e:	6820      	ldr	r0, [r4, #0]
 8004d20:	4006      	ands	r6, r0
 8004d22:	2080      	movs	r0, #128	@ 0x80
 8004d24:	4330      	orrs	r0, r6
 8004d26:	6020      	str	r0, [r4, #0]
 8004d28:	e001      	b.n	8004d2e <__iar_annotation$$branch+0x54c>
 8004d2a:	4669      	mov	r1, sp
 8004d2c:	7308      	strb	r0, [r1, #12]
 8004d2e:	6820      	ldr	r0, [r4, #0]
 8004d30:	9005      	str	r0, [sp, #20]
 8004d32:	2000      	movs	r0, #0
 8004d34:	9002      	str	r0, [sp, #8]
 8004d36:	2003      	movs	r0, #3
 8004d38:	9001      	str	r0, [sp, #4]
 8004d3a:	4668      	mov	r0, sp
 8004d3c:	7b00      	ldrb	r0, [r0, #12]
 8004d3e:	9000      	str	r0, [sp, #0]
 8004d40:	ab05      	add	r3, sp, #20
 8004d42:	220f      	movs	r2, #15
 8004d44:	2031      	movs	r0, #49	@ 0x31
 8004d46:	5c29      	ldrb	r1, [r5, r0]
 8004d48:	0028      	movs	r0, r5
 8004d4a:	f7fc fd40 	bl	80017ce <PE_Send_DataMessage>
 8004d4e:	e3b9      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8004d50:	2101      	movs	r1, #1
 8004d52:	6822      	ldr	r2, [r4, #0]
 8004d54:	4010      	ands	r0, r2
 8004d56:	4308      	orrs	r0, r1
 8004d58:	6020      	str	r0, [r4, #0]
 8004d5a:	03ca      	lsls	r2, r1, #15
 8004d5c:	4302      	orrs	r2, r0
 8004d5e:	6022      	str	r2, [r4, #0]
 8004d60:	6868      	ldr	r0, [r5, #4]
 8004d62:	6800      	ldr	r0, [r0, #0]
 8004d64:	0943      	lsrs	r3, r0, #5
 8004d66:	400b      	ands	r3, r1
 8004d68:	483f      	ldr	r0, [pc, #252]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004d6a:	4010      	ands	r0, r2
 8004d6c:	035a      	lsls	r2, r3, #13
 8004d6e:	4302      	orrs	r2, r0
 8004d70:	6022      	str	r2, [r4, #0]
 8004d72:	48bf      	ldr	r0, [pc, #764]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8004d74:	4010      	ands	r0, r2
 8004d76:	6020      	str	r0, [r4, #0]
 8004d78:	4006      	ands	r6, r0
 8004d7a:	6026      	str	r6, [r4, #0]
 8004d7c:	b2b0      	uxth	r0, r6
 8004d7e:	22ff      	movs	r2, #255	@ 0xff
 8004d80:	0612      	lsls	r2, r2, #24
 8004d82:	4302      	orrs	r2, r0
 8004d84:	6022      	str	r2, [r4, #0]
 8004d86:	6868      	ldr	r0, [r5, #4]
 8004d88:	6800      	ldr	r0, [r0, #0]
 8004d8a:	0880      	lsrs	r0, r0, #2
 8004d8c:	4001      	ands	r1, r0
 8004d8e:	d003      	beq.n	8004d98 <__iar_annotation$$branch+0x5b6>
 8004d90:	6968      	ldr	r0, [r5, #20]
 8004d92:	0741      	lsls	r1, r0, #29
 8004d94:	0fc8      	lsrs	r0, r1, #31
 8004d96:	e000      	b.n	8004d9a <__iar_annotation$$branch+0x5b8>
 8004d98:	2002      	movs	r0, #2
 8004d9a:	9002      	str	r0, [sp, #8]
 8004d9c:	2087      	movs	r0, #135	@ 0x87
 8004d9e:	9001      	str	r0, [sp, #4]
 8004da0:	2001      	movs	r0, #1
 8004da2:	9000      	str	r0, [sp, #0]
 8004da4:	0023      	movs	r3, r4
 8004da6:	220f      	movs	r2, #15
 8004da8:	2031      	movs	r0, #49	@ 0x31
 8004daa:	5c29      	ldrb	r1, [r5, r0]
 8004dac:	0028      	movs	r0, r5
 8004dae:	f7fc fd0e 	bl	80017ce <PE_Send_DataMessage>
 8004db2:	2800      	cmp	r0, #0
 8004db4:	d1cb      	bne.n	8004d4e <__iar_annotation$$branch+0x56c>
 8004db6:	2050      	movs	r0, #80	@ 0x50
 8004db8:	e0e8      	b.n	8004f8c <__iar_annotation$$branch+0x7aa>
 8004dba:	2031      	movs	r0, #49	@ 0x31
 8004dbc:	5c28      	ldrb	r0, [r5, r0]
 8004dbe:	f7fb ff37 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8004dc2:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004dc4:	7809      	ldrb	r1, [r1, #0]
 8004dc6:	4281      	cmp	r1, r0
 8004dc8:	d000      	beq.n	8004dcc <__iar_annotation$$branch+0x5ea>
 8004dca:	e245      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004dcc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004dce:	0bc2      	lsrs	r2, r0, #15
 8004dd0:	d176      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004dd2:	0b02      	lsrs	r2, r0, #12
 8004dd4:	0752      	lsls	r2, r2, #29
 8004dd6:	d012      	beq.n	8004dfe <__iar_annotation$$branch+0x61c>
 8004dd8:	06c0      	lsls	r0, r0, #27
 8004dda:	0ec0      	lsrs	r0, r0, #27
 8004ddc:	280f      	cmp	r0, #15
 8004dde:	d16f      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004de0:	2914      	cmp	r1, #20
 8004de2:	d005      	beq.n	8004df0 <__iar_annotation$$branch+0x60e>
 8004de4:	2014      	movs	r0, #20
 8004de6:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004de8:	7008      	strb	r0, [r1, #0]
 8004dea:	0028      	movs	r0, r5
 8004dec:	f7fb fee7 	bl	8000bbe <PE_Clear_RxEvent>
 8004df0:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004df2:	7881      	ldrb	r1, [r0, #2]
 8004df4:	06ca      	lsls	r2, r1, #27
 8004df6:	0ed2      	lsrs	r2, r2, #27
 8004df8:	2a01      	cmp	r2, #1
 8004dfa:	d161      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004dfc:	098c      	lsrs	r4, r1, #6
 8004dfe:	d100      	bne.n	8004e02 <__iar_annotation$$branch+0x620>
 8004e00:	e22a      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004e02:	68e9      	ldr	r1, [r5, #12]
 8004e04:	6949      	ldr	r1, [r1, #20]
 8004e06:	2900      	cmp	r1, #0
 8004e08:	d100      	bne.n	8004e0c <__iar_annotation$$branch+0x62a>
 8004e0a:	e2e3      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8004e0c:	2103      	movs	r1, #3
 8004e0e:	4021      	ands	r1, r4
 8004e10:	2901      	cmp	r1, #1
 8004e12:	d000      	beq.n	8004e16 <__iar_annotation$$branch+0x634>
 8004e14:	e2de      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8004e16:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004e18:	1d81      	adds	r1, r0, #6
 8004e1a:	7c28      	ldrb	r0, [r5, #16]
 8004e1c:	f000 fc04 	bl	8005628 <PE_SVDM_CheckIdentity>
 8004e20:	2800      	cmp	r0, #0
 8004e22:	d108      	bne.n	8004e36 <__iar_annotation$$branch+0x654>
 8004e24:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004e26:	2201      	movs	r2, #1
 8004e28:	2100      	movs	r1, #0
 8004e2a:	7c28      	ldrb	r0, [r5, #16]
 8004e2c:	68ec      	ldr	r4, [r5, #12]
 8004e2e:	6964      	ldr	r4, [r4, #20]
 8004e30:	47a0      	blx	r4
 8004e32:	2151      	movs	r1, #81	@ 0x51
 8004e34:	e0ec      	b.n	8005010 <__iar_annotation$$branch+0x82e>
 8004e36:	211b      	movs	r1, #27
 8004e38:	e0ea      	b.n	8005010 <__iar_annotation$$branch+0x82e>
 8004e3a:	6821      	ldr	r1, [r4, #0]
 8004e3c:	400e      	ands	r6, r1
 8004e3e:	6026      	str	r6, [r4, #0]
 8004e40:	2102      	movs	r1, #2
 8004e42:	4030      	ands	r0, r6
 8004e44:	4308      	orrs	r0, r1
 8004e46:	6020      	str	r0, [r4, #0]
 8004e48:	b280      	uxth	r0, r0
 8004e4a:	22ff      	movs	r2, #255	@ 0xff
 8004e4c:	0612      	lsls	r2, r2, #24
 8004e4e:	4302      	orrs	r2, r0
 8004e50:	6022      	str	r2, [r4, #0]
 8004e52:	0388      	lsls	r0, r1, #14
 8004e54:	4310      	orrs	r0, r2
 8004e56:	6020      	str	r0, [r4, #0]
 8004e58:	2201      	movs	r2, #1
 8004e5a:	686b      	ldr	r3, [r5, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	095e      	lsrs	r6, r3, #5
 8004e60:	4016      	ands	r6, r2
 8004e62:	4b01      	ldr	r3, [pc, #4]	@ (8004e68 <__iar_annotation$$branch+0x686>)
 8004e64:	e006      	b.n	8004e74 <__iar_annotation$$branch+0x692>
 8004e66:	bf00      	nop
 8004e68:	ffff9fff 	.word	0xffff9fff
 8004e6c:	00000494 	.word	0x00000494
 8004e70:	000004ac 	.word	0x000004ac
 8004e74:	4003      	ands	r3, r0
 8004e76:	0370      	lsls	r0, r6, #13
 8004e78:	4318      	orrs	r0, r3
 8004e7a:	6020      	str	r0, [r4, #0]
 8004e7c:	4b7c      	ldr	r3, [pc, #496]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8004e7e:	4003      	ands	r3, r0
 8004e80:	6023      	str	r3, [r4, #0]
 8004e82:	6868      	ldr	r0, [r5, #4]
 8004e84:	6800      	ldr	r0, [r0, #0]
 8004e86:	0880      	lsrs	r0, r0, #2
 8004e88:	4002      	ands	r2, r0
 8004e8a:	d002      	beq.n	8004e92 <__iar_annotation$$branch+0x6b0>
 8004e8c:	6968      	ldr	r0, [r5, #20]
 8004e8e:	0740      	lsls	r0, r0, #29
 8004e90:	0fc1      	lsrs	r1, r0, #31
 8004e92:	9102      	str	r1, [sp, #8]
 8004e94:	2089      	movs	r0, #137	@ 0x89
 8004e96:	9001      	str	r0, [sp, #4]
 8004e98:	2001      	movs	r0, #1
 8004e9a:	9000      	str	r0, [sp, #0]
 8004e9c:	0023      	movs	r3, r4
 8004e9e:	220f      	movs	r2, #15
 8004ea0:	2031      	movs	r0, #49	@ 0x31
 8004ea2:	5c29      	ldrb	r1, [r5, r0]
 8004ea4:	0028      	movs	r0, r5
 8004ea6:	f7fc fc92 	bl	80017ce <PE_Send_DataMessage>
 8004eaa:	2800      	cmp	r0, #0
 8004eac:	d172      	bne.n	8004f94 <__iar_annotation$$branch+0x7b2>
 8004eae:	2052      	movs	r0, #82	@ 0x52
 8004eb0:	e06c      	b.n	8004f8c <__iar_annotation$$branch+0x7aa>
 8004eb2:	2031      	movs	r0, #49	@ 0x31
 8004eb4:	5c28      	ldrb	r0, [r5, r0]
 8004eb6:	f7fb febb 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8004eba:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004ebc:	7809      	ldrb	r1, [r1, #0]
 8004ebe:	4281      	cmp	r1, r0
 8004ec0:	d000      	beq.n	8004ec4 <__iar_annotation$$branch+0x6e2>
 8004ec2:	e1c9      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004ec4:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004ec6:	0bc2      	lsrs	r2, r0, #15
 8004ec8:	d1fa      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004eca:	0b02      	lsrs	r2, r0, #12
 8004ecc:	0752      	lsls	r2, r2, #29
 8004ece:	d06f      	beq.n	8004fb0 <__iar_annotation$$branch+0x7ce>
 8004ed0:	06c0      	lsls	r0, r0, #27
 8004ed2:	0ec0      	lsrs	r0, r0, #27
 8004ed4:	280f      	cmp	r0, #15
 8004ed6:	d1f3      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004ed8:	2914      	cmp	r1, #20
 8004eda:	d005      	beq.n	8004ee8 <__iar_annotation$$branch+0x706>
 8004edc:	2014      	movs	r0, #20
 8004ede:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004ee0:	7008      	strb	r0, [r1, #0]
 8004ee2:	0028      	movs	r0, r5
 8004ee4:	f7fb fe6b 	bl	8000bbe <PE_Clear_RxEvent>
 8004ee8:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004eea:	7881      	ldrb	r1, [r0, #2]
 8004eec:	06ca      	lsls	r2, r1, #27
 8004eee:	0ed2      	lsrs	r2, r2, #27
 8004ef0:	2a02      	cmp	r2, #2
 8004ef2:	d1e5      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004ef4:	060c      	lsls	r4, r1, #24
 8004ef6:	d05b      	beq.n	8004fb0 <__iar_annotation$$branch+0x7ce>
 8004ef8:	68e9      	ldr	r1, [r5, #12]
 8004efa:	6989      	ldr	r1, [r1, #24]
 8004efc:	2900      	cmp	r1, #0
 8004efe:	d100      	bne.n	8004f02 <__iar_annotation$$branch+0x720>
 8004f00:	e268      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8004f02:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004f04:	1d81      	adds	r1, r0, #6
 8004f06:	7c28      	ldrb	r0, [r5, #16]
 8004f08:	f000 fc55 	bl	80057b6 <PE_SVDM_CheckSVIDs>
 8004f0c:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004f0e:	0fa2      	lsrs	r2, r4, #30
 8004f10:	2031      	movs	r0, #49	@ 0x31
 8004f12:	5c29      	ldrb	r1, [r5, r0]
 8004f14:	7c28      	ldrb	r0, [r5, #16]
 8004f16:	68ec      	ldr	r4, [r5, #12]
 8004f18:	69a4      	ldr	r4, [r4, #24]
 8004f1a:	47a0      	blx	r4
 8004f1c:	2153      	movs	r1, #83	@ 0x53
 8004f1e:	e077      	b.n	8005010 <__iar_annotation$$branch+0x82e>
 8004f20:	6821      	ldr	r1, [r4, #0]
 8004f22:	400e      	ands	r6, r1
 8004f24:	6026      	str	r6, [r4, #0]
 8004f26:	4030      	ands	r0, r6
 8004f28:	2103      	movs	r1, #3
 8004f2a:	4301      	orrs	r1, r0
 8004f2c:	6021      	str	r1, [r4, #0]
 8004f2e:	8920      	ldrh	r0, [r4, #8]
 8004f30:	b28a      	uxth	r2, r1
 8004f32:	0401      	lsls	r1, r0, #16
 8004f34:	4311      	orrs	r1, r2
 8004f36:	6021      	str	r1, [r4, #0]
 8004f38:	2080      	movs	r0, #128	@ 0x80
 8004f3a:	0200      	lsls	r0, r0, #8
 8004f3c:	4308      	orrs	r0, r1
 8004f3e:	6020      	str	r0, [r4, #0]
 8004f40:	2101      	movs	r1, #1
 8004f42:	686a      	ldr	r2, [r5, #4]
 8004f44:	6812      	ldr	r2, [r2, #0]
 8004f46:	0952      	lsrs	r2, r2, #5
 8004f48:	400a      	ands	r2, r1
 8004f4a:	4b9e      	ldr	r3, [pc, #632]	@ (80051c4 <__iar_annotation$$branch+0x9e2>)
 8004f4c:	4003      	ands	r3, r0
 8004f4e:	0350      	lsls	r0, r2, #13
 8004f50:	4318      	orrs	r0, r3
 8004f52:	6020      	str	r0, [r4, #0]
 8004f54:	4a46      	ldr	r2, [pc, #280]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8004f56:	4002      	ands	r2, r0
 8004f58:	6022      	str	r2, [r4, #0]
 8004f5a:	6868      	ldr	r0, [r5, #4]
 8004f5c:	6800      	ldr	r0, [r0, #0]
 8004f5e:	0880      	lsrs	r0, r0, #2
 8004f60:	4001      	ands	r1, r0
 8004f62:	d003      	beq.n	8004f6c <__iar_annotation$$branch+0x78a>
 8004f64:	6968      	ldr	r0, [r5, #20]
 8004f66:	0741      	lsls	r1, r0, #29
 8004f68:	0fc8      	lsrs	r0, r1, #31
 8004f6a:	e000      	b.n	8004f6e <__iar_annotation$$branch+0x78c>
 8004f6c:	2002      	movs	r0, #2
 8004f6e:	9002      	str	r0, [sp, #8]
 8004f70:	208b      	movs	r0, #139	@ 0x8b
 8004f72:	9001      	str	r0, [sp, #4]
 8004f74:	2001      	movs	r0, #1
 8004f76:	9000      	str	r0, [sp, #0]
 8004f78:	0023      	movs	r3, r4
 8004f7a:	220f      	movs	r2, #15
 8004f7c:	2031      	movs	r0, #49	@ 0x31
 8004f7e:	5c29      	ldrb	r1, [r5, r0]
 8004f80:	0028      	movs	r0, r5
 8004f82:	f7fc fc24 	bl	80017ce <PE_Send_DataMessage>
 8004f86:	2800      	cmp	r0, #0
 8004f88:	d104      	bne.n	8004f94 <__iar_annotation$$branch+0x7b2>
 8004f8a:	2053      	movs	r0, #83	@ 0x53
 8004f8c:	7728      	strb	r0, [r5, #28]
 8004f8e:	488e      	ldr	r0, [pc, #568]	@ (80051c8 <__iar_annotation$$branch+0x9e6>)
 8004f90:	83e8      	strh	r0, [r5, #30]
 8004f92:	9704      	str	r7, [sp, #16]
 8004f94:	e296      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8004f96:	2031      	movs	r0, #49	@ 0x31
 8004f98:	5c28      	ldrb	r0, [r5, r0]
 8004f9a:	f7fb fe49 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8004f9e:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004fa0:	7809      	ldrb	r1, [r1, #0]
 8004fa2:	4281      	cmp	r1, r0
 8004fa4:	d18c      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004fa6:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8004fa8:	0bc2      	lsrs	r2, r0, #15
 8004faa:	d189      	bne.n	8004ec0 <__iar_annotation$$branch+0x6de>
 8004fac:	0b02      	lsrs	r2, r0, #12
 8004fae:	0752      	lsls	r2, r2, #29
 8004fb0:	d100      	bne.n	8004fb4 <__iar_annotation$$branch+0x7d2>
 8004fb2:	e151      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004fb4:	06c0      	lsls	r0, r0, #27
 8004fb6:	0ec0      	lsrs	r0, r0, #27
 8004fb8:	280f      	cmp	r0, #15
 8004fba:	d000      	beq.n	8004fbe <__iar_annotation$$branch+0x7dc>
 8004fbc:	e14c      	b.n	8005258 <__iar_annotation$$branch+0xa76>
 8004fbe:	2914      	cmp	r1, #20
 8004fc0:	d005      	beq.n	8004fce <__iar_annotation$$branch+0x7ec>
 8004fc2:	2014      	movs	r0, #20
 8004fc4:	991c      	ldr	r1, [sp, #112]	@ 0x70
 8004fc6:	7008      	strb	r0, [r1, #0]
 8004fc8:	0028      	movs	r0, r5
 8004fca:	f7fb fdf8 	bl	8000bbe <PE_Clear_RxEvent>
 8004fce:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8004fd0:	7881      	ldrb	r1, [r0, #2]
 8004fd2:	06ca      	lsls	r2, r1, #27
 8004fd4:	0ed2      	lsrs	r2, r2, #27
 8004fd6:	2a03      	cmp	r2, #3
 8004fd8:	d1ef      	bne.n	8004fba <__iar_annotation$$branch+0x7d8>
 8004fda:	098e      	lsrs	r6, r1, #6
 8004fdc:	d0e8      	beq.n	8004fb0 <__iar_annotation$$branch+0x7ce>
 8004fde:	68e9      	ldr	r1, [r5, #12]
 8004fe0:	69c9      	ldr	r1, [r1, #28]
 8004fe2:	2900      	cmp	r1, #0
 8004fe4:	d017      	beq.n	8005016 <__iar_annotation$$branch+0x834>
 8004fe6:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004fe8:	1d82      	adds	r2, r0, #6
 8004fea:	6820      	ldr	r0, [r4, #0]
 8004fec:	0c01      	lsrs	r1, r0, #16
 8004fee:	7c28      	ldrb	r0, [r5, #16]
 8004ff0:	f000 fc22 	bl	8005838 <PE_SVDM_CheckModes>
 8004ff4:	2403      	movs	r4, #3
 8004ff6:	ab0b      	add	r3, sp, #44	@ 0x2c
 8004ff8:	2203      	movs	r2, #3
 8004ffa:	4032      	ands	r2, r6
 8004ffc:	2031      	movs	r0, #49	@ 0x31
 8004ffe:	5c29      	ldrb	r1, [r5, r0]
 8005000:	7c28      	ldrb	r0, [r5, #16]
 8005002:	68ef      	ldr	r7, [r5, #12]
 8005004:	69ff      	ldr	r7, [r7, #28]
 8005006:	47b8      	blx	r7
 8005008:	4034      	ands	r4, r6
 800500a:	2c01      	cmp	r4, #1
 800500c:	d103      	bne.n	8005016 <__iar_annotation$$branch+0x834>
 800500e:	2154      	movs	r1, #84	@ 0x54
 8005010:	7c28      	ldrb	r0, [r5, #16]
 8005012:	f7fb fb69 	bl	80006e8 <USBPD_PE_Notification>
 8005016:	e1dd      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8005018:	6821      	ldr	r1, [r4, #0]
 800501a:	400e      	ands	r6, r1
 800501c:	6026      	str	r6, [r4, #0]
 800501e:	4030      	ands	r0, r6
 8005020:	2104      	movs	r1, #4
 8005022:	4301      	orrs	r1, r0
 8005024:	6021      	str	r1, [r4, #0]
 8005026:	8920      	ldrh	r0, [r4, #8]
 8005028:	b289      	uxth	r1, r1
 800502a:	0400      	lsls	r0, r0, #16
 800502c:	4308      	orrs	r0, r1
 800502e:	6020      	str	r0, [r4, #0]
 8005030:	2180      	movs	r1, #128	@ 0x80
 8005032:	0209      	lsls	r1, r1, #8
 8005034:	4301      	orrs	r1, r0
 8005036:	6021      	str	r1, [r4, #0]
 8005038:	2001      	movs	r0, #1
 800503a:	686a      	ldr	r2, [r5, #4]
 800503c:	6812      	ldr	r2, [r2, #0]
 800503e:	0952      	lsrs	r2, r2, #5
 8005040:	4002      	ands	r2, r0
 8005042:	4b60      	ldr	r3, [pc, #384]	@ (80051c4 <__iar_annotation$$branch+0x9e2>)
 8005044:	400b      	ands	r3, r1
 8005046:	0351      	lsls	r1, r2, #13
 8005048:	4319      	orrs	r1, r3
 800504a:	6021      	str	r1, [r4, #0]
 800504c:	696a      	ldr	r2, [r5, #20]
 800504e:	05d2      	lsls	r2, r2, #23
 8005050:	0f52      	lsrs	r2, r2, #29
 8005052:	4b07      	ldr	r3, [pc, #28]	@ (8005070 <__iar_annotation$$branch+0x88e>)
 8005054:	400b      	ands	r3, r1
 8005056:	0211      	lsls	r1, r2, #8
 8005058:	4319      	orrs	r1, r3
 800505a:	6021      	str	r1, [r4, #0]
 800505c:	6869      	ldr	r1, [r5, #4]
 800505e:	6809      	ldr	r1, [r1, #0]
 8005060:	0889      	lsrs	r1, r1, #2
 8005062:	4008      	ands	r0, r1
 8005064:	d006      	beq.n	8005074 <__iar_annotation$$branch+0x892>
 8005066:	6968      	ldr	r0, [r5, #20]
 8005068:	0741      	lsls	r1, r0, #29
 800506a:	0fc8      	lsrs	r0, r1, #31
 800506c:	e003      	b.n	8005076 <__iar_annotation$$branch+0x894>
 800506e:	bf00      	nop
 8005070:	fffff8ff 	.word	0xfffff8ff
 8005074:	2002      	movs	r0, #2
 8005076:	9002      	str	r0, [sp, #8]
 8005078:	208c      	movs	r0, #140	@ 0x8c
 800507a:	9001      	str	r0, [sp, #4]
 800507c:	2001      	movs	r0, #1
 800507e:	9000      	str	r0, [sp, #0]
 8005080:	0023      	movs	r3, r4
 8005082:	220f      	movs	r2, #15
 8005084:	2031      	movs	r0, #49	@ 0x31
 8005086:	5c29      	ldrb	r1, [r5, r0]
 8005088:	0028      	movs	r0, r5
 800508a:	f7fc fba0 	bl	80017ce <PE_Send_DataMessage>
 800508e:	2800      	cmp	r0, #0
 8005090:	d000      	beq.n	8005094 <__iar_annotation$$branch+0x8b2>
 8005092:	e217      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005094:	2054      	movs	r0, #84	@ 0x54
 8005096:	7728      	strb	r0, [r5, #28]
 8005098:	2134      	movs	r1, #52	@ 0x34
 800509a:	e08c      	b.n	80051b6 <__iar_annotation$$branch+0x9d4>
 800509c:	2634      	movs	r6, #52	@ 0x34
 800509e:	2031      	movs	r0, #49	@ 0x31
 80050a0:	5c28      	ldrb	r0, [r5, r0]
 80050a2:	f7fb fdc5 	bl	8000c30 <PE_Convert_SOPRxEvent>
 80050a6:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80050a8:	7809      	ldrb	r1, [r1, #0]
 80050aa:	4281      	cmp	r1, r0
 80050ac:	d144      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050ae:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80050b0:	0bc2      	lsrs	r2, r0, #15
 80050b2:	d141      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050b4:	2707      	movs	r7, #7
 80050b6:	0b02      	lsrs	r2, r0, #12
 80050b8:	423a      	tst	r2, r7
 80050ba:	d03d      	beq.n	8005138 <__iar_annotation$$branch+0x956>
 80050bc:	06c0      	lsls	r0, r0, #27
 80050be:	0ec0      	lsrs	r0, r0, #27
 80050c0:	280f      	cmp	r0, #15
 80050c2:	d139      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050c4:	2914      	cmp	r1, #20
 80050c6:	d005      	beq.n	80050d4 <__iar_annotation$$branch+0x8f2>
 80050c8:	2014      	movs	r0, #20
 80050ca:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80050cc:	7008      	strb	r0, [r1, #0]
 80050ce:	0028      	movs	r0, r5
 80050d0:	f7fb fd75 	bl	8000bbe <PE_Clear_RxEvent>
 80050d4:	2000      	movs	r0, #0
 80050d6:	7728      	strb	r0, [r5, #28]
 80050d8:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 80050da:	7880      	ldrb	r0, [r0, #2]
 80050dc:	06c1      	lsls	r1, r0, #27
 80050de:	0ec9      	lsrs	r1, r1, #27
 80050e0:	2904      	cmp	r1, #4
 80050e2:	d129      	bne.n	8005138 <__iar_annotation$$branch+0x956>
 80050e4:	0980      	lsrs	r0, r0, #6
 80050e6:	d027      	beq.n	8005138 <__iar_annotation$$branch+0x956>
 80050e8:	9001      	str	r0, [sp, #4]
 80050ea:	488f      	ldr	r0, [pc, #572]	@ (8005328 <__iar_annotation$$branch+0xb46>)
 80050ec:	9901      	ldr	r1, [sp, #4]
 80050ee:	2901      	cmp	r1, #1
 80050f0:	d004      	beq.n	80050fc <__iar_annotation$$branch+0x91a>
 80050f2:	d30e      	bcc.n	8005112 <__iar_annotation$$branch+0x930>
 80050f4:	2903      	cmp	r1, #3
 80050f6:	d008      	beq.n	800510a <__iar_annotation$$branch+0x928>
 80050f8:	d302      	bcc.n	8005100 <__iar_annotation$$branch+0x91e>
 80050fa:	e00a      	b.n	8005112 <__iar_annotation$$branch+0x930>
 80050fc:	2635      	movs	r6, #53	@ 0x35
 80050fe:	e008      	b.n	8005112 <__iar_annotation$$branch+0x930>
 8005100:	6969      	ldr	r1, [r5, #20]
 8005102:	4008      	ands	r0, r1
 8005104:	6168      	str	r0, [r5, #20]
 8005106:	2636      	movs	r6, #54	@ 0x36
 8005108:	e003      	b.n	8005112 <__iar_annotation$$branch+0x930>
 800510a:	6969      	ldr	r1, [r5, #20]
 800510c:	4008      	ands	r0, r1
 800510e:	6168      	str	r0, [r5, #20]
 8005110:	2637      	movs	r6, #55	@ 0x37
 8005112:	0031      	movs	r1, r6
 8005114:	7c28      	ldrb	r0, [r5, #16]
 8005116:	f7fb fae7 	bl	80006e8 <USBPD_PE_Notification>
 800511a:	68e8      	ldr	r0, [r5, #12]
 800511c:	6a06      	ldr	r6, [r0, #32]
 800511e:	2e00      	cmp	r6, #0
 8005120:	d009      	beq.n	8005136 <__iar_annotation$$branch+0x954>
 8005122:	6820      	ldr	r0, [r4, #0]
 8005124:	0a01      	lsrs	r1, r0, #8
 8005126:	400f      	ands	r7, r1
 8005128:	9700      	str	r7, [sp, #0]
 800512a:	0c03      	lsrs	r3, r0, #16
 800512c:	9a01      	ldr	r2, [sp, #4]
 800512e:	2031      	movs	r0, #49	@ 0x31
 8005130:	5c29      	ldrb	r1, [r5, r0]
 8005132:	7c28      	ldrb	r0, [r5, #16]
 8005134:	47b0      	blx	r6
 8005136:	e14d      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8005138:	5da8      	ldrb	r0, [r5, r6]
 800513a:	e08f      	b.n	800525c <__iar_annotation$$branch+0xa7a>
 800513c:	6821      	ldr	r1, [r4, #0]
 800513e:	400e      	ands	r6, r1
 8005140:	6026      	str	r6, [r4, #0]
 8005142:	4030      	ands	r0, r6
 8005144:	2105      	movs	r1, #5
 8005146:	4301      	orrs	r1, r0
 8005148:	6021      	str	r1, [r4, #0]
 800514a:	8920      	ldrh	r0, [r4, #8]
 800514c:	b289      	uxth	r1, r1
 800514e:	0400      	lsls	r0, r0, #16
 8005150:	4308      	orrs	r0, r1
 8005152:	6020      	str	r0, [r4, #0]
 8005154:	2180      	movs	r1, #128	@ 0x80
 8005156:	0209      	lsls	r1, r1, #8
 8005158:	4301      	orrs	r1, r0
 800515a:	6021      	str	r1, [r4, #0]
 800515c:	2001      	movs	r0, #1
 800515e:	686a      	ldr	r2, [r5, #4]
 8005160:	6812      	ldr	r2, [r2, #0]
 8005162:	0952      	lsrs	r2, r2, #5
 8005164:	4002      	ands	r2, r0
 8005166:	4b17      	ldr	r3, [pc, #92]	@ (80051c4 <__iar_annotation$$branch+0x9e2>)
 8005168:	400b      	ands	r3, r1
 800516a:	0351      	lsls	r1, r2, #13
 800516c:	4319      	orrs	r1, r3
 800516e:	6021      	str	r1, [r4, #0]
 8005170:	696a      	ldr	r2, [r5, #20]
 8005172:	05d2      	lsls	r2, r2, #23
 8005174:	0f52      	lsrs	r2, r2, #29
 8005176:	4b6d      	ldr	r3, [pc, #436]	@ (800532c <__iar_annotation$$branch+0xb4a>)
 8005178:	400b      	ands	r3, r1
 800517a:	0211      	lsls	r1, r2, #8
 800517c:	4319      	orrs	r1, r3
 800517e:	6021      	str	r1, [r4, #0]
 8005180:	6869      	ldr	r1, [r5, #4]
 8005182:	6809      	ldr	r1, [r1, #0]
 8005184:	0889      	lsrs	r1, r1, #2
 8005186:	4008      	ands	r0, r1
 8005188:	d003      	beq.n	8005192 <__iar_annotation$$branch+0x9b0>
 800518a:	6968      	ldr	r0, [r5, #20]
 800518c:	0741      	lsls	r1, r0, #29
 800518e:	0fc8      	lsrs	r0, r1, #31
 8005190:	e000      	b.n	8005194 <__iar_annotation$$branch+0x9b2>
 8005192:	2002      	movs	r0, #2
 8005194:	9002      	str	r0, [sp, #8]
 8005196:	208d      	movs	r0, #141	@ 0x8d
 8005198:	9001      	str	r0, [sp, #4]
 800519a:	2001      	movs	r0, #1
 800519c:	9000      	str	r0, [sp, #0]
 800519e:	0023      	movs	r3, r4
 80051a0:	220f      	movs	r2, #15
 80051a2:	2031      	movs	r0, #49	@ 0x31
 80051a4:	5c29      	ldrb	r1, [r5, r0]
 80051a6:	0028      	movs	r0, r5
 80051a8:	f7fc fb11 	bl	80017ce <PE_Send_DataMessage>
 80051ac:	2800      	cmp	r0, #0
 80051ae:	d15e      	bne.n	800526e <__iar_annotation$$branch+0xa8c>
 80051b0:	2055      	movs	r0, #85	@ 0x55
 80051b2:	7728      	strb	r0, [r5, #28]
 80051b4:	2155      	movs	r1, #85	@ 0x55
 80051b6:	7c28      	ldrb	r0, [r5, #16]
 80051b8:	f7fb fa96 	bl	80006e8 <USBPD_PE_Notification>
 80051bc:	48c3      	ldr	r0, [pc, #780]	@ (80054cc <.text_19>)
 80051be:	83e8      	strh	r0, [r5, #30]
 80051c0:	2032      	movs	r0, #50	@ 0x32
 80051c2:	e12c      	b.n	800541e <__iar_annotation$$branch+0xc3c>
 80051c4:	ffff9fff 	.word	0xffff9fff
 80051c8:	0000801e 	.word	0x0000801e
 80051cc:	2031      	movs	r0, #49	@ 0x31
 80051ce:	5c28      	ldrb	r0, [r5, r0]
 80051d0:	f7fb fd2e 	bl	8000c30 <PE_Convert_SOPRxEvent>
 80051d4:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80051d6:	7809      	ldrb	r1, [r1, #0]
 80051d8:	4281      	cmp	r1, r0
 80051da:	d13d      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 80051dc:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 80051de:	0bc2      	lsrs	r2, r0, #15
 80051e0:	d13a      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 80051e2:	2607      	movs	r6, #7
 80051e4:	0b02      	lsrs	r2, r0, #12
 80051e6:	4232      	tst	r2, r6
 80051e8:	d036      	beq.n	8005258 <__iar_annotation$$branch+0xa76>
 80051ea:	06c0      	lsls	r0, r0, #27
 80051ec:	0ec0      	lsrs	r0, r0, #27
 80051ee:	280f      	cmp	r0, #15
 80051f0:	d132      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 80051f2:	2914      	cmp	r1, #20
 80051f4:	d005      	beq.n	8005202 <__iar_annotation$$branch+0xa20>
 80051f6:	2014      	movs	r0, #20
 80051f8:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80051fa:	7008      	strb	r0, [r1, #0]
 80051fc:	0028      	movs	r0, r5
 80051fe:	f7fb fcde 	bl	8000bbe <PE_Clear_RxEvent>
 8005202:	2000      	movs	r0, #0
 8005204:	7728      	strb	r0, [r5, #28]
 8005206:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8005208:	7880      	ldrb	r0, [r0, #2]
 800520a:	06c1      	lsls	r1, r0, #27
 800520c:	0ec9      	lsrs	r1, r1, #27
 800520e:	2905      	cmp	r1, #5
 8005210:	d122      	bne.n	8005258 <__iar_annotation$$branch+0xa76>
 8005212:	0980      	lsrs	r0, r0, #6
 8005214:	d020      	beq.n	8005258 <__iar_annotation$$branch+0xa76>
 8005216:	9001      	str	r0, [sp, #4]
 8005218:	2801      	cmp	r0, #1
 800521a:	d004      	beq.n	8005226 <__iar_annotation$$branch+0xa44>
 800521c:	d309      	bcc.n	8005232 <__iar_annotation$$branch+0xa50>
 800521e:	2803      	cmp	r0, #3
 8005220:	d005      	beq.n	800522e <__iar_annotation$$branch+0xa4c>
 8005222:	d302      	bcc.n	800522a <__iar_annotation$$branch+0xa48>
 8005224:	e005      	b.n	8005232 <__iar_annotation$$branch+0xa50>
 8005226:	2156      	movs	r1, #86	@ 0x56
 8005228:	e004      	b.n	8005234 <__iar_annotation$$branch+0xa52>
 800522a:	2157      	movs	r1, #87	@ 0x57
 800522c:	e002      	b.n	8005234 <__iar_annotation$$branch+0xa52>
 800522e:	2158      	movs	r1, #88	@ 0x58
 8005230:	e000      	b.n	8005234 <__iar_annotation$$branch+0xa52>
 8005232:	2155      	movs	r1, #85	@ 0x55
 8005234:	7c28      	ldrb	r0, [r5, #16]
 8005236:	f7fb fa57 	bl	80006e8 <USBPD_PE_Notification>
 800523a:	68e8      	ldr	r0, [r5, #12]
 800523c:	6a47      	ldr	r7, [r0, #36]	@ 0x24
 800523e:	2f00      	cmp	r7, #0
 8005240:	d009      	beq.n	8005256 <__iar_annotation$$branch+0xa74>
 8005242:	6820      	ldr	r0, [r4, #0]
 8005244:	0a01      	lsrs	r1, r0, #8
 8005246:	400e      	ands	r6, r1
 8005248:	9600      	str	r6, [sp, #0]
 800524a:	0c03      	lsrs	r3, r0, #16
 800524c:	9a01      	ldr	r2, [sp, #4]
 800524e:	2031      	movs	r0, #49	@ 0x31
 8005250:	5c29      	ldrb	r1, [r5, r0]
 8005252:	7c28      	ldrb	r0, [r5, #16]
 8005254:	47b8      	blx	r7
 8005256:	e0bd      	b.n	80053d4 <__iar_annotation$$branch+0xbf2>
 8005258:	2034      	movs	r0, #52	@ 0x34
 800525a:	5c28      	ldrb	r0, [r5, r0]
 800525c:	06c0      	lsls	r0, r0, #27
 800525e:	0ec0      	lsrs	r0, r0, #27
 8005260:	2810      	cmp	r0, #16
 8005262:	d100      	bne.n	8005266 <__iar_annotation$$branch+0xa84>
 8005264:	e0bf      	b.n	80053e6 <__iar_annotation$$branch+0xc04>
 8005266:	8be8      	ldrh	r0, [r5, #30]
 8005268:	2180      	movs	r1, #128	@ 0x80
 800526a:	0209      	lsls	r1, r1, #8
 800526c:	4288      	cmp	r0, r1
 800526e:	d000      	beq.n	8005272 <__iar_annotation$$branch+0xa90>
 8005270:	e128      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005272:	e0d1      	b.n	8005418 <__iar_annotation$$branch+0xc36>
 8005274:	2100      	movs	r1, #0
 8005276:	466a      	mov	r2, sp
 8005278:	7311      	strb	r1, [r2, #12]
 800527a:	6821      	ldr	r1, [r4, #0]
 800527c:	400e      	ands	r6, r1
 800527e:	6026      	str	r6, [r4, #0]
 8005280:	6861      	ldr	r1, [r4, #4]
 8005282:	4030      	ands	r0, r6
 8005284:	06c9      	lsls	r1, r1, #27
 8005286:	0ec9      	lsrs	r1, r1, #27
 8005288:	4301      	orrs	r1, r0
 800528a:	6021      	str	r1, [r4, #0]
 800528c:	8920      	ldrh	r0, [r4, #8]
 800528e:	b28a      	uxth	r2, r1
 8005290:	0401      	lsls	r1, r0, #16
 8005292:	4311      	orrs	r1, r2
 8005294:	6021      	str	r1, [r4, #0]
 8005296:	2080      	movs	r0, #128	@ 0x80
 8005298:	0200      	lsls	r0, r0, #8
 800529a:	4308      	orrs	r0, r1
 800529c:	6020      	str	r0, [r4, #0]
 800529e:	2601      	movs	r6, #1
 80052a0:	6869      	ldr	r1, [r5, #4]
 80052a2:	6809      	ldr	r1, [r1, #0]
 80052a4:	0949      	lsrs	r1, r1, #5
 80052a6:	4031      	ands	r1, r6
 80052a8:	4aaa      	ldr	r2, [pc, #680]	@ (8005554 <.text_21>)
 80052aa:	4002      	ands	r2, r0
 80052ac:	0348      	lsls	r0, r1, #13
 80052ae:	4310      	orrs	r0, r2
 80052b0:	6020      	str	r0, [r4, #0]
 80052b2:	491e      	ldr	r1, [pc, #120]	@ (800532c <__iar_annotation$$branch+0xb4a>)
 80052b4:	4001      	ands	r1, r0
 80052b6:	0230      	lsls	r0, r6, #8
 80052b8:	4308      	orrs	r0, r1
 80052ba:	6020      	str	r0, [r4, #0]
 80052bc:	9005      	str	r0, [sp, #20]
 80052be:	68e8      	ldr	r0, [r5, #12]
 80052c0:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80052c2:	9001      	str	r0, [sp, #4]
 80052c4:	2800      	cmp	r0, #0
 80052c6:	d00b      	beq.n	80052e0 <__iar_annotation$$branch+0xafe>
 80052c8:	a805      	add	r0, sp, #20
 80052ca:	1d00      	adds	r0, r0, #4
 80052cc:	9000      	str	r0, [sp, #0]
 80052ce:	ab03      	add	r3, sp, #12
 80052d0:	7820      	ldrb	r0, [r4, #0]
 80052d2:	06c2      	lsls	r2, r0, #27
 80052d4:	0ed2      	lsrs	r2, r2, #27
 80052d6:	2031      	movs	r0, #49	@ 0x31
 80052d8:	5c29      	ldrb	r1, [r5, r0]
 80052da:	7c28      	ldrb	r0, [r5, #16]
 80052dc:	9c01      	ldr	r4, [sp, #4]
 80052de:	47a0      	blx	r4
 80052e0:	4668      	mov	r0, sp
 80052e2:	7b00      	ldrb	r0, [r0, #12]
 80052e4:	1c40      	adds	r0, r0, #1
 80052e6:	4669      	mov	r1, sp
 80052e8:	7308      	strb	r0, [r1, #12]
 80052ea:	6868      	ldr	r0, [r5, #4]
 80052ec:	6800      	ldr	r0, [r0, #0]
 80052ee:	0880      	lsrs	r0, r0, #2
 80052f0:	4006      	ands	r6, r0
 80052f2:	d003      	beq.n	80052fc <__iar_annotation$$branch+0xb1a>
 80052f4:	6968      	ldr	r0, [r5, #20]
 80052f6:	0741      	lsls	r1, r0, #29
 80052f8:	0fc8      	lsrs	r0, r1, #31
 80052fa:	e000      	b.n	80052fe <__iar_annotation$$branch+0xb1c>
 80052fc:	2002      	movs	r0, #2
 80052fe:	9002      	str	r0, [sp, #8]
 8005300:	208f      	movs	r0, #143	@ 0x8f
 8005302:	9001      	str	r0, [sp, #4]
 8005304:	4668      	mov	r0, sp
 8005306:	7b00      	ldrb	r0, [r0, #12]
 8005308:	9000      	str	r0, [sp, #0]
 800530a:	ab05      	add	r3, sp, #20
 800530c:	220f      	movs	r2, #15
 800530e:	2031      	movs	r0, #49	@ 0x31
 8005310:	5c29      	ldrb	r1, [r5, r0]
 8005312:	0028      	movs	r0, r5
 8005314:	f7fc fa5b 	bl	80017ce <PE_Send_DataMessage>
 8005318:	2800      	cmp	r0, #0
 800531a:	d104      	bne.n	8005326 <__iar_annotation$$branch+0xb44>
 800531c:	205a      	movs	r0, #90	@ 0x5a
 800531e:	7728      	strb	r0, [r5, #28]
 8005320:	48bf      	ldr	r0, [pc, #764]	@ (8005620 <.text_23>)
 8005322:	83e8      	strh	r0, [r5, #30]
 8005324:	9704      	str	r7, [sp, #16]
 8005326:	e0ca      	b.n	80054be <__iar_annotation$$branch+0xcdc>
 8005328:	fffffe3f 	.word	0xfffffe3f
 800532c:	fffff8ff 	.word	0xfffff8ff
 8005330:	2607      	movs	r6, #7
 8005332:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8005334:	0b00      	lsrs	r0, r0, #12
 8005336:	2107      	movs	r1, #7
 8005338:	4001      	ands	r1, r0
 800533a:	1e48      	subs	r0, r1, #1
 800533c:	4669      	mov	r1, sp
 800533e:	7108      	strb	r0, [r1, #4]
 8005340:	2031      	movs	r0, #49	@ 0x31
 8005342:	5c28      	ldrb	r0, [r5, r0]
 8005344:	f7fb fc74 	bl	8000c30 <PE_Convert_SOPRxEvent>
 8005348:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800534a:	7809      	ldrb	r1, [r1, #0]
 800534c:	4281      	cmp	r1, r0
 800534e:	d144      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005350:	8ea8      	ldrh	r0, [r5, #52]	@ 0x34
 8005352:	0bc2      	lsrs	r2, r0, #15
 8005354:	d141      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005356:	0b02      	lsrs	r2, r0, #12
 8005358:	4232      	tst	r2, r6
 800535a:	d03e      	beq.n	80053da <__iar_annotation$$branch+0xbf8>
 800535c:	06c0      	lsls	r0, r0, #27
 800535e:	0ec0      	lsrs	r0, r0, #27
 8005360:	280f      	cmp	r0, #15
 8005362:	d13a      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005364:	2914      	cmp	r1, #20
 8005366:	d005      	beq.n	8005374 <__iar_annotation$$branch+0xb92>
 8005368:	2014      	movs	r0, #20
 800536a:	991c      	ldr	r1, [sp, #112]	@ 0x70
 800536c:	7008      	strb	r0, [r1, #0]
 800536e:	0028      	movs	r0, r5
 8005370:	f7fb fc25 	bl	8000bbe <PE_Clear_RxEvent>
 8005374:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8005376:	7880      	ldrb	r0, [r0, #2]
 8005378:	06c1      	lsls	r1, r0, #27
 800537a:	0ec9      	lsrs	r1, r1, #27
 800537c:	6862      	ldr	r2, [r4, #4]
 800537e:	4291      	cmp	r1, r2
 8005380:	d12b      	bne.n	80053da <__iar_annotation$$branch+0xbf8>
 8005382:	0981      	lsrs	r1, r0, #6
 8005384:	d029      	beq.n	80053da <__iar_annotation$$branch+0xbf8>
 8005386:	68e9      	ldr	r1, [r5, #12]
 8005388:	6b89      	ldr	r1, [r1, #56]	@ 0x38
 800538a:	2900      	cmp	r1, #0
 800538c:	d022      	beq.n	80053d4 <__iar_annotation$$branch+0xbf2>
 800538e:	2600      	movs	r6, #0
 8005390:	e011      	b.n	80053b6 <__iar_annotation$$branch+0xbd4>
 8005392:	6ba9      	ldr	r1, [r5, #56]	@ 0x38
 8005394:	00b2      	lsls	r2, r6, #2
 8005396:	188b      	adds	r3, r1, r2
 8005398:	799c      	ldrb	r4, [r3, #6]
 800539a:	79df      	ldrb	r7, [r3, #7]
 800539c:	023f      	lsls	r7, r7, #8
 800539e:	19e4      	adds	r4, r4, r7
 80053a0:	3108      	adds	r1, #8
 80053a2:	5c89      	ldrb	r1, [r1, r2]
 80053a4:	0409      	lsls	r1, r1, #16
 80053a6:	1861      	adds	r1, r4, r1
 80053a8:	7a5a      	ldrb	r2, [r3, #9]
 80053aa:	0612      	lsls	r2, r2, #24
 80053ac:	1889      	adds	r1, r1, r2
 80053ae:	aa05      	add	r2, sp, #20
 80053b0:	00b3      	lsls	r3, r6, #2
 80053b2:	50d1      	str	r1, [r2, r3]
 80053b4:	1c76      	adds	r6, r6, #1
 80053b6:	4669      	mov	r1, sp
 80053b8:	7909      	ldrb	r1, [r1, #4]
 80053ba:	428e      	cmp	r6, r1
 80053bc:	d3e9      	bcc.n	8005392 <__iar_annotation$$branch+0xbb0>
 80053be:	a905      	add	r1, sp, #20
 80053c0:	9100      	str	r1, [sp, #0]
 80053c2:	ab01      	add	r3, sp, #4
 80053c4:	06c2      	lsls	r2, r0, #27
 80053c6:	0ed2      	lsrs	r2, r2, #27
 80053c8:	2031      	movs	r0, #49	@ 0x31
 80053ca:	5c29      	ldrb	r1, [r5, r0]
 80053cc:	7c28      	ldrb	r0, [r5, #16]
 80053ce:	68ec      	ldr	r4, [r5, #12]
 80053d0:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
 80053d2:	47a0      	blx	r4
 80053d4:	2000      	movs	r0, #0
 80053d6:	83e8      	strh	r0, [r5, #30]
 80053d8:	e01e      	b.n	8005418 <__iar_annotation$$branch+0xc36>
 80053da:	2034      	movs	r0, #52	@ 0x34
 80053dc:	5c28      	ldrb	r0, [r5, r0]
 80053de:	06c0      	lsls	r0, r0, #27
 80053e0:	0ec0      	lsrs	r0, r0, #27
 80053e2:	2810      	cmp	r0, #16
 80053e4:	d113      	bne.n	800540e <__iar_annotation$$branch+0xc2c>
 80053e6:	981c      	ldr	r0, [sp, #112]	@ 0x70
 80053e8:	7800      	ldrb	r0, [r0, #0]
 80053ea:	2814      	cmp	r0, #20
 80053ec:	d005      	beq.n	80053fa <__iar_annotation$$branch+0xc18>
 80053ee:	2014      	movs	r0, #20
 80053f0:	991c      	ldr	r1, [sp, #112]	@ 0x70
 80053f2:	7008      	strb	r0, [r1, #0]
 80053f4:	0028      	movs	r0, r5
 80053f6:	f7fb fbe2 	bl	8000bbe <PE_Clear_RxEvent>
 80053fa:	2000      	movs	r0, #0
 80053fc:	83e8      	strh	r0, [r5, #30]
 80053fe:	2103      	movs	r1, #3
 8005400:	7469      	strb	r1, [r5, #17]
 8005402:	9004      	str	r0, [sp, #16]
 8005404:	2159      	movs	r1, #89	@ 0x59
 8005406:	7c28      	ldrb	r0, [r5, #16]
 8005408:	f7fb f96e 	bl	80006e8 <USBPD_PE_Notification>
 800540c:	e05a      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 800540e:	8be8      	ldrh	r0, [r5, #30]
 8005410:	2180      	movs	r1, #128	@ 0x80
 8005412:	0209      	lsls	r1, r1, #8
 8005414:	4288      	cmp	r0, r1
 8005416:	d155      	bne.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005418:	2003      	movs	r0, #3
 800541a:	7468      	strb	r0, [r5, #17]
 800541c:	2000      	movs	r0, #0
 800541e:	9004      	str	r0, [sp, #16]
 8005420:	e050      	b.n	80054c4 <__iar_annotation$$branch+0xce2>
 8005422:	2100      	movs	r1, #0
 8005424:	466a      	mov	r2, sp
 8005426:	7311      	strb	r1, [r2, #12]
 8005428:	6821      	ldr	r1, [r4, #0]
 800542a:	400e      	ands	r6, r1
 800542c:	6026      	str	r6, [r4, #0]
 800542e:	6861      	ldr	r1, [r4, #4]
 8005430:	4030      	ands	r0, r6
 8005432:	06c9      	lsls	r1, r1, #27
 8005434:	0ec9      	lsrs	r1, r1, #27
 8005436:	4301      	orrs	r1, r0
 8005438:	6021      	str	r1, [r4, #0]
 800543a:	8920      	ldrh	r0, [r4, #8]
 800543c:	b28a      	uxth	r2, r1
 800543e:	0401      	lsls	r1, r0, #16
 8005440:	4311      	orrs	r1, r2
 8005442:	6021      	str	r1, [r4, #0]
 8005444:	2080      	movs	r0, #128	@ 0x80
 8005446:	0200      	lsls	r0, r0, #8
 8005448:	4308      	orrs	r0, r1
 800544a:	6020      	str	r0, [r4, #0]
 800544c:	2601      	movs	r6, #1
 800544e:	6869      	ldr	r1, [r5, #4]
 8005450:	6809      	ldr	r1, [r1, #0]
 8005452:	0949      	lsrs	r1, r1, #5
 8005454:	4031      	ands	r1, r6
 8005456:	4a3f      	ldr	r2, [pc, #252]	@ (8005554 <.text_21>)
 8005458:	4002      	ands	r2, r0
 800545a:	0348      	lsls	r0, r1, #13
 800545c:	4310      	orrs	r0, r2
 800545e:	6020      	str	r0, [r4, #0]
 8005460:	4970      	ldr	r1, [pc, #448]	@ (8005624 <.text_24>)
 8005462:	4001      	ands	r1, r0
 8005464:	0230      	lsls	r0, r6, #8
 8005466:	4308      	orrs	r0, r1
 8005468:	6020      	str	r0, [r4, #0]
 800546a:	9005      	str	r0, [sp, #20]
 800546c:	68e8      	ldr	r0, [r5, #12]
 800546e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8005470:	2b00      	cmp	r3, #0
 8005472:	d004      	beq.n	800547e <__iar_annotation$$branch+0xc9c>
 8005474:	a805      	add	r0, sp, #20
 8005476:	1d02      	adds	r2, r0, #4
 8005478:	a903      	add	r1, sp, #12
 800547a:	7c28      	ldrb	r0, [r5, #16]
 800547c:	4798      	blx	r3
 800547e:	4668      	mov	r0, sp
 8005480:	7b00      	ldrb	r0, [r0, #12]
 8005482:	1c40      	adds	r0, r0, #1
 8005484:	4669      	mov	r1, sp
 8005486:	7308      	strb	r0, [r1, #12]
 8005488:	6868      	ldr	r0, [r5, #4]
 800548a:	6800      	ldr	r0, [r0, #0]
 800548c:	0880      	lsrs	r0, r0, #2
 800548e:	4006      	ands	r6, r0
 8005490:	d003      	beq.n	800549a <__iar_annotation$$branch+0xcb8>
 8005492:	6968      	ldr	r0, [r5, #20]
 8005494:	0741      	lsls	r1, r0, #29
 8005496:	0fc8      	lsrs	r0, r1, #31
 8005498:	e000      	b.n	800549c <__iar_annotation$$branch+0xcba>
 800549a:	2002      	movs	r0, #2
 800549c:	9002      	str	r0, [sp, #8]
 800549e:	2003      	movs	r0, #3
 80054a0:	9001      	str	r0, [sp, #4]
 80054a2:	4668      	mov	r0, sp
 80054a4:	7b00      	ldrb	r0, [r0, #12]
 80054a6:	9000      	str	r0, [sp, #0]
 80054a8:	ab05      	add	r3, sp, #20
 80054aa:	220f      	movs	r2, #15
 80054ac:	2031      	movs	r0, #49	@ 0x31
 80054ae:	5c29      	ldrb	r1, [r5, r0]
 80054b0:	0028      	movs	r0, r5
 80054b2:	f7fc f98c 	bl	80017ce <PE_Send_DataMessage>
 80054b6:	2800      	cmp	r0, #0
 80054b8:	d101      	bne.n	80054be <__iar_annotation$$branch+0xcdc>
 80054ba:	205a      	movs	r0, #90	@ 0x5a
 80054bc:	7728      	strb	r0, [r5, #28]
 80054be:	2000      	movs	r0, #0
 80054c0:	2132      	movs	r1, #50	@ 0x32
 80054c2:	5468      	strb	r0, [r5, r1]
 80054c4:	9804      	ldr	r0, [sp, #16]
 80054c6:	b01d      	add	sp, #116	@ 0x74
 80054c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080054cc <.text_19>:
 80054cc:	00008032 	.word	0x00008032

080054d0 <PE_StateMachine_UVDM>:
 80054d0:	2914      	cmp	r1, #20
 80054d2:	d000      	beq.n	80054d6 <PE_StateMachine_UVDM+0x6>
 80054d4:	4770      	bx	lr
 80054d6:	b570      	push	{r4, r5, r6, lr}
 80054d8:	b08c      	sub	sp, #48	@ 0x30
 80054da:	0004      	movs	r4, r0
 80054dc:	68e0      	ldr	r0, [r4, #12]
 80054de:	2800      	cmp	r0, #0
 80054e0:	d035      	beq.n	800554e <PE_StateMachine_UVDM+0x7e>
 80054e2:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 80054e4:	2800      	cmp	r0, #0
 80054e6:	d032      	beq.n	800554e <PE_StateMachine_UVDM+0x7e>
 80054e8:	2500      	movs	r5, #0
 80054ea:	4669      	mov	r1, sp
 80054ec:	730d      	strb	r5, [r1, #12]
 80054ee:	a805      	add	r0, sp, #20
 80054f0:	1d03      	adds	r3, r0, #4
 80054f2:	aa03      	add	r2, sp, #12
 80054f4:	a904      	add	r1, sp, #16
 80054f6:	7c20      	ldrb	r0, [r4, #16]
 80054f8:	68e6      	ldr	r6, [r4, #12]
 80054fa:	6bf6      	ldr	r6, [r6, #60]	@ 0x3c
 80054fc:	47b0      	blx	r6
 80054fe:	9804      	ldr	r0, [sp, #16]
 8005500:	49cc      	ldr	r1, [pc, #816]	@ (8005834 <.text_27>)
 8005502:	4001      	ands	r1, r0
 8005504:	9104      	str	r1, [sp, #16]
 8005506:	4668      	mov	r0, sp
 8005508:	7b00      	ldrb	r0, [r0, #12]
 800550a:	1c40      	adds	r0, r0, #1
 800550c:	4669      	mov	r1, sp
 800550e:	7308      	strb	r0, [r1, #12]
 8005510:	9804      	ldr	r0, [sp, #16]
 8005512:	9005      	str	r0, [sp, #20]
 8005514:	6860      	ldr	r0, [r4, #4]
 8005516:	6800      	ldr	r0, [r0, #0]
 8005518:	0741      	lsls	r1, r0, #29
 800551a:	0fc9      	lsrs	r1, r1, #31
 800551c:	d003      	beq.n	8005526 <PE_StateMachine_UVDM+0x56>
 800551e:	6960      	ldr	r0, [r4, #20]
 8005520:	0741      	lsls	r1, r0, #29
 8005522:	0fc8      	lsrs	r0, r1, #31
 8005524:	e000      	b.n	8005528 <PE_StateMachine_UVDM+0x58>
 8005526:	2002      	movs	r0, #2
 8005528:	9002      	str	r0, [sp, #8]
 800552a:	2003      	movs	r0, #3
 800552c:	9001      	str	r0, [sp, #4]
 800552e:	4668      	mov	r0, sp
 8005530:	7b00      	ldrb	r0, [r0, #12]
 8005532:	9000      	str	r0, [sp, #0]
 8005534:	ab05      	add	r3, sp, #20
 8005536:	220f      	movs	r2, #15
 8005538:	2031      	movs	r0, #49	@ 0x31
 800553a:	5c21      	ldrb	r1, [r4, r0]
 800553c:	0020      	movs	r0, r4
 800553e:	f7fc f946 	bl	80017ce <PE_Send_DataMessage>
 8005542:	2800      	cmp	r0, #0
 8005544:	d101      	bne.n	800554a <PE_StateMachine_UVDM+0x7a>
 8005546:	2059      	movs	r0, #89	@ 0x59
 8005548:	7720      	strb	r0, [r4, #28]
 800554a:	2032      	movs	r0, #50	@ 0x32
 800554c:	5425      	strb	r5, [r4, r0]
 800554e:	b00c      	add	sp, #48	@ 0x30
 8005550:	bd70      	pop	{r4, r5, r6, pc}
	...

08005554 <.text_21>:
 8005554:	ffff9fff 	.word	0xffff9fff

08005558 <PE_Check_DataMessageVDM>:
 8005558:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800555a:	2403      	movs	r4, #3
 800555c:	2501      	movs	r5, #1
 800555e:	6801      	ldr	r1, [r0, #0]
 8005560:	6849      	ldr	r1, [r1, #4]
 8005562:	0949      	lsrs	r1, r1, #5
 8005564:	4029      	ands	r1, r5
 8005566:	d01f      	beq.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 8005568:	68c1      	ldr	r1, [r0, #12]
 800556a:	2900      	cmp	r1, #0
 800556c:	d01c      	beq.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 800556e:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8005570:	788a      	ldrb	r2, [r1, #2]
 8005572:	78cb      	ldrb	r3, [r1, #3]
 8005574:	021b      	lsls	r3, r3, #8
 8005576:	18d2      	adds	r2, r2, r3
 8005578:	790b      	ldrb	r3, [r1, #4]
 800557a:	041b      	lsls	r3, r3, #16
 800557c:	18d2      	adds	r2, r2, r3
 800557e:	7949      	ldrb	r1, [r1, #5]
 8005580:	0609      	lsls	r1, r1, #24
 8005582:	1851      	adds	r1, r2, r1
 8005584:	9100      	str	r1, [sp, #0]
 8005586:	0bca      	lsrs	r2, r1, #15
 8005588:	402a      	ands	r2, r5
 800558a:	d014      	beq.n	80055b6 <PE_Check_DataMessageVDM+0x5e>
 800558c:	2394      	movs	r3, #148	@ 0x94
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	50c1      	str	r1, [r0, r3]
 8005592:	0989      	lsrs	r1, r1, #6
 8005594:	4021      	ands	r1, r4
 8005596:	d107      	bne.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 8005598:	6801      	ldr	r1, [r0, #0]
 800559a:	6849      	ldr	r1, [r1, #4]
 800559c:	0a09      	lsrs	r1, r1, #8
 800559e:	4029      	ands	r1, r5
 80055a0:	d002      	beq.n	80055a8 <PE_Check_DataMessageVDM+0x50>
 80055a2:	f7ff f840 	bl	8004626 <PE_Receive_SVDM>
 80055a6:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80055a8:	6841      	ldr	r1, [r0, #4]
 80055aa:	6809      	ldr	r1, [r1, #0]
 80055ac:	400c      	ands	r4, r1
 80055ae:	2c02      	cmp	r4, #2
 80055b0:	d134      	bne.n	800561c <PE_Check_DataMessageVDM+0xc4>
 80055b2:	7445      	strb	r5, [r0, #17]
 80055b4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 80055b6:	8e81      	ldrh	r1, [r0, #52]	@ 0x34
 80055b8:	0449      	lsls	r1, r1, #17
 80055ba:	0f49      	lsrs	r1, r1, #29
 80055bc:	1e49      	subs	r1, r1, #1
 80055be:	4ab1      	ldr	r2, [pc, #708]	@ (8005884 <.text_29>)
 80055c0:	5481      	strb	r1, [r0, r2]
 80055c2:	0006      	movs	r6, r0
 80055c4:	2000      	movs	r0, #0
 80055c6:	e00f      	b.n	80055e8 <PE_Check_DataMessageVDM+0x90>
 80055c8:	6bb1      	ldr	r1, [r6, #56]	@ 0x38
 80055ca:	0082      	lsls	r2, r0, #2
 80055cc:	1889      	adds	r1, r1, r2
 80055ce:	798a      	ldrb	r2, [r1, #6]
 80055d0:	79cf      	ldrb	r7, [r1, #7]
 80055d2:	023f      	lsls	r7, r7, #8
 80055d4:	19d2      	adds	r2, r2, r7
 80055d6:	7a0f      	ldrb	r7, [r1, #8]
 80055d8:	043f      	lsls	r7, r7, #16
 80055da:	19d2      	adds	r2, r2, r7
 80055dc:	7a49      	ldrb	r1, [r1, #9]
 80055de:	0609      	lsls	r1, r1, #24
 80055e0:	1851      	adds	r1, r2, r1
 80055e2:	0082      	lsls	r2, r0, #2
 80055e4:	5099      	str	r1, [r3, r2]
 80055e6:	1c40      	adds	r0, r0, #1
 80055e8:	49a7      	ldr	r1, [pc, #668]	@ (8005888 <.text_30>)
 80055ea:	1873      	adds	r3, r6, r1
 80055ec:	3118      	adds	r1, #24
 80055ee:	1872      	adds	r2, r6, r1
 80055f0:	7811      	ldrb	r1, [r2, #0]
 80055f2:	4288      	cmp	r0, r1
 80055f4:	d3e8      	bcc.n	80055c8 <PE_Check_DataMessageVDM+0x70>
 80055f6:	9900      	ldr	r1, [sp, #0]
 80055f8:	68f0      	ldr	r0, [r6, #12]
 80055fa:	2800      	cmp	r0, #0
 80055fc:	d008      	beq.n	8005610 <PE_Check_DataMessageVDM+0xb8>
 80055fe:	6c07      	ldr	r7, [r0, #64]	@ 0x40
 8005600:	2f00      	cmp	r7, #0
 8005602:	d005      	beq.n	8005610 <PE_Check_DataMessageVDM+0xb8>
 8005604:	7c30      	ldrb	r0, [r6, #16]
 8005606:	47b8      	blx	r7
 8005608:	2800      	cmp	r0, #0
 800560a:	d101      	bne.n	8005610 <PE_Check_DataMessageVDM+0xb8>
 800560c:	7474      	strb	r4, [r6, #17]
 800560e:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
 8005610:	6870      	ldr	r0, [r6, #4]
 8005612:	6800      	ldr	r0, [r0, #0]
 8005614:	4004      	ands	r4, r0
 8005616:	2c02      	cmp	r4, #2
 8005618:	d100      	bne.n	800561c <PE_Check_DataMessageVDM+0xc4>
 800561a:	7475      	strb	r5, [r6, #17]
 800561c:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}
	...

08005620 <.text_23>:
 8005620:	0000801e 	.word	0x0000801e

08005624 <.text_24>:
 8005624:	fffff8ff 	.word	0xfffff8ff

08005628 <PE_SVDM_CheckIdentity>:
 8005628:	b5fc      	push	{r2, r3, r4, r5, r6, r7, lr}
 800562a:	0003      	movs	r3, r0
 800562c:	2000      	movs	r0, #0
 800562e:	4c97      	ldr	r4, [pc, #604]	@ (800588c <.text_31>)
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	58e3      	ldr	r3, [r4, r3]
 8005634:	9301      	str	r3, [sp, #4]
 8005636:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005638:	045b      	lsls	r3, r3, #17
 800563a:	0f5b      	lsrs	r3, r3, #29
 800563c:	1e5c      	subs	r4, r3, #1
 800563e:	b2e3      	uxtb	r3, r4
 8005640:	2b03      	cmp	r3, #3
 8005642:	d200      	bcs.n	8005646 <PE_SVDM_CheckIdentity+0x1e>
 8005644:	e0b5      	b.n	80057b2 <PE_SVDM_CheckIdentity+0x18a>
 8005646:	000b      	movs	r3, r1
 8005648:	7819      	ldrb	r1, [r3, #0]
 800564a:	785d      	ldrb	r5, [r3, #1]
 800564c:	022d      	lsls	r5, r5, #8
 800564e:	1949      	adds	r1, r1, r5
 8005650:	789d      	ldrb	r5, [r3, #2]
 8005652:	042d      	lsls	r5, r5, #16
 8005654:	1949      	adds	r1, r1, r5
 8005656:	78dd      	ldrb	r5, [r3, #3]
 8005658:	062d      	lsls	r5, r5, #24
 800565a:	194d      	adds	r5, r1, r5
 800565c:	6015      	str	r5, [r2, #0]
 800565e:	7919      	ldrb	r1, [r3, #4]
 8005660:	795e      	ldrb	r6, [r3, #5]
 8005662:	0236      	lsls	r6, r6, #8
 8005664:	1989      	adds	r1, r1, r6
 8005666:	799e      	ldrb	r6, [r3, #6]
 8005668:	0436      	lsls	r6, r6, #16
 800566a:	1989      	adds	r1, r1, r6
 800566c:	79de      	ldrb	r6, [r3, #7]
 800566e:	0636      	lsls	r6, r6, #24
 8005670:	1989      	adds	r1, r1, r6
 8005672:	6051      	str	r1, [r2, #4]
 8005674:	2108      	movs	r1, #8
 8005676:	7a1e      	ldrb	r6, [r3, #8]
 8005678:	7a5f      	ldrb	r7, [r3, #9]
 800567a:	023f      	lsls	r7, r7, #8
 800567c:	19f6      	adds	r6, r6, r7
 800567e:	7a9f      	ldrb	r7, [r3, #10]
 8005680:	043f      	lsls	r7, r7, #16
 8005682:	19f6      	adds	r6, r6, r7
 8005684:	7adf      	ldrb	r7, [r3, #11]
 8005686:	063f      	lsls	r7, r7, #24
 8005688:	19f6      	adds	r6, r6, r7
 800568a:	6096      	str	r6, [r2, #8]
 800568c:	1ee4      	subs	r4, r4, #3
 800568e:	2620      	movs	r6, #32
 8005690:	5d97      	ldrb	r7, [r2, r6]
 8005692:	26e0      	movs	r6, #224	@ 0xe0
 8005694:	403e      	ands	r6, r7
 8005696:	466f      	mov	r7, sp
 8005698:	703e      	strb	r6, [r7, #0]
 800569a:	466e      	mov	r6, sp
 800569c:	7836      	ldrb	r6, [r6, #0]
 800569e:	2720      	movs	r7, #32
 80056a0:	55d6      	strb	r6, [r2, r7]
 80056a2:	0626      	lsls	r6, r4, #24
 80056a4:	d022      	beq.n	80056ec <PE_SVDM_CheckIdentity+0xc4>
 80056a6:	1e66      	subs	r6, r4, #1
 80056a8:	466f      	mov	r7, sp
 80056aa:	707e      	strb	r6, [r7, #1]
 80056ac:	00ae      	lsls	r6, r5, #2
 80056ae:	0f76      	lsrs	r6, r6, #29
 80056b0:	2e05      	cmp	r6, #5
 80056b2:	d827      	bhi.n	8005704 <PE_SVDM_CheckIdentity+0xdc>
 80056b4:	a701      	add	r7, pc, #4	@ (adr r7, 80056bc <PE_SVDM_CheckIdentity+0x94>)
 80056b6:	5dbf      	ldrb	r7, [r7, r6]
 80056b8:	44bf      	add	pc, r7
 80056ba:	bf00      	nop
 80056bc:	5a060632 	.word	0x5a060632
 80056c0:	a680      	.short	0xa680
 80056c2:	210c      	movs	r1, #12
 80056c4:	466c      	mov	r4, sp
 80056c6:	7824      	ldrb	r4, [r4, #0]
 80056c8:	2608      	movs	r6, #8
 80056ca:	4326      	orrs	r6, r4
 80056cc:	2420      	movs	r4, #32
 80056ce:	5516      	strb	r6, [r2, r4]
 80056d0:	7b1c      	ldrb	r4, [r3, #12]
 80056d2:	7b5e      	ldrb	r6, [r3, #13]
 80056d4:	0236      	lsls	r6, r6, #8
 80056d6:	19a4      	adds	r4, r4, r6
 80056d8:	7b9e      	ldrb	r6, [r3, #14]
 80056da:	0436      	lsls	r6, r6, #16
 80056dc:	19a4      	adds	r4, r4, r6
 80056de:	7bde      	ldrb	r6, [r3, #15]
 80056e0:	0636      	lsls	r6, r6, #24
 80056e2:	19a4      	adds	r4, r4, r6
 80056e4:	6194      	str	r4, [r2, #24]
 80056e6:	466c      	mov	r4, sp
 80056e8:	7864      	ldrb	r4, [r4, #1]
 80056ea:	0026      	movs	r6, r4
 80056ec:	d062      	beq.n	80057b4 <PE_SVDM_CheckIdentity+0x18c>
 80056ee:	9e01      	ldr	r6, [sp, #4]
 80056f0:	8eb6      	ldrh	r6, [r6, #52]	@ 0x34
 80056f2:	0636      	lsls	r6, r6, #24
 80056f4:	0fb6      	lsrs	r6, r6, #30
 80056f6:	2e02      	cmp	r6, #2
 80056f8:	d35c      	bcc.n	80057b4 <PE_SVDM_CheckIdentity+0x18c>
 80056fa:	01ad      	lsls	r5, r5, #6
 80056fc:	0f6d      	lsrs	r5, r5, #29
 80056fe:	d059      	beq.n	80057b4 <PE_SVDM_CheckIdentity+0x18c>
 8005700:	1e6d      	subs	r5, r5, #1
 8005702:	2d02      	cmp	r5, #2
 8005704:	d855      	bhi.n	80057b2 <PE_SVDM_CheckIdentity+0x18a>
 8005706:	2520      	movs	r5, #32
 8005708:	5d55      	ldrb	r5, [r2, r5]
 800570a:	08ef      	lsrs	r7, r5, #3
 800570c:	07ff      	lsls	r7, r7, #31
 800570e:	d53b      	bpl.n	8005788 <PE_SVDM_CheckIdentity+0x160>
 8005710:	3108      	adds	r1, #8
 8005712:	1e64      	subs	r4, r4, #1
 8005714:	e039      	b.n	800578a <PE_SVDM_CheckIdentity+0x162>
 8005716:	210c      	movs	r1, #12
 8005718:	466c      	mov	r4, sp
 800571a:	7824      	ldrb	r4, [r4, #0]
 800571c:	2601      	movs	r6, #1
 800571e:	4326      	orrs	r6, r4
 8005720:	2420      	movs	r4, #32
 8005722:	5516      	strb	r6, [r2, r4]
 8005724:	7b1c      	ldrb	r4, [r3, #12]
 8005726:	7b5e      	ldrb	r6, [r3, #13]
 8005728:	0236      	lsls	r6, r6, #8
 800572a:	19a4      	adds	r4, r4, r6
 800572c:	7b9e      	ldrb	r6, [r3, #14]
 800572e:	0436      	lsls	r6, r6, #16
 8005730:	19a4      	adds	r4, r4, r6
 8005732:	7bde      	ldrb	r6, [r3, #15]
 8005734:	0636      	lsls	r6, r6, #24
 8005736:	19a4      	adds	r4, r4, r6
 8005738:	60d4      	str	r4, [r2, #12]
 800573a:	e7d4      	b.n	80056e6 <PE_SVDM_CheckIdentity+0xbe>
 800573c:	210c      	movs	r1, #12
 800573e:	466c      	mov	r4, sp
 8005740:	7824      	ldrb	r4, [r4, #0]
 8005742:	2604      	movs	r6, #4
 8005744:	4326      	orrs	r6, r4
 8005746:	2420      	movs	r4, #32
 8005748:	5516      	strb	r6, [r2, r4]
 800574a:	7b1c      	ldrb	r4, [r3, #12]
 800574c:	7b5e      	ldrb	r6, [r3, #13]
 800574e:	0236      	lsls	r6, r6, #8
 8005750:	19a4      	adds	r4, r4, r6
 8005752:	7b9e      	ldrb	r6, [r3, #14]
 8005754:	0436      	lsls	r6, r6, #16
 8005756:	19a4      	adds	r4, r4, r6
 8005758:	7bde      	ldrb	r6, [r3, #15]
 800575a:	0636      	lsls	r6, r6, #24
 800575c:	19a4      	adds	r4, r4, r6
 800575e:	6154      	str	r4, [r2, #20]
 8005760:	e7c1      	b.n	80056e6 <PE_SVDM_CheckIdentity+0xbe>
 8005762:	210c      	movs	r1, #12
 8005764:	466c      	mov	r4, sp
 8005766:	7824      	ldrb	r4, [r4, #0]
 8005768:	2602      	movs	r6, #2
 800576a:	4326      	orrs	r6, r4
 800576c:	2420      	movs	r4, #32
 800576e:	5516      	strb	r6, [r2, r4]
 8005770:	7b1c      	ldrb	r4, [r3, #12]
 8005772:	7b5e      	ldrb	r6, [r3, #13]
 8005774:	0236      	lsls	r6, r6, #8
 8005776:	19a4      	adds	r4, r4, r6
 8005778:	7b9e      	ldrb	r6, [r3, #14]
 800577a:	0436      	lsls	r6, r6, #16
 800577c:	19a4      	adds	r4, r4, r6
 800577e:	7bde      	ldrb	r6, [r3, #15]
 8005780:	0636      	lsls	r6, r6, #24
 8005782:	19a4      	adds	r4, r4, r6
 8005784:	6114      	str	r4, [r2, #16]
 8005786:	e7ae      	b.n	80056e6 <PE_SVDM_CheckIdentity+0xbe>
 8005788:	1d09      	adds	r1, r1, #4
 800578a:	b2e4      	uxtb	r4, r4
 800578c:	2c01      	cmp	r4, #1
 800578e:	d110      	bne.n	80057b2 <PE_SVDM_CheckIdentity+0x18a>
 8005790:	2410      	movs	r4, #16
 8005792:	432c      	orrs	r4, r5
 8005794:	2520      	movs	r5, #32
 8005796:	5554      	strb	r4, [r2, r5]
 8005798:	1859      	adds	r1, r3, r1
 800579a:	780b      	ldrb	r3, [r1, #0]
 800579c:	784c      	ldrb	r4, [r1, #1]
 800579e:	0224      	lsls	r4, r4, #8
 80057a0:	191b      	adds	r3, r3, r4
 80057a2:	788c      	ldrb	r4, [r1, #2]
 80057a4:	0424      	lsls	r4, r4, #16
 80057a6:	191b      	adds	r3, r3, r4
 80057a8:	78c9      	ldrb	r1, [r1, #3]
 80057aa:	0609      	lsls	r1, r1, #24
 80057ac:	1859      	adds	r1, r3, r1
 80057ae:	61d1      	str	r1, [r2, #28]
 80057b0:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}
 80057b2:	2002      	movs	r0, #2
 80057b4:	bdf6      	pop	{r1, r2, r4, r5, r6, r7, pc}

080057b6 <PE_SVDM_CheckSVIDs>:
 80057b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057b8:	4b34      	ldr	r3, [pc, #208]	@ (800588c <.text_31>)
 80057ba:	0080      	lsls	r0, r0, #2
 80057bc:	5818      	ldr	r0, [r3, r0]
 80057be:	8e80      	ldrh	r0, [r0, #52]	@ 0x34
 80057c0:	0440      	lsls	r0, r0, #17
 80057c2:	0f40      	lsrs	r0, r0, #29
 80057c4:	1e46      	subs	r6, r0, #1
 80057c6:	b2f6      	uxtb	r6, r6
 80057c8:	2000      	movs	r0, #0
 80057ca:	2500      	movs	r5, #0
 80057cc:	7610      	strb	r0, [r2, #24]
 80057ce:	7650      	strb	r0, [r2, #25]
 80057d0:	000b      	movs	r3, r1
 80057d2:	0014      	movs	r4, r2
 80057d4:	0031      	movs	r1, r6
 80057d6:	5c1a      	ldrb	r2, [r3, r0]
 80057d8:	1c5e      	adds	r6, r3, #1
 80057da:	5c36      	ldrb	r6, [r6, r0]
 80057dc:	0236      	lsls	r6, r6, #8
 80057de:	1992      	adds	r2, r2, r6
 80057e0:	7e26      	ldrb	r6, [r4, #24]
 80057e2:	0076      	lsls	r6, r6, #1
 80057e4:	53a2      	strh	r2, [r4, r6]
 80057e6:	7e26      	ldrb	r6, [r4, #24]
 80057e8:	2201      	movs	r2, #1
 80057ea:	0077      	lsls	r7, r6, #1
 80057ec:	5be7      	ldrh	r7, [r4, r7]
 80057ee:	2f00      	cmp	r7, #0
 80057f0:	d002      	beq.n	80057f8 <PE_SVDM_CheckSVIDs+0x42>
 80057f2:	1c76      	adds	r6, r6, #1
 80057f4:	7626      	strb	r6, [r4, #24]
 80057f6:	e001      	b.n	80057fc <PE_SVDM_CheckSVIDs+0x46>
 80057f8:	2501      	movs	r5, #1
 80057fa:	7662      	strb	r2, [r4, #25]
 80057fc:	1c80      	adds	r0, r0, #2
 80057fe:	b2c0      	uxtb	r0, r0
 8005800:	5c1e      	ldrb	r6, [r3, r0]
 8005802:	1c5f      	adds	r7, r3, #1
 8005804:	5c3f      	ldrb	r7, [r7, r0]
 8005806:	023f      	lsls	r7, r7, #8
 8005808:	19f6      	adds	r6, r6, r7
 800580a:	7e27      	ldrb	r7, [r4, #24]
 800580c:	007f      	lsls	r7, r7, #1
 800580e:	53e6      	strh	r6, [r4, r7]
 8005810:	7e26      	ldrb	r6, [r4, #24]
 8005812:	0077      	lsls	r7, r6, #1
 8005814:	5be7      	ldrh	r7, [r4, r7]
 8005816:	2f00      	cmp	r7, #0
 8005818:	d002      	beq.n	8005820 <PE_SVDM_CheckSVIDs+0x6a>
 800581a:	1c76      	adds	r6, r6, #1
 800581c:	7626      	strb	r6, [r4, #24]
 800581e:	e001      	b.n	8005824 <PE_SVDM_CheckSVIDs+0x6e>
 8005820:	2501      	movs	r5, #1
 8005822:	7662      	strb	r2, [r4, #25]
 8005824:	1c80      	adds	r0, r0, #2
 8005826:	b2c0      	uxtb	r0, r0
 8005828:	008a      	lsls	r2, r1, #2
 800582a:	4290      	cmp	r0, r2
 800582c:	d201      	bcs.n	8005832 <PE_SVDM_CheckSVIDs+0x7c>
 800582e:	002a      	movs	r2, r5
 8005830:	d0d1      	beq.n	80057d6 <PE_SVDM_CheckSVIDs+0x20>
 8005832:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005834 <.text_27>:
 8005834:	ffff7fff 	.word	0xffff7fff

08005838 <PE_SVDM_CheckModes>:
 8005838:	b530      	push	{r4, r5, lr}
 800583a:	4c14      	ldr	r4, [pc, #80]	@ (800588c <.text_31>)
 800583c:	0080      	lsls	r0, r0, #2
 800583e:	5820      	ldr	r0, [r4, r0]
 8005840:	8e80      	ldrh	r0, [r0, #52]	@ 0x34
 8005842:	0440      	lsls	r0, r0, #17
 8005844:	0f40      	lsrs	r0, r0, #29
 8005846:	1e40      	subs	r0, r0, #1
 8005848:	b2c0      	uxtb	r0, r0
 800584a:	2400      	movs	r4, #0
 800584c:	8399      	strh	r1, [r3, #28]
 800584e:	601c      	str	r4, [r3, #0]
 8005850:	5d11      	ldrb	r1, [r2, r4]
 8005852:	1915      	adds	r5, r2, r4
 8005854:	786d      	ldrb	r5, [r5, #1]
 8005856:	022d      	lsls	r5, r5, #8
 8005858:	1949      	adds	r1, r1, r5
 800585a:	1915      	adds	r5, r2, r4
 800585c:	78ad      	ldrb	r5, [r5, #2]
 800585e:	042d      	lsls	r5, r5, #16
 8005860:	1949      	adds	r1, r1, r5
 8005862:	1915      	adds	r5, r2, r4
 8005864:	78ed      	ldrb	r5, [r5, #3]
 8005866:	062d      	lsls	r5, r5, #24
 8005868:	1949      	adds	r1, r1, r5
 800586a:	681d      	ldr	r5, [r3, #0]
 800586c:	00ad      	lsls	r5, r5, #2
 800586e:	195d      	adds	r5, r3, r5
 8005870:	6069      	str	r1, [r5, #4]
 8005872:	6819      	ldr	r1, [r3, #0]
 8005874:	1c49      	adds	r1, r1, #1
 8005876:	6019      	str	r1, [r3, #0]
 8005878:	1d24      	adds	r4, r4, #4
 800587a:	b2e4      	uxtb	r4, r4
 800587c:	0081      	lsls	r1, r0, #2
 800587e:	428c      	cmp	r4, r1
 8005880:	d3e6      	bcc.n	8005850 <PE_SVDM_CheckModes+0x18>
 8005882:	bd30      	pop	{r4, r5, pc}

08005884 <.text_29>:
 8005884:	000004ac 	.word	0x000004ac

08005888 <.text_30>:
 8005888:	00000494 	.word	0x00000494

0800588c <.text_31>:
 800588c:	2000027c 	.word	0x2000027c

08005890 <USBPD_PRL_TimerCounter>:
 8005890:	4954      	ldr	r1, [pc, #336]	@ (80059e4 <.text_15>)
 8005892:	0080      	lsls	r0, r0, #2
 8005894:	1808      	adds	r0, r1, r0
 8005896:	6801      	ldr	r1, [r0, #0]
 8005898:	790a      	ldrb	r2, [r1, #4]
 800589a:	2a00      	cmp	r2, #0
 800589c:	d002      	beq.n	80058a4 <USBPD_PRL_TimerCounter+0x14>
 800589e:	790a      	ldrb	r2, [r1, #4]
 80058a0:	1e52      	subs	r2, r2, #1
 80058a2:	710a      	strb	r2, [r1, #4]
 80058a4:	6800      	ldr	r0, [r0, #0]
 80058a6:	7841      	ldrb	r1, [r0, #1]
 80058a8:	2900      	cmp	r1, #0
 80058aa:	d001      	beq.n	80058b0 <USBPD_PRL_TimerCounter+0x20>
 80058ac:	1e49      	subs	r1, r1, #1
 80058ae:	7041      	strb	r1, [r0, #1]
 80058b0:	4770      	bx	lr
	...

080058b4 <USBPD_PRL_Init>:
 80058b4:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 80058b6:	b081      	sub	sp, #4
 80058b8:	0014      	movs	r4, r2
 80058ba:	001d      	movs	r5, r3
 80058bc:	2616      	movs	r6, #22
 80058be:	209c      	movs	r0, #156	@ 0x9c
 80058c0:	0040      	lsls	r0, r0, #1
 80058c2:	f019 f92b 	bl	801eb1c <malloc>
 80058c6:	0007      	movs	r7, r0
 80058c8:	d01e      	beq.n	8005908 <USBPD_PRL_Init+0x54>
 80058ca:	9e02      	ldr	r6, [sp, #8]
 80058cc:	219c      	movs	r1, #156	@ 0x9c
 80058ce:	0049      	lsls	r1, r1, #1
 80058d0:	f019 fa31 	bl	801ed36 <__aeabi_memclr>
 80058d4:	220f      	movs	r2, #15
 80058d6:	2103      	movs	r1, #3
 80058d8:	1db8      	adds	r0, r7, #6
 80058da:	f019 fa25 	bl	801ed28 <__aeabi_memset>
 80058de:	4841      	ldr	r0, [pc, #260]	@ (80059e4 <.text_15>)
 80058e0:	4669      	mov	r1, sp
 80058e2:	7909      	ldrb	r1, [r1, #4]
 80058e4:	0089      	lsls	r1, r1, #2
 80058e6:	5047      	str	r7, [r0, r1]
 80058e8:	62bc      	str	r4, [r7, #40]	@ 0x28
 80058ea:	62fd      	str	r5, [r7, #44]	@ 0x2c
 80058ec:	2001      	movs	r0, #1
 80058ee:	9000      	str	r0, [sp, #0]
 80058f0:	6870      	ldr	r0, [r6, #4]
 80058f2:	0743      	lsls	r3, r0, #29
 80058f4:	0fdb      	lsrs	r3, r3, #31
 80058f6:	003a      	movs	r2, r7
 80058f8:	3230      	adds	r2, #48	@ 0x30
 80058fa:	bf00      	nop
 80058fc:	a103      	add	r1, pc, #12	@ (adr r1, 800590c <USBPD_PRL_Init::PRL_PhyCallbacks>)
 80058fe:	4668      	mov	r0, sp
 8005900:	7900      	ldrb	r0, [r0, #4]
 8005902:	f010 fafd 	bl	8015f00 <USBPD_PHY_Init>
 8005906:	0006      	movs	r6, r0
 8005908:	0030      	movs	r0, r6
 800590a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800590c <USBPD_PRL_Init::PRL_PhyCallbacks>:
 800590c:	5f45 0800 629d 0800 62f7 0800 6311 0800     E_...b...b...c..
 800591c:	6319 0800 5a05 0800                         .c...Z..

08005924 <USBPD_PRL_GetMemoryConsumption>:
 8005924:	20ea      	movs	r0, #234	@ 0xea
 8005926:	0080      	lsls	r0, r0, #2
 8005928:	4770      	bx	lr

0800592a <USBPD_PRL_SetHeader>:
 800592a:	b530      	push	{r4, r5, lr}
 800592c:	4c2d      	ldr	r4, [pc, #180]	@ (80059e4 <.text_15>)
 800592e:	0080      	lsls	r0, r0, #2
 8005930:	5820      	ldr	r0, [r4, r0]
 8005932:	8a44      	ldrh	r4, [r0, #18]
 8005934:	4d2c      	ldr	r5, [pc, #176]	@ (80059e8 <.text_16>)
 8005936:	4025      	ands	r5, r4
 8005938:	0209      	lsls	r1, r1, #8
 800593a:	2480      	movs	r4, #128	@ 0x80
 800593c:	0064      	lsls	r4, r4, #1
 800593e:	4021      	ands	r1, r4
 8005940:	4329      	orrs	r1, r5
 8005942:	8241      	strh	r1, [r0, #18]
 8005944:	4c29      	ldr	r4, [pc, #164]	@ (80059ec <.text_17>)
 8005946:	400c      	ands	r4, r1
 8005948:	0151      	lsls	r1, r2, #5
 800594a:	2220      	movs	r2, #32
 800594c:	4011      	ands	r1, r2
 800594e:	4321      	orrs	r1, r4
 8005950:	8241      	strh	r1, [r0, #18]
 8005952:	4a27      	ldr	r2, [pc, #156]	@ (80059f0 <.text_18>)
 8005954:	400a      	ands	r2, r1
 8005956:	0199      	lsls	r1, r3, #6
 8005958:	23c0      	movs	r3, #192	@ 0xc0
 800595a:	400b      	ands	r3, r1
 800595c:	4313      	orrs	r3, r2
 800595e:	8243      	strh	r3, [r0, #18]
 8005960:	bd30      	pop	{r4, r5, pc}

08005962 <USBPD_PRL_SetHeaderPowerRole>:
 8005962:	4a20      	ldr	r2, [pc, #128]	@ (80059e4 <.text_15>)
 8005964:	0080      	lsls	r0, r0, #2
 8005966:	5810      	ldr	r0, [r2, r0]
 8005968:	8a42      	ldrh	r2, [r0, #18]
 800596a:	4b1f      	ldr	r3, [pc, #124]	@ (80059e8 <.text_16>)
 800596c:	4013      	ands	r3, r2
 800596e:	0209      	lsls	r1, r1, #8
 8005970:	2280      	movs	r2, #128	@ 0x80
 8005972:	0052      	lsls	r2, r2, #1
 8005974:	e007      	b.n	8005986 <.text_10>

08005976 <USBPD_PRL_SetHeaderDataRole>:
 8005976:	4a1b      	ldr	r2, [pc, #108]	@ (80059e4 <.text_15>)
 8005978:	0080      	lsls	r0, r0, #2
 800597a:	5810      	ldr	r0, [r2, r0]
 800597c:	8a42      	ldrh	r2, [r0, #18]
 800597e:	4b1b      	ldr	r3, [pc, #108]	@ (80059ec <.text_17>)
 8005980:	4013      	ands	r3, r2
 8005982:	0149      	lsls	r1, r1, #5
 8005984:	2220      	movs	r2, #32

08005986 <.text_10>:
 8005986:	4011      	ands	r1, r2
 8005988:	4319      	orrs	r1, r3
 800598a:	8241      	strh	r1, [r0, #18]
 800598c:	4770      	bx	lr

0800598e <USBPD_PRL_SetHeaderSpecification>:
 800598e:	4a15      	ldr	r2, [pc, #84]	@ (80059e4 <.text_15>)
 8005990:	0080      	lsls	r0, r0, #2
 8005992:	5810      	ldr	r0, [r2, r0]
 8005994:	8a42      	ldrh	r2, [r0, #18]
 8005996:	4b16      	ldr	r3, [pc, #88]	@ (80059f0 <.text_18>)
 8005998:	4013      	ands	r3, r2
 800599a:	0189      	lsls	r1, r1, #6
 800599c:	22c0      	movs	r2, #192	@ 0xc0
 800599e:	400a      	ands	r2, r1
 80059a0:	431a      	orrs	r2, r3
 80059a2:	8242      	strh	r2, [r0, #18]
 80059a4:	4770      	bx	lr

080059a6 <USBPD_PRL_CBL_SetHeaderSpecification>:
 80059a6:	4a0f      	ldr	r2, [pc, #60]	@ (80059e4 <.text_15>)
 80059a8:	0080      	lsls	r0, r0, #2
 80059aa:	5810      	ldr	r0, [r2, r0]
 80059ac:	018a      	lsls	r2, r1, #6
 80059ae:	21c0      	movs	r1, #192	@ 0xc0
 80059b0:	4011      	ands	r1, r2
 80059b2:	4a0f      	ldr	r2, [pc, #60]	@ (80059f0 <.text_18>)
 80059b4:	8a83      	ldrh	r3, [r0, #20]
 80059b6:	4013      	ands	r3, r2
 80059b8:	430b      	orrs	r3, r1
 80059ba:	8283      	strh	r3, [r0, #20]
 80059bc:	8ac3      	ldrh	r3, [r0, #22]
 80059be:	401a      	ands	r2, r3
 80059c0:	4311      	orrs	r1, r2
 80059c2:	82c1      	strh	r1, [r0, #22]
 80059c4:	4770      	bx	lr

080059c6 <USBPD_PRL_SRCSetSinkNG>:
 80059c6:	b580      	push	{r7, lr}
 80059c8:	f010 fb8f 	bl	80160ea <USBPD_PHY_SetResistor_SinkTxNG>
 80059cc:	bd01      	pop	{r0, pc}

080059ce <USBPD_PRL_SRCReleaseSinkNG>:
 80059ce:	b510      	push	{r4, lr}
 80059d0:	0004      	movs	r4, r0
 80059d2:	f010 fb99 	bl	8016108 <USBPD_PHY_SetResistor_SinkTxOK>
 80059d6:	2000      	movs	r0, #0
 80059d8:	4902      	ldr	r1, [pc, #8]	@ (80059e4 <.text_15>)
 80059da:	00a2      	lsls	r2, r4, #2
 80059dc:	5889      	ldr	r1, [r1, r2]
 80059de:	7148      	strb	r0, [r1, #5]
 80059e0:	bd10      	pop	{r4, pc}
	...

080059e4 <.text_15>:
 80059e4:	20000288 	.word	0x20000288

080059e8 <.text_16>:
 80059e8:	0000feff 	.word	0x0000feff

080059ec <.text_17>:
 80059ec:	0000ffdf 	.word	0x0000ffdf

080059f0 <.text_18>:
 80059f0:	0000ff3f 	.word	0x0000ff3f

080059f4 <USBPD_PRL_IsResistor_SinkTxOK>:
 80059f4:	b580      	push	{r7, lr}
 80059f6:	f010 fbad 	bl	8016154 <USBPD_PHY_IsResistor_SinkTxOk>
 80059fa:	bd02      	pop	{r1, pc}

080059fc <USBPD_PRL_FastRoleSwapSignalling>:
 80059fc:	b580      	push	{r7, lr}
 80059fe:	f010 fbb9 	bl	8016174 <USBPD_PHY_FastRoleSwapSignalling>
 8005a02:	bd01      	pop	{r0, pc}

08005a04 <PRL_FastRoleSwapReception>:
 8005a04:	b580      	push	{r7, lr}
 8005a06:	f7fb fa4d 	bl	8000ea4 <PE_PRL_FastRoleSwapReception>
 8005a0a:	bd01      	pop	{r0, pc}

08005a0c <USBPD_PRL_SOPCapability>:
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	f010 fb8b 	bl	8016128 <USBPD_PHY_SOPSupported>
 8005a12:	bd01      	pop	{r0, pc}

08005a14 <USBPD_PRL_SendMessage>:
 8005a14:	b5f5      	push	{r0, r2, r4, r5, r6, r7, lr}
 8005a16:	b087      	sub	sp, #28
 8005a18:	2503      	movs	r5, #3
 8005a1a:	4668      	mov	r0, sp
 8005a1c:	7f00      	ldrb	r0, [r0, #28]
 8005a1e:	9005      	str	r0, [sp, #20]
 8005a20:	48ca      	ldr	r0, [pc, #808]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005a22:	9a05      	ldr	r2, [sp, #20]
 8005a24:	0092      	lsls	r2, r2, #2
 8005a26:	1880      	adds	r0, r0, r2
 8005a28:	9000      	str	r0, [sp, #0]
 8005a2a:	6800      	ldr	r0, [r0, #0]
 8005a2c:	0004      	movs	r4, r0
 8005a2e:	7962      	ldrb	r2, [r4, #5]
 8005a30:	2a00      	cmp	r2, #0
 8005a32:	d004      	beq.n	8005a3e <USBPD_PRL_SendMessage+0x2a>
 8005a34:	7a62      	ldrb	r2, [r4, #9]
 8005a36:	2a00      	cmp	r2, #0
 8005a38:	d101      	bne.n	8005a3e <USBPD_PRL_SendMessage+0x2a>
 8005a3a:	220f      	movs	r2, #15
 8005a3c:	7142      	strb	r2, [r0, #5]
 8005a3e:	466a      	mov	r2, sp
 8005a40:	7111      	strb	r1, [r2, #4]
 8005a42:	4669      	mov	r1, sp
 8005a44:	7909      	ldrb	r1, [r1, #4]
 8005a46:	9104      	str	r1, [sp, #16]
 8005a48:	1861      	adds	r1, r4, r1
 8005a4a:	9a05      	ldr	r2, [sp, #20]
 8005a4c:	0052      	lsls	r2, r2, #1
 8005a4e:	1c52      	adds	r2, r2, #1
 8005a50:	466e      	mov	r6, sp
 8005a52:	7172      	strb	r2, [r6, #5]
 8005a54:	9a04      	ldr	r2, [sp, #16]
 8005a56:	0052      	lsls	r2, r2, #1
 8005a58:	9203      	str	r2, [sp, #12]
 8005a5a:	2600      	movs	r6, #0
 8005a5c:	9302      	str	r3, [sp, #8]
 8005a5e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005a60:	7963      	ldrb	r3, [r4, #5]
 8005a62:	2b10      	cmp	r3, #16
 8005a64:	d900      	bls.n	8005a68 <USBPD_PRL_SendMessage+0x54>
 8005a66:	e1f6      	b.n	8005e56 <USBPD_PRL_SendMessage+0x442>
 8005a68:	a701      	add	r7, pc, #4	@ (adr r7, 8005a70 <USBPD_PRL_SendMessage+0x5c>)
 8005a6a:	005b      	lsls	r3, r3, #1
 8005a6c:	5aff      	ldrh	r7, [r7, r3]
 8005a6e:	44bf      	add	pc, r7
 8005a70:	00480020 	.word	0x00480020
 8005a74:	03e4005e 	.word	0x03e4005e
 8005a78:	00a8006a 	.word	0x00a8006a
 8005a7c:	015a0086 	.word	0x015a0086
 8005a80:	03e403e4 	.word	0x03e403e4
 8005a84:	030802de 	.word	0x030802de
 8005a88:	03560334 	.word	0x03560334
 8005a8c:	03de03e4 	.word	0x03de03e4
 8005a90:	03a6      	.short	0x03a6
 8005a92:	f3ef 8710 	mrs	r7, PRIMASK
 8005a96:	b672      	cpsid	i
 8005a98:	4668      	mov	r0, sp
 8005a9a:	7f00      	ldrb	r0, [r0, #28]
 8005a9c:	f7fb f8b4 	bl	8000c08 <PE_PRL_Control_RxEvent>
 8005aa0:	2800      	cmp	r0, #0
 8005aa2:	d105      	bne.n	8005ab0 <USBPD_PRL_SendMessage+0x9c>
 8005aa4:	7aa0      	ldrb	r0, [r4, #10]
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d102      	bne.n	8005ab0 <USBPD_PRL_SendMessage+0x9c>
 8005aaa:	20ff      	movs	r0, #255	@ 0xff
 8005aac:	7260      	strb	r0, [r4, #9]
 8005aae:	e000      	b.n	8005ab2 <USBPD_PRL_SendMessage+0x9e>
 8005ab0:	7266      	strb	r6, [r4, #9]
 8005ab2:	f387 8810 	msr	PRIMASK, r7
 8005ab6:	2006      	movs	r0, #6
 8005ab8:	e1a0      	b.n	8005dfc <USBPD_PRL_SendMessage+0x3e8>
 8005aba:	4668      	mov	r0, sp
 8005abc:	7f00      	ldrb	r0, [r0, #28]
 8005abe:	f010 fb14 	bl	80160ea <USBPD_PHY_SetResistor_SinkTxNG>
 8005ac2:	2002      	movs	r0, #2
 8005ac4:	9900      	ldr	r1, [sp, #0]
 8005ac6:	6809      	ldr	r1, [r1, #0]
 8005ac8:	7148      	strb	r0, [r1, #5]
 8005aca:	2013      	movs	r0, #19
 8005acc:	7060      	strb	r0, [r4, #1]
 8005ace:	e1c4      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005ad0:	2a01      	cmp	r2, #1
 8005ad2:	d10f      	bne.n	8005af4 <USBPD_PRL_SendMessage+0xe0>
 8005ad4:	7861      	ldrb	r1, [r4, #1]
 8005ad6:	2900      	cmp	r1, #0
 8005ad8:	d10a      	bne.n	8005af0 <USBPD_PRL_SendMessage+0xdc>
 8005ada:	e01c      	b.n	8005b16 <USBPD_PRL_SendMessage+0x102>
 8005adc:	2a02      	cmp	r2, #2
 8005ade:	d109      	bne.n	8005af4 <USBPD_PRL_SendMessage+0xe0>
 8005ae0:	4668      	mov	r0, sp
 8005ae2:	7f00      	ldrb	r0, [r0, #28]
 8005ae4:	f010 fb36 	bl	8016154 <USBPD_PHY_IsResistor_SinkTxOk>
 8005ae8:	2801      	cmp	r0, #1
 8005aea:	d101      	bne.n	8005af0 <USBPD_PRL_SendMessage+0xdc>
 8005aec:	2005      	movs	r0, #5
 8005aee:	e185      	b.n	8005dfc <USBPD_PRL_SendMessage+0x3e8>
 8005af0:	2509      	movs	r5, #9
 8005af2:	e1b2      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005af4:	2106      	movs	r1, #6
 8005af6:	e154      	b.n	8005da2 <USBPD_PRL_SendMessage+0x38e>
 8005af8:	9903      	ldr	r1, [sp, #12]
 8005afa:	1861      	adds	r1, r4, r1
 8005afc:	8a49      	ldrh	r1, [r1, #18]
 8005afe:	0609      	lsls	r1, r1, #24
 8005b00:	0f89      	lsrs	r1, r1, #30
 8005b02:	2902      	cmp	r1, #2
 8005b04:	d107      	bne.n	8005b16 <USBPD_PRL_SendMessage+0x102>
 8005b06:	2a01      	cmp	r2, #1
 8005b08:	d101      	bne.n	8005b0e <USBPD_PRL_SendMessage+0xfa>
 8005b0a:	7142      	strb	r2, [r0, #5]
 8005b0c:	e1a5      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005b0e:	2a02      	cmp	r2, #2
 8005b10:	d101      	bne.n	8005b16 <USBPD_PRL_SendMessage+0x102>
 8005b12:	2104      	movs	r1, #4
 8005b14:	e145      	b.n	8005da2 <USBPD_PRL_SendMessage+0x38e>
 8005b16:	2105      	movs	r1, #5
 8005b18:	e143      	b.n	8005da2 <USBPD_PRL_SendMessage+0x38e>
 8005b1a:	9803      	ldr	r0, [sp, #12]
 8005b1c:	1820      	adds	r0, r4, r0
 8005b1e:	8a43      	ldrh	r3, [r0, #18]
 8005b20:	4acf      	ldr	r2, [pc, #828]	@ (8005e60 <.text_24>)
 8005b22:	401a      	ands	r2, r3
 8005b24:	ab08      	add	r3, sp, #32
 8005b26:	781b      	ldrb	r3, [r3, #0]
 8005b28:	06db      	lsls	r3, r3, #27
 8005b2a:	0edb      	lsrs	r3, r3, #27
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	8243      	strh	r3, [r0, #18]
 8005b30:	045a      	lsls	r2, r3, #17
 8005b32:	0c52      	lsrs	r2, r2, #17
 8005b34:	ab08      	add	r3, sp, #32
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	09db      	lsrs	r3, r3, #7
 8005b3a:	03db      	lsls	r3, r3, #15
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	8243      	strh	r3, [r0, #18]
 8005b40:	70a6      	strb	r6, [r4, #2]
 8005b42:	8a43      	ldrh	r3, [r0, #18]
 8005b44:	0bda      	lsrs	r2, r3, #15
 8005b46:	d023      	beq.n	8005b90 <USBPD_PRL_SendMessage+0x17c>
 8005b48:	9a02      	ldr	r2, [sp, #8]
 8005b4a:	7892      	ldrb	r2, [r2, #2]
 8005b4c:	9b02      	ldr	r3, [sp, #8]
 8005b4e:	78db      	ldrb	r3, [r3, #3]
 8005b50:	021b      	lsls	r3, r3, #8
 8005b52:	18d2      	adds	r2, r2, r3
 8005b54:	83a2      	strh	r2, [r4, #28]
 8005b56:	8ba2      	ldrh	r2, [r4, #28]
 8005b58:	0a93      	lsrs	r3, r2, #10
 8005b5a:	07db      	lsls	r3, r3, #31
 8005b5c:	d40f      	bmi.n	8005b7e <USBPD_PRL_SendMessage+0x16a>
 8005b5e:	0ad2      	lsrs	r2, r2, #11
 8005b60:	0712      	lsls	r2, r2, #28
 8005b62:	d122      	bne.n	8005baa <USBPD_PRL_SendMessage+0x196>
 8005b64:	466a      	mov	r2, sp
 8005b66:	8f12      	ldrh	r2, [r2, #56]	@ 0x38
 8005b68:	1f12      	subs	r2, r2, #4
 8005b6a:	8462      	strh	r2, [r4, #34]	@ 0x22
 8005b6c:	05d2      	lsls	r2, r2, #23
 8005b6e:	0dd2      	lsrs	r2, r2, #23
 8005b70:	8ba3      	ldrh	r3, [r4, #28]
 8005b72:	27fe      	movs	r7, #254	@ 0xfe
 8005b74:	023f      	lsls	r7, r7, #8
 8005b76:	401f      	ands	r7, r3
 8005b78:	433a      	orrs	r2, r7
 8005b7a:	83a2      	strh	r2, [r4, #28]
 8005b7c:	e015      	b.n	8005baa <USBPD_PRL_SendMessage+0x196>
 8005b7e:	8466      	strh	r6, [r4, #34]	@ 0x22
 8005b80:	8a42      	ldrh	r2, [r0, #18]
 8005b82:	4bb8      	ldr	r3, [pc, #736]	@ (8005e64 <.text_25>)
 8005b84:	4013      	ands	r3, r2
 8005b86:	2280      	movs	r2, #128	@ 0x80
 8005b88:	0152      	lsls	r2, r2, #5
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	8242      	strh	r2, [r0, #18]
 8005b8e:	e00c      	b.n	8005baa <USBPD_PRL_SendMessage+0x196>
 8005b90:	4ab4      	ldr	r2, [pc, #720]	@ (8005e64 <.text_25>)
 8005b92:	401a      	ands	r2, r3
 8005b94:	466b      	mov	r3, sp
 8005b96:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8005b98:	1e9b      	subs	r3, r3, #2
 8005b9a:	089b      	lsrs	r3, r3, #2
 8005b9c:	031b      	lsls	r3, r3, #12
 8005b9e:	27e0      	movs	r7, #224	@ 0xe0
 8005ba0:	01ff      	lsls	r7, r7, #7
 8005ba2:	401f      	ands	r7, r3
 8005ba4:	4317      	orrs	r7, r2
 8005ba6:	8247      	strh	r7, [r0, #18]
 8005ba8:	8466      	strh	r6, [r4, #34]	@ 0x22
 8005baa:	aa08      	add	r2, sp, #32
 8005bac:	7812      	ldrb	r2, [r2, #0]
 8005bae:	2a0d      	cmp	r2, #13
 8005bb0:	d10a      	bne.n	8005bc8 <USBPD_PRL_SendMessage+0x1b4>
 8005bb2:	8a40      	ldrh	r0, [r0, #18]
 8005bb4:	22f0      	movs	r2, #240	@ 0xf0
 8005bb6:	0212      	lsls	r2, r2, #8
 8005bb8:	4002      	ands	r2, r0
 8005bba:	d105      	bne.n	8005bc8 <USBPD_PRL_SendMessage+0x1b4>
 8005bbc:	72ce      	strb	r6, [r1, #11]
 8005bbe:	220f      	movs	r2, #15
 8005bc0:	2103      	movs	r1, #3
 8005bc2:	1da0      	adds	r0, r4, #6
 8005bc4:	f019 f8b0 	bl	801ed28 <__aeabi_memset>
 8005bc8:	2007      	movs	r0, #7
 8005bca:	e117      	b.n	8005dfc <USBPD_PRL_SendMessage+0x3e8>
 8005bcc:	4669      	mov	r1, sp
 8005bce:	8f0c      	ldrh	r4, [r1, #56]	@ 0x38
 8005bd0:	9903      	ldr	r1, [sp, #12]
 8005bd2:	1841      	adds	r1, r0, r1
 8005bd4:	4a5d      	ldr	r2, [pc, #372]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005bd6:	466b      	mov	r3, sp
 8005bd8:	7f1b      	ldrb	r3, [r3, #28]
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	58d2      	ldr	r2, [r2, r3]
 8005bde:	466b      	mov	r3, sp
 8005be0:	791b      	ldrb	r3, [r3, #4]
 8005be2:	005b      	lsls	r3, r3, #1
 8005be4:	18d2      	adds	r2, r2, r3
 8005be6:	8a52      	ldrh	r2, [r2, #18]
 8005be8:	0bd3      	lsrs	r3, r2, #15
 8005bea:	d074      	beq.n	8005cd6 <USBPD_PRL_SendMessage+0x2c2>
 8005bec:	8b83      	ldrh	r3, [r0, #28]
 8005bee:	0a9b      	lsrs	r3, r3, #10
 8005bf0:	07db      	lsls	r3, r3, #31
 8005bf2:	d465      	bmi.n	8005cc0 <USBPD_PRL_SendMessage+0x2ac>
 8005bf4:	4b55      	ldr	r3, [pc, #340]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005bf6:	466f      	mov	r7, sp
 8005bf8:	7f3f      	ldrb	r7, [r7, #28]
 8005bfa:	00bf      	lsls	r7, r7, #2
 8005bfc:	59db      	ldr	r3, [r3, r7]
 8005bfe:	8b9b      	ldrh	r3, [r3, #28]
 8005c00:	8c47      	ldrh	r7, [r0, #34]	@ 0x22
 8005c02:	2f1b      	cmp	r7, #27
 8005c04:	d30a      	bcc.n	8005c1c <USBPD_PRL_SendMessage+0x208>
 8005c06:	0bdf      	lsrs	r7, r3, #15
 8005c08:	d008      	beq.n	8005c1c <USBPD_PRL_SendMessage+0x208>
 8005c0a:	23e0      	movs	r3, #224	@ 0xe0
 8005c0c:	01db      	lsls	r3, r3, #7
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	824b      	strh	r3, [r1, #18]
 8005c12:	8c41      	ldrh	r1, [r0, #34]	@ 0x22
 8005c14:	391a      	subs	r1, #26
 8005c16:	8441      	strh	r1, [r0, #34]	@ 0x22
 8005c18:	241e      	movs	r4, #30
 8005c1a:	e051      	b.n	8005cc0 <USBPD_PRL_SendMessage+0x2ac>
 8005c1c:	0ada      	lsrs	r2, r3, #11
 8005c1e:	0712      	lsls	r2, r2, #28
 8005c20:	d107      	bne.n	8005c32 <USBPD_PRL_SendMessage+0x21e>
 8005c22:	22fe      	movs	r2, #254	@ 0xfe
 8005c24:	0212      	lsls	r2, r2, #8
 8005c26:	401a      	ands	r2, r3
 8005c28:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c2a:	05db      	lsls	r3, r3, #23
 8005c2c:	0ddb      	lsrs	r3, r3, #23
 8005c2e:	4313      	orrs	r3, r2
 8005c30:	8383      	strh	r3, [r0, #28]
 8005c32:	8a4b      	ldrh	r3, [r1, #18]
 8005c34:	4a8b      	ldr	r2, [pc, #556]	@ (8005e64 <.text_25>)
 8005c36:	401a      	ands	r2, r3
 8005c38:	824a      	strh	r2, [r1, #18]
 8005c3a:	8b83      	ldrh	r3, [r0, #28]
 8005c3c:	0bdb      	lsrs	r3, r3, #15
 8005c3e:	d03c      	beq.n	8005cba <USBPD_PRL_SendMessage+0x2a6>
 8005c40:	8c43      	ldrh	r3, [r0, #34]	@ 0x22
 8005c42:	1c9b      	adds	r3, r3, #2
 8005c44:	089b      	lsrs	r3, r3, #2
 8005c46:	031b      	lsls	r3, r3, #12
 8005c48:	24e0      	movs	r4, #224	@ 0xe0
 8005c4a:	01e4      	lsls	r4, r4, #7
 8005c4c:	401c      	ands	r4, r3
 8005c4e:	4314      	orrs	r4, r2
 8005c50:	824c      	strh	r4, [r1, #18]
 8005c52:	8c40      	ldrh	r0, [r0, #34]	@ 0x22
 8005c54:	1c80      	adds	r0, r0, #2
 8005c56:	0781      	lsls	r1, r0, #30
 8005c58:	0f89      	lsrs	r1, r1, #30
 8005c5a:	d025      	beq.n	8005ca8 <USBPD_PRL_SendMessage+0x294>
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	483b      	ldr	r0, [pc, #236]	@ (8005d4c <USBPD_PRL_SendMessage+0x338>)
 8005c60:	9b05      	ldr	r3, [sp, #20]
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	18c0      	adds	r0, r0, r3
 8005c66:	9000      	str	r0, [sp, #0]
 8005c68:	9802      	ldr	r0, [sp, #8]
 8005c6a:	9102      	str	r1, [sp, #8]
 8005c6c:	e004      	b.n	8005c78 <USBPD_PRL_SendMessage+0x264>
 8005c6e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8005c70:	1859      	adds	r1, r3, r1
 8005c72:	1841      	adds	r1, r0, r1
 8005c74:	710e      	strb	r6, [r1, #4]
 8005c76:	1c52      	adds	r2, r2, #1
 8005c78:	9900      	ldr	r1, [sp, #0]
 8005c7a:	680b      	ldr	r3, [r1, #0]
 8005c7c:	b2d1      	uxtb	r1, r2
 8005c7e:	2404      	movs	r4, #4
 8005c80:	9f02      	ldr	r7, [sp, #8]
 8005c82:	1be4      	subs	r4, r4, r7
 8005c84:	42a1      	cmp	r1, r4
 8005c86:	d3f2      	bcc.n	8005c6e <USBPD_PRL_SendMessage+0x25a>
 8005c88:	9002      	str	r0, [sp, #8]
 8005c8a:	0018      	movs	r0, r3
 8005c8c:	3012      	adds	r0, #18
 8005c8e:	9903      	ldr	r1, [sp, #12]
 8005c90:	1840      	adds	r0, r0, r1
 8005c92:	8801      	ldrh	r1, [r0, #0]
 8005c94:	4a73      	ldr	r2, [pc, #460]	@ (8005e64 <.text_25>)
 8005c96:	400a      	ands	r2, r1
 8005c98:	0b09      	lsrs	r1, r1, #12
 8005c9a:	1c49      	adds	r1, r1, #1
 8005c9c:	0309      	lsls	r1, r1, #12
 8005c9e:	23e0      	movs	r3, #224	@ 0xe0
 8005ca0:	01db      	lsls	r3, r3, #7
 8005ca2:	400b      	ands	r3, r1
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	8003      	strh	r3, [r0, #0]
 8005ca8:	9800      	ldr	r0, [sp, #0]
 8005caa:	6800      	ldr	r0, [r0, #0]
 8005cac:	3012      	adds	r0, #18
 8005cae:	9903      	ldr	r1, [sp, #12]
 8005cb0:	5a40      	ldrh	r0, [r0, r1]
 8005cb2:	0440      	lsls	r0, r0, #17
 8005cb4:	0f40      	lsrs	r0, r0, #29
 8005cb6:	0084      	lsls	r4, r0, #2
 8005cb8:	1ca4      	adds	r4, r4, #2
 8005cba:	9800      	ldr	r0, [sp, #0]
 8005cbc:	6800      	ldr	r0, [r0, #0]
 8005cbe:	8446      	strh	r6, [r0, #34]	@ 0x22
 8005cc0:	9800      	ldr	r0, [sp, #0]
 8005cc2:	6800      	ldr	r0, [r0, #0]
 8005cc4:	8b80      	ldrh	r0, [r0, #28]
 8005cc6:	9902      	ldr	r1, [sp, #8]
 8005cc8:	7088      	strb	r0, [r1, #2]
 8005cca:	9800      	ldr	r0, [sp, #0]
 8005ccc:	6800      	ldr	r0, [r0, #0]
 8005cce:	8b80      	ldrh	r0, [r0, #28]
 8005cd0:	0a00      	lsrs	r0, r0, #8
 8005cd2:	9902      	ldr	r1, [sp, #8]
 8005cd4:	70c8      	strb	r0, [r1, #3]
 8005cd6:	9800      	ldr	r0, [sp, #0]
 8005cd8:	6802      	ldr	r2, [r0, #0]
 8005cda:	0010      	movs	r0, r2
 8005cdc:	3012      	adds	r0, #18
 8005cde:	9903      	ldr	r1, [sp, #12]
 8005ce0:	1840      	adds	r0, r0, r1
 8005ce2:	8803      	ldrh	r3, [r0, #0]
 8005ce4:	498c      	ldr	r1, [pc, #560]	@ (8005f18 <.text_30>)
 8005ce6:	4019      	ands	r1, r3
 8005ce8:	320b      	adds	r2, #11
 8005cea:	9b04      	ldr	r3, [sp, #16]
 8005cec:	5cd2      	ldrb	r2, [r2, r3]
 8005cee:	0253      	lsls	r3, r2, #9
 8005cf0:	22e0      	movs	r2, #224	@ 0xe0
 8005cf2:	0112      	lsls	r2, r2, #4
 8005cf4:	401a      	ands	r2, r3
 8005cf6:	430a      	orrs	r2, r1
 8005cf8:	8002      	strh	r2, [r0, #0]
 8005cfa:	9802      	ldr	r0, [sp, #8]
 8005cfc:	7002      	strb	r2, [r0, #0]
 8005cfe:	9800      	ldr	r0, [sp, #0]
 8005d00:	6800      	ldr	r0, [r0, #0]
 8005d02:	3012      	adds	r0, #18
 8005d04:	9903      	ldr	r1, [sp, #12]
 8005d06:	5a40      	ldrh	r0, [r0, r1]
 8005d08:	0a00      	lsrs	r0, r0, #8
 8005d0a:	9902      	ldr	r1, [sp, #8]
 8005d0c:	7048      	strb	r0, [r1, #1]
 8005d0e:	9800      	ldr	r0, [sp, #0]
 8005d10:	6800      	ldr	r0, [r0, #0]
 8005d12:	81c4      	strh	r4, [r0, #14]
 8005d14:	210a      	movs	r1, #10
 8005d16:	7141      	strb	r1, [r0, #5]
 8005d18:	2102      	movs	r1, #2
 8005d1a:	7401      	strb	r1, [r0, #16]
 8005d1c:	b2a0      	uxth	r0, r4
 8005d1e:	9000      	str	r0, [sp, #0]
 8005d20:	9b02      	ldr	r3, [sp, #8]
 8005d22:	4668      	mov	r0, sp
 8005d24:	7902      	ldrb	r2, [r0, #4]
 8005d26:	7f01      	ldrb	r1, [r0, #28]
 8005d28:	2002      	movs	r0, #2
 8005d2a:	4e7c      	ldr	r6, [pc, #496]	@ (8005f1c <.text_31>)
 8005d2c:	6836      	ldr	r6, [r6, #0]
 8005d2e:	47b0      	blx	r6
 8005d30:	497b      	ldr	r1, [pc, #492]	@ (8005f20 <.text_32>)
 8005d32:	4668      	mov	r0, sp
 8005d34:	7940      	ldrb	r0, [r0, #5]
 8005d36:	f011 fd85 	bl	8017844 <USBPD_TIM_Start>
 8005d3a:	b2a3      	uxth	r3, r4
 8005d3c:	9a02      	ldr	r2, [sp, #8]
 8005d3e:	4668      	mov	r0, sp
 8005d40:	7901      	ldrb	r1, [r0, #4]
 8005d42:	7f00      	ldrb	r0, [r0, #28]
 8005d44:	f010 f98b 	bl	801605e <USBPD_PHY_SendMessage>
 8005d48:	e087      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005d4a:	bf00      	nop
 8005d4c:	20000288 	.word	0x20000288
 8005d50:	f3ef 8410 	mrs	r4, PRIMASK
 8005d54:	b672      	cpsid	i
 8005d56:	9800      	ldr	r0, [sp, #0]
 8005d58:	6800      	ldr	r0, [r0, #0]
 8005d5a:	7940      	ldrb	r0, [r0, #5]
 8005d5c:	280a      	cmp	r0, #10
 8005d5e:	d109      	bne.n	8005d74 <USBPD_PRL_SendMessage+0x360>
 8005d60:	4668      	mov	r0, sp
 8005d62:	7940      	ldrb	r0, [r0, #5]
 8005d64:	f011 fddc 	bl	8017920 <USBPD_TIM_IsExpired>
 8005d68:	2801      	cmp	r0, #1
 8005d6a:	d103      	bne.n	8005d74 <USBPD_PRL_SendMessage+0x360>
 8005d6c:	200d      	movs	r0, #13
 8005d6e:	9900      	ldr	r1, [sp, #0]
 8005d70:	6809      	ldr	r1, [r1, #0]
 8005d72:	7148      	strb	r0, [r1, #5]
 8005d74:	f384 8810 	msr	PRIMASK, r4
 8005d78:	e06f      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005d7a:	7aca      	ldrb	r2, [r1, #11]
 8005d7c:	8b67      	ldrh	r7, [r4, #26]
 8005d7e:	053f      	lsls	r7, r7, #20
 8005d80:	0f7f      	lsrs	r7, r7, #29
 8005d82:	42ba      	cmp	r2, r7
 8005d84:	d10c      	bne.n	8005da0 <USBPD_PRL_SendMessage+0x38c>
 8005d86:	7ea3      	ldrb	r3, [r4, #26]
 8005d88:	06db      	lsls	r3, r3, #27
 8005d8a:	0edb      	lsrs	r3, r3, #27
 8005d8c:	2b01      	cmp	r3, #1
 8005d8e:	d107      	bne.n	8005da0 <USBPD_PRL_SendMessage+0x38c>
 8005d90:	1c52      	adds	r2, r2, #1
 8005d92:	0750      	lsls	r0, r2, #29
 8005d94:	0f40      	lsrs	r0, r0, #29
 8005d96:	72c8      	strb	r0, [r1, #11]
 8005d98:	9800      	ldr	r0, [sp, #0]
 8005d9a:	6800      	ldr	r0, [r0, #0]
 8005d9c:	7146      	strb	r6, [r0, #5]
 8005d9e:	e011      	b.n	8005dc4 <USBPD_PRL_SendMessage+0x3b0>
 8005da0:	210d      	movs	r1, #13
 8005da2:	7141      	strb	r1, [r0, #5]
 8005da4:	e059      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005da6:	7ac8      	ldrb	r0, [r1, #11]
 8005da8:	1c40      	adds	r0, r0, #1
 8005daa:	0740      	lsls	r0, r0, #29
 8005dac:	0f40      	lsrs	r0, r0, #29
 8005dae:	72c8      	strb	r0, [r1, #11]
 8005db0:	9800      	ldr	r0, [sp, #0]
 8005db2:	6800      	ldr	r0, [r0, #0]
 8005db4:	7146      	strb	r6, [r0, #5]
 8005db6:	8ba1      	ldrh	r1, [r4, #28]
 8005db8:	485a      	ldr	r0, [pc, #360]	@ (8005f24 <.text_33>)
 8005dba:	4008      	ands	r0, r1
 8005dbc:	83a0      	strh	r0, [r4, #28]
 8005dbe:	495a      	ldr	r1, [pc, #360]	@ (8005f28 <.text_34>)
 8005dc0:	4001      	ands	r1, r0
 8005dc2:	83a1      	strh	r1, [r4, #28]
 8005dc4:	2505      	movs	r5, #5
 8005dc6:	e048      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005dc8:	78a0      	ldrb	r0, [r4, #2]
 8005dca:	1c40      	adds	r0, r0, #1
 8005dcc:	70a0      	strb	r0, [r4, #2]
 8005dce:	9a03      	ldr	r2, [sp, #12]
 8005dd0:	18a2      	adds	r2, r4, r2
 8005dd2:	8a52      	ldrh	r2, [r2, #18]
 8005dd4:	0613      	lsls	r3, r2, #24
 8005dd6:	0f9b      	lsrs	r3, r3, #30
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d101      	bne.n	8005de0 <USBPD_PRL_SendMessage+0x3cc>
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e000      	b.n	8005de2 <USBPD_PRL_SendMessage+0x3ce>
 8005de0:	2302      	movs	r3, #2
 8005de2:	0bd2      	lsrs	r2, r2, #15
 8005de4:	d006      	beq.n	8005df4 <USBPD_PRL_SendMessage+0x3e0>
 8005de6:	8ba2      	ldrh	r2, [r4, #28]
 8005de8:	0bd4      	lsrs	r4, r2, #15
 8005dea:	d103      	bne.n	8005df4 <USBPD_PRL_SendMessage+0x3e0>
 8005dec:	05d2      	lsls	r2, r2, #23
 8005dee:	0dd2      	lsrs	r2, r2, #23
 8005df0:	2a1b      	cmp	r2, #27
 8005df2:	d207      	bcs.n	8005e04 <USBPD_PRL_SendMessage+0x3f0>
 8005df4:	b2c0      	uxtb	r0, r0
 8005df6:	4283      	cmp	r3, r0
 8005df8:	d304      	bcc.n	8005e04 <USBPD_PRL_SendMessage+0x3f0>
 8005dfa:	2010      	movs	r0, #16
 8005dfc:	9900      	ldr	r1, [sp, #0]
 8005dfe:	6809      	ldr	r1, [r1, #0]
 8005e00:	7148      	strb	r0, [r1, #5]
 8005e02:	e02a      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e04:	9800      	ldr	r0, [sp, #0]
 8005e06:	6800      	ldr	r0, [r0, #0]
 8005e08:	7146      	strb	r6, [r0, #5]
 8005e0a:	2507      	movs	r5, #7
 8005e0c:	7ac8      	ldrb	r0, [r1, #11]
 8005e0e:	1c40      	adds	r0, r0, #1
 8005e10:	2207      	movs	r2, #7
 8005e12:	4002      	ands	r2, r0
 8005e14:	72ca      	strb	r2, [r1, #11]
 8005e16:	e020      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e18:	210a      	movs	r1, #10
 8005e1a:	7141      	strb	r1, [r0, #5]
 8005e1c:	2002      	movs	r0, #2
 8005e1e:	7420      	strb	r0, [r4, #16]
 8005e20:	493f      	ldr	r1, [pc, #252]	@ (8005f20 <.text_32>)
 8005e22:	4668      	mov	r0, sp
 8005e24:	7940      	ldrb	r0, [r0, #5]
 8005e26:	f011 fd0d 	bl	8017844 <USBPD_TIM_Start>
 8005e2a:	89e3      	ldrh	r3, [r4, #14]
 8005e2c:	9a02      	ldr	r2, [sp, #8]
 8005e2e:	4668      	mov	r0, sp
 8005e30:	7901      	ldrb	r1, [r0, #4]
 8005e32:	7f00      	ldrb	r0, [r0, #28]
 8005e34:	f010 f913 	bl	801605e <USBPD_PHY_SendMessage>
 8005e38:	4668      	mov	r0, sp
 8005e3a:	8f00      	ldrh	r0, [r0, #56]	@ 0x38
 8005e3c:	9000      	str	r0, [sp, #0]
 8005e3e:	9b02      	ldr	r3, [sp, #8]
 8005e40:	4668      	mov	r0, sp
 8005e42:	7902      	ldrb	r2, [r0, #4]
 8005e44:	7f01      	ldrb	r1, [r0, #28]
 8005e46:	2002      	movs	r0, #2
 8005e48:	4c34      	ldr	r4, [pc, #208]	@ (8005f1c <.text_31>)
 8005e4a:	6824      	ldr	r4, [r4, #0]
 8005e4c:	47a0      	blx	r4
 8005e4e:	e004      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e50:	7146      	strb	r6, [r0, #5]
 8005e52:	2506      	movs	r5, #6
 8005e54:	e001      	b.n	8005e5a <USBPD_PRL_SendMessage+0x446>
 8005e56:	7146      	strb	r6, [r0, #5]
 8005e58:	2510      	movs	r5, #16
 8005e5a:	0028      	movs	r0, r5
 8005e5c:	b009      	add	sp, #36	@ 0x24
 8005e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e60 <.text_24>:
 8005e60:	0000ffe0 	.word	0x0000ffe0

08005e64 <.text_25>:
 8005e64:	00008fff 	.word	0x00008fff

08005e68 <USBPD_PRL_ResetRequestProcess>:
 8005e68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e6a:	0005      	movs	r5, r0
 8005e6c:	000e      	movs	r6, r1
 8005e6e:	482f      	ldr	r0, [pc, #188]	@ (8005f2c <.text_35>)
 8005e70:	00a9      	lsls	r1, r5, #2
 8005e72:	1840      	adds	r0, r0, r1
 8005e74:	9000      	str	r0, [sp, #0]
 8005e76:	6804      	ldr	r4, [r0, #0]
 8005e78:	2700      	movs	r7, #0
 8005e7a:	70e7      	strb	r7, [r4, #3]
 8005e7c:	72e7      	strb	r7, [r4, #11]
 8005e7e:	7327      	strb	r7, [r4, #12]
 8005e80:	7367      	strb	r7, [r4, #13]
 8005e82:	220f      	movs	r2, #15
 8005e84:	2103      	movs	r1, #3
 8005e86:	1da0      	adds	r0, r4, #6
 8005e88:	f018 ff4e 	bl	801ed28 <__aeabi_memset>
 8005e8c:	9800      	ldr	r0, [sp, #0]
 8005e8e:	6800      	ldr	r0, [r0, #0]
 8005e90:	7147      	strb	r7, [r0, #5]
 8005e92:	9700      	str	r7, [sp, #0]
 8005e94:	2300      	movs	r3, #0
 8005e96:	0032      	movs	r2, r6
 8005e98:	0029      	movs	r1, r5
 8005e9a:	2002      	movs	r0, #2
 8005e9c:	4f1f      	ldr	r7, [pc, #124]	@ (8005f1c <.text_31>)
 8005e9e:	683f      	ldr	r7, [r7, #0]
 8005ea0:	47b8      	blx	r7
 8005ea2:	0028      	movs	r0, r5
 8005ea4:	f000 f849 	bl	8005f3a <PRL_DisableRX>
 8005ea8:	0031      	movs	r1, r6
 8005eaa:	0028      	movs	r0, r5
 8005eac:	f010 f8c1 	bl	8016032 <USBPD_PHY_ResetRequest>
 8005eb0:	2005      	movs	r0, #5
 8005eb2:	7120      	strb	r0, [r4, #4]
 8005eb4:	78e0      	ldrb	r0, [r4, #3]
 8005eb6:	2801      	cmp	r0, #1
 8005eb8:	d002      	beq.n	8005ec0 <USBPD_PRL_ResetRequestProcess+0x58>
 8005eba:	7920      	ldrb	r0, [r4, #4]
 8005ebc:	2800      	cmp	r0, #0
 8005ebe:	d1f9      	bne.n	8005eb4 <USBPD_PRL_ResetRequestProcess+0x4c>
 8005ec0:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

08005ec2 <USBDPD_PRL_BistCarrierEyeMode>:
 8005ec2:	b580      	push	{r7, lr}
 8005ec4:	2905      	cmp	r1, #5
 8005ec6:	d102      	bne.n	8005ece <USBDPD_PRL_BistCarrierEyeMode+0xc>
 8005ec8:	f010 f8e8 	bl	801609c <USBPD_PHY_Send_BIST_Pattern>
 8005ecc:	bd02      	pop	{r1, pc}
 8005ece:	2010      	movs	r0, #16
 8005ed0:	bd02      	pop	{r1, pc}

08005ed2 <USBDPD_PRL_BistCarrierEyeModeExit>:
 8005ed2:	b580      	push	{r7, lr}
 8005ed4:	2905      	cmp	r1, #5
 8005ed6:	d103      	bne.n	8005ee0 <USBDPD_PRL_BistCarrierEyeModeExit+0xe>
 8005ed8:	2107      	movs	r1, #7
 8005eda:	f010 f8ef 	bl	80160bc <USBPD_PHY_ExitTransmit>
 8005ede:	bd02      	pop	{r1, pc}
 8005ee0:	2010      	movs	r0, #16
 8005ee2:	bd02      	pop	{r1, pc}

08005ee4 <USBPD_PRL_Reset>:
 8005ee4:	b570      	push	{r4, r5, r6, lr}
 8005ee6:	0004      	movs	r4, r0
 8005ee8:	4810      	ldr	r0, [pc, #64]	@ (8005f2c <.text_35>)
 8005eea:	00a1      	lsls	r1, r4, #2
 8005eec:	5845      	ldr	r5, [r0, r1]
 8005eee:	2600      	movs	r6, #0
 8005ef0:	716e      	strb	r6, [r5, #5]
 8005ef2:	702e      	strb	r6, [r5, #0]
 8005ef4:	712e      	strb	r6, [r5, #4]
 8005ef6:	72ee      	strb	r6, [r5, #11]
 8005ef8:	732e      	strb	r6, [r5, #12]
 8005efa:	736e      	strb	r6, [r5, #13]
 8005efc:	220f      	movs	r2, #15
 8005efe:	2103      	movs	r1, #3
 8005f00:	1da8      	adds	r0, r5, #6
 8005f02:	f018 ff11 	bl	801ed28 <__aeabi_memset>
 8005f06:	2025      	movs	r0, #37	@ 0x25
 8005f08:	542e      	strb	r6, [r5, r0]
 8005f0a:	0020      	movs	r0, r4
 8005f0c:	f010 f887 	bl	801601e <USBPD_PHY_Reset>
 8005f10:	0020      	movs	r0, r4
 8005f12:	f010 f93e 	bl	8016192 <USBPD_PHY_EnableRX>
 8005f16:	bd70      	pop	{r4, r5, r6, pc}

08005f18 <.text_30>:
 8005f18:	0000f1ff 	.word	0x0000f1ff

08005f1c <.text_31>:
 8005f1c:	20000000 	.word	0x20000000

08005f20 <.text_32>:
 8005f20:	00002710 	.word	0x00002710

08005f24 <.text_33>:
 8005f24:	000087ff 	.word	0x000087ff

08005f28 <.text_34>:
 8005f28:	0000fbff 	.word	0x0000fbff

08005f2c <.text_35>:
 8005f2c:	20000288 	.word	0x20000288

08005f30 <USBPD_PRL_Stop>:
 8005f30:	b580      	push	{r7, lr}
 8005f32:	f010 f93d 	bl	80161b0 <USBPD_PHY_DisableRX>
 8005f36:	bd01      	pop	{r0, pc}

08005f38 <USBPD_PRL_DeInit>:
 8005f38:	4770      	bx	lr

08005f3a <PRL_DisableRX>:
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	f010 f938 	bl	80161b0 <USBPD_PHY_DisableRX>
 8005f40:	bd01      	pop	{r0, pc}
	...

08005f44 <PRL_Received>:
 8005f44:	b5f3      	push	{r0, r1, r4, r5, r6, r7, lr}
 8005f46:	b089      	sub	sp, #36	@ 0x24
 8005f48:	a809      	add	r0, sp, #36	@ 0x24
 8005f4a:	7805      	ldrb	r5, [r0, #0]
 8005f4c:	48d0      	ldr	r0, [pc, #832]	@ (8006290 <PRL_Received+0x34c>)
 8005f4e:	00a9      	lsls	r1, r5, #2
 8005f50:	1846      	adds	r6, r0, r1
 8005f52:	6834      	ldr	r4, [r6, #0]
 8005f54:	4628      	mov	r0, r5
 8005f56:	f010 f857 	bl	8016008 <USBPD_PHY_GetMinGOODCRCTimerValue>
 8005f5a:	a909      	add	r1, sp, #36	@ 0x24
 8005f5c:	7809      	ldrb	r1, [r1, #0]
 8005f5e:	0049      	lsls	r1, r1, #1
 8005f60:	466a      	mov	r2, sp
 8005f62:	7011      	strb	r1, [r2, #0]
 8005f64:	0001      	movs	r1, r0
 8005f66:	4668      	mov	r0, sp
 8005f68:	7800      	ldrb	r0, [r0, #0]
 8005f6a:	f011 fc6b 	bl	8017844 <USBPD_TIM_Start>
 8005f6e:	2030      	movs	r0, #48	@ 0x30
 8005f70:	5c20      	ldrb	r0, [r4, r0]
 8005f72:	2131      	movs	r1, #49	@ 0x31
 8005f74:	5c61      	ldrb	r1, [r4, r1]
 8005f76:	0209      	lsls	r1, r1, #8
 8005f78:	1840      	adds	r0, r0, r1
 8005f7a:	4669      	mov	r1, sp
 8005f7c:	8088      	strh	r0, [r1, #4]
 8005f7e:	4668      	mov	r0, sp
 8005f80:	8880      	ldrh	r0, [r0, #4]
 8005f82:	0440      	lsls	r0, r0, #17
 8005f84:	0f40      	lsrs	r0, r0, #29
 8005f86:	0080      	lsls	r0, r0, #2
 8005f88:	9005      	str	r0, [sp, #20]
 8005f8a:	1c80      	adds	r0, r0, #2
 8005f8c:	9007      	str	r0, [sp, #28]
 8005f8e:	48c1      	ldr	r0, [pc, #772]	@ (8006294 <.text_40>)
 8005f90:	8889      	ldrh	r1, [r1, #4]
 8005f92:	4001      	ands	r1, r0
 8005f94:	2901      	cmp	r1, #1
 8005f96:	d116      	bne.n	8005fc6 <PRL_Received+0x82>
 8005f98:	0068      	lsls	r0, r5, #1
 8005f9a:	1c40      	adds	r0, r0, #1
 8005f9c:	b2c0      	uxtb	r0, r0
 8005f9e:	f011 fcbf 	bl	8017920 <USBPD_TIM_IsExpired>
 8005fa2:	2801      	cmp	r0, #1
 8005fa4:	d04c      	beq.n	8006040 <PRL_Received+0xfc>
 8005fa6:	200b      	movs	r0, #11
 8005fa8:	6831      	ldr	r1, [r6, #0]
 8005faa:	7148      	strb	r0, [r1, #5]
 8005fac:	4668      	mov	r0, sp
 8005fae:	8880      	ldrh	r0, [r0, #4]
 8005fb0:	8360      	strh	r0, [r4, #26]
 8005fb2:	9807      	ldr	r0, [sp, #28]
 8005fb4:	9000      	str	r0, [sp, #0]
 8005fb6:	0023      	movs	r3, r4
 8005fb8:	3330      	adds	r3, #48	@ 0x30
 8005fba:	a80a      	add	r0, sp, #40	@ 0x28
 8005fbc:	7802      	ldrb	r2, [r0, #0]
 8005fbe:	a809      	add	r0, sp, #36	@ 0x24
 8005fc0:	7801      	ldrb	r1, [r0, #0]
 8005fc2:	2001      	movs	r0, #1
 8005fc4:	e15f      	b.n	8006286 <PRL_Received+0x342>
 8005fc6:	49b4      	ldr	r1, [pc, #720]	@ (8006298 <.text_41>)
 8005fc8:	880f      	ldrh	r7, [r1, #0]
 8005fca:	2601      	movs	r6, #1
 8005fcc:	72a6      	strb	r6, [r4, #10]
 8005fce:	a90a      	add	r1, sp, #40	@ 0x28
 8005fd0:	7809      	ldrb	r1, [r1, #0]
 8005fd2:	1861      	adds	r1, r4, r1
 8005fd4:	9104      	str	r1, [sp, #16]
 8005fd6:	2500      	movs	r5, #0
 8005fd8:	4669      	mov	r1, sp
 8005fda:	8889      	ldrh	r1, [r1, #4]
 8005fdc:	4008      	ands	r0, r1
 8005fde:	280d      	cmp	r0, #13
 8005fe0:	d106      	bne.n	8005ff0 <PRL_Received+0xac>
 8005fe2:	9904      	ldr	r1, [sp, #16]
 8005fe4:	72cd      	strb	r5, [r1, #11]
 8005fe6:	220f      	movs	r2, #15
 8005fe8:	2103      	movs	r1, #3
 8005fea:	1da0      	adds	r0, r4, #6
 8005fec:	f018 fe9c 	bl	801ed28 <__aeabi_memset>
 8005ff0:	a80a      	add	r0, sp, #40	@ 0x28
 8005ff2:	7800      	ldrb	r0, [r0, #0]
 8005ff4:	2800      	cmp	r0, #0
 8005ff6:	d10d      	bne.n	8006014 <PRL_Received+0xd0>
 8005ff8:	8a61      	ldrh	r1, [r4, #18]
 8005ffa:	094a      	lsrs	r2, r1, #5
 8005ffc:	2001      	movs	r0, #1
 8005ffe:	4010      	ands	r0, r2
 8006000:	0a0a      	lsrs	r2, r1, #8
 8006002:	2101      	movs	r1, #1
 8006004:	4011      	ands	r1, r2
 8006006:	4abf      	ldr	r2, [pc, #764]	@ (8006304 <.text_44>)
 8006008:	403a      	ands	r2, r7
 800600a:	0143      	lsls	r3, r0, #5
 800600c:	4313      	orrs	r3, r2
 800600e:	0208      	lsls	r0, r1, #8
 8006010:	4318      	orrs	r0, r3
 8006012:	e001      	b.n	8006018 <PRL_Received+0xd4>
 8006014:	48bc      	ldr	r0, [pc, #752]	@ (8006308 <.text_45>)
 8006016:	4038      	ands	r0, r7
 8006018:	49bc      	ldr	r1, [pc, #752]	@ (800630c <.text_46>)
 800601a:	4001      	ands	r1, r0
 800601c:	4668      	mov	r0, sp
 800601e:	8880      	ldrh	r0, [r0, #4]
 8006020:	22e0      	movs	r2, #224	@ 0xe0
 8006022:	0112      	lsls	r2, r2, #4
 8006024:	4002      	ands	r2, r0
 8006026:	430a      	orrs	r2, r1
 8006028:	2040      	movs	r0, #64	@ 0x40
 800602a:	4310      	orrs	r0, r2
 800602c:	7620      	strb	r0, [r4, #24]
 800602e:	0a00      	lsrs	r0, r0, #8
 8006030:	7660      	strb	r0, [r4, #25]
 8006032:	a80a      	add	r0, sp, #40	@ 0x28
 8006034:	7801      	ldrb	r1, [r0, #0]
 8006036:	a809      	add	r0, sp, #36	@ 0x24
 8006038:	7800      	ldrb	r0, [r0, #0]
 800603a:	f7fa ff49 	bl	8000ed0 <PE_PRL_PostReceiveEvent>
 800603e:	2800      	cmp	r0, #0
 8006040:	d100      	bne.n	8006044 <PRL_Received+0x100>
 8006042:	e123      	b.n	800628c <PRL_Received+0x348>
 8006044:	7426      	strb	r6, [r4, #16]
 8006046:	4668      	mov	r0, sp
 8006048:	7800      	ldrb	r0, [r0, #0]
 800604a:	f011 fc69 	bl	8017920 <USBPD_TIM_IsExpired>
 800604e:	2800      	cmp	r0, #0
 8006050:	d0f9      	beq.n	8006046 <PRL_Received+0x102>
 8006052:	2302      	movs	r3, #2
 8006054:	0022      	movs	r2, r4
 8006056:	3218      	adds	r2, #24
 8006058:	a80a      	add	r0, sp, #40	@ 0x28
 800605a:	7801      	ldrb	r1, [r0, #0]
 800605c:	a809      	add	r0, sp, #36	@ 0x24
 800605e:	7800      	ldrb	r0, [r0, #0]
 8006060:	f00f fffd 	bl	801605e <USBPD_PHY_SendMessage>
 8006064:	9006      	str	r0, [sp, #24]
 8006066:	a80a      	add	r0, sp, #40	@ 0x28
 8006068:	7800      	ldrb	r0, [r0, #0]
 800606a:	7260      	strb	r0, [r4, #9]
 800606c:	0021      	movs	r1, r4
 800606e:	3130      	adds	r1, #48	@ 0x30
 8006070:	a809      	add	r0, sp, #36	@ 0x24
 8006072:	7800      	ldrb	r0, [r0, #0]
 8006074:	f7fa ff60 	bl	8000f38 <PE_PRL_PostReceiveEventCopy>
 8006078:	2033      	movs	r0, #51	@ 0x33
 800607a:	5c20      	ldrb	r0, [r4, r0]
 800607c:	2132      	movs	r1, #50	@ 0x32
 800607e:	5c61      	ldrb	r1, [r4, r1]
 8006080:	0203      	lsls	r3, r0, #8
 8006082:	18ca      	adds	r2, r1, r3
 8006084:	466b      	mov	r3, sp
 8006086:	80da      	strh	r2, [r3, #6]
 8006088:	466a      	mov	r2, sp
 800608a:	8892      	ldrh	r2, [r2, #4]
 800608c:	0452      	lsls	r2, r2, #17
 800608e:	0f52      	lsrs	r2, r2, #29
 8006090:	81da      	strh	r2, [r3, #14]
 8006092:	466a      	mov	r2, sp
 8006094:	88d2      	ldrh	r2, [r2, #6]
 8006096:	05d2      	lsls	r2, r2, #23
 8006098:	0dd2      	lsrs	r2, r2, #23
 800609a:	811a      	strh	r2, [r3, #8]
 800609c:	466a      	mov	r2, sp
 800609e:	88d2      	ldrh	r2, [r2, #6]
 80060a0:	0bd2      	lsrs	r2, r2, #15
 80060a2:	819a      	strh	r2, [r3, #12]
 80060a4:	466a      	mov	r2, sp
 80060a6:	8892      	ldrh	r2, [r2, #4]
 80060a8:	0bd2      	lsrs	r2, r2, #15
 80060aa:	815a      	strh	r2, [r3, #10]
 80060ac:	d007      	beq.n	80060be <PRL_Received+0x17a>
 80060ae:	466a      	mov	r2, sp
 80060b0:	8992      	ldrh	r2, [r2, #12]
 80060b2:	2a00      	cmp	r2, #0
 80060b4:	d103      	bne.n	80060be <PRL_Received+0x17a>
 80060b6:	4668      	mov	r0, sp
 80060b8:	8900      	ldrh	r0, [r0, #8]
 80060ba:	1d00      	adds	r0, r0, #4
 80060bc:	e01b      	b.n	80060f6 <PRL_Received+0x1b2>
 80060be:	7822      	ldrb	r2, [r4, #0]
 80060c0:	2a00      	cmp	r2, #0
 80060c2:	d117      	bne.n	80060f4 <PRL_Received+0x1b0>
 80060c4:	466a      	mov	r2, sp
 80060c6:	89d2      	ldrh	r2, [r2, #14]
 80060c8:	2a00      	cmp	r2, #0
 80060ca:	d013      	beq.n	80060f4 <PRL_Received+0x1b0>
 80060cc:	466a      	mov	r2, sp
 80060ce:	8892      	ldrh	r2, [r2, #4]
 80060d0:	06d2      	lsls	r2, r2, #27
 80060d2:	0ed2      	lsrs	r2, r2, #27
 80060d4:	2a03      	cmp	r2, #3
 80060d6:	d10d      	bne.n	80060f4 <PRL_Received+0x1b0>
 80060d8:	0200      	lsls	r0, r0, #8
 80060da:	1808      	adds	r0, r1, r0
 80060dc:	2134      	movs	r1, #52	@ 0x34
 80060de:	5c61      	ldrb	r1, [r4, r1]
 80060e0:	0409      	lsls	r1, r1, #16
 80060e2:	1840      	adds	r0, r0, r1
 80060e4:	2135      	movs	r1, #53	@ 0x35
 80060e6:	5c61      	ldrb	r1, [r4, r1]
 80060e8:	0609      	lsls	r1, r1, #24
 80060ea:	1840      	adds	r0, r0, r1
 80060ec:	0f00      	lsrs	r0, r0, #28
 80060ee:	2808      	cmp	r0, #8
 80060f0:	d100      	bne.n	80060f4 <PRL_Received+0x1b0>
 80060f2:	7026      	strb	r6, [r4, #0]
 80060f4:	9807      	ldr	r0, [sp, #28]
 80060f6:	9000      	str	r0, [sp, #0]
 80060f8:	0023      	movs	r3, r4
 80060fa:	3330      	adds	r3, #48	@ 0x30
 80060fc:	a80a      	add	r0, sp, #40	@ 0x28
 80060fe:	7802      	ldrb	r2, [r0, #0]
 8006100:	a809      	add	r0, sp, #36	@ 0x24
 8006102:	7801      	ldrb	r1, [r0, #0]
 8006104:	2001      	movs	r0, #1
 8006106:	4fc1      	ldr	r7, [pc, #772]	@ (800640c <.text_51>)
 8006108:	683f      	ldr	r7, [r7, #0]
 800610a:	47b8      	blx	r7
 800610c:	9806      	ldr	r0, [sp, #24]
 800610e:	2800      	cmp	r0, #0
 8006110:	d10b      	bne.n	800612a <PRL_Received+0x1e6>
 8006112:	2002      	movs	r0, #2
 8006114:	9000      	str	r0, [sp, #0]
 8006116:	0023      	movs	r3, r4
 8006118:	3318      	adds	r3, #24
 800611a:	a80a      	add	r0, sp, #40	@ 0x28
 800611c:	7802      	ldrb	r2, [r0, #0]
 800611e:	a809      	add	r0, sp, #36	@ 0x24
 8006120:	7801      	ldrb	r1, [r0, #0]
 8006122:	2002      	movs	r0, #2
 8006124:	4fb9      	ldr	r7, [pc, #740]	@ (800640c <.text_51>)
 8006126:	683f      	ldr	r7, [r7, #0]
 8006128:	47b8      	blx	r7
 800612a:	4668      	mov	r0, sp
 800612c:	8880      	ldrh	r0, [r0, #4]
 800612e:	0a40      	lsrs	r0, r0, #9
 8006130:	2107      	movs	r1, #7
 8006132:	9a04      	ldr	r2, [sp, #16]
 8006134:	7992      	ldrb	r2, [r2, #6]
 8006136:	2307      	movs	r3, #7
 8006138:	4003      	ands	r3, r0
 800613a:	429a      	cmp	r2, r3
 800613c:	d103      	bne.n	8006146 <PRL_Received+0x202>
 800613e:	9a06      	ldr	r2, [sp, #24]
 8006140:	2a00      	cmp	r2, #0
 8006142:	d100      	bne.n	8006146 <PRL_Received+0x202>
 8006144:	e08f      	b.n	8006266 <PRL_Received+0x322>
 8006146:	4001      	ands	r1, r0
 8006148:	9804      	ldr	r0, [sp, #16]
 800614a:	7181      	strb	r1, [r0, #6]
 800614c:	4668      	mov	r0, sp
 800614e:	8880      	ldrh	r0, [r0, #4]
 8006150:	8420      	strh	r0, [r4, #32]
 8006152:	4668      	mov	r0, sp
 8006154:	8940      	ldrh	r0, [r0, #10]
 8006156:	2800      	cmp	r0, #0
 8006158:	d043      	beq.n	80061e2 <PRL_Received+0x29e>
 800615a:	4668      	mov	r0, sp
 800615c:	8980      	ldrh	r0, [r0, #12]
 800615e:	2800      	cmp	r0, #0
 8006160:	d03f      	beq.n	80061e2 <PRL_Received+0x29e>
 8006162:	4668      	mov	r0, sp
 8006164:	88c0      	ldrh	r0, [r0, #6]
 8006166:	83e0      	strh	r0, [r4, #30]
 8006168:	4668      	mov	r0, sp
 800616a:	88c0      	ldrh	r0, [r0, #6]
 800616c:	0440      	lsls	r0, r0, #17
 800616e:	0f01      	lsrs	r1, r0, #28
 8006170:	201a      	movs	r0, #26
 8006172:	4348      	muls	r0, r1
 8006174:	9905      	ldr	r1, [sp, #20]
 8006176:	1e89      	subs	r1, r1, #2
 8006178:	466a      	mov	r2, sp
 800617a:	88d2      	ldrh	r2, [r2, #6]
 800617c:	23f8      	movs	r3, #248	@ 0xf8
 800617e:	01db      	lsls	r3, r3, #7
 8006180:	4013      	ands	r3, r2
 8006182:	d12f      	bne.n	80061e4 <PRL_Received+0x2a0>
 8006184:	466a      	mov	r2, sp
 8006186:	88d2      	ldrh	r2, [r2, #6]
 8006188:	05d2      	lsls	r2, r2, #23
 800618a:	0dd2      	lsrs	r2, r2, #23
 800618c:	466b      	mov	r3, sp
 800618e:	89db      	ldrh	r3, [r3, #14]
 8006190:	2b07      	cmp	r3, #7
 8006192:	d30a      	bcc.n	80061aa <PRL_Received+0x266>
 8006194:	2a1a      	cmp	r2, #26
 8006196:	d811      	bhi.n	80061bc <PRL_Received+0x278>
 8006198:	e007      	b.n	80061aa <PRL_Received+0x266>
 800619a:	0023      	movs	r3, r4
 800619c:	3334      	adds	r3, #52	@ 0x34
 800619e:	5d5b      	ldrb	r3, [r3, r5]
 80061a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80061a2:	182f      	adds	r7, r5, r0
 80061a4:	55f3      	strb	r3, [r6, r7]
 80061a6:	1c6d      	adds	r5, r5, #1
 80061a8:	b2ad      	uxth	r5, r5
 80061aa:	428d      	cmp	r5, r1
 80061ac:	d3f5      	bcc.n	800619a <PRL_Received+0x256>
 80061ae:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80061b0:	4291      	cmp	r1, r2
 80061b2:	d301      	bcc.n	80061b8 <PRL_Received+0x274>
 80061b4:	4669      	mov	r1, sp
 80061b6:	8909      	ldrh	r1, [r1, #8]
 80061b8:	8001      	strh	r1, [r0, #0]
 80061ba:	e00c      	b.n	80061d6 <PRL_Received+0x292>
 80061bc:	2025      	movs	r0, #37	@ 0x25
 80061be:	5426      	strb	r6, [r4, r0]
 80061c0:	0020      	movs	r0, r4
 80061c2:	3034      	adds	r0, #52	@ 0x34
 80061c4:	5d40      	ldrb	r0, [r0, r5]
 80061c6:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80061c8:	5548      	strb	r0, [r1, r5]
 80061ca:	1c6d      	adds	r5, r5, #1
 80061cc:	2d1a      	cmp	r5, #26
 80061ce:	d3f7      	bcc.n	80061c0 <PRL_Received+0x27c>
 80061d0:	201a      	movs	r0, #26
 80061d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80061d4:	8008      	strh	r0, [r1, #0]
 80061d6:	a80a      	add	r0, sp, #40	@ 0x28
 80061d8:	7801      	ldrb	r1, [r0, #0]
 80061da:	a809      	add	r0, sp, #36	@ 0x24
 80061dc:	7800      	ldrb	r0, [r0, #0]
 80061de:	f7fa fe77 	bl	8000ed0 <PE_PRL_PostReceiveEvent>
 80061e2:	e053      	b.n	800628c <PRL_Received+0x348>
 80061e4:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80061e6:	8812      	ldrh	r2, [r2, #0]
 80061e8:	9b05      	ldr	r3, [sp, #20]
 80061ea:	18d3      	adds	r3, r2, r3
 80061ec:	1e9b      	subs	r3, r3, #2
 80061ee:	27ff      	movs	r7, #255	@ 0xff
 80061f0:	1dbf      	adds	r7, r7, #6
 80061f2:	321a      	adds	r2, #26
 80061f4:	42ba      	cmp	r2, r7
 80061f6:	d21b      	bcs.n	8006230 <PRL_Received+0x2ec>
 80061f8:	466a      	mov	r2, sp
 80061fa:	8912      	ldrh	r2, [r2, #8]
 80061fc:	4293      	cmp	r3, r2
 80061fe:	d217      	bcs.n	8006230 <PRL_Received+0x2ec>
 8006200:	2225      	movs	r2, #37	@ 0x25
 8006202:	54a6      	strb	r6, [r4, r2]
 8006204:	e007      	b.n	8006216 <PRL_Received+0x2d2>
 8006206:	0022      	movs	r2, r4
 8006208:	3234      	adds	r2, #52	@ 0x34
 800620a:	5d52      	ldrb	r2, [r2, r5]
 800620c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800620e:	182e      	adds	r6, r5, r0
 8006210:	559a      	strb	r2, [r3, r6]
 8006212:	1c6d      	adds	r5, r5, #1
 8006214:	b2ad      	uxth	r5, r5
 8006216:	428d      	cmp	r5, r1
 8006218:	d3f5      	bcc.n	8006206 <PRL_Received+0x2c2>
 800621a:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 800621c:	8801      	ldrh	r1, [r0, #0]
 800621e:	466a      	mov	r2, sp
 8006220:	8892      	ldrh	r2, [r2, #4]
 8006222:	0a92      	lsrs	r2, r2, #10
 8006224:	231c      	movs	r3, #28
 8006226:	4013      	ands	r3, r2
 8006228:	1e9a      	subs	r2, r3, #2
 800622a:	1889      	adds	r1, r1, r2
 800622c:	8001      	strh	r1, [r0, #0]
 800622e:	e02d      	b.n	800628c <PRL_Received+0x348>
 8006230:	42bb      	cmp	r3, r7
 8006232:	d215      	bcs.n	8006260 <PRL_Received+0x31c>
 8006234:	466a      	mov	r2, sp
 8006236:	8912      	ldrh	r2, [r2, #8]
 8006238:	4293      	cmp	r3, r2
 800623a:	d311      	bcc.n	8006260 <PRL_Received+0x31c>
 800623c:	2225      	movs	r2, #37	@ 0x25
 800623e:	54a6      	strb	r6, [r4, r2]
 8006240:	e007      	b.n	8006252 <PRL_Received+0x30e>
 8006242:	0022      	movs	r2, r4
 8006244:	3234      	adds	r2, #52	@ 0x34
 8006246:	5d52      	ldrb	r2, [r2, r5]
 8006248:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800624a:	182e      	adds	r6, r5, r0
 800624c:	559a      	strb	r2, [r3, r6]
 800624e:	1c6d      	adds	r5, r5, #1
 8006250:	b2ad      	uxth	r5, r5
 8006252:	428d      	cmp	r5, r1
 8006254:	d3f5      	bcc.n	8006242 <PRL_Received+0x2fe>
 8006256:	4668      	mov	r0, sp
 8006258:	8900      	ldrh	r0, [r0, #8]
 800625a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800625c:	8008      	strh	r0, [r1, #0]
 800625e:	e015      	b.n	800628c <PRL_Received+0x348>
 8006260:	2025      	movs	r0, #37	@ 0x25
 8006262:	5425      	strb	r5, [r4, r0]
 8006264:	e012      	b.n	800628c <PRL_Received+0x348>
 8006266:	20ff      	movs	r0, #255	@ 0xff
 8006268:	7260      	strb	r0, [r4, #9]
 800626a:	7425      	strb	r5, [r4, #16]
 800626c:	a809      	add	r0, sp, #36	@ 0x24
 800626e:	7800      	ldrb	r0, [r0, #0]
 8006270:	f7fa fe4a 	bl	8000f08 <PE_PRL_PostReceiveEventError>
 8006274:	72a5      	strb	r5, [r4, #10]
 8006276:	2017      	movs	r0, #23
 8006278:	9000      	str	r0, [sp, #0]
 800627a:	bf00      	nop
 800627c:	a367      	add	r3, pc, #412	@ (adr r3, 800641c <.text_55>)
 800627e:	2200      	movs	r2, #0
 8006280:	a809      	add	r0, sp, #36	@ 0x24
 8006282:	7801      	ldrb	r1, [r0, #0]
 8006284:	2006      	movs	r0, #6
 8006286:	4c61      	ldr	r4, [pc, #388]	@ (800640c <.text_51>)
 8006288:	6824      	ldr	r4, [r4, #0]
 800628a:	47a0      	blx	r4
 800628c:	b00b      	add	sp, #44	@ 0x2c
 800628e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006290:	20000288 	.word	0x20000288

08006294 <.text_40>:
 8006294:	0000f01f 	.word	0x0000f01f

08006298 <.text_41>:
 8006298:	0801ef28 	.word	0x0801ef28

0800629c <PRL_ResetIndicate>:
 800629c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800629e:	0004      	movs	r4, r0
 80062a0:	000d      	movs	r5, r1
 80062a2:	2d05      	cmp	r5, #5
 80062a4:	d119      	bne.n	80062da <PRL_ResetIndicate+0x3e>
 80062a6:	485a      	ldr	r0, [pc, #360]	@ (8006410 <.text_52>)
 80062a8:	00a1      	lsls	r1, r4, #2
 80062aa:	1840      	adds	r0, r0, r1
 80062ac:	9000      	str	r0, [sp, #0]
 80062ae:	6807      	ldr	r7, [r0, #0]
 80062b0:	2600      	movs	r6, #0
 80062b2:	2000      	movs	r0, #0
 80062b4:	b2c2      	uxtb	r2, r0
 80062b6:	18ba      	adds	r2, r7, r2
 80062b8:	72d6      	strb	r6, [r2, #11]
 80062ba:	1c40      	adds	r0, r0, #1
 80062bc:	b2c1      	uxtb	r1, r0
 80062be:	2903      	cmp	r1, #3
 80062c0:	d3f8      	bcc.n	80062b4 <PRL_ResetIndicate+0x18>
 80062c2:	220f      	movs	r2, #15
 80062c4:	2103      	movs	r1, #3
 80062c6:	1db8      	adds	r0, r7, #6
 80062c8:	f018 fd2e 	bl	801ed28 <__aeabi_memset>
 80062cc:	9900      	ldr	r1, [sp, #0]
 80062ce:	6809      	ldr	r1, [r1, #0]
 80062d0:	714e      	strb	r6, [r1, #5]
 80062d2:	703e      	strb	r6, [r7, #0]
 80062d4:	0020      	movs	r0, r4
 80062d6:	f7ff fe30 	bl	8005f3a <PRL_DisableRX>
 80062da:	2000      	movs	r0, #0
 80062dc:	9000      	str	r0, [sp, #0]
 80062de:	2300      	movs	r3, #0
 80062e0:	002a      	movs	r2, r5
 80062e2:	0021      	movs	r1, r4
 80062e4:	2001      	movs	r0, #1
 80062e6:	4e49      	ldr	r6, [pc, #292]	@ (800640c <.text_51>)
 80062e8:	6836      	ldr	r6, [r6, #0]
 80062ea:	47b0      	blx	r6
 80062ec:	0029      	movs	r1, r5
 80062ee:	0020      	movs	r0, r4
 80062f0:	f7fa fce6 	bl	8000cc0 <PE_PRL_ResetReceived>
 80062f4:	bdf1      	pop	{r0, r4, r5, r6, r7, pc}

080062f6 <PRL_ResetCompleted>:
 80062f6:	2101      	movs	r1, #1
 80062f8:	4a45      	ldr	r2, [pc, #276]	@ (8006410 <.text_52>)
 80062fa:	0080      	lsls	r0, r0, #2
 80062fc:	5810      	ldr	r0, [r2, r0]
 80062fe:	70c1      	strb	r1, [r0, #3]
 8006300:	4770      	bx	lr
	...

08006304 <.text_44>:
 8006304:	0000fedf 	.word	0x0000fedf

08006308 <.text_45>:
 8006308:	0000feff 	.word	0x0000feff

0800630c <.text_46>:
 800630c:	0000f13f 	.word	0x0000f13f

08006310 <PRL_BistCompleted>:
 8006310:	b580      	push	{r7, lr}
 8006312:	f7fa fd01 	bl	8000d18 <PE_PRL_BistCompleted>
 8006316:	bd01      	pop	{r0, pc}

08006318 <PRL_TxCompleted>:
 8006318:	b570      	push	{r4, r5, r6, lr}
 800631a:	0004      	movs	r4, r0
 800631c:	4a3c      	ldr	r2, [pc, #240]	@ (8006410 <.text_52>)
 800631e:	00a3      	lsls	r3, r4, #2
 8006320:	58d6      	ldr	r6, [r2, r3]
 8006322:	2500      	movs	r5, #0
 8006324:	7c32      	ldrb	r2, [r6, #16]
 8006326:	2a01      	cmp	r2, #1
 8006328:	d002      	beq.n	8006330 <PRL_TxCompleted+0x18>
 800632a:	2a02      	cmp	r2, #2
 800632c:	d009      	beq.n	8006342 <PRL_TxCompleted+0x2a>
 800632e:	e010      	b.n	8006352 <PRL_TxCompleted+0x3a>
 8006330:	2900      	cmp	r1, #0
 8006332:	d102      	bne.n	800633a <PRL_TxCompleted+0x22>
 8006334:	f7fa fe1a 	bl	8000f6c <PE_PRL_PostReceiveEventComplete>
 8006338:	e001      	b.n	800633e <PRL_TxCompleted+0x26>
 800633a:	f7fa fde5 	bl	8000f08 <PE_PRL_PostReceiveEventError>
 800633e:	72b5      	strb	r5, [r6, #10]
 8006340:	e007      	b.n	8006352 <PRL_TxCompleted+0x3a>
 8006342:	f00f fe53 	bl	8015fec <USBPD_PHY_GetRetryTimerValue>
 8006346:	0001      	movs	r1, r0
 8006348:	0060      	lsls	r0, r4, #1
 800634a:	1c40      	adds	r0, r0, #1
 800634c:	b2c0      	uxtb	r0, r0
 800634e:	f011 fa79 	bl	8017844 <USBPD_TIM_Start>
 8006352:	7435      	strb	r5, [r6, #16]
 8006354:	bd70      	pop	{r4, r5, r6, pc}

08006356 <USBPD_PRL_PrepareExtendedTxChunkSending>:
 8006356:	b570      	push	{r4, r5, r6, lr}
 8006358:	4c2d      	ldr	r4, [pc, #180]	@ (8006410 <.text_52>)
 800635a:	0080      	lsls	r0, r0, #2
 800635c:	5820      	ldr	r0, [r4, r0]
 800635e:	2480      	movs	r4, #128	@ 0x80
 8006360:	0224      	lsls	r4, r4, #8
 8006362:	8b85      	ldrh	r5, [r0, #28]
 8006364:	4e2b      	ldr	r6, [pc, #172]	@ (8006414 <.text_53>)
 8006366:	402e      	ands	r6, r5
 8006368:	02c9      	lsls	r1, r1, #11
 800636a:	4331      	orrs	r1, r6
 800636c:	25fe      	movs	r5, #254	@ 0xfe
 800636e:	022d      	lsls	r5, r5, #8
 8006370:	400d      	ands	r5, r1
 8006372:	05d1      	lsls	r1, r2, #23
 8006374:	0dc9      	lsrs	r1, r1, #23
 8006376:	4329      	orrs	r1, r5
 8006378:	4321      	orrs	r1, r4
 800637a:	8381      	strh	r1, [r0, #28]
 800637c:	8a41      	ldrh	r1, [r0, #18]
 800637e:	430c      	orrs	r4, r1
 8006380:	8244      	strh	r4, [r0, #18]
 8006382:	4a25      	ldr	r2, [pc, #148]	@ (8006418 <.text_54>)
 8006384:	4022      	ands	r2, r4
 8006386:	2120      	movs	r1, #32
 8006388:	5c41      	ldrb	r1, [r0, r1]
 800638a:	06c9      	lsls	r1, r1, #27
 800638c:	0ec9      	lsrs	r1, r1, #27
 800638e:	4311      	orrs	r1, r2
 8006390:	8241      	strh	r1, [r0, #18]
 8006392:	7019      	strb	r1, [r3, #0]
 8006394:	8a41      	ldrh	r1, [r0, #18]
 8006396:	0a09      	lsrs	r1, r1, #8
 8006398:	7059      	strb	r1, [r3, #1]
 800639a:	8b81      	ldrh	r1, [r0, #28]
 800639c:	7099      	strb	r1, [r3, #2]
 800639e:	8b80      	ldrh	r0, [r0, #28]
 80063a0:	0a00      	lsrs	r0, r0, #8
 80063a2:	70d8      	strb	r0, [r3, #3]
 80063a4:	bd70      	pop	{r4, r5, r6, pc}

080063a6 <USBPD_PRL_PrepareChunkRequest>:
 80063a6:	b510      	push	{r4, lr}
 80063a8:	4a19      	ldr	r2, [pc, #100]	@ (8006410 <.text_52>)
 80063aa:	0080      	lsls	r0, r0, #2
 80063ac:	5810      	ldr	r0, [r2, r0]
 80063ae:	8b83      	ldrh	r3, [r0, #28]
 80063b0:	2284      	movs	r2, #132	@ 0x84
 80063b2:	0212      	lsls	r2, r2, #8
 80063b4:	431a      	orrs	r2, r3
 80063b6:	8382      	strh	r2, [r0, #28]
 80063b8:	2386      	movs	r3, #134	@ 0x86
 80063ba:	021b      	lsls	r3, r3, #8
 80063bc:	4013      	ands	r3, r2
 80063be:	8bc2      	ldrh	r2, [r0, #30]
 80063c0:	0ad2      	lsrs	r2, r2, #11
 80063c2:	1c52      	adds	r2, r2, #1
 80063c4:	02d2      	lsls	r2, r2, #11
 80063c6:	24f0      	movs	r4, #240	@ 0xf0
 80063c8:	01e4      	lsls	r4, r4, #7
 80063ca:	4014      	ands	r4, r2
 80063cc:	431c      	orrs	r4, r3
 80063ce:	8384      	strh	r4, [r0, #28]
 80063d0:	8a43      	ldrh	r3, [r0, #18]
 80063d2:	2280      	movs	r2, #128	@ 0x80
 80063d4:	0212      	lsls	r2, r2, #8
 80063d6:	431a      	orrs	r2, r3
 80063d8:	0003      	movs	r3, r0
 80063da:	3312      	adds	r3, #18
 80063dc:	801a      	strh	r2, [r3, #0]
 80063de:	4c0e      	ldr	r4, [pc, #56]	@ (8006418 <.text_54>)
 80063e0:	4014      	ands	r4, r2
 80063e2:	2220      	movs	r2, #32
 80063e4:	5c82      	ldrb	r2, [r0, r2]
 80063e6:	06d2      	lsls	r2, r2, #27
 80063e8:	0ed2      	lsrs	r2, r2, #27
 80063ea:	4322      	orrs	r2, r4
 80063ec:	801a      	strh	r2, [r3, #0]
 80063ee:	2200      	movs	r2, #0
 80063f0:	7142      	strb	r2, [r0, #5]
 80063f2:	8a43      	ldrh	r3, [r0, #18]
 80063f4:	700b      	strb	r3, [r1, #0]
 80063f6:	8a43      	ldrh	r3, [r0, #18]
 80063f8:	0a1b      	lsrs	r3, r3, #8
 80063fa:	704b      	strb	r3, [r1, #1]
 80063fc:	8b83      	ldrh	r3, [r0, #28]
 80063fe:	708b      	strb	r3, [r1, #2]
 8006400:	8b80      	ldrh	r0, [r0, #28]
 8006402:	0a00      	lsrs	r0, r0, #8
 8006404:	70c8      	strb	r0, [r1, #3]
 8006406:	710a      	strb	r2, [r1, #4]
 8006408:	714a      	strb	r2, [r1, #5]
 800640a:	bd10      	pop	{r4, pc}

0800640c <.text_51>:
 800640c:	20000000 	.word	0x20000000

08006410 <.text_52>:
 8006410:	20000288 	.word	0x20000288

08006414 <.text_53>:
 8006414:	000083ff 	.word	0x000083ff

08006418 <.text_54>:
 8006418:	0000ffe0 	.word	0x0000ffe0

0800641c <.text_55>:
 800641c:	5f4c5250 	.word	0x5f4c5250
 8006420:	4e455645 	.word	0x4e455645
 8006424:	58525f54 	.word	0x58525f54
 8006428:	5349445f 	.word	0x5349445f
 800642c:	44524143 	.word	0x44524143
 8006430:	00004445 	.word	0x00004445

08006434 <strlen>:
 8006434:	2300      	movs	r3, #0
 8006436:	5cc2      	ldrb	r2, [r0, r3]
 8006438:	3301      	adds	r3, #1
 800643a:	2a00      	cmp	r2, #0
 800643c:	d1fb      	bne.n	8006436 <strlen+0x2>
 800643e:	1e58      	subs	r0, r3, #1
 8006440:	4770      	bx	lr
	...

08006444 <__udivsi3>:
 8006444:	2200      	movs	r2, #0
 8006446:	0843      	lsrs	r3, r0, #1
 8006448:	428b      	cmp	r3, r1
 800644a:	d374      	bcc.n	8006536 <__udivsi3+0xf2>
 800644c:	0903      	lsrs	r3, r0, #4
 800644e:	428b      	cmp	r3, r1
 8006450:	d35f      	bcc.n	8006512 <__udivsi3+0xce>
 8006452:	0a03      	lsrs	r3, r0, #8
 8006454:	428b      	cmp	r3, r1
 8006456:	d344      	bcc.n	80064e2 <__udivsi3+0x9e>
 8006458:	0b03      	lsrs	r3, r0, #12
 800645a:	428b      	cmp	r3, r1
 800645c:	d328      	bcc.n	80064b0 <__udivsi3+0x6c>
 800645e:	0c03      	lsrs	r3, r0, #16
 8006460:	428b      	cmp	r3, r1
 8006462:	d30d      	bcc.n	8006480 <__udivsi3+0x3c>
 8006464:	22ff      	movs	r2, #255	@ 0xff
 8006466:	0209      	lsls	r1, r1, #8
 8006468:	ba12      	rev	r2, r2
 800646a:	0c03      	lsrs	r3, r0, #16
 800646c:	428b      	cmp	r3, r1
 800646e:	d302      	bcc.n	8006476 <__udivsi3+0x32>
 8006470:	1212      	asrs	r2, r2, #8
 8006472:	0209      	lsls	r1, r1, #8
 8006474:	d065      	beq.n	8006542 <__udivsi3+0xfe>
 8006476:	0b03      	lsrs	r3, r0, #12
 8006478:	428b      	cmp	r3, r1
 800647a:	d319      	bcc.n	80064b0 <__udivsi3+0x6c>
 800647c:	e000      	b.n	8006480 <__udivsi3+0x3c>
 800647e:	0a09      	lsrs	r1, r1, #8
 8006480:	0bc3      	lsrs	r3, r0, #15
 8006482:	428b      	cmp	r3, r1
 8006484:	d301      	bcc.n	800648a <__udivsi3+0x46>
 8006486:	03cb      	lsls	r3, r1, #15
 8006488:	1ac0      	subs	r0, r0, r3
 800648a:	4152      	adcs	r2, r2
 800648c:	0b83      	lsrs	r3, r0, #14
 800648e:	428b      	cmp	r3, r1
 8006490:	d301      	bcc.n	8006496 <__udivsi3+0x52>
 8006492:	038b      	lsls	r3, r1, #14
 8006494:	1ac0      	subs	r0, r0, r3
 8006496:	4152      	adcs	r2, r2
 8006498:	0b43      	lsrs	r3, r0, #13
 800649a:	428b      	cmp	r3, r1
 800649c:	d301      	bcc.n	80064a2 <__udivsi3+0x5e>
 800649e:	034b      	lsls	r3, r1, #13
 80064a0:	1ac0      	subs	r0, r0, r3
 80064a2:	4152      	adcs	r2, r2
 80064a4:	0b03      	lsrs	r3, r0, #12
 80064a6:	428b      	cmp	r3, r1
 80064a8:	d301      	bcc.n	80064ae <__udivsi3+0x6a>
 80064aa:	030b      	lsls	r3, r1, #12
 80064ac:	1ac0      	subs	r0, r0, r3
 80064ae:	4152      	adcs	r2, r2
 80064b0:	0ac3      	lsrs	r3, r0, #11
 80064b2:	428b      	cmp	r3, r1
 80064b4:	d301      	bcc.n	80064ba <__udivsi3+0x76>
 80064b6:	02cb      	lsls	r3, r1, #11
 80064b8:	1ac0      	subs	r0, r0, r3
 80064ba:	4152      	adcs	r2, r2
 80064bc:	0a83      	lsrs	r3, r0, #10
 80064be:	428b      	cmp	r3, r1
 80064c0:	d301      	bcc.n	80064c6 <__udivsi3+0x82>
 80064c2:	028b      	lsls	r3, r1, #10
 80064c4:	1ac0      	subs	r0, r0, r3
 80064c6:	4152      	adcs	r2, r2
 80064c8:	0a43      	lsrs	r3, r0, #9
 80064ca:	428b      	cmp	r3, r1
 80064cc:	d301      	bcc.n	80064d2 <__udivsi3+0x8e>
 80064ce:	024b      	lsls	r3, r1, #9
 80064d0:	1ac0      	subs	r0, r0, r3
 80064d2:	4152      	adcs	r2, r2
 80064d4:	0a03      	lsrs	r3, r0, #8
 80064d6:	428b      	cmp	r3, r1
 80064d8:	d301      	bcc.n	80064de <__udivsi3+0x9a>
 80064da:	020b      	lsls	r3, r1, #8
 80064dc:	1ac0      	subs	r0, r0, r3
 80064de:	4152      	adcs	r2, r2
 80064e0:	d2cd      	bcs.n	800647e <__udivsi3+0x3a>
 80064e2:	09c3      	lsrs	r3, r0, #7
 80064e4:	428b      	cmp	r3, r1
 80064e6:	d301      	bcc.n	80064ec <__udivsi3+0xa8>
 80064e8:	01cb      	lsls	r3, r1, #7
 80064ea:	1ac0      	subs	r0, r0, r3
 80064ec:	4152      	adcs	r2, r2
 80064ee:	0983      	lsrs	r3, r0, #6
 80064f0:	428b      	cmp	r3, r1
 80064f2:	d301      	bcc.n	80064f8 <__udivsi3+0xb4>
 80064f4:	018b      	lsls	r3, r1, #6
 80064f6:	1ac0      	subs	r0, r0, r3
 80064f8:	4152      	adcs	r2, r2
 80064fa:	0943      	lsrs	r3, r0, #5
 80064fc:	428b      	cmp	r3, r1
 80064fe:	d301      	bcc.n	8006504 <__udivsi3+0xc0>
 8006500:	014b      	lsls	r3, r1, #5
 8006502:	1ac0      	subs	r0, r0, r3
 8006504:	4152      	adcs	r2, r2
 8006506:	0903      	lsrs	r3, r0, #4
 8006508:	428b      	cmp	r3, r1
 800650a:	d301      	bcc.n	8006510 <__udivsi3+0xcc>
 800650c:	010b      	lsls	r3, r1, #4
 800650e:	1ac0      	subs	r0, r0, r3
 8006510:	4152      	adcs	r2, r2
 8006512:	08c3      	lsrs	r3, r0, #3
 8006514:	428b      	cmp	r3, r1
 8006516:	d301      	bcc.n	800651c <__udivsi3+0xd8>
 8006518:	00cb      	lsls	r3, r1, #3
 800651a:	1ac0      	subs	r0, r0, r3
 800651c:	4152      	adcs	r2, r2
 800651e:	0883      	lsrs	r3, r0, #2
 8006520:	428b      	cmp	r3, r1
 8006522:	d301      	bcc.n	8006528 <__udivsi3+0xe4>
 8006524:	008b      	lsls	r3, r1, #2
 8006526:	1ac0      	subs	r0, r0, r3
 8006528:	4152      	adcs	r2, r2
 800652a:	0843      	lsrs	r3, r0, #1
 800652c:	428b      	cmp	r3, r1
 800652e:	d301      	bcc.n	8006534 <__udivsi3+0xf0>
 8006530:	004b      	lsls	r3, r1, #1
 8006532:	1ac0      	subs	r0, r0, r3
 8006534:	4152      	adcs	r2, r2
 8006536:	1a41      	subs	r1, r0, r1
 8006538:	d200      	bcs.n	800653c <__udivsi3+0xf8>
 800653a:	4601      	mov	r1, r0
 800653c:	4152      	adcs	r2, r2
 800653e:	4610      	mov	r0, r2
 8006540:	4770      	bx	lr
 8006542:	e7ff      	b.n	8006544 <__udivsi3+0x100>
 8006544:	b501      	push	{r0, lr}
 8006546:	2000      	movs	r0, #0
 8006548:	f000 f806 	bl	8006558 <__aeabi_idiv0>
 800654c:	bd02      	pop	{r1, pc}
 800654e:	46c0      	nop			@ (mov r8, r8)

08006550 <__aeabi_uidivmod>:
 8006550:	2900      	cmp	r1, #0
 8006552:	d0f7      	beq.n	8006544 <__udivsi3+0x100>
 8006554:	e776      	b.n	8006444 <__udivsi3>
 8006556:	4770      	bx	lr

08006558 <__aeabi_idiv0>:
 8006558:	4770      	bx	lr
 800655a:	46c0      	nop			@ (mov r8, r8)

0800655c <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 800655c:	b590      	push	{r4, r7, lr}
 800655e:	b087      	sub	sp, #28
 8006560:	af02      	add	r7, sp, #8
 8006562:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8006564:	2380      	movs	r3, #128	@ 0x80
 8006566:	021b      	lsls	r3, r3, #8
 8006568:	4a11      	ldr	r2, [pc, #68]	@ (80065b0 <tx_application_define+0x54>)
 800656a:	4912      	ldr	r1, [pc, #72]	@ (80065b4 <tx_application_define+0x58>)
 800656c:	4812      	ldr	r0, [pc, #72]	@ (80065b8 <tx_application_define+0x5c>)
 800656e:	2434      	movs	r4, #52	@ 0x34
 8006570:	9400      	str	r4, [sp, #0]
 8006572:	f00c fea1 	bl	80132b8 <_txe_byte_pool_create>
 8006576:	1e03      	subs	r3, r0, #0
 8006578:	d105      	bne.n	8006586 <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 800657a:	4b0f      	ldr	r3, [pc, #60]	@ (80065b8 <tx_application_define+0x5c>)
 800657c:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	0018      	movs	r0, r3
 8006582:	f000 fe59 	bl	8007238 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

  if (tx_byte_pool_create(&ux_device_app_byte_pool, "Ux App memory pool", ux_device_byte_pool_buffer, UX_DEVICE_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 8006586:	2380      	movs	r3, #128	@ 0x80
 8006588:	021b      	lsls	r3, r3, #8
 800658a:	4a0c      	ldr	r2, [pc, #48]	@ (80065bc <tx_application_define+0x60>)
 800658c:	490c      	ldr	r1, [pc, #48]	@ (80065c0 <tx_application_define+0x64>)
 800658e:	480d      	ldr	r0, [pc, #52]	@ (80065c4 <tx_application_define+0x68>)
 8006590:	2434      	movs	r4, #52	@ 0x34
 8006592:	9400      	str	r4, [sp, #0]
 8006594:	f00c fe90 	bl	80132b8 <_txe_byte_pool_create>
 8006598:	1e03      	subs	r3, r0, #0
 800659a:	d105      	bne.n	80065a8 <tx_application_define+0x4c>
  {
    /* USER CODE BEGIN UX_Device_Byte_Pool_Success */

    /* USER CODE END UX_Device_Byte_Pool_Success */

    memory_ptr = (VOID *)&ux_device_app_byte_pool;
 800659c:	4b09      	ldr	r3, [pc, #36]	@ (80065c4 <tx_application_define+0x68>)
 800659e:	60fb      	str	r3, [r7, #12]

    if (MX_USBX_Device_Init(memory_ptr) != UX_SUCCESS)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	0018      	movs	r0, r3
 80065a4:	f017 f98d 	bl	801d8c2 <MX_USBX_Device_Init>

    /* USER CODE BEGIN MX_USBX_Device_Init_Success */

    /* USER CODE END MX_USBX_Device_Init_Success */
  }
}
 80065a8:	46c0      	nop			@ (mov r8, r8)
 80065aa:	46bd      	mov	sp, r7
 80065ac:	b005      	add	sp, #20
 80065ae:	bd90      	pop	{r4, r7, pc}
 80065b0:	20000294 	.word	0x20000294
 80065b4:	0801ed6c 	.word	0x0801ed6c
 80065b8:	20008294 	.word	0x20008294
 80065bc:	200082c8 	.word	0x200082c8
 80065c0:	0801ed80 	.word	0x0801ed80
 80065c4:	200102c8 	.word	0x200102c8

080065c8 <USB2533_Init>:

#include "USB2533.h"
#include "i2c.h"


USB2533_StatusTypeDef USB2533_Init(USB2533_HandleTypeDef *dev, I2C_HandleTypeDef *i2cHandle){
 80065c8:	b5b0      	push	{r4, r5, r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]

    USB2533_StatusTypeDef status = USB2533_OK;
 80065d2:	210f      	movs	r1, #15
 80065d4:	187b      	adds	r3, r7, r1
 80065d6:	2200      	movs	r2, #0
 80065d8:	701a      	strb	r2, [r3, #0]
//    uint8_t regData;

    dev->i2cHandle = i2cHandle;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	601a      	str	r2, [r3, #0]

    dev->current_page = 1;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	711a      	strb	r2, [r3, #4]


    /* TODO: config here */

    /* USB Attach. Exit SOC_CONFIG and Enter HUB_CONFIG Stage. */
    status = USB2533_WriteCommand(dev, USB2533_COMMAND_USB_ATTACH);
 80065e6:	000d      	movs	r5, r1
 80065e8:	187c      	adds	r4, r7, r1
 80065ea:	4a0b      	ldr	r2, [pc, #44]	@ (8006618 <USB2533_Init+0x50>)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	0011      	movs	r1, r2
 80065f0:	0018      	movs	r0, r3
 80065f2:	f000 f813 	bl	800661c <USB2533_WriteCommand>
 80065f6:	0003      	movs	r3, r0
 80065f8:	7023      	strb	r3, [r4, #0]
    if (status != USB2533_OK){
 80065fa:	197b      	adds	r3, r7, r5
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d002      	beq.n	8006608 <USB2533_Init+0x40>
    	return status;
 8006602:	197b      	adds	r3, r7, r5
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	e002      	b.n	800660e <USB2533_Init+0x46>
    }

    return status;
 8006608:	230f      	movs	r3, #15
 800660a:	18fb      	adds	r3, r7, r3
 800660c:	781b      	ldrb	r3, [r3, #0]
}
 800660e:	0018      	movs	r0, r3
 8006610:	46bd      	mov	sp, r7
 8006612:	b004      	add	sp, #16
 8006614:	bdb0      	pop	{r4, r5, r7, pc}
 8006616:	46c0      	nop			@ (mov r8, r8)
 8006618:	0000aa55 	.word	0x0000aa55

0800661c <USB2533_WriteCommand>:


//USB2533_StatusTypeDef USB2533_ReadRegister(USB2533_HandleTypeDef *dev, uint8_t reg, uint8_t *data);
//USB2533_StatusTypeDef USB2533_WriteRegister(USB2533_HandleTypeDef *dev, uint8_t reg, uint8_t *data);

USB2533_StatusTypeDef USB2533_WriteCommand(USB2533_HandleTypeDef *dev, uint16_t command){
 800661c:	b5b0      	push	{r4, r5, r7, lr}
 800661e:	b086      	sub	sp, #24
 8006620:	af02      	add	r7, sp, #8
 8006622:	6078      	str	r0, [r7, #4]
 8006624:	000a      	movs	r2, r1
 8006626:	1cbb      	adds	r3, r7, #2
 8006628:	801a      	strh	r2, [r3, #0]

    USB2533_StatusTypeDef status = USB2533_OK;
 800662a:	240f      	movs	r4, #15
 800662c:	193b      	adds	r3, r7, r4
 800662e:	2200      	movs	r2, #0
 8006630:	701a      	strb	r2, [r3, #0]
	uint8_t regData[3];

	regData[0] = command >> 8; 				   /* Command MSB */
 8006632:	1cbb      	adds	r3, r7, #2
 8006634:	881b      	ldrh	r3, [r3, #0]
 8006636:	0a1b      	lsrs	r3, r3, #8
 8006638:	b29b      	uxth	r3, r3
 800663a:	b2da      	uxtb	r2, r3
 800663c:	210c      	movs	r1, #12
 800663e:	187b      	adds	r3, r7, r1
 8006640:	701a      	strb	r2, [r3, #0]
	regData[1] = (uint8_t) (command & 0x00FF); /* Command LSB */
 8006642:	1cbb      	adds	r3, r7, #2
 8006644:	881b      	ldrh	r3, [r3, #0]
 8006646:	b2da      	uxtb	r2, r3
 8006648:	187b      	adds	r3, r7, r1
 800664a:	705a      	strb	r2, [r3, #1]
	regData[2] = 0x00; 						   /* Command complete */
 800664c:	187b      	adds	r3, r7, r1
 800664e:	2200      	movs	r2, #0
 8006650:	709a      	strb	r2, [r3, #2]

    status = HAL_I2C_Master_Transmit(dev->i2cHandle, USB2533_I2C_CONFIG_ADDR, regData, 3, 100);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6818      	ldr	r0, [r3, #0]
 8006656:	0025      	movs	r5, r4
 8006658:	193c      	adds	r4, r7, r4
 800665a:	187a      	adds	r2, r7, r1
 800665c:	2364      	movs	r3, #100	@ 0x64
 800665e:	9300      	str	r3, [sp, #0]
 8006660:	2303      	movs	r3, #3
 8006662:	215a      	movs	r1, #90	@ 0x5a
 8006664:	f002 fb2a 	bl	8008cbc <HAL_I2C_Master_Transmit>
 8006668:	0003      	movs	r3, r0
 800666a:	7023      	strb	r3, [r4, #0]

    return status;
 800666c:	197b      	adds	r3, r7, r5
 800666e:	781b      	ldrb	r3, [r3, #0]
}
 8006670:	0018      	movs	r0, r3
 8006672:	46bd      	mov	sp, r7
 8006674:	b004      	add	sp, #16
 8006676:	bdb0      	pop	{r4, r5, r7, pc}

08006678 <create_threads>:

/* Create queue pointers */
TX_QUEUE keyboard_queue_ptr;

/* Place this function under "USER CODE BEGIN App_ThreadX_Init" */
void create_threads(){
 8006678:	b590      	push	{r4, r7, lr}
 800667a:	b089      	sub	sp, #36	@ 0x24
 800667c:	af08      	add	r7, sp, #32
	tx_thread_create(&scan_keys_thread_ptr, SCAN_KEYS_THREAD_NAME, scan_keys_thread, 0x1234, scan_keys_thread_stack, SCAN_KEYS_THREAD_STACK_SIZE, SCAN_KEYS_THREAD_PRIORITY, SCAN_KEYS_THREAD_PRIORITY, 1, TX_AUTO_START);
 800667e:	4c0d      	ldr	r4, [pc, #52]	@ (80066b4 <create_threads+0x3c>)
 8006680:	4a0d      	ldr	r2, [pc, #52]	@ (80066b8 <create_threads+0x40>)
 8006682:	490e      	ldr	r1, [pc, #56]	@ (80066bc <create_threads+0x44>)
 8006684:	480e      	ldr	r0, [pc, #56]	@ (80066c0 <create_threads+0x48>)
 8006686:	23b0      	movs	r3, #176	@ 0xb0
 8006688:	9306      	str	r3, [sp, #24]
 800668a:	2301      	movs	r3, #1
 800668c:	9305      	str	r3, [sp, #20]
 800668e:	2301      	movs	r3, #1
 8006690:	9304      	str	r3, [sp, #16]
 8006692:	230f      	movs	r3, #15
 8006694:	9303      	str	r3, [sp, #12]
 8006696:	230f      	movs	r3, #15
 8006698:	9302      	str	r3, [sp, #8]
 800669a:	2380      	movs	r3, #128	@ 0x80
 800669c:	00db      	lsls	r3, r3, #3
 800669e:	9301      	str	r3, [sp, #4]
 80066a0:	4b08      	ldr	r3, [pc, #32]	@ (80066c4 <create_threads+0x4c>)
 80066a2:	9300      	str	r3, [sp, #0]
 80066a4:	0023      	movs	r3, r4
 80066a6:	f00d fbb5 	bl	8013e14 <_txe_thread_create>
}
 80066aa:	46c0      	nop			@ (mov r8, r8)
 80066ac:	46bd      	mov	sp, r7
 80066ae:	b001      	add	sp, #4
 80066b0:	bd90      	pop	{r4, r7, pc}
 80066b2:	46c0      	nop			@ (mov r8, r8)
 80066b4:	00001234 	.word	0x00001234
 80066b8:	08006b11 	.word	0x08006b11
 80066bc:	0801ed94 	.word	0x0801ed94
 80066c0:	200106fc 	.word	0x200106fc
 80066c4:	200102fc 	.word	0x200102fc

080066c8 <create_queues>:

void create_queues(){
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b082      	sub	sp, #8
 80066cc:	af02      	add	r7, sp, #8
	tx_queue_create(&keyboard_queue_ptr, KEYBOARD_QUEUE_NAME, 1, keyboard_queue_stack, 128);
 80066ce:	4b06      	ldr	r3, [pc, #24]	@ (80066e8 <create_queues+0x20>)
 80066d0:	4906      	ldr	r1, [pc, #24]	@ (80066ec <create_queues+0x24>)
 80066d2:	4807      	ldr	r0, [pc, #28]	@ (80066f0 <create_queues+0x28>)
 80066d4:	2238      	movs	r2, #56	@ 0x38
 80066d6:	9201      	str	r2, [sp, #4]
 80066d8:	2280      	movs	r2, #128	@ 0x80
 80066da:	9200      	str	r2, [sp, #0]
 80066dc:	2201      	movs	r2, #1
 80066de:	f00d f919 	bl	8013914 <_txe_queue_create>
}
 80066e2:	46c0      	nop			@ (mov r8, r8)
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	200107ac 	.word	0x200107ac
 80066ec:	0801eda0 	.word	0x0801eda0
 80066f0:	2001082c 	.word	0x2001082c

080066f4 <USBD_HID_Keyboard_Activate>:
 *         This function is called when insertion of a HID Keyboard device.
 * @param  hid_instance: Pointer to the hid class instance.
 * @retval none
 */
VOID USBD_HID_Keyboard_Activate(VOID *hid_instance)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b082      	sub	sp, #8
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN USBD_HID_Keyboard_Activate */

	/* Save the HID keyboard instance */
	hid_keyboard = (UX_SLAVE_CLASS_HID*) hid_instance;
 80066fc:	4b03      	ldr	r3, [pc, #12]	@ (800670c <USBD_HID_Keyboard_Activate+0x18>)
 80066fe:	687a      	ldr	r2, [r7, #4]
 8006700:	601a      	str	r2, [r3, #0]

	/* USER CODE END USBD_HID_Keyboard_Activate */

	return;
 8006702:	46c0      	nop			@ (mov r8, r8)
}
 8006704:	46bd      	mov	sp, r7
 8006706:	b002      	add	sp, #8
 8006708:	bd80      	pop	{r7, pc}
 800670a:	46c0      	nop			@ (mov r8, r8)
 800670c:	20010864 	.word	0x20010864

08006710 <USBD_HID_Keyboard_Deactivate>:
 *         This function is called when extraction of a HID Keyboard device.
 * @param  hid_instance: Pointer to the hid class instance.
 * @retval none
 */
VOID USBD_HID_Keyboard_Deactivate(VOID *hid_instance)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b082      	sub	sp, #8
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN USBD_HID_Keyboard_Deactivate */
	UX_PARAMETER_NOT_USED(hid_instance);

	/* Reset the HID mouse instance */
	hid_keyboard = UX_NULL;
 8006718:	4b03      	ldr	r3, [pc, #12]	@ (8006728 <USBD_HID_Keyboard_Deactivate+0x18>)
 800671a:	2200      	movs	r2, #0
 800671c:	601a      	str	r2, [r3, #0]

	/* USER CODE END USBD_HID_Keyboard_Deactivate */

	return;
 800671e:	46c0      	nop			@ (mov r8, r8)
}
 8006720:	46bd      	mov	sp, r7
 8006722:	b002      	add	sp, #8
 8006724:	bd80      	pop	{r7, pc}
 8006726:	46c0      	nop			@ (mov r8, r8)
 8006728:	20010864 	.word	0x20010864

0800672c <USBD_HID_Keyboard_SetReport>:
 * @param  hid_event: Pointer to structure of the hid event.
 * @retval status
 */
UINT USBD_HID_Keyboard_SetReport(UX_SLAVE_CLASS_HID *hid_instance,
		UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	6039      	str	r1, [r7, #0]
	UINT status = UX_SUCCESS;
 8006736:	2300      	movs	r3, #0
 8006738:	60fb      	str	r3, [r7, #12]
	/* USER CODE BEGIN USBD_HID_Keyboard_SetReport */
	UX_PARAMETER_NOT_USED(hid_instance);
	UX_PARAMETER_NOT_USED(hid_event);
	/* USER CODE END USBD_HID_Keyboard_SetReport */

	return status;
 800673a:	68fb      	ldr	r3, [r7, #12]
}
 800673c:	0018      	movs	r0, r3
 800673e:	46bd      	mov	sp, r7
 8006740:	b004      	add	sp, #16
 8006742:	bd80      	pop	{r7, pc}

08006744 <USBD_HID_Keyboard_GetReport>:
 * @param  hid_event: Pointer to structure of the hid event.
 * @retval status
 */
UINT USBD_HID_Keyboard_GetReport(UX_SLAVE_CLASS_HID *hid_instance,
		UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
	UINT status = UX_SUCCESS;
 800674e:	2300      	movs	r3, #0
 8006750:	60fb      	str	r3, [r7, #12]
	/* USER CODE BEGIN USBD_HID_Keyboard_GetReport */
	UX_PARAMETER_NOT_USED(hid_instance);
	UX_PARAMETER_NOT_USED(hid_event);
	/* USER CODE END USBD_HID_Keyboard_GetReport */

	return status;
 8006752:	68fb      	ldr	r3, [r7, #12]
}
 8006754:	0018      	movs	r0, r3
 8006756:	46bd      	mov	sp, r7
 8006758:	b004      	add	sp, #16
 800675a:	bd80      	pop	{r7, pc}

0800675c <hid_keyboard_thread>:
/**
 * @brief  Function implementing usbx_hid_keyboard_thread_entry.
 * @param  thread_input: not used
 * @retval none
 */
void hid_keyboard_thread(uint32_t thread_input){
 800675c:	b590      	push	{r4, r7, lr}
 800675e:	b091      	sub	sp, #68	@ 0x44
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
	UX_SLAVE_DEVICE *device;
	UX_SLAVE_CLASS_HID_EVENT hid_event;

	uint8_t modifier = 0;
 8006764:	233f      	movs	r3, #63	@ 0x3f
 8006766:	18fb      	adds	r3, r7, r3
 8006768:	2200      	movs	r2, #0
 800676a:	701a      	strb	r2, [r3, #0]


	TX_PARAMETER_NOT_USED(thread_input);

	/* Get the pointer to the device */
	device = &_ux_system_slave -> ux_system_slave_device;
 800676c:	4b3f      	ldr	r3, [pc, #252]	@ (800686c <hid_keyboard_thread+0x110>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	3320      	adds	r3, #32
 8006772:	63bb      	str	r3, [r7, #56]	@ 0x38

	/* Reset the HID event structure */
	ux_utility_memory_set(&hid_event, 0, sizeof(UX_SLAVE_CLASS_HID_EVENT));
 8006774:	230c      	movs	r3, #12
 8006776:	18fb      	adds	r3, r7, r3
 8006778:	222c      	movs	r2, #44	@ 0x2c
 800677a:	2100      	movs	r1, #0
 800677c:	0018      	movs	r0, r3
 800677e:	f011 fd5f 	bl	8018240 <_ux_utility_memory_set>
	while (1)
	{
		/* Check if the device state already configured */


		if ((device->ux_slave_device_state == UX_DEVICE_CONFIGURED) && (hid_keyboard != UX_NULL))
 8006782:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2b03      	cmp	r3, #3
 8006788:	d169      	bne.n	800685e <hid_keyboard_thread+0x102>
 800678a:	4b39      	ldr	r3, [pc, #228]	@ (8006870 <hid_keyboard_thread+0x114>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d065      	beq.n	800685e <hid_keyboard_thread+0x102>
		{

			tx_queue_receive(&keyboard_queue_ptr, &key_event, TX_WAIT_FOREVER);
 8006792:	2301      	movs	r3, #1
 8006794:	425a      	negs	r2, r3
 8006796:	2408      	movs	r4, #8
 8006798:	1939      	adds	r1, r7, r4
 800679a:	4b36      	ldr	r3, [pc, #216]	@ (8006874 <hid_keyboard_thread+0x118>)
 800679c:	0018      	movs	r0, r3
 800679e:	f00d f969 	bl	8013a74 <_txe_queue_receive>

			if (key_event.key > 0x00FF){
 80067a2:	0022      	movs	r2, r4
 80067a4:	18bb      	adds	r3, r7, r2
 80067a6:	881b      	ldrh	r3, [r3, #0]
 80067a8:	2bff      	cmp	r3, #255	@ 0xff
 80067aa:	d91e      	bls.n	80067ea <hid_keyboard_thread+0x8e>

				if (key_event.state == KEY_PRESSED){
 80067ac:	18bb      	adds	r3, r7, r2
 80067ae:	789b      	ldrb	r3, [r3, #2]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d109      	bne.n	80067c8 <hid_keyboard_thread+0x6c>
					modifier |= (uint8_t) (key_event.key & 0xff);
 80067b4:	18bb      	adds	r3, r7, r2
 80067b6:	881b      	ldrh	r3, [r3, #0]
 80067b8:	b2d9      	uxtb	r1, r3
 80067ba:	223f      	movs	r2, #63	@ 0x3f
 80067bc:	18bb      	adds	r3, r7, r2
 80067be:	18ba      	adds	r2, r7, r2
 80067c0:	7812      	ldrb	r2, [r2, #0]
 80067c2:	430a      	orrs	r2, r1
 80067c4:	701a      	strb	r2, [r3, #0]
			if (key_event.key > 0x00FF){
 80067c6:	e04e      	b.n	8006866 <hid_keyboard_thread+0x10a>
				}

				else if (key_event.state == KEY_RELEASED){
 80067c8:	2208      	movs	r2, #8
 80067ca:	18bb      	adds	r3, r7, r2
 80067cc:	789b      	ldrb	r3, [r3, #2]
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d149      	bne.n	8006866 <hid_keyboard_thread+0x10a>
					modifier &= (uint8_t) ~(key_event.key & 0xff);
 80067d2:	18bb      	adds	r3, r7, r2
 80067d4:	881b      	ldrh	r3, [r3, #0]
 80067d6:	b2db      	uxtb	r3, r3
 80067d8:	43db      	mvns	r3, r3
 80067da:	b2da      	uxtb	r2, r3
 80067dc:	213f      	movs	r1, #63	@ 0x3f
 80067de:	187b      	adds	r3, r7, r1
 80067e0:	1879      	adds	r1, r7, r1
 80067e2:	7809      	ldrb	r1, [r1, #0]
 80067e4:	400a      	ands	r2, r1
 80067e6:	701a      	strb	r2, [r3, #0]
			if (key_event.key > 0x00FF){
 80067e8:	e03d      	b.n	8006866 <hid_keyboard_thread+0x10a>
				}

			}
			else{
			if (key_event.state == KEY_PRESSED){
 80067ea:	2008      	movs	r0, #8
 80067ec:	183b      	adds	r3, r7, r0
 80067ee:	789b      	ldrb	r3, [r3, #2]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d118      	bne.n	8006826 <hid_keyboard_thread+0xca>

				hid_event.ux_device_class_hid_event_length = 8;
 80067f4:	210c      	movs	r1, #12
 80067f6:	187b      	adds	r3, r7, r1
 80067f8:	2208      	movs	r2, #8
 80067fa:	629a      	str	r2, [r3, #40]	@ 0x28

				/* This byte is a modifier byte */
				hid_event.ux_device_class_hid_event_buffer[0] = modifier;
 80067fc:	187b      	adds	r3, r7, r1
 80067fe:	223f      	movs	r2, #63	@ 0x3f
 8006800:	18ba      	adds	r2, r7, r2
 8006802:	7812      	ldrb	r2, [r2, #0]
 8006804:	721a      	strb	r2, [r3, #8]

				/* This byte is reserved */
				hid_event.ux_device_class_hid_event_buffer[1] = 0;
 8006806:	187b      	adds	r3, r7, r1
 8006808:	2200      	movs	r2, #0
 800680a:	725a      	strb	r2, [r3, #9]

				/* Update key button byte */
				hid_event.ux_device_class_hid_event_buffer[2] = key_event.key;
 800680c:	183b      	adds	r3, r7, r0
 800680e:	881b      	ldrh	r3, [r3, #0]
 8006810:	b2da      	uxtb	r2, r3
 8006812:	187b      	adds	r3, r7, r1
 8006814:	729a      	strb	r2, [r3, #10]

				/* Send keyboard event */
				ux_device_class_hid_event_set(hid_keyboard, &hid_event);
 8006816:	4b16      	ldr	r3, [pc, #88]	@ (8006870 <hid_keyboard_thread+0x114>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	187a      	adds	r2, r7, r1
 800681c:	0011      	movs	r1, r2
 800681e:	0018      	movs	r0, r3
 8006820:	f012 f95c 	bl	8018adc <_ux_device_class_hid_event_set>
			if (key_event.key > 0x00FF){
 8006824:	e01f      	b.n	8006866 <hid_keyboard_thread+0x10a>
			}


			else if (key_event.state == KEY_RELEASED){
 8006826:	2308      	movs	r3, #8
 8006828:	18fb      	adds	r3, r7, r3
 800682a:	789b      	ldrb	r3, [r3, #2]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d11a      	bne.n	8006866 <hid_keyboard_thread+0x10a>

				hid_event.ux_device_class_hid_event_length = 8;
 8006830:	210c      	movs	r1, #12
 8006832:	187b      	adds	r3, r7, r1
 8006834:	2208      	movs	r2, #8
 8006836:	629a      	str	r2, [r3, #40]	@ 0x28

				/* This byte is a modifier byte */
				hid_event.ux_device_class_hid_event_buffer[0] = modifier;
 8006838:	187b      	adds	r3, r7, r1
 800683a:	223f      	movs	r2, #63	@ 0x3f
 800683c:	18ba      	adds	r2, r7, r2
 800683e:	7812      	ldrb	r2, [r2, #0]
 8006840:	721a      	strb	r2, [r3, #8]

				/* This byte is reserved */
				hid_event.ux_device_class_hid_event_buffer[1] = 0;
 8006842:	187b      	adds	r3, r7, r1
 8006844:	2200      	movs	r2, #0
 8006846:	725a      	strb	r2, [r3, #9]

				/* Update key button byte */
				hid_event.ux_device_class_hid_event_buffer[2] = 0;
 8006848:	187b      	adds	r3, r7, r1
 800684a:	2200      	movs	r2, #0
 800684c:	729a      	strb	r2, [r3, #10]

				/* Send keyboard event */
				ux_device_class_hid_event_set(hid_keyboard, &hid_event);
 800684e:	4b08      	ldr	r3, [pc, #32]	@ (8006870 <hid_keyboard_thread+0x114>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	187a      	adds	r2, r7, r1
 8006854:	0011      	movs	r1, r2
 8006856:	0018      	movs	r0, r3
 8006858:	f012 f940 	bl	8018adc <_ux_device_class_hid_event_set>
			if (key_event.key > 0x00FF){
 800685c:	e003      	b.n	8006866 <hid_keyboard_thread+0x10a>
		}
		}
		else
		{
			/* Sleep thread for 10ms */
			tx_thread_sleep(MS_TO_TICK(10));
 800685e:	2001      	movs	r0, #1
 8006860:	f00b fd84 	bl	801236c <_tx_thread_sleep>
 8006864:	e78d      	b.n	8006782 <hid_keyboard_thread+0x26>
			if (key_event.key > 0x00FF){
 8006866:	46c0      	nop			@ (mov r8, r8)
		if ((device->ux_slave_device_state == UX_DEVICE_CONFIGURED) && (hid_keyboard != UX_NULL))
 8006868:	e78b      	b.n	8006782 <hid_keyboard_thread+0x26>
 800686a:	46c0      	nop			@ (mov r8, r8)
 800686c:	200118cc 	.word	0x200118cc
 8006870:	20010864 	.word	0x20010864
 8006874:	2001082c 	.word	0x2001082c

08006878 <USBD_HID_Mouse_Activate>:
  *         This function is called when insertion of a HID Mouse device.
  * @param  hid_instance: Pointer to the hid class instance.
  * @retval none
  */
VOID USBD_HID_Mouse_Activate(VOID *hid_instance)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b082      	sub	sp, #8
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_HID_Mouse_Activate */

  /* Save the HID mouse instance */
  hid_mouse = (UX_SLAVE_CLASS_HID*) hid_instance;
 8006880:	4b03      	ldr	r3, [pc, #12]	@ (8006890 <USBD_HID_Mouse_Activate+0x18>)
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	601a      	str	r2, [r3, #0]

  /* USER CODE END USBD_HID_Mouse_Activate */

  return;
 8006886:	46c0      	nop			@ (mov r8, r8)
}
 8006888:	46bd      	mov	sp, r7
 800688a:	b002      	add	sp, #8
 800688c:	bd80      	pop	{r7, pc}
 800688e:	46c0      	nop			@ (mov r8, r8)
 8006890:	20010868 	.word	0x20010868

08006894 <USBD_HID_Mouse_Deactivate>:
  *         This function is called when extraction of a HID Mouse device.
  * @param  hid_instance: Pointer to the hid class instance.
  * @retval none
  */
VOID USBD_HID_Mouse_Deactivate(VOID *hid_instance)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b082      	sub	sp, #8
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_HID_Mouse_Deactivate */
  UX_PARAMETER_NOT_USED(hid_instance);

  /* Reset the HID mouse instance */
  hid_mouse = UX_NULL;
 800689c:	4b03      	ldr	r3, [pc, #12]	@ (80068ac <USBD_HID_Mouse_Deactivate+0x18>)
 800689e:	2200      	movs	r2, #0
 80068a0:	601a      	str	r2, [r3, #0]

  /* USER CODE END USBD_HID_Mouse_Deactivate */

  return;
 80068a2:	46c0      	nop			@ (mov r8, r8)
}
 80068a4:	46bd      	mov	sp, r7
 80068a6:	b002      	add	sp, #8
 80068a8:	bd80      	pop	{r7, pc}
 80068aa:	46c0      	nop			@ (mov r8, r8)
 80068ac:	20010868 	.word	0x20010868

080068b0 <USBD_HID_Mouse_SetReport>:
  * @param  hid_event: Pointer to structure of the hid event.
  * @retval status
  */
UINT USBD_HID_Mouse_SetReport(UX_SLAVE_CLASS_HID *hid_instance,
                              UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b084      	sub	sp, #16
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	6039      	str	r1, [r7, #0]
  UINT status = UX_SUCCESS;
 80068ba:	2300      	movs	r3, #0
 80068bc:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN USBD_HID_Mouse_SetReport */
  UX_PARAMETER_NOT_USED(hid_instance);
  UX_PARAMETER_NOT_USED(hid_event);
  /* USER CODE END USBD_HID_Mouse_SetReport */

  return status;
 80068be:	68fb      	ldr	r3, [r7, #12]
}
 80068c0:	0018      	movs	r0, r3
 80068c2:	46bd      	mov	sp, r7
 80068c4:	b004      	add	sp, #16
 80068c6:	bd80      	pop	{r7, pc}

080068c8 <USBD_HID_Mouse_GetReport>:
  * @param  hid_event: Pointer to structure of the hid event.
  * @retval status
  */
UINT USBD_HID_Mouse_GetReport(UX_SLAVE_CLASS_HID *hid_instance,
                              UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b084      	sub	sp, #16
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
 80068d0:	6039      	str	r1, [r7, #0]
  UINT status = UX_SUCCESS;
 80068d2:	2300      	movs	r3, #0
 80068d4:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN USBD_HID_Mouse_GetReport */
  UX_PARAMETER_NOT_USED(hid_instance);
  UX_PARAMETER_NOT_USED(hid_event);
  /* USER CODE END USBD_HID_Mouse_GetReport */

  return status;
 80068d6:	68fb      	ldr	r3, [r7, #12]
}
 80068d8:	0018      	movs	r0, r3
 80068da:	46bd      	mov	sp, r7
 80068dc:	b004      	add	sp, #16
 80068de:	bd80      	pop	{r7, pc}

080068e0 <hid_mouse_thread>:
  * @brief  Function implementing usbx_hid_mouse_thread_entry.
  * @param  thread_input: not used
  * @retval none
  */
void hid_mouse_thread(uint32_t thread_input)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b08e      	sub	sp, #56	@ 0x38
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  UX_SLAVE_CLASS_HID_EVENT hid_event;

  TX_PARAMETER_NOT_USED(thread_input);

  /* Get the pointer to the device */
  device = &_ux_system_slave -> ux_system_slave_device;
 80068e8:	4b0d      	ldr	r3, [pc, #52]	@ (8006920 <hid_mouse_thread+0x40>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	3320      	adds	r3, #32
 80068ee:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Reset the HID event structure */
  ux_utility_memory_set(&hid_event, 0, sizeof(UX_SLAVE_CLASS_HID_EVENT));
 80068f0:	2308      	movs	r3, #8
 80068f2:	18fb      	adds	r3, r7, r3
 80068f4:	222c      	movs	r2, #44	@ 0x2c
 80068f6:	2100      	movs	r1, #0
 80068f8:	0018      	movs	r0, r3
 80068fa:	f011 fca1 	bl	8018240 <_ux_utility_memory_set>

  while (1)
  {
    /* Check if the device state already configured */
    if ((device->ux_slave_device_state == UX_DEVICE_CONFIGURED) && (hid_mouse != UX_NULL))
 80068fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	2b03      	cmp	r3, #3
 8006904:	d107      	bne.n	8006916 <hid_mouse_thread+0x36>
 8006906:	4b07      	ldr	r3, [pc, #28]	@ (8006924 <hid_mouse_thread+0x44>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d003      	beq.n	8006916 <hid_mouse_thread+0x36>
    {
      /* Sleep for 10ms */
      tx_thread_sleep(MS_TO_TICK(10));
 800690e:	2001      	movs	r0, #1
 8006910:	f00b fd2c 	bl	801236c <_tx_thread_sleep>
 8006914:	e002      	b.n	800691c <hid_mouse_thread+0x3c>
//      JoyState = JOY_NONE;
    }
    else
    {
      /* Sleep thread for 10ms */
      tx_thread_sleep(MS_TO_TICK(10));
 8006916:	2001      	movs	r0, #1
 8006918:	f00b fd28 	bl	801236c <_tx_thread_sleep>
    if ((device->ux_slave_device_state == UX_DEVICE_CONFIGURED) && (hid_mouse != UX_NULL))
 800691c:	e7ef      	b.n	80068fe <hid_mouse_thread+0x1e>
 800691e:	46c0      	nop			@ (mov r8, r8)
 8006920:	200118cc 	.word	0x200118cc
 8006924:	20010868 	.word	0x20010868

08006928 <key_init>:
 *      Author: bens1
 */

#include "keys.h"

void key_init(key_HandleTypeDef *key, keyName_TypeDef key_name, GPIO_TypeDef *port, uint16_t pin, TX_QUEUE *queue){
 8006928:	b590      	push	{r4, r7, lr}
 800692a:	b085      	sub	sp, #20
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	0008      	movs	r0, r1
 8006932:	607a      	str	r2, [r7, #4]
 8006934:	0019      	movs	r1, r3
 8006936:	240a      	movs	r4, #10
 8006938:	193b      	adds	r3, r7, r4
 800693a:	1c02      	adds	r2, r0, #0
 800693c:	801a      	strh	r2, [r3, #0]
 800693e:	2008      	movs	r0, #8
 8006940:	183b      	adds	r3, r7, r0
 8006942:	1c0a      	adds	r2, r1, #0
 8006944:	801a      	strh	r2, [r3, #0]

	key->key_name = key_name;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	193a      	adds	r2, r7, r4
 800694a:	8812      	ldrh	r2, [r2, #0]
 800694c:	815a      	strh	r2, [r3, #10]
	key->port = port;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	687a      	ldr	r2, [r7, #4]
 8006952:	605a      	str	r2, [r3, #4]
	key->pin = pin;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	183a      	adds	r2, r7, r0
 8006958:	8812      	ldrh	r2, [r2, #0]
 800695a:	801a      	strh	r2, [r3, #0]
	key->queue = queue;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	6a3a      	ldr	r2, [r7, #32]
 8006960:	60da      	str	r2, [r3, #12]

	key->current_state = HAL_GPIO_ReadPin(key->port, key->pin);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	685a      	ldr	r2, [r3, #4]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	881b      	ldrh	r3, [r3, #0]
 800696a:	0019      	movs	r1, r3
 800696c:	0010      	movs	r0, r2
 800696e:	f002 f8c5 	bl	8008afc <HAL_GPIO_ReadPin>
 8006972:	0003      	movs	r3, r0
 8006974:	001a      	movs	r2, r3
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	721a      	strb	r2, [r3, #8]
	key->previous_state = key->current_state;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	7a1a      	ldrb	r2, [r3, #8]
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	725a      	strb	r2, [r3, #9]
}
 8006982:	46c0      	nop			@ (mov r8, r8)
 8006984:	46bd      	mov	sp, r7
 8006986:	b005      	add	sp, #20
 8006988:	bd90      	pop	{r4, r7, pc}

0800698a <key_update>:

void key_update(key_HandleTypeDef *key){
 800698a:	b580      	push	{r7, lr}
 800698c:	b082      	sub	sp, #8
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]

	key->current_state = HAL_GPIO_ReadPin(key->port, key->pin);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	685a      	ldr	r2, [r3, #4]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	881b      	ldrh	r3, [r3, #0]
 800699a:	0019      	movs	r1, r3
 800699c:	0010      	movs	r0, r2
 800699e:	f002 f8ad 	bl	8008afc <HAL_GPIO_ReadPin>
 80069a2:	0003      	movs	r3, r0
 80069a4:	001a      	movs	r2, r3
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	721a      	strb	r2, [r3, #8]

	/* Key pressed */
	if (key->current_state == GPIO_PIN_RESET && key->previous_state == GPIO_PIN_SET){
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	7a1b      	ldrb	r3, [r3, #8]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d113      	bne.n	80069da <key_update+0x50>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	7a5b      	ldrb	r3, [r3, #9]
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d10f      	bne.n	80069da <key_update+0x50>

		key->event.key = key->key_name;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	895a      	ldrh	r2, [r3, #10]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	821a      	strh	r2, [r3, #16]
		key->event.state = KEY_PRESSED;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	749a      	strb	r2, [r3, #18]

		tx_queue_send(key->queue, &key->event, TX_NO_WAIT);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	68d8      	ldr	r0, [r3, #12]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	3310      	adds	r3, #16
 80069d0:	2200      	movs	r2, #0
 80069d2:	0019      	movs	r1, r3
 80069d4:	f00d f89a 	bl	8013b0c <_txe_queue_send>
 80069d8:	e016      	b.n	8006a08 <key_update+0x7e>
	}

	/* Key released */
	else if (key->current_state == GPIO_PIN_SET && key->previous_state == GPIO_PIN_RESET){
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	7a1b      	ldrb	r3, [r3, #8]
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d112      	bne.n	8006a08 <key_update+0x7e>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	7a5b      	ldrb	r3, [r3, #9]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10e      	bne.n	8006a08 <key_update+0x7e>

		key->event.key = key->key_name;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	895a      	ldrh	r2, [r3, #10]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	821a      	strh	r2, [r3, #16]
		key->event.state = KEY_RELEASED;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2201      	movs	r2, #1
 80069f6:	749a      	strb	r2, [r3, #18]

		tx_queue_send(key->queue, &key->event, TX_NO_WAIT);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	68d8      	ldr	r0, [r3, #12]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	3310      	adds	r3, #16
 8006a00:	2200      	movs	r2, #0
 8006a02:	0019      	movs	r1, r3
 8006a04:	f00d f882 	bl	8013b0c <_txe_queue_send>
	}

	key->previous_state = key->current_state;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	7a1a      	ldrb	r2, [r3, #8]
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	725a      	strb	r2, [r3, #9]
}
 8006a10:	46c0      	nop			@ (mov r8, r8)
 8006a12:	46bd      	mov	sp, r7
 8006a14:	b002      	add	sp, #8
 8006a16:	bd80      	pop	{r7, pc}

08006a18 <USBD_STORAGE_Activate>:
  *         This function is called when insertion of a storage device.
  * @param  storage_instance: Pointer to the storage class instance.
  * @retval none
  */
VOID USBD_STORAGE_Activate(VOID *storage_instance)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b082      	sub	sp, #8
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_STORAGE_Activate */
  UX_PARAMETER_NOT_USED(storage_instance);
  /* USER CODE END USBD_STORAGE_Activate */

  return;
 8006a20:	46c0      	nop			@ (mov r8, r8)
}
 8006a22:	46bd      	mov	sp, r7
 8006a24:	b002      	add	sp, #8
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <USBD_STORAGE_Deactivate>:
  *         This function is called when extraction of a storage device.
  * @param  storage_instance: Pointer to the storage class instance.
  * @retval none
  */
VOID USBD_STORAGE_Deactivate(VOID *storage_instance)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b082      	sub	sp, #8
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_STORAGE_Activate */
  UX_PARAMETER_NOT_USED(storage_instance);
  /* USER CODE END USBD_STORAGE_Activate */

  return;
 8006a30:	46c0      	nop			@ (mov r8, r8)
}
 8006a32:	46bd      	mov	sp, r7
 8006a34:	b002      	add	sp, #8
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <USBD_STORAGE_Read>:
  *                       callback return value.
  * @retval status
  */
UINT USBD_STORAGE_Read(VOID *storage_instance, ULONG lun, UCHAR *data_pointer,
                       ULONG number_blocks, ULONG lba, ULONG *media_status)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b086      	sub	sp, #24
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	607a      	str	r2, [r7, #4]
 8006a44:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 8006a46:	2300      	movs	r3, #0
 8006a48:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN USBD_STORAGE_Read */
  UX_PARAMETER_NOT_USED(storage_instance);
  UX_PARAMETER_NOT_USED(lun);
  UX_PARAMETER_NOT_USED(media_status);

  ULONG ReadFlags = 0U;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	613b      	str	r3, [r7, #16]

  /* USER CODE END USBD_STORAGE_Read */

  return status;
 8006a4e:	697b      	ldr	r3, [r7, #20]
}
 8006a50:	0018      	movs	r0, r3
 8006a52:	46bd      	mov	sp, r7
 8006a54:	b006      	add	sp, #24
 8006a56:	bd80      	pop	{r7, pc}

08006a58 <USBD_STORAGE_Write>:
  *                       callback return value.
  * @retval status
  */
UINT USBD_STORAGE_Write(VOID *storage_instance, ULONG lun, UCHAR *data_pointer,
                        ULONG number_blocks, ULONG lba, ULONG *media_status)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b086      	sub	sp, #24
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	60f8      	str	r0, [r7, #12]
 8006a60:	60b9      	str	r1, [r7, #8]
 8006a62:	607a      	str	r2, [r7, #4]
 8006a64:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 8006a66:	2300      	movs	r3, #0
 8006a68:	617b      	str	r3, [r7, #20]
  /* USER CODE BEGIN USBD_STORAGE_Write */
  UX_PARAMETER_NOT_USED(storage_instance);
  UX_PARAMETER_NOT_USED(lun);
  UX_PARAMETER_NOT_USED(media_status);

  ULONG WriteFlags = 0U;
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	613b      	str	r3, [r7, #16]



  return status;
 8006a6e:	697b      	ldr	r3, [r7, #20]
}
 8006a70:	0018      	movs	r0, r3
 8006a72:	46bd      	mov	sp, r7
 8006a74:	b006      	add	sp, #24
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <USBD_STORAGE_Flush>:
  *                       callback return value.
  * @retval status
  */
UINT USBD_STORAGE_Flush(VOID *storage_instance, ULONG lun, ULONG number_blocks,
                        ULONG lba, ULONG *media_status)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b086      	sub	sp, #24
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]
 8006a84:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 8006a86:	2300      	movs	r3, #0
 8006a88:	617b      	str	r3, [r7, #20]
  UX_PARAMETER_NOT_USED(number_blocks);
  UX_PARAMETER_NOT_USED(lba);
  UX_PARAMETER_NOT_USED(media_status);
  /* USER CODE END USBD_STORAGE_Flush */

  return status;
 8006a8a:	697b      	ldr	r3, [r7, #20]
}
 8006a8c:	0018      	movs	r0, r3
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	b006      	add	sp, #24
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <USBD_STORAGE_Status>:
  *                       callback return value.
  * @retval status
  */
UINT USBD_STORAGE_Status(VOID *storage_instance, ULONG lun, ULONG media_id,
                         ULONG *media_status)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b086      	sub	sp, #24
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	60f8      	str	r0, [r7, #12]
 8006a9c:	60b9      	str	r1, [r7, #8]
 8006a9e:	607a      	str	r2, [r7, #4]
 8006aa0:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	617b      	str	r3, [r7, #20]
  UX_PARAMETER_NOT_USED(lun);
  UX_PARAMETER_NOT_USED(media_id);
  UX_PARAMETER_NOT_USED(media_status);
  /* USER CODE END USBD_STORAGE_Status */

  return status;
 8006aa6:	697b      	ldr	r3, [r7, #20]
}
 8006aa8:	0018      	movs	r0, r3
 8006aaa:	46bd      	mov	sp, r7
 8006aac:	b006      	add	sp, #24
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <USBD_STORAGE_Notification>:
  * @retval status
  */
UINT USBD_STORAGE_Notification(VOID *storage_instance, ULONG lun, ULONG media_id,
                               ULONG notification_class, UCHAR **media_notification,
                               ULONG *media_notification_length)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b086      	sub	sp, #24
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	607a      	str	r2, [r7, #4]
 8006abc:	603b      	str	r3, [r7, #0]
  UINT status = UX_SUCCESS;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	617b      	str	r3, [r7, #20]
  UX_PARAMETER_NOT_USED(notification_class);
  UX_PARAMETER_NOT_USED(media_notification);
  UX_PARAMETER_NOT_USED(media_notification_length);
  /* USER CODE END USBD_STORAGE_Notification */

  return status;
 8006ac2:	697b      	ldr	r3, [r7, #20]
}
 8006ac4:	0018      	movs	r0, r3
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	b006      	add	sp, #24
 8006aca:	bd80      	pop	{r7, pc}

08006acc <USBD_STORAGE_GetMediaLastLba>:
  *         Get Media last LBA.
  * @param  none
  * @retval last lba
  */
ULONG USBD_STORAGE_GetMediaLastLba(VOID)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
  ULONG LastLba = 0U;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	607b      	str	r3, [r7, #4]

  /* USER CODE BEGIN USBD_STORAGE_GetMediaLastLba */

  LastLba = (ULONG) 1; // TODO: get better value
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	607b      	str	r3, [r7, #4]

  /* USER CODE END USBD_STORAGE_GetMediaLastLba */

  return LastLba;
 8006ada:	687b      	ldr	r3, [r7, #4]
}
 8006adc:	0018      	movs	r0, r3
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	b002      	add	sp, #8
 8006ae2:	bd80      	pop	{r7, pc}

08006ae4 <USBD_STORAGE_GetMediaBlocklength>:
  *         Get Media block length.
  * @param  none.
  * @retval block length.
  */
ULONG USBD_STORAGE_GetMediaBlocklength(VOID)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b082      	sub	sp, #8
 8006ae8:	af00      	add	r7, sp, #0
  ULONG MediaBlockLen = 0U;
 8006aea:	2300      	movs	r3, #0
 8006aec:	607b      	str	r3, [r7, #4]

  /* USER CODE BEGIN USBD_STORAGE_GetMediaBlocklength */

  MediaBlockLen = (ULONG) 512; // TODO: get better value
 8006aee:	2380      	movs	r3, #128	@ 0x80
 8006af0:	009b      	lsls	r3, r3, #2
 8006af2:	607b      	str	r3, [r7, #4]

  /* USER CODE END USBD_STORAGE_GetMediaBlocklength */

  return MediaBlockLen;
 8006af4:	687b      	ldr	r3, [r7, #4]
}
 8006af6:	0018      	movs	r0, r3
 8006af8:	46bd      	mov	sp, r7
 8006afa:	b002      	add	sp, #8
 8006afc:	bd80      	pop	{r7, pc}

08006afe <msc_thread>:




void msc_thread(uint32_t thread_input){
 8006afe:	b580      	push	{r7, lr}
 8006b00:	b082      	sub	sp, #8
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]

}
 8006b06:	46c0      	nop			@ (mov r8, r8)
 8006b08:	46bd      	mov	sp, r7
 8006b0a:	b002      	add	sp, #8
 8006b0c:	bd80      	pop	{r7, pc}
	...

08006b10 <scan_keys_thread>:
#include "threads.h"
#include "keys.h"

key_HandleTypeDef keys[NUMBER_OF_KEYS];

void scan_keys_thread(uint32_t initial_input){
 8006b10:	b590      	push	{r4, r7, lr}
 8006b12:	b087      	sub	sp, #28
 8006b14:	af02      	add	r7, sp, #8
 8006b16:	6078      	str	r0, [r7, #4]

	key_init(&keys[ 0], KEY_NAME_1, KEY_A2_GPIO_Port, KEY_A2_Pin, &keyboard_queue_ptr);
 8006b18:	2380      	movs	r3, #128	@ 0x80
 8006b1a:	00da      	lsls	r2, r3, #3
 8006b1c:	4982      	ldr	r1, [pc, #520]	@ (8006d28 <scan_keys_thread+0x218>)
 8006b1e:	4883      	ldr	r0, [pc, #524]	@ (8006d2c <scan_keys_thread+0x21c>)
 8006b20:	4b83      	ldr	r3, [pc, #524]	@ (8006d30 <scan_keys_thread+0x220>)
 8006b22:	9300      	str	r3, [sp, #0]
 8006b24:	0013      	movs	r3, r2
 8006b26:	000a      	movs	r2, r1
 8006b28:	211e      	movs	r1, #30
 8006b2a:	f7ff fefd 	bl	8006928 <key_init>
	key_init(&keys[ 1], KEY_NAME_2, KEY_A3_GPIO_Port, KEY_A3_Pin, &keyboard_queue_ptr);
 8006b2e:	2380      	movs	r3, #128	@ 0x80
 8006b30:	015a      	lsls	r2, r3, #5
 8006b32:	497d      	ldr	r1, [pc, #500]	@ (8006d28 <scan_keys_thread+0x218>)
 8006b34:	487f      	ldr	r0, [pc, #508]	@ (8006d34 <scan_keys_thread+0x224>)
 8006b36:	4b7e      	ldr	r3, [pc, #504]	@ (8006d30 <scan_keys_thread+0x220>)
 8006b38:	9300      	str	r3, [sp, #0]
 8006b3a:	0013      	movs	r3, r2
 8006b3c:	000a      	movs	r2, r1
 8006b3e:	211f      	movs	r1, #31
 8006b40:	f7ff fef2 	bl	8006928 <key_init>
	key_init(&keys[ 2], KEY_NAME_3, KEY_A4_GPIO_Port, KEY_A4_Pin, &keyboard_queue_ptr);
 8006b44:	4a7c      	ldr	r2, [pc, #496]	@ (8006d38 <scan_keys_thread+0x228>)
 8006b46:	487d      	ldr	r0, [pc, #500]	@ (8006d3c <scan_keys_thread+0x22c>)
 8006b48:	4b79      	ldr	r3, [pc, #484]	@ (8006d30 <scan_keys_thread+0x220>)
 8006b4a:	9300      	str	r3, [sp, #0]
 8006b4c:	2340      	movs	r3, #64	@ 0x40
 8006b4e:	2120      	movs	r1, #32
 8006b50:	f7ff feea 	bl	8006928 <key_init>
	key_init(&keys[ 3], KEY_NAME_4, KEY_A5_GPIO_Port, KEY_A5_Pin, &keyboard_queue_ptr);
 8006b54:	4a78      	ldr	r2, [pc, #480]	@ (8006d38 <scan_keys_thread+0x228>)
 8006b56:	487a      	ldr	r0, [pc, #488]	@ (8006d40 <scan_keys_thread+0x230>)
 8006b58:	4b75      	ldr	r3, [pc, #468]	@ (8006d30 <scan_keys_thread+0x220>)
 8006b5a:	9300      	str	r3, [sp, #0]
 8006b5c:	2380      	movs	r3, #128	@ 0x80
 8006b5e:	2121      	movs	r1, #33	@ 0x21
 8006b60:	f7ff fee2 	bl	8006928 <key_init>
	key_init(&keys[ 4], KEY_NAME_5, KEY_A6_GPIO_Port, KEY_A6_Pin, &keyboard_queue_ptr);
 8006b64:	2380      	movs	r3, #128	@ 0x80
 8006b66:	00d9      	lsls	r1, r3, #3
 8006b68:	23a0      	movs	r3, #160	@ 0xa0
 8006b6a:	05da      	lsls	r2, r3, #23
 8006b6c:	4875      	ldr	r0, [pc, #468]	@ (8006d44 <scan_keys_thread+0x234>)
 8006b6e:	4b70      	ldr	r3, [pc, #448]	@ (8006d30 <scan_keys_thread+0x220>)
 8006b70:	9300      	str	r3, [sp, #0]
 8006b72:	000b      	movs	r3, r1
 8006b74:	2122      	movs	r1, #34	@ 0x22
 8006b76:	f7ff fed7 	bl	8006928 <key_init>
	key_init(&keys[ 5], KEY_NAME_Q, KEY_B2_GPIO_Port, KEY_B2_Pin, &keyboard_queue_ptr);
 8006b7a:	23a0      	movs	r3, #160	@ 0xa0
 8006b7c:	05da      	lsls	r2, r3, #23
 8006b7e:	4872      	ldr	r0, [pc, #456]	@ (8006d48 <scan_keys_thread+0x238>)
 8006b80:	4b6b      	ldr	r3, [pc, #428]	@ (8006d30 <scan_keys_thread+0x220>)
 8006b82:	9300      	str	r3, [sp, #0]
 8006b84:	2340      	movs	r3, #64	@ 0x40
 8006b86:	2114      	movs	r1, #20
 8006b88:	f7ff fece 	bl	8006928 <key_init>
	key_init(&keys[ 6], KEY_NAME_W, KEY_B3_GPIO_Port, KEY_B3_Pin, &keyboard_queue_ptr);
 8006b8c:	23a0      	movs	r3, #160	@ 0xa0
 8006b8e:	05da      	lsls	r2, r3, #23
 8006b90:	486e      	ldr	r0, [pc, #440]	@ (8006d4c <scan_keys_thread+0x23c>)
 8006b92:	4b67      	ldr	r3, [pc, #412]	@ (8006d30 <scan_keys_thread+0x220>)
 8006b94:	9300      	str	r3, [sp, #0]
 8006b96:	2380      	movs	r3, #128	@ 0x80
 8006b98:	211a      	movs	r1, #26
 8006b9a:	f7ff fec5 	bl	8006928 <key_init>
	key_init(&keys[ 7], KEY_NAME_E, KEY_B4_GPIO_Port, KEY_B4_Pin, &keyboard_queue_ptr);
 8006b9e:	4a62      	ldr	r2, [pc, #392]	@ (8006d28 <scan_keys_thread+0x218>)
 8006ba0:	486b      	ldr	r0, [pc, #428]	@ (8006d50 <scan_keys_thread+0x240>)
 8006ba2:	4b63      	ldr	r3, [pc, #396]	@ (8006d30 <scan_keys_thread+0x220>)
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	2301      	movs	r3, #1
 8006ba8:	2108      	movs	r1, #8
 8006baa:	f7ff febd 	bl	8006928 <key_init>
	key_init(&keys[ 8], KEY_NAME_R, KEY_B5_GPIO_Port, KEY_B5_Pin, &keyboard_queue_ptr);
 8006bae:	2380      	movs	r3, #128	@ 0x80
 8006bb0:	011a      	lsls	r2, r3, #4
 8006bb2:	495d      	ldr	r1, [pc, #372]	@ (8006d28 <scan_keys_thread+0x218>)
 8006bb4:	4867      	ldr	r0, [pc, #412]	@ (8006d54 <scan_keys_thread+0x244>)
 8006bb6:	4b5e      	ldr	r3, [pc, #376]	@ (8006d30 <scan_keys_thread+0x220>)
 8006bb8:	9300      	str	r3, [sp, #0]
 8006bba:	0013      	movs	r3, r2
 8006bbc:	000a      	movs	r2, r1
 8006bbe:	2115      	movs	r1, #21
 8006bc0:	f7ff feb2 	bl	8006928 <key_init>
	key_init(&keys[ 9], KEY_NAME_T, KEY_B6_GPIO_Port, KEY_B6_Pin, &keyboard_queue_ptr);
 8006bc4:	2380      	movs	r3, #128	@ 0x80
 8006bc6:	0219      	lsls	r1, r3, #8
 8006bc8:	23a0      	movs	r3, #160	@ 0xa0
 8006bca:	05da      	lsls	r2, r3, #23
 8006bcc:	4862      	ldr	r0, [pc, #392]	@ (8006d58 <scan_keys_thread+0x248>)
 8006bce:	4b58      	ldr	r3, [pc, #352]	@ (8006d30 <scan_keys_thread+0x220>)
 8006bd0:	9300      	str	r3, [sp, #0]
 8006bd2:	000b      	movs	r3, r1
 8006bd4:	2117      	movs	r1, #23
 8006bd6:	f7ff fea7 	bl	8006928 <key_init>
	key_init(&keys[10], KEY_NAME_A, KEY_C2_GPIO_Port, KEY_C2_Pin, &keyboard_queue_ptr);
 8006bda:	23a0      	movs	r3, #160	@ 0xa0
 8006bdc:	05da      	lsls	r2, r3, #23
 8006bde:	485f      	ldr	r0, [pc, #380]	@ (8006d5c <scan_keys_thread+0x24c>)
 8006be0:	4b53      	ldr	r3, [pc, #332]	@ (8006d30 <scan_keys_thread+0x220>)
 8006be2:	9300      	str	r3, [sp, #0]
 8006be4:	2302      	movs	r3, #2
 8006be6:	2104      	movs	r1, #4
 8006be8:	f7ff fe9e 	bl	8006928 <key_init>
	key_init(&keys[11], KEY_NAME_S, KEY_C3_GPIO_Port, KEY_C3_Pin, &keyboard_queue_ptr);
 8006bec:	23a0      	movs	r3, #160	@ 0xa0
 8006bee:	05da      	lsls	r2, r3, #23
 8006bf0:	485b      	ldr	r0, [pc, #364]	@ (8006d60 <scan_keys_thread+0x250>)
 8006bf2:	4b4f      	ldr	r3, [pc, #316]	@ (8006d30 <scan_keys_thread+0x220>)
 8006bf4:	9300      	str	r3, [sp, #0]
 8006bf6:	2304      	movs	r3, #4
 8006bf8:	2116      	movs	r1, #22
 8006bfa:	f7ff fe95 	bl	8006928 <key_init>
	key_init(&keys[12], KEY_NAME_D, KEY_C4_GPIO_Port, KEY_C4_Pin, &keyboard_queue_ptr);
 8006bfe:	23a0      	movs	r3, #160	@ 0xa0
 8006c00:	05da      	lsls	r2, r3, #23
 8006c02:	4858      	ldr	r0, [pc, #352]	@ (8006d64 <scan_keys_thread+0x254>)
 8006c04:	4b4a      	ldr	r3, [pc, #296]	@ (8006d30 <scan_keys_thread+0x220>)
 8006c06:	9300      	str	r3, [sp, #0]
 8006c08:	2308      	movs	r3, #8
 8006c0a:	2107      	movs	r1, #7
 8006c0c:	f7ff fe8c 	bl	8006928 <key_init>
	key_init(&keys[13], KEY_NAME_F, KEY_C5_GPIO_Port, KEY_C5_Pin, &keyboard_queue_ptr);
 8006c10:	4a45      	ldr	r2, [pc, #276]	@ (8006d28 <scan_keys_thread+0x218>)
 8006c12:	4855      	ldr	r0, [pc, #340]	@ (8006d68 <scan_keys_thread+0x258>)
 8006c14:	4b46      	ldr	r3, [pc, #280]	@ (8006d30 <scan_keys_thread+0x220>)
 8006c16:	9300      	str	r3, [sp, #0]
 8006c18:	2304      	movs	r3, #4
 8006c1a:	2109      	movs	r1, #9
 8006c1c:	f7ff fe84 	bl	8006928 <key_init>
	key_init(&keys[14], KEY_NAME_G, KEY_C6_GPIO_Port, KEY_C6_Pin, &keyboard_queue_ptr);
 8006c20:	4a52      	ldr	r2, [pc, #328]	@ (8006d6c <scan_keys_thread+0x25c>)
 8006c22:	4853      	ldr	r0, [pc, #332]	@ (8006d70 <scan_keys_thread+0x260>)
 8006c24:	4b42      	ldr	r3, [pc, #264]	@ (8006d30 <scan_keys_thread+0x220>)
 8006c26:	9300      	str	r3, [sp, #0]
 8006c28:	2302      	movs	r3, #2
 8006c2a:	210a      	movs	r1, #10
 8006c2c:	f7ff fe7c 	bl	8006928 <key_init>
	key_init(&keys[15], KEY_NAME_Z, KEY_D2_GPIO_Port, KEY_D2_Pin, &keyboard_queue_ptr);
 8006c30:	2380      	movs	r3, #128	@ 0x80
 8006c32:	021a      	lsls	r2, r3, #8
 8006c34:	4940      	ldr	r1, [pc, #256]	@ (8006d38 <scan_keys_thread+0x228>)
 8006c36:	484f      	ldr	r0, [pc, #316]	@ (8006d74 <scan_keys_thread+0x264>)
 8006c38:	4b3d      	ldr	r3, [pc, #244]	@ (8006d30 <scan_keys_thread+0x220>)
 8006c3a:	9300      	str	r3, [sp, #0]
 8006c3c:	0013      	movs	r3, r2
 8006c3e:	000a      	movs	r2, r1
 8006c40:	211d      	movs	r1, #29
 8006c42:	f7ff fe71 	bl	8006928 <key_init>
	key_init(&keys[16], KEY_NAME_X, KEY_D3_GPIO_Port, KEY_D3_Pin, &keyboard_queue_ptr);
 8006c46:	4a4c      	ldr	r2, [pc, #304]	@ (8006d78 <scan_keys_thread+0x268>)
 8006c48:	484c      	ldr	r0, [pc, #304]	@ (8006d7c <scan_keys_thread+0x26c>)
 8006c4a:	4b39      	ldr	r3, [pc, #228]	@ (8006d30 <scan_keys_thread+0x220>)
 8006c4c:	9300      	str	r3, [sp, #0]
 8006c4e:	2301      	movs	r3, #1
 8006c50:	211b      	movs	r1, #27
 8006c52:	f7ff fe69 	bl	8006928 <key_init>
	key_init(&keys[17], KEY_NAME_C, KEY_D4_GPIO_Port, KEY_D4_Pin, &keyboard_queue_ptr);
 8006c56:	4a48      	ldr	r2, [pc, #288]	@ (8006d78 <scan_keys_thread+0x268>)
 8006c58:	4849      	ldr	r0, [pc, #292]	@ (8006d80 <scan_keys_thread+0x270>)
 8006c5a:	4b35      	ldr	r3, [pc, #212]	@ (8006d30 <scan_keys_thread+0x220>)
 8006c5c:	9300      	str	r3, [sp, #0]
 8006c5e:	2302      	movs	r3, #2
 8006c60:	2106      	movs	r1, #6
 8006c62:	f7ff fe61 	bl	8006928 <key_init>
	key_init(&keys[18], KEY_NAME_V, KEY_D5_GPIO_Port, KEY_D5_Pin, &keyboard_queue_ptr);
 8006c66:	23a0      	movs	r3, #160	@ 0xa0
 8006c68:	05da      	lsls	r2, r3, #23
 8006c6a:	4846      	ldr	r0, [pc, #280]	@ (8006d84 <scan_keys_thread+0x274>)
 8006c6c:	4b30      	ldr	r3, [pc, #192]	@ (8006d30 <scan_keys_thread+0x220>)
 8006c6e:	9300      	str	r3, [sp, #0]
 8006c70:	2310      	movs	r3, #16
 8006c72:	2119      	movs	r1, #25
 8006c74:	f7ff fe58 	bl	8006928 <key_init>
	key_init(&keys[19], KEY_NAME_B, KEY_D6_GPIO_Port, KEY_D6_Pin, &keyboard_queue_ptr);
 8006c78:	2380      	movs	r3, #128	@ 0x80
 8006c7a:	0099      	lsls	r1, r3, #2
 8006c7c:	23a0      	movs	r3, #160	@ 0xa0
 8006c7e:	05da      	lsls	r2, r3, #23
 8006c80:	4841      	ldr	r0, [pc, #260]	@ (8006d88 <scan_keys_thread+0x278>)
 8006c82:	4b2b      	ldr	r3, [pc, #172]	@ (8006d30 <scan_keys_thread+0x220>)
 8006c84:	9300      	str	r3, [sp, #0]
 8006c86:	000b      	movs	r3, r1
 8006c88:	2105      	movs	r1, #5
 8006c8a:	f7ff fe4d 	bl	8006928 <key_init>
	key_init(&keys[20], KEY_NAME_BACKSPACE, KEY_E1_GPIO_Port, KEY_E1_Pin, &keyboard_queue_ptr);
 8006c8e:	2380      	movs	r3, #128	@ 0x80
 8006c90:	019a      	lsls	r2, r3, #6
 8006c92:	4929      	ldr	r1, [pc, #164]	@ (8006d38 <scan_keys_thread+0x228>)
 8006c94:	483d      	ldr	r0, [pc, #244]	@ (8006d8c <scan_keys_thread+0x27c>)
 8006c96:	4b26      	ldr	r3, [pc, #152]	@ (8006d30 <scan_keys_thread+0x220>)
 8006c98:	9300      	str	r3, [sp, #0]
 8006c9a:	0013      	movs	r3, r2
 8006c9c:	000a      	movs	r2, r1
 8006c9e:	212a      	movs	r1, #42	@ 0x2a
 8006ca0:	f7ff fe42 	bl	8006928 <key_init>
	key_init(&keys[21], KEY_NAME_SPACE, KEY_E2_GPIO_Port, KEY_E2_Pin, &keyboard_queue_ptr);
 8006ca4:	2380      	movs	r3, #128	@ 0x80
 8006ca6:	009a      	lsls	r2, r3, #2
 8006ca8:	491f      	ldr	r1, [pc, #124]	@ (8006d28 <scan_keys_thread+0x218>)
 8006caa:	4839      	ldr	r0, [pc, #228]	@ (8006d90 <scan_keys_thread+0x280>)
 8006cac:	4b20      	ldr	r3, [pc, #128]	@ (8006d30 <scan_keys_thread+0x220>)
 8006cae:	9300      	str	r3, [sp, #0]
 8006cb0:	0013      	movs	r3, r2
 8006cb2:	000a      	movs	r2, r1
 8006cb4:	212c      	movs	r1, #44	@ 0x2c
 8006cb6:	f7ff fe37 	bl	8006928 <key_init>
	key_init(&keys[22], KEY_MOD_LSHIFT, KEY_E3_GPIO_Port, KEY_E3_Pin, &keyboard_queue_ptr);
 8006cba:	2380      	movs	r3, #128	@ 0x80
 8006cbc:	005a      	lsls	r2, r3, #1
 8006cbe:	4c1a      	ldr	r4, [pc, #104]	@ (8006d28 <scan_keys_thread+0x218>)
 8006cc0:	2381      	movs	r3, #129	@ 0x81
 8006cc2:	0059      	lsls	r1, r3, #1
 8006cc4:	4833      	ldr	r0, [pc, #204]	@ (8006d94 <scan_keys_thread+0x284>)
 8006cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8006d30 <scan_keys_thread+0x220>)
 8006cc8:	9300      	str	r3, [sp, #0]
 8006cca:	0013      	movs	r3, r2
 8006ccc:	0022      	movs	r2, r4
 8006cce:	f7ff fe2b 	bl	8006928 <key_init>

	key_init(&keys[23], KEY_MOD_LALT, KEY_D1_GPIO_Port, KEY_D1_Pin, &keyboard_queue_ptr);
 8006cd2:	2380      	movs	r3, #128	@ 0x80
 8006cd4:	01da      	lsls	r2, r3, #7
 8006cd6:	4c18      	ldr	r4, [pc, #96]	@ (8006d38 <scan_keys_thread+0x228>)
 8006cd8:	2382      	movs	r3, #130	@ 0x82
 8006cda:	0059      	lsls	r1, r3, #1
 8006cdc:	482e      	ldr	r0, [pc, #184]	@ (8006d98 <scan_keys_thread+0x288>)
 8006cde:	4b14      	ldr	r3, [pc, #80]	@ (8006d30 <scan_keys_thread+0x220>)
 8006ce0:	9300      	str	r3, [sp, #0]
 8006ce2:	0013      	movs	r3, r2
 8006ce4:	0022      	movs	r2, r4
 8006ce6:	f7ff fe1f 	bl	8006928 <key_init>


	while (1){

		for (uint8_t i = 0; i < NUMBER_OF_KEYS; i++){
 8006cea:	230f      	movs	r3, #15
 8006cec:	18fb      	adds	r3, r7, r3
 8006cee:	2200      	movs	r2, #0
 8006cf0:	701a      	strb	r2, [r3, #0]
 8006cf2:	e010      	b.n	8006d16 <scan_keys_thread+0x206>
			key_update(&keys[i]);
 8006cf4:	240f      	movs	r4, #15
 8006cf6:	193b      	adds	r3, r7, r4
 8006cf8:	781a      	ldrb	r2, [r3, #0]
 8006cfa:	0013      	movs	r3, r2
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	189b      	adds	r3, r3, r2
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	4a0a      	ldr	r2, [pc, #40]	@ (8006d2c <scan_keys_thread+0x21c>)
 8006d04:	189b      	adds	r3, r3, r2
 8006d06:	0018      	movs	r0, r3
 8006d08:	f7ff fe3f 	bl	800698a <key_update>
		for (uint8_t i = 0; i < NUMBER_OF_KEYS; i++){
 8006d0c:	193b      	adds	r3, r7, r4
 8006d0e:	781a      	ldrb	r2, [r3, #0]
 8006d10:	193b      	adds	r3, r7, r4
 8006d12:	3201      	adds	r2, #1
 8006d14:	701a      	strb	r2, [r3, #0]
 8006d16:	230f      	movs	r3, #15
 8006d18:	18fb      	adds	r3, r7, r3
 8006d1a:	781b      	ldrb	r3, [r3, #0]
 8006d1c:	2b17      	cmp	r3, #23
 8006d1e:	d9e9      	bls.n	8006cf4 <scan_keys_thread+0x1e4>
		}


		tx_thread_sleep(10); // TODO: Remove sleep and do proper timing
 8006d20:	200a      	movs	r0, #10
 8006d22:	f00b fb23 	bl	801236c <_tx_thread_sleep>
		for (uint8_t i = 0; i < NUMBER_OF_KEYS; i++){
 8006d26:	e7e0      	b.n	8006cea <scan_keys_thread+0x1da>
 8006d28:	50000400 	.word	0x50000400
 8006d2c:	2001086c 	.word	0x2001086c
 8006d30:	2001082c 	.word	0x2001082c
 8006d34:	20010880 	.word	0x20010880
 8006d38:	50000800 	.word	0x50000800
 8006d3c:	20010894 	.word	0x20010894
 8006d40:	200108a8 	.word	0x200108a8
 8006d44:	200108bc 	.word	0x200108bc
 8006d48:	200108d0 	.word	0x200108d0
 8006d4c:	200108e4 	.word	0x200108e4
 8006d50:	200108f8 	.word	0x200108f8
 8006d54:	2001090c 	.word	0x2001090c
 8006d58:	20010920 	.word	0x20010920
 8006d5c:	20010934 	.word	0x20010934
 8006d60:	20010948 	.word	0x20010948
 8006d64:	2001095c 	.word	0x2001095c
 8006d68:	20010970 	.word	0x20010970
 8006d6c:	50000c00 	.word	0x50000c00
 8006d70:	20010984 	.word	0x20010984
 8006d74:	20010998 	.word	0x20010998
 8006d78:	50001400 	.word	0x50001400
 8006d7c:	200109ac 	.word	0x200109ac
 8006d80:	200109c0 	.word	0x200109c0
 8006d84:	200109d4 	.word	0x200109d4
 8006d88:	200109e8 	.word	0x200109e8
 8006d8c:	200109fc 	.word	0x200109fc
 8006d90:	20010a10 	.word	0x20010a10
 8006d94:	20010a24 	.word	0x20010a24
 8006d98:	20010a38 	.word	0x20010a38

08006d9c <usb_init>:
ULONG storage_interface_number;
ULONG storage_configuration_number;
UX_SLAVE_CLASS_STORAGE_PARAMETER storage_parameter;

UINT usb_init(VOID *memory_ptr)
{
 8006d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d9e:	b097      	sub	sp, #92	@ 0x5c
 8006da0:	af08      	add	r7, sp, #32
 8006da2:	6078      	str	r0, [r7, #4]
	UINT ret = UX_SUCCESS;
 8006da4:	2300      	movs	r3, #0
 8006da6:	637b      	str	r3, [r7, #52]	@ 0x34
	TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	633b      	str	r3, [r7, #48]	@ 0x30
	UCHAR *pointer;

	(void)byte_pool;

	/* Allocate the stack for USBX Memory */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, USBX_MEMORY_SIZE, TX_NO_WAIT) != TX_SUCCESS)
 8006dac:	23ec      	movs	r3, #236	@ 0xec
 8006dae:	019a      	lsls	r2, r3, #6
 8006db0:	230c      	movs	r3, #12
 8006db2:	18f9      	adds	r1, r7, r3
 8006db4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006db6:	2300      	movs	r3, #0
 8006db8:	f00c fa08 	bl	80131cc <_txe_byte_allocate>
 8006dbc:	1e03      	subs	r3, r0, #0
 8006dbe:	d001      	beq.n	8006dc4 <usb_init+0x28>
	{
		/* USER CODE BEGIN USBX_ALLOCATE_STACK_ERORR */
		return TX_POOL_ERROR;
 8006dc0:	2302      	movs	r3, #2
 8006dc2:	e197      	b.n	80070f4 <usb_init+0x358>
		/* USER CODE END USBX_ALLOCATE_STACK_ERORR */
	}

	/* Initialise USBX Memory */
	if (ux_system_initialize(pointer, USBX_MEMORY_SIZE, UX_NULL, 0) != UX_SUCCESS)
 8006dc4:	68f8      	ldr	r0, [r7, #12]
 8006dc6:	23ec      	movs	r3, #236	@ 0xec
 8006dc8:	0199      	lsls	r1, r3, #6
 8006dca:	2300      	movs	r3, #0
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f010 fe03 	bl	80179d8 <_ux_system_initialize>
 8006dd2:	1e03      	subs	r3, r0, #0
 8006dd4:	d001      	beq.n	8006dda <usb_init+0x3e>
	{
		/* USER CODE BEGIN USBX_SYSTEM_INITIALIZE_ERORR */
		return UX_ERROR;
 8006dd6:	23ff      	movs	r3, #255	@ 0xff
 8006dd8:	e18c      	b.n	80070f4 <usb_init+0x358>
		/* USER CODE END USBX_SYSTEM_INITIALIZE_ERORR */
	}

	/* Get Device Framework High Speed and get the length */
	device_framework_high_speed = USBD_Get_Device_Framework_Speed(USBD_HIGH_SPEED, &device_framework_hs_length);
 8006dda:	231c      	movs	r3, #28
 8006ddc:	18fb      	adds	r3, r7, r3
 8006dde:	0019      	movs	r1, r3
 8006de0:	2001      	movs	r0, #1
 8006de2:	f016 fd7f 	bl	801d8e4 <USBD_Get_Device_Framework_Speed>
 8006de6:	0003      	movs	r3, r0
 8006de8:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Get Device Framework Full Speed and get the length */
	device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED, &device_framework_fs_length);
 8006dea:	2318      	movs	r3, #24
 8006dec:	18fb      	adds	r3, r7, r3
 8006dee:	0019      	movs	r1, r3
 8006df0:	2000      	movs	r0, #0
 8006df2:	f016 fd77 	bl	801d8e4 <USBD_Get_Device_Framework_Speed>
 8006df6:	0003      	movs	r3, r0
 8006df8:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Get String Framework and get the length */
	string_framework = USBD_Get_String_Framework(&string_framework_length);
 8006dfa:	2314      	movs	r3, #20
 8006dfc:	18fb      	adds	r3, r7, r3
 8006dfe:	0018      	movs	r0, r3
 8006e00:	f016 fdba 	bl	801d978 <USBD_Get_String_Framework>
 8006e04:	0003      	movs	r3, r0
 8006e06:	627b      	str	r3, [r7, #36]	@ 0x24

	/* Get Language Id Framework and get the length */
	language_id_framework = USBD_Get_Language_Id_Framework(&language_id_framework_length);
 8006e08:	2310      	movs	r3, #16
 8006e0a:	18fb      	adds	r3, r7, r3
 8006e0c:	0018      	movs	r0, r3
 8006e0e:	f016 fe55 	bl	801dabc <USBD_Get_Language_Id_Framework>
 8006e12:	0003      	movs	r3, r0
 8006e14:	623b      	str	r3, [r7, #32]

	/* Install the device portion of USBX */
	if (ux_device_stack_initialize(device_framework_high_speed,
 8006e16:	69f9      	ldr	r1, [r7, #28]
 8006e18:	69bd      	ldr	r5, [r7, #24]
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	693a      	ldr	r2, [r7, #16]
 8006e1e:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 8006e20:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006e22:	2600      	movs	r6, #0
 8006e24:	9604      	str	r6, [sp, #16]
 8006e26:	9203      	str	r2, [sp, #12]
 8006e28:	6a3a      	ldr	r2, [r7, #32]
 8006e2a:	9202      	str	r2, [sp, #8]
 8006e2c:	9301      	str	r3, [sp, #4]
 8006e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e30:	9300      	str	r3, [sp, #0]
 8006e32:	002b      	movs	r3, r5
 8006e34:	0022      	movs	r2, r4
 8006e36:	f015 fc9f 	bl	801c778 <_ux_device_stack_initialize>
 8006e3a:	1e03      	subs	r3, r0, #0
 8006e3c:	d001      	beq.n	8006e42 <usb_init+0xa6>
			string_framework_length,
			language_id_framework,
			language_id_framework_length,
			UX_NULL) != UX_SUCCESS)
	{
		return UX_ERROR;
 8006e3e:	23ff      	movs	r3, #255	@ 0xff
 8006e40:	e158      	b.n	80070f4 <usb_init+0x358>
	}

	/* Initialize the hid mouse class parameters for the device */
	hid_mouse_parameter.ux_slave_class_hid_instance_activate         = USBD_HID_Mouse_Activate;
 8006e42:	4bae      	ldr	r3, [pc, #696]	@ (80070fc <usb_init+0x360>)
 8006e44:	4aae      	ldr	r2, [pc, #696]	@ (8007100 <usb_init+0x364>)
 8006e46:	601a      	str	r2, [r3, #0]
	hid_mouse_parameter.ux_slave_class_hid_instance_deactivate       = USBD_HID_Mouse_Deactivate;
 8006e48:	4bac      	ldr	r3, [pc, #688]	@ (80070fc <usb_init+0x360>)
 8006e4a:	4aae      	ldr	r2, [pc, #696]	@ (8007104 <usb_init+0x368>)
 8006e4c:	605a      	str	r2, [r3, #4]
	hid_mouse_parameter.ux_device_class_hid_parameter_report_address = USBD_HID_ReportDesc(INTERFACE_HID_MOUSE);
 8006e4e:	2002      	movs	r0, #2
 8006e50:	f016 fec0 	bl	801dbd4 <USBD_HID_ReportDesc>
 8006e54:	0002      	movs	r2, r0
 8006e56:	4ba9      	ldr	r3, [pc, #676]	@ (80070fc <usb_init+0x360>)
 8006e58:	609a      	str	r2, [r3, #8]
	hid_mouse_parameter.ux_device_class_hid_parameter_report_length  = USBD_HID_ReportDesc_length(INTERFACE_HID_MOUSE);
 8006e5a:	2002      	movs	r0, #2
 8006e5c:	f016 fed8 	bl	801dc10 <USBD_HID_ReportDesc_length>
 8006e60:	0003      	movs	r3, r0
 8006e62:	001a      	movs	r2, r3
 8006e64:	4ba5      	ldr	r3, [pc, #660]	@ (80070fc <usb_init+0x360>)
 8006e66:	611a      	str	r2, [r3, #16]
	hid_mouse_parameter.ux_device_class_hid_parameter_report_id      = UX_FALSE;
 8006e68:	4ba4      	ldr	r3, [pc, #656]	@ (80070fc <usb_init+0x360>)
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	60da      	str	r2, [r3, #12]
	hid_mouse_parameter.ux_device_class_hid_parameter_callback       = USBD_HID_Mouse_SetReport;
 8006e6e:	4ba3      	ldr	r3, [pc, #652]	@ (80070fc <usb_init+0x360>)
 8006e70:	4aa5      	ldr	r2, [pc, #660]	@ (8007108 <usb_init+0x36c>)
 8006e72:	615a      	str	r2, [r3, #20]
	hid_mouse_parameter.ux_device_class_hid_parameter_get_callback   = USBD_HID_Mouse_GetReport;
 8006e74:	4ba1      	ldr	r3, [pc, #644]	@ (80070fc <usb_init+0x360>)
 8006e76:	4aa5      	ldr	r2, [pc, #660]	@ (800710c <usb_init+0x370>)
 8006e78:	619a      	str	r2, [r3, #24]

	/* Get hid mouse configuration number */
	hid_mouse_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_HID, INTERFACE_HID_MOUSE);
 8006e7a:	2102      	movs	r1, #2
 8006e7c:	2001      	movs	r0, #1
 8006e7e:	f016 fe95 	bl	801dbac <USBD_Get_Configuration_Number>
 8006e82:	0003      	movs	r3, r0
 8006e84:	001a      	movs	r2, r3
 8006e86:	4ba2      	ldr	r3, [pc, #648]	@ (8007110 <usb_init+0x374>)
 8006e88:	601a      	str	r2, [r3, #0]

	/* Find hid mouse interface number */
	hid_mouse_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_HID, INTERFACE_HID_MOUSE);
 8006e8a:	2102      	movs	r1, #2
 8006e8c:	2001      	movs	r0, #1
 8006e8e:	f016 fe3d 	bl	801db0c <USBD_Get_Interface_Number>
 8006e92:	0003      	movs	r3, r0
 8006e94:	001a      	movs	r2, r3
 8006e96:	4b9f      	ldr	r3, [pc, #636]	@ (8007114 <usb_init+0x378>)
 8006e98:	601a      	str	r2, [r3, #0]

	/* Initialize the device hid Mouse class */
	if (ux_device_stack_class_register(_ux_system_slave_class_hid_name,
 8006e9a:	4b9d      	ldr	r3, [pc, #628]	@ (8007110 <usb_init+0x374>)
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	4b9d      	ldr	r3, [pc, #628]	@ (8007114 <usb_init+0x378>)
 8006ea0:	681c      	ldr	r4, [r3, #0]
 8006ea2:	499d      	ldr	r1, [pc, #628]	@ (8007118 <usb_init+0x37c>)
 8006ea4:	489d      	ldr	r0, [pc, #628]	@ (800711c <usb_init+0x380>)
 8006ea6:	4b95      	ldr	r3, [pc, #596]	@ (80070fc <usb_init+0x360>)
 8006ea8:	9300      	str	r3, [sp, #0]
 8006eaa:	0023      	movs	r3, r4
 8006eac:	f014 fc84 	bl	801b7b8 <_ux_device_stack_class_register>
 8006eb0:	1e03      	subs	r3, r0, #0
 8006eb2:	d001      	beq.n	8006eb8 <usb_init+0x11c>
			hid_mouse_configuration_number,
			hid_mouse_interface_number,
			&hid_mouse_parameter) != UX_SUCCESS)
	{
		/* USER CODE BEGIN USBX_DEVICE_HID_MOUSE_REGISTER_ERORR */
		return UX_ERROR;
 8006eb4:	23ff      	movs	r3, #255	@ 0xff
 8006eb6:	e11d      	b.n	80070f4 <usb_init+0x358>
		/* USER CODE END USBX_DEVICE_HID_MOUSE_REGISTER_ERORR */
	}

	/* Initialize the hid keyboard class parameters for the device */
	hid_keyboard_parameter.ux_slave_class_hid_instance_activate         = USBD_HID_Keyboard_Activate;
 8006eb8:	4b99      	ldr	r3, [pc, #612]	@ (8007120 <usb_init+0x384>)
 8006eba:	4a9a      	ldr	r2, [pc, #616]	@ (8007124 <usb_init+0x388>)
 8006ebc:	601a      	str	r2, [r3, #0]
	hid_keyboard_parameter.ux_slave_class_hid_instance_deactivate       = USBD_HID_Keyboard_Deactivate;
 8006ebe:	4b98      	ldr	r3, [pc, #608]	@ (8007120 <usb_init+0x384>)
 8006ec0:	4a99      	ldr	r2, [pc, #612]	@ (8007128 <usb_init+0x38c>)
 8006ec2:	605a      	str	r2, [r3, #4]
	hid_keyboard_parameter.ux_device_class_hid_parameter_report_address = USBD_HID_ReportDesc(INTERFACE_HID_KEYBOARD);
 8006ec4:	2001      	movs	r0, #1
 8006ec6:	f016 fe85 	bl	801dbd4 <USBD_HID_ReportDesc>
 8006eca:	0002      	movs	r2, r0
 8006ecc:	4b94      	ldr	r3, [pc, #592]	@ (8007120 <usb_init+0x384>)
 8006ece:	609a      	str	r2, [r3, #8]
	hid_keyboard_parameter.ux_device_class_hid_parameter_report_length  = USBD_HID_ReportDesc_length(INTERFACE_HID_KEYBOARD);
 8006ed0:	2001      	movs	r0, #1
 8006ed2:	f016 fe9d 	bl	801dc10 <USBD_HID_ReportDesc_length>
 8006ed6:	0003      	movs	r3, r0
 8006ed8:	001a      	movs	r2, r3
 8006eda:	4b91      	ldr	r3, [pc, #580]	@ (8007120 <usb_init+0x384>)
 8006edc:	611a      	str	r2, [r3, #16]
	hid_keyboard_parameter.ux_device_class_hid_parameter_report_id      = UX_FALSE;
 8006ede:	4b90      	ldr	r3, [pc, #576]	@ (8007120 <usb_init+0x384>)
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	60da      	str	r2, [r3, #12]
	hid_keyboard_parameter.ux_device_class_hid_parameter_callback       = USBD_HID_Keyboard_SetReport;
 8006ee4:	4b8e      	ldr	r3, [pc, #568]	@ (8007120 <usb_init+0x384>)
 8006ee6:	4a91      	ldr	r2, [pc, #580]	@ (800712c <usb_init+0x390>)
 8006ee8:	615a      	str	r2, [r3, #20]
	hid_keyboard_parameter.ux_device_class_hid_parameter_get_callback   = USBD_HID_Keyboard_GetReport;
 8006eea:	4b8d      	ldr	r3, [pc, #564]	@ (8007120 <usb_init+0x384>)
 8006eec:	4a90      	ldr	r2, [pc, #576]	@ (8007130 <usb_init+0x394>)
 8006eee:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN HID_KEYBOARD_PARAMETER */

	/* USER CODE END HID_KEYBOARD_PARAMETER */

	/* Get hid keyboard configuration number */
	hid_keyboard_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_HID, INTERFACE_HID_KEYBOARD);
 8006ef0:	2101      	movs	r1, #1
 8006ef2:	2001      	movs	r0, #1
 8006ef4:	f016 fe5a 	bl	801dbac <USBD_Get_Configuration_Number>
 8006ef8:	0003      	movs	r3, r0
 8006efa:	001a      	movs	r2, r3
 8006efc:	4b8d      	ldr	r3, [pc, #564]	@ (8007134 <usb_init+0x398>)
 8006efe:	601a      	str	r2, [r3, #0]

	/* Find hid keyboard interface number */
	hid_keyboard_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_HID, INTERFACE_HID_KEYBOARD);
 8006f00:	2101      	movs	r1, #1
 8006f02:	2001      	movs	r0, #1
 8006f04:	f016 fe02 	bl	801db0c <USBD_Get_Interface_Number>
 8006f08:	0003      	movs	r3, r0
 8006f0a:	001a      	movs	r2, r3
 8006f0c:	4b8a      	ldr	r3, [pc, #552]	@ (8007138 <usb_init+0x39c>)
 8006f0e:	601a      	str	r2, [r3, #0]

	/* Initialize the device hid keyboard class */
	if (ux_device_stack_class_register(_ux_system_slave_class_hid_name,
 8006f10:	4b88      	ldr	r3, [pc, #544]	@ (8007134 <usb_init+0x398>)
 8006f12:	681a      	ldr	r2, [r3, #0]
 8006f14:	4b88      	ldr	r3, [pc, #544]	@ (8007138 <usb_init+0x39c>)
 8006f16:	681c      	ldr	r4, [r3, #0]
 8006f18:	497f      	ldr	r1, [pc, #508]	@ (8007118 <usb_init+0x37c>)
 8006f1a:	4880      	ldr	r0, [pc, #512]	@ (800711c <usb_init+0x380>)
 8006f1c:	4b80      	ldr	r3, [pc, #512]	@ (8007120 <usb_init+0x384>)
 8006f1e:	9300      	str	r3, [sp, #0]
 8006f20:	0023      	movs	r3, r4
 8006f22:	f014 fc49 	bl	801b7b8 <_ux_device_stack_class_register>
 8006f26:	1e03      	subs	r3, r0, #0
 8006f28:	d001      	beq.n	8006f2e <usb_init+0x192>
			ux_device_class_hid_entry,
			hid_keyboard_configuration_number,
			hid_keyboard_interface_number,
			&hid_keyboard_parameter) != UX_SUCCESS)
	{
		return UX_ERROR;
 8006f2a:	23ff      	movs	r3, #255	@ 0xff
 8006f2c:	e0e2      	b.n	80070f4 <usb_init+0x358>
	}

	/* Initialise the storage class parameters for the device */
	storage_parameter.ux_slave_class_storage_instance_activate   = USBD_STORAGE_Activate;
 8006f2e:	4b83      	ldr	r3, [pc, #524]	@ (800713c <usb_init+0x3a0>)
 8006f30:	4a83      	ldr	r2, [pc, #524]	@ (8007140 <usb_init+0x3a4>)
 8006f32:	601a      	str	r2, [r3, #0]
	storage_parameter.ux_slave_class_storage_instance_deactivate = USBD_STORAGE_Deactivate;
 8006f34:	4b81      	ldr	r3, [pc, #516]	@ (800713c <usb_init+0x3a0>)
 8006f36:	4a83      	ldr	r2, [pc, #524]	@ (8007144 <usb_init+0x3a8>)
 8006f38:	605a      	str	r2, [r3, #4]

	/* Store the number of LUN in this device storage instance */
	storage_parameter.ux_slave_class_storage_parameter_number_lun = STORAGE_NUMBER_LUN;
 8006f3a:	4b80      	ldr	r3, [pc, #512]	@ (800713c <usb_init+0x3a0>)
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	609a      	str	r2, [r3, #8]

	/* Initialise the storage class parameters for reading/writing to the Flash Disk */
	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_last_lba = USBD_STORAGE_GetMediaLastLba();
 8006f40:	f7ff fdc4 	bl	8006acc <USBD_STORAGE_GetMediaLastLba>
 8006f44:	0002      	movs	r2, r0
 8006f46:	4b7d      	ldr	r3, [pc, #500]	@ (800713c <usb_init+0x3a0>)
 8006f48:	60da      	str	r2, [r3, #12]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_block_length = USBD_STORAGE_GetMediaBlocklength();
 8006f4a:	f7ff fdcb 	bl	8006ae4 <USBD_STORAGE_GetMediaBlocklength>
 8006f4e:	0002      	movs	r2, r0
 8006f50:	4b7a      	ldr	r3, [pc, #488]	@ (800713c <usb_init+0x3a0>)
 8006f52:	611a      	str	r2, [r3, #16]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_type = 0;
 8006f54:	4b79      	ldr	r3, [pc, #484]	@ (800713c <usb_init+0x3a0>)
 8006f56:	2200      	movs	r2, #0
 8006f58:	615a      	str	r2, [r3, #20]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_removable_flag = STORAGE_REMOVABLE_FLAG;
 8006f5a:	4b78      	ldr	r3, [pc, #480]	@ (800713c <usb_init+0x3a0>)
 8006f5c:	2280      	movs	r2, #128	@ 0x80
 8006f5e:	619a      	str	r2, [r3, #24]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_read_only_flag = STORAGE_READ_ONLY;
 8006f60:	4b76      	ldr	r3, [pc, #472]	@ (800713c <usb_init+0x3a0>)
 8006f62:	2200      	movs	r2, #0
 8006f64:	61da      	str	r2, [r3, #28]

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_read = USBD_STORAGE_Read;
 8006f66:	4b75      	ldr	r3, [pc, #468]	@ (800713c <usb_init+0x3a0>)
 8006f68:	4a77      	ldr	r2, [pc, #476]	@ (8007148 <usb_init+0x3ac>)
 8006f6a:	631a      	str	r2, [r3, #48]	@ 0x30

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_write = USBD_STORAGE_Write;
 8006f6c:	4b73      	ldr	r3, [pc, #460]	@ (800713c <usb_init+0x3a0>)
 8006f6e:	4a77      	ldr	r2, [pc, #476]	@ (800714c <usb_init+0x3b0>)
 8006f70:	635a      	str	r2, [r3, #52]	@ 0x34

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_flush = USBD_STORAGE_Flush;
 8006f72:	4b72      	ldr	r3, [pc, #456]	@ (800713c <usb_init+0x3a0>)
 8006f74:	4a76      	ldr	r2, [pc, #472]	@ (8007150 <usb_init+0x3b4>)
 8006f76:	639a      	str	r2, [r3, #56]	@ 0x38

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_status = USBD_STORAGE_Status;
 8006f78:	4b70      	ldr	r3, [pc, #448]	@ (800713c <usb_init+0x3a0>)
 8006f7a:	4a76      	ldr	r2, [pc, #472]	@ (8007154 <usb_init+0x3b8>)
 8006f7c:	63da      	str	r2, [r3, #60]	@ 0x3c

	storage_parameter.ux_slave_class_storage_parameter_lun[0].
	ux_slave_class_storage_media_notification = USBD_STORAGE_Notification;
 8006f7e:	4b6f      	ldr	r3, [pc, #444]	@ (800713c <usb_init+0x3a0>)
 8006f80:	4a75      	ldr	r2, [pc, #468]	@ (8007158 <usb_init+0x3bc>)
 8006f82:	641a      	str	r2, [r3, #64]	@ 0x40

	/* Get storage configuration number */
	storage_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_MSC, 0);
 8006f84:	2100      	movs	r1, #0
 8006f86:	2003      	movs	r0, #3
 8006f88:	f016 fe10 	bl	801dbac <USBD_Get_Configuration_Number>
 8006f8c:	0003      	movs	r3, r0
 8006f8e:	001a      	movs	r2, r3
 8006f90:	4b72      	ldr	r3, [pc, #456]	@ (800715c <usb_init+0x3c0>)
 8006f92:	601a      	str	r2, [r3, #0]

	/* Find storage interface number */
	storage_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_MSC, 0);
 8006f94:	2100      	movs	r1, #0
 8006f96:	2003      	movs	r0, #3
 8006f98:	f016 fdb8 	bl	801db0c <USBD_Get_Interface_Number>
 8006f9c:	0003      	movs	r3, r0
 8006f9e:	001a      	movs	r2, r3
 8006fa0:	4b6f      	ldr	r3, [pc, #444]	@ (8007160 <usb_init+0x3c4>)
 8006fa2:	601a      	str	r2, [r3, #0]

	/* Initialise the device storage class */
	if (ux_device_stack_class_register(_ux_system_slave_class_storage_name,
 8006fa4:	4b6d      	ldr	r3, [pc, #436]	@ (800715c <usb_init+0x3c0>)
 8006fa6:	681a      	ldr	r2, [r3, #0]
 8006fa8:	4b6d      	ldr	r3, [pc, #436]	@ (8007160 <usb_init+0x3c4>)
 8006faa:	681c      	ldr	r4, [r3, #0]
 8006fac:	496d      	ldr	r1, [pc, #436]	@ (8007164 <usb_init+0x3c8>)
 8006fae:	486e      	ldr	r0, [pc, #440]	@ (8007168 <usb_init+0x3cc>)
 8006fb0:	4b62      	ldr	r3, [pc, #392]	@ (800713c <usb_init+0x3a0>)
 8006fb2:	9300      	str	r3, [sp, #0]
 8006fb4:	0023      	movs	r3, r4
 8006fb6:	f014 fbff 	bl	801b7b8 <_ux_device_stack_class_register>
 8006fba:	1e03      	subs	r3, r0, #0
 8006fbc:	d001      	beq.n	8006fc2 <usb_init+0x226>
			ux_device_class_storage_entry,
			storage_configuration_number,
			storage_interface_number,
			&storage_parameter) != UX_SUCCESS)
	{
		return UX_ERROR;
 8006fbe:	23ff      	movs	r3, #255	@ 0xff
 8006fc0:	e098      	b.n	80070f4 <usb_init+0x358>
	}

	/* Allocate the stack for device application main thread */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, UX_THREAD_STACK_SIZE,
 8006fc2:	2380      	movs	r3, #128	@ 0x80
 8006fc4:	00da      	lsls	r2, r3, #3
 8006fc6:	230c      	movs	r3, #12
 8006fc8:	18f9      	adds	r1, r7, r3
 8006fca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006fcc:	2300      	movs	r3, #0
 8006fce:	f00c f8fd 	bl	80131cc <_txe_byte_allocate>
 8006fd2:	1e03      	subs	r3, r0, #0
 8006fd4:	d001      	beq.n	8006fda <usb_init+0x23e>
			TX_NO_WAIT) != TX_SUCCESS)
	{
		return TX_POOL_ERROR;
 8006fd6:	2302      	movs	r3, #2
 8006fd8:	e08c      	b.n	80070f4 <usb_init+0x358>
	}

	/* Create the device application main thread */
	if (tx_thread_create(&usb_thread_ptr, USB_THREAD_NAME, usb_thread,
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	4c63      	ldr	r4, [pc, #396]	@ (800716c <usb_init+0x3d0>)
 8006fde:	4964      	ldr	r1, [pc, #400]	@ (8007170 <usb_init+0x3d4>)
 8006fe0:	4864      	ldr	r0, [pc, #400]	@ (8007174 <usb_init+0x3d8>)
 8006fe2:	22b0      	movs	r2, #176	@ 0xb0
 8006fe4:	9206      	str	r2, [sp, #24]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	9205      	str	r2, [sp, #20]
 8006fea:	2201      	movs	r2, #1
 8006fec:	9204      	str	r2, [sp, #16]
 8006fee:	220a      	movs	r2, #10
 8006ff0:	9203      	str	r2, [sp, #12]
 8006ff2:	220a      	movs	r2, #10
 8006ff4:	9202      	str	r2, [sp, #8]
 8006ff6:	2280      	movs	r2, #128	@ 0x80
 8006ff8:	00d2      	lsls	r2, r2, #3
 8006ffa:	9201      	str	r2, [sp, #4]
 8006ffc:	9300      	str	r3, [sp, #0]
 8006ffe:	2300      	movs	r3, #0
 8007000:	0022      	movs	r2, r4
 8007002:	f00c ff07 	bl	8013e14 <_txe_thread_create>
 8007006:	1e03      	subs	r3, r0, #0
 8007008:	d001      	beq.n	800700e <usb_init+0x272>
			0, pointer, UX_THREAD_STACK_SIZE, USB_THREAD_PRIORITY,
			USB_THREAD_PRIORITY, 1,
			TX_AUTO_START) != TX_SUCCESS)
	{
		return TX_THREAD_ERROR;
 800700a:	230e      	movs	r3, #14
 800700c:	e072      	b.n	80070f4 <usb_init+0x358>
	}

	/* Allocate the stack for usbx hid mouse thread */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, USBX_HID_MOUSE_THREAD_STACK_SIZE, TX_NO_WAIT) != UX_SUCCESS)
 800700e:	2380      	movs	r3, #128	@ 0x80
 8007010:	00da      	lsls	r2, r3, #3
 8007012:	230c      	movs	r3, #12
 8007014:	18f9      	adds	r1, r7, r3
 8007016:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007018:	2300      	movs	r3, #0
 800701a:	f00c f8d7 	bl	80131cc <_txe_byte_allocate>
 800701e:	1e03      	subs	r3, r0, #0
 8007020:	d001      	beq.n	8007026 <usb_init+0x28a>
	{
		return TX_POOL_ERROR;
 8007022:	2302      	movs	r3, #2
 8007024:	e066      	b.n	80070f4 <usb_init+0x358>
	}

	/* Create the usbx hid mouse thread */
	if (tx_thread_create(&hid_mouse_thread_ptr, USBX_HID_MOUSE_THREAD_NAME,
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	4c53      	ldr	r4, [pc, #332]	@ (8007178 <usb_init+0x3dc>)
 800702a:	4954      	ldr	r1, [pc, #336]	@ (800717c <usb_init+0x3e0>)
 800702c:	4854      	ldr	r0, [pc, #336]	@ (8007180 <usb_init+0x3e4>)
 800702e:	22b0      	movs	r2, #176	@ 0xb0
 8007030:	9206      	str	r2, [sp, #24]
 8007032:	2201      	movs	r2, #1
 8007034:	9205      	str	r2, [sp, #20]
 8007036:	2201      	movs	r2, #1
 8007038:	9204      	str	r2, [sp, #16]
 800703a:	2214      	movs	r2, #20
 800703c:	9203      	str	r2, [sp, #12]
 800703e:	2214      	movs	r2, #20
 8007040:	9202      	str	r2, [sp, #8]
 8007042:	2280      	movs	r2, #128	@ 0x80
 8007044:	00d2      	lsls	r2, r2, #3
 8007046:	9201      	str	r2, [sp, #4]
 8007048:	9300      	str	r3, [sp, #0]
 800704a:	2300      	movs	r3, #0
 800704c:	0022      	movs	r2, r4
 800704e:	f00c fee1 	bl	8013e14 <_txe_thread_create>
 8007052:	1e03      	subs	r3, r0, #0
 8007054:	d001      	beq.n	800705a <usb_init+0x2be>
			hid_mouse_thread, 0, pointer, USBX_HID_MOUSE_THREAD_STACK_SIZE,
			USBX_HID_MOUSE_THREAD_PRIORITY, USBX_HID_MOUSE_THREAD_PRIORITY, 1, TX_AUTO_START) != UX_SUCCESS)
	{
		return TX_THREAD_ERROR;
 8007056:	230e      	movs	r3, #14
 8007058:	e04c      	b.n	80070f4 <usb_init+0x358>
	}

	/* Allocate the stack for usbx hid keyboard thread */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, USBX_HID_KEYBOARD_THREAD_STACK_SIZE, TX_NO_WAIT) != UX_SUCCESS)
 800705a:	2380      	movs	r3, #128	@ 0x80
 800705c:	00da      	lsls	r2, r3, #3
 800705e:	230c      	movs	r3, #12
 8007060:	18f9      	adds	r1, r7, r3
 8007062:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007064:	2300      	movs	r3, #0
 8007066:	f00c f8b1 	bl	80131cc <_txe_byte_allocate>
 800706a:	1e03      	subs	r3, r0, #0
 800706c:	d001      	beq.n	8007072 <usb_init+0x2d6>
	{
		return TX_POOL_ERROR;
 800706e:	2302      	movs	r3, #2
 8007070:	e040      	b.n	80070f4 <usb_init+0x358>
	}

	/* Create the usbx hid keyboard thread */
	if (tx_thread_create(&hid_keyboard_thread_ptr, USBX_HID_KEYBOARD_THREAD_NAME,
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	4c43      	ldr	r4, [pc, #268]	@ (8007184 <usb_init+0x3e8>)
 8007076:	4944      	ldr	r1, [pc, #272]	@ (8007188 <usb_init+0x3ec>)
 8007078:	4844      	ldr	r0, [pc, #272]	@ (800718c <usb_init+0x3f0>)
 800707a:	22b0      	movs	r2, #176	@ 0xb0
 800707c:	9206      	str	r2, [sp, #24]
 800707e:	2201      	movs	r2, #1
 8007080:	9205      	str	r2, [sp, #20]
 8007082:	2200      	movs	r2, #0
 8007084:	9204      	str	r2, [sp, #16]
 8007086:	2214      	movs	r2, #20
 8007088:	9203      	str	r2, [sp, #12]
 800708a:	2214      	movs	r2, #20
 800708c:	9202      	str	r2, [sp, #8]
 800708e:	2280      	movs	r2, #128	@ 0x80
 8007090:	00d2      	lsls	r2, r2, #3
 8007092:	9201      	str	r2, [sp, #4]
 8007094:	9300      	str	r3, [sp, #0]
 8007096:	2300      	movs	r3, #0
 8007098:	0022      	movs	r2, r4
 800709a:	f00c febb 	bl	8013e14 <_txe_thread_create>
 800709e:	1e03      	subs	r3, r0, #0
 80070a0:	d001      	beq.n	80070a6 <usb_init+0x30a>
			hid_keyboard_thread, 0, pointer, USBX_HID_KEYBOARD_THREAD_STACK_SIZE,
			USBX_HID_KEYBOARD_THREAD_PRIORITY, USBX_HID_KEYBOARD_THREAD_PRIORITY, TX_NO_TIME_SLICE, TX_AUTO_START) != UX_SUCCESS)
	{
		return TX_THREAD_ERROR;
 80070a2:	230e      	movs	r3, #14
 80070a4:	e026      	b.n	80070f4 <usb_init+0x358>
	}

	/* Allocate the stack for usbx msc thread */
	if (tx_byte_allocate(byte_pool, (VOID **) &pointer, USBX_MSC_THREAD_STACK_SIZE, TX_NO_WAIT) != UX_SUCCESS)
 80070a6:	2380      	movs	r3, #128	@ 0x80
 80070a8:	00da      	lsls	r2, r3, #3
 80070aa:	230c      	movs	r3, #12
 80070ac:	18f9      	adds	r1, r7, r3
 80070ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80070b0:	2300      	movs	r3, #0
 80070b2:	f00c f88b 	bl	80131cc <_txe_byte_allocate>
 80070b6:	1e03      	subs	r3, r0, #0
 80070b8:	d001      	beq.n	80070be <usb_init+0x322>
	{
		return TX_POOL_ERROR;
 80070ba:	2302      	movs	r3, #2
 80070bc:	e01a      	b.n	80070f4 <usb_init+0x358>
	}

	/* Create the usbx msc thread */
	if (tx_thread_create(&msc_thread_ptr, USBX_MSC_THREAD_NAME,
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	4c33      	ldr	r4, [pc, #204]	@ (8007190 <usb_init+0x3f4>)
 80070c2:	4931      	ldr	r1, [pc, #196]	@ (8007188 <usb_init+0x3ec>)
 80070c4:	4833      	ldr	r0, [pc, #204]	@ (8007194 <usb_init+0x3f8>)
 80070c6:	22b0      	movs	r2, #176	@ 0xb0
 80070c8:	9206      	str	r2, [sp, #24]
 80070ca:	2201      	movs	r2, #1
 80070cc:	9205      	str	r2, [sp, #20]
 80070ce:	2200      	movs	r2, #0
 80070d0:	9204      	str	r2, [sp, #16]
 80070d2:	2214      	movs	r2, #20
 80070d4:	9203      	str	r2, [sp, #12]
 80070d6:	2214      	movs	r2, #20
 80070d8:	9202      	str	r2, [sp, #8]
 80070da:	2280      	movs	r2, #128	@ 0x80
 80070dc:	00d2      	lsls	r2, r2, #3
 80070de:	9201      	str	r2, [sp, #4]
 80070e0:	9300      	str	r3, [sp, #0]
 80070e2:	2300      	movs	r3, #0
 80070e4:	0022      	movs	r2, r4
 80070e6:	f00c fe95 	bl	8013e14 <_txe_thread_create>
 80070ea:	1e03      	subs	r3, r0, #0
 80070ec:	d001      	beq.n	80070f2 <usb_init+0x356>
			msc_thread, 0, pointer, USBX_MSC_THREAD_STACK_SIZE,
			USBX_MSC_THREAD_PRIORITY, USBX_MSC_THREAD_PRIORITY, TX_NO_TIME_SLICE, TX_AUTO_START) != UX_SUCCESS)
	{
		return TX_THREAD_ERROR;
 80070ee:	230e      	movs	r3, #14
 80070f0:	e000      	b.n	80070f4 <usb_init+0x358>
	}

	return ret;
 80070f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80070f4:	0018      	movs	r0, r3
 80070f6:	46bd      	mov	sp, r7
 80070f8:	b00f      	add	sp, #60	@ 0x3c
 80070fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070fc:	20010d14 	.word	0x20010d14
 8007100:	08006879 	.word	0x08006879
 8007104:	08006895 	.word	0x08006895
 8007108:	080068b1 	.word	0x080068b1
 800710c:	080068c9 	.word	0x080068c9
 8007110:	20010d10 	.word	0x20010d10
 8007114:	20010d0c 	.word	0x20010d0c
 8007118:	080189c1 	.word	0x080189c1
 800711c:	2000009c 	.word	0x2000009c
 8007120:	20010d38 	.word	0x20010d38
 8007124:	080066f5 	.word	0x080066f5
 8007128:	08006711 	.word	0x08006711
 800712c:	0800672d 	.word	0x0800672d
 8007130:	08006745 	.word	0x08006745
 8007134:	20010d34 	.word	0x20010d34
 8007138:	20010d30 	.word	0x20010d30
 800713c:	20010d5c 	.word	0x20010d5c
 8007140:	08006a19 	.word	0x08006a19
 8007144:	08006a29 	.word	0x08006a29
 8007148:	08006a39 	.word	0x08006a39
 800714c:	08006a59 	.word	0x08006a59
 8007150:	08006a79 	.word	0x08006a79
 8007154:	08006a95 	.word	0x08006a95
 8007158:	08006ab1 	.word	0x08006ab1
 800715c:	20010d58 	.word	0x20010d58
 8007160:	20010d54 	.word	0x20010d54
 8007164:	080192e1 	.word	0x080192e1
 8007168:	20000084 	.word	0x20000084
 800716c:	08007199 	.word	0x08007199
 8007170:	0801edb0 	.word	0x0801edb0
 8007174:	20010a4c 	.word	0x20010a4c
 8007178:	080068e1 	.word	0x080068e1
 800717c:	0801edbc 	.word	0x0801edbc
 8007180:	20010afc 	.word	0x20010afc
 8007184:	0800675d 	.word	0x0800675d
 8007188:	0801edcc 	.word	0x0801edcc
 800718c:	20010bac 	.word	0x20010bac
 8007190:	08006aff 	.word	0x08006aff
 8007194:	20010c5c 	.word	0x20010c5c

08007198 <usb_thread>:

/* PFP */
void STM32_USB_Init(void);


void usb_thread(uint32_t thread_input){
 8007198:	b580      	push	{r7, lr}
 800719a:	b082      	sub	sp, #8
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]

	HAL_StatusTypeDef status;

	USB2533_Init(&usb2533, &hi2c2);
 80071a0:	4a05      	ldr	r2, [pc, #20]	@ (80071b8 <usb_thread+0x20>)
 80071a2:	4b06      	ldr	r3, [pc, #24]	@ (80071bc <usb_thread+0x24>)
 80071a4:	0011      	movs	r1, r2
 80071a6:	0018      	movs	r0, r3
 80071a8:	f7ff fa0e 	bl	80065c8 <USB2533_Init>
	STM32_USB_Init();
 80071ac:	f000 f808 	bl	80071c0 <STM32_USB_Init>

	while (1){
		tx_thread_sleep(100);
 80071b0:	2064      	movs	r0, #100	@ 0x64
 80071b2:	f00b f8db 	bl	801236c <_tx_thread_sleep>
 80071b6:	e7fb      	b.n	80071b0 <usb_thread+0x18>
 80071b8:	20010db8 	.word	0x20010db8
 80071bc:	20010db0 	.word	0x20010db0

080071c0 <STM32_USB_Init>:

	}
}


void STM32_USB_Init(){
 80071c0:	b580      	push	{r7, lr}
 80071c2:	af00      	add	r7, sp, #0

	MX_USB_DRD_FS_PCD_Init();
 80071c4:	f001 f8fe 	bl	80083c4 <MX_USB_DRD_FS_PCD_Init>
	 * BTABLE uses the first 20 bytes of the PMA when the USB peripheral is configured
	 * for 3 end points (EP0, EP1, EP2). For more info, see RM0440 p1268.
	 */

	/* Configure control endpoints */
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x00, PCD_SNG_BUF, 0x40);
 80071c8:	4819      	ldr	r0, [pc, #100]	@ (8007230 <STM32_USB_Init+0x70>)
 80071ca:	2340      	movs	r3, #64	@ 0x40
 80071cc:	2200      	movs	r2, #0
 80071ce:	2100      	movs	r1, #0
 80071d0:	f003 ff0e 	bl	800aff0 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, 0x80, PCD_SNG_BUF, 0x80);
 80071d4:	4816      	ldr	r0, [pc, #88]	@ (8007230 <STM32_USB_Init+0x70>)
 80071d6:	2380      	movs	r3, #128	@ 0x80
 80071d8:	2200      	movs	r2, #0
 80071da:	2180      	movs	r1, #128	@ 0x80
 80071dc:	f003 ff08 	bl	800aff0 <HAL_PCDEx_PMAConfig>

	/* Configure class endpoints */
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_MSC_EPOUT_ADDR, PCD_SNG_BUF, 0xC0);
 80071e0:	4813      	ldr	r0, [pc, #76]	@ (8007230 <STM32_USB_Init+0x70>)
 80071e2:	23c0      	movs	r3, #192	@ 0xc0
 80071e4:	2200      	movs	r2, #0
 80071e6:	2102      	movs	r1, #2
 80071e8:	f003 ff02 	bl	800aff0 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_MSC_EPIN_ADDR, PCD_SNG_BUF, 0x100);
 80071ec:	2380      	movs	r3, #128	@ 0x80
 80071ee:	005b      	lsls	r3, r3, #1
 80071f0:	480f      	ldr	r0, [pc, #60]	@ (8007230 <STM32_USB_Init+0x70>)
 80071f2:	2200      	movs	r2, #0
 80071f4:	2181      	movs	r1, #129	@ 0x81
 80071f6:	f003 fefb 	bl	800aff0 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_HID_MOUSE_EPIN_ADDR, PCD_SNG_BUF, 0x140);
 80071fa:	23a0      	movs	r3, #160	@ 0xa0
 80071fc:	005b      	lsls	r3, r3, #1
 80071fe:	480c      	ldr	r0, [pc, #48]	@ (8007230 <STM32_USB_Init+0x70>)
 8007200:	2200      	movs	r2, #0
 8007202:	2183      	movs	r1, #131	@ 0x83
 8007204:	f003 fef4 	bl	800aff0 <HAL_PCDEx_PMAConfig>
	HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS, USBD_HID_KEYBOARD_EPIN_ADDR, PCD_SNG_BUF, 0x180);
 8007208:	23c0      	movs	r3, #192	@ 0xc0
 800720a:	005b      	lsls	r3, r3, #1
 800720c:	4808      	ldr	r0, [pc, #32]	@ (8007230 <STM32_USB_Init+0x70>)
 800720e:	2200      	movs	r2, #0
 8007210:	2184      	movs	r1, #132	@ 0x84
 8007212:	f003 feed 	bl	800aff0 <HAL_PCDEx_PMAConfig>

	ux_dcd_stm32_initialize((ULONG)USB_DRD_FS, (ULONG)&hpcd_USB_DRD_FS);
 8007216:	4b06      	ldr	r3, [pc, #24]	@ (8007230 <STM32_USB_Init+0x70>)
 8007218:	4a06      	ldr	r2, [pc, #24]	@ (8007234 <STM32_USB_Init+0x74>)
 800721a:	0019      	movs	r1, r3
 800721c:	0010      	movs	r0, r2
 800721e:	f013 fe75 	bl	801af0c <_ux_dcd_stm32_initialize>

	HAL_PCD_Start(&hpcd_USB_DRD_FS);
 8007222:	4b03      	ldr	r3, [pc, #12]	@ (8007230 <STM32_USB_Init+0x70>)
 8007224:	0018      	movs	r0, r3
 8007226:	f002 faa1 	bl	800976c <HAL_PCD_Start>
}
 800722a:	46c0      	nop			@ (mov r8, r8)
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}
 8007230:	20010ef4 	.word	0x20010ef4
 8007234:	40005c00 	.word	0x40005c00

08007238 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b084      	sub	sp, #16
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 8007240:	2300      	movs	r3, #0
 8007242:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	60bb      	str	r3, [r7, #8]
  /* USER CODE BEGIN App_ThreadX_MEM_POOL */
  (void)byte_pool;
  /* USER CODE END App_ThreadX_MEM_POOL */

  /* USER CODE BEGIN App_ThreadX_Init */
create_queues();
 8007248:	f7ff fa3e 	bl	80066c8 <create_queues>
create_threads();
 800724c:	f7ff fa14 	bl	8006678 <create_threads>
/* USER CODE END App_ThreadX_Init */

  return ret;
 8007250:	68fb      	ldr	r3, [r7, #12]
}
 8007252:	0018      	movs	r0, r3
 8007254:	46bd      	mov	sp, r7
 8007256:	b004      	add	sp, #16
 8007258:	bd80      	pop	{r7, pc}

0800725a <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 800725a:	b580      	push	{r7, lr}
 800725c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */

  /* USER CODE END  Before_Kernel_Start */

  tx_kernel_enter();
 800725e:	f009 f93f 	bl	80104e0 <_tx_initialize_kernel_enter>

  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 8007262:	46c0      	nop			@ (mov r8, r8)
 8007264:	46bd      	mov	sp, r7
 8007266:	bd80      	pop	{r7, pc}

08007268 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007268:	b580      	push	{r7, lr}
 800726a:	b082      	sub	sp, #8
 800726c:	af00      	add	r7, sp, #0
 800726e:	0002      	movs	r2, r0
 8007270:	1dfb      	adds	r3, r7, #7
 8007272:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007274:	1dfb      	adds	r3, r7, #7
 8007276:	781b      	ldrb	r3, [r3, #0]
 8007278:	2b7f      	cmp	r3, #127	@ 0x7f
 800727a:	d809      	bhi.n	8007290 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800727c:	1dfb      	adds	r3, r7, #7
 800727e:	781b      	ldrb	r3, [r3, #0]
 8007280:	001a      	movs	r2, r3
 8007282:	231f      	movs	r3, #31
 8007284:	401a      	ands	r2, r3
 8007286:	4b04      	ldr	r3, [pc, #16]	@ (8007298 <__NVIC_EnableIRQ+0x30>)
 8007288:	2101      	movs	r1, #1
 800728a:	4091      	lsls	r1, r2
 800728c:	000a      	movs	r2, r1
 800728e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8007290:	46c0      	nop			@ (mov r8, r8)
 8007292:	46bd      	mov	sp, r7
 8007294:	b002      	add	sp, #8
 8007296:	bd80      	pop	{r7, pc}
 8007298:	e000e100 	.word	0xe000e100

0800729c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800729c:	b590      	push	{r4, r7, lr}
 800729e:	b083      	sub	sp, #12
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	0002      	movs	r2, r0
 80072a4:	6039      	str	r1, [r7, #0]
 80072a6:	1dfb      	adds	r3, r7, #7
 80072a8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80072aa:	1dfb      	adds	r3, r7, #7
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	2b7f      	cmp	r3, #127	@ 0x7f
 80072b0:	d828      	bhi.n	8007304 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80072b2:	4a2f      	ldr	r2, [pc, #188]	@ (8007370 <__NVIC_SetPriority+0xd4>)
 80072b4:	1dfb      	adds	r3, r7, #7
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	b25b      	sxtb	r3, r3
 80072ba:	089b      	lsrs	r3, r3, #2
 80072bc:	33c0      	adds	r3, #192	@ 0xc0
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	589b      	ldr	r3, [r3, r2]
 80072c2:	1dfa      	adds	r2, r7, #7
 80072c4:	7812      	ldrb	r2, [r2, #0]
 80072c6:	0011      	movs	r1, r2
 80072c8:	2203      	movs	r2, #3
 80072ca:	400a      	ands	r2, r1
 80072cc:	00d2      	lsls	r2, r2, #3
 80072ce:	21ff      	movs	r1, #255	@ 0xff
 80072d0:	4091      	lsls	r1, r2
 80072d2:	000a      	movs	r2, r1
 80072d4:	43d2      	mvns	r2, r2
 80072d6:	401a      	ands	r2, r3
 80072d8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	019b      	lsls	r3, r3, #6
 80072de:	22ff      	movs	r2, #255	@ 0xff
 80072e0:	401a      	ands	r2, r3
 80072e2:	1dfb      	adds	r3, r7, #7
 80072e4:	781b      	ldrb	r3, [r3, #0]
 80072e6:	0018      	movs	r0, r3
 80072e8:	2303      	movs	r3, #3
 80072ea:	4003      	ands	r3, r0
 80072ec:	00db      	lsls	r3, r3, #3
 80072ee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80072f0:	481f      	ldr	r0, [pc, #124]	@ (8007370 <__NVIC_SetPriority+0xd4>)
 80072f2:	1dfb      	adds	r3, r7, #7
 80072f4:	781b      	ldrb	r3, [r3, #0]
 80072f6:	b25b      	sxtb	r3, r3
 80072f8:	089b      	lsrs	r3, r3, #2
 80072fa:	430a      	orrs	r2, r1
 80072fc:	33c0      	adds	r3, #192	@ 0xc0
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8007302:	e031      	b.n	8007368 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007304:	4a1b      	ldr	r2, [pc, #108]	@ (8007374 <__NVIC_SetPriority+0xd8>)
 8007306:	1dfb      	adds	r3, r7, #7
 8007308:	781b      	ldrb	r3, [r3, #0]
 800730a:	0019      	movs	r1, r3
 800730c:	230f      	movs	r3, #15
 800730e:	400b      	ands	r3, r1
 8007310:	3b08      	subs	r3, #8
 8007312:	089b      	lsrs	r3, r3, #2
 8007314:	3306      	adds	r3, #6
 8007316:	009b      	lsls	r3, r3, #2
 8007318:	18d3      	adds	r3, r2, r3
 800731a:	3304      	adds	r3, #4
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	1dfa      	adds	r2, r7, #7
 8007320:	7812      	ldrb	r2, [r2, #0]
 8007322:	0011      	movs	r1, r2
 8007324:	2203      	movs	r2, #3
 8007326:	400a      	ands	r2, r1
 8007328:	00d2      	lsls	r2, r2, #3
 800732a:	21ff      	movs	r1, #255	@ 0xff
 800732c:	4091      	lsls	r1, r2
 800732e:	000a      	movs	r2, r1
 8007330:	43d2      	mvns	r2, r2
 8007332:	401a      	ands	r2, r3
 8007334:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	019b      	lsls	r3, r3, #6
 800733a:	22ff      	movs	r2, #255	@ 0xff
 800733c:	401a      	ands	r2, r3
 800733e:	1dfb      	adds	r3, r7, #7
 8007340:	781b      	ldrb	r3, [r3, #0]
 8007342:	0018      	movs	r0, r3
 8007344:	2303      	movs	r3, #3
 8007346:	4003      	ands	r3, r0
 8007348:	00db      	lsls	r3, r3, #3
 800734a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800734c:	4809      	ldr	r0, [pc, #36]	@ (8007374 <__NVIC_SetPriority+0xd8>)
 800734e:	1dfb      	adds	r3, r7, #7
 8007350:	781b      	ldrb	r3, [r3, #0]
 8007352:	001c      	movs	r4, r3
 8007354:	230f      	movs	r3, #15
 8007356:	4023      	ands	r3, r4
 8007358:	3b08      	subs	r3, #8
 800735a:	089b      	lsrs	r3, r3, #2
 800735c:	430a      	orrs	r2, r1
 800735e:	3306      	adds	r3, #6
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	18c3      	adds	r3, r0, r3
 8007364:	3304      	adds	r3, #4
 8007366:	601a      	str	r2, [r3, #0]
}
 8007368:	46c0      	nop			@ (mov r8, r8)
 800736a:	46bd      	mov	sp, r7
 800736c:	b003      	add	sp, #12
 800736e:	bd90      	pop	{r4, r7, pc}
 8007370:	e000e100 	.word	0xe000e100
 8007374:	e000ed00 	.word	0xe000ed00

08007378 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b082      	sub	sp, #8
 800737c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800737e:	4b13      	ldr	r3, [pc, #76]	@ (80073cc <MX_DMA_Init+0x54>)
 8007380:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007382:	4b12      	ldr	r3, [pc, #72]	@ (80073cc <MX_DMA_Init+0x54>)
 8007384:	2101      	movs	r1, #1
 8007386:	430a      	orrs	r2, r1
 8007388:	639a      	str	r2, [r3, #56]	@ 0x38
 800738a:	4b10      	ldr	r3, [pc, #64]	@ (80073cc <MX_DMA_Init+0x54>)
 800738c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800738e:	2201      	movs	r2, #1
 8007390:	4013      	ands	r3, r2
 8007392:	607b      	str	r3, [r7, #4]
 8007394:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, 0);
 8007396:	2100      	movs	r1, #0
 8007398:	2009      	movs	r0, #9
 800739a:	f7ff ff7f 	bl	800729c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800739e:	2009      	movs	r0, #9
 80073a0:	f7ff ff62 	bl	8007268 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0);
 80073a4:	2100      	movs	r1, #0
 80073a6:	200a      	movs	r0, #10
 80073a8:	f7ff ff78 	bl	800729c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80073ac:	200a      	movs	r0, #10
 80073ae:	f7ff ff5b 	bl	8007268 <__NVIC_EnableIRQ>
  /* DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn, 0, 0);
 80073b2:	2200      	movs	r2, #0
 80073b4:	2100      	movs	r1, #0
 80073b6:	200b      	movs	r0, #11
 80073b8:	f001 fa0e 	bl	80087d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn);
 80073bc:	200b      	movs	r0, #11
 80073be:	f001 fa20 	bl	8008802 <HAL_NVIC_EnableIRQ>

}
 80073c2:	46c0      	nop			@ (mov r8, r8)
 80073c4:	46bd      	mov	sp, r7
 80073c6:	b002      	add	sp, #8
 80073c8:	bd80      	pop	{r7, pc}
 80073ca:	46c0      	nop			@ (mov r8, r8)
 80073cc:	40021000 	.word	0x40021000

080073d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80073d0:	b590      	push	{r4, r7, lr}
 80073d2:	b08b      	sub	sp, #44	@ 0x2c
 80073d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073d6:	2414      	movs	r4, #20
 80073d8:	193b      	adds	r3, r7, r4
 80073da:	0018      	movs	r0, r3
 80073dc:	2314      	movs	r3, #20
 80073de:	001a      	movs	r2, r3
 80073e0:	2100      	movs	r1, #0
 80073e2:	f017 fc57 	bl	801ec94 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80073e6:	4b5e      	ldr	r3, [pc, #376]	@ (8007560 <MX_GPIO_Init+0x190>)
 80073e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80073ea:	4b5d      	ldr	r3, [pc, #372]	@ (8007560 <MX_GPIO_Init+0x190>)
 80073ec:	2104      	movs	r1, #4
 80073ee:	430a      	orrs	r2, r1
 80073f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80073f2:	4b5b      	ldr	r3, [pc, #364]	@ (8007560 <MX_GPIO_Init+0x190>)
 80073f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073f6:	2204      	movs	r2, #4
 80073f8:	4013      	ands	r3, r2
 80073fa:	613b      	str	r3, [r7, #16]
 80073fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80073fe:	4b58      	ldr	r3, [pc, #352]	@ (8007560 <MX_GPIO_Init+0x190>)
 8007400:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007402:	4b57      	ldr	r3, [pc, #348]	@ (8007560 <MX_GPIO_Init+0x190>)
 8007404:	2120      	movs	r1, #32
 8007406:	430a      	orrs	r2, r1
 8007408:	635a      	str	r2, [r3, #52]	@ 0x34
 800740a:	4b55      	ldr	r3, [pc, #340]	@ (8007560 <MX_GPIO_Init+0x190>)
 800740c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800740e:	2220      	movs	r2, #32
 8007410:	4013      	ands	r3, r2
 8007412:	60fb      	str	r3, [r7, #12]
 8007414:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8007416:	4b52      	ldr	r3, [pc, #328]	@ (8007560 <MX_GPIO_Init+0x190>)
 8007418:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800741a:	4b51      	ldr	r3, [pc, #324]	@ (8007560 <MX_GPIO_Init+0x190>)
 800741c:	2101      	movs	r1, #1
 800741e:	430a      	orrs	r2, r1
 8007420:	635a      	str	r2, [r3, #52]	@ 0x34
 8007422:	4b4f      	ldr	r3, [pc, #316]	@ (8007560 <MX_GPIO_Init+0x190>)
 8007424:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007426:	2201      	movs	r2, #1
 8007428:	4013      	ands	r3, r2
 800742a:	60bb      	str	r3, [r7, #8]
 800742c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800742e:	4b4c      	ldr	r3, [pc, #304]	@ (8007560 <MX_GPIO_Init+0x190>)
 8007430:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007432:	4b4b      	ldr	r3, [pc, #300]	@ (8007560 <MX_GPIO_Init+0x190>)
 8007434:	2102      	movs	r1, #2
 8007436:	430a      	orrs	r2, r1
 8007438:	635a      	str	r2, [r3, #52]	@ 0x34
 800743a:	4b49      	ldr	r3, [pc, #292]	@ (8007560 <MX_GPIO_Init+0x190>)
 800743c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800743e:	2202      	movs	r2, #2
 8007440:	4013      	ands	r3, r2
 8007442:	607b      	str	r3, [r7, #4]
 8007444:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8007446:	4b46      	ldr	r3, [pc, #280]	@ (8007560 <MX_GPIO_Init+0x190>)
 8007448:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800744a:	4b45      	ldr	r3, [pc, #276]	@ (8007560 <MX_GPIO_Init+0x190>)
 800744c:	2108      	movs	r1, #8
 800744e:	430a      	orrs	r2, r1
 8007450:	635a      	str	r2, [r3, #52]	@ 0x34
 8007452:	4b43      	ldr	r3, [pc, #268]	@ (8007560 <MX_GPIO_Init+0x190>)
 8007454:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007456:	2208      	movs	r2, #8
 8007458:	4013      	ands	r3, r2
 800745a:	603b      	str	r3, [r7, #0]
 800745c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STAT1_LED_GPIO_Port, STAT1_LED_Pin, GPIO_PIN_RESET);
 800745e:	4b41      	ldr	r3, [pc, #260]	@ (8007564 <MX_GPIO_Init+0x194>)
 8007460:	2200      	movs	r2, #0
 8007462:	2108      	movs	r1, #8
 8007464:	0018      	movs	r0, r3
 8007466:	f001 fb66 	bl	8008b36 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STAT2_LED_GPIO_Port, STAT2_LED_Pin, GPIO_PIN_RESET);
 800746a:	4b3f      	ldr	r3, [pc, #252]	@ (8007568 <MX_GPIO_Init+0x198>)
 800746c:	2200      	movs	r2, #0
 800746e:	2108      	movs	r1, #8
 8007470:	0018      	movs	r0, r3
 8007472:	f001 fb60 	bl	8008b36 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = KEY_E1_Pin|KEY_D1_Pin|KEY_D2_Pin|KEY_A4_Pin
 8007476:	193b      	adds	r3, r7, r4
 8007478:	4a3c      	ldr	r2, [pc, #240]	@ (800756c <MX_GPIO_Init+0x19c>)
 800747a:	601a      	str	r2, [r3, #0]
                          |KEY_A5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800747c:	193b      	adds	r3, r7, r4
 800747e:	2200      	movs	r2, #0
 8007480:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007482:	193b      	adds	r3, r7, r4
 8007484:	2201      	movs	r2, #1
 8007486:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007488:	193b      	adds	r3, r7, r4
 800748a:	4a39      	ldr	r2, [pc, #228]	@ (8007570 <MX_GPIO_Init+0x1a0>)
 800748c:	0019      	movs	r1, r3
 800748e:	0010      	movs	r0, r2
 8007490:	f001 f9c8 	bl	8008824 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = KEY_D3_Pin|KEY_D4_Pin;
 8007494:	193b      	adds	r3, r7, r4
 8007496:	2203      	movs	r2, #3
 8007498:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800749a:	193b      	adds	r3, r7, r4
 800749c:	2200      	movs	r2, #0
 800749e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80074a0:	193b      	adds	r3, r7, r4
 80074a2:	2201      	movs	r2, #1
 80074a4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80074a6:	193b      	adds	r3, r7, r4
 80074a8:	4a32      	ldr	r2, [pc, #200]	@ (8007574 <MX_GPIO_Init+0x1a4>)
 80074aa:	0019      	movs	r1, r3
 80074ac:	0010      	movs	r0, r2
 80074ae:	f001 f9b9 	bl	8008824 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = KEY_C1_Pin|KEY_C2_Pin|KEY_C3_Pin|KEY_C4_Pin
 80074b2:	193b      	adds	r3, r7, r4
 80074b4:	4a30      	ldr	r2, [pc, #192]	@ (8007578 <MX_GPIO_Init+0x1a8>)
 80074b6:	601a      	str	r2, [r3, #0]
                          |KEY_D5_Pin|KEY_B1_Pin|KEY_B2_Pin|KEY_B3_Pin
                          |KEY_D6_Pin|KEY_A6_Pin|KEY_B6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80074b8:	193b      	adds	r3, r7, r4
 80074ba:	2200      	movs	r2, #0
 80074bc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80074be:	193b      	adds	r3, r7, r4
 80074c0:	2201      	movs	r2, #1
 80074c2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80074c4:	193a      	adds	r2, r7, r4
 80074c6:	23a0      	movs	r3, #160	@ 0xa0
 80074c8:	05db      	lsls	r3, r3, #23
 80074ca:	0011      	movs	r1, r2
 80074cc:	0018      	movs	r0, r3
 80074ce:	f001 f9a9 	bl	8008824 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = KEY_B4_Pin|KEY_A1_Pin|KEY_C5_Pin|KEY_A2_Pin
 80074d2:	193b      	adds	r3, r7, r4
 80074d4:	4a29      	ldr	r2, [pc, #164]	@ (800757c <MX_GPIO_Init+0x1ac>)
 80074d6:	601a      	str	r2, [r3, #0]
                          |KEY_B5_Pin|KEY_A3_Pin|ENC_SW_Pin|KEY_E3_Pin
                          |KEY_E2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80074d8:	193b      	adds	r3, r7, r4
 80074da:	2200      	movs	r2, #0
 80074dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80074de:	193b      	adds	r3, r7, r4
 80074e0:	2201      	movs	r2, #1
 80074e2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80074e4:	193b      	adds	r3, r7, r4
 80074e6:	4a20      	ldr	r2, [pc, #128]	@ (8007568 <MX_GPIO_Init+0x198>)
 80074e8:	0019      	movs	r1, r3
 80074ea:	0010      	movs	r0, r2
 80074ec:	f001 f99a 	bl	8008824 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY_C6_Pin;
 80074f0:	193b      	adds	r3, r7, r4
 80074f2:	2202      	movs	r2, #2
 80074f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80074f6:	193b      	adds	r3, r7, r4
 80074f8:	2200      	movs	r2, #0
 80074fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80074fc:	193b      	adds	r3, r7, r4
 80074fe:	2201      	movs	r2, #1
 8007500:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(KEY_C6_GPIO_Port, &GPIO_InitStruct);
 8007502:	193b      	adds	r3, r7, r4
 8007504:	4a17      	ldr	r2, [pc, #92]	@ (8007564 <MX_GPIO_Init+0x194>)
 8007506:	0019      	movs	r1, r3
 8007508:	0010      	movs	r0, r2
 800750a:	f001 f98b 	bl	8008824 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STAT1_LED_Pin;
 800750e:	193b      	adds	r3, r7, r4
 8007510:	2208      	movs	r2, #8
 8007512:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007514:	193b      	adds	r3, r7, r4
 8007516:	2201      	movs	r2, #1
 8007518:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800751a:	193b      	adds	r3, r7, r4
 800751c:	2200      	movs	r2, #0
 800751e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007520:	193b      	adds	r3, r7, r4
 8007522:	2200      	movs	r2, #0
 8007524:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(STAT1_LED_GPIO_Port, &GPIO_InitStruct);
 8007526:	193b      	adds	r3, r7, r4
 8007528:	4a0e      	ldr	r2, [pc, #56]	@ (8007564 <MX_GPIO_Init+0x194>)
 800752a:	0019      	movs	r1, r3
 800752c:	0010      	movs	r0, r2
 800752e:	f001 f979 	bl	8008824 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STAT2_LED_Pin;
 8007532:	0021      	movs	r1, r4
 8007534:	187b      	adds	r3, r7, r1
 8007536:	2208      	movs	r2, #8
 8007538:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800753a:	187b      	adds	r3, r7, r1
 800753c:	2201      	movs	r2, #1
 800753e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007540:	187b      	adds	r3, r7, r1
 8007542:	2200      	movs	r2, #0
 8007544:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007546:	187b      	adds	r3, r7, r1
 8007548:	2200      	movs	r2, #0
 800754a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(STAT2_LED_GPIO_Port, &GPIO_InitStruct);
 800754c:	187b      	adds	r3, r7, r1
 800754e:	4a06      	ldr	r2, [pc, #24]	@ (8007568 <MX_GPIO_Init+0x198>)
 8007550:	0019      	movs	r1, r3
 8007552:	0010      	movs	r0, r2
 8007554:	f001 f966 	bl	8008824 <HAL_GPIO_Init>

}
 8007558:	46c0      	nop			@ (mov r8, r8)
 800755a:	46bd      	mov	sp, r7
 800755c:	b00b      	add	sp, #44	@ 0x2c
 800755e:	bd90      	pop	{r4, r7, pc}
 8007560:	40021000 	.word	0x40021000
 8007564:	50000c00 	.word	0x50000c00
 8007568:	50000400 	.word	0x50000400
 800756c:	0000e0c0 	.word	0x0000e0c0
 8007570:	50000800 	.word	0x50000800
 8007574:	50001400 	.word	0x50001400
 8007578:	000086ff 	.word	0x000086ff
 800757c:	00001f47 	.word	0x00001f47

08007580 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8007584:	4b1b      	ldr	r3, [pc, #108]	@ (80075f4 <MX_I2C2_Init+0x74>)
 8007586:	4a1c      	ldr	r2, [pc, #112]	@ (80075f8 <MX_I2C2_Init+0x78>)
 8007588:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10707DBC;
 800758a:	4b1a      	ldr	r3, [pc, #104]	@ (80075f4 <MX_I2C2_Init+0x74>)
 800758c:	4a1b      	ldr	r2, [pc, #108]	@ (80075fc <MX_I2C2_Init+0x7c>)
 800758e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8007590:	4b18      	ldr	r3, [pc, #96]	@ (80075f4 <MX_I2C2_Init+0x74>)
 8007592:	2200      	movs	r2, #0
 8007594:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007596:	4b17      	ldr	r3, [pc, #92]	@ (80075f4 <MX_I2C2_Init+0x74>)
 8007598:	2201      	movs	r2, #1
 800759a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800759c:	4b15      	ldr	r3, [pc, #84]	@ (80075f4 <MX_I2C2_Init+0x74>)
 800759e:	2200      	movs	r2, #0
 80075a0:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80075a2:	4b14      	ldr	r3, [pc, #80]	@ (80075f4 <MX_I2C2_Init+0x74>)
 80075a4:	2200      	movs	r2, #0
 80075a6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80075a8:	4b12      	ldr	r3, [pc, #72]	@ (80075f4 <MX_I2C2_Init+0x74>)
 80075aa:	2200      	movs	r2, #0
 80075ac:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80075ae:	4b11      	ldr	r3, [pc, #68]	@ (80075f4 <MX_I2C2_Init+0x74>)
 80075b0:	2200      	movs	r2, #0
 80075b2:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80075b4:	4b0f      	ldr	r3, [pc, #60]	@ (80075f4 <MX_I2C2_Init+0x74>)
 80075b6:	2200      	movs	r2, #0
 80075b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80075ba:	4b0e      	ldr	r3, [pc, #56]	@ (80075f4 <MX_I2C2_Init+0x74>)
 80075bc:	0018      	movs	r0, r3
 80075be:	f001 fad7 	bl	8008b70 <HAL_I2C_Init>
 80075c2:	1e03      	subs	r3, r0, #0
 80075c4:	d001      	beq.n	80075ca <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80075c6:	f000 f93d 	bl	8007844 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80075ca:	4b0a      	ldr	r3, [pc, #40]	@ (80075f4 <MX_I2C2_Init+0x74>)
 80075cc:	2100      	movs	r1, #0
 80075ce:	0018      	movs	r0, r3
 80075d0:	f001 fed4 	bl	800937c <HAL_I2CEx_ConfigAnalogFilter>
 80075d4:	1e03      	subs	r3, r0, #0
 80075d6:	d001      	beq.n	80075dc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80075d8:	f000 f934 	bl	8007844 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80075dc:	4b05      	ldr	r3, [pc, #20]	@ (80075f4 <MX_I2C2_Init+0x74>)
 80075de:	2100      	movs	r1, #0
 80075e0:	0018      	movs	r0, r3
 80075e2:	f001 ff17 	bl	8009414 <HAL_I2CEx_ConfigDigitalFilter>
 80075e6:	1e03      	subs	r3, r0, #0
 80075e8:	d001      	beq.n	80075ee <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80075ea:	f000 f92b 	bl	8007844 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80075ee:	46c0      	nop			@ (mov r8, r8)
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}
 80075f4:	20010db8 	.word	0x20010db8
 80075f8:	40005800 	.word	0x40005800
 80075fc:	10707dbc 	.word	0x10707dbc

08007600 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8007600:	b590      	push	{r4, r7, lr}
 8007602:	b09f      	sub	sp, #124	@ 0x7c
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007608:	2364      	movs	r3, #100	@ 0x64
 800760a:	18fb      	adds	r3, r7, r3
 800760c:	0018      	movs	r0, r3
 800760e:	2314      	movs	r3, #20
 8007610:	001a      	movs	r2, r3
 8007612:	2100      	movs	r1, #0
 8007614:	f017 fb3e 	bl	801ec94 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007618:	2414      	movs	r4, #20
 800761a:	193b      	adds	r3, r7, r4
 800761c:	0018      	movs	r0, r3
 800761e:	2350      	movs	r3, #80	@ 0x50
 8007620:	001a      	movs	r2, r3
 8007622:	2100      	movs	r1, #0
 8007624:	f017 fb36 	bl	801ec94 <memset>
  if(i2cHandle->Instance==I2C2)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a22      	ldr	r2, [pc, #136]	@ (80076b8 <HAL_I2C_MspInit+0xb8>)
 800762e:	4293      	cmp	r3, r2
 8007630:	d13e      	bne.n	80076b0 <HAL_I2C_MspInit+0xb0>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8007632:	193b      	adds	r3, r7, r4
 8007634:	2240      	movs	r2, #64	@ 0x40
 8007636:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8007638:	193b      	adds	r3, r7, r4
 800763a:	2200      	movs	r2, #0
 800763c:	61da      	str	r2, [r3, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800763e:	193b      	adds	r3, r7, r4
 8007640:	0018      	movs	r0, r3
 8007642:	f004 fae1 	bl	800bc08 <HAL_RCCEx_PeriphCLKConfig>
 8007646:	1e03      	subs	r3, r0, #0
 8007648:	d001      	beq.n	800764e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800764a:	f000 f8fb 	bl	8007844 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800764e:	4b1b      	ldr	r3, [pc, #108]	@ (80076bc <HAL_I2C_MspInit+0xbc>)
 8007650:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007652:	4b1a      	ldr	r3, [pc, #104]	@ (80076bc <HAL_I2C_MspInit+0xbc>)
 8007654:	2102      	movs	r1, #2
 8007656:	430a      	orrs	r2, r1
 8007658:	635a      	str	r2, [r3, #52]	@ 0x34
 800765a:	4b18      	ldr	r3, [pc, #96]	@ (80076bc <HAL_I2C_MspInit+0xbc>)
 800765c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800765e:	2202      	movs	r2, #2
 8007660:	4013      	ands	r3, r2
 8007662:	613b      	str	r3, [r7, #16]
 8007664:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8007666:	2164      	movs	r1, #100	@ 0x64
 8007668:	187b      	adds	r3, r7, r1
 800766a:	22c0      	movs	r2, #192	@ 0xc0
 800766c:	01d2      	lsls	r2, r2, #7
 800766e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007670:	187b      	adds	r3, r7, r1
 8007672:	2212      	movs	r2, #18
 8007674:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007676:	187b      	adds	r3, r7, r1
 8007678:	2200      	movs	r2, #0
 800767a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800767c:	187b      	adds	r3, r7, r1
 800767e:	2200      	movs	r2, #0
 8007680:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8007682:	187b      	adds	r3, r7, r1
 8007684:	2206      	movs	r2, #6
 8007686:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007688:	187b      	adds	r3, r7, r1
 800768a:	4a0d      	ldr	r2, [pc, #52]	@ (80076c0 <HAL_I2C_MspInit+0xc0>)
 800768c:	0019      	movs	r1, r3
 800768e:	0010      	movs	r0, r2
 8007690:	f001 f8c8 	bl	8008824 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8007694:	4b09      	ldr	r3, [pc, #36]	@ (80076bc <HAL_I2C_MspInit+0xbc>)
 8007696:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007698:	4b08      	ldr	r3, [pc, #32]	@ (80076bc <HAL_I2C_MspInit+0xbc>)
 800769a:	2180      	movs	r1, #128	@ 0x80
 800769c:	03c9      	lsls	r1, r1, #15
 800769e:	430a      	orrs	r2, r1
 80076a0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80076a2:	4b06      	ldr	r3, [pc, #24]	@ (80076bc <HAL_I2C_MspInit+0xbc>)
 80076a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076a6:	2380      	movs	r3, #128	@ 0x80
 80076a8:	03db      	lsls	r3, r3, #15
 80076aa:	4013      	ands	r3, r2
 80076ac:	60fb      	str	r3, [r7, #12]
 80076ae:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80076b0:	46c0      	nop			@ (mov r8, r8)
 80076b2:	46bd      	mov	sp, r7
 80076b4:	b01f      	add	sp, #124	@ 0x7c
 80076b6:	bd90      	pop	{r4, r7, pc}
 80076b8:	40005800 	.word	0x40005800
 80076bc:	40021000 	.word	0x40021000
 80076c0:	50000400 	.word	0x50000400

080076c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80076c8:	f000 ff3c 	bl	8008544 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80076cc:	f000 f814 	bl	80076f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80076d0:	f7ff fe7e 	bl	80073d0 <MX_GPIO_Init>
  MX_DMA_Init();
 80076d4:	f7ff fe50 	bl	8007378 <MX_DMA_Init>
  MX_I2C2_Init();
 80076d8:	f7ff ff52 	bl	8007580 <MX_I2C2_Init>
  MX_TIM3_Init();
 80076dc:	f000 f9dc 	bl	8007a98 <MX_TIM3_Init>
  MX_TIM4_Init();
 80076e0:	f000 fa3e 	bl	8007b60 <MX_TIM4_Init>
  MX_UCPD1_Init();
 80076e4:	f000 fd28 	bl	8008138 <MX_UCPD1_Init>
  MX_UCPD2_Init();
 80076e8:	f000 fdcc 	bl	8008284 <MX_UCPD2_Init>
  /* Call PreOsInit function */
  USBPD_PreInitOs();
 80076ec:	f015 fcfc 	bl	801d0e8 <USBPD_PreInitOs>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 80076f0:	f7ff fdb3 	bl	800725a <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80076f4:	46c0      	nop			@ (mov r8, r8)
 80076f6:	e7fd      	b.n	80076f4 <main+0x30>

080076f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80076f8:	b590      	push	{r4, r7, lr}
 80076fa:	b09b      	sub	sp, #108	@ 0x6c
 80076fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80076fe:	242c      	movs	r4, #44	@ 0x2c
 8007700:	193b      	adds	r3, r7, r4
 8007702:	0018      	movs	r0, r3
 8007704:	233c      	movs	r3, #60	@ 0x3c
 8007706:	001a      	movs	r2, r3
 8007708:	2100      	movs	r1, #0
 800770a:	f017 fac3 	bl	801ec94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800770e:	231c      	movs	r3, #28
 8007710:	18fb      	adds	r3, r7, r3
 8007712:	0018      	movs	r0, r3
 8007714:	2310      	movs	r3, #16
 8007716:	001a      	movs	r2, r3
 8007718:	2100      	movs	r1, #0
 800771a:	f017 fabb 	bl	801ec94 <memset>
  RCC_CRSInitTypeDef pInit = {0};
 800771e:	1d3b      	adds	r3, r7, #4
 8007720:	0018      	movs	r0, r3
 8007722:	2318      	movs	r3, #24
 8007724:	001a      	movs	r2, r3
 8007726:	2100      	movs	r1, #0
 8007728:	f017 fab4 	bl	801ec94 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800772c:	2380      	movs	r3, #128	@ 0x80
 800772e:	009b      	lsls	r3, r3, #2
 8007730:	0018      	movs	r0, r3
 8007732:	f003 fce9 	bl	800b108 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8007736:	193b      	adds	r3, r7, r4
 8007738:	2222      	movs	r2, #34	@ 0x22
 800773a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800773c:	193b      	adds	r3, r7, r4
 800773e:	2280      	movs	r2, #128	@ 0x80
 8007740:	0052      	lsls	r2, r2, #1
 8007742:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8007744:	193b      	adds	r3, r7, r4
 8007746:	2280      	movs	r2, #128	@ 0x80
 8007748:	03d2      	lsls	r2, r2, #15
 800774a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 800774c:	0021      	movs	r1, r4
 800774e:	187b      	adds	r3, r7, r1
 8007750:	2200      	movs	r2, #0
 8007752:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007754:	187b      	adds	r3, r7, r1
 8007756:	2240      	movs	r2, #64	@ 0x40
 8007758:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800775a:	187b      	adds	r3, r7, r1
 800775c:	2202      	movs	r2, #2
 800775e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8007760:	187b      	adds	r3, r7, r1
 8007762:	2202      	movs	r2, #2
 8007764:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8007766:	187b      	adds	r3, r7, r1
 8007768:	2200      	movs	r2, #0
 800776a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 800776c:	187b      	adds	r3, r7, r1
 800776e:	2208      	movs	r2, #8
 8007770:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007772:	187b      	adds	r3, r7, r1
 8007774:	2280      	movs	r2, #128	@ 0x80
 8007776:	0292      	lsls	r2, r2, #10
 8007778:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 800777a:	187b      	adds	r3, r7, r1
 800777c:	22c0      	movs	r2, #192	@ 0xc0
 800777e:	04d2      	lsls	r2, r2, #19
 8007780:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007782:	187b      	adds	r3, r7, r1
 8007784:	2280      	movs	r2, #128	@ 0x80
 8007786:	0592      	lsls	r2, r2, #22
 8007788:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800778a:	187b      	adds	r3, r7, r1
 800778c:	0018      	movs	r0, r3
 800778e:	f003 fd07 	bl	800b1a0 <HAL_RCC_OscConfig>
 8007792:	1e03      	subs	r3, r0, #0
 8007794:	d001      	beq.n	800779a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8007796:	f000 f855 	bl	8007844 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800779a:	211c      	movs	r1, #28
 800779c:	187b      	adds	r3, r7, r1
 800779e:	2207      	movs	r2, #7
 80077a0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80077a2:	187b      	adds	r3, r7, r1
 80077a4:	2202      	movs	r2, #2
 80077a6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80077a8:	187b      	adds	r3, r7, r1
 80077aa:	2200      	movs	r2, #0
 80077ac:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80077ae:	187b      	adds	r3, r7, r1
 80077b0:	2200      	movs	r2, #0
 80077b2:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80077b4:	187b      	adds	r3, r7, r1
 80077b6:	2102      	movs	r1, #2
 80077b8:	0018      	movs	r0, r3
 80077ba:	f004 f851 	bl	800b860 <HAL_RCC_ClockConfig>
 80077be:	1e03      	subs	r3, r0, #0
 80077c0:	d001      	beq.n	80077c6 <SystemClock_Config+0xce>
  {
    Error_Handler();
 80077c2:	f000 f83f 	bl	8007844 <Error_Handler>
  }

  /** Enable the SYSCFG APB clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 80077c6:	4b14      	ldr	r3, [pc, #80]	@ (8007818 <SystemClock_Config+0x120>)
 80077c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077ca:	4b13      	ldr	r3, [pc, #76]	@ (8007818 <SystemClock_Config+0x120>)
 80077cc:	2180      	movs	r1, #128	@ 0x80
 80077ce:	0249      	lsls	r1, r1, #9
 80077d0:	430a      	orrs	r2, r1
 80077d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80077d4:	4b10      	ldr	r3, [pc, #64]	@ (8007818 <SystemClock_Config+0x120>)
 80077d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80077d8:	2380      	movs	r3, #128	@ 0x80
 80077da:	025b      	lsls	r3, r3, #9
 80077dc:	4013      	ands	r3, r2
 80077de:	603b      	str	r3, [r7, #0]
 80077e0:	683b      	ldr	r3, [r7, #0]

  /** Configures CRS
  */
  pInit.Prescaler = RCC_CRS_SYNC_DIV1;
 80077e2:	1d3b      	adds	r3, r7, #4
 80077e4:	2200      	movs	r2, #0
 80077e6:	601a      	str	r2, [r3, #0]
  pInit.Source = RCC_CRS_SYNC_SOURCE_USB;
 80077e8:	1d3b      	adds	r3, r7, #4
 80077ea:	2280      	movs	r2, #128	@ 0x80
 80077ec:	0592      	lsls	r2, r2, #22
 80077ee:	605a      	str	r2, [r3, #4]
  pInit.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 80077f0:	1d3b      	adds	r3, r7, #4
 80077f2:	2200      	movs	r2, #0
 80077f4:	609a      	str	r2, [r3, #8]
  pInit.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1000);
 80077f6:	1d3b      	adds	r3, r7, #4
 80077f8:	4a08      	ldr	r2, [pc, #32]	@ (800781c <SystemClock_Config+0x124>)
 80077fa:	60da      	str	r2, [r3, #12]
  pInit.ErrorLimitValue = 34;
 80077fc:	1d3b      	adds	r3, r7, #4
 80077fe:	2222      	movs	r2, #34	@ 0x22
 8007800:	611a      	str	r2, [r3, #16]
  pInit.HSI48CalibrationValue = 32;
 8007802:	1d3b      	adds	r3, r7, #4
 8007804:	2220      	movs	r2, #32
 8007806:	615a      	str	r2, [r3, #20]

  HAL_RCCEx_CRSConfig(&pInit);
 8007808:	1d3b      	adds	r3, r7, #4
 800780a:	0018      	movs	r0, r3
 800780c:	f004 fc58 	bl	800c0c0 <HAL_RCCEx_CRSConfig>
}
 8007810:	46c0      	nop			@ (mov r8, r8)
 8007812:	46bd      	mov	sp, r7
 8007814:	b01b      	add	sp, #108	@ 0x6c
 8007816:	bd90      	pop	{r4, r7, pc}
 8007818:	40021000 	.word	0x40021000
 800781c:	0000bb7f 	.word	0x0000bb7f

08007820 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a04      	ldr	r2, [pc, #16]	@ (8007840 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d101      	bne.n	8007836 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8007832:	f000 fea7 	bl	8008584 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007836:	46c0      	nop			@ (mov r8, r8)
 8007838:	46bd      	mov	sp, r7
 800783a:	b002      	add	sp, #8
 800783c:	bd80      	pop	{r7, pc}
 800783e:	46c0      	nop			@ (mov r8, r8)
 8007840:	40001000 	.word	0x40001000

08007844 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007848:	b672      	cpsid	i
}
 800784a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800784c:	46c0      	nop			@ (mov r8, r8)
 800784e:	e7fd      	b.n	800784c <Error_Handler+0x8>

08007850 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b082      	sub	sp, #8
 8007854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007856:	4b15      	ldr	r3, [pc, #84]	@ (80078ac <HAL_MspInit+0x5c>)
 8007858:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800785a:	4b14      	ldr	r3, [pc, #80]	@ (80078ac <HAL_MspInit+0x5c>)
 800785c:	2101      	movs	r1, #1
 800785e:	430a      	orrs	r2, r1
 8007860:	641a      	str	r2, [r3, #64]	@ 0x40
 8007862:	4b12      	ldr	r3, [pc, #72]	@ (80078ac <HAL_MspInit+0x5c>)
 8007864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007866:	2201      	movs	r2, #1
 8007868:	4013      	ands	r3, r2
 800786a:	607b      	str	r3, [r7, #4]
 800786c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800786e:	4b0f      	ldr	r3, [pc, #60]	@ (80078ac <HAL_MspInit+0x5c>)
 8007870:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007872:	4b0e      	ldr	r3, [pc, #56]	@ (80078ac <HAL_MspInit+0x5c>)
 8007874:	2180      	movs	r1, #128	@ 0x80
 8007876:	0549      	lsls	r1, r1, #21
 8007878:	430a      	orrs	r2, r1
 800787a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800787c:	4b0b      	ldr	r3, [pc, #44]	@ (80078ac <HAL_MspInit+0x5c>)
 800787e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007880:	2380      	movs	r3, #128	@ 0x80
 8007882:	055b      	lsls	r3, r3, #21
 8007884:	4013      	ands	r3, r2
 8007886:	603b      	str	r3, [r7, #0]
 8007888:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE1);
 800788a:	2004      	movs	r0, #4
 800788c:	f000 feba 	bl	8008604 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 8007890:	f000 fee0 	bl	8008654 <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8007894:	2000      	movs	r0, #0
 8007896:	f000 fec9 	bl	800862c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800789a:	23c0      	movs	r3, #192	@ 0xc0
 800789c:	00db      	lsls	r3, r3, #3
 800789e:	0018      	movs	r0, r3
 80078a0:	f000 fefc 	bl	800869c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80078a4:	46c0      	nop			@ (mov r8, r8)
 80078a6:	46bd      	mov	sp, r7
 80078a8:	b002      	add	sp, #8
 80078aa:	bd80      	pop	{r7, pc}
 80078ac:	40021000 	.word	0x40021000

080078b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80078b0:	b5b0      	push	{r4, r5, r7, lr}
 80078b2:	b08c      	sub	sp, #48	@ 0x30
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80078b8:	232b      	movs	r3, #43	@ 0x2b
 80078ba:	18fb      	adds	r3, r7, r3
 80078bc:	2200      	movs	r2, #0
 80078be:	701a      	strb	r2, [r3, #0]

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80078c0:	4b37      	ldr	r3, [pc, #220]	@ (80079a0 <HAL_InitTick+0xf0>)
 80078c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80078c4:	4b36      	ldr	r3, [pc, #216]	@ (80079a0 <HAL_InitTick+0xf0>)
 80078c6:	2110      	movs	r1, #16
 80078c8:	430a      	orrs	r2, r1
 80078ca:	63da      	str	r2, [r3, #60]	@ 0x3c
 80078cc:	4b34      	ldr	r3, [pc, #208]	@ (80079a0 <HAL_InitTick+0xf0>)
 80078ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078d0:	2210      	movs	r2, #16
 80078d2:	4013      	ands	r3, r2
 80078d4:	60bb      	str	r3, [r7, #8]
 80078d6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80078d8:	230c      	movs	r3, #12
 80078da:	18fa      	adds	r2, r7, r3
 80078dc:	2410      	movs	r4, #16
 80078de:	193b      	adds	r3, r7, r4
 80078e0:	0011      	movs	r1, r2
 80078e2:	0018      	movs	r0, r3
 80078e4:	f004 f966 	bl	800bbb4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80078e8:	193b      	adds	r3, r7, r4
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80078ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d104      	bne.n	80078fe <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80078f4:	f004 f948 	bl	800bb88 <HAL_RCC_GetPCLK1Freq>
 80078f8:	0003      	movs	r3, r0
 80078fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80078fc:	e004      	b.n	8007908 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80078fe:	f004 f943 	bl	800bb88 <HAL_RCC_GetPCLK1Freq>
 8007902:	0003      	movs	r3, r0
 8007904:	005b      	lsls	r3, r3, #1
 8007906:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8007908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800790a:	4926      	ldr	r1, [pc, #152]	@ (80079a4 <HAL_InitTick+0xf4>)
 800790c:	0018      	movs	r0, r3
 800790e:	f7fe fd99 	bl	8006444 <__udivsi3>
 8007912:	0003      	movs	r3, r0
 8007914:	3b01      	subs	r3, #1
 8007916:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8007918:	4b23      	ldr	r3, [pc, #140]	@ (80079a8 <HAL_InitTick+0xf8>)
 800791a:	4a24      	ldr	r2, [pc, #144]	@ (80079ac <HAL_InitTick+0xfc>)
 800791c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800791e:	4b22      	ldr	r3, [pc, #136]	@ (80079a8 <HAL_InitTick+0xf8>)
 8007920:	4a23      	ldr	r2, [pc, #140]	@ (80079b0 <HAL_InitTick+0x100>)
 8007922:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8007924:	4b20      	ldr	r3, [pc, #128]	@ (80079a8 <HAL_InitTick+0xf8>)
 8007926:	6a3a      	ldr	r2, [r7, #32]
 8007928:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 800792a:	4b1f      	ldr	r3, [pc, #124]	@ (80079a8 <HAL_InitTick+0xf8>)
 800792c:	2200      	movs	r2, #0
 800792e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007930:	4b1d      	ldr	r3, [pc, #116]	@ (80079a8 <HAL_InitTick+0xf8>)
 8007932:	2200      	movs	r2, #0
 8007934:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007936:	4b1c      	ldr	r3, [pc, #112]	@ (80079a8 <HAL_InitTick+0xf8>)
 8007938:	2200      	movs	r2, #0
 800793a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800793c:	252b      	movs	r5, #43	@ 0x2b
 800793e:	197c      	adds	r4, r7, r5
 8007940:	4b19      	ldr	r3, [pc, #100]	@ (80079a8 <HAL_InitTick+0xf8>)
 8007942:	0018      	movs	r0, r3
 8007944:	f004 fc02 	bl	800c14c <HAL_TIM_Base_Init>
 8007948:	0003      	movs	r3, r0
 800794a:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 800794c:	197b      	adds	r3, r7, r5
 800794e:	781b      	ldrb	r3, [r3, #0]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d11e      	bne.n	8007992 <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8007954:	197c      	adds	r4, r7, r5
 8007956:	4b14      	ldr	r3, [pc, #80]	@ (80079a8 <HAL_InitTick+0xf8>)
 8007958:	0018      	movs	r0, r3
 800795a:	f004 fc57 	bl	800c20c <HAL_TIM_Base_Start_IT>
 800795e:	0003      	movs	r3, r0
 8007960:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8007962:	197b      	adds	r3, r7, r5
 8007964:	781b      	ldrb	r3, [r3, #0]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d113      	bne.n	8007992 <HAL_InitTick+0xe2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 800796a:	2011      	movs	r0, #17
 800796c:	f000 ff49 	bl	8008802 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2b03      	cmp	r3, #3
 8007974:	d809      	bhi.n	800798a <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, TickPriority, 0U);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2200      	movs	r2, #0
 800797a:	0019      	movs	r1, r3
 800797c:	2011      	movs	r0, #17
 800797e:	f000 ff2b 	bl	80087d8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007982:	4b0c      	ldr	r3, [pc, #48]	@ (80079b4 <HAL_InitTick+0x104>)
 8007984:	687a      	ldr	r2, [r7, #4]
 8007986:	601a      	str	r2, [r3, #0]
 8007988:	e003      	b.n	8007992 <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 800798a:	232b      	movs	r3, #43	@ 0x2b
 800798c:	18fb      	adds	r3, r7, r3
 800798e:	2201      	movs	r2, #1
 8007990:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8007992:	232b      	movs	r3, #43	@ 0x2b
 8007994:	18fb      	adds	r3, r7, r3
 8007996:	781b      	ldrb	r3, [r3, #0]
}
 8007998:	0018      	movs	r0, r3
 800799a:	46bd      	mov	sp, r7
 800799c:	b00c      	add	sp, #48	@ 0x30
 800799e:	bdb0      	pop	{r4, r5, r7, pc}
 80079a0:	40021000 	.word	0x40021000
 80079a4:	000f4240 	.word	0x000f4240
 80079a8:	20010e0c 	.word	0x20010e0c
 80079ac:	40001000 	.word	0x40001000
 80079b0:	000003e7 	.word	0x000003e7
 80079b4:	20000008 	.word	0x20000008

080079b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80079bc:	46c0      	nop			@ (mov r8, r8)
 80079be:	e7fd      	b.n	80079bc <NMI_Handler+0x4>

080079c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80079c4:	46c0      	nop			@ (mov r8, r8)
 80079c6:	e7fd      	b.n	80079c4 <HardFault_Handler+0x4>

080079c8 <USB_UCPD1_2_IRQHandler>:

/**
  * @brief This function handles USB, UCPD1 and UCPD2 global interrupts.
  */
void USB_UCPD1_2_IRQHandler(void)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_UCPD1_2_IRQn 0 */

  /* USER CODE END USB_UCPD1_2_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 80079cc:	4b05      	ldr	r3, [pc, #20]	@ (80079e4 <USB_UCPD1_2_IRQHandler+0x1c>)
 80079ce:	0018      	movs	r0, r3
 80079d0:	f001 ff16 	bl	8009800 <HAL_PCD_IRQHandler>
  USBPD_PORT0_IRQHandler();
 80079d4:	f00e f867 	bl	8015aa6 <USBPD_PORT0_IRQHandler>
  USBPD_PORT1_IRQHandler();
 80079d8:	f00e f86d 	bl	8015ab6 <USBPD_PORT1_IRQHandler>

  /* USER CODE BEGIN USB_UCPD1_2_IRQn 1 */

  /* USER CODE END USB_UCPD1_2_IRQn 1 */
}
 80079dc:	46c0      	nop			@ (mov r8, r8)
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
 80079e2:	46c0      	nop			@ (mov r8, r8)
 80079e4:	20010ef4 	.word	0x20010ef4

080079e8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80079ec:	46c0      	nop			@ (mov r8, r8)
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}

080079f2 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80079f2:	b580      	push	{r7, lr}
 80079f4:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel2_3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80079f6:	46c0      	nop			@ (mov r8, r8)
 80079f8:	46bd      	mov	sp, r7
 80079fa:	bd80      	pop	{r7, pc}

080079fc <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMA1 Ch4 to Ch7, DMA2 Ch1 to Ch5 and DMAMUX1 Overrun Interrupts.
  */
void DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQHandler(void)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 0 */

  /* USER CODE BEGIN DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX1_OVR_IRQn 1 */
}
 8007a00:	46c0      	nop			@ (mov r8, r8)
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}
	...

08007a08 <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC and LPTIM1 global Interrupts.
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007a0c:	4b03      	ldr	r3, [pc, #12]	@ (8007a1c <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8007a0e:	0018      	movs	r0, r3
 8007a10:	f004 fd5e 	bl	800c4d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8007a14:	46c0      	nop			@ (mov r8, r8)
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	46c0      	nop			@ (mov r8, r8)
 8007a1c:	20010e0c 	.word	0x20010e0c

08007a20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b086      	sub	sp, #24
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007a28:	4a14      	ldr	r2, [pc, #80]	@ (8007a7c <_sbrk+0x5c>)
 8007a2a:	4b15      	ldr	r3, [pc, #84]	@ (8007a80 <_sbrk+0x60>)
 8007a2c:	1ad3      	subs	r3, r2, r3
 8007a2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007a34:	4b13      	ldr	r3, [pc, #76]	@ (8007a84 <_sbrk+0x64>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d102      	bne.n	8007a42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007a3c:	4b11      	ldr	r3, [pc, #68]	@ (8007a84 <_sbrk+0x64>)
 8007a3e:	4a12      	ldr	r2, [pc, #72]	@ (8007a88 <_sbrk+0x68>)
 8007a40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007a42:	4b10      	ldr	r3, [pc, #64]	@ (8007a84 <_sbrk+0x64>)
 8007a44:	681a      	ldr	r2, [r3, #0]
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	18d3      	adds	r3, r2, r3
 8007a4a:	693a      	ldr	r2, [r7, #16]
 8007a4c:	429a      	cmp	r2, r3
 8007a4e:	d207      	bcs.n	8007a60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007a50:	f017 f93a 	bl	801ecc8 <__errno>
 8007a54:	0003      	movs	r3, r0
 8007a56:	220c      	movs	r2, #12
 8007a58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	425b      	negs	r3, r3
 8007a5e:	e009      	b.n	8007a74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007a60:	4b08      	ldr	r3, [pc, #32]	@ (8007a84 <_sbrk+0x64>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007a66:	4b07      	ldr	r3, [pc, #28]	@ (8007a84 <_sbrk+0x64>)
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	18d2      	adds	r2, r2, r3
 8007a6e:	4b05      	ldr	r3, [pc, #20]	@ (8007a84 <_sbrk+0x64>)
 8007a70:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8007a72:	68fb      	ldr	r3, [r7, #12]
}
 8007a74:	0018      	movs	r0, r3
 8007a76:	46bd      	mov	sp, r7
 8007a78:	b006      	add	sp, #24
 8007a7a:	bd80      	pop	{r7, pc}
 8007a7c:	20024000 	.word	0x20024000
 8007a80:	00000400 	.word	0x00000400
 8007a84:	20010e58 	.word	0x20010e58
 8007a88:	20012128 	.word	0x20012128

08007a8c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007a90:	46c0      	nop			@ (mov r8, r8)
 8007a92:	46bd      	mov	sp, r7
 8007a94:	bd80      	pop	{r7, pc}
	...

08007a98 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007a98:	b590      	push	{r4, r7, lr}
 8007a9a:	b08d      	sub	sp, #52	@ 0x34
 8007a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8007a9e:	240c      	movs	r4, #12
 8007aa0:	193b      	adds	r3, r7, r4
 8007aa2:	0018      	movs	r0, r3
 8007aa4:	2324      	movs	r3, #36	@ 0x24
 8007aa6:	001a      	movs	r2, r3
 8007aa8:	2100      	movs	r1, #0
 8007aaa:	f017 f8f3 	bl	801ec94 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007aae:	003b      	movs	r3, r7
 8007ab0:	0018      	movs	r0, r3
 8007ab2:	230c      	movs	r3, #12
 8007ab4:	001a      	movs	r2, r3
 8007ab6:	2100      	movs	r1, #0
 8007ab8:	f017 f8ec 	bl	801ec94 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8007abc:	4b25      	ldr	r3, [pc, #148]	@ (8007b54 <MX_TIM3_Init+0xbc>)
 8007abe:	4a26      	ldr	r2, [pc, #152]	@ (8007b58 <MX_TIM3_Init+0xc0>)
 8007ac0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007ac2:	4b24      	ldr	r3, [pc, #144]	@ (8007b54 <MX_TIM3_Init+0xbc>)
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007ac8:	4b22      	ldr	r3, [pc, #136]	@ (8007b54 <MX_TIM3_Init+0xbc>)
 8007aca:	2200      	movs	r2, #0
 8007acc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8007ace:	4b21      	ldr	r3, [pc, #132]	@ (8007b54 <MX_TIM3_Init+0xbc>)
 8007ad0:	4a22      	ldr	r2, [pc, #136]	@ (8007b5c <MX_TIM3_Init+0xc4>)
 8007ad2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007ad4:	4b1f      	ldr	r3, [pc, #124]	@ (8007b54 <MX_TIM3_Init+0xbc>)
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007ada:	4b1e      	ldr	r3, [pc, #120]	@ (8007b54 <MX_TIM3_Init+0xbc>)
 8007adc:	2200      	movs	r2, #0
 8007ade:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8007ae0:	0021      	movs	r1, r4
 8007ae2:	187b      	adds	r3, r7, r1
 8007ae4:	2203      	movs	r2, #3
 8007ae6:	601a      	str	r2, [r3, #0]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8007ae8:	187b      	adds	r3, r7, r1
 8007aea:	2200      	movs	r2, #0
 8007aec:	605a      	str	r2, [r3, #4]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8007aee:	187b      	adds	r3, r7, r1
 8007af0:	2201      	movs	r2, #1
 8007af2:	609a      	str	r2, [r3, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007af4:	187b      	adds	r3, r7, r1
 8007af6:	2200      	movs	r2, #0
 8007af8:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8007afa:	187b      	adds	r3, r7, r1
 8007afc:	2200      	movs	r2, #0
 8007afe:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007b00:	187b      	adds	r3, r7, r1
 8007b02:	2200      	movs	r2, #0
 8007b04:	615a      	str	r2, [r3, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8007b06:	187b      	adds	r3, r7, r1
 8007b08:	2201      	movs	r2, #1
 8007b0a:	619a      	str	r2, [r3, #24]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007b0c:	187b      	adds	r3, r7, r1
 8007b0e:	2200      	movs	r2, #0
 8007b10:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8007b12:	187b      	adds	r3, r7, r1
 8007b14:	2200      	movs	r2, #0
 8007b16:	621a      	str	r2, [r3, #32]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8007b18:	187a      	adds	r2, r7, r1
 8007b1a:	4b0e      	ldr	r3, [pc, #56]	@ (8007b54 <MX_TIM3_Init+0xbc>)
 8007b1c:	0011      	movs	r1, r2
 8007b1e:	0018      	movs	r0, r3
 8007b20:	f004 fc2e 	bl	800c380 <HAL_TIM_Encoder_Init>
 8007b24:	1e03      	subs	r3, r0, #0
 8007b26:	d001      	beq.n	8007b2c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8007b28:	f7ff fe8c 	bl	8007844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b2c:	003b      	movs	r3, r7
 8007b2e:	2200      	movs	r2, #0
 8007b30:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b32:	003b      	movs	r3, r7
 8007b34:	2200      	movs	r2, #0
 8007b36:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007b38:	003a      	movs	r2, r7
 8007b3a:	4b06      	ldr	r3, [pc, #24]	@ (8007b54 <MX_TIM3_Init+0xbc>)
 8007b3c:	0011      	movs	r1, r2
 8007b3e:	0018      	movs	r0, r3
 8007b40:	f005 fa4a 	bl	800cfd8 <HAL_TIMEx_MasterConfigSynchronization>
 8007b44:	1e03      	subs	r3, r0, #0
 8007b46:	d001      	beq.n	8007b4c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8007b48:	f7ff fe7c 	bl	8007844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8007b4c:	46c0      	nop			@ (mov r8, r8)
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	b00d      	add	sp, #52	@ 0x34
 8007b52:	bd90      	pop	{r4, r7, pc}
 8007b54:	20010e5c 	.word	0x20010e5c
 8007b58:	40000400 	.word	0x40000400
 8007b5c:	0000ffff 	.word	0x0000ffff

08007b60 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b08a      	sub	sp, #40	@ 0x28
 8007b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007b66:	231c      	movs	r3, #28
 8007b68:	18fb      	adds	r3, r7, r3
 8007b6a:	0018      	movs	r0, r3
 8007b6c:	230c      	movs	r3, #12
 8007b6e:	001a      	movs	r2, r3
 8007b70:	2100      	movs	r1, #0
 8007b72:	f017 f88f 	bl	801ec94 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007b76:	003b      	movs	r3, r7
 8007b78:	0018      	movs	r0, r3
 8007b7a:	231c      	movs	r3, #28
 8007b7c:	001a      	movs	r2, r3
 8007b7e:	2100      	movs	r1, #0
 8007b80:	f017 f888 	bl	801ec94 <memset>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8007b84:	4b24      	ldr	r3, [pc, #144]	@ (8007c18 <MX_TIM4_Init+0xb8>)
 8007b86:	4a25      	ldr	r2, [pc, #148]	@ (8007c1c <MX_TIM4_Init+0xbc>)
 8007b88:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8007b8a:	4b23      	ldr	r3, [pc, #140]	@ (8007c18 <MX_TIM4_Init+0xb8>)
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b90:	4b21      	ldr	r3, [pc, #132]	@ (8007c18 <MX_TIM4_Init+0xb8>)
 8007b92:	2200      	movs	r2, #0
 8007b94:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8007b96:	4b20      	ldr	r3, [pc, #128]	@ (8007c18 <MX_TIM4_Init+0xb8>)
 8007b98:	4a21      	ldr	r2, [pc, #132]	@ (8007c20 <MX_TIM4_Init+0xc0>)
 8007b9a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007b9c:	4b1e      	ldr	r3, [pc, #120]	@ (8007c18 <MX_TIM4_Init+0xb8>)
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007ba2:	4b1d      	ldr	r3, [pc, #116]	@ (8007c18 <MX_TIM4_Init+0xb8>)
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8007ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8007c18 <MX_TIM4_Init+0xb8>)
 8007baa:	0018      	movs	r0, r3
 8007bac:	f004 fb90 	bl	800c2d0 <HAL_TIM_PWM_Init>
 8007bb0:	1e03      	subs	r3, r0, #0
 8007bb2:	d001      	beq.n	8007bb8 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8007bb4:	f7ff fe46 	bl	8007844 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007bb8:	211c      	movs	r1, #28
 8007bba:	187b      	adds	r3, r7, r1
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007bc0:	187b      	adds	r3, r7, r1
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8007bc6:	187a      	adds	r2, r7, r1
 8007bc8:	4b13      	ldr	r3, [pc, #76]	@ (8007c18 <MX_TIM4_Init+0xb8>)
 8007bca:	0011      	movs	r1, r2
 8007bcc:	0018      	movs	r0, r3
 8007bce:	f005 fa03 	bl	800cfd8 <HAL_TIMEx_MasterConfigSynchronization>
 8007bd2:	1e03      	subs	r3, r0, #0
 8007bd4:	d001      	beq.n	8007bda <MX_TIM4_Init+0x7a>
  {
    Error_Handler();
 8007bd6:	f7ff fe35 	bl	8007844 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007bda:	003b      	movs	r3, r7
 8007bdc:	2260      	movs	r2, #96	@ 0x60
 8007bde:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8007be0:	003b      	movs	r3, r7
 8007be2:	2200      	movs	r2, #0
 8007be4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007be6:	003b      	movs	r3, r7
 8007be8:	2200      	movs	r2, #0
 8007bea:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8007bec:	003b      	movs	r3, r7
 8007bee:	2200      	movs	r2, #0
 8007bf0:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8007bf2:	0039      	movs	r1, r7
 8007bf4:	4b08      	ldr	r3, [pc, #32]	@ (8007c18 <MX_TIM4_Init+0xb8>)
 8007bf6:	2204      	movs	r2, #4
 8007bf8:	0018      	movs	r0, r3
 8007bfa:	f004 fd71 	bl	800c6e0 <HAL_TIM_PWM_ConfigChannel>
 8007bfe:	1e03      	subs	r3, r0, #0
 8007c00:	d001      	beq.n	8007c06 <MX_TIM4_Init+0xa6>
  {
    Error_Handler();
 8007c02:	f7ff fe1f 	bl	8007844 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8007c06:	4b04      	ldr	r3, [pc, #16]	@ (8007c18 <MX_TIM4_Init+0xb8>)
 8007c08:	0018      	movs	r0, r3
 8007c0a:	f000 f873 	bl	8007cf4 <HAL_TIM_MspPostInit>

}
 8007c0e:	46c0      	nop			@ (mov r8, r8)
 8007c10:	46bd      	mov	sp, r7
 8007c12:	b00a      	add	sp, #40	@ 0x28
 8007c14:	bd80      	pop	{r7, pc}
 8007c16:	46c0      	nop			@ (mov r8, r8)
 8007c18:	20010ea8 	.word	0x20010ea8
 8007c1c:	40000800 	.word	0x40000800
 8007c20:	0000ffff 	.word	0x0000ffff

08007c24 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007c24:	b590      	push	{r4, r7, lr}
 8007c26:	b08b      	sub	sp, #44	@ 0x2c
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c2c:	2414      	movs	r4, #20
 8007c2e:	193b      	adds	r3, r7, r4
 8007c30:	0018      	movs	r0, r3
 8007c32:	2314      	movs	r3, #20
 8007c34:	001a      	movs	r2, r3
 8007c36:	2100      	movs	r1, #0
 8007c38:	f017 f82c 	bl	801ec94 <memset>
  if(tim_encoderHandle->Instance==TIM3)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a1a      	ldr	r2, [pc, #104]	@ (8007cac <HAL_TIM_Encoder_MspInit+0x88>)
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d12d      	bne.n	8007ca2 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007c46:	4b1a      	ldr	r3, [pc, #104]	@ (8007cb0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8007c48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007c4a:	4b19      	ldr	r3, [pc, #100]	@ (8007cb0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8007c4c:	2102      	movs	r1, #2
 8007c4e:	430a      	orrs	r2, r1
 8007c50:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007c52:	4b17      	ldr	r3, [pc, #92]	@ (8007cb0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8007c54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c56:	2202      	movs	r2, #2
 8007c58:	4013      	ands	r3, r2
 8007c5a:	613b      	str	r3, [r7, #16]
 8007c5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007c5e:	4b14      	ldr	r3, [pc, #80]	@ (8007cb0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8007c60:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c62:	4b13      	ldr	r3, [pc, #76]	@ (8007cb0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8007c64:	2102      	movs	r1, #2
 8007c66:	430a      	orrs	r2, r1
 8007c68:	635a      	str	r2, [r3, #52]	@ 0x34
 8007c6a:	4b11      	ldr	r3, [pc, #68]	@ (8007cb0 <HAL_TIM_Encoder_MspInit+0x8c>)
 8007c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c6e:	2202      	movs	r2, #2
 8007c70:	4013      	ands	r3, r2
 8007c72:	60fb      	str	r3, [r7, #12]
 8007c74:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8007c76:	0021      	movs	r1, r4
 8007c78:	187b      	adds	r3, r7, r1
 8007c7a:	2230      	movs	r2, #48	@ 0x30
 8007c7c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c7e:	187b      	adds	r3, r7, r1
 8007c80:	2202      	movs	r2, #2
 8007c82:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c84:	187b      	adds	r3, r7, r1
 8007c86:	2200      	movs	r2, #0
 8007c88:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c8a:	187b      	adds	r3, r7, r1
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8007c90:	187b      	adds	r3, r7, r1
 8007c92:	2201      	movs	r2, #1
 8007c94:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c96:	187b      	adds	r3, r7, r1
 8007c98:	4a06      	ldr	r2, [pc, #24]	@ (8007cb4 <HAL_TIM_Encoder_MspInit+0x90>)
 8007c9a:	0019      	movs	r1, r3
 8007c9c:	0010      	movs	r0, r2
 8007c9e:	f000 fdc1 	bl	8008824 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8007ca2:	46c0      	nop			@ (mov r8, r8)
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	b00b      	add	sp, #44	@ 0x2c
 8007ca8:	bd90      	pop	{r4, r7, pc}
 8007caa:	46c0      	nop			@ (mov r8, r8)
 8007cac:	40000400 	.word	0x40000400
 8007cb0:	40021000 	.word	0x40021000
 8007cb4:	50000400 	.word	0x50000400

08007cb8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b084      	sub	sp, #16
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM4)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a09      	ldr	r2, [pc, #36]	@ (8007cec <HAL_TIM_PWM_MspInit+0x34>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d10b      	bne.n	8007ce2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007cca:	4b09      	ldr	r3, [pc, #36]	@ (8007cf0 <HAL_TIM_PWM_MspInit+0x38>)
 8007ccc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007cce:	4b08      	ldr	r3, [pc, #32]	@ (8007cf0 <HAL_TIM_PWM_MspInit+0x38>)
 8007cd0:	2104      	movs	r1, #4
 8007cd2:	430a      	orrs	r2, r1
 8007cd4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007cd6:	4b06      	ldr	r3, [pc, #24]	@ (8007cf0 <HAL_TIM_PWM_MspInit+0x38>)
 8007cd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007cda:	2204      	movs	r2, #4
 8007cdc:	4013      	ands	r3, r2
 8007cde:	60fb      	str	r3, [r7, #12]
 8007ce0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8007ce2:	46c0      	nop			@ (mov r8, r8)
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	b004      	add	sp, #16
 8007ce8:	bd80      	pop	{r7, pc}
 8007cea:	46c0      	nop			@ (mov r8, r8)
 8007cec:	40000800 	.word	0x40000800
 8007cf0:	40021000 	.word	0x40021000

08007cf4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007cf4:	b590      	push	{r4, r7, lr}
 8007cf6:	b089      	sub	sp, #36	@ 0x24
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007cfc:	240c      	movs	r4, #12
 8007cfe:	193b      	adds	r3, r7, r4
 8007d00:	0018      	movs	r0, r3
 8007d02:	2314      	movs	r3, #20
 8007d04:	001a      	movs	r2, r3
 8007d06:	2100      	movs	r1, #0
 8007d08:	f016 ffc4 	bl	801ec94 <memset>
  if(timHandle->Instance==TIM4)
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a14      	ldr	r2, [pc, #80]	@ (8007d64 <HAL_TIM_MspPostInit+0x70>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d121      	bne.n	8007d5a <HAL_TIM_MspPostInit+0x66>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007d16:	4b14      	ldr	r3, [pc, #80]	@ (8007d68 <HAL_TIM_MspPostInit+0x74>)
 8007d18:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d1a:	4b13      	ldr	r3, [pc, #76]	@ (8007d68 <HAL_TIM_MspPostInit+0x74>)
 8007d1c:	2102      	movs	r1, #2
 8007d1e:	430a      	orrs	r2, r1
 8007d20:	635a      	str	r2, [r3, #52]	@ 0x34
 8007d22:	4b11      	ldr	r3, [pc, #68]	@ (8007d68 <HAL_TIM_MspPostInit+0x74>)
 8007d24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d26:	2202      	movs	r2, #2
 8007d28:	4013      	ands	r3, r2
 8007d2a:	60bb      	str	r3, [r7, #8]
 8007d2c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = NEOPIXEL_Pin;
 8007d2e:	0021      	movs	r1, r4
 8007d30:	187b      	adds	r3, r7, r1
 8007d32:	2280      	movs	r2, #128	@ 0x80
 8007d34:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007d36:	187b      	adds	r3, r7, r1
 8007d38:	2202      	movs	r2, #2
 8007d3a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007d3c:	187b      	adds	r3, r7, r1
 8007d3e:	2200      	movs	r2, #0
 8007d40:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007d42:	187b      	adds	r3, r7, r1
 8007d44:	2200      	movs	r2, #0
 8007d46:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM4;
 8007d48:	187b      	adds	r3, r7, r1
 8007d4a:	2209      	movs	r2, #9
 8007d4c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(NEOPIXEL_GPIO_Port, &GPIO_InitStruct);
 8007d4e:	187b      	adds	r3, r7, r1
 8007d50:	4a06      	ldr	r2, [pc, #24]	@ (8007d6c <HAL_TIM_MspPostInit+0x78>)
 8007d52:	0019      	movs	r1, r3
 8007d54:	0010      	movs	r0, r2
 8007d56:	f000 fd65 	bl	8008824 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8007d5a:	46c0      	nop			@ (mov r8, r8)
 8007d5c:	46bd      	mov	sp, r7
 8007d5e:	b009      	add	sp, #36	@ 0x24
 8007d60:	bd90      	pop	{r4, r7, pc}
 8007d62:	46c0      	nop			@ (mov r8, r8)
 8007d64:	40000800 	.word	0x40000800
 8007d68:	40021000 	.word	0x40021000
 8007d6c:	50000400 	.word	0x50000400

08007d70 <__NVIC_EnableIRQ>:
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b082      	sub	sp, #8
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	0002      	movs	r2, r0
 8007d78:	1dfb      	adds	r3, r7, #7
 8007d7a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007d7c:	1dfb      	adds	r3, r7, #7
 8007d7e:	781b      	ldrb	r3, [r3, #0]
 8007d80:	2b7f      	cmp	r3, #127	@ 0x7f
 8007d82:	d809      	bhi.n	8007d98 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007d84:	1dfb      	adds	r3, r7, #7
 8007d86:	781b      	ldrb	r3, [r3, #0]
 8007d88:	001a      	movs	r2, r3
 8007d8a:	231f      	movs	r3, #31
 8007d8c:	401a      	ands	r2, r3
 8007d8e:	4b04      	ldr	r3, [pc, #16]	@ (8007da0 <__NVIC_EnableIRQ+0x30>)
 8007d90:	2101      	movs	r1, #1
 8007d92:	4091      	lsls	r1, r2
 8007d94:	000a      	movs	r2, r1
 8007d96:	601a      	str	r2, [r3, #0]
}
 8007d98:	46c0      	nop			@ (mov r8, r8)
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	b002      	add	sp, #8
 8007d9e:	bd80      	pop	{r7, pc}
 8007da0:	e000e100 	.word	0xe000e100

08007da4 <__NVIC_SetPriority>:
{
 8007da4:	b590      	push	{r4, r7, lr}
 8007da6:	b083      	sub	sp, #12
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	0002      	movs	r2, r0
 8007dac:	6039      	str	r1, [r7, #0]
 8007dae:	1dfb      	adds	r3, r7, #7
 8007db0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007db2:	1dfb      	adds	r3, r7, #7
 8007db4:	781b      	ldrb	r3, [r3, #0]
 8007db6:	2b7f      	cmp	r3, #127	@ 0x7f
 8007db8:	d828      	bhi.n	8007e0c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007dba:	4a2f      	ldr	r2, [pc, #188]	@ (8007e78 <__NVIC_SetPriority+0xd4>)
 8007dbc:	1dfb      	adds	r3, r7, #7
 8007dbe:	781b      	ldrb	r3, [r3, #0]
 8007dc0:	b25b      	sxtb	r3, r3
 8007dc2:	089b      	lsrs	r3, r3, #2
 8007dc4:	33c0      	adds	r3, #192	@ 0xc0
 8007dc6:	009b      	lsls	r3, r3, #2
 8007dc8:	589b      	ldr	r3, [r3, r2]
 8007dca:	1dfa      	adds	r2, r7, #7
 8007dcc:	7812      	ldrb	r2, [r2, #0]
 8007dce:	0011      	movs	r1, r2
 8007dd0:	2203      	movs	r2, #3
 8007dd2:	400a      	ands	r2, r1
 8007dd4:	00d2      	lsls	r2, r2, #3
 8007dd6:	21ff      	movs	r1, #255	@ 0xff
 8007dd8:	4091      	lsls	r1, r2
 8007dda:	000a      	movs	r2, r1
 8007ddc:	43d2      	mvns	r2, r2
 8007dde:	401a      	ands	r2, r3
 8007de0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	019b      	lsls	r3, r3, #6
 8007de6:	22ff      	movs	r2, #255	@ 0xff
 8007de8:	401a      	ands	r2, r3
 8007dea:	1dfb      	adds	r3, r7, #7
 8007dec:	781b      	ldrb	r3, [r3, #0]
 8007dee:	0018      	movs	r0, r3
 8007df0:	2303      	movs	r3, #3
 8007df2:	4003      	ands	r3, r0
 8007df4:	00db      	lsls	r3, r3, #3
 8007df6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007df8:	481f      	ldr	r0, [pc, #124]	@ (8007e78 <__NVIC_SetPriority+0xd4>)
 8007dfa:	1dfb      	adds	r3, r7, #7
 8007dfc:	781b      	ldrb	r3, [r3, #0]
 8007dfe:	b25b      	sxtb	r3, r3
 8007e00:	089b      	lsrs	r3, r3, #2
 8007e02:	430a      	orrs	r2, r1
 8007e04:	33c0      	adds	r3, #192	@ 0xc0
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	501a      	str	r2, [r3, r0]
}
 8007e0a:	e031      	b.n	8007e70 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007e0c:	4a1b      	ldr	r2, [pc, #108]	@ (8007e7c <__NVIC_SetPriority+0xd8>)
 8007e0e:	1dfb      	adds	r3, r7, #7
 8007e10:	781b      	ldrb	r3, [r3, #0]
 8007e12:	0019      	movs	r1, r3
 8007e14:	230f      	movs	r3, #15
 8007e16:	400b      	ands	r3, r1
 8007e18:	3b08      	subs	r3, #8
 8007e1a:	089b      	lsrs	r3, r3, #2
 8007e1c:	3306      	adds	r3, #6
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	18d3      	adds	r3, r2, r3
 8007e22:	3304      	adds	r3, #4
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	1dfa      	adds	r2, r7, #7
 8007e28:	7812      	ldrb	r2, [r2, #0]
 8007e2a:	0011      	movs	r1, r2
 8007e2c:	2203      	movs	r2, #3
 8007e2e:	400a      	ands	r2, r1
 8007e30:	00d2      	lsls	r2, r2, #3
 8007e32:	21ff      	movs	r1, #255	@ 0xff
 8007e34:	4091      	lsls	r1, r2
 8007e36:	000a      	movs	r2, r1
 8007e38:	43d2      	mvns	r2, r2
 8007e3a:	401a      	ands	r2, r3
 8007e3c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	019b      	lsls	r3, r3, #6
 8007e42:	22ff      	movs	r2, #255	@ 0xff
 8007e44:	401a      	ands	r2, r3
 8007e46:	1dfb      	adds	r3, r7, #7
 8007e48:	781b      	ldrb	r3, [r3, #0]
 8007e4a:	0018      	movs	r0, r3
 8007e4c:	2303      	movs	r3, #3
 8007e4e:	4003      	ands	r3, r0
 8007e50:	00db      	lsls	r3, r3, #3
 8007e52:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007e54:	4809      	ldr	r0, [pc, #36]	@ (8007e7c <__NVIC_SetPriority+0xd8>)
 8007e56:	1dfb      	adds	r3, r7, #7
 8007e58:	781b      	ldrb	r3, [r3, #0]
 8007e5a:	001c      	movs	r4, r3
 8007e5c:	230f      	movs	r3, #15
 8007e5e:	4023      	ands	r3, r4
 8007e60:	3b08      	subs	r3, #8
 8007e62:	089b      	lsrs	r3, r3, #2
 8007e64:	430a      	orrs	r2, r1
 8007e66:	3306      	adds	r3, #6
 8007e68:	009b      	lsls	r3, r3, #2
 8007e6a:	18c3      	adds	r3, r0, r3
 8007e6c:	3304      	adds	r3, #4
 8007e6e:	601a      	str	r2, [r3, #0]
}
 8007e70:	46c0      	nop			@ (mov r8, r8)
 8007e72:	46bd      	mov	sp, r7
 8007e74:	b003      	add	sp, #12
 8007e76:	bd90      	pop	{r4, r7, pc}
 8007e78:	e000e100 	.word	0xe000e100
 8007e7c:	e000ed00 	.word	0xe000ed00

08007e80 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8007e80:	b580      	push	{r7, lr}
 8007e82:	b086      	sub	sp, #24
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	60f8      	str	r0, [r7, #12]
 8007e88:	60b9      	str	r1, [r7, #8]
 8007e8a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 8007e90:	4a0c      	ldr	r2, [pc, #48]	@ (8007ec4 <LL_DMA_SetDataTransferDirection+0x44>)
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	18d3      	adds	r3, r2, r3
 8007e96:	781b      	ldrb	r3, [r3, #0]
 8007e98:	001a      	movs	r2, r3
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	18d3      	adds	r3, r2, r3
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a09      	ldr	r2, [pc, #36]	@ (8007ec8 <LL_DMA_SetDataTransferDirection+0x48>)
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	0019      	movs	r1, r3
 8007ea6:	4a07      	ldr	r2, [pc, #28]	@ (8007ec4 <LL_DMA_SetDataTransferDirection+0x44>)
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	18d3      	adds	r3, r2, r3
 8007eac:	781b      	ldrb	r3, [r3, #0]
 8007eae:	001a      	movs	r2, r3
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	18d3      	adds	r3, r2, r3
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	430a      	orrs	r2, r1
 8007eb8:	601a      	str	r2, [r3, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8007eba:	46c0      	nop			@ (mov r8, r8)
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	b006      	add	sp, #24
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	46c0      	nop			@ (mov r8, r8)
 8007ec4:	0801ef8c 	.word	0x0801ef8c
 8007ec8:	ffffbfef 	.word	0xffffbfef

08007ecc <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b086      	sub	sp, #24
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	60f8      	str	r0, [r7, #12]
 8007ed4:	60b9      	str	r1, [r7, #8]
 8007ed6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_CIRC,
 8007edc:	4a0c      	ldr	r2, [pc, #48]	@ (8007f10 <LL_DMA_SetMode+0x44>)
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	18d3      	adds	r3, r2, r3
 8007ee2:	781b      	ldrb	r3, [r3, #0]
 8007ee4:	001a      	movs	r2, r3
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	18d3      	adds	r3, r2, r3
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	2220      	movs	r2, #32
 8007eee:	4393      	bics	r3, r2
 8007ef0:	0019      	movs	r1, r3
 8007ef2:	4a07      	ldr	r2, [pc, #28]	@ (8007f10 <LL_DMA_SetMode+0x44>)
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	18d3      	adds	r3, r2, r3
 8007ef8:	781b      	ldrb	r3, [r3, #0]
 8007efa:	001a      	movs	r2, r3
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	18d3      	adds	r3, r2, r3
 8007f00:	687a      	ldr	r2, [r7, #4]
 8007f02:	430a      	orrs	r2, r1
 8007f04:	601a      	str	r2, [r3, #0]
             Mode);
}
 8007f06:	46c0      	nop			@ (mov r8, r8)
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	b006      	add	sp, #24
 8007f0c:	bd80      	pop	{r7, pc}
 8007f0e:	46c0      	nop			@ (mov r8, r8)
 8007f10:	0801ef8c 	.word	0x0801ef8c

08007f14 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b086      	sub	sp, #24
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PINC,
 8007f24:	4a0c      	ldr	r2, [pc, #48]	@ (8007f58 <LL_DMA_SetPeriphIncMode+0x44>)
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	18d3      	adds	r3, r2, r3
 8007f2a:	781b      	ldrb	r3, [r3, #0]
 8007f2c:	001a      	movs	r2, r3
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	18d3      	adds	r3, r2, r3
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	2240      	movs	r2, #64	@ 0x40
 8007f36:	4393      	bics	r3, r2
 8007f38:	0019      	movs	r1, r3
 8007f3a:	4a07      	ldr	r2, [pc, #28]	@ (8007f58 <LL_DMA_SetPeriphIncMode+0x44>)
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	18d3      	adds	r3, r2, r3
 8007f40:	781b      	ldrb	r3, [r3, #0]
 8007f42:	001a      	movs	r2, r3
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	18d3      	adds	r3, r2, r3
 8007f48:	687a      	ldr	r2, [r7, #4]
 8007f4a:	430a      	orrs	r2, r1
 8007f4c:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcIncMode);
}
 8007f4e:	46c0      	nop			@ (mov r8, r8)
 8007f50:	46bd      	mov	sp, r7
 8007f52:	b006      	add	sp, #24
 8007f54:	bd80      	pop	{r7, pc}
 8007f56:	46c0      	nop			@ (mov r8, r8)
 8007f58:	0801ef8c 	.word	0x0801ef8c

08007f5c <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b086      	sub	sp, #24
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	60f8      	str	r0, [r7, #12]
 8007f64:	60b9      	str	r1, [r7, #8]
 8007f66:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MINC,
 8007f6c:	4a0c      	ldr	r2, [pc, #48]	@ (8007fa0 <LL_DMA_SetMemoryIncMode+0x44>)
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	18d3      	adds	r3, r2, r3
 8007f72:	781b      	ldrb	r3, [r3, #0]
 8007f74:	001a      	movs	r2, r3
 8007f76:	697b      	ldr	r3, [r7, #20]
 8007f78:	18d3      	adds	r3, r2, r3
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	2280      	movs	r2, #128	@ 0x80
 8007f7e:	4393      	bics	r3, r2
 8007f80:	0019      	movs	r1, r3
 8007f82:	4a07      	ldr	r2, [pc, #28]	@ (8007fa0 <LL_DMA_SetMemoryIncMode+0x44>)
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	18d3      	adds	r3, r2, r3
 8007f88:	781b      	ldrb	r3, [r3, #0]
 8007f8a:	001a      	movs	r2, r3
 8007f8c:	697b      	ldr	r3, [r7, #20]
 8007f8e:	18d3      	adds	r3, r2, r3
 8007f90:	687a      	ldr	r2, [r7, #4]
 8007f92:	430a      	orrs	r2, r1
 8007f94:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstIncMode);
}
 8007f96:	46c0      	nop			@ (mov r8, r8)
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	b006      	add	sp, #24
 8007f9c:	bd80      	pop	{r7, pc}
 8007f9e:	46c0      	nop			@ (mov r8, r8)
 8007fa0:	0801ef8c 	.word	0x0801ef8c

08007fa4 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b086      	sub	sp, #24
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PSIZE,
 8007fb4:	4a0c      	ldr	r2, [pc, #48]	@ (8007fe8 <LL_DMA_SetPeriphSize+0x44>)
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	18d3      	adds	r3, r2, r3
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	001a      	movs	r2, r3
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	18d3      	adds	r3, r2, r3
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a09      	ldr	r2, [pc, #36]	@ (8007fec <LL_DMA_SetPeriphSize+0x48>)
 8007fc6:	4013      	ands	r3, r2
 8007fc8:	0019      	movs	r1, r3
 8007fca:	4a07      	ldr	r2, [pc, #28]	@ (8007fe8 <LL_DMA_SetPeriphSize+0x44>)
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	18d3      	adds	r3, r2, r3
 8007fd0:	781b      	ldrb	r3, [r3, #0]
 8007fd2:	001a      	movs	r2, r3
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	18d3      	adds	r3, r2, r3
 8007fd8:	687a      	ldr	r2, [r7, #4]
 8007fda:	430a      	orrs	r2, r1
 8007fdc:	601a      	str	r2, [r3, #0]
             PeriphOrM2MSrcDataSize);
}
 8007fde:	46c0      	nop			@ (mov r8, r8)
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	b006      	add	sp, #24
 8007fe4:	bd80      	pop	{r7, pc}
 8007fe6:	46c0      	nop			@ (mov r8, r8)
 8007fe8:	0801ef8c 	.word	0x0801ef8c
 8007fec:	fffffcff 	.word	0xfffffcff

08007ff0 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b086      	sub	sp, #24
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	60f8      	str	r0, [r7, #12]
 8007ff8:	60b9      	str	r1, [r7, #8]
 8007ffa:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_MSIZE,
 8008000:	4a0c      	ldr	r2, [pc, #48]	@ (8008034 <LL_DMA_SetMemorySize+0x44>)
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	18d3      	adds	r3, r2, r3
 8008006:	781b      	ldrb	r3, [r3, #0]
 8008008:	001a      	movs	r2, r3
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	18d3      	adds	r3, r2, r3
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a09      	ldr	r2, [pc, #36]	@ (8008038 <LL_DMA_SetMemorySize+0x48>)
 8008012:	4013      	ands	r3, r2
 8008014:	0019      	movs	r1, r3
 8008016:	4a07      	ldr	r2, [pc, #28]	@ (8008034 <LL_DMA_SetMemorySize+0x44>)
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	18d3      	adds	r3, r2, r3
 800801c:	781b      	ldrb	r3, [r3, #0]
 800801e:	001a      	movs	r2, r3
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	18d3      	adds	r3, r2, r3
 8008024:	687a      	ldr	r2, [r7, #4]
 8008026:	430a      	orrs	r2, r1
 8008028:	601a      	str	r2, [r3, #0]
             MemoryOrM2MDstDataSize);
}
 800802a:	46c0      	nop			@ (mov r8, r8)
 800802c:	46bd      	mov	sp, r7
 800802e:	b006      	add	sp, #24
 8008030:	bd80      	pop	{r7, pc}
 8008032:	46c0      	nop			@ (mov r8, r8)
 8008034:	0801ef8c 	.word	0x0801ef8c
 8008038:	fffff3ff 	.word	0xfffff3ff

0800803c <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b086      	sub	sp, #24
 8008040:	af00      	add	r7, sp, #0
 8008042:	60f8      	str	r0, [r7, #12]
 8008044:	60b9      	str	r1, [r7, #8]
 8008046:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR, DMA_CCR_PL,
 800804c:	4a0c      	ldr	r2, [pc, #48]	@ (8008080 <LL_DMA_SetChannelPriorityLevel+0x44>)
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	18d3      	adds	r3, r2, r3
 8008052:	781b      	ldrb	r3, [r3, #0]
 8008054:	001a      	movs	r2, r3
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	18d3      	adds	r3, r2, r3
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a09      	ldr	r2, [pc, #36]	@ (8008084 <LL_DMA_SetChannelPriorityLevel+0x48>)
 800805e:	4013      	ands	r3, r2
 8008060:	0019      	movs	r1, r3
 8008062:	4a07      	ldr	r2, [pc, #28]	@ (8008080 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	18d3      	adds	r3, r2, r3
 8008068:	781b      	ldrb	r3, [r3, #0]
 800806a:	001a      	movs	r2, r3
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	18d3      	adds	r3, r2, r3
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	430a      	orrs	r2, r1
 8008074:	601a      	str	r2, [r3, #0]
             Priority);
}
 8008076:	46c0      	nop			@ (mov r8, r8)
 8008078:	46bd      	mov	sp, r7
 800807a:	b006      	add	sp, #24
 800807c:	bd80      	pop	{r7, pc}
 800807e:	46c0      	nop			@ (mov r8, r8)
 8008080:	0801ef8c 	.word	0x0801ef8c
 8008084:	ffffcfff 	.word	0xffffcfff

08008088 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_RX
  *         @arg @ref LL_DMAMUX_REQ_UCPD2_TX
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(const DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b086      	sub	sp, #24
 800808c:	af00      	add	r7, sp, #0
 800808e:	60f8      	str	r0, [r7, #12]
 8008090:	60b9      	str	r1, [r7, #8]
 8008092:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	0a9b      	lsrs	r3, r3, #10
 8008098:	4a0f      	ldr	r2, [pc, #60]	@ (80080d8 <LL_DMA_SetPeriphRequest+0x50>)
 800809a:	405a      	eors	r2, r3
 800809c:	0013      	movs	r3, r2
 800809e:	00db      	lsls	r3, r3, #3
 80080a0:	1a9b      	subs	r3, r3, r2
 80080a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 80080a4:	68ba      	ldr	r2, [r7, #8]
 80080a6:	697b      	ldr	r3, [r7, #20]
 80080a8:	18d3      	adds	r3, r2, r3
 80080aa:	009b      	lsls	r3, r3, #2
 80080ac:	4a0b      	ldr	r2, [pc, #44]	@ (80080dc <LL_DMA_SetPeriphRequest+0x54>)
 80080ae:	4694      	mov	ip, r2
 80080b0:	4463      	add	r3, ip
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	227f      	movs	r2, #127	@ 0x7f
 80080b6:	4393      	bics	r3, r2
 80080b8:	0019      	movs	r1, r3
 80080ba:	68ba      	ldr	r2, [r7, #8]
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	18d3      	adds	r3, r2, r3
 80080c0:	009b      	lsls	r3, r3, #2
 80080c2:	4a06      	ldr	r2, [pc, #24]	@ (80080dc <LL_DMA_SetPeriphRequest+0x54>)
 80080c4:	4694      	mov	ip, r2
 80080c6:	4463      	add	r3, ip
 80080c8:	687a      	ldr	r2, [r7, #4]
 80080ca:	430a      	orrs	r2, r1
 80080cc:	601a      	str	r2, [r3, #0]
}
 80080ce:	46c0      	nop			@ (mov r8, r8)
 80080d0:	46bd      	mov	sp, r7
 80080d2:	b006      	add	sp, #24
 80080d4:	bd80      	pop	{r7, pc}
 80080d6:	46c0      	nop			@ (mov r8, r8)
 80080d8:	00100080 	.word	0x00100080
 80080dc:	40020800 	.word	0x40020800

080080e0 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b084      	sub	sp, #16
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 80080e8:	4b07      	ldr	r3, [pc, #28]	@ (8008108 <LL_APB1_GRP1_EnableClock+0x28>)
 80080ea:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80080ec:	4b06      	ldr	r3, [pc, #24]	@ (8008108 <LL_APB1_GRP1_EnableClock+0x28>)
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	430a      	orrs	r2, r1
 80080f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 80080f4:	4b04      	ldr	r3, [pc, #16]	@ (8008108 <LL_APB1_GRP1_EnableClock+0x28>)
 80080f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080f8:	687a      	ldr	r2, [r7, #4]
 80080fa:	4013      	ands	r3, r2
 80080fc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80080fe:	68fb      	ldr	r3, [r7, #12]
}
 8008100:	46c0      	nop			@ (mov r8, r8)
 8008102:	46bd      	mov	sp, r7
 8008104:	b004      	add	sp, #16
 8008106:	bd80      	pop	{r7, pc}
 8008108:	40021000 	.word	0x40021000

0800810c <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 800810c:	b580      	push	{r7, lr}
 800810e:	b084      	sub	sp, #16
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8008114:	4b07      	ldr	r3, [pc, #28]	@ (8008134 <LL_IOP_GRP1_EnableClock+0x28>)
 8008116:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008118:	4b06      	ldr	r3, [pc, #24]	@ (8008134 <LL_IOP_GRP1_EnableClock+0x28>)
 800811a:	687a      	ldr	r2, [r7, #4]
 800811c:	430a      	orrs	r2, r1
 800811e:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8008120:	4b04      	ldr	r3, [pc, #16]	@ (8008134 <LL_IOP_GRP1_EnableClock+0x28>)
 8008122:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008124:	687a      	ldr	r2, [r7, #4]
 8008126:	4013      	ands	r3, r2
 8008128:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800812a:	68fb      	ldr	r3, [r7, #12]
}
 800812c:	46c0      	nop			@ (mov r8, r8)
 800812e:	46bd      	mov	sp, r7
 8008130:	b004      	add	sp, #16
 8008132:	bd80      	pop	{r7, pc}
 8008134:	40021000 	.word	0x40021000

08008138 <MX_UCPD1_Init>:

/* USER CODE END 0 */

/* UCPD1 init function */
void MX_UCPD1_Init(void)
{
 8008138:	b580      	push	{r7, lr}
 800813a:	b086      	sub	sp, #24
 800813c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800813e:	003b      	movs	r3, r7
 8008140:	0018      	movs	r0, r3
 8008142:	2318      	movs	r3, #24
 8008144:	001a      	movs	r2, r3
 8008146:	2100      	movs	r1, #0
 8008148:	f016 fda4 	bl	801ec94 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 800814c:	2380      	movs	r3, #128	@ 0x80
 800814e:	049b      	lsls	r3, r3, #18
 8008150:	0018      	movs	r0, r3
 8008152:	f7ff ffc5 	bl	80080e0 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8008156:	2002      	movs	r0, #2
 8008158:	f7ff ffd8 	bl	800810c <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 800815c:	2001      	movs	r0, #1
 800815e:	f7ff ffd5 	bl	800810c <LL_IOP_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PB15   ------> UCPD1_CC2
  PA8   ------> UCPD1_CC1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8008162:	003b      	movs	r3, r7
 8008164:	2280      	movs	r2, #128	@ 0x80
 8008166:	0212      	lsls	r2, r2, #8
 8008168:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800816a:	003b      	movs	r3, r7
 800816c:	2203      	movs	r2, #3
 800816e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008170:	003b      	movs	r3, r7
 8008172:	2200      	movs	r2, #0
 8008174:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008176:	003b      	movs	r3, r7
 8008178:	4a40      	ldr	r2, [pc, #256]	@ (800827c <MX_UCPD1_Init+0x144>)
 800817a:	0019      	movs	r1, r3
 800817c:	0010      	movs	r0, r2
 800817e:	f005 f97f 	bl	800d480 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8008182:	003b      	movs	r3, r7
 8008184:	2280      	movs	r2, #128	@ 0x80
 8008186:	0052      	lsls	r2, r2, #1
 8008188:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800818a:	003b      	movs	r3, r7
 800818c:	2203      	movs	r2, #3
 800818e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8008190:	003b      	movs	r3, r7
 8008192:	2200      	movs	r2, #0
 8008194:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008196:	003a      	movs	r2, r7
 8008198:	23a0      	movs	r3, #160	@ 0xa0
 800819a:	05db      	lsls	r3, r3, #23
 800819c:	0011      	movs	r1, r2
 800819e:	0018      	movs	r0, r3
 80081a0:	f005 f96e 	bl	800d480 <LL_GPIO_Init>

  /* UCPD1 DMA Init */

  /* UCPD1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_UCPD1_RX);
 80081a4:	4b36      	ldr	r3, [pc, #216]	@ (8008280 <MX_UCPD1_Init+0x148>)
 80081a6:	223a      	movs	r2, #58	@ 0x3a
 80081a8:	2100      	movs	r1, #0
 80081aa:	0018      	movs	r0, r3
 80081ac:	f7ff ff6c 	bl	8008088 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80081b0:	4b33      	ldr	r3, [pc, #204]	@ (8008280 <MX_UCPD1_Init+0x148>)
 80081b2:	2200      	movs	r2, #0
 80081b4:	2100      	movs	r1, #0
 80081b6:	0018      	movs	r0, r3
 80081b8:	f7ff fe62 	bl	8007e80 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 80081bc:	4b30      	ldr	r3, [pc, #192]	@ (8008280 <MX_UCPD1_Init+0x148>)
 80081be:	2200      	movs	r2, #0
 80081c0:	2100      	movs	r1, #0
 80081c2:	0018      	movs	r0, r3
 80081c4:	f7ff ff3a 	bl	800803c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 80081c8:	4b2d      	ldr	r3, [pc, #180]	@ (8008280 <MX_UCPD1_Init+0x148>)
 80081ca:	2200      	movs	r2, #0
 80081cc:	2100      	movs	r1, #0
 80081ce:	0018      	movs	r0, r3
 80081d0:	f7ff fe7c 	bl	8007ecc <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 80081d4:	4b2a      	ldr	r3, [pc, #168]	@ (8008280 <MX_UCPD1_Init+0x148>)
 80081d6:	2200      	movs	r2, #0
 80081d8:	2100      	movs	r1, #0
 80081da:	0018      	movs	r0, r3
 80081dc:	f7ff fe9a 	bl	8007f14 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 80081e0:	4b27      	ldr	r3, [pc, #156]	@ (8008280 <MX_UCPD1_Init+0x148>)
 80081e2:	2280      	movs	r2, #128	@ 0x80
 80081e4:	2100      	movs	r1, #0
 80081e6:	0018      	movs	r0, r3
 80081e8:	f7ff feb8 	bl	8007f5c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 80081ec:	4b24      	ldr	r3, [pc, #144]	@ (8008280 <MX_UCPD1_Init+0x148>)
 80081ee:	2200      	movs	r2, #0
 80081f0:	2100      	movs	r1, #0
 80081f2:	0018      	movs	r0, r3
 80081f4:	f7ff fed6 	bl	8007fa4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 80081f8:	4b21      	ldr	r3, [pc, #132]	@ (8008280 <MX_UCPD1_Init+0x148>)
 80081fa:	2200      	movs	r2, #0
 80081fc:	2100      	movs	r1, #0
 80081fe:	0018      	movs	r0, r3
 8008200:	f7ff fef6 	bl	8007ff0 <LL_DMA_SetMemorySize>

  /* UCPD1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_UCPD1_TX);
 8008204:	4b1e      	ldr	r3, [pc, #120]	@ (8008280 <MX_UCPD1_Init+0x148>)
 8008206:	223b      	movs	r2, #59	@ 0x3b
 8008208:	2101      	movs	r1, #1
 800820a:	0018      	movs	r0, r3
 800820c:	f7ff ff3c 	bl	8008088 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8008210:	4b1b      	ldr	r3, [pc, #108]	@ (8008280 <MX_UCPD1_Init+0x148>)
 8008212:	2210      	movs	r2, #16
 8008214:	2101      	movs	r1, #1
 8008216:	0018      	movs	r0, r3
 8008218:	f7ff fe32 	bl	8007e80 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 800821c:	4b18      	ldr	r3, [pc, #96]	@ (8008280 <MX_UCPD1_Init+0x148>)
 800821e:	2200      	movs	r2, #0
 8008220:	2101      	movs	r1, #1
 8008222:	0018      	movs	r0, r3
 8008224:	f7ff ff0a 	bl	800803c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8008228:	4b15      	ldr	r3, [pc, #84]	@ (8008280 <MX_UCPD1_Init+0x148>)
 800822a:	2200      	movs	r2, #0
 800822c:	2101      	movs	r1, #1
 800822e:	0018      	movs	r0, r3
 8008230:	f7ff fe4c 	bl	8007ecc <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 8008234:	4b12      	ldr	r3, [pc, #72]	@ (8008280 <MX_UCPD1_Init+0x148>)
 8008236:	2200      	movs	r2, #0
 8008238:	2101      	movs	r1, #1
 800823a:	0018      	movs	r0, r3
 800823c:	f7ff fe6a 	bl	8007f14 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8008240:	4b0f      	ldr	r3, [pc, #60]	@ (8008280 <MX_UCPD1_Init+0x148>)
 8008242:	2280      	movs	r2, #128	@ 0x80
 8008244:	2101      	movs	r1, #1
 8008246:	0018      	movs	r0, r3
 8008248:	f7ff fe88 	bl	8007f5c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 800824c:	4b0c      	ldr	r3, [pc, #48]	@ (8008280 <MX_UCPD1_Init+0x148>)
 800824e:	2200      	movs	r2, #0
 8008250:	2101      	movs	r1, #1
 8008252:	0018      	movs	r0, r3
 8008254:	f7ff fea6 	bl	8007fa4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 8008258:	4b09      	ldr	r3, [pc, #36]	@ (8008280 <MX_UCPD1_Init+0x148>)
 800825a:	2200      	movs	r2, #0
 800825c:	2101      	movs	r1, #1
 800825e:	0018      	movs	r0, r3
 8008260:	f7ff fec6 	bl	8007ff0 <LL_DMA_SetMemorySize>

  /* UCPD1 interrupt Init */
  NVIC_SetPriority(USB_UCPD1_2_IRQn, 0);
 8008264:	2100      	movs	r1, #0
 8008266:	2008      	movs	r0, #8
 8008268:	f7ff fd9c 	bl	8007da4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 800826c:	2008      	movs	r0, #8
 800826e:	f7ff fd7f 	bl	8007d70 <__NVIC_EnableIRQ>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 8008272:	46c0      	nop			@ (mov r8, r8)
 8008274:	46bd      	mov	sp, r7
 8008276:	b006      	add	sp, #24
 8008278:	bd80      	pop	{r7, pc}
 800827a:	46c0      	nop			@ (mov r8, r8)
 800827c:	50000400 	.word	0x50000400
 8008280:	40020000 	.word	0x40020000

08008284 <MX_UCPD2_Init>:
/* UCPD2 init function */
void MX_UCPD2_Init(void)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b086      	sub	sp, #24
 8008288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD2_Init 0 */

  /* USER CODE END UCPD2_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800828a:	003b      	movs	r3, r7
 800828c:	0018      	movs	r0, r3
 800828e:	2318      	movs	r3, #24
 8008290:	001a      	movs	r2, r3
 8008292:	2100      	movs	r1, #0
 8008294:	f016 fcfe 	bl	801ec94 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD2);
 8008298:	2380      	movs	r3, #128	@ 0x80
 800829a:	04db      	lsls	r3, r3, #19
 800829c:	0018      	movs	r0, r3
 800829e:	f7ff ff1f 	bl	80080e0 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOD);
 80082a2:	2008      	movs	r0, #8
 80082a4:	f7ff ff32 	bl	800810c <LL_IOP_GRP1_EnableClock>
  /**UCPD2 GPIO Configuration
  PD0   ------> UCPD2_CC1
  PD2   ------> UCPD2_CC2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 80082a8:	003b      	movs	r3, r7
 80082aa:	2201      	movs	r2, #1
 80082ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80082ae:	003b      	movs	r3, r7
 80082b0:	2203      	movs	r2, #3
 80082b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80082b4:	003b      	movs	r3, r7
 80082b6:	2200      	movs	r2, #0
 80082b8:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80082ba:	003b      	movs	r3, r7
 80082bc:	4a3f      	ldr	r2, [pc, #252]	@ (80083bc <MX_UCPD2_Init+0x138>)
 80082be:	0019      	movs	r1, r3
 80082c0:	0010      	movs	r0, r2
 80082c2:	f005 f8dd 	bl	800d480 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80082c6:	003b      	movs	r3, r7
 80082c8:	2204      	movs	r2, #4
 80082ca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80082cc:	003b      	movs	r3, r7
 80082ce:	2203      	movs	r2, #3
 80082d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80082d2:	003b      	movs	r3, r7
 80082d4:	2200      	movs	r2, #0
 80082d6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80082d8:	003b      	movs	r3, r7
 80082da:	4a38      	ldr	r2, [pc, #224]	@ (80083bc <MX_UCPD2_Init+0x138>)
 80082dc:	0019      	movs	r1, r3
 80082de:	0010      	movs	r0, r2
 80082e0:	f005 f8ce 	bl	800d480 <LL_GPIO_Init>

  /* UCPD2 DMA Init */

  /* UCPD2_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_UCPD2_RX);
 80082e4:	4b36      	ldr	r3, [pc, #216]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 80082e6:	223c      	movs	r2, #60	@ 0x3c
 80082e8:	2102      	movs	r1, #2
 80082ea:	0018      	movs	r0, r3
 80082ec:	f7ff fecc 	bl	8008088 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80082f0:	4b33      	ldr	r3, [pc, #204]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 80082f2:	2200      	movs	r2, #0
 80082f4:	2102      	movs	r1, #2
 80082f6:	0018      	movs	r0, r3
 80082f8:	f7ff fdc2 	bl	8007e80 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 80082fc:	4b30      	ldr	r3, [pc, #192]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 80082fe:	2200      	movs	r2, #0
 8008300:	2102      	movs	r1, #2
 8008302:	0018      	movs	r0, r3
 8008304:	f7ff fe9a 	bl	800803c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 8008308:	4b2d      	ldr	r3, [pc, #180]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 800830a:	2200      	movs	r2, #0
 800830c:	2102      	movs	r1, #2
 800830e:	0018      	movs	r0, r3
 8008310:	f7ff fddc 	bl	8007ecc <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 8008314:	4b2a      	ldr	r3, [pc, #168]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 8008316:	2200      	movs	r2, #0
 8008318:	2102      	movs	r1, #2
 800831a:	0018      	movs	r0, r3
 800831c:	f7ff fdfa 	bl	8007f14 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 8008320:	4b27      	ldr	r3, [pc, #156]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 8008322:	2280      	movs	r2, #128	@ 0x80
 8008324:	2102      	movs	r1, #2
 8008326:	0018      	movs	r0, r3
 8008328:	f7ff fe18 	bl	8007f5c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 800832c:	4b24      	ldr	r3, [pc, #144]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 800832e:	2200      	movs	r2, #0
 8008330:	2102      	movs	r1, #2
 8008332:	0018      	movs	r0, r3
 8008334:	f7ff fe36 	bl	8007fa4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 8008338:	4b21      	ldr	r3, [pc, #132]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 800833a:	2200      	movs	r2, #0
 800833c:	2102      	movs	r1, #2
 800833e:	0018      	movs	r0, r3
 8008340:	f7ff fe56 	bl	8007ff0 <LL_DMA_SetMemorySize>

  /* UCPD2_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_4, LL_DMAMUX_REQ_UCPD2_TX);
 8008344:	4b1e      	ldr	r3, [pc, #120]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 8008346:	223d      	movs	r2, #61	@ 0x3d
 8008348:	2103      	movs	r1, #3
 800834a:	0018      	movs	r0, r3
 800834c:	f7ff fe9c 	bl	8008088 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8008350:	4b1b      	ldr	r3, [pc, #108]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 8008352:	2210      	movs	r2, #16
 8008354:	2103      	movs	r1, #3
 8008356:	0018      	movs	r0, r3
 8008358:	f7ff fd92 	bl	8007e80 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
 800835c:	4b18      	ldr	r3, [pc, #96]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 800835e:	2200      	movs	r2, #0
 8008360:	2103      	movs	r1, #3
 8008362:	0018      	movs	r0, r3
 8008364:	f7ff fe6a 	bl	800803c <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 8008368:	4b15      	ldr	r3, [pc, #84]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 800836a:	2200      	movs	r2, #0
 800836c:	2103      	movs	r1, #3
 800836e:	0018      	movs	r0, r3
 8008370:	f7ff fdac 	bl	8007ecc <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 8008374:	4b12      	ldr	r3, [pc, #72]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 8008376:	2200      	movs	r2, #0
 8008378:	2103      	movs	r1, #3
 800837a:	0018      	movs	r0, r3
 800837c:	f7ff fdca 	bl	8007f14 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 8008380:	4b0f      	ldr	r3, [pc, #60]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 8008382:	2280      	movs	r2, #128	@ 0x80
 8008384:	2103      	movs	r1, #3
 8008386:	0018      	movs	r0, r3
 8008388:	f7ff fde8 	bl	8007f5c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 800838c:	4b0c      	ldr	r3, [pc, #48]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 800838e:	2200      	movs	r2, #0
 8008390:	2103      	movs	r1, #3
 8008392:	0018      	movs	r0, r3
 8008394:	f7ff fe06 	bl	8007fa4 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 8008398:	4b09      	ldr	r3, [pc, #36]	@ (80083c0 <MX_UCPD2_Init+0x13c>)
 800839a:	2200      	movs	r2, #0
 800839c:	2103      	movs	r1, #3
 800839e:	0018      	movs	r0, r3
 80083a0:	f7ff fe26 	bl	8007ff0 <LL_DMA_SetMemorySize>

  /* UCPD2 interrupt Init */
  NVIC_SetPriority(USB_UCPD1_2_IRQn, 0);
 80083a4:	2100      	movs	r1, #0
 80083a6:	2008      	movs	r0, #8
 80083a8:	f7ff fcfc 	bl	8007da4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 80083ac:	2008      	movs	r0, #8
 80083ae:	f7ff fcdf 	bl	8007d70 <__NVIC_EnableIRQ>
  /* USER CODE END UCPD2_Init 1 */
  /* USER CODE BEGIN UCPD2_Init 2 */

  /* USER CODE END UCPD2_Init 2 */

}
 80083b2:	46c0      	nop			@ (mov r8, r8)
 80083b4:	46bd      	mov	sp, r7
 80083b6:	b006      	add	sp, #24
 80083b8:	bd80      	pop	{r7, pc}
 80083ba:	46c0      	nop			@ (mov r8, r8)
 80083bc:	50000c00 	.word	0x50000c00
 80083c0:	40020000 	.word	0x40020000

080083c4 <MX_USB_DRD_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_DRD_FS;

/* USB_DRD_FS init function */

void MX_USB_DRD_FS_PCD_Init(void)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_DRD_FS_Init 0 */

  /* USER CODE BEGIN USB_DRD_FS_Init 1 */

  /* USER CODE END USB_DRD_FS_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 80083c8:	4b17      	ldr	r3, [pc, #92]	@ (8008428 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80083ca:	4a18      	ldr	r2, [pc, #96]	@ (800842c <MX_USB_DRD_FS_PCD_Init+0x68>)
 80083cc:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 80083ce:	4b16      	ldr	r3, [pc, #88]	@ (8008428 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80083d0:	2208      	movs	r2, #8
 80083d2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.Host_channels = 8;
 80083d4:	4b14      	ldr	r3, [pc, #80]	@ (8008428 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80083d6:	2208      	movs	r2, #8
 80083d8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.speed = PCD_SPEED_FULL;
 80083da:	4b13      	ldr	r3, [pc, #76]	@ (8008428 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80083dc:	2202      	movs	r2, #2
 80083de:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80083e0:	4b11      	ldr	r3, [pc, #68]	@ (8008428 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80083e2:	2202      	movs	r2, #2
 80083e4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 80083e6:	4b10      	ldr	r3, [pc, #64]	@ (8008428 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80083e8:	2200      	movs	r2, #0
 80083ea:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 80083ec:	4b0e      	ldr	r3, [pc, #56]	@ (8008428 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80083ee:	2200      	movs	r2, #0
 80083f0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 80083f2:	4b0d      	ldr	r3, [pc, #52]	@ (8008428 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80083f4:	2200      	movs	r2, #0
 80083f6:	731a      	strb	r2, [r3, #12]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 80083f8:	4b0b      	ldr	r3, [pc, #44]	@ (8008428 <MX_USB_DRD_FS_PCD_Init+0x64>)
 80083fa:	2200      	movs	r2, #0
 80083fc:	735a      	strb	r2, [r3, #13]
  hpcd_USB_DRD_FS.Init.vbus_sensing_enable = DISABLE;
 80083fe:	4b0a      	ldr	r3, [pc, #40]	@ (8008428 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8008400:	2200      	movs	r2, #0
 8008402:	739a      	strb	r2, [r3, #14]
  hpcd_USB_DRD_FS.Init.bulk_doublebuffer_enable = DISABLE;
 8008404:	4b08      	ldr	r3, [pc, #32]	@ (8008428 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8008406:	2200      	movs	r2, #0
 8008408:	73da      	strb	r2, [r3, #15]
  hpcd_USB_DRD_FS.Init.iso_singlebuffer_enable = DISABLE;
 800840a:	4b07      	ldr	r3, [pc, #28]	@ (8008428 <MX_USB_DRD_FS_PCD_Init+0x64>)
 800840c:	2200      	movs	r2, #0
 800840e:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8008410:	4b05      	ldr	r3, [pc, #20]	@ (8008428 <MX_USB_DRD_FS_PCD_Init+0x64>)
 8008412:	0018      	movs	r0, r3
 8008414:	f001 f8b0 	bl	8009578 <HAL_PCD_Init>
 8008418:	1e03      	subs	r3, r0, #0
 800841a:	d001      	beq.n	8008420 <MX_USB_DRD_FS_PCD_Init+0x5c>
  {
    Error_Handler();
 800841c:	f7ff fa12 	bl	8007844 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DRD_FS_Init 2 */

  /* USER CODE END USB_DRD_FS_Init 2 */

}
 8008420:	46c0      	nop			@ (mov r8, r8)
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}
 8008426:	46c0      	nop			@ (mov r8, r8)
 8008428:	20010ef4 	.word	0x20010ef4
 800842c:	40005c00 	.word	0x40005c00

08008430 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008430:	b590      	push	{r4, r7, lr}
 8008432:	b099      	sub	sp, #100	@ 0x64
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008438:	2410      	movs	r4, #16
 800843a:	193b      	adds	r3, r7, r4
 800843c:	0018      	movs	r0, r3
 800843e:	2350      	movs	r3, #80	@ 0x50
 8008440:	001a      	movs	r2, r3
 8008442:	2100      	movs	r1, #0
 8008444:	f016 fc26 	bl	801ec94 <memset>
  if(pcdHandle->Instance==USB_DRD_FS)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a25      	ldr	r2, [pc, #148]	@ (80084e4 <HAL_PCD_MspInit+0xb4>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d143      	bne.n	80084da <HAL_PCD_MspInit+0xaa>

  /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8008452:	193b      	adds	r3, r7, r4
 8008454:	2280      	movs	r2, #128	@ 0x80
 8008456:	0452      	lsls	r2, r2, #17
 8008458:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800845a:	193b      	adds	r3, r7, r4
 800845c:	2200      	movs	r2, #0
 800845e:	649a      	str	r2, [r3, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008460:	193b      	adds	r3, r7, r4
 8008462:	0018      	movs	r0, r3
 8008464:	f003 fbd0 	bl	800bc08 <HAL_RCCEx_PeriphCLKConfig>
 8008468:	1e03      	subs	r3, r0, #0
 800846a:	d001      	beq.n	8008470 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 800846c:	f7ff f9ea 	bl	8007844 <Error_Handler>
    }

    /* USB_DRD_FS clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8008470:	4b1d      	ldr	r3, [pc, #116]	@ (80084e8 <HAL_PCD_MspInit+0xb8>)
 8008472:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008474:	4b1c      	ldr	r3, [pc, #112]	@ (80084e8 <HAL_PCD_MspInit+0xb8>)
 8008476:	2180      	movs	r1, #128	@ 0x80
 8008478:	0189      	lsls	r1, r1, #6
 800847a:	430a      	orrs	r2, r1
 800847c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800847e:	4b1a      	ldr	r3, [pc, #104]	@ (80084e8 <HAL_PCD_MspInit+0xb8>)
 8008480:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008482:	2380      	movs	r3, #128	@ 0x80
 8008484:	019b      	lsls	r3, r3, #6
 8008486:	4013      	ands	r3, r2
 8008488:	60fb      	str	r3, [r7, #12]
 800848a:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800848c:	4b16      	ldr	r3, [pc, #88]	@ (80084e8 <HAL_PCD_MspInit+0xb8>)
 800848e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008490:	2380      	movs	r3, #128	@ 0x80
 8008492:	055b      	lsls	r3, r3, #21
 8008494:	4013      	ands	r3, r2
 8008496:	d116      	bne.n	80084c6 <HAL_PCD_MspInit+0x96>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008498:	4b13      	ldr	r3, [pc, #76]	@ (80084e8 <HAL_PCD_MspInit+0xb8>)
 800849a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800849c:	4b12      	ldr	r3, [pc, #72]	@ (80084e8 <HAL_PCD_MspInit+0xb8>)
 800849e:	2180      	movs	r1, #128	@ 0x80
 80084a0:	0549      	lsls	r1, r1, #21
 80084a2:	430a      	orrs	r2, r1
 80084a4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80084a6:	4b10      	ldr	r3, [pc, #64]	@ (80084e8 <HAL_PCD_MspInit+0xb8>)
 80084a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80084aa:	2380      	movs	r3, #128	@ 0x80
 80084ac:	055b      	lsls	r3, r3, #21
 80084ae:	4013      	ands	r3, r2
 80084b0:	60bb      	str	r3, [r7, #8]
 80084b2:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 80084b4:	f002 fe1a 	bl	800b0ec <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80084b8:	4b0b      	ldr	r3, [pc, #44]	@ (80084e8 <HAL_PCD_MspInit+0xb8>)
 80084ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80084bc:	4b0a      	ldr	r3, [pc, #40]	@ (80084e8 <HAL_PCD_MspInit+0xb8>)
 80084be:	490b      	ldr	r1, [pc, #44]	@ (80084ec <HAL_PCD_MspInit+0xbc>)
 80084c0:	400a      	ands	r2, r1
 80084c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80084c4:	e001      	b.n	80084ca <HAL_PCD_MspInit+0x9a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 80084c6:	f002 fe11 	bl	800b0ec <HAL_PWREx_EnableVddUSB>
    }

    /* USB_DRD_FS interrupt Init */
    HAL_NVIC_SetPriority(USB_UCPD1_2_IRQn, 0, 0);
 80084ca:	2200      	movs	r2, #0
 80084cc:	2100      	movs	r1, #0
 80084ce:	2008      	movs	r0, #8
 80084d0:	f000 f982 	bl	80087d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_UCPD1_2_IRQn);
 80084d4:	2008      	movs	r0, #8
 80084d6:	f000 f994 	bl	8008802 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_DRD_FS_MspInit 1 */

  /* USER CODE END USB_DRD_FS_MspInit 1 */
  }
}
 80084da:	46c0      	nop			@ (mov r8, r8)
 80084dc:	46bd      	mov	sp, r7
 80084de:	b019      	add	sp, #100	@ 0x64
 80084e0:	bd90      	pop	{r4, r7, pc}
 80084e2:	46c0      	nop			@ (mov r8, r8)
 80084e4:	40005c00 	.word	0x40005c00
 80084e8:	40021000 	.word	0x40021000
 80084ec:	efffffff 	.word	0xefffffff

080084f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80084f0:	480d      	ldr	r0, [pc, #52]	@ (8008528 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80084f2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80084f4:	f7ff faca 	bl	8007a8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80084f8:	480c      	ldr	r0, [pc, #48]	@ (800852c <LoopForever+0x6>)
  ldr r1, =_edata
 80084fa:	490d      	ldr	r1, [pc, #52]	@ (8008530 <LoopForever+0xa>)
  ldr r2, =_sidata
 80084fc:	4a0d      	ldr	r2, [pc, #52]	@ (8008534 <LoopForever+0xe>)
  movs r3, #0
 80084fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008500:	e002      	b.n	8008508 <LoopCopyDataInit>

08008502 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8008502:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008504:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008506:	3304      	adds	r3, #4

08008508 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008508:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800850a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800850c:	d3f9      	bcc.n	8008502 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800850e:	4a0a      	ldr	r2, [pc, #40]	@ (8008538 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008510:	4c0a      	ldr	r4, [pc, #40]	@ (800853c <LoopForever+0x16>)
  movs r3, #0
 8008512:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008514:	e001      	b.n	800851a <LoopFillZerobss>

08008516 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008516:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008518:	3204      	adds	r2, #4

0800851a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800851a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800851c:	d3fb      	bcc.n	8008516 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800851e:	f016 fbd9 	bl	801ecd4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8008522:	f7ff f8cf 	bl	80076c4 <main>

08008526 <LoopForever>:

LoopForever:
  b LoopForever
 8008526:	e7fe      	b.n	8008526 <LoopForever>
  ldr   r0, =_estack
 8008528:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 800852c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008530:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8008534:	0801f334 	.word	0x0801f334
  ldr r2, =_sbss
 8008538:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 800853c:	20012124 	.word	0x20012124

08008540 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008540:	e7fe      	b.n	8008540 <ADC1_COMP_IRQHandler>
	...

08008544 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b082      	sub	sp, #8
 8008548:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800854a:	1dfb      	adds	r3, r7, #7
 800854c:	2200      	movs	r2, #0
 800854e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008550:	4b0b      	ldr	r3, [pc, #44]	@ (8008580 <HAL_Init+0x3c>)
 8008552:	681a      	ldr	r2, [r3, #0]
 8008554:	4b0a      	ldr	r3, [pc, #40]	@ (8008580 <HAL_Init+0x3c>)
 8008556:	2180      	movs	r1, #128	@ 0x80
 8008558:	0049      	lsls	r1, r1, #1
 800855a:	430a      	orrs	r2, r1
 800855c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800855e:	2003      	movs	r0, #3
 8008560:	f7ff f9a6 	bl	80078b0 <HAL_InitTick>
 8008564:	1e03      	subs	r3, r0, #0
 8008566:	d003      	beq.n	8008570 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8008568:	1dfb      	adds	r3, r7, #7
 800856a:	2201      	movs	r2, #1
 800856c:	701a      	strb	r2, [r3, #0]
 800856e:	e001      	b.n	8008574 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8008570:	f7ff f96e 	bl	8007850 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008574:	1dfb      	adds	r3, r7, #7
 8008576:	781b      	ldrb	r3, [r3, #0]
}
 8008578:	0018      	movs	r0, r3
 800857a:	46bd      	mov	sp, r7
 800857c:	b002      	add	sp, #8
 800857e:	bd80      	pop	{r7, pc}
 8008580:	40022000 	.word	0x40022000

08008584 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008588:	4b05      	ldr	r3, [pc, #20]	@ (80085a0 <HAL_IncTick+0x1c>)
 800858a:	781b      	ldrb	r3, [r3, #0]
 800858c:	001a      	movs	r2, r3
 800858e:	4b05      	ldr	r3, [pc, #20]	@ (80085a4 <HAL_IncTick+0x20>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	18d2      	adds	r2, r2, r3
 8008594:	4b03      	ldr	r3, [pc, #12]	@ (80085a4 <HAL_IncTick+0x20>)
 8008596:	601a      	str	r2, [r3, #0]
}
 8008598:	46c0      	nop			@ (mov r8, r8)
 800859a:	46bd      	mov	sp, r7
 800859c:	bd80      	pop	{r7, pc}
 800859e:	46c0      	nop			@ (mov r8, r8)
 80085a0:	2000000c 	.word	0x2000000c
 80085a4:	200111d4 	.word	0x200111d4

080085a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	af00      	add	r7, sp, #0
  return uwTick;
 80085ac:	4b02      	ldr	r3, [pc, #8]	@ (80085b8 <HAL_GetTick+0x10>)
 80085ae:	681b      	ldr	r3, [r3, #0]
}
 80085b0:	0018      	movs	r0, r3
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}
 80085b6:	46c0      	nop			@ (mov r8, r8)
 80085b8:	200111d4 	.word	0x200111d4

080085bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b084      	sub	sp, #16
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80085c4:	f7ff fff0 	bl	80085a8 <HAL_GetTick>
 80085c8:	0003      	movs	r3, r0
 80085ca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	3301      	adds	r3, #1
 80085d4:	d005      	beq.n	80085e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80085d6:	4b0a      	ldr	r3, [pc, #40]	@ (8008600 <HAL_Delay+0x44>)
 80085d8:	781b      	ldrb	r3, [r3, #0]
 80085da:	001a      	movs	r2, r3
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	189b      	adds	r3, r3, r2
 80085e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80085e2:	46c0      	nop			@ (mov r8, r8)
 80085e4:	f7ff ffe0 	bl	80085a8 <HAL_GetTick>
 80085e8:	0002      	movs	r2, r0
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	1ad3      	subs	r3, r2, r3
 80085ee:	68fa      	ldr	r2, [r7, #12]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d8f7      	bhi.n	80085e4 <HAL_Delay+0x28>
  {
  }
}
 80085f4:	46c0      	nop			@ (mov r8, r8)
 80085f6:	46c0      	nop			@ (mov r8, r8)
 80085f8:	46bd      	mov	sp, r7
 80085fa:	b004      	add	sp, #16
 80085fc:	bd80      	pop	{r7, pc}
 80085fe:	46c0      	nop			@ (mov r8, r8)
 8008600:	2000000c 	.word	0x2000000c

08008604 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *         This parameter can be one of the following values:
  *         @arg @ref SYSCFG_VREFBUF_VoltageScale
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b082      	sub	sp, #8
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 800860c:	4b06      	ldr	r3, [pc, #24]	@ (8008628 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	2204      	movs	r2, #4
 8008612:	4393      	bics	r3, r2
 8008614:	0019      	movs	r1, r3
 8008616:	4b04      	ldr	r3, [pc, #16]	@ (8008628 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8008618:	687a      	ldr	r2, [r7, #4]
 800861a:	430a      	orrs	r2, r1
 800861c:	601a      	str	r2, [r3, #0]
}
 800861e:	46c0      	nop			@ (mov r8, r8)
 8008620:	46bd      	mov	sp, r7
 8008622:	b002      	add	sp, #8
 8008624:	bd80      	pop	{r7, pc}
 8008626:	46c0      	nop			@ (mov r8, r8)
 8008628:	40010030 	.word	0x40010030

0800862c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *          This parameter can be one of the following values:
  *          @arg @ref SYSCFG_VREFBUF_HighImpedance
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b082      	sub	sp, #8
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8008634:	4b06      	ldr	r3, [pc, #24]	@ (8008650 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	2202      	movs	r2, #2
 800863a:	4393      	bics	r3, r2
 800863c:	0019      	movs	r1, r3
 800863e:	4b04      	ldr	r3, [pc, #16]	@ (8008650 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8008640:	687a      	ldr	r2, [r7, #4]
 8008642:	430a      	orrs	r2, r1
 8008644:	601a      	str	r2, [r3, #0]
}
 8008646:	46c0      	nop			@ (mov r8, r8)
 8008648:	46bd      	mov	sp, r7
 800864a:	b002      	add	sp, #8
 800864c:	bd80      	pop	{r7, pc}
 800864e:	46c0      	nop			@ (mov r8, r8)
 8008650:	40010030 	.word	0x40010030

08008654 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	b082      	sub	sp, #8
 8008658:	af00      	add	r7, sp, #0
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 800865a:	4b0f      	ldr	r3, [pc, #60]	@ (8008698 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 800865c:	681a      	ldr	r2, [r3, #0]
 800865e:	4b0e      	ldr	r3, [pc, #56]	@ (8008698 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8008660:	2101      	movs	r1, #1
 8008662:	430a      	orrs	r2, r1
 8008664:	601a      	str	r2, [r3, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008666:	f7ff ff9f 	bl	80085a8 <HAL_GetTick>
 800866a:	0003      	movs	r3, r0
 800866c:	607b      	str	r3, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 800866e:	e008      	b.n	8008682 <HAL_SYSCFG_EnableVREFBUF+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 8008670:	f7ff ff9a 	bl	80085a8 <HAL_GetTick>
 8008674:	0002      	movs	r2, r0
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	1ad3      	subs	r3, r2, r3
 800867a:	2b0a      	cmp	r3, #10
 800867c:	d901      	bls.n	8008682 <HAL_SYSCFG_EnableVREFBUF+0x2e>
    {
      return HAL_TIMEOUT;
 800867e:	2303      	movs	r3, #3
 8008680:	e005      	b.n	800868e <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8008682:	4b05      	ldr	r3, [pc, #20]	@ (8008698 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	2208      	movs	r2, #8
 8008688:	4013      	ands	r3, r2
 800868a:	d0f1      	beq.n	8008670 <HAL_SYSCFG_EnableVREFBUF+0x1c>
    }
  }

  return HAL_OK;
 800868c:	2300      	movs	r3, #0
}
 800868e:	0018      	movs	r0, r3
 8008690:	46bd      	mov	sp, r7
 8008692:	b002      	add	sp, #8
 8008694:	bd80      	pop	{r7, pc}
 8008696:	46c0      	nop			@ (mov r8, r8)
 8008698:	40010030 	.word	0x40010030

0800869c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b082      	sub	sp, #8
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80086a4:	4b06      	ldr	r3, [pc, #24]	@ (80086c0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4a06      	ldr	r2, [pc, #24]	@ (80086c4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80086aa:	4013      	ands	r3, r2
 80086ac:	0019      	movs	r1, r3
 80086ae:	4b04      	ldr	r3, [pc, #16]	@ (80086c0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	430a      	orrs	r2, r1
 80086b4:	601a      	str	r2, [r3, #0]
}
 80086b6:	46c0      	nop			@ (mov r8, r8)
 80086b8:	46bd      	mov	sp, r7
 80086ba:	b002      	add	sp, #8
 80086bc:	bd80      	pop	{r7, pc}
 80086be:	46c0      	nop			@ (mov r8, r8)
 80086c0:	40010000 	.word	0x40010000
 80086c4:	fffff9ff 	.word	0xfffff9ff

080086c8 <__NVIC_EnableIRQ>:
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b082      	sub	sp, #8
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	0002      	movs	r2, r0
 80086d0:	1dfb      	adds	r3, r7, #7
 80086d2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80086d4:	1dfb      	adds	r3, r7, #7
 80086d6:	781b      	ldrb	r3, [r3, #0]
 80086d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80086da:	d809      	bhi.n	80086f0 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80086dc:	1dfb      	adds	r3, r7, #7
 80086de:	781b      	ldrb	r3, [r3, #0]
 80086e0:	001a      	movs	r2, r3
 80086e2:	231f      	movs	r3, #31
 80086e4:	401a      	ands	r2, r3
 80086e6:	4b04      	ldr	r3, [pc, #16]	@ (80086f8 <__NVIC_EnableIRQ+0x30>)
 80086e8:	2101      	movs	r1, #1
 80086ea:	4091      	lsls	r1, r2
 80086ec:	000a      	movs	r2, r1
 80086ee:	601a      	str	r2, [r3, #0]
}
 80086f0:	46c0      	nop			@ (mov r8, r8)
 80086f2:	46bd      	mov	sp, r7
 80086f4:	b002      	add	sp, #8
 80086f6:	bd80      	pop	{r7, pc}
 80086f8:	e000e100 	.word	0xe000e100

080086fc <__NVIC_SetPriority>:
{
 80086fc:	b590      	push	{r4, r7, lr}
 80086fe:	b083      	sub	sp, #12
 8008700:	af00      	add	r7, sp, #0
 8008702:	0002      	movs	r2, r0
 8008704:	6039      	str	r1, [r7, #0]
 8008706:	1dfb      	adds	r3, r7, #7
 8008708:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800870a:	1dfb      	adds	r3, r7, #7
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008710:	d828      	bhi.n	8008764 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008712:	4a2f      	ldr	r2, [pc, #188]	@ (80087d0 <__NVIC_SetPriority+0xd4>)
 8008714:	1dfb      	adds	r3, r7, #7
 8008716:	781b      	ldrb	r3, [r3, #0]
 8008718:	b25b      	sxtb	r3, r3
 800871a:	089b      	lsrs	r3, r3, #2
 800871c:	33c0      	adds	r3, #192	@ 0xc0
 800871e:	009b      	lsls	r3, r3, #2
 8008720:	589b      	ldr	r3, [r3, r2]
 8008722:	1dfa      	adds	r2, r7, #7
 8008724:	7812      	ldrb	r2, [r2, #0]
 8008726:	0011      	movs	r1, r2
 8008728:	2203      	movs	r2, #3
 800872a:	400a      	ands	r2, r1
 800872c:	00d2      	lsls	r2, r2, #3
 800872e:	21ff      	movs	r1, #255	@ 0xff
 8008730:	4091      	lsls	r1, r2
 8008732:	000a      	movs	r2, r1
 8008734:	43d2      	mvns	r2, r2
 8008736:	401a      	ands	r2, r3
 8008738:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	019b      	lsls	r3, r3, #6
 800873e:	22ff      	movs	r2, #255	@ 0xff
 8008740:	401a      	ands	r2, r3
 8008742:	1dfb      	adds	r3, r7, #7
 8008744:	781b      	ldrb	r3, [r3, #0]
 8008746:	0018      	movs	r0, r3
 8008748:	2303      	movs	r3, #3
 800874a:	4003      	ands	r3, r0
 800874c:	00db      	lsls	r3, r3, #3
 800874e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008750:	481f      	ldr	r0, [pc, #124]	@ (80087d0 <__NVIC_SetPriority+0xd4>)
 8008752:	1dfb      	adds	r3, r7, #7
 8008754:	781b      	ldrb	r3, [r3, #0]
 8008756:	b25b      	sxtb	r3, r3
 8008758:	089b      	lsrs	r3, r3, #2
 800875a:	430a      	orrs	r2, r1
 800875c:	33c0      	adds	r3, #192	@ 0xc0
 800875e:	009b      	lsls	r3, r3, #2
 8008760:	501a      	str	r2, [r3, r0]
}
 8008762:	e031      	b.n	80087c8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008764:	4a1b      	ldr	r2, [pc, #108]	@ (80087d4 <__NVIC_SetPriority+0xd8>)
 8008766:	1dfb      	adds	r3, r7, #7
 8008768:	781b      	ldrb	r3, [r3, #0]
 800876a:	0019      	movs	r1, r3
 800876c:	230f      	movs	r3, #15
 800876e:	400b      	ands	r3, r1
 8008770:	3b08      	subs	r3, #8
 8008772:	089b      	lsrs	r3, r3, #2
 8008774:	3306      	adds	r3, #6
 8008776:	009b      	lsls	r3, r3, #2
 8008778:	18d3      	adds	r3, r2, r3
 800877a:	3304      	adds	r3, #4
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	1dfa      	adds	r2, r7, #7
 8008780:	7812      	ldrb	r2, [r2, #0]
 8008782:	0011      	movs	r1, r2
 8008784:	2203      	movs	r2, #3
 8008786:	400a      	ands	r2, r1
 8008788:	00d2      	lsls	r2, r2, #3
 800878a:	21ff      	movs	r1, #255	@ 0xff
 800878c:	4091      	lsls	r1, r2
 800878e:	000a      	movs	r2, r1
 8008790:	43d2      	mvns	r2, r2
 8008792:	401a      	ands	r2, r3
 8008794:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	019b      	lsls	r3, r3, #6
 800879a:	22ff      	movs	r2, #255	@ 0xff
 800879c:	401a      	ands	r2, r3
 800879e:	1dfb      	adds	r3, r7, #7
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	0018      	movs	r0, r3
 80087a4:	2303      	movs	r3, #3
 80087a6:	4003      	ands	r3, r0
 80087a8:	00db      	lsls	r3, r3, #3
 80087aa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80087ac:	4809      	ldr	r0, [pc, #36]	@ (80087d4 <__NVIC_SetPriority+0xd8>)
 80087ae:	1dfb      	adds	r3, r7, #7
 80087b0:	781b      	ldrb	r3, [r3, #0]
 80087b2:	001c      	movs	r4, r3
 80087b4:	230f      	movs	r3, #15
 80087b6:	4023      	ands	r3, r4
 80087b8:	3b08      	subs	r3, #8
 80087ba:	089b      	lsrs	r3, r3, #2
 80087bc:	430a      	orrs	r2, r1
 80087be:	3306      	adds	r3, #6
 80087c0:	009b      	lsls	r3, r3, #2
 80087c2:	18c3      	adds	r3, r0, r3
 80087c4:	3304      	adds	r3, #4
 80087c6:	601a      	str	r2, [r3, #0]
}
 80087c8:	46c0      	nop			@ (mov r8, r8)
 80087ca:	46bd      	mov	sp, r7
 80087cc:	b003      	add	sp, #12
 80087ce:	bd90      	pop	{r4, r7, pc}
 80087d0:	e000e100 	.word	0xe000e100
 80087d4:	e000ed00 	.word	0xe000ed00

080087d8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b084      	sub	sp, #16
 80087dc:	af00      	add	r7, sp, #0
 80087de:	60b9      	str	r1, [r7, #8]
 80087e0:	607a      	str	r2, [r7, #4]
 80087e2:	210f      	movs	r1, #15
 80087e4:	187b      	adds	r3, r7, r1
 80087e6:	1c02      	adds	r2, r0, #0
 80087e8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80087ea:	68ba      	ldr	r2, [r7, #8]
 80087ec:	187b      	adds	r3, r7, r1
 80087ee:	781b      	ldrb	r3, [r3, #0]
 80087f0:	b25b      	sxtb	r3, r3
 80087f2:	0011      	movs	r1, r2
 80087f4:	0018      	movs	r0, r3
 80087f6:	f7ff ff81 	bl	80086fc <__NVIC_SetPriority>
}
 80087fa:	46c0      	nop			@ (mov r8, r8)
 80087fc:	46bd      	mov	sp, r7
 80087fe:	b004      	add	sp, #16
 8008800:	bd80      	pop	{r7, pc}

08008802 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008802:	b580      	push	{r7, lr}
 8008804:	b082      	sub	sp, #8
 8008806:	af00      	add	r7, sp, #0
 8008808:	0002      	movs	r2, r0
 800880a:	1dfb      	adds	r3, r7, #7
 800880c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800880e:	1dfb      	adds	r3, r7, #7
 8008810:	781b      	ldrb	r3, [r3, #0]
 8008812:	b25b      	sxtb	r3, r3
 8008814:	0018      	movs	r0, r3
 8008816:	f7ff ff57 	bl	80086c8 <__NVIC_EnableIRQ>
}
 800881a:	46c0      	nop			@ (mov r8, r8)
 800881c:	46bd      	mov	sp, r7
 800881e:	b002      	add	sp, #8
 8008820:	bd80      	pop	{r7, pc}
	...

08008824 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b086      	sub	sp, #24
 8008828:	af00      	add	r7, sp, #0
 800882a:	6078      	str	r0, [r7, #4]
 800882c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800882e:	2300      	movs	r3, #0
 8008830:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008832:	e14d      	b.n	8008ad0 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	2101      	movs	r1, #1
 800883a:	697a      	ldr	r2, [r7, #20]
 800883c:	4091      	lsls	r1, r2
 800883e:	000a      	movs	r2, r1
 8008840:	4013      	ands	r3, r2
 8008842:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d100      	bne.n	800884c <HAL_GPIO_Init+0x28>
 800884a:	e13e      	b.n	8008aca <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	2203      	movs	r2, #3
 8008852:	4013      	ands	r3, r2
 8008854:	2b01      	cmp	r3, #1
 8008856:	d005      	beq.n	8008864 <HAL_GPIO_Init+0x40>
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	2203      	movs	r2, #3
 800885e:	4013      	ands	r3, r2
 8008860:	2b02      	cmp	r3, #2
 8008862:	d130      	bne.n	80088c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800886a:	697b      	ldr	r3, [r7, #20]
 800886c:	005b      	lsls	r3, r3, #1
 800886e:	2203      	movs	r2, #3
 8008870:	409a      	lsls	r2, r3
 8008872:	0013      	movs	r3, r2
 8008874:	43da      	mvns	r2, r3
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	4013      	ands	r3, r2
 800887a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	68da      	ldr	r2, [r3, #12]
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	005b      	lsls	r3, r3, #1
 8008884:	409a      	lsls	r2, r3
 8008886:	0013      	movs	r3, r2
 8008888:	693a      	ldr	r2, [r7, #16]
 800888a:	4313      	orrs	r3, r2
 800888c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	693a      	ldr	r2, [r7, #16]
 8008892:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800889a:	2201      	movs	r2, #1
 800889c:	697b      	ldr	r3, [r7, #20]
 800889e:	409a      	lsls	r2, r3
 80088a0:	0013      	movs	r3, r2
 80088a2:	43da      	mvns	r2, r3
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	4013      	ands	r3, r2
 80088a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	091b      	lsrs	r3, r3, #4
 80088b0:	2201      	movs	r2, #1
 80088b2:	401a      	ands	r2, r3
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	409a      	lsls	r2, r3
 80088b8:	0013      	movs	r3, r2
 80088ba:	693a      	ldr	r2, [r7, #16]
 80088bc:	4313      	orrs	r3, r2
 80088be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	693a      	ldr	r2, [r7, #16]
 80088c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	2203      	movs	r2, #3
 80088cc:	4013      	ands	r3, r2
 80088ce:	2b03      	cmp	r3, #3
 80088d0:	d017      	beq.n	8008902 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	68db      	ldr	r3, [r3, #12]
 80088d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	005b      	lsls	r3, r3, #1
 80088dc:	2203      	movs	r2, #3
 80088de:	409a      	lsls	r2, r3
 80088e0:	0013      	movs	r3, r2
 80088e2:	43da      	mvns	r2, r3
 80088e4:	693b      	ldr	r3, [r7, #16]
 80088e6:	4013      	ands	r3, r2
 80088e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	689a      	ldr	r2, [r3, #8]
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	005b      	lsls	r3, r3, #1
 80088f2:	409a      	lsls	r2, r3
 80088f4:	0013      	movs	r3, r2
 80088f6:	693a      	ldr	r2, [r7, #16]
 80088f8:	4313      	orrs	r3, r2
 80088fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	693a      	ldr	r2, [r7, #16]
 8008900:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	685b      	ldr	r3, [r3, #4]
 8008906:	2203      	movs	r2, #3
 8008908:	4013      	ands	r3, r2
 800890a:	2b02      	cmp	r3, #2
 800890c:	d123      	bne.n	8008956 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	08da      	lsrs	r2, r3, #3
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	3208      	adds	r2, #8
 8008916:	0092      	lsls	r2, r2, #2
 8008918:	58d3      	ldr	r3, [r2, r3]
 800891a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	2207      	movs	r2, #7
 8008920:	4013      	ands	r3, r2
 8008922:	009b      	lsls	r3, r3, #2
 8008924:	220f      	movs	r2, #15
 8008926:	409a      	lsls	r2, r3
 8008928:	0013      	movs	r3, r2
 800892a:	43da      	mvns	r2, r3
 800892c:	693b      	ldr	r3, [r7, #16]
 800892e:	4013      	ands	r3, r2
 8008930:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	691a      	ldr	r2, [r3, #16]
 8008936:	697b      	ldr	r3, [r7, #20]
 8008938:	2107      	movs	r1, #7
 800893a:	400b      	ands	r3, r1
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	409a      	lsls	r2, r3
 8008940:	0013      	movs	r3, r2
 8008942:	693a      	ldr	r2, [r7, #16]
 8008944:	4313      	orrs	r3, r2
 8008946:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	08da      	lsrs	r2, r3, #3
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	3208      	adds	r2, #8
 8008950:	0092      	lsls	r2, r2, #2
 8008952:	6939      	ldr	r1, [r7, #16]
 8008954:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	005b      	lsls	r3, r3, #1
 8008960:	2203      	movs	r2, #3
 8008962:	409a      	lsls	r2, r3
 8008964:	0013      	movs	r3, r2
 8008966:	43da      	mvns	r2, r3
 8008968:	693b      	ldr	r3, [r7, #16]
 800896a:	4013      	ands	r3, r2
 800896c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	685b      	ldr	r3, [r3, #4]
 8008972:	2203      	movs	r2, #3
 8008974:	401a      	ands	r2, r3
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	005b      	lsls	r3, r3, #1
 800897a:	409a      	lsls	r2, r3
 800897c:	0013      	movs	r3, r2
 800897e:	693a      	ldr	r2, [r7, #16]
 8008980:	4313      	orrs	r3, r2
 8008982:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	693a      	ldr	r2, [r7, #16]
 8008988:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	685a      	ldr	r2, [r3, #4]
 800898e:	23c0      	movs	r3, #192	@ 0xc0
 8008990:	029b      	lsls	r3, r3, #10
 8008992:	4013      	ands	r3, r2
 8008994:	d100      	bne.n	8008998 <HAL_GPIO_Init+0x174>
 8008996:	e098      	b.n	8008aca <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8008998:	4a53      	ldr	r2, [pc, #332]	@ (8008ae8 <HAL_GPIO_Init+0x2c4>)
 800899a:	697b      	ldr	r3, [r7, #20]
 800899c:	089b      	lsrs	r3, r3, #2
 800899e:	3318      	adds	r3, #24
 80089a0:	009b      	lsls	r3, r3, #2
 80089a2:	589b      	ldr	r3, [r3, r2]
 80089a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	2203      	movs	r2, #3
 80089aa:	4013      	ands	r3, r2
 80089ac:	00db      	lsls	r3, r3, #3
 80089ae:	220f      	movs	r2, #15
 80089b0:	409a      	lsls	r2, r3
 80089b2:	0013      	movs	r3, r2
 80089b4:	43da      	mvns	r2, r3
 80089b6:	693b      	ldr	r3, [r7, #16]
 80089b8:	4013      	ands	r3, r2
 80089ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80089bc:	687a      	ldr	r2, [r7, #4]
 80089be:	23a0      	movs	r3, #160	@ 0xa0
 80089c0:	05db      	lsls	r3, r3, #23
 80089c2:	429a      	cmp	r2, r3
 80089c4:	d019      	beq.n	80089fa <HAL_GPIO_Init+0x1d6>
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	4a48      	ldr	r2, [pc, #288]	@ (8008aec <HAL_GPIO_Init+0x2c8>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d013      	beq.n	80089f6 <HAL_GPIO_Init+0x1d2>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	4a47      	ldr	r2, [pc, #284]	@ (8008af0 <HAL_GPIO_Init+0x2cc>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d00d      	beq.n	80089f2 <HAL_GPIO_Init+0x1ce>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	4a46      	ldr	r2, [pc, #280]	@ (8008af4 <HAL_GPIO_Init+0x2d0>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d007      	beq.n	80089ee <HAL_GPIO_Init+0x1ca>
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	4a45      	ldr	r2, [pc, #276]	@ (8008af8 <HAL_GPIO_Init+0x2d4>)
 80089e2:	4293      	cmp	r3, r2
 80089e4:	d101      	bne.n	80089ea <HAL_GPIO_Init+0x1c6>
 80089e6:	2304      	movs	r3, #4
 80089e8:	e008      	b.n	80089fc <HAL_GPIO_Init+0x1d8>
 80089ea:	2305      	movs	r3, #5
 80089ec:	e006      	b.n	80089fc <HAL_GPIO_Init+0x1d8>
 80089ee:	2303      	movs	r3, #3
 80089f0:	e004      	b.n	80089fc <HAL_GPIO_Init+0x1d8>
 80089f2:	2302      	movs	r3, #2
 80089f4:	e002      	b.n	80089fc <HAL_GPIO_Init+0x1d8>
 80089f6:	2301      	movs	r3, #1
 80089f8:	e000      	b.n	80089fc <HAL_GPIO_Init+0x1d8>
 80089fa:	2300      	movs	r3, #0
 80089fc:	697a      	ldr	r2, [r7, #20]
 80089fe:	2103      	movs	r1, #3
 8008a00:	400a      	ands	r2, r1
 8008a02:	00d2      	lsls	r2, r2, #3
 8008a04:	4093      	lsls	r3, r2
 8008a06:	693a      	ldr	r2, [r7, #16]
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8008a0c:	4936      	ldr	r1, [pc, #216]	@ (8008ae8 <HAL_GPIO_Init+0x2c4>)
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	089b      	lsrs	r3, r3, #2
 8008a12:	3318      	adds	r3, #24
 8008a14:	009b      	lsls	r3, r3, #2
 8008a16:	693a      	ldr	r2, [r7, #16]
 8008a18:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008a1a:	4b33      	ldr	r3, [pc, #204]	@ (8008ae8 <HAL_GPIO_Init+0x2c4>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	43da      	mvns	r2, r3
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	4013      	ands	r3, r2
 8008a28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	685a      	ldr	r2, [r3, #4]
 8008a2e:	2380      	movs	r3, #128	@ 0x80
 8008a30:	035b      	lsls	r3, r3, #13
 8008a32:	4013      	ands	r3, r2
 8008a34:	d003      	beq.n	8008a3e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8008a36:	693a      	ldr	r2, [r7, #16]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	4313      	orrs	r3, r2
 8008a3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008a3e:	4b2a      	ldr	r3, [pc, #168]	@ (8008ae8 <HAL_GPIO_Init+0x2c4>)
 8008a40:	693a      	ldr	r2, [r7, #16]
 8008a42:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8008a44:	4b28      	ldr	r3, [pc, #160]	@ (8008ae8 <HAL_GPIO_Init+0x2c4>)
 8008a46:	685b      	ldr	r3, [r3, #4]
 8008a48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	43da      	mvns	r2, r3
 8008a4e:	693b      	ldr	r3, [r7, #16]
 8008a50:	4013      	ands	r3, r2
 8008a52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	685a      	ldr	r2, [r3, #4]
 8008a58:	2380      	movs	r3, #128	@ 0x80
 8008a5a:	039b      	lsls	r3, r3, #14
 8008a5c:	4013      	ands	r3, r2
 8008a5e:	d003      	beq.n	8008a68 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8008a60:	693a      	ldr	r2, [r7, #16]
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	4313      	orrs	r3, r2
 8008a66:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8008a68:	4b1f      	ldr	r3, [pc, #124]	@ (8008ae8 <HAL_GPIO_Init+0x2c4>)
 8008a6a:	693a      	ldr	r2, [r7, #16]
 8008a6c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008a6e:	4a1e      	ldr	r2, [pc, #120]	@ (8008ae8 <HAL_GPIO_Init+0x2c4>)
 8008a70:	2384      	movs	r3, #132	@ 0x84
 8008a72:	58d3      	ldr	r3, [r2, r3]
 8008a74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	43da      	mvns	r2, r3
 8008a7a:	693b      	ldr	r3, [r7, #16]
 8008a7c:	4013      	ands	r3, r2
 8008a7e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008a80:	683b      	ldr	r3, [r7, #0]
 8008a82:	685a      	ldr	r2, [r3, #4]
 8008a84:	2380      	movs	r3, #128	@ 0x80
 8008a86:	029b      	lsls	r3, r3, #10
 8008a88:	4013      	ands	r3, r2
 8008a8a:	d003      	beq.n	8008a94 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8008a8c:	693a      	ldr	r2, [r7, #16]
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	4313      	orrs	r3, r2
 8008a92:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008a94:	4914      	ldr	r1, [pc, #80]	@ (8008ae8 <HAL_GPIO_Init+0x2c4>)
 8008a96:	2284      	movs	r2, #132	@ 0x84
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8008a9c:	4a12      	ldr	r2, [pc, #72]	@ (8008ae8 <HAL_GPIO_Init+0x2c4>)
 8008a9e:	2380      	movs	r3, #128	@ 0x80
 8008aa0:	58d3      	ldr	r3, [r2, r3]
 8008aa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	43da      	mvns	r2, r3
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	4013      	ands	r3, r2
 8008aac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8008aae:	683b      	ldr	r3, [r7, #0]
 8008ab0:	685a      	ldr	r2, [r3, #4]
 8008ab2:	2380      	movs	r3, #128	@ 0x80
 8008ab4:	025b      	lsls	r3, r3, #9
 8008ab6:	4013      	ands	r3, r2
 8008ab8:	d003      	beq.n	8008ac2 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8008aba:	693a      	ldr	r2, [r7, #16]
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	4313      	orrs	r3, r2
 8008ac0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8008ac2:	4909      	ldr	r1, [pc, #36]	@ (8008ae8 <HAL_GPIO_Init+0x2c4>)
 8008ac4:	2280      	movs	r2, #128	@ 0x80
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8008aca:	697b      	ldr	r3, [r7, #20]
 8008acc:	3301      	adds	r3, #1
 8008ace:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	681a      	ldr	r2, [r3, #0]
 8008ad4:	697b      	ldr	r3, [r7, #20]
 8008ad6:	40da      	lsrs	r2, r3
 8008ad8:	1e13      	subs	r3, r2, #0
 8008ada:	d000      	beq.n	8008ade <HAL_GPIO_Init+0x2ba>
 8008adc:	e6aa      	b.n	8008834 <HAL_GPIO_Init+0x10>
  }
}
 8008ade:	46c0      	nop			@ (mov r8, r8)
 8008ae0:	46c0      	nop			@ (mov r8, r8)
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	b006      	add	sp, #24
 8008ae6:	bd80      	pop	{r7, pc}
 8008ae8:	40021800 	.word	0x40021800
 8008aec:	50000400 	.word	0x50000400
 8008af0:	50000800 	.word	0x50000800
 8008af4:	50000c00 	.word	0x50000c00
 8008af8:	50001000 	.word	0x50001000

08008afc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b084      	sub	sp, #16
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
 8008b04:	000a      	movs	r2, r1
 8008b06:	1cbb      	adds	r3, r7, #2
 8008b08:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	691b      	ldr	r3, [r3, #16]
 8008b0e:	1cba      	adds	r2, r7, #2
 8008b10:	8812      	ldrh	r2, [r2, #0]
 8008b12:	4013      	ands	r3, r2
 8008b14:	d004      	beq.n	8008b20 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8008b16:	230f      	movs	r3, #15
 8008b18:	18fb      	adds	r3, r7, r3
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	701a      	strb	r2, [r3, #0]
 8008b1e:	e003      	b.n	8008b28 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008b20:	230f      	movs	r3, #15
 8008b22:	18fb      	adds	r3, r7, r3
 8008b24:	2200      	movs	r2, #0
 8008b26:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8008b28:	230f      	movs	r3, #15
 8008b2a:	18fb      	adds	r3, r7, r3
 8008b2c:	781b      	ldrb	r3, [r3, #0]
}
 8008b2e:	0018      	movs	r0, r3
 8008b30:	46bd      	mov	sp, r7
 8008b32:	b004      	add	sp, #16
 8008b34:	bd80      	pop	{r7, pc}

08008b36 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008b36:	b580      	push	{r7, lr}
 8008b38:	b082      	sub	sp, #8
 8008b3a:	af00      	add	r7, sp, #0
 8008b3c:	6078      	str	r0, [r7, #4]
 8008b3e:	0008      	movs	r0, r1
 8008b40:	0011      	movs	r1, r2
 8008b42:	1cbb      	adds	r3, r7, #2
 8008b44:	1c02      	adds	r2, r0, #0
 8008b46:	801a      	strh	r2, [r3, #0]
 8008b48:	1c7b      	adds	r3, r7, #1
 8008b4a:	1c0a      	adds	r2, r1, #0
 8008b4c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008b4e:	1c7b      	adds	r3, r7, #1
 8008b50:	781b      	ldrb	r3, [r3, #0]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d004      	beq.n	8008b60 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008b56:	1cbb      	adds	r3, r7, #2
 8008b58:	881a      	ldrh	r2, [r3, #0]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8008b5e:	e003      	b.n	8008b68 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8008b60:	1cbb      	adds	r3, r7, #2
 8008b62:	881a      	ldrh	r2, [r3, #0]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008b68:	46c0      	nop			@ (mov r8, r8)
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	b002      	add	sp, #8
 8008b6e:	bd80      	pop	{r7, pc}

08008b70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008b70:	b580      	push	{r7, lr}
 8008b72:	b082      	sub	sp, #8
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d101      	bne.n	8008b82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008b7e:	2301      	movs	r3, #1
 8008b80:	e08f      	b.n	8008ca2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2241      	movs	r2, #65	@ 0x41
 8008b86:	5c9b      	ldrb	r3, [r3, r2]
 8008b88:	b2db      	uxtb	r3, r3
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d107      	bne.n	8008b9e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2240      	movs	r2, #64	@ 0x40
 8008b92:	2100      	movs	r1, #0
 8008b94:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	0018      	movs	r0, r3
 8008b9a:	f7fe fd31 	bl	8007600 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2241      	movs	r2, #65	@ 0x41
 8008ba2:	2124      	movs	r1, #36	@ 0x24
 8008ba4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	2101      	movs	r1, #1
 8008bb2:	438a      	bics	r2, r1
 8008bb4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	685a      	ldr	r2, [r3, #4]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	493b      	ldr	r1, [pc, #236]	@ (8008cac <HAL_I2C_Init+0x13c>)
 8008bc0:	400a      	ands	r2, r1
 8008bc2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	689a      	ldr	r2, [r3, #8]
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4938      	ldr	r1, [pc, #224]	@ (8008cb0 <HAL_I2C_Init+0x140>)
 8008bd0:	400a      	ands	r2, r1
 8008bd2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	68db      	ldr	r3, [r3, #12]
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	d108      	bne.n	8008bee <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	689a      	ldr	r2, [r3, #8]
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	2180      	movs	r1, #128	@ 0x80
 8008be6:	0209      	lsls	r1, r1, #8
 8008be8:	430a      	orrs	r2, r1
 8008bea:	609a      	str	r2, [r3, #8]
 8008bec:	e007      	b.n	8008bfe <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	689a      	ldr	r2, [r3, #8]
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	2184      	movs	r1, #132	@ 0x84
 8008bf8:	0209      	lsls	r1, r1, #8
 8008bfa:	430a      	orrs	r2, r1
 8008bfc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	68db      	ldr	r3, [r3, #12]
 8008c02:	2b02      	cmp	r3, #2
 8008c04:	d109      	bne.n	8008c1a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	685a      	ldr	r2, [r3, #4]
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	2180      	movs	r1, #128	@ 0x80
 8008c12:	0109      	lsls	r1, r1, #4
 8008c14:	430a      	orrs	r2, r1
 8008c16:	605a      	str	r2, [r3, #4]
 8008c18:	e007      	b.n	8008c2a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	685a      	ldr	r2, [r3, #4]
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	4923      	ldr	r1, [pc, #140]	@ (8008cb4 <HAL_I2C_Init+0x144>)
 8008c26:	400a      	ands	r2, r1
 8008c28:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	685a      	ldr	r2, [r3, #4]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4920      	ldr	r1, [pc, #128]	@ (8008cb8 <HAL_I2C_Init+0x148>)
 8008c36:	430a      	orrs	r2, r1
 8008c38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	68da      	ldr	r2, [r3, #12]
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	491a      	ldr	r1, [pc, #104]	@ (8008cb0 <HAL_I2C_Init+0x140>)
 8008c46:	400a      	ands	r2, r1
 8008c48:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	691a      	ldr	r2, [r3, #16]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	695b      	ldr	r3, [r3, #20]
 8008c52:	431a      	orrs	r2, r3
 8008c54:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	699b      	ldr	r3, [r3, #24]
 8008c5a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	430a      	orrs	r2, r1
 8008c62:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	69d9      	ldr	r1, [r3, #28]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6a1a      	ldr	r2, [r3, #32]
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	430a      	orrs	r2, r1
 8008c72:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	681a      	ldr	r2, [r3, #0]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	2101      	movs	r1, #1
 8008c80:	430a      	orrs	r2, r1
 8008c82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2200      	movs	r2, #0
 8008c88:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2241      	movs	r2, #65	@ 0x41
 8008c8e:	2120      	movs	r1, #32
 8008c90:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2200      	movs	r2, #0
 8008c96:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	2242      	movs	r2, #66	@ 0x42
 8008c9c:	2100      	movs	r1, #0
 8008c9e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008ca0:	2300      	movs	r3, #0
}
 8008ca2:	0018      	movs	r0, r3
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	b002      	add	sp, #8
 8008ca8:	bd80      	pop	{r7, pc}
 8008caa:	46c0      	nop			@ (mov r8, r8)
 8008cac:	f0ffffff 	.word	0xf0ffffff
 8008cb0:	ffff7fff 	.word	0xffff7fff
 8008cb4:	fffff7ff 	.word	0xfffff7ff
 8008cb8:	02008000 	.word	0x02008000

08008cbc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008cbc:	b590      	push	{r4, r7, lr}
 8008cbe:	b089      	sub	sp, #36	@ 0x24
 8008cc0:	af02      	add	r7, sp, #8
 8008cc2:	60f8      	str	r0, [r7, #12]
 8008cc4:	0008      	movs	r0, r1
 8008cc6:	607a      	str	r2, [r7, #4]
 8008cc8:	0019      	movs	r1, r3
 8008cca:	230a      	movs	r3, #10
 8008ccc:	18fb      	adds	r3, r7, r3
 8008cce:	1c02      	adds	r2, r0, #0
 8008cd0:	801a      	strh	r2, [r3, #0]
 8008cd2:	2308      	movs	r3, #8
 8008cd4:	18fb      	adds	r3, r7, r3
 8008cd6:	1c0a      	adds	r2, r1, #0
 8008cd8:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2241      	movs	r2, #65	@ 0x41
 8008cde:	5c9b      	ldrb	r3, [r3, r2]
 8008ce0:	b2db      	uxtb	r3, r3
 8008ce2:	2b20      	cmp	r3, #32
 8008ce4:	d000      	beq.n	8008ce8 <HAL_I2C_Master_Transmit+0x2c>
 8008ce6:	e10a      	b.n	8008efe <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	2240      	movs	r2, #64	@ 0x40
 8008cec:	5c9b      	ldrb	r3, [r3, r2]
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d101      	bne.n	8008cf6 <HAL_I2C_Master_Transmit+0x3a>
 8008cf2:	2302      	movs	r3, #2
 8008cf4:	e104      	b.n	8008f00 <HAL_I2C_Master_Transmit+0x244>
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	2240      	movs	r2, #64	@ 0x40
 8008cfa:	2101      	movs	r1, #1
 8008cfc:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008cfe:	f7ff fc53 	bl	80085a8 <HAL_GetTick>
 8008d02:	0003      	movs	r3, r0
 8008d04:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008d06:	2380      	movs	r3, #128	@ 0x80
 8008d08:	0219      	lsls	r1, r3, #8
 8008d0a:	68f8      	ldr	r0, [r7, #12]
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	9300      	str	r3, [sp, #0]
 8008d10:	2319      	movs	r3, #25
 8008d12:	2201      	movs	r2, #1
 8008d14:	f000 f91e 	bl	8008f54 <I2C_WaitOnFlagUntilTimeout>
 8008d18:	1e03      	subs	r3, r0, #0
 8008d1a:	d001      	beq.n	8008d20 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	e0ef      	b.n	8008f00 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	2241      	movs	r2, #65	@ 0x41
 8008d24:	2121      	movs	r1, #33	@ 0x21
 8008d26:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	2242      	movs	r2, #66	@ 0x42
 8008d2c:	2110      	movs	r1, #16
 8008d2e:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2200      	movs	r2, #0
 8008d34:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	687a      	ldr	r2, [r7, #4]
 8008d3a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	2208      	movs	r2, #8
 8008d40:	18ba      	adds	r2, r7, r2
 8008d42:	8812      	ldrh	r2, [r2, #0]
 8008d44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	2200      	movs	r2, #0
 8008d4a:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	2bff      	cmp	r3, #255	@ 0xff
 8008d54:	d906      	bls.n	8008d64 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	22ff      	movs	r2, #255	@ 0xff
 8008d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8008d5c:	2380      	movs	r3, #128	@ 0x80
 8008d5e:	045b      	lsls	r3, r3, #17
 8008d60:	617b      	str	r3, [r7, #20]
 8008d62:	e007      	b.n	8008d74 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d68:	b29a      	uxth	r2, r3
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8008d6e:	2380      	movs	r3, #128	@ 0x80
 8008d70:	049b      	lsls	r3, r3, #18
 8008d72:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d027      	beq.n	8008dcc <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d80:	781a      	ldrb	r2, [r3, #0]
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d8c:	1c5a      	adds	r2, r3, #1
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	3b01      	subs	r3, #1
 8008d9a:	b29a      	uxth	r2, r3
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008da4:	3b01      	subs	r3, #1
 8008da6:	b29a      	uxth	r2, r3
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008db0:	b2db      	uxtb	r3, r3
 8008db2:	3301      	adds	r3, #1
 8008db4:	b2da      	uxtb	r2, r3
 8008db6:	697c      	ldr	r4, [r7, #20]
 8008db8:	230a      	movs	r3, #10
 8008dba:	18fb      	adds	r3, r7, r3
 8008dbc:	8819      	ldrh	r1, [r3, #0]
 8008dbe:	68f8      	ldr	r0, [r7, #12]
 8008dc0:	4b51      	ldr	r3, [pc, #324]	@ (8008f08 <HAL_I2C_Master_Transmit+0x24c>)
 8008dc2:	9300      	str	r3, [sp, #0]
 8008dc4:	0023      	movs	r3, r4
 8008dc6:	f000 fa9f 	bl	8009308 <I2C_TransferConfig>
 8008dca:	e06f      	b.n	8008eac <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008dd0:	b2da      	uxtb	r2, r3
 8008dd2:	697c      	ldr	r4, [r7, #20]
 8008dd4:	230a      	movs	r3, #10
 8008dd6:	18fb      	adds	r3, r7, r3
 8008dd8:	8819      	ldrh	r1, [r3, #0]
 8008dda:	68f8      	ldr	r0, [r7, #12]
 8008ddc:	4b4a      	ldr	r3, [pc, #296]	@ (8008f08 <HAL_I2C_Master_Transmit+0x24c>)
 8008dde:	9300      	str	r3, [sp, #0]
 8008de0:	0023      	movs	r3, r4
 8008de2:	f000 fa91 	bl	8009308 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8008de6:	e061      	b.n	8008eac <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008de8:	693a      	ldr	r2, [r7, #16]
 8008dea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	0018      	movs	r0, r3
 8008df0:	f000 f908 	bl	8009004 <I2C_WaitOnTXISFlagUntilTimeout>
 8008df4:	1e03      	subs	r3, r0, #0
 8008df6:	d001      	beq.n	8008dfc <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8008df8:	2301      	movs	r3, #1
 8008dfa:	e081      	b.n	8008f00 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e00:	781a      	ldrb	r2, [r3, #0]
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008e08:	68fb      	ldr	r3, [r7, #12]
 8008e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e0c:	1c5a      	adds	r2, r3, #1
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	3b01      	subs	r3, #1
 8008e1a:	b29a      	uxth	r2, r3
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e24:	3b01      	subs	r3, #1
 8008e26:	b29a      	uxth	r2, r3
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e30:	b29b      	uxth	r3, r3
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d03a      	beq.n	8008eac <HAL_I2C_Master_Transmit+0x1f0>
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d136      	bne.n	8008eac <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008e3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e40:	68f8      	ldr	r0, [r7, #12]
 8008e42:	693b      	ldr	r3, [r7, #16]
 8008e44:	9300      	str	r3, [sp, #0]
 8008e46:	0013      	movs	r3, r2
 8008e48:	2200      	movs	r2, #0
 8008e4a:	2180      	movs	r1, #128	@ 0x80
 8008e4c:	f000 f882 	bl	8008f54 <I2C_WaitOnFlagUntilTimeout>
 8008e50:	1e03      	subs	r3, r0, #0
 8008e52:	d001      	beq.n	8008e58 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8008e54:	2301      	movs	r3, #1
 8008e56:	e053      	b.n	8008f00 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e5c:	b29b      	uxth	r3, r3
 8008e5e:	2bff      	cmp	r3, #255	@ 0xff
 8008e60:	d911      	bls.n	8008e86 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	22ff      	movs	r2, #255	@ 0xff
 8008e66:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e6c:	b2da      	uxtb	r2, r3
 8008e6e:	2380      	movs	r3, #128	@ 0x80
 8008e70:	045c      	lsls	r4, r3, #17
 8008e72:	230a      	movs	r3, #10
 8008e74:	18fb      	adds	r3, r7, r3
 8008e76:	8819      	ldrh	r1, [r3, #0]
 8008e78:	68f8      	ldr	r0, [r7, #12]
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	9300      	str	r3, [sp, #0]
 8008e7e:	0023      	movs	r3, r4
 8008e80:	f000 fa42 	bl	8009308 <I2C_TransferConfig>
 8008e84:	e012      	b.n	8008eac <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008e8a:	b29a      	uxth	r2, r3
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008e94:	b2da      	uxtb	r2, r3
 8008e96:	2380      	movs	r3, #128	@ 0x80
 8008e98:	049c      	lsls	r4, r3, #18
 8008e9a:	230a      	movs	r3, #10
 8008e9c:	18fb      	adds	r3, r7, r3
 8008e9e:	8819      	ldrh	r1, [r3, #0]
 8008ea0:	68f8      	ldr	r0, [r7, #12]
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	9300      	str	r3, [sp, #0]
 8008ea6:	0023      	movs	r3, r4
 8008ea8:	f000 fa2e 	bl	8009308 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008eb0:	b29b      	uxth	r3, r3
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d198      	bne.n	8008de8 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008eb6:	693a      	ldr	r2, [r7, #16]
 8008eb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	0018      	movs	r0, r3
 8008ebe:	f000 f8e7 	bl	8009090 <I2C_WaitOnSTOPFlagUntilTimeout>
 8008ec2:	1e03      	subs	r3, r0, #0
 8008ec4:	d001      	beq.n	8008eca <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	e01a      	b.n	8008f00 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	2220      	movs	r2, #32
 8008ed0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	685a      	ldr	r2, [r3, #4]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	490b      	ldr	r1, [pc, #44]	@ (8008f0c <HAL_I2C_Master_Transmit+0x250>)
 8008ede:	400a      	ands	r2, r1
 8008ee0:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	2241      	movs	r2, #65	@ 0x41
 8008ee6:	2120      	movs	r1, #32
 8008ee8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	2242      	movs	r2, #66	@ 0x42
 8008eee:	2100      	movs	r1, #0
 8008ef0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	2240      	movs	r2, #64	@ 0x40
 8008ef6:	2100      	movs	r1, #0
 8008ef8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8008efa:	2300      	movs	r3, #0
 8008efc:	e000      	b.n	8008f00 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8008efe:	2302      	movs	r3, #2
  }
}
 8008f00:	0018      	movs	r0, r3
 8008f02:	46bd      	mov	sp, r7
 8008f04:	b007      	add	sp, #28
 8008f06:	bd90      	pop	{r4, r7, pc}
 8008f08:	80002000 	.word	0x80002000
 8008f0c:	fe00e800 	.word	0xfe00e800

08008f10 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b082      	sub	sp, #8
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	699b      	ldr	r3, [r3, #24]
 8008f1e:	2202      	movs	r2, #2
 8008f20:	4013      	ands	r3, r2
 8008f22:	2b02      	cmp	r3, #2
 8008f24:	d103      	bne.n	8008f2e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	699b      	ldr	r3, [r3, #24]
 8008f34:	2201      	movs	r2, #1
 8008f36:	4013      	ands	r3, r2
 8008f38:	2b01      	cmp	r3, #1
 8008f3a:	d007      	beq.n	8008f4c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	699a      	ldr	r2, [r3, #24]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2101      	movs	r1, #1
 8008f48:	430a      	orrs	r2, r1
 8008f4a:	619a      	str	r2, [r3, #24]
  }
}
 8008f4c:	46c0      	nop			@ (mov r8, r8)
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	b002      	add	sp, #8
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b084      	sub	sp, #16
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	60f8      	str	r0, [r7, #12]
 8008f5c:	60b9      	str	r1, [r7, #8]
 8008f5e:	603b      	str	r3, [r7, #0]
 8008f60:	1dfb      	adds	r3, r7, #7
 8008f62:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008f64:	e03a      	b.n	8008fdc <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008f66:	69ba      	ldr	r2, [r7, #24]
 8008f68:	6839      	ldr	r1, [r7, #0]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	0018      	movs	r0, r3
 8008f6e:	f000 f8d3 	bl	8009118 <I2C_IsErrorOccurred>
 8008f72:	1e03      	subs	r3, r0, #0
 8008f74:	d001      	beq.n	8008f7a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8008f76:	2301      	movs	r3, #1
 8008f78:	e040      	b.n	8008ffc <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	3301      	adds	r3, #1
 8008f7e:	d02d      	beq.n	8008fdc <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f80:	f7ff fb12 	bl	80085a8 <HAL_GetTick>
 8008f84:	0002      	movs	r2, r0
 8008f86:	69bb      	ldr	r3, [r7, #24]
 8008f88:	1ad3      	subs	r3, r2, r3
 8008f8a:	683a      	ldr	r2, [r7, #0]
 8008f8c:	429a      	cmp	r2, r3
 8008f8e:	d302      	bcc.n	8008f96 <I2C_WaitOnFlagUntilTimeout+0x42>
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d122      	bne.n	8008fdc <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	699b      	ldr	r3, [r3, #24]
 8008f9c:	68ba      	ldr	r2, [r7, #8]
 8008f9e:	4013      	ands	r3, r2
 8008fa0:	68ba      	ldr	r2, [r7, #8]
 8008fa2:	1ad3      	subs	r3, r2, r3
 8008fa4:	425a      	negs	r2, r3
 8008fa6:	4153      	adcs	r3, r2
 8008fa8:	b2db      	uxtb	r3, r3
 8008faa:	001a      	movs	r2, r3
 8008fac:	1dfb      	adds	r3, r7, #7
 8008fae:	781b      	ldrb	r3, [r3, #0]
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d113      	bne.n	8008fdc <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008fb8:	2220      	movs	r2, #32
 8008fba:	431a      	orrs	r2, r3
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2241      	movs	r2, #65	@ 0x41
 8008fc4:	2120      	movs	r1, #32
 8008fc6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2242      	movs	r2, #66	@ 0x42
 8008fcc:	2100      	movs	r1, #0
 8008fce:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2240      	movs	r2, #64	@ 0x40
 8008fd4:	2100      	movs	r1, #0
 8008fd6:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8008fd8:	2301      	movs	r3, #1
 8008fda:	e00f      	b.n	8008ffc <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	699b      	ldr	r3, [r3, #24]
 8008fe2:	68ba      	ldr	r2, [r7, #8]
 8008fe4:	4013      	ands	r3, r2
 8008fe6:	68ba      	ldr	r2, [r7, #8]
 8008fe8:	1ad3      	subs	r3, r2, r3
 8008fea:	425a      	negs	r2, r3
 8008fec:	4153      	adcs	r3, r2
 8008fee:	b2db      	uxtb	r3, r3
 8008ff0:	001a      	movs	r2, r3
 8008ff2:	1dfb      	adds	r3, r7, #7
 8008ff4:	781b      	ldrb	r3, [r3, #0]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d0b5      	beq.n	8008f66 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	0018      	movs	r0, r3
 8008ffe:	46bd      	mov	sp, r7
 8009000:	b004      	add	sp, #16
 8009002:	bd80      	pop	{r7, pc}

08009004 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b084      	sub	sp, #16
 8009008:	af00      	add	r7, sp, #0
 800900a:	60f8      	str	r0, [r7, #12]
 800900c:	60b9      	str	r1, [r7, #8]
 800900e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009010:	e032      	b.n	8009078 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8009012:	687a      	ldr	r2, [r7, #4]
 8009014:	68b9      	ldr	r1, [r7, #8]
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	0018      	movs	r0, r3
 800901a:	f000 f87d 	bl	8009118 <I2C_IsErrorOccurred>
 800901e:	1e03      	subs	r3, r0, #0
 8009020:	d001      	beq.n	8009026 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8009022:	2301      	movs	r3, #1
 8009024:	e030      	b.n	8009088 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	3301      	adds	r3, #1
 800902a:	d025      	beq.n	8009078 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800902c:	f7ff fabc 	bl	80085a8 <HAL_GetTick>
 8009030:	0002      	movs	r2, r0
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	1ad3      	subs	r3, r2, r3
 8009036:	68ba      	ldr	r2, [r7, #8]
 8009038:	429a      	cmp	r2, r3
 800903a:	d302      	bcc.n	8009042 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d11a      	bne.n	8009078 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	699b      	ldr	r3, [r3, #24]
 8009048:	2202      	movs	r2, #2
 800904a:	4013      	ands	r3, r2
 800904c:	2b02      	cmp	r3, #2
 800904e:	d013      	beq.n	8009078 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009054:	2220      	movs	r2, #32
 8009056:	431a      	orrs	r2, r3
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	2241      	movs	r2, #65	@ 0x41
 8009060:	2120      	movs	r1, #32
 8009062:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2242      	movs	r2, #66	@ 0x42
 8009068:	2100      	movs	r1, #0
 800906a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2240      	movs	r2, #64	@ 0x40
 8009070:	2100      	movs	r1, #0
 8009072:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8009074:	2301      	movs	r3, #1
 8009076:	e007      	b.n	8009088 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	699b      	ldr	r3, [r3, #24]
 800907e:	2202      	movs	r2, #2
 8009080:	4013      	ands	r3, r2
 8009082:	2b02      	cmp	r3, #2
 8009084:	d1c5      	bne.n	8009012 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8009086:	2300      	movs	r3, #0
}
 8009088:	0018      	movs	r0, r3
 800908a:	46bd      	mov	sp, r7
 800908c:	b004      	add	sp, #16
 800908e:	bd80      	pop	{r7, pc}

08009090 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8009090:	b580      	push	{r7, lr}
 8009092:	b084      	sub	sp, #16
 8009094:	af00      	add	r7, sp, #0
 8009096:	60f8      	str	r0, [r7, #12]
 8009098:	60b9      	str	r1, [r7, #8]
 800909a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800909c:	e02f      	b.n	80090fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800909e:	687a      	ldr	r2, [r7, #4]
 80090a0:	68b9      	ldr	r1, [r7, #8]
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	0018      	movs	r0, r3
 80090a6:	f000 f837 	bl	8009118 <I2C_IsErrorOccurred>
 80090aa:	1e03      	subs	r3, r0, #0
 80090ac:	d001      	beq.n	80090b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	e02d      	b.n	800910e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80090b2:	f7ff fa79 	bl	80085a8 <HAL_GetTick>
 80090b6:	0002      	movs	r2, r0
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	1ad3      	subs	r3, r2, r3
 80090bc:	68ba      	ldr	r2, [r7, #8]
 80090be:	429a      	cmp	r2, r3
 80090c0:	d302      	bcc.n	80090c8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d11a      	bne.n	80090fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	699b      	ldr	r3, [r3, #24]
 80090ce:	2220      	movs	r2, #32
 80090d0:	4013      	ands	r3, r2
 80090d2:	2b20      	cmp	r3, #32
 80090d4:	d013      	beq.n	80090fe <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80090da:	2220      	movs	r2, #32
 80090dc:	431a      	orrs	r2, r3
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2241      	movs	r2, #65	@ 0x41
 80090e6:	2120      	movs	r1, #32
 80090e8:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2242      	movs	r2, #66	@ 0x42
 80090ee:	2100      	movs	r1, #0
 80090f0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2240      	movs	r2, #64	@ 0x40
 80090f6:	2100      	movs	r1, #0
 80090f8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80090fa:	2301      	movs	r3, #1
 80090fc:	e007      	b.n	800910e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	699b      	ldr	r3, [r3, #24]
 8009104:	2220      	movs	r2, #32
 8009106:	4013      	ands	r3, r2
 8009108:	2b20      	cmp	r3, #32
 800910a:	d1c8      	bne.n	800909e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800910c:	2300      	movs	r3, #0
}
 800910e:	0018      	movs	r0, r3
 8009110:	46bd      	mov	sp, r7
 8009112:	b004      	add	sp, #16
 8009114:	bd80      	pop	{r7, pc}
	...

08009118 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009118:	b580      	push	{r7, lr}
 800911a:	b08a      	sub	sp, #40	@ 0x28
 800911c:	af00      	add	r7, sp, #0
 800911e:	60f8      	str	r0, [r7, #12]
 8009120:	60b9      	str	r1, [r7, #8]
 8009122:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009124:	2327      	movs	r3, #39	@ 0x27
 8009126:	18fb      	adds	r3, r7, r3
 8009128:	2200      	movs	r2, #0
 800912a:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	699b      	ldr	r3, [r3, #24]
 8009132:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8009134:	2300      	movs	r3, #0
 8009136:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800913c:	69bb      	ldr	r3, [r7, #24]
 800913e:	2210      	movs	r2, #16
 8009140:	4013      	ands	r3, r2
 8009142:	d100      	bne.n	8009146 <I2C_IsErrorOccurred+0x2e>
 8009144:	e079      	b.n	800923a <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	2210      	movs	r2, #16
 800914c:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800914e:	e057      	b.n	8009200 <I2C_IsErrorOccurred+0xe8>
 8009150:	2227      	movs	r2, #39	@ 0x27
 8009152:	18bb      	adds	r3, r7, r2
 8009154:	18ba      	adds	r2, r7, r2
 8009156:	7812      	ldrb	r2, [r2, #0]
 8009158:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	3301      	adds	r3, #1
 800915e:	d04f      	beq.n	8009200 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009160:	f7ff fa22 	bl	80085a8 <HAL_GetTick>
 8009164:	0002      	movs	r2, r0
 8009166:	69fb      	ldr	r3, [r7, #28]
 8009168:	1ad3      	subs	r3, r2, r3
 800916a:	68ba      	ldr	r2, [r7, #8]
 800916c:	429a      	cmp	r2, r3
 800916e:	d302      	bcc.n	8009176 <I2C_IsErrorOccurred+0x5e>
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	2b00      	cmp	r3, #0
 8009174:	d144      	bne.n	8009200 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	685a      	ldr	r2, [r3, #4]
 800917c:	2380      	movs	r3, #128	@ 0x80
 800917e:	01db      	lsls	r3, r3, #7
 8009180:	4013      	ands	r3, r2
 8009182:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8009184:	2013      	movs	r0, #19
 8009186:	183b      	adds	r3, r7, r0
 8009188:	68fa      	ldr	r2, [r7, #12]
 800918a:	2142      	movs	r1, #66	@ 0x42
 800918c:	5c52      	ldrb	r2, [r2, r1]
 800918e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	699a      	ldr	r2, [r3, #24]
 8009196:	2380      	movs	r3, #128	@ 0x80
 8009198:	021b      	lsls	r3, r3, #8
 800919a:	401a      	ands	r2, r3
 800919c:	2380      	movs	r3, #128	@ 0x80
 800919e:	021b      	lsls	r3, r3, #8
 80091a0:	429a      	cmp	r2, r3
 80091a2:	d126      	bne.n	80091f2 <I2C_IsErrorOccurred+0xda>
 80091a4:	697a      	ldr	r2, [r7, #20]
 80091a6:	2380      	movs	r3, #128	@ 0x80
 80091a8:	01db      	lsls	r3, r3, #7
 80091aa:	429a      	cmp	r2, r3
 80091ac:	d021      	beq.n	80091f2 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80091ae:	183b      	adds	r3, r7, r0
 80091b0:	781b      	ldrb	r3, [r3, #0]
 80091b2:	2b20      	cmp	r3, #32
 80091b4:	d01d      	beq.n	80091f2 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	685a      	ldr	r2, [r3, #4]
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	2180      	movs	r1, #128	@ 0x80
 80091c2:	01c9      	lsls	r1, r1, #7
 80091c4:	430a      	orrs	r2, r1
 80091c6:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80091c8:	f7ff f9ee 	bl	80085a8 <HAL_GetTick>
 80091cc:	0003      	movs	r3, r0
 80091ce:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80091d0:	e00f      	b.n	80091f2 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80091d2:	f7ff f9e9 	bl	80085a8 <HAL_GetTick>
 80091d6:	0002      	movs	r2, r0
 80091d8:	69fb      	ldr	r3, [r7, #28]
 80091da:	1ad3      	subs	r3, r2, r3
 80091dc:	2b19      	cmp	r3, #25
 80091de:	d908      	bls.n	80091f2 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80091e0:	6a3b      	ldr	r3, [r7, #32]
 80091e2:	2220      	movs	r2, #32
 80091e4:	4313      	orrs	r3, r2
 80091e6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80091e8:	2327      	movs	r3, #39	@ 0x27
 80091ea:	18fb      	adds	r3, r7, r3
 80091ec:	2201      	movs	r2, #1
 80091ee:	701a      	strb	r2, [r3, #0]

              break;
 80091f0:	e006      	b.n	8009200 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	699b      	ldr	r3, [r3, #24]
 80091f8:	2220      	movs	r2, #32
 80091fa:	4013      	ands	r3, r2
 80091fc:	2b20      	cmp	r3, #32
 80091fe:	d1e8      	bne.n	80091d2 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	699b      	ldr	r3, [r3, #24]
 8009206:	2220      	movs	r2, #32
 8009208:	4013      	ands	r3, r2
 800920a:	2b20      	cmp	r3, #32
 800920c:	d004      	beq.n	8009218 <I2C_IsErrorOccurred+0x100>
 800920e:	2327      	movs	r3, #39	@ 0x27
 8009210:	18fb      	adds	r3, r7, r3
 8009212:	781b      	ldrb	r3, [r3, #0]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d09b      	beq.n	8009150 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8009218:	2327      	movs	r3, #39	@ 0x27
 800921a:	18fb      	adds	r3, r7, r3
 800921c:	781b      	ldrb	r3, [r3, #0]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d103      	bne.n	800922a <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	2220      	movs	r2, #32
 8009228:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800922a:	6a3b      	ldr	r3, [r7, #32]
 800922c:	2204      	movs	r2, #4
 800922e:	4313      	orrs	r3, r2
 8009230:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8009232:	2327      	movs	r3, #39	@ 0x27
 8009234:	18fb      	adds	r3, r7, r3
 8009236:	2201      	movs	r2, #1
 8009238:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	699b      	ldr	r3, [r3, #24]
 8009240:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8009242:	69ba      	ldr	r2, [r7, #24]
 8009244:	2380      	movs	r3, #128	@ 0x80
 8009246:	005b      	lsls	r3, r3, #1
 8009248:	4013      	ands	r3, r2
 800924a:	d00c      	beq.n	8009266 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800924c:	6a3b      	ldr	r3, [r7, #32]
 800924e:	2201      	movs	r2, #1
 8009250:	4313      	orrs	r3, r2
 8009252:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	2280      	movs	r2, #128	@ 0x80
 800925a:	0052      	lsls	r2, r2, #1
 800925c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800925e:	2327      	movs	r3, #39	@ 0x27
 8009260:	18fb      	adds	r3, r7, r3
 8009262:	2201      	movs	r2, #1
 8009264:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8009266:	69ba      	ldr	r2, [r7, #24]
 8009268:	2380      	movs	r3, #128	@ 0x80
 800926a:	00db      	lsls	r3, r3, #3
 800926c:	4013      	ands	r3, r2
 800926e:	d00c      	beq.n	800928a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8009270:	6a3b      	ldr	r3, [r7, #32]
 8009272:	2208      	movs	r2, #8
 8009274:	4313      	orrs	r3, r2
 8009276:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	2280      	movs	r2, #128	@ 0x80
 800927e:	00d2      	lsls	r2, r2, #3
 8009280:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8009282:	2327      	movs	r3, #39	@ 0x27
 8009284:	18fb      	adds	r3, r7, r3
 8009286:	2201      	movs	r2, #1
 8009288:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800928a:	69ba      	ldr	r2, [r7, #24]
 800928c:	2380      	movs	r3, #128	@ 0x80
 800928e:	009b      	lsls	r3, r3, #2
 8009290:	4013      	ands	r3, r2
 8009292:	d00c      	beq.n	80092ae <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8009294:	6a3b      	ldr	r3, [r7, #32]
 8009296:	2202      	movs	r2, #2
 8009298:	4313      	orrs	r3, r2
 800929a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	2280      	movs	r2, #128	@ 0x80
 80092a2:	0092      	lsls	r2, r2, #2
 80092a4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80092a6:	2327      	movs	r3, #39	@ 0x27
 80092a8:	18fb      	adds	r3, r7, r3
 80092aa:	2201      	movs	r2, #1
 80092ac:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80092ae:	2327      	movs	r3, #39	@ 0x27
 80092b0:	18fb      	adds	r3, r7, r3
 80092b2:	781b      	ldrb	r3, [r3, #0]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d01d      	beq.n	80092f4 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	0018      	movs	r0, r3
 80092bc:	f7ff fe28 	bl	8008f10 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	685a      	ldr	r2, [r3, #4]
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	490e      	ldr	r1, [pc, #56]	@ (8009304 <I2C_IsErrorOccurred+0x1ec>)
 80092cc:	400a      	ands	r2, r1
 80092ce:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80092d4:	6a3b      	ldr	r3, [r7, #32]
 80092d6:	431a      	orrs	r2, r3
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2241      	movs	r2, #65	@ 0x41
 80092e0:	2120      	movs	r1, #32
 80092e2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2242      	movs	r2, #66	@ 0x42
 80092e8:	2100      	movs	r1, #0
 80092ea:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	2240      	movs	r2, #64	@ 0x40
 80092f0:	2100      	movs	r1, #0
 80092f2:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80092f4:	2327      	movs	r3, #39	@ 0x27
 80092f6:	18fb      	adds	r3, r7, r3
 80092f8:	781b      	ldrb	r3, [r3, #0]
}
 80092fa:	0018      	movs	r0, r3
 80092fc:	46bd      	mov	sp, r7
 80092fe:	b00a      	add	sp, #40	@ 0x28
 8009300:	bd80      	pop	{r7, pc}
 8009302:	46c0      	nop			@ (mov r8, r8)
 8009304:	fe00e800 	.word	0xfe00e800

08009308 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8009308:	b590      	push	{r4, r7, lr}
 800930a:	b087      	sub	sp, #28
 800930c:	af00      	add	r7, sp, #0
 800930e:	60f8      	str	r0, [r7, #12]
 8009310:	0008      	movs	r0, r1
 8009312:	0011      	movs	r1, r2
 8009314:	607b      	str	r3, [r7, #4]
 8009316:	240a      	movs	r4, #10
 8009318:	193b      	adds	r3, r7, r4
 800931a:	1c02      	adds	r2, r0, #0
 800931c:	801a      	strh	r2, [r3, #0]
 800931e:	2009      	movs	r0, #9
 8009320:	183b      	adds	r3, r7, r0
 8009322:	1c0a      	adds	r2, r1, #0
 8009324:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009326:	193b      	adds	r3, r7, r4
 8009328:	881b      	ldrh	r3, [r3, #0]
 800932a:	059b      	lsls	r3, r3, #22
 800932c:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800932e:	183b      	adds	r3, r7, r0
 8009330:	781b      	ldrb	r3, [r3, #0]
 8009332:	0419      	lsls	r1, r3, #16
 8009334:	23ff      	movs	r3, #255	@ 0xff
 8009336:	041b      	lsls	r3, r3, #16
 8009338:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800933a:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8009340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009342:	4313      	orrs	r3, r2
 8009344:	005b      	lsls	r3, r3, #1
 8009346:	085b      	lsrs	r3, r3, #1
 8009348:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009352:	0d51      	lsrs	r1, r2, #21
 8009354:	2280      	movs	r2, #128	@ 0x80
 8009356:	00d2      	lsls	r2, r2, #3
 8009358:	400a      	ands	r2, r1
 800935a:	4907      	ldr	r1, [pc, #28]	@ (8009378 <I2C_TransferConfig+0x70>)
 800935c:	430a      	orrs	r2, r1
 800935e:	43d2      	mvns	r2, r2
 8009360:	401a      	ands	r2, r3
 8009362:	0011      	movs	r1, r2
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	697a      	ldr	r2, [r7, #20]
 800936a:	430a      	orrs	r2, r1
 800936c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800936e:	46c0      	nop			@ (mov r8, r8)
 8009370:	46bd      	mov	sp, r7
 8009372:	b007      	add	sp, #28
 8009374:	bd90      	pop	{r4, r7, pc}
 8009376:	46c0      	nop			@ (mov r8, r8)
 8009378:	03ff63ff 	.word	0x03ff63ff

0800937c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b082      	sub	sp, #8
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
 8009384:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2241      	movs	r2, #65	@ 0x41
 800938a:	5c9b      	ldrb	r3, [r3, r2]
 800938c:	b2db      	uxtb	r3, r3
 800938e:	2b20      	cmp	r3, #32
 8009390:	d138      	bne.n	8009404 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2240      	movs	r2, #64	@ 0x40
 8009396:	5c9b      	ldrb	r3, [r3, r2]
 8009398:	2b01      	cmp	r3, #1
 800939a:	d101      	bne.n	80093a0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800939c:	2302      	movs	r3, #2
 800939e:	e032      	b.n	8009406 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2240      	movs	r2, #64	@ 0x40
 80093a4:	2101      	movs	r1, #1
 80093a6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2241      	movs	r2, #65	@ 0x41
 80093ac:	2124      	movs	r1, #36	@ 0x24
 80093ae:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	681a      	ldr	r2, [r3, #0]
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	2101      	movs	r1, #1
 80093bc:	438a      	bics	r2, r1
 80093be:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	4911      	ldr	r1, [pc, #68]	@ (8009410 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80093cc:	400a      	ands	r2, r1
 80093ce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	6819      	ldr	r1, [r3, #0]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	683a      	ldr	r2, [r7, #0]
 80093dc:	430a      	orrs	r2, r1
 80093de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	681a      	ldr	r2, [r3, #0]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	2101      	movs	r1, #1
 80093ec:	430a      	orrs	r2, r1
 80093ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2241      	movs	r2, #65	@ 0x41
 80093f4:	2120      	movs	r1, #32
 80093f6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2240      	movs	r2, #64	@ 0x40
 80093fc:	2100      	movs	r1, #0
 80093fe:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8009400:	2300      	movs	r3, #0
 8009402:	e000      	b.n	8009406 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009404:	2302      	movs	r3, #2
  }
}
 8009406:	0018      	movs	r0, r3
 8009408:	46bd      	mov	sp, r7
 800940a:	b002      	add	sp, #8
 800940c:	bd80      	pop	{r7, pc}
 800940e:	46c0      	nop			@ (mov r8, r8)
 8009410:	ffffefff 	.word	0xffffefff

08009414 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b084      	sub	sp, #16
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
 800941c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2241      	movs	r2, #65	@ 0x41
 8009422:	5c9b      	ldrb	r3, [r3, r2]
 8009424:	b2db      	uxtb	r3, r3
 8009426:	2b20      	cmp	r3, #32
 8009428:	d139      	bne.n	800949e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2240      	movs	r2, #64	@ 0x40
 800942e:	5c9b      	ldrb	r3, [r3, r2]
 8009430:	2b01      	cmp	r3, #1
 8009432:	d101      	bne.n	8009438 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8009434:	2302      	movs	r3, #2
 8009436:	e033      	b.n	80094a0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2240      	movs	r2, #64	@ 0x40
 800943c:	2101      	movs	r1, #1
 800943e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2241      	movs	r2, #65	@ 0x41
 8009444:	2124      	movs	r1, #36	@ 0x24
 8009446:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	681a      	ldr	r2, [r3, #0]
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	2101      	movs	r1, #1
 8009454:	438a      	bics	r2, r1
 8009456:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	4a11      	ldr	r2, [pc, #68]	@ (80094a8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8009464:	4013      	ands	r3, r2
 8009466:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8009468:	683b      	ldr	r3, [r7, #0]
 800946a:	021b      	lsls	r3, r3, #8
 800946c:	68fa      	ldr	r2, [r7, #12]
 800946e:	4313      	orrs	r3, r2
 8009470:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	68fa      	ldr	r2, [r7, #12]
 8009478:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	681a      	ldr	r2, [r3, #0]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	2101      	movs	r1, #1
 8009486:	430a      	orrs	r2, r1
 8009488:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	2241      	movs	r2, #65	@ 0x41
 800948e:	2120      	movs	r1, #32
 8009490:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	2240      	movs	r2, #64	@ 0x40
 8009496:	2100      	movs	r1, #0
 8009498:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800949a:	2300      	movs	r3, #0
 800949c:	e000      	b.n	80094a0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800949e:	2302      	movs	r3, #2
  }
}
 80094a0:	0018      	movs	r0, r3
 80094a2:	46bd      	mov	sp, r7
 80094a4:	b004      	add	sp, #16
 80094a6:	bd80      	pop	{r7, pc}
 80094a8:	fffff0ff 	.word	0xfffff0ff

080094ac <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b084      	sub	sp, #16
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
 80094b4:	000a      	movs	r2, r1
 80094b6:	1cbb      	adds	r3, r7, #2
 80094b8:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 80094ba:	230a      	movs	r3, #10
 80094bc:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 80094be:	e002      	b.n	80094c6 <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	3b01      	subs	r3, #1
 80094c4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d1f9      	bne.n	80094c0 <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 80094cc:	1cbb      	adds	r3, r7, #2
 80094ce:	881b      	ldrh	r3, [r3, #0]
 80094d0:	00db      	lsls	r3, r3, #3
 80094d2:	4a06      	ldr	r2, [pc, #24]	@ (80094ec <PCD_GET_EP_RX_CNT+0x40>)
 80094d4:	4694      	mov	ip, r2
 80094d6:	4463      	add	r3, ip
 80094d8:	685b      	ldr	r3, [r3, #4]
 80094da:	0c1b      	lsrs	r3, r3, #16
 80094dc:	b29b      	uxth	r3, r3
 80094de:	059b      	lsls	r3, r3, #22
 80094e0:	0d9b      	lsrs	r3, r3, #22
 80094e2:	b29b      	uxth	r3, r3
}
 80094e4:	0018      	movs	r0, r3
 80094e6:	46bd      	mov	sp, r7
 80094e8:	b004      	add	sp, #16
 80094ea:	bd80      	pop	{r7, pc}
 80094ec:	40009800 	.word	0x40009800

080094f0 <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b084      	sub	sp, #16
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	6078      	str	r0, [r7, #4]
 80094f8:	000a      	movs	r2, r1
 80094fa:	1cbb      	adds	r3, r7, #2
 80094fc:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 80094fe:	230a      	movs	r3, #10
 8009500:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8009502:	e002      	b.n	800950a <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	3b01      	subs	r3, #1
 8009508:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	2b00      	cmp	r3, #0
 800950e:	d1f9      	bne.n	8009504 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8009510:	1cbb      	adds	r3, r7, #2
 8009512:	881b      	ldrh	r3, [r3, #0]
 8009514:	00db      	lsls	r3, r3, #3
 8009516:	4a06      	ldr	r2, [pc, #24]	@ (8009530 <PCD_GET_EP_DBUF0_CNT+0x40>)
 8009518:	4694      	mov	ip, r2
 800951a:	4463      	add	r3, ip
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	0c1b      	lsrs	r3, r3, #16
 8009520:	b29b      	uxth	r3, r3
 8009522:	059b      	lsls	r3, r3, #22
 8009524:	0d9b      	lsrs	r3, r3, #22
 8009526:	b29b      	uxth	r3, r3
}
 8009528:	0018      	movs	r0, r3
 800952a:	46bd      	mov	sp, r7
 800952c:	b004      	add	sp, #16
 800952e:	bd80      	pop	{r7, pc}
 8009530:	40009800 	.word	0x40009800

08009534 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	000a      	movs	r2, r1
 800953e:	1cbb      	adds	r3, r7, #2
 8009540:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8009542:	230a      	movs	r3, #10
 8009544:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8009546:	e002      	b.n	800954e <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	3b01      	subs	r3, #1
 800954c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d1f9      	bne.n	8009548 <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 8009554:	1cbb      	adds	r3, r7, #2
 8009556:	881b      	ldrh	r3, [r3, #0]
 8009558:	00db      	lsls	r3, r3, #3
 800955a:	4a06      	ldr	r2, [pc, #24]	@ (8009574 <PCD_GET_EP_DBUF1_CNT+0x40>)
 800955c:	4694      	mov	ip, r2
 800955e:	4463      	add	r3, ip
 8009560:	685b      	ldr	r3, [r3, #4]
 8009562:	0c1b      	lsrs	r3, r3, #16
 8009564:	b29b      	uxth	r3, r3
 8009566:	059b      	lsls	r3, r3, #22
 8009568:	0d9b      	lsrs	r3, r3, #22
 800956a:	b29b      	uxth	r3, r3
}
 800956c:	0018      	movs	r0, r3
 800956e:	46bd      	mov	sp, r7
 8009570:	b004      	add	sp, #16
 8009572:	bd80      	pop	{r7, pc}
 8009574:	40009800 	.word	0x40009800

08009578 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8009578:	b590      	push	{r4, r7, lr}
 800957a:	b087      	sub	sp, #28
 800957c:	af02      	add	r7, sp, #8
 800957e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d101      	bne.n	800958a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8009586:	2301      	movs	r3, #1
 8009588:	e0ea      	b.n	8009760 <HAL_PCD_Init+0x1e8>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	4a76      	ldr	r2, [pc, #472]	@ (8009768 <HAL_PCD_Init+0x1f0>)
 800958e:	5c9b      	ldrb	r3, [r3, r2]
 8009590:	b2db      	uxtb	r3, r3
 8009592:	2b00      	cmp	r3, #0
 8009594:	d108      	bne.n	80095a8 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8009596:	687a      	ldr	r2, [r7, #4]
 8009598:	23a5      	movs	r3, #165	@ 0xa5
 800959a:	009b      	lsls	r3, r3, #2
 800959c:	2100      	movs	r1, #0
 800959e:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	0018      	movs	r0, r3
 80095a4:	f7fe ff44 	bl	8008430 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	4a6f      	ldr	r2, [pc, #444]	@ (8009768 <HAL_PCD_Init+0x1f0>)
 80095ac:	2103      	movs	r1, #3
 80095ae:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	0018      	movs	r0, r3
 80095b6:	f004 f847 	bl	800d648 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80095ba:	230f      	movs	r3, #15
 80095bc:	18fb      	adds	r3, r7, r3
 80095be:	2200      	movs	r2, #0
 80095c0:	701a      	strb	r2, [r3, #0]
 80095c2:	e049      	b.n	8009658 <HAL_PCD_Init+0xe0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80095c4:	200f      	movs	r0, #15
 80095c6:	183b      	adds	r3, r7, r0
 80095c8:	781a      	ldrb	r2, [r3, #0]
 80095ca:	6879      	ldr	r1, [r7, #4]
 80095cc:	0013      	movs	r3, r2
 80095ce:	009b      	lsls	r3, r3, #2
 80095d0:	189b      	adds	r3, r3, r2
 80095d2:	00db      	lsls	r3, r3, #3
 80095d4:	18cb      	adds	r3, r1, r3
 80095d6:	3315      	adds	r3, #21
 80095d8:	2201      	movs	r2, #1
 80095da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80095dc:	183b      	adds	r3, r7, r0
 80095de:	781a      	ldrb	r2, [r3, #0]
 80095e0:	6879      	ldr	r1, [r7, #4]
 80095e2:	0013      	movs	r3, r2
 80095e4:	009b      	lsls	r3, r3, #2
 80095e6:	189b      	adds	r3, r3, r2
 80095e8:	00db      	lsls	r3, r3, #3
 80095ea:	18cb      	adds	r3, r1, r3
 80095ec:	3314      	adds	r3, #20
 80095ee:	183a      	adds	r2, r7, r0
 80095f0:	7812      	ldrb	r2, [r2, #0]
 80095f2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80095f4:	183b      	adds	r3, r7, r0
 80095f6:	781a      	ldrb	r2, [r3, #0]
 80095f8:	6879      	ldr	r1, [r7, #4]
 80095fa:	0013      	movs	r3, r2
 80095fc:	009b      	lsls	r3, r3, #2
 80095fe:	189b      	adds	r3, r3, r2
 8009600:	00db      	lsls	r3, r3, #3
 8009602:	18cb      	adds	r3, r1, r3
 8009604:	3317      	adds	r3, #23
 8009606:	2200      	movs	r2, #0
 8009608:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800960a:	183b      	adds	r3, r7, r0
 800960c:	781a      	ldrb	r2, [r3, #0]
 800960e:	6879      	ldr	r1, [r7, #4]
 8009610:	0013      	movs	r3, r2
 8009612:	009b      	lsls	r3, r3, #2
 8009614:	189b      	adds	r3, r3, r2
 8009616:	00db      	lsls	r3, r3, #3
 8009618:	18cb      	adds	r3, r1, r3
 800961a:	3324      	adds	r3, #36	@ 0x24
 800961c:	2200      	movs	r2, #0
 800961e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8009620:	183b      	adds	r3, r7, r0
 8009622:	781a      	ldrb	r2, [r3, #0]
 8009624:	6879      	ldr	r1, [r7, #4]
 8009626:	0013      	movs	r3, r2
 8009628:	009b      	lsls	r3, r3, #2
 800962a:	189b      	adds	r3, r3, r2
 800962c:	00db      	lsls	r3, r3, #3
 800962e:	18cb      	adds	r3, r1, r3
 8009630:	3328      	adds	r3, #40	@ 0x28
 8009632:	2200      	movs	r2, #0
 8009634:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8009636:	183b      	adds	r3, r7, r0
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	6879      	ldr	r1, [r7, #4]
 800963c:	1c5a      	adds	r2, r3, #1
 800963e:	0013      	movs	r3, r2
 8009640:	009b      	lsls	r3, r3, #2
 8009642:	189b      	adds	r3, r3, r2
 8009644:	00db      	lsls	r3, r3, #3
 8009646:	18cb      	adds	r3, r1, r3
 8009648:	3304      	adds	r3, #4
 800964a:	2200      	movs	r2, #0
 800964c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800964e:	183b      	adds	r3, r7, r0
 8009650:	781a      	ldrb	r2, [r3, #0]
 8009652:	183b      	adds	r3, r7, r0
 8009654:	3201      	adds	r2, #1
 8009656:	701a      	strb	r2, [r3, #0]
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	791b      	ldrb	r3, [r3, #4]
 800965c:	210f      	movs	r1, #15
 800965e:	187a      	adds	r2, r7, r1
 8009660:	7812      	ldrb	r2, [r2, #0]
 8009662:	429a      	cmp	r2, r3
 8009664:	d3ae      	bcc.n	80095c4 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009666:	187b      	adds	r3, r7, r1
 8009668:	2200      	movs	r2, #0
 800966a:	701a      	strb	r2, [r3, #0]
 800966c:	e056      	b.n	800971c <HAL_PCD_Init+0x1a4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800966e:	240f      	movs	r4, #15
 8009670:	193b      	adds	r3, r7, r4
 8009672:	781a      	ldrb	r2, [r3, #0]
 8009674:	6878      	ldr	r0, [r7, #4]
 8009676:	2356      	movs	r3, #86	@ 0x56
 8009678:	33ff      	adds	r3, #255	@ 0xff
 800967a:	0019      	movs	r1, r3
 800967c:	0013      	movs	r3, r2
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	189b      	adds	r3, r3, r2
 8009682:	00db      	lsls	r3, r3, #3
 8009684:	18c3      	adds	r3, r0, r3
 8009686:	185b      	adds	r3, r3, r1
 8009688:	2200      	movs	r2, #0
 800968a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800968c:	193b      	adds	r3, r7, r4
 800968e:	781a      	ldrb	r2, [r3, #0]
 8009690:	6878      	ldr	r0, [r7, #4]
 8009692:	23aa      	movs	r3, #170	@ 0xaa
 8009694:	0059      	lsls	r1, r3, #1
 8009696:	0013      	movs	r3, r2
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	189b      	adds	r3, r3, r2
 800969c:	00db      	lsls	r3, r3, #3
 800969e:	18c3      	adds	r3, r0, r3
 80096a0:	185b      	adds	r3, r3, r1
 80096a2:	193a      	adds	r2, r7, r4
 80096a4:	7812      	ldrb	r2, [r2, #0]
 80096a6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80096a8:	193b      	adds	r3, r7, r4
 80096aa:	781a      	ldrb	r2, [r3, #0]
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	2358      	movs	r3, #88	@ 0x58
 80096b0:	33ff      	adds	r3, #255	@ 0xff
 80096b2:	0019      	movs	r1, r3
 80096b4:	0013      	movs	r3, r2
 80096b6:	009b      	lsls	r3, r3, #2
 80096b8:	189b      	adds	r3, r3, r2
 80096ba:	00db      	lsls	r3, r3, #3
 80096bc:	18c3      	adds	r3, r0, r3
 80096be:	185b      	adds	r3, r3, r1
 80096c0:	2200      	movs	r2, #0
 80096c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80096c4:	193b      	adds	r3, r7, r4
 80096c6:	781a      	ldrb	r2, [r3, #0]
 80096c8:	6878      	ldr	r0, [r7, #4]
 80096ca:	23b2      	movs	r3, #178	@ 0xb2
 80096cc:	0059      	lsls	r1, r3, #1
 80096ce:	0013      	movs	r3, r2
 80096d0:	009b      	lsls	r3, r3, #2
 80096d2:	189b      	adds	r3, r3, r2
 80096d4:	00db      	lsls	r3, r3, #3
 80096d6:	18c3      	adds	r3, r0, r3
 80096d8:	185b      	adds	r3, r3, r1
 80096da:	2200      	movs	r2, #0
 80096dc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80096de:	193b      	adds	r3, r7, r4
 80096e0:	781a      	ldrb	r2, [r3, #0]
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	23b4      	movs	r3, #180	@ 0xb4
 80096e6:	0059      	lsls	r1, r3, #1
 80096e8:	0013      	movs	r3, r2
 80096ea:	009b      	lsls	r3, r3, #2
 80096ec:	189b      	adds	r3, r3, r2
 80096ee:	00db      	lsls	r3, r3, #3
 80096f0:	18c3      	adds	r3, r0, r3
 80096f2:	185b      	adds	r3, r3, r1
 80096f4:	2200      	movs	r2, #0
 80096f6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80096f8:	193b      	adds	r3, r7, r4
 80096fa:	781a      	ldrb	r2, [r3, #0]
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	23b6      	movs	r3, #182	@ 0xb6
 8009700:	0059      	lsls	r1, r3, #1
 8009702:	0013      	movs	r3, r2
 8009704:	009b      	lsls	r3, r3, #2
 8009706:	189b      	adds	r3, r3, r2
 8009708:	00db      	lsls	r3, r3, #3
 800970a:	18c3      	adds	r3, r0, r3
 800970c:	185b      	adds	r3, r3, r1
 800970e:	2200      	movs	r2, #0
 8009710:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009712:	193b      	adds	r3, r7, r4
 8009714:	781a      	ldrb	r2, [r3, #0]
 8009716:	193b      	adds	r3, r7, r4
 8009718:	3201      	adds	r2, #1
 800971a:	701a      	strb	r2, [r3, #0]
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	791b      	ldrb	r3, [r3, #4]
 8009720:	220f      	movs	r2, #15
 8009722:	18ba      	adds	r2, r7, r2
 8009724:	7812      	ldrb	r2, [r2, #0]
 8009726:	429a      	cmp	r2, r3
 8009728:	d3a1      	bcc.n	800966e <HAL_PCD_Init+0xf6>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6818      	ldr	r0, [r3, #0]
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	466a      	mov	r2, sp
 8009732:	7c19      	ldrb	r1, [r3, #16]
 8009734:	7011      	strb	r1, [r2, #0]
 8009736:	6859      	ldr	r1, [r3, #4]
 8009738:	689a      	ldr	r2, [r3, #8]
 800973a:	68db      	ldr	r3, [r3, #12]
 800973c:	f003 ffbd 	bl	800d6ba <USB_DevInit>

  hpcd->USB_Address = 0U;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2200      	movs	r2, #0
 8009744:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	4a07      	ldr	r2, [pc, #28]	@ (8009768 <HAL_PCD_Init+0x1f0>)
 800974a:	2101      	movs	r1, #1
 800974c:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	7b1b      	ldrb	r3, [r3, #12]
 8009752:	2b01      	cmp	r3, #1
 8009754:	d103      	bne.n	800975e <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	0018      	movs	r0, r3
 800975a:	f001 fc99 	bl	800b090 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800975e:	2300      	movs	r3, #0
}
 8009760:	0018      	movs	r0, r3
 8009762:	46bd      	mov	sp, r7
 8009764:	b005      	add	sp, #20
 8009766:	bd90      	pop	{r4, r7, pc}
 8009768:	00000295 	.word	0x00000295

0800976c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b082      	sub	sp, #8
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8009774:	687a      	ldr	r2, [r7, #4]
 8009776:	23a5      	movs	r3, #165	@ 0xa5
 8009778:	009b      	lsls	r3, r3, #2
 800977a:	5cd3      	ldrb	r3, [r2, r3]
 800977c:	2b01      	cmp	r3, #1
 800977e:	d101      	bne.n	8009784 <HAL_PCD_Start+0x18>
 8009780:	2302      	movs	r3, #2
 8009782:	e014      	b.n	80097ae <HAL_PCD_Start+0x42>
 8009784:	687a      	ldr	r2, [r7, #4]
 8009786:	23a5      	movs	r3, #165	@ 0xa5
 8009788:	009b      	lsls	r3, r3, #2
 800978a:	2101      	movs	r1, #1
 800978c:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	0018      	movs	r0, r3
 8009794:	f003 ff44 	bl	800d620 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	0018      	movs	r0, r3
 800979e:	f005 fdda 	bl	800f356 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80097a2:	687a      	ldr	r2, [r7, #4]
 80097a4:	23a5      	movs	r3, #165	@ 0xa5
 80097a6:	009b      	lsls	r3, r3, #2
 80097a8:	2100      	movs	r1, #0
 80097aa:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80097ac:	2300      	movs	r3, #0
}
 80097ae:	0018      	movs	r0, r3
 80097b0:	46bd      	mov	sp, r7
 80097b2:	b002      	add	sp, #8
 80097b4:	bd80      	pop	{r7, pc}

080097b6 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 80097b6:	b580      	push	{r7, lr}
 80097b8:	b082      	sub	sp, #8
 80097ba:	af00      	add	r7, sp, #0
 80097bc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80097be:	687a      	ldr	r2, [r7, #4]
 80097c0:	23a5      	movs	r3, #165	@ 0xa5
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	5cd3      	ldrb	r3, [r2, r3]
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d101      	bne.n	80097ce <HAL_PCD_Stop+0x18>
 80097ca:	2302      	movs	r3, #2
 80097cc:	e014      	b.n	80097f8 <HAL_PCD_Stop+0x42>
 80097ce:	687a      	ldr	r2, [r7, #4]
 80097d0:	23a5      	movs	r3, #165	@ 0xa5
 80097d2:	009b      	lsls	r3, r3, #2
 80097d4:	2101      	movs	r1, #1
 80097d6:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_DISABLE(hpcd);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	0018      	movs	r0, r3
 80097de:	f003 ff33 	bl	800d648 <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	0018      	movs	r0, r3
 80097e8:	f005 fdc6 	bl	800f378 <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 80097ec:	687a      	ldr	r2, [r7, #4]
 80097ee:	23a5      	movs	r3, #165	@ 0xa5
 80097f0:	009b      	lsls	r3, r3, #2
 80097f2:	2100      	movs	r1, #0
 80097f4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80097f6:	2300      	movs	r3, #0
}
 80097f8:	0018      	movs	r0, r3
 80097fa:	46bd      	mov	sp, r7
 80097fc:	b002      	add	sp, #8
 80097fe:	bd80      	pop	{r7, pc}

08009800 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b084      	sub	sp, #16
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	0018      	movs	r0, r3
 800980e:	f005 fdc5 	bl	800f39c <USB_ReadInterrupts>
 8009812:	0003      	movs	r3, r0
 8009814:	60fb      	str	r3, [r7, #12]

  /* check if this is an USB pending IT */
  if ((SYSCFG->IT_LINE_SR[8] & (0x1U << 2)) == 0U)
 8009816:	4a7c      	ldr	r2, [pc, #496]	@ (8009a08 <HAL_PCD_IRQHandler+0x208>)
 8009818:	23a0      	movs	r3, #160	@ 0xa0
 800981a:	58d3      	ldr	r3, [r2, r3]
 800981c:	2204      	movs	r2, #4
 800981e:	4013      	ands	r3, r2
 8009820:	d100      	bne.n	8009824 <HAL_PCD_IRQHandler+0x24>
 8009822:	e0ed      	b.n	8009a00 <HAL_PCD_IRQHandler+0x200>
  {
    return;
  }

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8009824:	68fa      	ldr	r2, [r7, #12]
 8009826:	2380      	movs	r3, #128	@ 0x80
 8009828:	021b      	lsls	r3, r3, #8
 800982a:	4013      	ands	r3, r2
 800982c:	d004      	beq.n	8009838 <HAL_PCD_IRQHandler+0x38>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	0018      	movs	r0, r3
 8009832:	f000 fbb9 	bl	8009fa8 <PCD_EP_ISR_Handler>

    return;
 8009836:	e0e4      	b.n	8009a02 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8009838:	68fa      	ldr	r2, [r7, #12]
 800983a:	2380      	movs	r3, #128	@ 0x80
 800983c:	00db      	lsls	r3, r3, #3
 800983e:	4013      	ands	r3, r2
 8009840:	d011      	beq.n	8009866 <HAL_PCD_IRQHandler+0x66>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	496f      	ldr	r1, [pc, #444]	@ (8009a0c <HAL_PCD_IRQHandler+0x20c>)
 800984e:	400a      	ands	r2, r1
 8009850:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	0018      	movs	r0, r3
 8009856:	f011 f96d 	bl	801ab34 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	2100      	movs	r1, #0
 800985e:	0018      	movs	r0, r3
 8009860:	f000 f8fc 	bl	8009a5c <HAL_PCD_SetAddress>

    return;
 8009864:	e0cd      	b.n	8009a02 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8009866:	68fa      	ldr	r2, [r7, #12]
 8009868:	2380      	movs	r3, #128	@ 0x80
 800986a:	01db      	lsls	r3, r3, #7
 800986c:	4013      	ands	r3, r2
 800986e:	d008      	beq.n	8009882 <HAL_PCD_IRQHandler+0x82>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	4965      	ldr	r1, [pc, #404]	@ (8009a10 <HAL_PCD_IRQHandler+0x210>)
 800987c:	400a      	ands	r2, r1
 800987e:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8009880:	e0bf      	b.n	8009a02 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8009882:	68fa      	ldr	r2, [r7, #12]
 8009884:	2380      	movs	r3, #128	@ 0x80
 8009886:	019b      	lsls	r3, r3, #6
 8009888:	4013      	ands	r3, r2
 800988a:	d008      	beq.n	800989e <HAL_PCD_IRQHandler+0x9e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	495f      	ldr	r1, [pc, #380]	@ (8009a14 <HAL_PCD_IRQHandler+0x214>)
 8009898:	400a      	ands	r2, r1
 800989a:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 800989c:	e0b1      	b.n	8009a02 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800989e:	68fa      	ldr	r2, [r7, #12]
 80098a0:	2380      	movs	r3, #128	@ 0x80
 80098a2:	015b      	lsls	r3, r3, #5
 80098a4:	4013      	ands	r3, r2
 80098a6:	d02c      	beq.n	8009902 <HAL_PCD_IRQHandler+0x102>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	2104      	movs	r1, #4
 80098b4:	438a      	bics	r2, r1
 80098b6:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	2108      	movs	r1, #8
 80098c4:	438a      	bics	r2, r1
 80098c6:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80098c8:	687a      	ldr	r2, [r7, #4]
 80098ca:	23b3      	movs	r3, #179	@ 0xb3
 80098cc:	009b      	lsls	r3, r3, #2
 80098ce:	5cd3      	ldrb	r3, [r2, r3]
 80098d0:	2b01      	cmp	r3, #1
 80098d2:	d109      	bne.n	80098e8 <HAL_PCD_IRQHandler+0xe8>
    {
      hpcd->LPM_State = LPM_L0;
 80098d4:	687a      	ldr	r2, [r7, #4]
 80098d6:	23b3      	movs	r3, #179	@ 0xb3
 80098d8:	009b      	lsls	r3, r3, #2
 80098da:	2100      	movs	r1, #0
 80098dc:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2100      	movs	r1, #0
 80098e2:	0018      	movs	r0, r3
 80098e4:	f001 fbf6 	bl	800b0d4 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	0018      	movs	r0, r3
 80098ec:	f000 f8ae 	bl	8009a4c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	4947      	ldr	r1, [pc, #284]	@ (8009a18 <HAL_PCD_IRQHandler+0x218>)
 80098fc:	400a      	ands	r2, r1
 80098fe:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8009900:	e07f      	b.n	8009a02 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8009902:	68fa      	ldr	r2, [r7, #12]
 8009904:	2380      	movs	r3, #128	@ 0x80
 8009906:	011b      	lsls	r3, r3, #4
 8009908:	4013      	ands	r3, r2
 800990a:	d01c      	beq.n	8009946 <HAL_PCD_IRQHandler+0x146>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	2108      	movs	r1, #8
 8009918:	430a      	orrs	r2, r1
 800991a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	493d      	ldr	r1, [pc, #244]	@ (8009a1c <HAL_PCD_IRQHandler+0x21c>)
 8009928:	400a      	ands	r2, r1
 800992a:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	2104      	movs	r1, #4
 8009938:	430a      	orrs	r2, r1
 800993a:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	0018      	movs	r0, r3
 8009940:	f000 f87c 	bl	8009a3c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8009944:	e05d      	b.n	8009a02 <HAL_PCD_IRQHandler+0x202>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	2280      	movs	r2, #128	@ 0x80
 800994a:	4013      	ands	r3, r2
 800994c:	d038      	beq.n	80099c0 <HAL_PCD_IRQHandler+0x1c0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4931      	ldr	r1, [pc, #196]	@ (8009a20 <HAL_PCD_IRQHandler+0x220>)
 800995a:	400a      	ands	r2, r1
 800995c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800995e:	687a      	ldr	r2, [r7, #4]
 8009960:	23b3      	movs	r3, #179	@ 0xb3
 8009962:	009b      	lsls	r3, r3, #2
 8009964:	5cd3      	ldrb	r3, [r2, r3]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d125      	bne.n	80099b6 <HAL_PCD_IRQHandler+0x1b6>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	2104      	movs	r1, #4
 8009976:	430a      	orrs	r2, r1
 8009978:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	2108      	movs	r1, #8
 8009986:	430a      	orrs	r2, r1
 8009988:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800998a:	687a      	ldr	r2, [r7, #4]
 800998c:	23b3      	movs	r3, #179	@ 0xb3
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	2101      	movs	r1, #1
 8009992:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800999a:	089b      	lsrs	r3, r3, #2
 800999c:	223c      	movs	r2, #60	@ 0x3c
 800999e:	4013      	ands	r3, r2
 80099a0:	0019      	movs	r1, r3
 80099a2:	687a      	ldr	r2, [r7, #4]
 80099a4:	23b4      	movs	r3, #180	@ 0xb4
 80099a6:	009b      	lsls	r3, r3, #2
 80099a8:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	2101      	movs	r1, #1
 80099ae:	0018      	movs	r0, r3
 80099b0:	f001 fb90 	bl	800b0d4 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80099b4:	e025      	b.n	8009a02 <HAL_PCD_IRQHandler+0x202>
      HAL_PCD_SuspendCallback(hpcd);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	0018      	movs	r0, r3
 80099ba:	f000 f83f 	bl	8009a3c <HAL_PCD_SuspendCallback>
    return;
 80099be:	e020      	b.n	8009a02 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80099c0:	68fa      	ldr	r2, [r7, #12]
 80099c2:	2380      	movs	r3, #128	@ 0x80
 80099c4:	009b      	lsls	r3, r3, #2
 80099c6:	4013      	ands	r3, r2
 80099c8:	d00c      	beq.n	80099e4 <HAL_PCD_IRQHandler+0x1e4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	4913      	ldr	r1, [pc, #76]	@ (8009a24 <HAL_PCD_IRQHandler+0x224>)
 80099d6:	400a      	ands	r2, r1
 80099d8:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	0018      	movs	r0, r3
 80099de:	f000 f825 	bl	8009a2c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80099e2:	e00e      	b.n	8009a02 <HAL_PCD_IRQHandler+0x202>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80099e4:	68fa      	ldr	r2, [r7, #12]
 80099e6:	2380      	movs	r3, #128	@ 0x80
 80099e8:	005b      	lsls	r3, r3, #1
 80099ea:	4013      	ands	r3, r2
 80099ec:	d009      	beq.n	8009a02 <HAL_PCD_IRQHandler+0x202>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	490b      	ldr	r1, [pc, #44]	@ (8009a28 <HAL_PCD_IRQHandler+0x228>)
 80099fa:	400a      	ands	r2, r1
 80099fc:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 80099fe:	e000      	b.n	8009a02 <HAL_PCD_IRQHandler+0x202>
    return;
 8009a00:	46c0      	nop			@ (mov r8, r8)
  }
}
 8009a02:	46bd      	mov	sp, r7
 8009a04:	b004      	add	sp, #16
 8009a06:	bd80      	pop	{r7, pc}
 8009a08:	40010000 	.word	0x40010000
 8009a0c:	0000fbff 	.word	0x0000fbff
 8009a10:	0000bfff 	.word	0x0000bfff
 8009a14:	0000dfff 	.word	0x0000dfff
 8009a18:	0000efff 	.word	0x0000efff
 8009a1c:	0000f7ff 	.word	0x0000f7ff
 8009a20:	0000ff7f 	.word	0x0000ff7f
 8009a24:	0000fdff 	.word	0x0000fdff
 8009a28:	0000feff 	.word	0x0000feff

08009a2c <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b082      	sub	sp, #8
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8009a34:	46c0      	nop			@ (mov r8, r8)
 8009a36:	46bd      	mov	sp, r7
 8009a38:	b002      	add	sp, #8
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b082      	sub	sp, #8
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8009a44:	46c0      	nop			@ (mov r8, r8)
 8009a46:	46bd      	mov	sp, r7
 8009a48:	b002      	add	sp, #8
 8009a4a:	bd80      	pop	{r7, pc}

08009a4c <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b082      	sub	sp, #8
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8009a54:	46c0      	nop			@ (mov r8, r8)
 8009a56:	46bd      	mov	sp, r7
 8009a58:	b002      	add	sp, #8
 8009a5a:	bd80      	pop	{r7, pc}

08009a5c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b082      	sub	sp, #8
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	000a      	movs	r2, r1
 8009a66:	1cfb      	adds	r3, r7, #3
 8009a68:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8009a6a:	687a      	ldr	r2, [r7, #4]
 8009a6c:	23a5      	movs	r3, #165	@ 0xa5
 8009a6e:	009b      	lsls	r3, r3, #2
 8009a70:	5cd3      	ldrb	r3, [r2, r3]
 8009a72:	2b01      	cmp	r3, #1
 8009a74:	d101      	bne.n	8009a7a <HAL_PCD_SetAddress+0x1e>
 8009a76:	2302      	movs	r3, #2
 8009a78:	e016      	b.n	8009aa8 <HAL_PCD_SetAddress+0x4c>
 8009a7a:	687a      	ldr	r2, [r7, #4]
 8009a7c:	23a5      	movs	r3, #165	@ 0xa5
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	2101      	movs	r1, #1
 8009a82:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	1cfa      	adds	r2, r7, #3
 8009a88:	7812      	ldrb	r2, [r2, #0]
 8009a8a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681a      	ldr	r2, [r3, #0]
 8009a90:	1cfb      	adds	r3, r7, #3
 8009a92:	781b      	ldrb	r3, [r3, #0]
 8009a94:	0019      	movs	r1, r3
 8009a96:	0010      	movs	r0, r2
 8009a98:	f005 fc4a 	bl	800f330 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009a9c:	687a      	ldr	r2, [r7, #4]
 8009a9e:	23a5      	movs	r3, #165	@ 0xa5
 8009aa0:	009b      	lsls	r3, r3, #2
 8009aa2:	2100      	movs	r1, #0
 8009aa4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8009aa6:	2300      	movs	r3, #0
}
 8009aa8:	0018      	movs	r0, r3
 8009aaa:	46bd      	mov	sp, r7
 8009aac:	b002      	add	sp, #8
 8009aae:	bd80      	pop	{r7, pc}

08009ab0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009ab0:	b590      	push	{r4, r7, lr}
 8009ab2:	b085      	sub	sp, #20
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
 8009ab8:	000c      	movs	r4, r1
 8009aba:	0010      	movs	r0, r2
 8009abc:	0019      	movs	r1, r3
 8009abe:	1cfb      	adds	r3, r7, #3
 8009ac0:	1c22      	adds	r2, r4, #0
 8009ac2:	701a      	strb	r2, [r3, #0]
 8009ac4:	003b      	movs	r3, r7
 8009ac6:	1c02      	adds	r2, r0, #0
 8009ac8:	801a      	strh	r2, [r3, #0]
 8009aca:	1cbb      	adds	r3, r7, #2
 8009acc:	1c0a      	adds	r2, r1, #0
 8009ace:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 8009ad0:	230b      	movs	r3, #11
 8009ad2:	18fb      	adds	r3, r7, r3
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009ad8:	1cfb      	adds	r3, r7, #3
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	b25b      	sxtb	r3, r3
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	da10      	bge.n	8009b04 <HAL_PCD_EP_Open+0x54>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009ae2:	1cfb      	adds	r3, r7, #3
 8009ae4:	781b      	ldrb	r3, [r3, #0]
 8009ae6:	2207      	movs	r2, #7
 8009ae8:	401a      	ands	r2, r3
 8009aea:	0013      	movs	r3, r2
 8009aec:	009b      	lsls	r3, r3, #2
 8009aee:	189b      	adds	r3, r3, r2
 8009af0:	00db      	lsls	r3, r3, #3
 8009af2:	3310      	adds	r3, #16
 8009af4:	687a      	ldr	r2, [r7, #4]
 8009af6:	18d3      	adds	r3, r2, r3
 8009af8:	3304      	adds	r3, #4
 8009afa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	2201      	movs	r2, #1
 8009b00:	705a      	strb	r2, [r3, #1]
 8009b02:	e010      	b.n	8009b26 <HAL_PCD_EP_Open+0x76>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009b04:	1cfb      	adds	r3, r7, #3
 8009b06:	781b      	ldrb	r3, [r3, #0]
 8009b08:	2207      	movs	r2, #7
 8009b0a:	401a      	ands	r2, r3
 8009b0c:	0013      	movs	r3, r2
 8009b0e:	009b      	lsls	r3, r3, #2
 8009b10:	189b      	adds	r3, r3, r2
 8009b12:	00db      	lsls	r3, r3, #3
 8009b14:	3351      	adds	r3, #81	@ 0x51
 8009b16:	33ff      	adds	r3, #255	@ 0xff
 8009b18:	687a      	ldr	r2, [r7, #4]
 8009b1a:	18d3      	adds	r3, r2, r3
 8009b1c:	3304      	adds	r3, #4
 8009b1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	2200      	movs	r2, #0
 8009b24:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8009b26:	1cfb      	adds	r3, r7, #3
 8009b28:	781b      	ldrb	r3, [r3, #0]
 8009b2a:	2207      	movs	r2, #7
 8009b2c:	4013      	ands	r3, r2
 8009b2e:	b2da      	uxtb	r2, r3
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8009b34:	003b      	movs	r3, r7
 8009b36:	881a      	ldrh	r2, [r3, #0]
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	1cba      	adds	r2, r7, #2
 8009b40:	7812      	ldrb	r2, [r2, #0]
 8009b42:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009b44:	1cbb      	adds	r3, r7, #2
 8009b46:	781b      	ldrb	r3, [r3, #0]
 8009b48:	2b02      	cmp	r3, #2
 8009b4a:	d102      	bne.n	8009b52 <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009b52:	687a      	ldr	r2, [r7, #4]
 8009b54:	23a5      	movs	r3, #165	@ 0xa5
 8009b56:	009b      	lsls	r3, r3, #2
 8009b58:	5cd3      	ldrb	r3, [r2, r3]
 8009b5a:	2b01      	cmp	r3, #1
 8009b5c:	d101      	bne.n	8009b62 <HAL_PCD_EP_Open+0xb2>
 8009b5e:	2302      	movs	r3, #2
 8009b60:	e013      	b.n	8009b8a <HAL_PCD_EP_Open+0xda>
 8009b62:	687a      	ldr	r2, [r7, #4]
 8009b64:	23a5      	movs	r3, #165	@ 0xa5
 8009b66:	009b      	lsls	r3, r3, #2
 8009b68:	2101      	movs	r1, #1
 8009b6a:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	68fa      	ldr	r2, [r7, #12]
 8009b72:	0011      	movs	r1, r2
 8009b74:	0018      	movs	r0, r3
 8009b76:	f003 fddf 	bl	800d738 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009b7a:	687a      	ldr	r2, [r7, #4]
 8009b7c:	23a5      	movs	r3, #165	@ 0xa5
 8009b7e:	009b      	lsls	r3, r3, #2
 8009b80:	2100      	movs	r1, #0
 8009b82:	54d1      	strb	r1, [r2, r3]

  return ret;
 8009b84:	230b      	movs	r3, #11
 8009b86:	18fb      	adds	r3, r7, r3
 8009b88:	781b      	ldrb	r3, [r3, #0]
}
 8009b8a:	0018      	movs	r0, r3
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	b005      	add	sp, #20
 8009b90:	bd90      	pop	{r4, r7, pc}

08009b92 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009b92:	b580      	push	{r7, lr}
 8009b94:	b084      	sub	sp, #16
 8009b96:	af00      	add	r7, sp, #0
 8009b98:	6078      	str	r0, [r7, #4]
 8009b9a:	000a      	movs	r2, r1
 8009b9c:	1cfb      	adds	r3, r7, #3
 8009b9e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009ba0:	1cfb      	adds	r3, r7, #3
 8009ba2:	781b      	ldrb	r3, [r3, #0]
 8009ba4:	b25b      	sxtb	r3, r3
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	da10      	bge.n	8009bcc <HAL_PCD_EP_Close+0x3a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009baa:	1cfb      	adds	r3, r7, #3
 8009bac:	781b      	ldrb	r3, [r3, #0]
 8009bae:	2207      	movs	r2, #7
 8009bb0:	401a      	ands	r2, r3
 8009bb2:	0013      	movs	r3, r2
 8009bb4:	009b      	lsls	r3, r3, #2
 8009bb6:	189b      	adds	r3, r3, r2
 8009bb8:	00db      	lsls	r3, r3, #3
 8009bba:	3310      	adds	r3, #16
 8009bbc:	687a      	ldr	r2, [r7, #4]
 8009bbe:	18d3      	adds	r3, r2, r3
 8009bc0:	3304      	adds	r3, #4
 8009bc2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	2201      	movs	r2, #1
 8009bc8:	705a      	strb	r2, [r3, #1]
 8009bca:	e010      	b.n	8009bee <HAL_PCD_EP_Close+0x5c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009bcc:	1cfb      	adds	r3, r7, #3
 8009bce:	781b      	ldrb	r3, [r3, #0]
 8009bd0:	2207      	movs	r2, #7
 8009bd2:	401a      	ands	r2, r3
 8009bd4:	0013      	movs	r3, r2
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	189b      	adds	r3, r3, r2
 8009bda:	00db      	lsls	r3, r3, #3
 8009bdc:	3351      	adds	r3, #81	@ 0x51
 8009bde:	33ff      	adds	r3, #255	@ 0xff
 8009be0:	687a      	ldr	r2, [r7, #4]
 8009be2:	18d3      	adds	r3, r2, r3
 8009be4:	3304      	adds	r3, #4
 8009be6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	2200      	movs	r2, #0
 8009bec:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009bee:	1cfb      	adds	r3, r7, #3
 8009bf0:	781b      	ldrb	r3, [r3, #0]
 8009bf2:	2207      	movs	r2, #7
 8009bf4:	4013      	ands	r3, r2
 8009bf6:	b2da      	uxtb	r2, r3
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009bfc:	687a      	ldr	r2, [r7, #4]
 8009bfe:	23a5      	movs	r3, #165	@ 0xa5
 8009c00:	009b      	lsls	r3, r3, #2
 8009c02:	5cd3      	ldrb	r3, [r2, r3]
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d101      	bne.n	8009c0c <HAL_PCD_EP_Close+0x7a>
 8009c08:	2302      	movs	r3, #2
 8009c0a:	e011      	b.n	8009c30 <HAL_PCD_EP_Close+0x9e>
 8009c0c:	687a      	ldr	r2, [r7, #4]
 8009c0e:	23a5      	movs	r3, #165	@ 0xa5
 8009c10:	009b      	lsls	r3, r3, #2
 8009c12:	2101      	movs	r1, #1
 8009c14:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	68fa      	ldr	r2, [r7, #12]
 8009c1c:	0011      	movs	r1, r2
 8009c1e:	0018      	movs	r0, r3
 8009c20:	f004 f8be 	bl	800dda0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009c24:	687a      	ldr	r2, [r7, #4]
 8009c26:	23a5      	movs	r3, #165	@ 0xa5
 8009c28:	009b      	lsls	r3, r3, #2
 8009c2a:	2100      	movs	r1, #0
 8009c2c:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8009c2e:	2300      	movs	r3, #0
}
 8009c30:	0018      	movs	r0, r3
 8009c32:	46bd      	mov	sp, r7
 8009c34:	b004      	add	sp, #16
 8009c36:	bd80      	pop	{r7, pc}

08009c38 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b086      	sub	sp, #24
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	60f8      	str	r0, [r7, #12]
 8009c40:	607a      	str	r2, [r7, #4]
 8009c42:	603b      	str	r3, [r7, #0]
 8009c44:	200b      	movs	r0, #11
 8009c46:	183b      	adds	r3, r7, r0
 8009c48:	1c0a      	adds	r2, r1, #0
 8009c4a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009c4c:	0001      	movs	r1, r0
 8009c4e:	187b      	adds	r3, r7, r1
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	2207      	movs	r2, #7
 8009c54:	401a      	ands	r2, r3
 8009c56:	0013      	movs	r3, r2
 8009c58:	009b      	lsls	r3, r3, #2
 8009c5a:	189b      	adds	r3, r3, r2
 8009c5c:	00db      	lsls	r3, r3, #3
 8009c5e:	3351      	adds	r3, #81	@ 0x51
 8009c60:	33ff      	adds	r3, #255	@ 0xff
 8009c62:	68fa      	ldr	r2, [r7, #12]
 8009c64:	18d3      	adds	r3, r2, r3
 8009c66:	3304      	adds	r3, #4
 8009c68:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	687a      	ldr	r2, [r7, #4]
 8009c6e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009c70:	697b      	ldr	r3, [r7, #20]
 8009c72:	683a      	ldr	r2, [r7, #0]
 8009c74:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	2200      	movs	r2, #0
 8009c80:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009c82:	187b      	adds	r3, r7, r1
 8009c84:	781b      	ldrb	r3, [r3, #0]
 8009c86:	2207      	movs	r2, #7
 8009c88:	4013      	ands	r3, r2
 8009c8a:	b2da      	uxtb	r2, r3
 8009c8c:	697b      	ldr	r3, [r7, #20]
 8009c8e:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	697a      	ldr	r2, [r7, #20]
 8009c96:	0011      	movs	r1, r2
 8009c98:	0018      	movs	r0, r3
 8009c9a:	f004 f9e7 	bl	800e06c <USB_EPStartXfer>

  return HAL_OK;
 8009c9e:	2300      	movs	r3, #0
}
 8009ca0:	0018      	movs	r0, r3
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	b006      	add	sp, #24
 8009ca6:	bd80      	pop	{r7, pc}

08009ca8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b082      	sub	sp, #8
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
 8009cb0:	000a      	movs	r2, r1
 8009cb2:	1cfb      	adds	r3, r7, #3
 8009cb4:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009cb6:	1cfb      	adds	r3, r7, #3
 8009cb8:	781b      	ldrb	r3, [r3, #0]
 8009cba:	2207      	movs	r2, #7
 8009cbc:	401a      	ands	r2, r3
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	23b8      	movs	r3, #184	@ 0xb8
 8009cc2:	0059      	lsls	r1, r3, #1
 8009cc4:	0013      	movs	r3, r2
 8009cc6:	009b      	lsls	r3, r3, #2
 8009cc8:	189b      	adds	r3, r3, r2
 8009cca:	00db      	lsls	r3, r3, #3
 8009ccc:	18c3      	adds	r3, r0, r3
 8009cce:	185b      	adds	r3, r3, r1
 8009cd0:	681b      	ldr	r3, [r3, #0]
}
 8009cd2:	0018      	movs	r0, r3
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	b002      	add	sp, #8
 8009cd8:	bd80      	pop	{r7, pc}

08009cda <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009cda:	b580      	push	{r7, lr}
 8009cdc:	b086      	sub	sp, #24
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	60f8      	str	r0, [r7, #12]
 8009ce2:	607a      	str	r2, [r7, #4]
 8009ce4:	603b      	str	r3, [r7, #0]
 8009ce6:	200b      	movs	r0, #11
 8009ce8:	183b      	adds	r3, r7, r0
 8009cea:	1c0a      	adds	r2, r1, #0
 8009cec:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009cee:	183b      	adds	r3, r7, r0
 8009cf0:	781b      	ldrb	r3, [r3, #0]
 8009cf2:	2207      	movs	r2, #7
 8009cf4:	401a      	ands	r2, r3
 8009cf6:	0013      	movs	r3, r2
 8009cf8:	009b      	lsls	r3, r3, #2
 8009cfa:	189b      	adds	r3, r3, r2
 8009cfc:	00db      	lsls	r3, r3, #3
 8009cfe:	3310      	adds	r3, #16
 8009d00:	68fa      	ldr	r2, [r7, #12]
 8009d02:	18d3      	adds	r3, r2, r3
 8009d04:	3304      	adds	r3, #4
 8009d06:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009d08:	697b      	ldr	r3, [r7, #20]
 8009d0a:	687a      	ldr	r2, [r7, #4]
 8009d0c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8009d0e:	697b      	ldr	r3, [r7, #20]
 8009d10:	683a      	ldr	r2, [r7, #0]
 8009d12:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8009d14:	697b      	ldr	r3, [r7, #20]
 8009d16:	2224      	movs	r2, #36	@ 0x24
 8009d18:	2101      	movs	r1, #1
 8009d1a:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8009d1c:	697b      	ldr	r3, [r7, #20]
 8009d1e:	683a      	ldr	r2, [r7, #0]
 8009d20:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8009d22:	697b      	ldr	r3, [r7, #20]
 8009d24:	2200      	movs	r2, #0
 8009d26:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8009d28:	697b      	ldr	r3, [r7, #20]
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009d2e:	183b      	adds	r3, r7, r0
 8009d30:	781b      	ldrb	r3, [r3, #0]
 8009d32:	2207      	movs	r2, #7
 8009d34:	4013      	ands	r3, r2
 8009d36:	b2da      	uxtb	r2, r3
 8009d38:	697b      	ldr	r3, [r7, #20]
 8009d3a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	697a      	ldr	r2, [r7, #20]
 8009d42:	0011      	movs	r1, r2
 8009d44:	0018      	movs	r0, r3
 8009d46:	f004 f991 	bl	800e06c <USB_EPStartXfer>

  return HAL_OK;
 8009d4a:	2300      	movs	r3, #0
}
 8009d4c:	0018      	movs	r0, r3
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	b006      	add	sp, #24
 8009d52:	bd80      	pop	{r7, pc}

08009d54 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b084      	sub	sp, #16
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
 8009d5c:	000a      	movs	r2, r1
 8009d5e:	1cfb      	adds	r3, r7, #3
 8009d60:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009d62:	1cfb      	adds	r3, r7, #3
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	2207      	movs	r2, #7
 8009d68:	4013      	ands	r3, r2
 8009d6a:	687a      	ldr	r2, [r7, #4]
 8009d6c:	7912      	ldrb	r2, [r2, #4]
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d901      	bls.n	8009d76 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8009d72:	2301      	movs	r3, #1
 8009d74:	e048      	b.n	8009e08 <HAL_PCD_EP_SetStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009d76:	1cfb      	adds	r3, r7, #3
 8009d78:	781b      	ldrb	r3, [r3, #0]
 8009d7a:	b25b      	sxtb	r3, r3
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	da10      	bge.n	8009da2 <HAL_PCD_EP_SetStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009d80:	1cfb      	adds	r3, r7, #3
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	2207      	movs	r2, #7
 8009d86:	401a      	ands	r2, r3
 8009d88:	0013      	movs	r3, r2
 8009d8a:	009b      	lsls	r3, r3, #2
 8009d8c:	189b      	adds	r3, r3, r2
 8009d8e:	00db      	lsls	r3, r3, #3
 8009d90:	3310      	adds	r3, #16
 8009d92:	687a      	ldr	r2, [r7, #4]
 8009d94:	18d3      	adds	r3, r2, r3
 8009d96:	3304      	adds	r3, #4
 8009d98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	2201      	movs	r2, #1
 8009d9e:	705a      	strb	r2, [r3, #1]
 8009da0:	e00e      	b.n	8009dc0 <HAL_PCD_EP_SetStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009da2:	1cfb      	adds	r3, r7, #3
 8009da4:	781a      	ldrb	r2, [r3, #0]
 8009da6:	0013      	movs	r3, r2
 8009da8:	009b      	lsls	r3, r3, #2
 8009daa:	189b      	adds	r3, r3, r2
 8009dac:	00db      	lsls	r3, r3, #3
 8009dae:	3351      	adds	r3, #81	@ 0x51
 8009db0:	33ff      	adds	r3, #255	@ 0xff
 8009db2:	687a      	ldr	r2, [r7, #4]
 8009db4:	18d3      	adds	r3, r2, r3
 8009db6:	3304      	adds	r3, #4
 8009db8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	2201      	movs	r2, #1
 8009dc4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009dc6:	1cfb      	adds	r3, r7, #3
 8009dc8:	781b      	ldrb	r3, [r3, #0]
 8009dca:	2207      	movs	r2, #7
 8009dcc:	4013      	ands	r3, r2
 8009dce:	b2da      	uxtb	r2, r3
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009dd4:	687a      	ldr	r2, [r7, #4]
 8009dd6:	23a5      	movs	r3, #165	@ 0xa5
 8009dd8:	009b      	lsls	r3, r3, #2
 8009dda:	5cd3      	ldrb	r3, [r2, r3]
 8009ddc:	2b01      	cmp	r3, #1
 8009dde:	d101      	bne.n	8009de4 <HAL_PCD_EP_SetStall+0x90>
 8009de0:	2302      	movs	r3, #2
 8009de2:	e011      	b.n	8009e08 <HAL_PCD_EP_SetStall+0xb4>
 8009de4:	687a      	ldr	r2, [r7, #4]
 8009de6:	23a5      	movs	r3, #165	@ 0xa5
 8009de8:	009b      	lsls	r3, r3, #2
 8009dea:	2101      	movs	r1, #1
 8009dec:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	68fa      	ldr	r2, [r7, #12]
 8009df4:	0011      	movs	r1, r2
 8009df6:	0018      	movs	r0, r3
 8009df8:	f005 f94e 	bl	800f098 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8009dfc:	687a      	ldr	r2, [r7, #4]
 8009dfe:	23a5      	movs	r3, #165	@ 0xa5
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	2100      	movs	r1, #0
 8009e04:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8009e06:	2300      	movs	r3, #0
}
 8009e08:	0018      	movs	r0, r3
 8009e0a:	46bd      	mov	sp, r7
 8009e0c:	b004      	add	sp, #16
 8009e0e:	bd80      	pop	{r7, pc}

08009e10 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b084      	sub	sp, #16
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	6078      	str	r0, [r7, #4]
 8009e18:	000a      	movs	r2, r1
 8009e1a:	1cfb      	adds	r3, r7, #3
 8009e1c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009e1e:	1cfb      	adds	r3, r7, #3
 8009e20:	781b      	ldrb	r3, [r3, #0]
 8009e22:	220f      	movs	r2, #15
 8009e24:	4013      	ands	r3, r2
 8009e26:	687a      	ldr	r2, [r7, #4]
 8009e28:	7912      	ldrb	r2, [r2, #4]
 8009e2a:	4293      	cmp	r3, r2
 8009e2c:	d901      	bls.n	8009e32 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	e04a      	b.n	8009ec8 <HAL_PCD_EP_ClrStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009e32:	1cfb      	adds	r3, r7, #3
 8009e34:	781b      	ldrb	r3, [r3, #0]
 8009e36:	b25b      	sxtb	r3, r3
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	da10      	bge.n	8009e5e <HAL_PCD_EP_ClrStall+0x4e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009e3c:	1cfb      	adds	r3, r7, #3
 8009e3e:	781b      	ldrb	r3, [r3, #0]
 8009e40:	2207      	movs	r2, #7
 8009e42:	401a      	ands	r2, r3
 8009e44:	0013      	movs	r3, r2
 8009e46:	009b      	lsls	r3, r3, #2
 8009e48:	189b      	adds	r3, r3, r2
 8009e4a:	00db      	lsls	r3, r3, #3
 8009e4c:	3310      	adds	r3, #16
 8009e4e:	687a      	ldr	r2, [r7, #4]
 8009e50:	18d3      	adds	r3, r2, r3
 8009e52:	3304      	adds	r3, #4
 8009e54:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	2201      	movs	r2, #1
 8009e5a:	705a      	strb	r2, [r3, #1]
 8009e5c:	e010      	b.n	8009e80 <HAL_PCD_EP_ClrStall+0x70>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009e5e:	1cfb      	adds	r3, r7, #3
 8009e60:	781b      	ldrb	r3, [r3, #0]
 8009e62:	2207      	movs	r2, #7
 8009e64:	401a      	ands	r2, r3
 8009e66:	0013      	movs	r3, r2
 8009e68:	009b      	lsls	r3, r3, #2
 8009e6a:	189b      	adds	r3, r3, r2
 8009e6c:	00db      	lsls	r3, r3, #3
 8009e6e:	3351      	adds	r3, #81	@ 0x51
 8009e70:	33ff      	adds	r3, #255	@ 0xff
 8009e72:	687a      	ldr	r2, [r7, #4]
 8009e74:	18d3      	adds	r3, r2, r3
 8009e76:	3304      	adds	r3, #4
 8009e78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	2200      	movs	r2, #0
 8009e84:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009e86:	1cfb      	adds	r3, r7, #3
 8009e88:	781b      	ldrb	r3, [r3, #0]
 8009e8a:	2207      	movs	r2, #7
 8009e8c:	4013      	ands	r3, r2
 8009e8e:	b2da      	uxtb	r2, r3
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009e94:	687a      	ldr	r2, [r7, #4]
 8009e96:	23a5      	movs	r3, #165	@ 0xa5
 8009e98:	009b      	lsls	r3, r3, #2
 8009e9a:	5cd3      	ldrb	r3, [r2, r3]
 8009e9c:	2b01      	cmp	r3, #1
 8009e9e:	d101      	bne.n	8009ea4 <HAL_PCD_EP_ClrStall+0x94>
 8009ea0:	2302      	movs	r3, #2
 8009ea2:	e011      	b.n	8009ec8 <HAL_PCD_EP_ClrStall+0xb8>
 8009ea4:	687a      	ldr	r2, [r7, #4]
 8009ea6:	23a5      	movs	r3, #165	@ 0xa5
 8009ea8:	009b      	lsls	r3, r3, #2
 8009eaa:	2101      	movs	r1, #1
 8009eac:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	68fa      	ldr	r2, [r7, #12]
 8009eb4:	0011      	movs	r1, r2
 8009eb6:	0018      	movs	r0, r3
 8009eb8:	f005 f930 	bl	800f11c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009ebc:	687a      	ldr	r2, [r7, #4]
 8009ebe:	23a5      	movs	r3, #165	@ 0xa5
 8009ec0:	009b      	lsls	r3, r3, #2
 8009ec2:	2100      	movs	r1, #0
 8009ec4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8009ec6:	2300      	movs	r3, #0
}
 8009ec8:	0018      	movs	r0, r3
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	b004      	add	sp, #16
 8009ece:	bd80      	pop	{r7, pc}

08009ed0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009ed0:	b5b0      	push	{r4, r5, r7, lr}
 8009ed2:	b084      	sub	sp, #16
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
 8009ed8:	000a      	movs	r2, r1
 8009eda:	1cfb      	adds	r3, r7, #3
 8009edc:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8009ede:	1cfb      	adds	r3, r7, #3
 8009ee0:	781b      	ldrb	r3, [r3, #0]
 8009ee2:	b25b      	sxtb	r3, r3
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	da0d      	bge.n	8009f04 <HAL_PCD_EP_Abort+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009ee8:	1cfb      	adds	r3, r7, #3
 8009eea:	781b      	ldrb	r3, [r3, #0]
 8009eec:	2207      	movs	r2, #7
 8009eee:	401a      	ands	r2, r3
 8009ef0:	0013      	movs	r3, r2
 8009ef2:	009b      	lsls	r3, r3, #2
 8009ef4:	189b      	adds	r3, r3, r2
 8009ef6:	00db      	lsls	r3, r3, #3
 8009ef8:	3310      	adds	r3, #16
 8009efa:	687a      	ldr	r2, [r7, #4]
 8009efc:	18d3      	adds	r3, r2, r3
 8009efe:	3304      	adds	r3, #4
 8009f00:	60fb      	str	r3, [r7, #12]
 8009f02:	e00d      	b.n	8009f20 <HAL_PCD_EP_Abort+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009f04:	1cfb      	adds	r3, r7, #3
 8009f06:	781b      	ldrb	r3, [r3, #0]
 8009f08:	2207      	movs	r2, #7
 8009f0a:	401a      	ands	r2, r3
 8009f0c:	0013      	movs	r3, r2
 8009f0e:	009b      	lsls	r3, r3, #2
 8009f10:	189b      	adds	r3, r3, r2
 8009f12:	00db      	lsls	r3, r3, #3
 8009f14:	3351      	adds	r3, #81	@ 0x51
 8009f16:	33ff      	adds	r3, #255	@ 0xff
 8009f18:	687a      	ldr	r2, [r7, #4]
 8009f1a:	18d3      	adds	r3, r2, r3
 8009f1c:	3304      	adds	r3, #4
 8009f1e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	250b      	movs	r5, #11
 8009f26:	197c      	adds	r4, r7, r5
 8009f28:	68fa      	ldr	r2, [r7, #12]
 8009f2a:	0011      	movs	r1, r2
 8009f2c:	0018      	movs	r0, r3
 8009f2e:	f005 f987 	bl	800f240 <USB_EPStopXfer>
 8009f32:	0003      	movs	r3, r0
 8009f34:	7023      	strb	r3, [r4, #0]

  return ret;
 8009f36:	197b      	adds	r3, r7, r5
 8009f38:	781b      	ldrb	r3, [r3, #0]
}
 8009f3a:	0018      	movs	r0, r3
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	b004      	add	sp, #16
 8009f40:	bdb0      	pop	{r4, r5, r7, pc}

08009f42 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009f42:	b580      	push	{r7, lr}
 8009f44:	b082      	sub	sp, #8
 8009f46:	af00      	add	r7, sp, #0
 8009f48:	6078      	str	r0, [r7, #4]
 8009f4a:	000a      	movs	r2, r1
 8009f4c:	1cfb      	adds	r3, r7, #3
 8009f4e:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	23a5      	movs	r3, #165	@ 0xa5
 8009f54:	009b      	lsls	r3, r3, #2
 8009f56:	5cd3      	ldrb	r3, [r2, r3]
 8009f58:	2b01      	cmp	r3, #1
 8009f5a:	d101      	bne.n	8009f60 <HAL_PCD_EP_Flush+0x1e>
 8009f5c:	2302      	movs	r3, #2
 8009f5e:	e01f      	b.n	8009fa0 <HAL_PCD_EP_Flush+0x5e>
 8009f60:	687a      	ldr	r2, [r7, #4]
 8009f62:	23a5      	movs	r3, #165	@ 0xa5
 8009f64:	009b      	lsls	r3, r3, #2
 8009f66:	2101      	movs	r1, #1
 8009f68:	54d1      	strb	r1, [r2, r3]

  if ((ep_addr & 0x80U) == 0x80U)
 8009f6a:	1cfb      	adds	r3, r7, #3
 8009f6c:	781b      	ldrb	r3, [r3, #0]
 8009f6e:	b25b      	sxtb	r3, r3
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	da0a      	bge.n	8009f8a <HAL_PCD_EP_Flush+0x48>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681a      	ldr	r2, [r3, #0]
 8009f78:	1cfb      	adds	r3, r7, #3
 8009f7a:	781b      	ldrb	r3, [r3, #0]
 8009f7c:	2107      	movs	r1, #7
 8009f7e:	400b      	ands	r3, r1
 8009f80:	0019      	movs	r1, r3
 8009f82:	0010      	movs	r0, r2
 8009f84:	f003 fbc4 	bl	800d710 <USB_FlushTxFifo>
 8009f88:	e004      	b.n	8009f94 <HAL_PCD_EP_Flush+0x52>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	0018      	movs	r0, r3
 8009f90:	f003 fbc8 	bl	800d724 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8009f94:	687a      	ldr	r2, [r7, #4]
 8009f96:	23a5      	movs	r3, #165	@ 0xa5
 8009f98:	009b      	lsls	r3, r3, #2
 8009f9a:	2100      	movs	r1, #0
 8009f9c:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8009f9e:	2300      	movs	r3, #0
}
 8009fa0:	0018      	movs	r0, r3
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	b002      	add	sp, #8
 8009fa6:	bd80      	pop	{r7, pc}

08009fa8 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8009fa8:	b5b0      	push	{r4, r5, r7, lr}
 8009faa:	b08e      	sub	sp, #56	@ 0x38
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8009fb0:	e355      	b.n	800a65e <PCD_EP_ISR_Handler+0x6b6>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009fb8:	2022      	movs	r0, #34	@ 0x22
 8009fba:	183b      	adds	r3, r7, r0
 8009fbc:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 8009fbe:	183b      	adds	r3, r7, r0
 8009fc0:	881b      	ldrh	r3, [r3, #0]
 8009fc2:	b2da      	uxtb	r2, r3
 8009fc4:	2421      	movs	r4, #33	@ 0x21
 8009fc6:	193b      	adds	r3, r7, r4
 8009fc8:	210f      	movs	r1, #15
 8009fca:	400a      	ands	r2, r1
 8009fcc:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8009fce:	193b      	adds	r3, r7, r4
 8009fd0:	781b      	ldrb	r3, [r3, #0]
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d000      	beq.n	8009fd8 <PCD_EP_ISR_Handler+0x30>
 8009fd6:	e12b      	b.n	800a230 <PCD_EP_ISR_Handler+0x288>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8009fd8:	183b      	adds	r3, r7, r0
 8009fda:	881b      	ldrh	r3, [r3, #0]
 8009fdc:	2210      	movs	r2, #16
 8009fde:	4013      	ands	r3, r2
 8009fe0:	d140      	bne.n	800a064 <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	4ac5      	ldr	r2, [pc, #788]	@ (800a300 <PCD_EP_ISR_Handler+0x358>)
 8009fea:	4013      	ands	r3, r2
 8009fec:	60bb      	str	r3, [r7, #8]
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	68ba      	ldr	r2, [r7, #8]
 8009ff4:	2180      	movs	r1, #128	@ 0x80
 8009ff6:	0209      	lsls	r1, r1, #8
 8009ff8:	430a      	orrs	r2, r1
 8009ffa:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	3314      	adds	r3, #20
 800a000:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a004:	781b      	ldrb	r3, [r3, #0]
 800a006:	00db      	lsls	r3, r3, #3
 800a008:	4abe      	ldr	r2, [pc, #760]	@ (800a304 <PCD_EP_ISR_Handler+0x35c>)
 800a00a:	4694      	mov	ip, r2
 800a00c:	4463      	add	r3, ip
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	0c1b      	lsrs	r3, r3, #16
 800a012:	059b      	lsls	r3, r3, #22
 800a014:	0d9a      	lsrs	r2, r3, #22
 800a016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a018:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800a01a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a01c:	695a      	ldr	r2, [r3, #20]
 800a01e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a020:	69db      	ldr	r3, [r3, #28]
 800a022:	18d2      	adds	r2, r2, r3
 800a024:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a026:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2100      	movs	r1, #0
 800a02c:	0018      	movs	r0, r3
 800a02e:	f010 fc61 	bl	801a8f4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	7c5b      	ldrb	r3, [r3, #17]
 800a036:	b2db      	uxtb	r3, r3
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d100      	bne.n	800a03e <PCD_EP_ISR_Handler+0x96>
 800a03c:	e30f      	b.n	800a65e <PCD_EP_ISR_Handler+0x6b6>
 800a03e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a040:	699b      	ldr	r3, [r3, #24]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d000      	beq.n	800a048 <PCD_EP_ISR_Handler+0xa0>
 800a046:	e30a      	b.n	800a65e <PCD_EP_ISR_Handler+0x6b6>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	7c5b      	ldrb	r3, [r3, #17]
 800a04c:	b2db      	uxtb	r3, r3
 800a04e:	2280      	movs	r2, #128	@ 0x80
 800a050:	4252      	negs	r2, r2
 800a052:	4313      	orrs	r3, r2
 800a054:	b2da      	uxtb	r2, r3
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	2200      	movs	r2, #0
 800a060:	745a      	strb	r2, [r3, #17]
 800a062:	e2fc      	b.n	800a65e <PCD_EP_ISR_Handler+0x6b6>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	3355      	adds	r3, #85	@ 0x55
 800a068:	33ff      	adds	r3, #255	@ 0xff
 800a06a:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	681a      	ldr	r2, [r3, #0]
 800a072:	2132      	movs	r1, #50	@ 0x32
 800a074:	187b      	adds	r3, r7, r1
 800a076:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800a078:	187b      	adds	r3, r7, r1
 800a07a:	881a      	ldrh	r2, [r3, #0]
 800a07c:	2380      	movs	r3, #128	@ 0x80
 800a07e:	011b      	lsls	r3, r3, #4
 800a080:	4013      	ands	r3, r2
 800a082:	d029      	beq.n	800a0d8 <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	681a      	ldr	r2, [r3, #0]
 800a088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a08a:	781b      	ldrb	r3, [r3, #0]
 800a08c:	0019      	movs	r1, r3
 800a08e:	0010      	movs	r0, r2
 800a090:	f7ff fa0c 	bl	80094ac <PCD_GET_EP_RX_CNT>
 800a094:	0003      	movs	r3, r0
 800a096:	001a      	movs	r2, r3
 800a098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a09a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6818      	ldr	r0, [r3, #0]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	22a7      	movs	r2, #167	@ 0xa7
 800a0a4:	0092      	lsls	r2, r2, #2
 800a0a6:	1899      	adds	r1, r3, r2
 800a0a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0aa:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800a0ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0ae:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800a0b0:	b29b      	uxth	r3, r3
 800a0b2:	f005 f9f5 	bl	800f4a0 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	4a92      	ldr	r2, [pc, #584]	@ (800a308 <PCD_EP_ISR_Handler+0x360>)
 800a0be:	4013      	ands	r3, r2
 800a0c0:	60fb      	str	r3, [r7, #12]
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	68fa      	ldr	r2, [r7, #12]
 800a0c8:	2180      	movs	r1, #128	@ 0x80
 800a0ca:	430a      	orrs	r2, r1
 800a0cc:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	0018      	movs	r0, r3
 800a0d2:	f010 fb8b 	bl	801a7ec <HAL_PCD_SetupStageCallback>
 800a0d6:	e2c2      	b.n	800a65e <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 800a0d8:	2332      	movs	r3, #50	@ 0x32
 800a0da:	18fb      	adds	r3, r7, r3
 800a0dc:	2200      	movs	r2, #0
 800a0de:	5e9b      	ldrsh	r3, [r3, r2]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	db00      	blt.n	800a0e6 <PCD_EP_ISR_Handler+0x13e>
 800a0e4:	e2bb      	b.n	800a65e <PCD_EP_ISR_Handler+0x6b6>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	4a86      	ldr	r2, [pc, #536]	@ (800a308 <PCD_EP_ISR_Handler+0x360>)
 800a0ee:	4013      	ands	r3, r2
 800a0f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a0f8:	2180      	movs	r1, #128	@ 0x80
 800a0fa:	430a      	orrs	r2, r1
 800a0fc:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681a      	ldr	r2, [r3, #0]
 800a102:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a104:	781b      	ldrb	r3, [r3, #0]
 800a106:	0019      	movs	r1, r3
 800a108:	0010      	movs	r0, r2
 800a10a:	f7ff f9cf 	bl	80094ac <PCD_GET_EP_RX_CNT>
 800a10e:	0003      	movs	r3, r0
 800a110:	001a      	movs	r2, r3
 800a112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a114:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800a116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a118:	69db      	ldr	r3, [r3, #28]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d01a      	beq.n	800a154 <PCD_EP_ISR_Handler+0x1ac>
 800a11e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a120:	695b      	ldr	r3, [r3, #20]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d016      	beq.n	800a154 <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	6818      	ldr	r0, [r3, #0]
 800a12a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a12c:	6959      	ldr	r1, [r3, #20]
 800a12e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a130:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800a132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a134:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800a136:	b29b      	uxth	r3, r3
 800a138:	f005 f9b2 	bl	800f4a0 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800a13c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a13e:	695a      	ldr	r2, [r3, #20]
 800a140:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a142:	69db      	ldr	r3, [r3, #28]
 800a144:	18d2      	adds	r2, r2, r3
 800a146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a148:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2100      	movs	r1, #0
 800a14e:	0018      	movs	r0, r3
 800a150:	f010 fc66 	bl	801aa20 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	681a      	ldr	r2, [r3, #0]
 800a15a:	2132      	movs	r1, #50	@ 0x32
 800a15c:	187b      	adds	r3, r7, r1
 800a15e:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800a160:	187b      	adds	r3, r7, r1
 800a162:	881a      	ldrh	r2, [r3, #0]
 800a164:	2380      	movs	r3, #128	@ 0x80
 800a166:	011b      	lsls	r3, r3, #4
 800a168:	4013      	ands	r3, r2
 800a16a:	d000      	beq.n	800a16e <PCD_EP_ISR_Handler+0x1c6>
 800a16c:	e277      	b.n	800a65e <PCD_EP_ISR_Handler+0x6b6>
 800a16e:	187b      	adds	r3, r7, r1
 800a170:	881a      	ldrh	r2, [r3, #0]
 800a172:	23c0      	movs	r3, #192	@ 0xc0
 800a174:	019b      	lsls	r3, r3, #6
 800a176:	401a      	ands	r2, r3
 800a178:	23c0      	movs	r3, #192	@ 0xc0
 800a17a:	019b      	lsls	r3, r3, #6
 800a17c:	429a      	cmp	r2, r3
 800a17e:	d100      	bne.n	800a182 <PCD_EP_ISR_Handler+0x1da>
 800a180:	e26d      	b.n	800a65e <PCD_EP_ISR_Handler+0x6b6>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800a182:	4b60      	ldr	r3, [pc, #384]	@ (800a304 <PCD_EP_ISR_Handler+0x35c>)
 800a184:	685a      	ldr	r2, [r3, #4]
 800a186:	4b5f      	ldr	r3, [pc, #380]	@ (800a304 <PCD_EP_ISR_Handler+0x35c>)
 800a188:	0192      	lsls	r2, r2, #6
 800a18a:	0992      	lsrs	r2, r2, #6
 800a18c:	605a      	str	r2, [r3, #4]
 800a18e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a190:	691b      	ldr	r3, [r3, #16]
 800a192:	2b3e      	cmp	r3, #62	@ 0x3e
 800a194:	d916      	bls.n	800a1c4 <PCD_EP_ISR_Handler+0x21c>
 800a196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a198:	691b      	ldr	r3, [r3, #16]
 800a19a:	095b      	lsrs	r3, r3, #5
 800a19c:	617b      	str	r3, [r7, #20]
 800a19e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1a0:	691b      	ldr	r3, [r3, #16]
 800a1a2:	221f      	movs	r2, #31
 800a1a4:	4013      	ands	r3, r2
 800a1a6:	d102      	bne.n	800a1ae <PCD_EP_ISR_Handler+0x206>
 800a1a8:	697b      	ldr	r3, [r7, #20]
 800a1aa:	3b01      	subs	r3, #1
 800a1ac:	617b      	str	r3, [r7, #20]
 800a1ae:	4b55      	ldr	r3, [pc, #340]	@ (800a304 <PCD_EP_ISR_Handler+0x35c>)
 800a1b0:	685a      	ldr	r2, [r3, #4]
 800a1b2:	697b      	ldr	r3, [r7, #20]
 800a1b4:	069b      	lsls	r3, r3, #26
 800a1b6:	431a      	orrs	r2, r3
 800a1b8:	4b52      	ldr	r3, [pc, #328]	@ (800a304 <PCD_EP_ISR_Handler+0x35c>)
 800a1ba:	2180      	movs	r1, #128	@ 0x80
 800a1bc:	0609      	lsls	r1, r1, #24
 800a1be:	430a      	orrs	r2, r1
 800a1c0:	605a      	str	r2, [r3, #4]
 800a1c2:	e01e      	b.n	800a202 <PCD_EP_ISR_Handler+0x25a>
 800a1c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1c6:	691b      	ldr	r3, [r3, #16]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d107      	bne.n	800a1dc <PCD_EP_ISR_Handler+0x234>
 800a1cc:	4b4d      	ldr	r3, [pc, #308]	@ (800a304 <PCD_EP_ISR_Handler+0x35c>)
 800a1ce:	685a      	ldr	r2, [r3, #4]
 800a1d0:	4b4c      	ldr	r3, [pc, #304]	@ (800a304 <PCD_EP_ISR_Handler+0x35c>)
 800a1d2:	2180      	movs	r1, #128	@ 0x80
 800a1d4:	0609      	lsls	r1, r1, #24
 800a1d6:	430a      	orrs	r2, r1
 800a1d8:	605a      	str	r2, [r3, #4]
 800a1da:	e012      	b.n	800a202 <PCD_EP_ISR_Handler+0x25a>
 800a1dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1de:	691b      	ldr	r3, [r3, #16]
 800a1e0:	085b      	lsrs	r3, r3, #1
 800a1e2:	617b      	str	r3, [r7, #20]
 800a1e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1e6:	691b      	ldr	r3, [r3, #16]
 800a1e8:	2201      	movs	r2, #1
 800a1ea:	4013      	ands	r3, r2
 800a1ec:	d002      	beq.n	800a1f4 <PCD_EP_ISR_Handler+0x24c>
 800a1ee:	697b      	ldr	r3, [r7, #20]
 800a1f0:	3301      	adds	r3, #1
 800a1f2:	617b      	str	r3, [r7, #20]
 800a1f4:	4b43      	ldr	r3, [pc, #268]	@ (800a304 <PCD_EP_ISR_Handler+0x35c>)
 800a1f6:	6859      	ldr	r1, [r3, #4]
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	069a      	lsls	r2, r3, #26
 800a1fc:	4b41      	ldr	r3, [pc, #260]	@ (800a304 <PCD_EP_ISR_Handler+0x35c>)
 800a1fe:	430a      	orrs	r2, r1
 800a200:	605a      	str	r2, [r3, #4]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	4a40      	ldr	r2, [pc, #256]	@ (800a30c <PCD_EP_ISR_Handler+0x364>)
 800a20a:	4013      	ands	r3, r2
 800a20c:	613b      	str	r3, [r7, #16]
 800a20e:	693b      	ldr	r3, [r7, #16]
 800a210:	2280      	movs	r2, #128	@ 0x80
 800a212:	0152      	lsls	r2, r2, #5
 800a214:	4053      	eors	r3, r2
 800a216:	613b      	str	r3, [r7, #16]
 800a218:	693b      	ldr	r3, [r7, #16]
 800a21a:	2280      	movs	r2, #128	@ 0x80
 800a21c:	0192      	lsls	r2, r2, #6
 800a21e:	4053      	eors	r3, r2
 800a220:	613b      	str	r3, [r7, #16]
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	693a      	ldr	r2, [r7, #16]
 800a228:	4939      	ldr	r1, [pc, #228]	@ (800a310 <PCD_EP_ISR_Handler+0x368>)
 800a22a:	430a      	orrs	r2, r1
 800a22c:	601a      	str	r2, [r3, #0]
 800a22e:	e216      	b.n	800a65e <PCD_EP_ISR_Handler+0x6b6>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	001a      	movs	r2, r3
 800a236:	2121      	movs	r1, #33	@ 0x21
 800a238:	187b      	adds	r3, r7, r1
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	009b      	lsls	r3, r3, #2
 800a23e:	18d3      	adds	r3, r2, r3
 800a240:	681a      	ldr	r2, [r3, #0]
 800a242:	2032      	movs	r0, #50	@ 0x32
 800a244:	183b      	adds	r3, r7, r0
 800a246:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 800a248:	183b      	adds	r3, r7, r0
 800a24a:	2200      	movs	r2, #0
 800a24c:	5e9b      	ldrsh	r3, [r3, r2]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	db00      	blt.n	800a254 <PCD_EP_ISR_Handler+0x2ac>
 800a252:	e0e0      	b.n	800a416 <PCD_EP_ISR_Handler+0x46e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	001a      	movs	r2, r3
 800a25a:	187b      	adds	r3, r7, r1
 800a25c:	781b      	ldrb	r3, [r3, #0]
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	18d3      	adds	r3, r2, r3
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a28      	ldr	r2, [pc, #160]	@ (800a308 <PCD_EP_ISR_Handler+0x360>)
 800a266:	4013      	ands	r3, r2
 800a268:	61fb      	str	r3, [r7, #28]
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	001a      	movs	r2, r3
 800a270:	0008      	movs	r0, r1
 800a272:	187b      	adds	r3, r7, r1
 800a274:	781b      	ldrb	r3, [r3, #0]
 800a276:	009b      	lsls	r3, r3, #2
 800a278:	18d3      	adds	r3, r2, r3
 800a27a:	69fa      	ldr	r2, [r7, #28]
 800a27c:	2180      	movs	r1, #128	@ 0x80
 800a27e:	430a      	orrs	r2, r1
 800a280:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800a282:	183b      	adds	r3, r7, r0
 800a284:	781a      	ldrb	r2, [r3, #0]
 800a286:	0013      	movs	r3, r2
 800a288:	009b      	lsls	r3, r3, #2
 800a28a:	189b      	adds	r3, r3, r2
 800a28c:	00db      	lsls	r3, r3, #3
 800a28e:	3351      	adds	r3, #81	@ 0x51
 800a290:	33ff      	adds	r3, #255	@ 0xff
 800a292:	687a      	ldr	r2, [r7, #4]
 800a294:	18d3      	adds	r3, r2, r3
 800a296:	3304      	adds	r3, #4
 800a298:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800a29a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a29c:	7b1b      	ldrb	r3, [r3, #12]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d11c      	bne.n	800a2dc <PCD_EP_ISR_Handler+0x334>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681a      	ldr	r2, [r3, #0]
 800a2a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2a8:	781b      	ldrb	r3, [r3, #0]
 800a2aa:	2524      	movs	r5, #36	@ 0x24
 800a2ac:	197c      	adds	r4, r7, r5
 800a2ae:	0019      	movs	r1, r3
 800a2b0:	0010      	movs	r0, r2
 800a2b2:	f7ff f8fb 	bl	80094ac <PCD_GET_EP_RX_CNT>
 800a2b6:	0003      	movs	r3, r0
 800a2b8:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 800a2ba:	002c      	movs	r4, r5
 800a2bc:	193b      	adds	r3, r7, r4
 800a2be:	881b      	ldrh	r3, [r3, #0]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d100      	bne.n	800a2c6 <PCD_EP_ISR_Handler+0x31e>
 800a2c4:	e07f      	b.n	800a3c6 <PCD_EP_ISR_Handler+0x41e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6818      	ldr	r0, [r3, #0]
 800a2ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2cc:	6959      	ldr	r1, [r3, #20]
 800a2ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2d0:	88da      	ldrh	r2, [r3, #6]
 800a2d2:	193b      	adds	r3, r7, r4
 800a2d4:	881b      	ldrh	r3, [r3, #0]
 800a2d6:	f005 f8e3 	bl	800f4a0 <USB_ReadPMA>
 800a2da:	e074      	b.n	800a3c6 <PCD_EP_ISR_Handler+0x41e>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800a2dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2de:	78db      	ldrb	r3, [r3, #3]
 800a2e0:	2b02      	cmp	r3, #2
 800a2e2:	d117      	bne.n	800a314 <PCD_EP_ISR_Handler+0x36c>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800a2e4:	2324      	movs	r3, #36	@ 0x24
 800a2e6:	18fc      	adds	r4, r7, r3
 800a2e8:	2332      	movs	r3, #50	@ 0x32
 800a2ea:	18fb      	adds	r3, r7, r3
 800a2ec:	881a      	ldrh	r2, [r3, #0]
 800a2ee:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	0018      	movs	r0, r3
 800a2f4:	f000 f9c8 	bl	800a688 <HAL_PCD_EP_DB_Receive>
 800a2f8:	0003      	movs	r3, r0
 800a2fa:	8023      	strh	r3, [r4, #0]
 800a2fc:	e063      	b.n	800a3c6 <PCD_EP_ISR_Handler+0x41e>
 800a2fe:	46c0      	nop			@ (mov r8, r8)
 800a300:	07ff8f0f 	.word	0x07ff8f0f
 800a304:	40009800 	.word	0x40009800
 800a308:	07ff0f8f 	.word	0x07ff0f8f
 800a30c:	07ffbf8f 	.word	0x07ffbf8f
 800a310:	00008080 	.word	0x00008080
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	001a      	movs	r2, r3
 800a31a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a31c:	781b      	ldrb	r3, [r3, #0]
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	18d3      	adds	r3, r2, r3
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	4ad4      	ldr	r2, [pc, #848]	@ (800a678 <PCD_EP_ISR_Handler+0x6d0>)
 800a326:	4013      	ands	r3, r2
 800a328:	61bb      	str	r3, [r7, #24]
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	001a      	movs	r2, r3
 800a330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	009b      	lsls	r3, r3, #2
 800a336:	18d3      	adds	r3, r2, r3
 800a338:	69ba      	ldr	r2, [r7, #24]
 800a33a:	49d0      	ldr	r1, [pc, #832]	@ (800a67c <PCD_EP_ISR_Handler+0x6d4>)
 800a33c:	430a      	orrs	r2, r1
 800a33e:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	001a      	movs	r2, r3
 800a346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a348:	781b      	ldrb	r3, [r3, #0]
 800a34a:	009b      	lsls	r3, r3, #2
 800a34c:	18d3      	adds	r3, r2, r3
 800a34e:	681a      	ldr	r2, [r3, #0]
 800a350:	2380      	movs	r3, #128	@ 0x80
 800a352:	01db      	lsls	r3, r3, #7
 800a354:	4013      	ands	r3, r2
 800a356:	d01b      	beq.n	800a390 <PCD_EP_ISR_Handler+0x3e8>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681a      	ldr	r2, [r3, #0]
 800a35c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a35e:	781b      	ldrb	r3, [r3, #0]
 800a360:	2524      	movs	r5, #36	@ 0x24
 800a362:	197c      	adds	r4, r7, r5
 800a364:	0019      	movs	r1, r3
 800a366:	0010      	movs	r0, r2
 800a368:	f7ff f8c2 	bl	80094f0 <PCD_GET_EP_DBUF0_CNT>
 800a36c:	0003      	movs	r3, r0
 800a36e:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 800a370:	002c      	movs	r4, r5
 800a372:	193b      	adds	r3, r7, r4
 800a374:	881b      	ldrh	r3, [r3, #0]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d025      	beq.n	800a3c6 <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	6818      	ldr	r0, [r3, #0]
 800a37e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a380:	6959      	ldr	r1, [r3, #20]
 800a382:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a384:	891a      	ldrh	r2, [r3, #8]
 800a386:	193b      	adds	r3, r7, r4
 800a388:	881b      	ldrh	r3, [r3, #0]
 800a38a:	f005 f889 	bl	800f4a0 <USB_ReadPMA>
 800a38e:	e01a      	b.n	800a3c6 <PCD_EP_ISR_Handler+0x41e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681a      	ldr	r2, [r3, #0]
 800a394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a396:	781b      	ldrb	r3, [r3, #0]
 800a398:	2524      	movs	r5, #36	@ 0x24
 800a39a:	197c      	adds	r4, r7, r5
 800a39c:	0019      	movs	r1, r3
 800a39e:	0010      	movs	r0, r2
 800a3a0:	f7ff f8c8 	bl	8009534 <PCD_GET_EP_DBUF1_CNT>
 800a3a4:	0003      	movs	r3, r0
 800a3a6:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 800a3a8:	002c      	movs	r4, r5
 800a3aa:	193b      	adds	r3, r7, r4
 800a3ac:	881b      	ldrh	r3, [r3, #0]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d009      	beq.n	800a3c6 <PCD_EP_ISR_Handler+0x41e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	6818      	ldr	r0, [r3, #0]
 800a3b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3b8:	6959      	ldr	r1, [r3, #20]
 800a3ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3bc:	895a      	ldrh	r2, [r3, #10]
 800a3be:	193b      	adds	r3, r7, r4
 800a3c0:	881b      	ldrh	r3, [r3, #0]
 800a3c2:	f005 f86d 	bl	800f4a0 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800a3c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3c8:	69da      	ldr	r2, [r3, #28]
 800a3ca:	2124      	movs	r1, #36	@ 0x24
 800a3cc:	187b      	adds	r3, r7, r1
 800a3ce:	881b      	ldrh	r3, [r3, #0]
 800a3d0:	18d2      	adds	r2, r2, r3
 800a3d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3d4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800a3d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3d8:	695a      	ldr	r2, [r3, #20]
 800a3da:	187b      	adds	r3, r7, r1
 800a3dc:	881b      	ldrh	r3, [r3, #0]
 800a3de:	18d2      	adds	r2, r2, r3
 800a3e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3e2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800a3e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3e6:	699b      	ldr	r3, [r3, #24]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d005      	beq.n	800a3f8 <PCD_EP_ISR_Handler+0x450>
 800a3ec:	187b      	adds	r3, r7, r1
 800a3ee:	881a      	ldrh	r2, [r3, #0]
 800a3f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3f2:	691b      	ldr	r3, [r3, #16]
 800a3f4:	429a      	cmp	r2, r3
 800a3f6:	d207      	bcs.n	800a408 <PCD_EP_ISR_Handler+0x460>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800a3f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3fa:	781a      	ldrb	r2, [r3, #0]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	0011      	movs	r1, r2
 800a400:	0018      	movs	r0, r3
 800a402:	f010 fb0d 	bl	801aa20 <HAL_PCD_DataOutStageCallback>
 800a406:	e006      	b.n	800a416 <PCD_EP_ISR_Handler+0x46e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a40e:	0011      	movs	r1, r2
 800a410:	0018      	movs	r0, r3
 800a412:	f003 fe2b 	bl	800e06c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 800a416:	2032      	movs	r0, #50	@ 0x32
 800a418:	183b      	adds	r3, r7, r0
 800a41a:	881b      	ldrh	r3, [r3, #0]
 800a41c:	2280      	movs	r2, #128	@ 0x80
 800a41e:	4013      	ands	r3, r2
 800a420:	d100      	bne.n	800a424 <PCD_EP_ISR_Handler+0x47c>
 800a422:	e11c      	b.n	800a65e <PCD_EP_ISR_Handler+0x6b6>
      {
        ep = &hpcd->IN_ep[epindex];
 800a424:	2121      	movs	r1, #33	@ 0x21
 800a426:	187b      	adds	r3, r7, r1
 800a428:	781a      	ldrb	r2, [r3, #0]
 800a42a:	0013      	movs	r3, r2
 800a42c:	009b      	lsls	r3, r3, #2
 800a42e:	189b      	adds	r3, r3, r2
 800a430:	00db      	lsls	r3, r3, #3
 800a432:	3310      	adds	r3, #16
 800a434:	687a      	ldr	r2, [r7, #4]
 800a436:	18d3      	adds	r3, r2, r3
 800a438:	3304      	adds	r3, #4
 800a43a:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	001a      	movs	r2, r3
 800a442:	187b      	adds	r3, r7, r1
 800a444:	781b      	ldrb	r3, [r3, #0]
 800a446:	009b      	lsls	r3, r3, #2
 800a448:	18d3      	adds	r3, r2, r3
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	4a8c      	ldr	r2, [pc, #560]	@ (800a680 <PCD_EP_ISR_Handler+0x6d8>)
 800a44e:	4013      	ands	r3, r2
 800a450:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	001a      	movs	r2, r3
 800a458:	187b      	adds	r3, r7, r1
 800a45a:	781b      	ldrb	r3, [r3, #0]
 800a45c:	009b      	lsls	r3, r3, #2
 800a45e:	18d3      	adds	r3, r2, r3
 800a460:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a462:	2180      	movs	r1, #128	@ 0x80
 800a464:	0209      	lsls	r1, r1, #8
 800a466:	430a      	orrs	r2, r1
 800a468:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 800a46a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a46c:	78db      	ldrb	r3, [r3, #3]
 800a46e:	2b01      	cmp	r3, #1
 800a470:	d000      	beq.n	800a474 <PCD_EP_ISR_Handler+0x4cc>
 800a472:	e0a3      	b.n	800a5bc <PCD_EP_ISR_Handler+0x614>
        {
          ep->xfer_len = 0U;
 800a474:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a476:	2200      	movs	r2, #0
 800a478:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800a47a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a47c:	7b1b      	ldrb	r3, [r3, #12]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d100      	bne.n	800a484 <PCD_EP_ISR_Handler+0x4dc>
 800a482:	e093      	b.n	800a5ac <PCD_EP_ISR_Handler+0x604>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a484:	183b      	adds	r3, r7, r0
 800a486:	881b      	ldrh	r3, [r3, #0]
 800a488:	2240      	movs	r2, #64	@ 0x40
 800a48a:	4013      	ands	r3, r2
 800a48c:	d047      	beq.n	800a51e <PCD_EP_ISR_Handler+0x576>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a48e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a490:	785b      	ldrb	r3, [r3, #1]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d121      	bne.n	800a4da <PCD_EP_ISR_Handler+0x532>
 800a496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	00db      	lsls	r3, r3, #3
 800a49c:	4a79      	ldr	r2, [pc, #484]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a49e:	4694      	mov	ip, r2
 800a4a0:	4463      	add	r3, ip
 800a4a2:	681a      	ldr	r2, [r3, #0]
 800a4a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4a6:	781b      	ldrb	r3, [r3, #0]
 800a4a8:	00db      	lsls	r3, r3, #3
 800a4aa:	4976      	ldr	r1, [pc, #472]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a4ac:	468c      	mov	ip, r1
 800a4ae:	4463      	add	r3, ip
 800a4b0:	0192      	lsls	r2, r2, #6
 800a4b2:	0992      	lsrs	r2, r2, #6
 800a4b4:	601a      	str	r2, [r3, #0]
 800a4b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4b8:	781b      	ldrb	r3, [r3, #0]
 800a4ba:	00db      	lsls	r3, r3, #3
 800a4bc:	4a71      	ldr	r2, [pc, #452]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a4be:	4694      	mov	ip, r2
 800a4c0:	4463      	add	r3, ip
 800a4c2:	681a      	ldr	r2, [r3, #0]
 800a4c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4c6:	781b      	ldrb	r3, [r3, #0]
 800a4c8:	00db      	lsls	r3, r3, #3
 800a4ca:	496e      	ldr	r1, [pc, #440]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a4cc:	468c      	mov	ip, r1
 800a4ce:	4463      	add	r3, ip
 800a4d0:	2180      	movs	r1, #128	@ 0x80
 800a4d2:	0609      	lsls	r1, r1, #24
 800a4d4:	430a      	orrs	r2, r1
 800a4d6:	601a      	str	r2, [r3, #0]
 800a4d8:	e068      	b.n	800a5ac <PCD_EP_ISR_Handler+0x604>
 800a4da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4dc:	785b      	ldrb	r3, [r3, #1]
 800a4de:	2b01      	cmp	r3, #1
 800a4e0:	d164      	bne.n	800a5ac <PCD_EP_ISR_Handler+0x604>
 800a4e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	00db      	lsls	r3, r3, #3
 800a4e8:	4a66      	ldr	r2, [pc, #408]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a4ea:	4694      	mov	ip, r2
 800a4ec:	4463      	add	r3, ip
 800a4ee:	681a      	ldr	r2, [r3, #0]
 800a4f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a4f2:	781b      	ldrb	r3, [r3, #0]
 800a4f4:	00db      	lsls	r3, r3, #3
 800a4f6:	4963      	ldr	r1, [pc, #396]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a4f8:	468c      	mov	ip, r1
 800a4fa:	4463      	add	r3, ip
 800a4fc:	0412      	lsls	r2, r2, #16
 800a4fe:	0c12      	lsrs	r2, r2, #16
 800a500:	601a      	str	r2, [r3, #0]
 800a502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a504:	781b      	ldrb	r3, [r3, #0]
 800a506:	00db      	lsls	r3, r3, #3
 800a508:	4a5e      	ldr	r2, [pc, #376]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a50a:	189a      	adds	r2, r3, r2
 800a50c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a50e:	781b      	ldrb	r3, [r3, #0]
 800a510:	00db      	lsls	r3, r3, #3
 800a512:	495c      	ldr	r1, [pc, #368]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a514:	468c      	mov	ip, r1
 800a516:	4463      	add	r3, ip
 800a518:	6812      	ldr	r2, [r2, #0]
 800a51a:	601a      	str	r2, [r3, #0]
 800a51c:	e046      	b.n	800a5ac <PCD_EP_ISR_Handler+0x604>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a51e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a520:	785b      	ldrb	r3, [r3, #1]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d121      	bne.n	800a56a <PCD_EP_ISR_Handler+0x5c2>
 800a526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a528:	781b      	ldrb	r3, [r3, #0]
 800a52a:	00db      	lsls	r3, r3, #3
 800a52c:	4a55      	ldr	r2, [pc, #340]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a52e:	4694      	mov	ip, r2
 800a530:	4463      	add	r3, ip
 800a532:	685a      	ldr	r2, [r3, #4]
 800a534:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a536:	781b      	ldrb	r3, [r3, #0]
 800a538:	00db      	lsls	r3, r3, #3
 800a53a:	4952      	ldr	r1, [pc, #328]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a53c:	468c      	mov	ip, r1
 800a53e:	4463      	add	r3, ip
 800a540:	0192      	lsls	r2, r2, #6
 800a542:	0992      	lsrs	r2, r2, #6
 800a544:	605a      	str	r2, [r3, #4]
 800a546:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a548:	781b      	ldrb	r3, [r3, #0]
 800a54a:	00db      	lsls	r3, r3, #3
 800a54c:	4a4d      	ldr	r2, [pc, #308]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a54e:	4694      	mov	ip, r2
 800a550:	4463      	add	r3, ip
 800a552:	685a      	ldr	r2, [r3, #4]
 800a554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a556:	781b      	ldrb	r3, [r3, #0]
 800a558:	00db      	lsls	r3, r3, #3
 800a55a:	494a      	ldr	r1, [pc, #296]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a55c:	468c      	mov	ip, r1
 800a55e:	4463      	add	r3, ip
 800a560:	2180      	movs	r1, #128	@ 0x80
 800a562:	0609      	lsls	r1, r1, #24
 800a564:	430a      	orrs	r2, r1
 800a566:	605a      	str	r2, [r3, #4]
 800a568:	e020      	b.n	800a5ac <PCD_EP_ISR_Handler+0x604>
 800a56a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a56c:	785b      	ldrb	r3, [r3, #1]
 800a56e:	2b01      	cmp	r3, #1
 800a570:	d11c      	bne.n	800a5ac <PCD_EP_ISR_Handler+0x604>
 800a572:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a574:	781b      	ldrb	r3, [r3, #0]
 800a576:	00db      	lsls	r3, r3, #3
 800a578:	4a42      	ldr	r2, [pc, #264]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a57a:	4694      	mov	ip, r2
 800a57c:	4463      	add	r3, ip
 800a57e:	685a      	ldr	r2, [r3, #4]
 800a580:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a582:	781b      	ldrb	r3, [r3, #0]
 800a584:	00db      	lsls	r3, r3, #3
 800a586:	493f      	ldr	r1, [pc, #252]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a588:	468c      	mov	ip, r1
 800a58a:	4463      	add	r3, ip
 800a58c:	0412      	lsls	r2, r2, #16
 800a58e:	0c12      	lsrs	r2, r2, #16
 800a590:	605a      	str	r2, [r3, #4]
 800a592:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a594:	781b      	ldrb	r3, [r3, #0]
 800a596:	00db      	lsls	r3, r3, #3
 800a598:	4a3a      	ldr	r2, [pc, #232]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a59a:	189a      	adds	r2, r3, r2
 800a59c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a59e:	781b      	ldrb	r3, [r3, #0]
 800a5a0:	00db      	lsls	r3, r3, #3
 800a5a2:	4938      	ldr	r1, [pc, #224]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a5a4:	468c      	mov	ip, r1
 800a5a6:	4463      	add	r3, ip
 800a5a8:	6852      	ldr	r2, [r2, #4]
 800a5aa:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a5ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5ae:	781a      	ldrb	r2, [r3, #0]
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	0011      	movs	r1, r2
 800a5b4:	0018      	movs	r0, r3
 800a5b6:	f010 f99d 	bl	801a8f4 <HAL_PCD_DataInStageCallback>
 800a5ba:	e050      	b.n	800a65e <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800a5bc:	2332      	movs	r3, #50	@ 0x32
 800a5be:	18fb      	adds	r3, r7, r3
 800a5c0:	881a      	ldrh	r2, [r3, #0]
 800a5c2:	2380      	movs	r3, #128	@ 0x80
 800a5c4:	005b      	lsls	r3, r3, #1
 800a5c6:	4013      	ands	r3, r2
 800a5c8:	d141      	bne.n	800a64e <PCD_EP_ISR_Handler+0x6a6>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800a5ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5cc:	781b      	ldrb	r3, [r3, #0]
 800a5ce:	00db      	lsls	r3, r3, #3
 800a5d0:	4a2c      	ldr	r2, [pc, #176]	@ (800a684 <PCD_EP_ISR_Handler+0x6dc>)
 800a5d2:	4694      	mov	ip, r2
 800a5d4:	4463      	add	r3, ip
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	0c1b      	lsrs	r3, r3, #16
 800a5da:	b29a      	uxth	r2, r3
 800a5dc:	2126      	movs	r1, #38	@ 0x26
 800a5de:	187b      	adds	r3, r7, r1
 800a5e0:	0592      	lsls	r2, r2, #22
 800a5e2:	0d92      	lsrs	r2, r2, #22
 800a5e4:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 800a5e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5e8:	699a      	ldr	r2, [r3, #24]
 800a5ea:	187b      	adds	r3, r7, r1
 800a5ec:	881b      	ldrh	r3, [r3, #0]
 800a5ee:	429a      	cmp	r2, r3
 800a5f0:	d907      	bls.n	800a602 <PCD_EP_ISR_Handler+0x65a>
            {
              ep->xfer_len -= TxPctSize;
 800a5f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5f4:	699a      	ldr	r2, [r3, #24]
 800a5f6:	187b      	adds	r3, r7, r1
 800a5f8:	881b      	ldrh	r3, [r3, #0]
 800a5fa:	1ad2      	subs	r2, r2, r3
 800a5fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a5fe:	619a      	str	r2, [r3, #24]
 800a600:	e002      	b.n	800a608 <PCD_EP_ISR_Handler+0x660>
            }
            else
            {
              ep->xfer_len = 0U;
 800a602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a604:	2200      	movs	r2, #0
 800a606:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800a608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a60a:	699b      	ldr	r3, [r3, #24]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d107      	bne.n	800a620 <PCD_EP_ISR_Handler+0x678>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a612:	781a      	ldrb	r2, [r3, #0]
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	0011      	movs	r1, r2
 800a618:	0018      	movs	r0, r3
 800a61a:	f010 f96b 	bl	801a8f4 <HAL_PCD_DataInStageCallback>
 800a61e:	e01e      	b.n	800a65e <PCD_EP_ISR_Handler+0x6b6>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800a620:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a622:	695a      	ldr	r2, [r3, #20]
 800a624:	2126      	movs	r1, #38	@ 0x26
 800a626:	187b      	adds	r3, r7, r1
 800a628:	881b      	ldrh	r3, [r3, #0]
 800a62a:	18d2      	adds	r2, r2, r3
 800a62c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a62e:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800a630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a632:	69da      	ldr	r2, [r3, #28]
 800a634:	187b      	adds	r3, r7, r1
 800a636:	881b      	ldrh	r3, [r3, #0]
 800a638:	18d2      	adds	r2, r2, r3
 800a63a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a63c:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a644:	0011      	movs	r1, r2
 800a646:	0018      	movs	r0, r3
 800a648:	f003 fd10 	bl	800e06c <USB_EPStartXfer>
 800a64c:	e007      	b.n	800a65e <PCD_EP_ISR_Handler+0x6b6>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800a64e:	2332      	movs	r3, #50	@ 0x32
 800a650:	18fb      	adds	r3, r7, r3
 800a652:	881a      	ldrh	r2, [r3, #0]
 800a654:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	0018      	movs	r0, r3
 800a65a:	f000 f8ff 	bl	800a85c <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a664:	2380      	movs	r3, #128	@ 0x80
 800a666:	021b      	lsls	r3, r3, #8
 800a668:	4013      	ands	r3, r2
 800a66a:	d000      	beq.n	800a66e <PCD_EP_ISR_Handler+0x6c6>
 800a66c:	e4a1      	b.n	8009fb2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800a66e:	2300      	movs	r3, #0
}
 800a670:	0018      	movs	r0, r3
 800a672:	46bd      	mov	sp, r7
 800a674:	b00e      	add	sp, #56	@ 0x38
 800a676:	bdb0      	pop	{r4, r5, r7, pc}
 800a678:	07ff8f8f 	.word	0x07ff8f8f
 800a67c:	000080c0 	.word	0x000080c0
 800a680:	07ff8f0f 	.word	0x07ff8f0f
 800a684:	40009800 	.word	0x40009800

0800a688 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800a688:	b5b0      	push	{r4, r5, r7, lr}
 800a68a:	b08a      	sub	sp, #40	@ 0x28
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	60f8      	str	r0, [r7, #12]
 800a690:	60b9      	str	r1, [r7, #8]
 800a692:	1dbb      	adds	r3, r7, #6
 800a694:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a696:	1dbb      	adds	r3, r7, #6
 800a698:	881a      	ldrh	r2, [r3, #0]
 800a69a:	2380      	movs	r3, #128	@ 0x80
 800a69c:	01db      	lsls	r3, r3, #7
 800a69e:	4013      	ands	r3, r2
 800a6a0:	d067      	beq.n	800a772 <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681a      	ldr	r2, [r3, #0]
 800a6a6:	68bb      	ldr	r3, [r7, #8]
 800a6a8:	781b      	ldrb	r3, [r3, #0]
 800a6aa:	251e      	movs	r5, #30
 800a6ac:	197c      	adds	r4, r7, r5
 800a6ae:	0019      	movs	r1, r3
 800a6b0:	0010      	movs	r0, r2
 800a6b2:	f7fe ff1d 	bl	80094f0 <PCD_GET_EP_DBUF0_CNT>
 800a6b6:	0003      	movs	r3, r0
 800a6b8:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 800a6ba:	68bb      	ldr	r3, [r7, #8]
 800a6bc:	699a      	ldr	r2, [r3, #24]
 800a6be:	197b      	adds	r3, r7, r5
 800a6c0:	881b      	ldrh	r3, [r3, #0]
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d307      	bcc.n	800a6d6 <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 800a6c6:	68bb      	ldr	r3, [r7, #8]
 800a6c8:	699a      	ldr	r2, [r3, #24]
 800a6ca:	197b      	adds	r3, r7, r5
 800a6cc:	881b      	ldrh	r3, [r3, #0]
 800a6ce:	1ad2      	subs	r2, r2, r3
 800a6d0:	68bb      	ldr	r3, [r7, #8]
 800a6d2:	619a      	str	r2, [r3, #24]
 800a6d4:	e002      	b.n	800a6dc <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	699b      	ldr	r3, [r3, #24]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d11a      	bne.n	800a71a <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	001a      	movs	r2, r3
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	781b      	ldrb	r3, [r3, #0]
 800a6ee:	009b      	lsls	r3, r3, #2
 800a6f0:	18d3      	adds	r3, r2, r3
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	4a55      	ldr	r2, [pc, #340]	@ (800a84c <HAL_PCD_EP_DB_Receive+0x1c4>)
 800a6f6:	4013      	ands	r3, r2
 800a6f8:	61bb      	str	r3, [r7, #24]
 800a6fa:	69bb      	ldr	r3, [r7, #24]
 800a6fc:	2280      	movs	r2, #128	@ 0x80
 800a6fe:	0192      	lsls	r2, r2, #6
 800a700:	4053      	eors	r3, r2
 800a702:	61bb      	str	r3, [r7, #24]
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	001a      	movs	r2, r3
 800a70a:	68bb      	ldr	r3, [r7, #8]
 800a70c:	781b      	ldrb	r3, [r3, #0]
 800a70e:	009b      	lsls	r3, r3, #2
 800a710:	18d3      	adds	r3, r2, r3
 800a712:	69ba      	ldr	r2, [r7, #24]
 800a714:	494e      	ldr	r1, [pc, #312]	@ (800a850 <HAL_PCD_EP_DB_Receive+0x1c8>)
 800a716:	430a      	orrs	r2, r1
 800a718:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a71a:	1dbb      	adds	r3, r7, #6
 800a71c:	881b      	ldrh	r3, [r3, #0]
 800a71e:	2240      	movs	r2, #64	@ 0x40
 800a720:	4013      	ands	r3, r2
 800a722:	d015      	beq.n	800a750 <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	001a      	movs	r2, r3
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	781b      	ldrb	r3, [r3, #0]
 800a72e:	009b      	lsls	r3, r3, #2
 800a730:	18d3      	adds	r3, r2, r3
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	4a47      	ldr	r2, [pc, #284]	@ (800a854 <HAL_PCD_EP_DB_Receive+0x1cc>)
 800a736:	4013      	ands	r3, r2
 800a738:	617b      	str	r3, [r7, #20]
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	001a      	movs	r2, r3
 800a740:	68bb      	ldr	r3, [r7, #8]
 800a742:	781b      	ldrb	r3, [r3, #0]
 800a744:	009b      	lsls	r3, r3, #2
 800a746:	18d3      	adds	r3, r2, r3
 800a748:	697a      	ldr	r2, [r7, #20]
 800a74a:	4943      	ldr	r1, [pc, #268]	@ (800a858 <HAL_PCD_EP_DB_Receive+0x1d0>)
 800a74c:	430a      	orrs	r2, r1
 800a74e:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 800a750:	241e      	movs	r4, #30
 800a752:	193b      	adds	r3, r7, r4
 800a754:	881b      	ldrh	r3, [r3, #0]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d100      	bne.n	800a75c <HAL_PCD_EP_DB_Receive+0xd4>
 800a75a:	e070      	b.n	800a83e <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	6818      	ldr	r0, [r3, #0]
 800a760:	68bb      	ldr	r3, [r7, #8]
 800a762:	6959      	ldr	r1, [r3, #20]
 800a764:	68bb      	ldr	r3, [r7, #8]
 800a766:	891a      	ldrh	r2, [r3, #8]
 800a768:	193b      	adds	r3, r7, r4
 800a76a:	881b      	ldrh	r3, [r3, #0]
 800a76c:	f004 fe98 	bl	800f4a0 <USB_ReadPMA>
 800a770:	e065      	b.n	800a83e <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	681a      	ldr	r2, [r3, #0]
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	781b      	ldrb	r3, [r3, #0]
 800a77a:	251e      	movs	r5, #30
 800a77c:	197c      	adds	r4, r7, r5
 800a77e:	0019      	movs	r1, r3
 800a780:	0010      	movs	r0, r2
 800a782:	f7fe fed7 	bl	8009534 <PCD_GET_EP_DBUF1_CNT>
 800a786:	0003      	movs	r3, r0
 800a788:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	699a      	ldr	r2, [r3, #24]
 800a78e:	197b      	adds	r3, r7, r5
 800a790:	881b      	ldrh	r3, [r3, #0]
 800a792:	429a      	cmp	r2, r3
 800a794:	d307      	bcc.n	800a7a6 <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 800a796:	68bb      	ldr	r3, [r7, #8]
 800a798:	699a      	ldr	r2, [r3, #24]
 800a79a:	197b      	adds	r3, r7, r5
 800a79c:	881b      	ldrh	r3, [r3, #0]
 800a79e:	1ad2      	subs	r2, r2, r3
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	619a      	str	r2, [r3, #24]
 800a7a4:	e002      	b.n	800a7ac <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800a7ac:	68bb      	ldr	r3, [r7, #8]
 800a7ae:	699b      	ldr	r3, [r3, #24]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d11a      	bne.n	800a7ea <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	001a      	movs	r2, r3
 800a7ba:	68bb      	ldr	r3, [r7, #8]
 800a7bc:	781b      	ldrb	r3, [r3, #0]
 800a7be:	009b      	lsls	r3, r3, #2
 800a7c0:	18d3      	adds	r3, r2, r3
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	4a21      	ldr	r2, [pc, #132]	@ (800a84c <HAL_PCD_EP_DB_Receive+0x1c4>)
 800a7c6:	4013      	ands	r3, r2
 800a7c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7cc:	2280      	movs	r2, #128	@ 0x80
 800a7ce:	0192      	lsls	r2, r2, #6
 800a7d0:	4053      	eors	r3, r2
 800a7d2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	001a      	movs	r2, r3
 800a7da:	68bb      	ldr	r3, [r7, #8]
 800a7dc:	781b      	ldrb	r3, [r3, #0]
 800a7de:	009b      	lsls	r3, r3, #2
 800a7e0:	18d3      	adds	r3, r2, r3
 800a7e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7e4:	491a      	ldr	r1, [pc, #104]	@ (800a850 <HAL_PCD_EP_DB_Receive+0x1c8>)
 800a7e6:	430a      	orrs	r2, r1
 800a7e8:	601a      	str	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800a7ea:	1dbb      	adds	r3, r7, #6
 800a7ec:	881b      	ldrh	r3, [r3, #0]
 800a7ee:	2240      	movs	r2, #64	@ 0x40
 800a7f0:	4013      	ands	r3, r2
 800a7f2:	d115      	bne.n	800a820 <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	001a      	movs	r2, r3
 800a7fa:	68bb      	ldr	r3, [r7, #8]
 800a7fc:	781b      	ldrb	r3, [r3, #0]
 800a7fe:	009b      	lsls	r3, r3, #2
 800a800:	18d3      	adds	r3, r2, r3
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	4a13      	ldr	r2, [pc, #76]	@ (800a854 <HAL_PCD_EP_DB_Receive+0x1cc>)
 800a806:	4013      	ands	r3, r2
 800a808:	623b      	str	r3, [r7, #32]
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	001a      	movs	r2, r3
 800a810:	68bb      	ldr	r3, [r7, #8]
 800a812:	781b      	ldrb	r3, [r3, #0]
 800a814:	009b      	lsls	r3, r3, #2
 800a816:	18d3      	adds	r3, r2, r3
 800a818:	6a3a      	ldr	r2, [r7, #32]
 800a81a:	490f      	ldr	r1, [pc, #60]	@ (800a858 <HAL_PCD_EP_DB_Receive+0x1d0>)
 800a81c:	430a      	orrs	r2, r1
 800a81e:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 800a820:	241e      	movs	r4, #30
 800a822:	193b      	adds	r3, r7, r4
 800a824:	881b      	ldrh	r3, [r3, #0]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d009      	beq.n	800a83e <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	6818      	ldr	r0, [r3, #0]
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	6959      	ldr	r1, [r3, #20]
 800a832:	68bb      	ldr	r3, [r7, #8]
 800a834:	895a      	ldrh	r2, [r3, #10]
 800a836:	193b      	adds	r3, r7, r4
 800a838:	881b      	ldrh	r3, [r3, #0]
 800a83a:	f004 fe31 	bl	800f4a0 <USB_ReadPMA>
    }
  }

  return count;
 800a83e:	231e      	movs	r3, #30
 800a840:	18fb      	adds	r3, r7, r3
 800a842:	881b      	ldrh	r3, [r3, #0]
}
 800a844:	0018      	movs	r0, r3
 800a846:	46bd      	mov	sp, r7
 800a848:	b00a      	add	sp, #40	@ 0x28
 800a84a:	bdb0      	pop	{r4, r5, r7, pc}
 800a84c:	07ffbf8f 	.word	0x07ffbf8f
 800a850:	00008080 	.word	0x00008080
 800a854:	07ff8f8f 	.word	0x07ff8f8f
 800a858:	000080c0 	.word	0x000080c0

0800a85c <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800a85c:	b5b0      	push	{r4, r5, r7, lr}
 800a85e:	b08e      	sub	sp, #56	@ 0x38
 800a860:	af00      	add	r7, sp, #0
 800a862:	60f8      	str	r0, [r7, #12]
 800a864:	60b9      	str	r1, [r7, #8]
 800a866:	1dbb      	adds	r3, r7, #6
 800a868:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800a86a:	1dbb      	adds	r3, r7, #6
 800a86c:	881b      	ldrh	r3, [r3, #0]
 800a86e:	2240      	movs	r2, #64	@ 0x40
 800a870:	4013      	ands	r3, r2
 800a872:	d100      	bne.n	800a876 <HAL_PCD_EP_DB_Transmit+0x1a>
 800a874:	e1c3      	b.n	800abfe <HAL_PCD_EP_DB_Transmit+0x3a2>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	681a      	ldr	r2, [r3, #0]
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	251e      	movs	r5, #30
 800a880:	197c      	adds	r4, r7, r5
 800a882:	0019      	movs	r1, r3
 800a884:	0010      	movs	r0, r2
 800a886:	f7fe fe33 	bl	80094f0 <PCD_GET_EP_DBUF0_CNT>
 800a88a:	0003      	movs	r3, r0
 800a88c:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	699a      	ldr	r2, [r3, #24]
 800a892:	197b      	adds	r3, r7, r5
 800a894:	881b      	ldrh	r3, [r3, #0]
 800a896:	429a      	cmp	r2, r3
 800a898:	d907      	bls.n	800a8aa <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	699a      	ldr	r2, [r3, #24]
 800a89e:	197b      	adds	r3, r7, r5
 800a8a0:	881b      	ldrh	r3, [r3, #0]
 800a8a2:	1ad2      	subs	r2, r2, r3
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	619a      	str	r2, [r3, #24]
 800a8a8:	e002      	b.n	800a8b0 <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 800a8aa:	68bb      	ldr	r3, [r7, #8]
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	699b      	ldr	r3, [r3, #24]
 800a8b4:	2b00      	cmp	r3, #0
 800a8b6:	d000      	beq.n	800a8ba <HAL_PCD_EP_DB_Transmit+0x5e>
 800a8b8:	e0b2      	b.n	800aa20 <HAL_PCD_EP_DB_Transmit+0x1c4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	785b      	ldrb	r3, [r3, #1]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d121      	bne.n	800a906 <HAL_PCD_EP_DB_Transmit+0xaa>
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	781b      	ldrb	r3, [r3, #0]
 800a8c6:	00db      	lsls	r3, r3, #3
 800a8c8:	4ada      	ldr	r2, [pc, #872]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a8ca:	4694      	mov	ip, r2
 800a8cc:	4463      	add	r3, ip
 800a8ce:	681a      	ldr	r2, [r3, #0]
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	00db      	lsls	r3, r3, #3
 800a8d6:	49d7      	ldr	r1, [pc, #860]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a8d8:	468c      	mov	ip, r1
 800a8da:	4463      	add	r3, ip
 800a8dc:	0192      	lsls	r2, r2, #6
 800a8de:	0992      	lsrs	r2, r2, #6
 800a8e0:	601a      	str	r2, [r3, #0]
 800a8e2:	68bb      	ldr	r3, [r7, #8]
 800a8e4:	781b      	ldrb	r3, [r3, #0]
 800a8e6:	00db      	lsls	r3, r3, #3
 800a8e8:	4ad2      	ldr	r2, [pc, #840]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a8ea:	4694      	mov	ip, r2
 800a8ec:	4463      	add	r3, ip
 800a8ee:	681a      	ldr	r2, [r3, #0]
 800a8f0:	68bb      	ldr	r3, [r7, #8]
 800a8f2:	781b      	ldrb	r3, [r3, #0]
 800a8f4:	00db      	lsls	r3, r3, #3
 800a8f6:	49cf      	ldr	r1, [pc, #828]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a8f8:	468c      	mov	ip, r1
 800a8fa:	4463      	add	r3, ip
 800a8fc:	2180      	movs	r1, #128	@ 0x80
 800a8fe:	0609      	lsls	r1, r1, #24
 800a900:	430a      	orrs	r2, r1
 800a902:	601a      	str	r2, [r3, #0]
 800a904:	e020      	b.n	800a948 <HAL_PCD_EP_DB_Transmit+0xec>
 800a906:	68bb      	ldr	r3, [r7, #8]
 800a908:	785b      	ldrb	r3, [r3, #1]
 800a90a:	2b01      	cmp	r3, #1
 800a90c:	d11c      	bne.n	800a948 <HAL_PCD_EP_DB_Transmit+0xec>
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	00db      	lsls	r3, r3, #3
 800a914:	4ac7      	ldr	r2, [pc, #796]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a916:	4694      	mov	ip, r2
 800a918:	4463      	add	r3, ip
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	781b      	ldrb	r3, [r3, #0]
 800a920:	00db      	lsls	r3, r3, #3
 800a922:	49c4      	ldr	r1, [pc, #784]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a924:	468c      	mov	ip, r1
 800a926:	4463      	add	r3, ip
 800a928:	0412      	lsls	r2, r2, #16
 800a92a:	0c12      	lsrs	r2, r2, #16
 800a92c:	601a      	str	r2, [r3, #0]
 800a92e:	68bb      	ldr	r3, [r7, #8]
 800a930:	781b      	ldrb	r3, [r3, #0]
 800a932:	00db      	lsls	r3, r3, #3
 800a934:	4abf      	ldr	r2, [pc, #764]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a936:	189a      	adds	r2, r3, r2
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	781b      	ldrb	r3, [r3, #0]
 800a93c:	00db      	lsls	r3, r3, #3
 800a93e:	49bd      	ldr	r1, [pc, #756]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a940:	468c      	mov	ip, r1
 800a942:	4463      	add	r3, ip
 800a944:	6812      	ldr	r2, [r2, #0]
 800a946:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800a948:	68bb      	ldr	r3, [r7, #8]
 800a94a:	785b      	ldrb	r3, [r3, #1]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d121      	bne.n	800a994 <HAL_PCD_EP_DB_Transmit+0x138>
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	781b      	ldrb	r3, [r3, #0]
 800a954:	00db      	lsls	r3, r3, #3
 800a956:	4ab7      	ldr	r2, [pc, #732]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a958:	4694      	mov	ip, r2
 800a95a:	4463      	add	r3, ip
 800a95c:	685a      	ldr	r2, [r3, #4]
 800a95e:	68bb      	ldr	r3, [r7, #8]
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	00db      	lsls	r3, r3, #3
 800a964:	49b3      	ldr	r1, [pc, #716]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a966:	468c      	mov	ip, r1
 800a968:	4463      	add	r3, ip
 800a96a:	0192      	lsls	r2, r2, #6
 800a96c:	0992      	lsrs	r2, r2, #6
 800a96e:	605a      	str	r2, [r3, #4]
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	781b      	ldrb	r3, [r3, #0]
 800a974:	00db      	lsls	r3, r3, #3
 800a976:	4aaf      	ldr	r2, [pc, #700]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a978:	4694      	mov	ip, r2
 800a97a:	4463      	add	r3, ip
 800a97c:	685a      	ldr	r2, [r3, #4]
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	781b      	ldrb	r3, [r3, #0]
 800a982:	00db      	lsls	r3, r3, #3
 800a984:	49ab      	ldr	r1, [pc, #684]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a986:	468c      	mov	ip, r1
 800a988:	4463      	add	r3, ip
 800a98a:	2180      	movs	r1, #128	@ 0x80
 800a98c:	0609      	lsls	r1, r1, #24
 800a98e:	430a      	orrs	r2, r1
 800a990:	605a      	str	r2, [r3, #4]
 800a992:	e020      	b.n	800a9d6 <HAL_PCD_EP_DB_Transmit+0x17a>
 800a994:	68bb      	ldr	r3, [r7, #8]
 800a996:	785b      	ldrb	r3, [r3, #1]
 800a998:	2b01      	cmp	r3, #1
 800a99a:	d11c      	bne.n	800a9d6 <HAL_PCD_EP_DB_Transmit+0x17a>
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	00db      	lsls	r3, r3, #3
 800a9a2:	4aa4      	ldr	r2, [pc, #656]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a9a4:	4694      	mov	ip, r2
 800a9a6:	4463      	add	r3, ip
 800a9a8:	685a      	ldr	r2, [r3, #4]
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	781b      	ldrb	r3, [r3, #0]
 800a9ae:	00db      	lsls	r3, r3, #3
 800a9b0:	49a0      	ldr	r1, [pc, #640]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a9b2:	468c      	mov	ip, r1
 800a9b4:	4463      	add	r3, ip
 800a9b6:	0412      	lsls	r2, r2, #16
 800a9b8:	0c12      	lsrs	r2, r2, #16
 800a9ba:	605a      	str	r2, [r3, #4]
 800a9bc:	68bb      	ldr	r3, [r7, #8]
 800a9be:	781b      	ldrb	r3, [r3, #0]
 800a9c0:	00db      	lsls	r3, r3, #3
 800a9c2:	4a9c      	ldr	r2, [pc, #624]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a9c4:	189a      	adds	r2, r3, r2
 800a9c6:	68bb      	ldr	r3, [r7, #8]
 800a9c8:	781b      	ldrb	r3, [r3, #0]
 800a9ca:	00db      	lsls	r3, r3, #3
 800a9cc:	4999      	ldr	r1, [pc, #612]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800a9ce:	468c      	mov	ip, r1
 800a9d0:	4463      	add	r3, ip
 800a9d2:	6852      	ldr	r2, [r2, #4]
 800a9d4:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800a9d6:	68bb      	ldr	r3, [r7, #8]
 800a9d8:	781a      	ldrb	r2, [r3, #0]
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	0011      	movs	r1, r2
 800a9de:	0018      	movs	r0, r3
 800a9e0:	f00f ff88 	bl	801a8f4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800a9e4:	1dbb      	adds	r3, r7, #6
 800a9e6:	881a      	ldrh	r2, [r3, #0]
 800a9e8:	2380      	movs	r3, #128	@ 0x80
 800a9ea:	01db      	lsls	r3, r3, #7
 800a9ec:	4013      	ands	r3, r2
 800a9ee:	d100      	bne.n	800a9f2 <HAL_PCD_EP_DB_Transmit+0x196>
 800a9f0:	e2d5      	b.n	800af9e <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	001a      	movs	r2, r3
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	781b      	ldrb	r3, [r3, #0]
 800a9fc:	009b      	lsls	r3, r3, #2
 800a9fe:	18d3      	adds	r3, r2, r3
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	4a8d      	ldr	r2, [pc, #564]	@ (800ac38 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 800aa04:	4013      	ands	r3, r2
 800aa06:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	001a      	movs	r2, r3
 800aa0e:	68bb      	ldr	r3, [r7, #8]
 800aa10:	781b      	ldrb	r3, [r3, #0]
 800aa12:	009b      	lsls	r3, r3, #2
 800aa14:	18d3      	adds	r3, r2, r3
 800aa16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aa18:	4988      	ldr	r1, [pc, #544]	@ (800ac3c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800aa1a:	430a      	orrs	r2, r1
 800aa1c:	601a      	str	r2, [r3, #0]
 800aa1e:	e2be      	b.n	800af9e <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800aa20:	1dbb      	adds	r3, r7, #6
 800aa22:	881a      	ldrh	r2, [r3, #0]
 800aa24:	2380      	movs	r3, #128	@ 0x80
 800aa26:	01db      	lsls	r3, r3, #7
 800aa28:	4013      	ands	r3, r2
 800aa2a:	d015      	beq.n	800aa58 <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	001a      	movs	r2, r3
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	009b      	lsls	r3, r3, #2
 800aa38:	18d3      	adds	r3, r2, r3
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	4a7e      	ldr	r2, [pc, #504]	@ (800ac38 <HAL_PCD_EP_DB_Transmit+0x3dc>)
 800aa3e:	4013      	ands	r3, r2
 800aa40:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	001a      	movs	r2, r3
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	009b      	lsls	r3, r3, #2
 800aa4e:	18d3      	adds	r3, r2, r3
 800aa50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aa52:	497a      	ldr	r1, [pc, #488]	@ (800ac3c <HAL_PCD_EP_DB_Transmit+0x3e0>)
 800aa54:	430a      	orrs	r2, r1
 800aa56:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	2224      	movs	r2, #36	@ 0x24
 800aa5c:	5c9b      	ldrb	r3, [r3, r2]
 800aa5e:	2b01      	cmp	r3, #1
 800aa60:	d000      	beq.n	800aa64 <HAL_PCD_EP_DB_Transmit+0x208>
 800aa62:	e29c      	b.n	800af9e <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 800aa64:	68bb      	ldr	r3, [r7, #8]
 800aa66:	695a      	ldr	r2, [r3, #20]
 800aa68:	211e      	movs	r1, #30
 800aa6a:	187b      	adds	r3, r7, r1
 800aa6c:	881b      	ldrh	r3, [r3, #0]
 800aa6e:	18d2      	adds	r2, r2, r3
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800aa74:	68bb      	ldr	r3, [r7, #8]
 800aa76:	69da      	ldr	r2, [r3, #28]
 800aa78:	187b      	adds	r3, r7, r1
 800aa7a:	881b      	ldrh	r3, [r3, #0]
 800aa7c:	18d2      	adds	r2, r2, r3
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	6a1a      	ldr	r2, [r3, #32]
 800aa86:	68bb      	ldr	r3, [r7, #8]
 800aa88:	691b      	ldr	r3, [r3, #16]
 800aa8a:	429a      	cmp	r2, r3
 800aa8c:	d309      	bcc.n	800aaa2 <HAL_PCD_EP_DB_Transmit+0x246>
        {
          len = ep->maxpacket;
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	691b      	ldr	r3, [r3, #16]
 800aa92:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	6a1a      	ldr	r2, [r3, #32]
 800aa98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa9a:	1ad2      	subs	r2, r2, r3
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	621a      	str	r2, [r3, #32]
 800aaa0:	e016      	b.n	800aad0 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else if (ep->xfer_len_db == 0U)
 800aaa2:	68bb      	ldr	r3, [r7, #8]
 800aaa4:	6a1b      	ldr	r3, [r3, #32]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d108      	bne.n	800aabc <HAL_PCD_EP_DB_Transmit+0x260>
        {
          len = TxPctSize;
 800aaaa:	231e      	movs	r3, #30
 800aaac:	18fb      	adds	r3, r7, r3
 800aaae:	881b      	ldrh	r3, [r3, #0]
 800aab0:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 800aab2:	68bb      	ldr	r3, [r7, #8]
 800aab4:	2224      	movs	r2, #36	@ 0x24
 800aab6:	2100      	movs	r1, #0
 800aab8:	5499      	strb	r1, [r3, r2]
 800aaba:	e009      	b.n	800aad0 <HAL_PCD_EP_DB_Transmit+0x274>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	2224      	movs	r2, #36	@ 0x24
 800aac0:	2100      	movs	r1, #0
 800aac2:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	6a1b      	ldr	r3, [r3, #32]
 800aac8:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 800aaca:	68bb      	ldr	r3, [r7, #8]
 800aacc:	2200      	movs	r2, #0
 800aace:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	785b      	ldrb	r3, [r3, #1]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d162      	bne.n	800ab9e <HAL_PCD_EP_DB_Transmit+0x342>
 800aad8:	68bb      	ldr	r3, [r7, #8]
 800aada:	781b      	ldrb	r3, [r3, #0]
 800aadc:	00db      	lsls	r3, r3, #3
 800aade:	4a55      	ldr	r2, [pc, #340]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800aae0:	4694      	mov	ip, r2
 800aae2:	4463      	add	r3, ip
 800aae4:	681a      	ldr	r2, [r3, #0]
 800aae6:	68bb      	ldr	r3, [r7, #8]
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	00db      	lsls	r3, r3, #3
 800aaec:	4951      	ldr	r1, [pc, #324]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800aaee:	468c      	mov	ip, r1
 800aaf0:	4463      	add	r3, ip
 800aaf2:	0192      	lsls	r2, r2, #6
 800aaf4:	0992      	lsrs	r2, r2, #6
 800aaf6:	601a      	str	r2, [r3, #0]
 800aaf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aafa:	2b3e      	cmp	r3, #62	@ 0x3e
 800aafc:	d91e      	bls.n	800ab3c <HAL_PCD_EP_DB_Transmit+0x2e0>
 800aafe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab00:	095b      	lsrs	r3, r3, #5
 800ab02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab06:	221f      	movs	r2, #31
 800ab08:	4013      	ands	r3, r2
 800ab0a:	d102      	bne.n	800ab12 <HAL_PCD_EP_DB_Transmit+0x2b6>
 800ab0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab0e:	3b01      	subs	r3, #1
 800ab10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	781b      	ldrb	r3, [r3, #0]
 800ab16:	00db      	lsls	r3, r3, #3
 800ab18:	4a46      	ldr	r2, [pc, #280]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ab1a:	4694      	mov	ip, r2
 800ab1c:	4463      	add	r3, ip
 800ab1e:	681a      	ldr	r2, [r3, #0]
 800ab20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab22:	069b      	lsls	r3, r3, #26
 800ab24:	431a      	orrs	r2, r3
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	781b      	ldrb	r3, [r3, #0]
 800ab2a:	00db      	lsls	r3, r3, #3
 800ab2c:	4941      	ldr	r1, [pc, #260]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ab2e:	468c      	mov	ip, r1
 800ab30:	4463      	add	r3, ip
 800ab32:	2180      	movs	r1, #128	@ 0x80
 800ab34:	0609      	lsls	r1, r1, #24
 800ab36:	430a      	orrs	r2, r1
 800ab38:	601a      	str	r2, [r3, #0]
 800ab3a:	e055      	b.n	800abe8 <HAL_PCD_EP_DB_Transmit+0x38c>
 800ab3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d111      	bne.n	800ab66 <HAL_PCD_EP_DB_Transmit+0x30a>
 800ab42:	68bb      	ldr	r3, [r7, #8]
 800ab44:	781b      	ldrb	r3, [r3, #0]
 800ab46:	00db      	lsls	r3, r3, #3
 800ab48:	4a3a      	ldr	r2, [pc, #232]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ab4a:	4694      	mov	ip, r2
 800ab4c:	4463      	add	r3, ip
 800ab4e:	681a      	ldr	r2, [r3, #0]
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	781b      	ldrb	r3, [r3, #0]
 800ab54:	00db      	lsls	r3, r3, #3
 800ab56:	4937      	ldr	r1, [pc, #220]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ab58:	468c      	mov	ip, r1
 800ab5a:	4463      	add	r3, ip
 800ab5c:	2180      	movs	r1, #128	@ 0x80
 800ab5e:	0609      	lsls	r1, r1, #24
 800ab60:	430a      	orrs	r2, r1
 800ab62:	601a      	str	r2, [r3, #0]
 800ab64:	e040      	b.n	800abe8 <HAL_PCD_EP_DB_Transmit+0x38c>
 800ab66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab68:	085b      	lsrs	r3, r3, #1
 800ab6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab6e:	2201      	movs	r2, #1
 800ab70:	4013      	ands	r3, r2
 800ab72:	d002      	beq.n	800ab7a <HAL_PCD_EP_DB_Transmit+0x31e>
 800ab74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab76:	3301      	adds	r3, #1
 800ab78:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	781b      	ldrb	r3, [r3, #0]
 800ab7e:	00db      	lsls	r3, r3, #3
 800ab80:	4a2c      	ldr	r2, [pc, #176]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ab82:	4694      	mov	ip, r2
 800ab84:	4463      	add	r3, ip
 800ab86:	6819      	ldr	r1, [r3, #0]
 800ab88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab8a:	069a      	lsls	r2, r3, #26
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	781b      	ldrb	r3, [r3, #0]
 800ab90:	00db      	lsls	r3, r3, #3
 800ab92:	4828      	ldr	r0, [pc, #160]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800ab94:	4684      	mov	ip, r0
 800ab96:	4463      	add	r3, ip
 800ab98:	430a      	orrs	r2, r1
 800ab9a:	601a      	str	r2, [r3, #0]
 800ab9c:	e024      	b.n	800abe8 <HAL_PCD_EP_DB_Transmit+0x38c>
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	785b      	ldrb	r3, [r3, #1]
 800aba2:	2b01      	cmp	r3, #1
 800aba4:	d120      	bne.n	800abe8 <HAL_PCD_EP_DB_Transmit+0x38c>
 800aba6:	68bb      	ldr	r3, [r7, #8]
 800aba8:	781b      	ldrb	r3, [r3, #0]
 800abaa:	00db      	lsls	r3, r3, #3
 800abac:	4a21      	ldr	r2, [pc, #132]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800abae:	4694      	mov	ip, r2
 800abb0:	4463      	add	r3, ip
 800abb2:	681a      	ldr	r2, [r3, #0]
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	781b      	ldrb	r3, [r3, #0]
 800abb8:	00db      	lsls	r3, r3, #3
 800abba:	491e      	ldr	r1, [pc, #120]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800abbc:	468c      	mov	ip, r1
 800abbe:	4463      	add	r3, ip
 800abc0:	0412      	lsls	r2, r2, #16
 800abc2:	0c12      	lsrs	r2, r2, #16
 800abc4:	601a      	str	r2, [r3, #0]
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	781b      	ldrb	r3, [r3, #0]
 800abca:	00db      	lsls	r3, r3, #3
 800abcc:	4a19      	ldr	r2, [pc, #100]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800abce:	4694      	mov	ip, r2
 800abd0:	4463      	add	r3, ip
 800abd2:	6819      	ldr	r1, [r3, #0]
 800abd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abd6:	041a      	lsls	r2, r3, #16
 800abd8:	68bb      	ldr	r3, [r7, #8]
 800abda:	781b      	ldrb	r3, [r3, #0]
 800abdc:	00db      	lsls	r3, r3, #3
 800abde:	4815      	ldr	r0, [pc, #84]	@ (800ac34 <HAL_PCD_EP_DB_Transmit+0x3d8>)
 800abe0:	4684      	mov	ip, r0
 800abe2:	4463      	add	r3, ip
 800abe4:	430a      	orrs	r2, r1
 800abe6:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	6818      	ldr	r0, [r3, #0]
 800abec:	68bb      	ldr	r3, [r7, #8]
 800abee:	6959      	ldr	r1, [r3, #20]
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	891a      	ldrh	r2, [r3, #8]
 800abf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abf6:	b29b      	uxth	r3, r3
 800abf8:	f004 fbdc 	bl	800f3b4 <USB_WritePMA>
 800abfc:	e1cf      	b.n	800af9e <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	251e      	movs	r5, #30
 800ac08:	197c      	adds	r4, r7, r5
 800ac0a:	0019      	movs	r1, r3
 800ac0c:	0010      	movs	r0, r2
 800ac0e:	f7fe fc91 	bl	8009534 <PCD_GET_EP_DBUF1_CNT>
 800ac12:	0003      	movs	r3, r0
 800ac14:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	699a      	ldr	r2, [r3, #24]
 800ac1a:	197b      	adds	r3, r7, r5
 800ac1c:	881b      	ldrh	r3, [r3, #0]
 800ac1e:	429a      	cmp	r2, r3
 800ac20:	d30e      	bcc.n	800ac40 <HAL_PCD_EP_DB_Transmit+0x3e4>
    {
      ep->xfer_len -= TxPctSize;
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	699a      	ldr	r2, [r3, #24]
 800ac26:	197b      	adds	r3, r7, r5
 800ac28:	881b      	ldrh	r3, [r3, #0]
 800ac2a:	1ad2      	subs	r2, r2, r3
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	619a      	str	r2, [r3, #24]
 800ac30:	e009      	b.n	800ac46 <HAL_PCD_EP_DB_Transmit+0x3ea>
 800ac32:	46c0      	nop			@ (mov r8, r8)
 800ac34:	40009800 	.word	0x40009800
 800ac38:	07ff8f8f 	.word	0x07ff8f8f
 800ac3c:	0000c080 	.word	0x0000c080
    }
    else
    {
      ep->xfer_len = 0U;
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	2200      	movs	r2, #0
 800ac44:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	699b      	ldr	r3, [r3, #24]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d000      	beq.n	800ac50 <HAL_PCD_EP_DB_Transmit+0x3f4>
 800ac4e:	e0b2      	b.n	800adb6 <HAL_PCD_EP_DB_Transmit+0x55a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800ac50:	68bb      	ldr	r3, [r7, #8]
 800ac52:	785b      	ldrb	r3, [r3, #1]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d121      	bne.n	800ac9c <HAL_PCD_EP_DB_Transmit+0x440>
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	781b      	ldrb	r3, [r3, #0]
 800ac5c:	00db      	lsls	r3, r3, #3
 800ac5e:	4ab5      	ldr	r2, [pc, #724]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800ac60:	4694      	mov	ip, r2
 800ac62:	4463      	add	r3, ip
 800ac64:	681a      	ldr	r2, [r3, #0]
 800ac66:	68bb      	ldr	r3, [r7, #8]
 800ac68:	781b      	ldrb	r3, [r3, #0]
 800ac6a:	00db      	lsls	r3, r3, #3
 800ac6c:	49b1      	ldr	r1, [pc, #708]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800ac6e:	468c      	mov	ip, r1
 800ac70:	4463      	add	r3, ip
 800ac72:	0192      	lsls	r2, r2, #6
 800ac74:	0992      	lsrs	r2, r2, #6
 800ac76:	601a      	str	r2, [r3, #0]
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	781b      	ldrb	r3, [r3, #0]
 800ac7c:	00db      	lsls	r3, r3, #3
 800ac7e:	4aad      	ldr	r2, [pc, #692]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800ac80:	4694      	mov	ip, r2
 800ac82:	4463      	add	r3, ip
 800ac84:	681a      	ldr	r2, [r3, #0]
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	00db      	lsls	r3, r3, #3
 800ac8c:	49a9      	ldr	r1, [pc, #676]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800ac8e:	468c      	mov	ip, r1
 800ac90:	4463      	add	r3, ip
 800ac92:	2180      	movs	r1, #128	@ 0x80
 800ac94:	0609      	lsls	r1, r1, #24
 800ac96:	430a      	orrs	r2, r1
 800ac98:	601a      	str	r2, [r3, #0]
 800ac9a:	e020      	b.n	800acde <HAL_PCD_EP_DB_Transmit+0x482>
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	785b      	ldrb	r3, [r3, #1]
 800aca0:	2b01      	cmp	r3, #1
 800aca2:	d11c      	bne.n	800acde <HAL_PCD_EP_DB_Transmit+0x482>
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	00db      	lsls	r3, r3, #3
 800acaa:	4aa2      	ldr	r2, [pc, #648]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800acac:	4694      	mov	ip, r2
 800acae:	4463      	add	r3, ip
 800acb0:	681a      	ldr	r2, [r3, #0]
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	781b      	ldrb	r3, [r3, #0]
 800acb6:	00db      	lsls	r3, r3, #3
 800acb8:	499e      	ldr	r1, [pc, #632]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800acba:	468c      	mov	ip, r1
 800acbc:	4463      	add	r3, ip
 800acbe:	0412      	lsls	r2, r2, #16
 800acc0:	0c12      	lsrs	r2, r2, #16
 800acc2:	601a      	str	r2, [r3, #0]
 800acc4:	68bb      	ldr	r3, [r7, #8]
 800acc6:	781b      	ldrb	r3, [r3, #0]
 800acc8:	00db      	lsls	r3, r3, #3
 800acca:	4a9a      	ldr	r2, [pc, #616]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800accc:	189a      	adds	r2, r3, r2
 800acce:	68bb      	ldr	r3, [r7, #8]
 800acd0:	781b      	ldrb	r3, [r3, #0]
 800acd2:	00db      	lsls	r3, r3, #3
 800acd4:	4997      	ldr	r1, [pc, #604]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800acd6:	468c      	mov	ip, r1
 800acd8:	4463      	add	r3, ip
 800acda:	6812      	ldr	r2, [r2, #0]
 800acdc:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	785b      	ldrb	r3, [r3, #1]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d121      	bne.n	800ad2a <HAL_PCD_EP_DB_Transmit+0x4ce>
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	00db      	lsls	r3, r3, #3
 800acec:	4a91      	ldr	r2, [pc, #580]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800acee:	4694      	mov	ip, r2
 800acf0:	4463      	add	r3, ip
 800acf2:	685a      	ldr	r2, [r3, #4]
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	781b      	ldrb	r3, [r3, #0]
 800acf8:	00db      	lsls	r3, r3, #3
 800acfa:	498e      	ldr	r1, [pc, #568]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800acfc:	468c      	mov	ip, r1
 800acfe:	4463      	add	r3, ip
 800ad00:	0192      	lsls	r2, r2, #6
 800ad02:	0992      	lsrs	r2, r2, #6
 800ad04:	605a      	str	r2, [r3, #4]
 800ad06:	68bb      	ldr	r3, [r7, #8]
 800ad08:	781b      	ldrb	r3, [r3, #0]
 800ad0a:	00db      	lsls	r3, r3, #3
 800ad0c:	4a89      	ldr	r2, [pc, #548]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800ad0e:	4694      	mov	ip, r2
 800ad10:	4463      	add	r3, ip
 800ad12:	685a      	ldr	r2, [r3, #4]
 800ad14:	68bb      	ldr	r3, [r7, #8]
 800ad16:	781b      	ldrb	r3, [r3, #0]
 800ad18:	00db      	lsls	r3, r3, #3
 800ad1a:	4986      	ldr	r1, [pc, #536]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800ad1c:	468c      	mov	ip, r1
 800ad1e:	4463      	add	r3, ip
 800ad20:	2180      	movs	r1, #128	@ 0x80
 800ad22:	0609      	lsls	r1, r1, #24
 800ad24:	430a      	orrs	r2, r1
 800ad26:	605a      	str	r2, [r3, #4]
 800ad28:	e020      	b.n	800ad6c <HAL_PCD_EP_DB_Transmit+0x510>
 800ad2a:	68bb      	ldr	r3, [r7, #8]
 800ad2c:	785b      	ldrb	r3, [r3, #1]
 800ad2e:	2b01      	cmp	r3, #1
 800ad30:	d11c      	bne.n	800ad6c <HAL_PCD_EP_DB_Transmit+0x510>
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	00db      	lsls	r3, r3, #3
 800ad38:	4a7e      	ldr	r2, [pc, #504]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800ad3a:	4694      	mov	ip, r2
 800ad3c:	4463      	add	r3, ip
 800ad3e:	685a      	ldr	r2, [r3, #4]
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	781b      	ldrb	r3, [r3, #0]
 800ad44:	00db      	lsls	r3, r3, #3
 800ad46:	497b      	ldr	r1, [pc, #492]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800ad48:	468c      	mov	ip, r1
 800ad4a:	4463      	add	r3, ip
 800ad4c:	0412      	lsls	r2, r2, #16
 800ad4e:	0c12      	lsrs	r2, r2, #16
 800ad50:	605a      	str	r2, [r3, #4]
 800ad52:	68bb      	ldr	r3, [r7, #8]
 800ad54:	781b      	ldrb	r3, [r3, #0]
 800ad56:	00db      	lsls	r3, r3, #3
 800ad58:	4a76      	ldr	r2, [pc, #472]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800ad5a:	189a      	adds	r2, r3, r2
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	781b      	ldrb	r3, [r3, #0]
 800ad60:	00db      	lsls	r3, r3, #3
 800ad62:	4974      	ldr	r1, [pc, #464]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800ad64:	468c      	mov	ip, r1
 800ad66:	4463      	add	r3, ip
 800ad68:	6852      	ldr	r2, [r2, #4]
 800ad6a:	605a      	str	r2, [r3, #4]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ad6c:	68bb      	ldr	r3, [r7, #8]
 800ad6e:	781a      	ldrb	r2, [r3, #0]
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	0011      	movs	r1, r2
 800ad74:	0018      	movs	r0, r3
 800ad76:	f00f fdbd 	bl	801a8f4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800ad7a:	1dbb      	adds	r3, r7, #6
 800ad7c:	881a      	ldrh	r2, [r3, #0]
 800ad7e:	2380      	movs	r3, #128	@ 0x80
 800ad80:	01db      	lsls	r3, r3, #7
 800ad82:	4013      	ands	r3, r2
 800ad84:	d000      	beq.n	800ad88 <HAL_PCD_EP_DB_Transmit+0x52c>
 800ad86:	e10a      	b.n	800af9e <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	001a      	movs	r2, r3
 800ad8e:	68bb      	ldr	r3, [r7, #8]
 800ad90:	781b      	ldrb	r3, [r3, #0]
 800ad92:	009b      	lsls	r3, r3, #2
 800ad94:	18d3      	adds	r3, r2, r3
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	4a67      	ldr	r2, [pc, #412]	@ (800af38 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 800ad9a:	4013      	ands	r3, r2
 800ad9c:	623b      	str	r3, [r7, #32]
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	001a      	movs	r2, r3
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	781b      	ldrb	r3, [r3, #0]
 800ada8:	009b      	lsls	r3, r3, #2
 800adaa:	18d3      	adds	r3, r2, r3
 800adac:	6a3a      	ldr	r2, [r7, #32]
 800adae:	4963      	ldr	r1, [pc, #396]	@ (800af3c <HAL_PCD_EP_DB_Transmit+0x6e0>)
 800adb0:	430a      	orrs	r2, r1
 800adb2:	601a      	str	r2, [r3, #0]
 800adb4:	e0f3      	b.n	800af9e <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800adb6:	1dbb      	adds	r3, r7, #6
 800adb8:	881a      	ldrh	r2, [r3, #0]
 800adba:	2380      	movs	r3, #128	@ 0x80
 800adbc:	01db      	lsls	r3, r3, #7
 800adbe:	4013      	ands	r3, r2
 800adc0:	d115      	bne.n	800adee <HAL_PCD_EP_DB_Transmit+0x592>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	001a      	movs	r2, r3
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	781b      	ldrb	r3, [r3, #0]
 800adcc:	009b      	lsls	r3, r3, #2
 800adce:	18d3      	adds	r3, r2, r3
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	4a59      	ldr	r2, [pc, #356]	@ (800af38 <HAL_PCD_EP_DB_Transmit+0x6dc>)
 800add4:	4013      	ands	r3, r2
 800add6:	617b      	str	r3, [r7, #20]
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	001a      	movs	r2, r3
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	781b      	ldrb	r3, [r3, #0]
 800ade2:	009b      	lsls	r3, r3, #2
 800ade4:	18d3      	adds	r3, r2, r3
 800ade6:	697a      	ldr	r2, [r7, #20]
 800ade8:	4954      	ldr	r1, [pc, #336]	@ (800af3c <HAL_PCD_EP_DB_Transmit+0x6e0>)
 800adea:	430a      	orrs	r2, r1
 800adec:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800adee:	68bb      	ldr	r3, [r7, #8]
 800adf0:	2224      	movs	r2, #36	@ 0x24
 800adf2:	5c9b      	ldrb	r3, [r3, r2]
 800adf4:	2b01      	cmp	r3, #1
 800adf6:	d000      	beq.n	800adfa <HAL_PCD_EP_DB_Transmit+0x59e>
 800adf8:	e0d1      	b.n	800af9e <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 800adfa:	68bb      	ldr	r3, [r7, #8]
 800adfc:	695a      	ldr	r2, [r3, #20]
 800adfe:	211e      	movs	r1, #30
 800ae00:	187b      	adds	r3, r7, r1
 800ae02:	881b      	ldrh	r3, [r3, #0]
 800ae04:	18d2      	adds	r2, r2, r3
 800ae06:	68bb      	ldr	r3, [r7, #8]
 800ae08:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	69da      	ldr	r2, [r3, #28]
 800ae0e:	187b      	adds	r3, r7, r1
 800ae10:	881b      	ldrh	r3, [r3, #0]
 800ae12:	18d2      	adds	r2, r2, r3
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800ae18:	68bb      	ldr	r3, [r7, #8]
 800ae1a:	6a1a      	ldr	r2, [r3, #32]
 800ae1c:	68bb      	ldr	r3, [r7, #8]
 800ae1e:	691b      	ldr	r3, [r3, #16]
 800ae20:	429a      	cmp	r2, r3
 800ae22:	d309      	bcc.n	800ae38 <HAL_PCD_EP_DB_Transmit+0x5dc>
        {
          len = ep->maxpacket;
 800ae24:	68bb      	ldr	r3, [r7, #8]
 800ae26:	691b      	ldr	r3, [r3, #16]
 800ae28:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db -= len;
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	6a1a      	ldr	r2, [r3, #32]
 800ae2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae30:	1ad2      	subs	r2, r2, r3
 800ae32:	68bb      	ldr	r3, [r7, #8]
 800ae34:	621a      	str	r2, [r3, #32]
 800ae36:	e016      	b.n	800ae66 <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else if (ep->xfer_len_db == 0U)
 800ae38:	68bb      	ldr	r3, [r7, #8]
 800ae3a:	6a1b      	ldr	r3, [r3, #32]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d108      	bne.n	800ae52 <HAL_PCD_EP_DB_Transmit+0x5f6>
        {
          len = TxPctSize;
 800ae40:	231e      	movs	r3, #30
 800ae42:	18fb      	adds	r3, r7, r3
 800ae44:	881b      	ldrh	r3, [r3, #0]
 800ae46:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_fill_db = 0U;
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	2224      	movs	r2, #36	@ 0x24
 800ae4c:	2100      	movs	r1, #0
 800ae4e:	5499      	strb	r1, [r3, r2]
 800ae50:	e009      	b.n	800ae66 <HAL_PCD_EP_DB_Transmit+0x60a>
        }
        else
        {
          len = ep->xfer_len_db;
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	6a1b      	ldr	r3, [r3, #32]
 800ae56:	627b      	str	r3, [r7, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 800ae58:	68bb      	ldr	r3, [r7, #8]
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800ae5e:	68bb      	ldr	r3, [r7, #8]
 800ae60:	2224      	movs	r2, #36	@ 0x24
 800ae62:	2100      	movs	r1, #0
 800ae64:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800ae66:	68bb      	ldr	r3, [r7, #8]
 800ae68:	785b      	ldrb	r3, [r3, #1]
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d168      	bne.n	800af40 <HAL_PCD_EP_DB_Transmit+0x6e4>
 800ae6e:	68bb      	ldr	r3, [r7, #8]
 800ae70:	781b      	ldrb	r3, [r3, #0]
 800ae72:	00db      	lsls	r3, r3, #3
 800ae74:	4a2f      	ldr	r2, [pc, #188]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800ae76:	4694      	mov	ip, r2
 800ae78:	4463      	add	r3, ip
 800ae7a:	685a      	ldr	r2, [r3, #4]
 800ae7c:	68bb      	ldr	r3, [r7, #8]
 800ae7e:	781b      	ldrb	r3, [r3, #0]
 800ae80:	00db      	lsls	r3, r3, #3
 800ae82:	492c      	ldr	r1, [pc, #176]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800ae84:	468c      	mov	ip, r1
 800ae86:	4463      	add	r3, ip
 800ae88:	0192      	lsls	r2, r2, #6
 800ae8a:	0992      	lsrs	r2, r2, #6
 800ae8c:	605a      	str	r2, [r3, #4]
 800ae8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae90:	2b3e      	cmp	r3, #62	@ 0x3e
 800ae92:	d91e      	bls.n	800aed2 <HAL_PCD_EP_DB_Transmit+0x676>
 800ae94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae96:	095b      	lsrs	r3, r3, #5
 800ae98:	61bb      	str	r3, [r7, #24]
 800ae9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae9c:	221f      	movs	r2, #31
 800ae9e:	4013      	ands	r3, r2
 800aea0:	d102      	bne.n	800aea8 <HAL_PCD_EP_DB_Transmit+0x64c>
 800aea2:	69bb      	ldr	r3, [r7, #24]
 800aea4:	3b01      	subs	r3, #1
 800aea6:	61bb      	str	r3, [r7, #24]
 800aea8:	68bb      	ldr	r3, [r7, #8]
 800aeaa:	781b      	ldrb	r3, [r3, #0]
 800aeac:	00db      	lsls	r3, r3, #3
 800aeae:	4a21      	ldr	r2, [pc, #132]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800aeb0:	4694      	mov	ip, r2
 800aeb2:	4463      	add	r3, ip
 800aeb4:	685a      	ldr	r2, [r3, #4]
 800aeb6:	69bb      	ldr	r3, [r7, #24]
 800aeb8:	069b      	lsls	r3, r3, #26
 800aeba:	431a      	orrs	r2, r3
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	781b      	ldrb	r3, [r3, #0]
 800aec0:	00db      	lsls	r3, r3, #3
 800aec2:	491c      	ldr	r1, [pc, #112]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800aec4:	468c      	mov	ip, r1
 800aec6:	4463      	add	r3, ip
 800aec8:	2180      	movs	r1, #128	@ 0x80
 800aeca:	0609      	lsls	r1, r1, #24
 800aecc:	430a      	orrs	r2, r1
 800aece:	605a      	str	r2, [r3, #4]
 800aed0:	e05b      	b.n	800af8a <HAL_PCD_EP_DB_Transmit+0x72e>
 800aed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d111      	bne.n	800aefc <HAL_PCD_EP_DB_Transmit+0x6a0>
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	781b      	ldrb	r3, [r3, #0]
 800aedc:	00db      	lsls	r3, r3, #3
 800aede:	4a15      	ldr	r2, [pc, #84]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800aee0:	4694      	mov	ip, r2
 800aee2:	4463      	add	r3, ip
 800aee4:	685a      	ldr	r2, [r3, #4]
 800aee6:	68bb      	ldr	r3, [r7, #8]
 800aee8:	781b      	ldrb	r3, [r3, #0]
 800aeea:	00db      	lsls	r3, r3, #3
 800aeec:	4911      	ldr	r1, [pc, #68]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800aeee:	468c      	mov	ip, r1
 800aef0:	4463      	add	r3, ip
 800aef2:	2180      	movs	r1, #128	@ 0x80
 800aef4:	0609      	lsls	r1, r1, #24
 800aef6:	430a      	orrs	r2, r1
 800aef8:	605a      	str	r2, [r3, #4]
 800aefa:	e046      	b.n	800af8a <HAL_PCD_EP_DB_Transmit+0x72e>
 800aefc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aefe:	085b      	lsrs	r3, r3, #1
 800af00:	61bb      	str	r3, [r7, #24]
 800af02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af04:	2201      	movs	r2, #1
 800af06:	4013      	ands	r3, r2
 800af08:	d002      	beq.n	800af10 <HAL_PCD_EP_DB_Transmit+0x6b4>
 800af0a:	69bb      	ldr	r3, [r7, #24]
 800af0c:	3301      	adds	r3, #1
 800af0e:	61bb      	str	r3, [r7, #24]
 800af10:	68bb      	ldr	r3, [r7, #8]
 800af12:	781b      	ldrb	r3, [r3, #0]
 800af14:	00db      	lsls	r3, r3, #3
 800af16:	4a07      	ldr	r2, [pc, #28]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800af18:	4694      	mov	ip, r2
 800af1a:	4463      	add	r3, ip
 800af1c:	6859      	ldr	r1, [r3, #4]
 800af1e:	69bb      	ldr	r3, [r7, #24]
 800af20:	069a      	lsls	r2, r3, #26
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	781b      	ldrb	r3, [r3, #0]
 800af26:	00db      	lsls	r3, r3, #3
 800af28:	4802      	ldr	r0, [pc, #8]	@ (800af34 <HAL_PCD_EP_DB_Transmit+0x6d8>)
 800af2a:	4684      	mov	ip, r0
 800af2c:	4463      	add	r3, ip
 800af2e:	430a      	orrs	r2, r1
 800af30:	605a      	str	r2, [r3, #4]
 800af32:	e02a      	b.n	800af8a <HAL_PCD_EP_DB_Transmit+0x72e>
 800af34:	40009800 	.word	0x40009800
 800af38:	07ff8f8f 	.word	0x07ff8f8f
 800af3c:	0000c080 	.word	0x0000c080
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	785b      	ldrb	r3, [r3, #1]
 800af44:	2b01      	cmp	r3, #1
 800af46:	d120      	bne.n	800af8a <HAL_PCD_EP_DB_Transmit+0x72e>
 800af48:	68bb      	ldr	r3, [r7, #8]
 800af4a:	781b      	ldrb	r3, [r3, #0]
 800af4c:	00db      	lsls	r3, r3, #3
 800af4e:	4a25      	ldr	r2, [pc, #148]	@ (800afe4 <HAL_PCD_EP_DB_Transmit+0x788>)
 800af50:	4694      	mov	ip, r2
 800af52:	4463      	add	r3, ip
 800af54:	685a      	ldr	r2, [r3, #4]
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	781b      	ldrb	r3, [r3, #0]
 800af5a:	00db      	lsls	r3, r3, #3
 800af5c:	4921      	ldr	r1, [pc, #132]	@ (800afe4 <HAL_PCD_EP_DB_Transmit+0x788>)
 800af5e:	468c      	mov	ip, r1
 800af60:	4463      	add	r3, ip
 800af62:	0412      	lsls	r2, r2, #16
 800af64:	0c12      	lsrs	r2, r2, #16
 800af66:	605a      	str	r2, [r3, #4]
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	781b      	ldrb	r3, [r3, #0]
 800af6c:	00db      	lsls	r3, r3, #3
 800af6e:	4a1d      	ldr	r2, [pc, #116]	@ (800afe4 <HAL_PCD_EP_DB_Transmit+0x788>)
 800af70:	4694      	mov	ip, r2
 800af72:	4463      	add	r3, ip
 800af74:	6859      	ldr	r1, [r3, #4]
 800af76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af78:	041a      	lsls	r2, r3, #16
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	781b      	ldrb	r3, [r3, #0]
 800af7e:	00db      	lsls	r3, r3, #3
 800af80:	4818      	ldr	r0, [pc, #96]	@ (800afe4 <HAL_PCD_EP_DB_Transmit+0x788>)
 800af82:	4684      	mov	ip, r0
 800af84:	4463      	add	r3, ip
 800af86:	430a      	orrs	r2, r1
 800af88:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	6818      	ldr	r0, [r3, #0]
 800af8e:	68bb      	ldr	r3, [r7, #8]
 800af90:	6959      	ldr	r1, [r3, #20]
 800af92:	68bb      	ldr	r3, [r7, #8]
 800af94:	895a      	ldrh	r2, [r3, #10]
 800af96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af98:	b29b      	uxth	r3, r3
 800af9a:	f004 fa0b 	bl	800f3b4 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	001a      	movs	r2, r3
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	781b      	ldrb	r3, [r3, #0]
 800afa8:	009b      	lsls	r3, r3, #2
 800afaa:	18d3      	adds	r3, r2, r3
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	4a0e      	ldr	r2, [pc, #56]	@ (800afe8 <HAL_PCD_EP_DB_Transmit+0x78c>)
 800afb0:	4013      	ands	r3, r2
 800afb2:	633b      	str	r3, [r7, #48]	@ 0x30
 800afb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afb6:	2210      	movs	r2, #16
 800afb8:	4053      	eors	r3, r2
 800afba:	633b      	str	r3, [r7, #48]	@ 0x30
 800afbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800afbe:	2220      	movs	r2, #32
 800afc0:	4053      	eors	r3, r2
 800afc2:	633b      	str	r3, [r7, #48]	@ 0x30
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	001a      	movs	r2, r3
 800afca:	68bb      	ldr	r3, [r7, #8]
 800afcc:	781b      	ldrb	r3, [r3, #0]
 800afce:	009b      	lsls	r3, r3, #2
 800afd0:	18d3      	adds	r3, r2, r3
 800afd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800afd4:	4905      	ldr	r1, [pc, #20]	@ (800afec <HAL_PCD_EP_DB_Transmit+0x790>)
 800afd6:	430a      	orrs	r2, r1
 800afd8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800afda:	2300      	movs	r3, #0
}
 800afdc:	0018      	movs	r0, r3
 800afde:	46bd      	mov	sp, r7
 800afe0:	b00e      	add	sp, #56	@ 0x38
 800afe2:	bdb0      	pop	{r4, r5, r7, pc}
 800afe4:	40009800 	.word	0x40009800
 800afe8:	07ff8fbf 	.word	0x07ff8fbf
 800afec:	00008080 	.word	0x00008080

0800aff0 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800aff0:	b590      	push	{r4, r7, lr}
 800aff2:	b087      	sub	sp, #28
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	60f8      	str	r0, [r7, #12]
 800aff8:	0008      	movs	r0, r1
 800affa:	0011      	movs	r1, r2
 800affc:	607b      	str	r3, [r7, #4]
 800affe:	240a      	movs	r4, #10
 800b000:	193b      	adds	r3, r7, r4
 800b002:	1c02      	adds	r2, r0, #0
 800b004:	801a      	strh	r2, [r3, #0]
 800b006:	2308      	movs	r3, #8
 800b008:	18fb      	adds	r3, r7, r3
 800b00a:	1c0a      	adds	r2, r1, #0
 800b00c:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800b00e:	0021      	movs	r1, r4
 800b010:	187b      	adds	r3, r7, r1
 800b012:	881b      	ldrh	r3, [r3, #0]
 800b014:	2280      	movs	r2, #128	@ 0x80
 800b016:	4013      	ands	r3, r2
 800b018:	b29b      	uxth	r3, r3
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d00d      	beq.n	800b03a <HAL_PCDEx_PMAConfig+0x4a>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b01e:	187b      	adds	r3, r7, r1
 800b020:	881b      	ldrh	r3, [r3, #0]
 800b022:	2207      	movs	r2, #7
 800b024:	401a      	ands	r2, r3
 800b026:	0013      	movs	r3, r2
 800b028:	009b      	lsls	r3, r3, #2
 800b02a:	189b      	adds	r3, r3, r2
 800b02c:	00db      	lsls	r3, r3, #3
 800b02e:	3310      	adds	r3, #16
 800b030:	68fa      	ldr	r2, [r7, #12]
 800b032:	18d3      	adds	r3, r2, r3
 800b034:	3304      	adds	r3, #4
 800b036:	617b      	str	r3, [r7, #20]
 800b038:	e00c      	b.n	800b054 <HAL_PCDEx_PMAConfig+0x64>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b03a:	230a      	movs	r3, #10
 800b03c:	18fb      	adds	r3, r7, r3
 800b03e:	881a      	ldrh	r2, [r3, #0]
 800b040:	0013      	movs	r3, r2
 800b042:	009b      	lsls	r3, r3, #2
 800b044:	189b      	adds	r3, r3, r2
 800b046:	00db      	lsls	r3, r3, #3
 800b048:	3351      	adds	r3, #81	@ 0x51
 800b04a:	33ff      	adds	r3, #255	@ 0xff
 800b04c:	68fa      	ldr	r2, [r7, #12]
 800b04e:	18d3      	adds	r3, r2, r3
 800b050:	3304      	adds	r3, #4
 800b052:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800b054:	2308      	movs	r3, #8
 800b056:	18fb      	adds	r3, r7, r3
 800b058:	881b      	ldrh	r3, [r3, #0]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d107      	bne.n	800b06e <HAL_PCDEx_PMAConfig+0x7e>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800b05e:	697b      	ldr	r3, [r7, #20]
 800b060:	2200      	movs	r2, #0
 800b062:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	b29a      	uxth	r2, r3
 800b068:	697b      	ldr	r3, [r7, #20]
 800b06a:	80da      	strh	r2, [r3, #6]
 800b06c:	e00b      	b.n	800b086 <HAL_PCDEx_PMAConfig+0x96>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	2201      	movs	r2, #1
 800b072:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	b29a      	uxth	r2, r3
 800b078:	697b      	ldr	r3, [r7, #20]
 800b07a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	0c1b      	lsrs	r3, r3, #16
 800b080:	b29a      	uxth	r2, r3
 800b082:	697b      	ldr	r3, [r7, #20]
 800b084:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b086:	2300      	movs	r3, #0
}
 800b088:	0018      	movs	r0, r3
 800b08a:	46bd      	mov	sp, r7
 800b08c:	b007      	add	sp, #28
 800b08e:	bd90      	pop	{r4, r7, pc}

0800b090 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b084      	sub	sp, #16
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800b09e:	687a      	ldr	r2, [r7, #4]
 800b0a0:	23b5      	movs	r3, #181	@ 0xb5
 800b0a2:	009b      	lsls	r3, r3, #2
 800b0a4:	2101      	movs	r1, #1
 800b0a6:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 800b0a8:	687a      	ldr	r2, [r7, #4]
 800b0aa:	23b3      	movs	r3, #179	@ 0xb3
 800b0ac:	009b      	lsls	r3, r3, #2
 800b0ae:	2100      	movs	r1, #0
 800b0b0:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0b6:	2201      	movs	r2, #1
 800b0b8:	431a      	orrs	r2, r3
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b0c2:	2202      	movs	r2, #2
 800b0c4:	431a      	orrs	r2, r3
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800b0ca:	2300      	movs	r3, #0
}
 800b0cc:	0018      	movs	r0, r3
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	b004      	add	sp, #16
 800b0d2:	bd80      	pop	{r7, pc}

0800b0d4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b082      	sub	sp, #8
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
 800b0dc:	000a      	movs	r2, r1
 800b0de:	1cfb      	adds	r3, r7, #3
 800b0e0:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800b0e2:	46c0      	nop			@ (mov r8, r8)
 800b0e4:	46bd      	mov	sp, r7
 800b0e6:	b002      	add	sp, #8
 800b0e8:	bd80      	pop	{r7, pc}
	...

0800b0ec <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800b0f0:	4b04      	ldr	r3, [pc, #16]	@ (800b104 <HAL_PWREx_EnableVddUSB+0x18>)
 800b0f2:	685a      	ldr	r2, [r3, #4]
 800b0f4:	4b03      	ldr	r3, [pc, #12]	@ (800b104 <HAL_PWREx_EnableVddUSB+0x18>)
 800b0f6:	2180      	movs	r1, #128	@ 0x80
 800b0f8:	00c9      	lsls	r1, r1, #3
 800b0fa:	430a      	orrs	r2, r1
 800b0fc:	605a      	str	r2, [r3, #4]
}
 800b0fe:	46c0      	nop			@ (mov r8, r8)
 800b100:	46bd      	mov	sp, r7
 800b102:	bd80      	pop	{r7, pc}
 800b104:	40007000 	.word	0x40007000

0800b108 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b084      	sub	sp, #16
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800b110:	4b19      	ldr	r3, [pc, #100]	@ (800b178 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	4a19      	ldr	r2, [pc, #100]	@ (800b17c <HAL_PWREx_ControlVoltageScaling+0x74>)
 800b116:	4013      	ands	r3, r2
 800b118:	0019      	movs	r1, r3
 800b11a:	4b17      	ldr	r3, [pc, #92]	@ (800b178 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800b11c:	687a      	ldr	r2, [r7, #4]
 800b11e:	430a      	orrs	r2, r1
 800b120:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b122:	687a      	ldr	r2, [r7, #4]
 800b124:	2380      	movs	r3, #128	@ 0x80
 800b126:	009b      	lsls	r3, r3, #2
 800b128:	429a      	cmp	r2, r3
 800b12a:	d11f      	bne.n	800b16c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800b12c:	4b14      	ldr	r3, [pc, #80]	@ (800b180 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800b12e:	681a      	ldr	r2, [r3, #0]
 800b130:	0013      	movs	r3, r2
 800b132:	005b      	lsls	r3, r3, #1
 800b134:	189b      	adds	r3, r3, r2
 800b136:	005b      	lsls	r3, r3, #1
 800b138:	4912      	ldr	r1, [pc, #72]	@ (800b184 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800b13a:	0018      	movs	r0, r3
 800b13c:	f7fb f982 	bl	8006444 <__udivsi3>
 800b140:	0003      	movs	r3, r0
 800b142:	3301      	adds	r3, #1
 800b144:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b146:	e008      	b.n	800b15a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d003      	beq.n	800b156 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	3b01      	subs	r3, #1
 800b152:	60fb      	str	r3, [r7, #12]
 800b154:	e001      	b.n	800b15a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800b156:	2303      	movs	r3, #3
 800b158:	e009      	b.n	800b16e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b15a:	4b07      	ldr	r3, [pc, #28]	@ (800b178 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800b15c:	695a      	ldr	r2, [r3, #20]
 800b15e:	2380      	movs	r3, #128	@ 0x80
 800b160:	00db      	lsls	r3, r3, #3
 800b162:	401a      	ands	r2, r3
 800b164:	2380      	movs	r3, #128	@ 0x80
 800b166:	00db      	lsls	r3, r3, #3
 800b168:	429a      	cmp	r2, r3
 800b16a:	d0ed      	beq.n	800b148 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800b16c:	2300      	movs	r3, #0
}
 800b16e:	0018      	movs	r0, r3
 800b170:	46bd      	mov	sp, r7
 800b172:	b004      	add	sp, #16
 800b174:	bd80      	pop	{r7, pc}
 800b176:	46c0      	nop			@ (mov r8, r8)
 800b178:	40007000 	.word	0x40007000
 800b17c:	fffff9ff 	.word	0xfffff9ff
 800b180:	20000004 	.word	0x20000004
 800b184:	000f4240 	.word	0x000f4240

0800b188 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800b188:	b580      	push	{r7, lr}
 800b18a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800b18c:	4b03      	ldr	r3, [pc, #12]	@ (800b19c <LL_RCC_GetAPB1Prescaler+0x14>)
 800b18e:	689a      	ldr	r2, [r3, #8]
 800b190:	23e0      	movs	r3, #224	@ 0xe0
 800b192:	01db      	lsls	r3, r3, #7
 800b194:	4013      	ands	r3, r2
}
 800b196:	0018      	movs	r0, r3
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}
 800b19c:	40021000 	.word	0x40021000

0800b1a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b088      	sub	sp, #32
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d102      	bne.n	800b1b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	f000 fb50 	bl	800b854 <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	2201      	movs	r2, #1
 800b1ba:	4013      	ands	r3, r2
 800b1bc:	d100      	bne.n	800b1c0 <HAL_RCC_OscConfig+0x20>
 800b1be:	e07c      	b.n	800b2ba <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b1c0:	4bc3      	ldr	r3, [pc, #780]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b1c2:	689b      	ldr	r3, [r3, #8]
 800b1c4:	2238      	movs	r2, #56	@ 0x38
 800b1c6:	4013      	ands	r3, r2
 800b1c8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b1ca:	4bc1      	ldr	r3, [pc, #772]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b1cc:	68db      	ldr	r3, [r3, #12]
 800b1ce:	2203      	movs	r2, #3
 800b1d0:	4013      	ands	r3, r2
 800b1d2:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800b1d4:	69bb      	ldr	r3, [r7, #24]
 800b1d6:	2b10      	cmp	r3, #16
 800b1d8:	d102      	bne.n	800b1e0 <HAL_RCC_OscConfig+0x40>
 800b1da:	697b      	ldr	r3, [r7, #20]
 800b1dc:	2b03      	cmp	r3, #3
 800b1de:	d002      	beq.n	800b1e6 <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800b1e0:	69bb      	ldr	r3, [r7, #24]
 800b1e2:	2b08      	cmp	r3, #8
 800b1e4:	d10b      	bne.n	800b1fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b1e6:	4bba      	ldr	r3, [pc, #744]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b1e8:	681a      	ldr	r2, [r3, #0]
 800b1ea:	2380      	movs	r3, #128	@ 0x80
 800b1ec:	029b      	lsls	r3, r3, #10
 800b1ee:	4013      	ands	r3, r2
 800b1f0:	d062      	beq.n	800b2b8 <HAL_RCC_OscConfig+0x118>
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	685b      	ldr	r3, [r3, #4]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d15e      	bne.n	800b2b8 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 800b1fa:	2301      	movs	r3, #1
 800b1fc:	e32a      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	685a      	ldr	r2, [r3, #4]
 800b202:	2380      	movs	r3, #128	@ 0x80
 800b204:	025b      	lsls	r3, r3, #9
 800b206:	429a      	cmp	r2, r3
 800b208:	d107      	bne.n	800b21a <HAL_RCC_OscConfig+0x7a>
 800b20a:	4bb1      	ldr	r3, [pc, #708]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b20c:	681a      	ldr	r2, [r3, #0]
 800b20e:	4bb0      	ldr	r3, [pc, #704]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b210:	2180      	movs	r1, #128	@ 0x80
 800b212:	0249      	lsls	r1, r1, #9
 800b214:	430a      	orrs	r2, r1
 800b216:	601a      	str	r2, [r3, #0]
 800b218:	e020      	b.n	800b25c <HAL_RCC_OscConfig+0xbc>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	685a      	ldr	r2, [r3, #4]
 800b21e:	23a0      	movs	r3, #160	@ 0xa0
 800b220:	02db      	lsls	r3, r3, #11
 800b222:	429a      	cmp	r2, r3
 800b224:	d10e      	bne.n	800b244 <HAL_RCC_OscConfig+0xa4>
 800b226:	4baa      	ldr	r3, [pc, #680]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b228:	681a      	ldr	r2, [r3, #0]
 800b22a:	4ba9      	ldr	r3, [pc, #676]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b22c:	2180      	movs	r1, #128	@ 0x80
 800b22e:	02c9      	lsls	r1, r1, #11
 800b230:	430a      	orrs	r2, r1
 800b232:	601a      	str	r2, [r3, #0]
 800b234:	4ba6      	ldr	r3, [pc, #664]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b236:	681a      	ldr	r2, [r3, #0]
 800b238:	4ba5      	ldr	r3, [pc, #660]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b23a:	2180      	movs	r1, #128	@ 0x80
 800b23c:	0249      	lsls	r1, r1, #9
 800b23e:	430a      	orrs	r2, r1
 800b240:	601a      	str	r2, [r3, #0]
 800b242:	e00b      	b.n	800b25c <HAL_RCC_OscConfig+0xbc>
 800b244:	4ba2      	ldr	r3, [pc, #648]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b246:	681a      	ldr	r2, [r3, #0]
 800b248:	4ba1      	ldr	r3, [pc, #644]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b24a:	49a2      	ldr	r1, [pc, #648]	@ (800b4d4 <HAL_RCC_OscConfig+0x334>)
 800b24c:	400a      	ands	r2, r1
 800b24e:	601a      	str	r2, [r3, #0]
 800b250:	4b9f      	ldr	r3, [pc, #636]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b252:	681a      	ldr	r2, [r3, #0]
 800b254:	4b9e      	ldr	r3, [pc, #632]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b256:	49a0      	ldr	r1, [pc, #640]	@ (800b4d8 <HAL_RCC_OscConfig+0x338>)
 800b258:	400a      	ands	r2, r1
 800b25a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	685b      	ldr	r3, [r3, #4]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d014      	beq.n	800b28e <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b264:	f7fd f9a0 	bl	80085a8 <HAL_GetTick>
 800b268:	0003      	movs	r3, r0
 800b26a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b26c:	e008      	b.n	800b280 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b26e:	f7fd f99b 	bl	80085a8 <HAL_GetTick>
 800b272:	0002      	movs	r2, r0
 800b274:	693b      	ldr	r3, [r7, #16]
 800b276:	1ad3      	subs	r3, r2, r3
 800b278:	2b64      	cmp	r3, #100	@ 0x64
 800b27a:	d901      	bls.n	800b280 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 800b27c:	2303      	movs	r3, #3
 800b27e:	e2e9      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b280:	4b93      	ldr	r3, [pc, #588]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b282:	681a      	ldr	r2, [r3, #0]
 800b284:	2380      	movs	r3, #128	@ 0x80
 800b286:	029b      	lsls	r3, r3, #10
 800b288:	4013      	ands	r3, r2
 800b28a:	d0f0      	beq.n	800b26e <HAL_RCC_OscConfig+0xce>
 800b28c:	e015      	b.n	800b2ba <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b28e:	f7fd f98b 	bl	80085a8 <HAL_GetTick>
 800b292:	0003      	movs	r3, r0
 800b294:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b296:	e008      	b.n	800b2aa <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b298:	f7fd f986 	bl	80085a8 <HAL_GetTick>
 800b29c:	0002      	movs	r2, r0
 800b29e:	693b      	ldr	r3, [r7, #16]
 800b2a0:	1ad3      	subs	r3, r2, r3
 800b2a2:	2b64      	cmp	r3, #100	@ 0x64
 800b2a4:	d901      	bls.n	800b2aa <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800b2a6:	2303      	movs	r3, #3
 800b2a8:	e2d4      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b2aa:	4b89      	ldr	r3, [pc, #548]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b2ac:	681a      	ldr	r2, [r3, #0]
 800b2ae:	2380      	movs	r3, #128	@ 0x80
 800b2b0:	029b      	lsls	r3, r3, #10
 800b2b2:	4013      	ands	r3, r2
 800b2b4:	d1f0      	bne.n	800b298 <HAL_RCC_OscConfig+0xf8>
 800b2b6:	e000      	b.n	800b2ba <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b2b8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	2202      	movs	r2, #2
 800b2c0:	4013      	ands	r3, r2
 800b2c2:	d100      	bne.n	800b2c6 <HAL_RCC_OscConfig+0x126>
 800b2c4:	e099      	b.n	800b3fa <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b2c6:	4b82      	ldr	r3, [pc, #520]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b2c8:	689b      	ldr	r3, [r3, #8]
 800b2ca:	2238      	movs	r2, #56	@ 0x38
 800b2cc:	4013      	ands	r3, r2
 800b2ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b2d0:	4b7f      	ldr	r3, [pc, #508]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b2d2:	68db      	ldr	r3, [r3, #12]
 800b2d4:	2203      	movs	r2, #3
 800b2d6:	4013      	ands	r3, r2
 800b2d8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800b2da:	69bb      	ldr	r3, [r7, #24]
 800b2dc:	2b10      	cmp	r3, #16
 800b2de:	d102      	bne.n	800b2e6 <HAL_RCC_OscConfig+0x146>
 800b2e0:	697b      	ldr	r3, [r7, #20]
 800b2e2:	2b02      	cmp	r3, #2
 800b2e4:	d002      	beq.n	800b2ec <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800b2e6:	69bb      	ldr	r3, [r7, #24]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d135      	bne.n	800b358 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b2ec:	4b78      	ldr	r3, [pc, #480]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b2ee:	681a      	ldr	r2, [r3, #0]
 800b2f0:	2380      	movs	r3, #128	@ 0x80
 800b2f2:	00db      	lsls	r3, r3, #3
 800b2f4:	4013      	ands	r3, r2
 800b2f6:	d005      	beq.n	800b304 <HAL_RCC_OscConfig+0x164>
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	68db      	ldr	r3, [r3, #12]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d101      	bne.n	800b304 <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 800b300:	2301      	movs	r3, #1
 800b302:	e2a7      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b304:	4b72      	ldr	r3, [pc, #456]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b306:	685b      	ldr	r3, [r3, #4]
 800b308:	4a74      	ldr	r2, [pc, #464]	@ (800b4dc <HAL_RCC_OscConfig+0x33c>)
 800b30a:	4013      	ands	r3, r2
 800b30c:	0019      	movs	r1, r3
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	695b      	ldr	r3, [r3, #20]
 800b312:	021a      	lsls	r2, r3, #8
 800b314:	4b6e      	ldr	r3, [pc, #440]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b316:	430a      	orrs	r2, r1
 800b318:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b31a:	69bb      	ldr	r3, [r7, #24]
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d112      	bne.n	800b346 <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800b320:	4b6b      	ldr	r3, [pc, #428]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	4a6e      	ldr	r2, [pc, #440]	@ (800b4e0 <HAL_RCC_OscConfig+0x340>)
 800b326:	4013      	ands	r3, r2
 800b328:	0019      	movs	r1, r3
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	691a      	ldr	r2, [r3, #16]
 800b32e:	4b68      	ldr	r3, [pc, #416]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b330:	430a      	orrs	r2, r1
 800b332:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800b334:	4b66      	ldr	r3, [pc, #408]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	0adb      	lsrs	r3, r3, #11
 800b33a:	2207      	movs	r2, #7
 800b33c:	4013      	ands	r3, r2
 800b33e:	4a69      	ldr	r2, [pc, #420]	@ (800b4e4 <HAL_RCC_OscConfig+0x344>)
 800b340:	40da      	lsrs	r2, r3
 800b342:	4b69      	ldr	r3, [pc, #420]	@ (800b4e8 <HAL_RCC_OscConfig+0x348>)
 800b344:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800b346:	4b69      	ldr	r3, [pc, #420]	@ (800b4ec <HAL_RCC_OscConfig+0x34c>)
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	0018      	movs	r0, r3
 800b34c:	f7fc fab0 	bl	80078b0 <HAL_InitTick>
 800b350:	1e03      	subs	r3, r0, #0
 800b352:	d051      	beq.n	800b3f8 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800b354:	2301      	movs	r3, #1
 800b356:	e27d      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	68db      	ldr	r3, [r3, #12]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d030      	beq.n	800b3c2 <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800b360:	4b5b      	ldr	r3, [pc, #364]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	4a5e      	ldr	r2, [pc, #376]	@ (800b4e0 <HAL_RCC_OscConfig+0x340>)
 800b366:	4013      	ands	r3, r2
 800b368:	0019      	movs	r1, r3
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	691a      	ldr	r2, [r3, #16]
 800b36e:	4b58      	ldr	r3, [pc, #352]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b370:	430a      	orrs	r2, r1
 800b372:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800b374:	4b56      	ldr	r3, [pc, #344]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b376:	681a      	ldr	r2, [r3, #0]
 800b378:	4b55      	ldr	r3, [pc, #340]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b37a:	2180      	movs	r1, #128	@ 0x80
 800b37c:	0049      	lsls	r1, r1, #1
 800b37e:	430a      	orrs	r2, r1
 800b380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b382:	f7fd f911 	bl	80085a8 <HAL_GetTick>
 800b386:	0003      	movs	r3, r0
 800b388:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b38a:	e008      	b.n	800b39e <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b38c:	f7fd f90c 	bl	80085a8 <HAL_GetTick>
 800b390:	0002      	movs	r2, r0
 800b392:	693b      	ldr	r3, [r7, #16]
 800b394:	1ad3      	subs	r3, r2, r3
 800b396:	2b02      	cmp	r3, #2
 800b398:	d901      	bls.n	800b39e <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 800b39a:	2303      	movs	r3, #3
 800b39c:	e25a      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b39e:	4b4c      	ldr	r3, [pc, #304]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b3a0:	681a      	ldr	r2, [r3, #0]
 800b3a2:	2380      	movs	r3, #128	@ 0x80
 800b3a4:	00db      	lsls	r3, r3, #3
 800b3a6:	4013      	ands	r3, r2
 800b3a8:	d0f0      	beq.n	800b38c <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b3aa:	4b49      	ldr	r3, [pc, #292]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b3ac:	685b      	ldr	r3, [r3, #4]
 800b3ae:	4a4b      	ldr	r2, [pc, #300]	@ (800b4dc <HAL_RCC_OscConfig+0x33c>)
 800b3b0:	4013      	ands	r3, r2
 800b3b2:	0019      	movs	r1, r3
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	695b      	ldr	r3, [r3, #20]
 800b3b8:	021a      	lsls	r2, r3, #8
 800b3ba:	4b45      	ldr	r3, [pc, #276]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b3bc:	430a      	orrs	r2, r1
 800b3be:	605a      	str	r2, [r3, #4]
 800b3c0:	e01b      	b.n	800b3fa <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800b3c2:	4b43      	ldr	r3, [pc, #268]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b3c4:	681a      	ldr	r2, [r3, #0]
 800b3c6:	4b42      	ldr	r3, [pc, #264]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b3c8:	4949      	ldr	r1, [pc, #292]	@ (800b4f0 <HAL_RCC_OscConfig+0x350>)
 800b3ca:	400a      	ands	r2, r1
 800b3cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3ce:	f7fd f8eb 	bl	80085a8 <HAL_GetTick>
 800b3d2:	0003      	movs	r3, r0
 800b3d4:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b3d6:	e008      	b.n	800b3ea <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b3d8:	f7fd f8e6 	bl	80085a8 <HAL_GetTick>
 800b3dc:	0002      	movs	r2, r0
 800b3de:	693b      	ldr	r3, [r7, #16]
 800b3e0:	1ad3      	subs	r3, r2, r3
 800b3e2:	2b02      	cmp	r3, #2
 800b3e4:	d901      	bls.n	800b3ea <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800b3e6:	2303      	movs	r3, #3
 800b3e8:	e234      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b3ea:	4b39      	ldr	r3, [pc, #228]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b3ec:	681a      	ldr	r2, [r3, #0]
 800b3ee:	2380      	movs	r3, #128	@ 0x80
 800b3f0:	00db      	lsls	r3, r3, #3
 800b3f2:	4013      	ands	r3, r2
 800b3f4:	d1f0      	bne.n	800b3d8 <HAL_RCC_OscConfig+0x238>
 800b3f6:	e000      	b.n	800b3fa <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b3f8:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	2208      	movs	r2, #8
 800b400:	4013      	ands	r3, r2
 800b402:	d047      	beq.n	800b494 <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800b404:	4b32      	ldr	r3, [pc, #200]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b406:	689b      	ldr	r3, [r3, #8]
 800b408:	2238      	movs	r2, #56	@ 0x38
 800b40a:	4013      	ands	r3, r2
 800b40c:	2b18      	cmp	r3, #24
 800b40e:	d10a      	bne.n	800b426 <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800b410:	4b2f      	ldr	r3, [pc, #188]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b412:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b414:	2202      	movs	r2, #2
 800b416:	4013      	ands	r3, r2
 800b418:	d03c      	beq.n	800b494 <HAL_RCC_OscConfig+0x2f4>
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	699b      	ldr	r3, [r3, #24]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d138      	bne.n	800b494 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800b422:	2301      	movs	r3, #1
 800b424:	e216      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	699b      	ldr	r3, [r3, #24]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d019      	beq.n	800b462 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800b42e:	4b28      	ldr	r3, [pc, #160]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b430:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b432:	4b27      	ldr	r3, [pc, #156]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b434:	2101      	movs	r1, #1
 800b436:	430a      	orrs	r2, r1
 800b438:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b43a:	f7fd f8b5 	bl	80085a8 <HAL_GetTick>
 800b43e:	0003      	movs	r3, r0
 800b440:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b442:	e008      	b.n	800b456 <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b444:	f7fd f8b0 	bl	80085a8 <HAL_GetTick>
 800b448:	0002      	movs	r2, r0
 800b44a:	693b      	ldr	r3, [r7, #16]
 800b44c:	1ad3      	subs	r3, r2, r3
 800b44e:	2b02      	cmp	r3, #2
 800b450:	d901      	bls.n	800b456 <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800b452:	2303      	movs	r3, #3
 800b454:	e1fe      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b456:	4b1e      	ldr	r3, [pc, #120]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b458:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b45a:	2202      	movs	r2, #2
 800b45c:	4013      	ands	r3, r2
 800b45e:	d0f1      	beq.n	800b444 <HAL_RCC_OscConfig+0x2a4>
 800b460:	e018      	b.n	800b494 <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800b462:	4b1b      	ldr	r3, [pc, #108]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b464:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800b466:	4b1a      	ldr	r3, [pc, #104]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b468:	2101      	movs	r1, #1
 800b46a:	438a      	bics	r2, r1
 800b46c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b46e:	f7fd f89b 	bl	80085a8 <HAL_GetTick>
 800b472:	0003      	movs	r3, r0
 800b474:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b476:	e008      	b.n	800b48a <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b478:	f7fd f896 	bl	80085a8 <HAL_GetTick>
 800b47c:	0002      	movs	r2, r0
 800b47e:	693b      	ldr	r3, [r7, #16]
 800b480:	1ad3      	subs	r3, r2, r3
 800b482:	2b02      	cmp	r3, #2
 800b484:	d901      	bls.n	800b48a <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 800b486:	2303      	movs	r3, #3
 800b488:	e1e4      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b48a:	4b11      	ldr	r3, [pc, #68]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b48c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b48e:	2202      	movs	r2, #2
 800b490:	4013      	ands	r3, r2
 800b492:	d1f1      	bne.n	800b478 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	2204      	movs	r2, #4
 800b49a:	4013      	ands	r3, r2
 800b49c:	d100      	bne.n	800b4a0 <HAL_RCC_OscConfig+0x300>
 800b49e:	e0c7      	b.n	800b630 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b4a0:	231f      	movs	r3, #31
 800b4a2:	18fb      	adds	r3, r7, r3
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800b4a8:	4b09      	ldr	r3, [pc, #36]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b4aa:	689b      	ldr	r3, [r3, #8]
 800b4ac:	2238      	movs	r2, #56	@ 0x38
 800b4ae:	4013      	ands	r3, r2
 800b4b0:	2b20      	cmp	r3, #32
 800b4b2:	d11f      	bne.n	800b4f4 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800b4b4:	4b06      	ldr	r3, [pc, #24]	@ (800b4d0 <HAL_RCC_OscConfig+0x330>)
 800b4b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b4b8:	2202      	movs	r2, #2
 800b4ba:	4013      	ands	r3, r2
 800b4bc:	d100      	bne.n	800b4c0 <HAL_RCC_OscConfig+0x320>
 800b4be:	e0b7      	b.n	800b630 <HAL_RCC_OscConfig+0x490>
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	689b      	ldr	r3, [r3, #8]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d000      	beq.n	800b4ca <HAL_RCC_OscConfig+0x32a>
 800b4c8:	e0b2      	b.n	800b630 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 800b4ca:	2301      	movs	r3, #1
 800b4cc:	e1c2      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
 800b4ce:	46c0      	nop			@ (mov r8, r8)
 800b4d0:	40021000 	.word	0x40021000
 800b4d4:	fffeffff 	.word	0xfffeffff
 800b4d8:	fffbffff 	.word	0xfffbffff
 800b4dc:	ffff80ff 	.word	0xffff80ff
 800b4e0:	ffffc7ff 	.word	0xffffc7ff
 800b4e4:	00f42400 	.word	0x00f42400
 800b4e8:	20000004 	.word	0x20000004
 800b4ec:	20000008 	.word	0x20000008
 800b4f0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b4f4:	4bb5      	ldr	r3, [pc, #724]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b4f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b4f8:	2380      	movs	r3, #128	@ 0x80
 800b4fa:	055b      	lsls	r3, r3, #21
 800b4fc:	4013      	ands	r3, r2
 800b4fe:	d101      	bne.n	800b504 <HAL_RCC_OscConfig+0x364>
 800b500:	2301      	movs	r3, #1
 800b502:	e000      	b.n	800b506 <HAL_RCC_OscConfig+0x366>
 800b504:	2300      	movs	r3, #0
 800b506:	2b00      	cmp	r3, #0
 800b508:	d011      	beq.n	800b52e <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800b50a:	4bb0      	ldr	r3, [pc, #704]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b50c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b50e:	4baf      	ldr	r3, [pc, #700]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b510:	2180      	movs	r1, #128	@ 0x80
 800b512:	0549      	lsls	r1, r1, #21
 800b514:	430a      	orrs	r2, r1
 800b516:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b518:	4bac      	ldr	r3, [pc, #688]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b51a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b51c:	2380      	movs	r3, #128	@ 0x80
 800b51e:	055b      	lsls	r3, r3, #21
 800b520:	4013      	ands	r3, r2
 800b522:	60fb      	str	r3, [r7, #12]
 800b524:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800b526:	231f      	movs	r3, #31
 800b528:	18fb      	adds	r3, r7, r3
 800b52a:	2201      	movs	r2, #1
 800b52c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b52e:	4ba8      	ldr	r3, [pc, #672]	@ (800b7d0 <HAL_RCC_OscConfig+0x630>)
 800b530:	681a      	ldr	r2, [r3, #0]
 800b532:	2380      	movs	r3, #128	@ 0x80
 800b534:	005b      	lsls	r3, r3, #1
 800b536:	4013      	ands	r3, r2
 800b538:	d11a      	bne.n	800b570 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b53a:	4ba5      	ldr	r3, [pc, #660]	@ (800b7d0 <HAL_RCC_OscConfig+0x630>)
 800b53c:	681a      	ldr	r2, [r3, #0]
 800b53e:	4ba4      	ldr	r3, [pc, #656]	@ (800b7d0 <HAL_RCC_OscConfig+0x630>)
 800b540:	2180      	movs	r1, #128	@ 0x80
 800b542:	0049      	lsls	r1, r1, #1
 800b544:	430a      	orrs	r2, r1
 800b546:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800b548:	f7fd f82e 	bl	80085a8 <HAL_GetTick>
 800b54c:	0003      	movs	r3, r0
 800b54e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b550:	e008      	b.n	800b564 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b552:	f7fd f829 	bl	80085a8 <HAL_GetTick>
 800b556:	0002      	movs	r2, r0
 800b558:	693b      	ldr	r3, [r7, #16]
 800b55a:	1ad3      	subs	r3, r2, r3
 800b55c:	2b02      	cmp	r3, #2
 800b55e:	d901      	bls.n	800b564 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 800b560:	2303      	movs	r3, #3
 800b562:	e177      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b564:	4b9a      	ldr	r3, [pc, #616]	@ (800b7d0 <HAL_RCC_OscConfig+0x630>)
 800b566:	681a      	ldr	r2, [r3, #0]
 800b568:	2380      	movs	r3, #128	@ 0x80
 800b56a:	005b      	lsls	r3, r3, #1
 800b56c:	4013      	ands	r3, r2
 800b56e:	d0f0      	beq.n	800b552 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	689b      	ldr	r3, [r3, #8]
 800b574:	2b01      	cmp	r3, #1
 800b576:	d106      	bne.n	800b586 <HAL_RCC_OscConfig+0x3e6>
 800b578:	4b94      	ldr	r3, [pc, #592]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b57a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b57c:	4b93      	ldr	r3, [pc, #588]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b57e:	2101      	movs	r1, #1
 800b580:	430a      	orrs	r2, r1
 800b582:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b584:	e01c      	b.n	800b5c0 <HAL_RCC_OscConfig+0x420>
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	689b      	ldr	r3, [r3, #8]
 800b58a:	2b05      	cmp	r3, #5
 800b58c:	d10c      	bne.n	800b5a8 <HAL_RCC_OscConfig+0x408>
 800b58e:	4b8f      	ldr	r3, [pc, #572]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b590:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b592:	4b8e      	ldr	r3, [pc, #568]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b594:	2104      	movs	r1, #4
 800b596:	430a      	orrs	r2, r1
 800b598:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b59a:	4b8c      	ldr	r3, [pc, #560]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b59c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b59e:	4b8b      	ldr	r3, [pc, #556]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b5a0:	2101      	movs	r1, #1
 800b5a2:	430a      	orrs	r2, r1
 800b5a4:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b5a6:	e00b      	b.n	800b5c0 <HAL_RCC_OscConfig+0x420>
 800b5a8:	4b88      	ldr	r3, [pc, #544]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b5aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b5ac:	4b87      	ldr	r3, [pc, #540]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b5ae:	2101      	movs	r1, #1
 800b5b0:	438a      	bics	r2, r1
 800b5b2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b5b4:	4b85      	ldr	r3, [pc, #532]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b5b6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b5b8:	4b84      	ldr	r3, [pc, #528]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b5ba:	2104      	movs	r1, #4
 800b5bc:	438a      	bics	r2, r1
 800b5be:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	689b      	ldr	r3, [r3, #8]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d014      	beq.n	800b5f2 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5c8:	f7fc ffee 	bl	80085a8 <HAL_GetTick>
 800b5cc:	0003      	movs	r3, r0
 800b5ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b5d0:	e009      	b.n	800b5e6 <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b5d2:	f7fc ffe9 	bl	80085a8 <HAL_GetTick>
 800b5d6:	0002      	movs	r2, r0
 800b5d8:	693b      	ldr	r3, [r7, #16]
 800b5da:	1ad3      	subs	r3, r2, r3
 800b5dc:	4a7d      	ldr	r2, [pc, #500]	@ (800b7d4 <HAL_RCC_OscConfig+0x634>)
 800b5de:	4293      	cmp	r3, r2
 800b5e0:	d901      	bls.n	800b5e6 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 800b5e2:	2303      	movs	r3, #3
 800b5e4:	e136      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b5e6:	4b79      	ldr	r3, [pc, #484]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b5e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b5ea:	2202      	movs	r2, #2
 800b5ec:	4013      	ands	r3, r2
 800b5ee:	d0f0      	beq.n	800b5d2 <HAL_RCC_OscConfig+0x432>
 800b5f0:	e013      	b.n	800b61a <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b5f2:	f7fc ffd9 	bl	80085a8 <HAL_GetTick>
 800b5f6:	0003      	movs	r3, r0
 800b5f8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b5fa:	e009      	b.n	800b610 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b5fc:	f7fc ffd4 	bl	80085a8 <HAL_GetTick>
 800b600:	0002      	movs	r2, r0
 800b602:	693b      	ldr	r3, [r7, #16]
 800b604:	1ad3      	subs	r3, r2, r3
 800b606:	4a73      	ldr	r2, [pc, #460]	@ (800b7d4 <HAL_RCC_OscConfig+0x634>)
 800b608:	4293      	cmp	r3, r2
 800b60a:	d901      	bls.n	800b610 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 800b60c:	2303      	movs	r3, #3
 800b60e:	e121      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b610:	4b6e      	ldr	r3, [pc, #440]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b614:	2202      	movs	r2, #2
 800b616:	4013      	ands	r3, r2
 800b618:	d1f0      	bne.n	800b5fc <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800b61a:	231f      	movs	r3, #31
 800b61c:	18fb      	adds	r3, r7, r3
 800b61e:	781b      	ldrb	r3, [r3, #0]
 800b620:	2b01      	cmp	r3, #1
 800b622:	d105      	bne.n	800b630 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800b624:	4b69      	ldr	r3, [pc, #420]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b626:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b628:	4b68      	ldr	r3, [pc, #416]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b62a:	496b      	ldr	r1, [pc, #428]	@ (800b7d8 <HAL_RCC_OscConfig+0x638>)
 800b62c:	400a      	ands	r2, r1
 800b62e:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	2220      	movs	r2, #32
 800b636:	4013      	ands	r3, r2
 800b638:	d039      	beq.n	800b6ae <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	69db      	ldr	r3, [r3, #28]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d01b      	beq.n	800b67a <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b642:	4b62      	ldr	r3, [pc, #392]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b644:	681a      	ldr	r2, [r3, #0]
 800b646:	4b61      	ldr	r3, [pc, #388]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b648:	2180      	movs	r1, #128	@ 0x80
 800b64a:	03c9      	lsls	r1, r1, #15
 800b64c:	430a      	orrs	r2, r1
 800b64e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b650:	f7fc ffaa 	bl	80085a8 <HAL_GetTick>
 800b654:	0003      	movs	r3, r0
 800b656:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800b658:	e008      	b.n	800b66c <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b65a:	f7fc ffa5 	bl	80085a8 <HAL_GetTick>
 800b65e:	0002      	movs	r2, r0
 800b660:	693b      	ldr	r3, [r7, #16]
 800b662:	1ad3      	subs	r3, r2, r3
 800b664:	2b02      	cmp	r3, #2
 800b666:	d901      	bls.n	800b66c <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800b668:	2303      	movs	r3, #3
 800b66a:	e0f3      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800b66c:	4b57      	ldr	r3, [pc, #348]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b66e:	681a      	ldr	r2, [r3, #0]
 800b670:	2380      	movs	r3, #128	@ 0x80
 800b672:	041b      	lsls	r3, r3, #16
 800b674:	4013      	ands	r3, r2
 800b676:	d0f0      	beq.n	800b65a <HAL_RCC_OscConfig+0x4ba>
 800b678:	e019      	b.n	800b6ae <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b67a:	4b54      	ldr	r3, [pc, #336]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b67c:	681a      	ldr	r2, [r3, #0]
 800b67e:	4b53      	ldr	r3, [pc, #332]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b680:	4956      	ldr	r1, [pc, #344]	@ (800b7dc <HAL_RCC_OscConfig+0x63c>)
 800b682:	400a      	ands	r2, r1
 800b684:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b686:	f7fc ff8f 	bl	80085a8 <HAL_GetTick>
 800b68a:	0003      	movs	r3, r0
 800b68c:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800b68e:	e008      	b.n	800b6a2 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b690:	f7fc ff8a 	bl	80085a8 <HAL_GetTick>
 800b694:	0002      	movs	r2, r0
 800b696:	693b      	ldr	r3, [r7, #16]
 800b698:	1ad3      	subs	r3, r2, r3
 800b69a:	2b02      	cmp	r3, #2
 800b69c:	d901      	bls.n	800b6a2 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 800b69e:	2303      	movs	r3, #3
 800b6a0:	e0d8      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800b6a2:	4b4a      	ldr	r3, [pc, #296]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b6a4:	681a      	ldr	r2, [r3, #0]
 800b6a6:	2380      	movs	r3, #128	@ 0x80
 800b6a8:	041b      	lsls	r3, r3, #16
 800b6aa:	4013      	ands	r3, r2
 800b6ac:	d1f0      	bne.n	800b690 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6a1b      	ldr	r3, [r3, #32]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d100      	bne.n	800b6b8 <HAL_RCC_OscConfig+0x518>
 800b6b6:	e0cc      	b.n	800b852 <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b6b8:	4b44      	ldr	r3, [pc, #272]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b6ba:	689b      	ldr	r3, [r3, #8]
 800b6bc:	2238      	movs	r2, #56	@ 0x38
 800b6be:	4013      	ands	r3, r2
 800b6c0:	2b10      	cmp	r3, #16
 800b6c2:	d100      	bne.n	800b6c6 <HAL_RCC_OscConfig+0x526>
 800b6c4:	e07b      	b.n	800b7be <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	6a1b      	ldr	r3, [r3, #32]
 800b6ca:	2b02      	cmp	r3, #2
 800b6cc:	d156      	bne.n	800b77c <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b6ce:	4b3f      	ldr	r3, [pc, #252]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b6d0:	681a      	ldr	r2, [r3, #0]
 800b6d2:	4b3e      	ldr	r3, [pc, #248]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b6d4:	4942      	ldr	r1, [pc, #264]	@ (800b7e0 <HAL_RCC_OscConfig+0x640>)
 800b6d6:	400a      	ands	r2, r1
 800b6d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b6da:	f7fc ff65 	bl	80085a8 <HAL_GetTick>
 800b6de:	0003      	movs	r3, r0
 800b6e0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b6e2:	e008      	b.n	800b6f6 <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b6e4:	f7fc ff60 	bl	80085a8 <HAL_GetTick>
 800b6e8:	0002      	movs	r2, r0
 800b6ea:	693b      	ldr	r3, [r7, #16]
 800b6ec:	1ad3      	subs	r3, r2, r3
 800b6ee:	2b02      	cmp	r3, #2
 800b6f0:	d901      	bls.n	800b6f6 <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 800b6f2:	2303      	movs	r3, #3
 800b6f4:	e0ae      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b6f6:	4b35      	ldr	r3, [pc, #212]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b6f8:	681a      	ldr	r2, [r3, #0]
 800b6fa:	2380      	movs	r3, #128	@ 0x80
 800b6fc:	049b      	lsls	r3, r3, #18
 800b6fe:	4013      	ands	r3, r2
 800b700:	d1f0      	bne.n	800b6e4 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b702:	4b32      	ldr	r3, [pc, #200]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b704:	68db      	ldr	r3, [r3, #12]
 800b706:	4a37      	ldr	r2, [pc, #220]	@ (800b7e4 <HAL_RCC_OscConfig+0x644>)
 800b708:	4013      	ands	r3, r2
 800b70a:	0019      	movs	r1, r3
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b714:	431a      	orrs	r2, r3
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b71a:	021b      	lsls	r3, r3, #8
 800b71c:	431a      	orrs	r2, r3
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b722:	431a      	orrs	r2, r3
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b728:	431a      	orrs	r2, r3
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b72e:	431a      	orrs	r2, r3
 800b730:	4b26      	ldr	r3, [pc, #152]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b732:	430a      	orrs	r2, r1
 800b734:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b736:	4b25      	ldr	r3, [pc, #148]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b738:	681a      	ldr	r2, [r3, #0]
 800b73a:	4b24      	ldr	r3, [pc, #144]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b73c:	2180      	movs	r1, #128	@ 0x80
 800b73e:	0449      	lsls	r1, r1, #17
 800b740:	430a      	orrs	r2, r1
 800b742:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800b744:	4b21      	ldr	r3, [pc, #132]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b746:	68da      	ldr	r2, [r3, #12]
 800b748:	4b20      	ldr	r3, [pc, #128]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b74a:	2180      	movs	r1, #128	@ 0x80
 800b74c:	0549      	lsls	r1, r1, #21
 800b74e:	430a      	orrs	r2, r1
 800b750:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b752:	f7fc ff29 	bl	80085a8 <HAL_GetTick>
 800b756:	0003      	movs	r3, r0
 800b758:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b75a:	e008      	b.n	800b76e <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b75c:	f7fc ff24 	bl	80085a8 <HAL_GetTick>
 800b760:	0002      	movs	r2, r0
 800b762:	693b      	ldr	r3, [r7, #16]
 800b764:	1ad3      	subs	r3, r2, r3
 800b766:	2b02      	cmp	r3, #2
 800b768:	d901      	bls.n	800b76e <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800b76a:	2303      	movs	r3, #3
 800b76c:	e072      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b76e:	4b17      	ldr	r3, [pc, #92]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b770:	681a      	ldr	r2, [r3, #0]
 800b772:	2380      	movs	r3, #128	@ 0x80
 800b774:	049b      	lsls	r3, r3, #18
 800b776:	4013      	ands	r3, r2
 800b778:	d0f0      	beq.n	800b75c <HAL_RCC_OscConfig+0x5bc>
 800b77a:	e06a      	b.n	800b852 <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b77c:	4b13      	ldr	r3, [pc, #76]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b77e:	681a      	ldr	r2, [r3, #0]
 800b780:	4b12      	ldr	r3, [pc, #72]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b782:	4917      	ldr	r1, [pc, #92]	@ (800b7e0 <HAL_RCC_OscConfig+0x640>)
 800b784:	400a      	ands	r2, r1
 800b786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b788:	f7fc ff0e 	bl	80085a8 <HAL_GetTick>
 800b78c:	0003      	movs	r3, r0
 800b78e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b790:	e008      	b.n	800b7a4 <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b792:	f7fc ff09 	bl	80085a8 <HAL_GetTick>
 800b796:	0002      	movs	r2, r0
 800b798:	693b      	ldr	r3, [r7, #16]
 800b79a:	1ad3      	subs	r3, r2, r3
 800b79c:	2b02      	cmp	r3, #2
 800b79e:	d901      	bls.n	800b7a4 <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 800b7a0:	2303      	movs	r3, #3
 800b7a2:	e057      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b7a4:	4b09      	ldr	r3, [pc, #36]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b7a6:	681a      	ldr	r2, [r3, #0]
 800b7a8:	2380      	movs	r3, #128	@ 0x80
 800b7aa:	049b      	lsls	r3, r3, #18
 800b7ac:	4013      	ands	r3, r2
 800b7ae:	d1f0      	bne.n	800b792 <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800b7b0:	4b06      	ldr	r3, [pc, #24]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b7b2:	68da      	ldr	r2, [r3, #12]
 800b7b4:	4b05      	ldr	r3, [pc, #20]	@ (800b7cc <HAL_RCC_OscConfig+0x62c>)
 800b7b6:	490c      	ldr	r1, [pc, #48]	@ (800b7e8 <HAL_RCC_OscConfig+0x648>)
 800b7b8:	400a      	ands	r2, r1
 800b7ba:	60da      	str	r2, [r3, #12]
 800b7bc:	e049      	b.n	800b852 <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	6a1b      	ldr	r3, [r3, #32]
 800b7c2:	2b01      	cmp	r3, #1
 800b7c4:	d112      	bne.n	800b7ec <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	e044      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
 800b7ca:	46c0      	nop			@ (mov r8, r8)
 800b7cc:	40021000 	.word	0x40021000
 800b7d0:	40007000 	.word	0x40007000
 800b7d4:	00001388 	.word	0x00001388
 800b7d8:	efffffff 	.word	0xefffffff
 800b7dc:	ffbfffff 	.word	0xffbfffff
 800b7e0:	feffffff 	.word	0xfeffffff
 800b7e4:	11c1808c 	.word	0x11c1808c
 800b7e8:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800b7ec:	4b1b      	ldr	r3, [pc, #108]	@ (800b85c <HAL_RCC_OscConfig+0x6bc>)
 800b7ee:	68db      	ldr	r3, [r3, #12]
 800b7f0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	2203      	movs	r2, #3
 800b7f6:	401a      	ands	r2, r3
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d126      	bne.n	800b84e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	2270      	movs	r2, #112	@ 0x70
 800b804:	401a      	ands	r2, r3
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b80a:	429a      	cmp	r2, r3
 800b80c:	d11f      	bne.n	800b84e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b80e:	697a      	ldr	r2, [r7, #20]
 800b810:	23fe      	movs	r3, #254	@ 0xfe
 800b812:	01db      	lsls	r3, r3, #7
 800b814:	401a      	ands	r2, r3
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b81a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b81c:	429a      	cmp	r2, r3
 800b81e:	d116      	bne.n	800b84e <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800b820:	697a      	ldr	r2, [r7, #20]
 800b822:	23f8      	movs	r3, #248	@ 0xf8
 800b824:	039b      	lsls	r3, r3, #14
 800b826:	401a      	ands	r2, r3
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b82c:	429a      	cmp	r2, r3
 800b82e:	d10e      	bne.n	800b84e <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800b830:	697a      	ldr	r2, [r7, #20]
 800b832:	23e0      	movs	r3, #224	@ 0xe0
 800b834:	051b      	lsls	r3, r3, #20
 800b836:	401a      	ands	r2, r3
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800b83c:	429a      	cmp	r2, r3
 800b83e:	d106      	bne.n	800b84e <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800b840:	697b      	ldr	r3, [r7, #20]
 800b842:	0f5b      	lsrs	r3, r3, #29
 800b844:	075a      	lsls	r2, r3, #29
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800b84a:	429a      	cmp	r2, r3
 800b84c:	d001      	beq.n	800b852 <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 800b84e:	2301      	movs	r3, #1
 800b850:	e000      	b.n	800b854 <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 800b852:	2300      	movs	r3, #0
}
 800b854:	0018      	movs	r0, r3
 800b856:	46bd      	mov	sp, r7
 800b858:	b008      	add	sp, #32
 800b85a:	bd80      	pop	{r7, pc}
 800b85c:	40021000 	.word	0x40021000

0800b860 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b084      	sub	sp, #16
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
 800b868:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d101      	bne.n	800b874 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b870:	2301      	movs	r3, #1
 800b872:	e0e9      	b.n	800ba48 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b874:	4b76      	ldr	r3, [pc, #472]	@ (800ba50 <HAL_RCC_ClockConfig+0x1f0>)
 800b876:	681b      	ldr	r3, [r3, #0]
 800b878:	2207      	movs	r2, #7
 800b87a:	4013      	ands	r3, r2
 800b87c:	683a      	ldr	r2, [r7, #0]
 800b87e:	429a      	cmp	r2, r3
 800b880:	d91e      	bls.n	800b8c0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b882:	4b73      	ldr	r3, [pc, #460]	@ (800ba50 <HAL_RCC_ClockConfig+0x1f0>)
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	2207      	movs	r2, #7
 800b888:	4393      	bics	r3, r2
 800b88a:	0019      	movs	r1, r3
 800b88c:	4b70      	ldr	r3, [pc, #448]	@ (800ba50 <HAL_RCC_ClockConfig+0x1f0>)
 800b88e:	683a      	ldr	r2, [r7, #0]
 800b890:	430a      	orrs	r2, r1
 800b892:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b894:	f7fc fe88 	bl	80085a8 <HAL_GetTick>
 800b898:	0003      	movs	r3, r0
 800b89a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800b89c:	e009      	b.n	800b8b2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b89e:	f7fc fe83 	bl	80085a8 <HAL_GetTick>
 800b8a2:	0002      	movs	r2, r0
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	1ad3      	subs	r3, r2, r3
 800b8a8:	4a6a      	ldr	r2, [pc, #424]	@ (800ba54 <HAL_RCC_ClockConfig+0x1f4>)
 800b8aa:	4293      	cmp	r3, r2
 800b8ac:	d901      	bls.n	800b8b2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800b8ae:	2303      	movs	r3, #3
 800b8b0:	e0ca      	b.n	800ba48 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800b8b2:	4b67      	ldr	r3, [pc, #412]	@ (800ba50 <HAL_RCC_ClockConfig+0x1f0>)
 800b8b4:	681b      	ldr	r3, [r3, #0]
 800b8b6:	2207      	movs	r2, #7
 800b8b8:	4013      	ands	r3, r2
 800b8ba:	683a      	ldr	r2, [r7, #0]
 800b8bc:	429a      	cmp	r2, r3
 800b8be:	d1ee      	bne.n	800b89e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	2202      	movs	r2, #2
 800b8c6:	4013      	ands	r3, r2
 800b8c8:	d015      	beq.n	800b8f6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	681b      	ldr	r3, [r3, #0]
 800b8ce:	2204      	movs	r2, #4
 800b8d0:	4013      	ands	r3, r2
 800b8d2:	d006      	beq.n	800b8e2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800b8d4:	4b60      	ldr	r3, [pc, #384]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800b8d6:	689a      	ldr	r2, [r3, #8]
 800b8d8:	4b5f      	ldr	r3, [pc, #380]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800b8da:	21e0      	movs	r1, #224	@ 0xe0
 800b8dc:	01c9      	lsls	r1, r1, #7
 800b8de:	430a      	orrs	r2, r1
 800b8e0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b8e2:	4b5d      	ldr	r3, [pc, #372]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800b8e4:	689b      	ldr	r3, [r3, #8]
 800b8e6:	4a5d      	ldr	r2, [pc, #372]	@ (800ba5c <HAL_RCC_ClockConfig+0x1fc>)
 800b8e8:	4013      	ands	r3, r2
 800b8ea:	0019      	movs	r1, r3
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	689a      	ldr	r2, [r3, #8]
 800b8f0:	4b59      	ldr	r3, [pc, #356]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800b8f2:	430a      	orrs	r2, r1
 800b8f4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	4013      	ands	r3, r2
 800b8fe:	d057      	beq.n	800b9b0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	685b      	ldr	r3, [r3, #4]
 800b904:	2b01      	cmp	r3, #1
 800b906:	d107      	bne.n	800b918 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b908:	4b53      	ldr	r3, [pc, #332]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800b90a:	681a      	ldr	r2, [r3, #0]
 800b90c:	2380      	movs	r3, #128	@ 0x80
 800b90e:	029b      	lsls	r3, r3, #10
 800b910:	4013      	ands	r3, r2
 800b912:	d12b      	bne.n	800b96c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800b914:	2301      	movs	r3, #1
 800b916:	e097      	b.n	800ba48 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	685b      	ldr	r3, [r3, #4]
 800b91c:	2b02      	cmp	r3, #2
 800b91e:	d107      	bne.n	800b930 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b920:	4b4d      	ldr	r3, [pc, #308]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800b922:	681a      	ldr	r2, [r3, #0]
 800b924:	2380      	movs	r3, #128	@ 0x80
 800b926:	049b      	lsls	r3, r3, #18
 800b928:	4013      	ands	r3, r2
 800b92a:	d11f      	bne.n	800b96c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800b92c:	2301      	movs	r3, #1
 800b92e:	e08b      	b.n	800ba48 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	685b      	ldr	r3, [r3, #4]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d107      	bne.n	800b948 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b938:	4b47      	ldr	r3, [pc, #284]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800b93a:	681a      	ldr	r2, [r3, #0]
 800b93c:	2380      	movs	r3, #128	@ 0x80
 800b93e:	00db      	lsls	r3, r3, #3
 800b940:	4013      	ands	r3, r2
 800b942:	d113      	bne.n	800b96c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800b944:	2301      	movs	r3, #1
 800b946:	e07f      	b.n	800ba48 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	685b      	ldr	r3, [r3, #4]
 800b94c:	2b03      	cmp	r3, #3
 800b94e:	d106      	bne.n	800b95e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b950:	4b41      	ldr	r3, [pc, #260]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800b952:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b954:	2202      	movs	r2, #2
 800b956:	4013      	ands	r3, r2
 800b958:	d108      	bne.n	800b96c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800b95a:	2301      	movs	r3, #1
 800b95c:	e074      	b.n	800ba48 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b95e:	4b3e      	ldr	r3, [pc, #248]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800b960:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b962:	2202      	movs	r2, #2
 800b964:	4013      	ands	r3, r2
 800b966:	d101      	bne.n	800b96c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800b968:	2301      	movs	r3, #1
 800b96a:	e06d      	b.n	800ba48 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b96c:	4b3a      	ldr	r3, [pc, #232]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800b96e:	689b      	ldr	r3, [r3, #8]
 800b970:	2207      	movs	r2, #7
 800b972:	4393      	bics	r3, r2
 800b974:	0019      	movs	r1, r3
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	685a      	ldr	r2, [r3, #4]
 800b97a:	4b37      	ldr	r3, [pc, #220]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800b97c:	430a      	orrs	r2, r1
 800b97e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b980:	f7fc fe12 	bl	80085a8 <HAL_GetTick>
 800b984:	0003      	movs	r3, r0
 800b986:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b988:	e009      	b.n	800b99e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b98a:	f7fc fe0d 	bl	80085a8 <HAL_GetTick>
 800b98e:	0002      	movs	r2, r0
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	1ad3      	subs	r3, r2, r3
 800b994:	4a2f      	ldr	r2, [pc, #188]	@ (800ba54 <HAL_RCC_ClockConfig+0x1f4>)
 800b996:	4293      	cmp	r3, r2
 800b998:	d901      	bls.n	800b99e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800b99a:	2303      	movs	r3, #3
 800b99c:	e054      	b.n	800ba48 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b99e:	4b2e      	ldr	r3, [pc, #184]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800b9a0:	689b      	ldr	r3, [r3, #8]
 800b9a2:	2238      	movs	r2, #56	@ 0x38
 800b9a4:	401a      	ands	r2, r3
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	685b      	ldr	r3, [r3, #4]
 800b9aa:	00db      	lsls	r3, r3, #3
 800b9ac:	429a      	cmp	r2, r3
 800b9ae:	d1ec      	bne.n	800b98a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b9b0:	4b27      	ldr	r3, [pc, #156]	@ (800ba50 <HAL_RCC_ClockConfig+0x1f0>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	2207      	movs	r2, #7
 800b9b6:	4013      	ands	r3, r2
 800b9b8:	683a      	ldr	r2, [r7, #0]
 800b9ba:	429a      	cmp	r2, r3
 800b9bc:	d21e      	bcs.n	800b9fc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b9be:	4b24      	ldr	r3, [pc, #144]	@ (800ba50 <HAL_RCC_ClockConfig+0x1f0>)
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	2207      	movs	r2, #7
 800b9c4:	4393      	bics	r3, r2
 800b9c6:	0019      	movs	r1, r3
 800b9c8:	4b21      	ldr	r3, [pc, #132]	@ (800ba50 <HAL_RCC_ClockConfig+0x1f0>)
 800b9ca:	683a      	ldr	r2, [r7, #0]
 800b9cc:	430a      	orrs	r2, r1
 800b9ce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b9d0:	f7fc fdea 	bl	80085a8 <HAL_GetTick>
 800b9d4:	0003      	movs	r3, r0
 800b9d6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800b9d8:	e009      	b.n	800b9ee <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b9da:	f7fc fde5 	bl	80085a8 <HAL_GetTick>
 800b9de:	0002      	movs	r2, r0
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	1ad3      	subs	r3, r2, r3
 800b9e4:	4a1b      	ldr	r2, [pc, #108]	@ (800ba54 <HAL_RCC_ClockConfig+0x1f4>)
 800b9e6:	4293      	cmp	r3, r2
 800b9e8:	d901      	bls.n	800b9ee <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800b9ea:	2303      	movs	r3, #3
 800b9ec:	e02c      	b.n	800ba48 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800b9ee:	4b18      	ldr	r3, [pc, #96]	@ (800ba50 <HAL_RCC_ClockConfig+0x1f0>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	2207      	movs	r2, #7
 800b9f4:	4013      	ands	r3, r2
 800b9f6:	683a      	ldr	r2, [r7, #0]
 800b9f8:	429a      	cmp	r2, r3
 800b9fa:	d1ee      	bne.n	800b9da <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	2204      	movs	r2, #4
 800ba02:	4013      	ands	r3, r2
 800ba04:	d009      	beq.n	800ba1a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800ba06:	4b14      	ldr	r3, [pc, #80]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800ba08:	689b      	ldr	r3, [r3, #8]
 800ba0a:	4a15      	ldr	r2, [pc, #84]	@ (800ba60 <HAL_RCC_ClockConfig+0x200>)
 800ba0c:	4013      	ands	r3, r2
 800ba0e:	0019      	movs	r1, r3
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	68da      	ldr	r2, [r3, #12]
 800ba14:	4b10      	ldr	r3, [pc, #64]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800ba16:	430a      	orrs	r2, r1
 800ba18:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800ba1a:	f000 f829 	bl	800ba70 <HAL_RCC_GetSysClockFreq>
 800ba1e:	0001      	movs	r1, r0
 800ba20:	4b0d      	ldr	r3, [pc, #52]	@ (800ba58 <HAL_RCC_ClockConfig+0x1f8>)
 800ba22:	689b      	ldr	r3, [r3, #8]
 800ba24:	0a1b      	lsrs	r3, r3, #8
 800ba26:	220f      	movs	r2, #15
 800ba28:	401a      	ands	r2, r3
 800ba2a:	4b0e      	ldr	r3, [pc, #56]	@ (800ba64 <HAL_RCC_ClockConfig+0x204>)
 800ba2c:	0092      	lsls	r2, r2, #2
 800ba2e:	58d3      	ldr	r3, [r2, r3]
 800ba30:	221f      	movs	r2, #31
 800ba32:	4013      	ands	r3, r2
 800ba34:	000a      	movs	r2, r1
 800ba36:	40da      	lsrs	r2, r3
 800ba38:	4b0b      	ldr	r3, [pc, #44]	@ (800ba68 <HAL_RCC_ClockConfig+0x208>)
 800ba3a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800ba3c:	4b0b      	ldr	r3, [pc, #44]	@ (800ba6c <HAL_RCC_ClockConfig+0x20c>)
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	0018      	movs	r0, r3
 800ba42:	f7fb ff35 	bl	80078b0 <HAL_InitTick>
 800ba46:	0003      	movs	r3, r0
}
 800ba48:	0018      	movs	r0, r3
 800ba4a:	46bd      	mov	sp, r7
 800ba4c:	b004      	add	sp, #16
 800ba4e:	bd80      	pop	{r7, pc}
 800ba50:	40022000 	.word	0x40022000
 800ba54:	00001388 	.word	0x00001388
 800ba58:	40021000 	.word	0x40021000
 800ba5c:	fffff0ff 	.word	0xfffff0ff
 800ba60:	ffff8fff 	.word	0xffff8fff
 800ba64:	0801ef2c 	.word	0x0801ef2c
 800ba68:	20000004 	.word	0x20000004
 800ba6c:	20000008 	.word	0x20000008

0800ba70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ba70:	b580      	push	{r7, lr}
 800ba72:	b086      	sub	sp, #24
 800ba74:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800ba76:	4b3c      	ldr	r3, [pc, #240]	@ (800bb68 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ba78:	689b      	ldr	r3, [r3, #8]
 800ba7a:	2238      	movs	r2, #56	@ 0x38
 800ba7c:	4013      	ands	r3, r2
 800ba7e:	d10f      	bne.n	800baa0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800ba80:	4b39      	ldr	r3, [pc, #228]	@ (800bb68 <HAL_RCC_GetSysClockFreq+0xf8>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	0adb      	lsrs	r3, r3, #11
 800ba86:	2207      	movs	r2, #7
 800ba88:	4013      	ands	r3, r2
 800ba8a:	2201      	movs	r2, #1
 800ba8c:	409a      	lsls	r2, r3
 800ba8e:	0013      	movs	r3, r2
 800ba90:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800ba92:	6839      	ldr	r1, [r7, #0]
 800ba94:	4835      	ldr	r0, [pc, #212]	@ (800bb6c <HAL_RCC_GetSysClockFreq+0xfc>)
 800ba96:	f7fa fcd5 	bl	8006444 <__udivsi3>
 800ba9a:	0003      	movs	r3, r0
 800ba9c:	613b      	str	r3, [r7, #16]
 800ba9e:	e05d      	b.n	800bb5c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800baa0:	4b31      	ldr	r3, [pc, #196]	@ (800bb68 <HAL_RCC_GetSysClockFreq+0xf8>)
 800baa2:	689b      	ldr	r3, [r3, #8]
 800baa4:	2238      	movs	r2, #56	@ 0x38
 800baa6:	4013      	ands	r3, r2
 800baa8:	2b08      	cmp	r3, #8
 800baaa:	d102      	bne.n	800bab2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800baac:	4b30      	ldr	r3, [pc, #192]	@ (800bb70 <HAL_RCC_GetSysClockFreq+0x100>)
 800baae:	613b      	str	r3, [r7, #16]
 800bab0:	e054      	b.n	800bb5c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800bab2:	4b2d      	ldr	r3, [pc, #180]	@ (800bb68 <HAL_RCC_GetSysClockFreq+0xf8>)
 800bab4:	689b      	ldr	r3, [r3, #8]
 800bab6:	2238      	movs	r2, #56	@ 0x38
 800bab8:	4013      	ands	r3, r2
 800baba:	2b10      	cmp	r3, #16
 800babc:	d138      	bne.n	800bb30 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800babe:	4b2a      	ldr	r3, [pc, #168]	@ (800bb68 <HAL_RCC_GetSysClockFreq+0xf8>)
 800bac0:	68db      	ldr	r3, [r3, #12]
 800bac2:	2203      	movs	r2, #3
 800bac4:	4013      	ands	r3, r2
 800bac6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800bac8:	4b27      	ldr	r3, [pc, #156]	@ (800bb68 <HAL_RCC_GetSysClockFreq+0xf8>)
 800baca:	68db      	ldr	r3, [r3, #12]
 800bacc:	091b      	lsrs	r3, r3, #4
 800bace:	2207      	movs	r2, #7
 800bad0:	4013      	ands	r3, r2
 800bad2:	3301      	adds	r3, #1
 800bad4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	2b03      	cmp	r3, #3
 800bada:	d10d      	bne.n	800baf8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800badc:	68b9      	ldr	r1, [r7, #8]
 800bade:	4824      	ldr	r0, [pc, #144]	@ (800bb70 <HAL_RCC_GetSysClockFreq+0x100>)
 800bae0:	f7fa fcb0 	bl	8006444 <__udivsi3>
 800bae4:	0003      	movs	r3, r0
 800bae6:	0019      	movs	r1, r3
 800bae8:	4b1f      	ldr	r3, [pc, #124]	@ (800bb68 <HAL_RCC_GetSysClockFreq+0xf8>)
 800baea:	68db      	ldr	r3, [r3, #12]
 800baec:	0a1b      	lsrs	r3, r3, #8
 800baee:	227f      	movs	r2, #127	@ 0x7f
 800baf0:	4013      	ands	r3, r2
 800baf2:	434b      	muls	r3, r1
 800baf4:	617b      	str	r3, [r7, #20]
        break;
 800baf6:	e00d      	b.n	800bb14 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800baf8:	68b9      	ldr	r1, [r7, #8]
 800bafa:	481c      	ldr	r0, [pc, #112]	@ (800bb6c <HAL_RCC_GetSysClockFreq+0xfc>)
 800bafc:	f7fa fca2 	bl	8006444 <__udivsi3>
 800bb00:	0003      	movs	r3, r0
 800bb02:	0019      	movs	r1, r3
 800bb04:	4b18      	ldr	r3, [pc, #96]	@ (800bb68 <HAL_RCC_GetSysClockFreq+0xf8>)
 800bb06:	68db      	ldr	r3, [r3, #12]
 800bb08:	0a1b      	lsrs	r3, r3, #8
 800bb0a:	227f      	movs	r2, #127	@ 0x7f
 800bb0c:	4013      	ands	r3, r2
 800bb0e:	434b      	muls	r3, r1
 800bb10:	617b      	str	r3, [r7, #20]
        break;
 800bb12:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800bb14:	4b14      	ldr	r3, [pc, #80]	@ (800bb68 <HAL_RCC_GetSysClockFreq+0xf8>)
 800bb16:	68db      	ldr	r3, [r3, #12]
 800bb18:	0f5b      	lsrs	r3, r3, #29
 800bb1a:	2207      	movs	r2, #7
 800bb1c:	4013      	ands	r3, r2
 800bb1e:	3301      	adds	r3, #1
 800bb20:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800bb22:	6879      	ldr	r1, [r7, #4]
 800bb24:	6978      	ldr	r0, [r7, #20]
 800bb26:	f7fa fc8d 	bl	8006444 <__udivsi3>
 800bb2a:	0003      	movs	r3, r0
 800bb2c:	613b      	str	r3, [r7, #16]
 800bb2e:	e015      	b.n	800bb5c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800bb30:	4b0d      	ldr	r3, [pc, #52]	@ (800bb68 <HAL_RCC_GetSysClockFreq+0xf8>)
 800bb32:	689b      	ldr	r3, [r3, #8]
 800bb34:	2238      	movs	r2, #56	@ 0x38
 800bb36:	4013      	ands	r3, r2
 800bb38:	2b20      	cmp	r3, #32
 800bb3a:	d103      	bne.n	800bb44 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800bb3c:	2380      	movs	r3, #128	@ 0x80
 800bb3e:	021b      	lsls	r3, r3, #8
 800bb40:	613b      	str	r3, [r7, #16]
 800bb42:	e00b      	b.n	800bb5c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800bb44:	4b08      	ldr	r3, [pc, #32]	@ (800bb68 <HAL_RCC_GetSysClockFreq+0xf8>)
 800bb46:	689b      	ldr	r3, [r3, #8]
 800bb48:	2238      	movs	r2, #56	@ 0x38
 800bb4a:	4013      	ands	r3, r2
 800bb4c:	2b18      	cmp	r3, #24
 800bb4e:	d103      	bne.n	800bb58 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800bb50:	23fa      	movs	r3, #250	@ 0xfa
 800bb52:	01db      	lsls	r3, r3, #7
 800bb54:	613b      	str	r3, [r7, #16]
 800bb56:	e001      	b.n	800bb5c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800bb58:	2300      	movs	r3, #0
 800bb5a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800bb5c:	693b      	ldr	r3, [r7, #16]
}
 800bb5e:	0018      	movs	r0, r3
 800bb60:	46bd      	mov	sp, r7
 800bb62:	b006      	add	sp, #24
 800bb64:	bd80      	pop	{r7, pc}
 800bb66:	46c0      	nop			@ (mov r8, r8)
 800bb68:	40021000 	.word	0x40021000
 800bb6c:	00f42400 	.word	0x00f42400
 800bb70:	007a1200 	.word	0x007a1200

0800bb74 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bb78:	4b02      	ldr	r3, [pc, #8]	@ (800bb84 <HAL_RCC_GetHCLKFreq+0x10>)
 800bb7a:	681b      	ldr	r3, [r3, #0]
}
 800bb7c:	0018      	movs	r0, r3
 800bb7e:	46bd      	mov	sp, r7
 800bb80:	bd80      	pop	{r7, pc}
 800bb82:	46c0      	nop			@ (mov r8, r8)
 800bb84:	20000004 	.word	0x20000004

0800bb88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bb88:	b5b0      	push	{r4, r5, r7, lr}
 800bb8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800bb8c:	f7ff fff2 	bl	800bb74 <HAL_RCC_GetHCLKFreq>
 800bb90:	0004      	movs	r4, r0
 800bb92:	f7ff faf9 	bl	800b188 <LL_RCC_GetAPB1Prescaler>
 800bb96:	0003      	movs	r3, r0
 800bb98:	0b1a      	lsrs	r2, r3, #12
 800bb9a:	4b05      	ldr	r3, [pc, #20]	@ (800bbb0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800bb9c:	0092      	lsls	r2, r2, #2
 800bb9e:	58d3      	ldr	r3, [r2, r3]
 800bba0:	221f      	movs	r2, #31
 800bba2:	4013      	ands	r3, r2
 800bba4:	40dc      	lsrs	r4, r3
 800bba6:	0023      	movs	r3, r4
}
 800bba8:	0018      	movs	r0, r3
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	bdb0      	pop	{r4, r5, r7, pc}
 800bbae:	46c0      	nop			@ (mov r8, r8)
 800bbb0:	0801ef6c 	.word	0x0801ef6c

0800bbb4 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b082      	sub	sp, #8
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	6078      	str	r0, [r7, #4]
 800bbbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	2207      	movs	r2, #7
 800bbc2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800bbc4:	4b0e      	ldr	r3, [pc, #56]	@ (800bc00 <HAL_RCC_GetClockConfig+0x4c>)
 800bbc6:	689b      	ldr	r3, [r3, #8]
 800bbc8:	2207      	movs	r2, #7
 800bbca:	401a      	ands	r2, r3
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800bbd0:	4b0b      	ldr	r3, [pc, #44]	@ (800bc00 <HAL_RCC_GetClockConfig+0x4c>)
 800bbd2:	689a      	ldr	r2, [r3, #8]
 800bbd4:	23f0      	movs	r3, #240	@ 0xf0
 800bbd6:	011b      	lsls	r3, r3, #4
 800bbd8:	401a      	ands	r2, r3
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800bbde:	4b08      	ldr	r3, [pc, #32]	@ (800bc00 <HAL_RCC_GetClockConfig+0x4c>)
 800bbe0:	689a      	ldr	r2, [r3, #8]
 800bbe2:	23e0      	movs	r3, #224	@ 0xe0
 800bbe4:	01db      	lsls	r3, r3, #7
 800bbe6:	401a      	ands	r2, r3
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800bbec:	4b05      	ldr	r3, [pc, #20]	@ (800bc04 <HAL_RCC_GetClockConfig+0x50>)
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	2207      	movs	r2, #7
 800bbf2:	401a      	ands	r2, r3
 800bbf4:	683b      	ldr	r3, [r7, #0]
 800bbf6:	601a      	str	r2, [r3, #0]
}
 800bbf8:	46c0      	nop			@ (mov r8, r8)
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	b002      	add	sp, #8
 800bbfe:	bd80      	pop	{r7, pc}
 800bc00:	40021000 	.word	0x40021000
 800bc04:	40022000 	.word	0x40022000

0800bc08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bc08:	b580      	push	{r7, lr}
 800bc0a:	b086      	sub	sp, #24
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800bc10:	2313      	movs	r3, #19
 800bc12:	18fb      	adds	r3, r7, r3
 800bc14:	2200      	movs	r2, #0
 800bc16:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800bc18:	2312      	movs	r3, #18
 800bc1a:	18fb      	adds	r3, r7, r3
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681a      	ldr	r2, [r3, #0]
 800bc24:	2380      	movs	r3, #128	@ 0x80
 800bc26:	029b      	lsls	r3, r3, #10
 800bc28:	4013      	ands	r3, r2
 800bc2a:	d100      	bne.n	800bc2e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800bc2c:	e0ad      	b.n	800bd8a <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bc2e:	2011      	movs	r0, #17
 800bc30:	183b      	adds	r3, r7, r0
 800bc32:	2200      	movs	r2, #0
 800bc34:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bc36:	4b47      	ldr	r3, [pc, #284]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bc38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bc3a:	2380      	movs	r3, #128	@ 0x80
 800bc3c:	055b      	lsls	r3, r3, #21
 800bc3e:	4013      	ands	r3, r2
 800bc40:	d110      	bne.n	800bc64 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bc42:	4b44      	ldr	r3, [pc, #272]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bc44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bc46:	4b43      	ldr	r3, [pc, #268]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bc48:	2180      	movs	r1, #128	@ 0x80
 800bc4a:	0549      	lsls	r1, r1, #21
 800bc4c:	430a      	orrs	r2, r1
 800bc4e:	63da      	str	r2, [r3, #60]	@ 0x3c
 800bc50:	4b40      	ldr	r3, [pc, #256]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bc52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bc54:	2380      	movs	r3, #128	@ 0x80
 800bc56:	055b      	lsls	r3, r3, #21
 800bc58:	4013      	ands	r3, r2
 800bc5a:	60bb      	str	r3, [r7, #8]
 800bc5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bc5e:	183b      	adds	r3, r7, r0
 800bc60:	2201      	movs	r2, #1
 800bc62:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bc64:	4b3c      	ldr	r3, [pc, #240]	@ (800bd58 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800bc66:	681a      	ldr	r2, [r3, #0]
 800bc68:	4b3b      	ldr	r3, [pc, #236]	@ (800bd58 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800bc6a:	2180      	movs	r1, #128	@ 0x80
 800bc6c:	0049      	lsls	r1, r1, #1
 800bc6e:	430a      	orrs	r2, r1
 800bc70:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bc72:	f7fc fc99 	bl	80085a8 <HAL_GetTick>
 800bc76:	0003      	movs	r3, r0
 800bc78:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bc7a:	e00b      	b.n	800bc94 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bc7c:	f7fc fc94 	bl	80085a8 <HAL_GetTick>
 800bc80:	0002      	movs	r2, r0
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	1ad3      	subs	r3, r2, r3
 800bc86:	2b02      	cmp	r3, #2
 800bc88:	d904      	bls.n	800bc94 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800bc8a:	2313      	movs	r3, #19
 800bc8c:	18fb      	adds	r3, r7, r3
 800bc8e:	2203      	movs	r2, #3
 800bc90:	701a      	strb	r2, [r3, #0]
        break;
 800bc92:	e005      	b.n	800bca0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bc94:	4b30      	ldr	r3, [pc, #192]	@ (800bd58 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800bc96:	681a      	ldr	r2, [r3, #0]
 800bc98:	2380      	movs	r3, #128	@ 0x80
 800bc9a:	005b      	lsls	r3, r3, #1
 800bc9c:	4013      	ands	r3, r2
 800bc9e:	d0ed      	beq.n	800bc7c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800bca0:	2313      	movs	r3, #19
 800bca2:	18fb      	adds	r3, r7, r3
 800bca4:	781b      	ldrb	r3, [r3, #0]
 800bca6:	2b00      	cmp	r3, #0
 800bca8:	d15e      	bne.n	800bd68 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800bcaa:	4b2a      	ldr	r3, [pc, #168]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bcac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bcae:	23c0      	movs	r3, #192	@ 0xc0
 800bcb0:	009b      	lsls	r3, r3, #2
 800bcb2:	4013      	ands	r3, r2
 800bcb4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800bcb6:	697b      	ldr	r3, [r7, #20]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d019      	beq.n	800bcf0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcc0:	697a      	ldr	r2, [r7, #20]
 800bcc2:	429a      	cmp	r2, r3
 800bcc4:	d014      	beq.n	800bcf0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800bcc6:	4b23      	ldr	r3, [pc, #140]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bcc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bcca:	4a24      	ldr	r2, [pc, #144]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800bccc:	4013      	ands	r3, r2
 800bcce:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bcd0:	4b20      	ldr	r3, [pc, #128]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bcd2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bcd4:	4b1f      	ldr	r3, [pc, #124]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bcd6:	2180      	movs	r1, #128	@ 0x80
 800bcd8:	0249      	lsls	r1, r1, #9
 800bcda:	430a      	orrs	r2, r1
 800bcdc:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bcde:	4b1d      	ldr	r3, [pc, #116]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bce0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800bce2:	4b1c      	ldr	r3, [pc, #112]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bce4:	491e      	ldr	r1, [pc, #120]	@ (800bd60 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800bce6:	400a      	ands	r2, r1
 800bce8:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800bcea:	4b1a      	ldr	r3, [pc, #104]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bcec:	697a      	ldr	r2, [r7, #20]
 800bcee:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800bcf0:	697b      	ldr	r3, [r7, #20]
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	4013      	ands	r3, r2
 800bcf6:	d016      	beq.n	800bd26 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bcf8:	f7fc fc56 	bl	80085a8 <HAL_GetTick>
 800bcfc:	0003      	movs	r3, r0
 800bcfe:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bd00:	e00c      	b.n	800bd1c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bd02:	f7fc fc51 	bl	80085a8 <HAL_GetTick>
 800bd06:	0002      	movs	r2, r0
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	1ad3      	subs	r3, r2, r3
 800bd0c:	4a15      	ldr	r2, [pc, #84]	@ (800bd64 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800bd0e:	4293      	cmp	r3, r2
 800bd10:	d904      	bls.n	800bd1c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800bd12:	2313      	movs	r3, #19
 800bd14:	18fb      	adds	r3, r7, r3
 800bd16:	2203      	movs	r2, #3
 800bd18:	701a      	strb	r2, [r3, #0]
            break;
 800bd1a:	e004      	b.n	800bd26 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bd1c:	4b0d      	ldr	r3, [pc, #52]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bd1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd20:	2202      	movs	r2, #2
 800bd22:	4013      	ands	r3, r2
 800bd24:	d0ed      	beq.n	800bd02 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800bd26:	2313      	movs	r3, #19
 800bd28:	18fb      	adds	r3, r7, r3
 800bd2a:	781b      	ldrb	r3, [r3, #0]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d10a      	bne.n	800bd46 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bd30:	4b08      	ldr	r3, [pc, #32]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bd32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd34:	4a09      	ldr	r2, [pc, #36]	@ (800bd5c <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800bd36:	4013      	ands	r3, r2
 800bd38:	0019      	movs	r1, r3
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bd3e:	4b05      	ldr	r3, [pc, #20]	@ (800bd54 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800bd40:	430a      	orrs	r2, r1
 800bd42:	65da      	str	r2, [r3, #92]	@ 0x5c
 800bd44:	e016      	b.n	800bd74 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bd46:	2312      	movs	r3, #18
 800bd48:	18fb      	adds	r3, r7, r3
 800bd4a:	2213      	movs	r2, #19
 800bd4c:	18ba      	adds	r2, r7, r2
 800bd4e:	7812      	ldrb	r2, [r2, #0]
 800bd50:	701a      	strb	r2, [r3, #0]
 800bd52:	e00f      	b.n	800bd74 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800bd54:	40021000 	.word	0x40021000
 800bd58:	40007000 	.word	0x40007000
 800bd5c:	fffffcff 	.word	0xfffffcff
 800bd60:	fffeffff 	.word	0xfffeffff
 800bd64:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd68:	2312      	movs	r3, #18
 800bd6a:	18fb      	adds	r3, r7, r3
 800bd6c:	2213      	movs	r2, #19
 800bd6e:	18ba      	adds	r2, r7, r2
 800bd70:	7812      	ldrb	r2, [r2, #0]
 800bd72:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800bd74:	2311      	movs	r3, #17
 800bd76:	18fb      	adds	r3, r7, r3
 800bd78:	781b      	ldrb	r3, [r3, #0]
 800bd7a:	2b01      	cmp	r3, #1
 800bd7c:	d105      	bne.n	800bd8a <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bd7e:	4bc5      	ldr	r3, [pc, #788]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bd80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bd82:	4bc4      	ldr	r3, [pc, #784]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bd84:	49c4      	ldr	r1, [pc, #784]	@ (800c098 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800bd86:	400a      	ands	r2, r1
 800bd88:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	2201      	movs	r2, #1
 800bd90:	4013      	ands	r3, r2
 800bd92:	d009      	beq.n	800bda8 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bd94:	4bbf      	ldr	r3, [pc, #764]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bd96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd98:	2203      	movs	r2, #3
 800bd9a:	4393      	bics	r3, r2
 800bd9c:	0019      	movs	r1, r3
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	685a      	ldr	r2, [r3, #4]
 800bda2:	4bbc      	ldr	r3, [pc, #752]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bda4:	430a      	orrs	r2, r1
 800bda6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	2202      	movs	r2, #2
 800bdae:	4013      	ands	r3, r2
 800bdb0:	d009      	beq.n	800bdc6 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bdb2:	4bb8      	ldr	r3, [pc, #736]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bdb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdb6:	220c      	movs	r2, #12
 800bdb8:	4393      	bics	r3, r2
 800bdba:	0019      	movs	r1, r3
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	689a      	ldr	r2, [r3, #8]
 800bdc0:	4bb4      	ldr	r3, [pc, #720]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bdc2:	430a      	orrs	r2, r1
 800bdc4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	2204      	movs	r2, #4
 800bdcc:	4013      	ands	r3, r2
 800bdce:	d009      	beq.n	800bde4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bdd0:	4bb0      	ldr	r3, [pc, #704]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bdd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdd4:	2230      	movs	r2, #48	@ 0x30
 800bdd6:	4393      	bics	r3, r2
 800bdd8:	0019      	movs	r1, r3
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	68da      	ldr	r2, [r3, #12]
 800bdde:	4bad      	ldr	r3, [pc, #692]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bde0:	430a      	orrs	r2, r1
 800bde2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	2210      	movs	r2, #16
 800bdea:	4013      	ands	r3, r2
 800bdec:	d009      	beq.n	800be02 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bdee:	4ba9      	ldr	r3, [pc, #676]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bdf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdf2:	4aaa      	ldr	r2, [pc, #680]	@ (800c09c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bdf4:	4013      	ands	r3, r2
 800bdf6:	0019      	movs	r1, r3
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	691a      	ldr	r2, [r3, #16]
 800bdfc:	4ba5      	ldr	r3, [pc, #660]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bdfe:	430a      	orrs	r2, r1
 800be00:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681a      	ldr	r2, [r3, #0]
 800be06:	2380      	movs	r3, #128	@ 0x80
 800be08:	015b      	lsls	r3, r3, #5
 800be0a:	4013      	ands	r3, r2
 800be0c:	d009      	beq.n	800be22 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800be0e:	4ba1      	ldr	r3, [pc, #644]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800be10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be12:	4aa3      	ldr	r2, [pc, #652]	@ (800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800be14:	4013      	ands	r3, r2
 800be16:	0019      	movs	r1, r3
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	695a      	ldr	r2, [r3, #20]
 800be1c:	4b9d      	ldr	r3, [pc, #628]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800be1e:	430a      	orrs	r2, r1
 800be20:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681a      	ldr	r2, [r3, #0]
 800be26:	2380      	movs	r3, #128	@ 0x80
 800be28:	009b      	lsls	r3, r3, #2
 800be2a:	4013      	ands	r3, r2
 800be2c:	d009      	beq.n	800be42 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800be2e:	4b99      	ldr	r3, [pc, #612]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800be30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be32:	4a9c      	ldr	r2, [pc, #624]	@ (800c0a4 <HAL_RCCEx_PeriphCLKConfig+0x49c>)
 800be34:	4013      	ands	r3, r2
 800be36:	0019      	movs	r1, r3
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800be3c:	4b95      	ldr	r3, [pc, #596]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800be3e:	430a      	orrs	r2, r1
 800be40:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	681a      	ldr	r2, [r3, #0]
 800be46:	2380      	movs	r3, #128	@ 0x80
 800be48:	00db      	lsls	r3, r3, #3
 800be4a:	4013      	ands	r3, r2
 800be4c:	d009      	beq.n	800be62 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800be4e:	4b91      	ldr	r3, [pc, #580]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800be50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be52:	4a95      	ldr	r2, [pc, #596]	@ (800c0a8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800be54:	4013      	ands	r3, r2
 800be56:	0019      	movs	r1, r3
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be5c:	4b8d      	ldr	r3, [pc, #564]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800be5e:	430a      	orrs	r2, r1
 800be60:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	2220      	movs	r2, #32
 800be68:	4013      	ands	r3, r2
 800be6a:	d009      	beq.n	800be80 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800be6c:	4b89      	ldr	r3, [pc, #548]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800be6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be70:	4a8e      	ldr	r2, [pc, #568]	@ (800c0ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800be72:	4013      	ands	r3, r2
 800be74:	0019      	movs	r1, r3
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	699a      	ldr	r2, [r3, #24]
 800be7a:	4b86      	ldr	r3, [pc, #536]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800be7c:	430a      	orrs	r2, r1
 800be7e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	2240      	movs	r2, #64	@ 0x40
 800be86:	4013      	ands	r3, r2
 800be88:	d009      	beq.n	800be9e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800be8a:	4b82      	ldr	r3, [pc, #520]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800be8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be8e:	4a88      	ldr	r2, [pc, #544]	@ (800c0b0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800be90:	4013      	ands	r3, r2
 800be92:	0019      	movs	r1, r3
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	69da      	ldr	r2, [r3, #28]
 800be98:	4b7e      	ldr	r3, [pc, #504]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800be9a:	430a      	orrs	r2, r1
 800be9c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* (RCC_CCIPR_I2C2SEL */

#if defined(RNG)
  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681a      	ldr	r2, [r3, #0]
 800bea2:	2380      	movs	r3, #128	@ 0x80
 800bea4:	02db      	lsls	r3, r3, #11
 800bea6:	4013      	ands	r3, r2
 800bea8:	d016      	beq.n	800bed8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800beaa:	4b7a      	ldr	r3, [pc, #488]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800beac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800beae:	4a81      	ldr	r2, [pc, #516]	@ (800c0b4 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800beb0:	4013      	ands	r3, r2
 800beb2:	0019      	movs	r1, r3
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800beb8:	4b76      	ldr	r3, [pc, #472]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800beba:	430a      	orrs	r2, r1
 800bebc:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bec2:	23c0      	movs	r3, #192	@ 0xc0
 800bec4:	051b      	lsls	r3, r3, #20
 800bec6:	429a      	cmp	r2, r3
 800bec8:	d106      	bne.n	800bed8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800beca:	4b72      	ldr	r3, [pc, #456]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800becc:	68da      	ldr	r2, [r3, #12]
 800bece:	4b71      	ldr	r3, [pc, #452]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bed0:	2180      	movs	r1, #128	@ 0x80
 800bed2:	0449      	lsls	r1, r1, #17
 800bed4:	430a      	orrs	r2, r1
 800bed6:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681a      	ldr	r2, [r3, #0]
 800bedc:	2380      	movs	r3, #128	@ 0x80
 800bede:	01db      	lsls	r3, r3, #7
 800bee0:	4013      	ands	r3, r2
 800bee2:	d015      	beq.n	800bf10 <HAL_RCCEx_PeriphCLKConfig+0x308>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bee4:	4b6b      	ldr	r3, [pc, #428]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bee6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bee8:	009b      	lsls	r3, r3, #2
 800beea:	0899      	lsrs	r1, r3, #2
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bef0:	4b68      	ldr	r3, [pc, #416]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bef2:	430a      	orrs	r2, r1
 800bef4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800befa:	2380      	movs	r3, #128	@ 0x80
 800befc:	05db      	lsls	r3, r3, #23
 800befe:	429a      	cmp	r2, r3
 800bf00:	d106      	bne.n	800bf10 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800bf02:	4b64      	ldr	r3, [pc, #400]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bf04:	68da      	ldr	r2, [r3, #12]
 800bf06:	4b63      	ldr	r3, [pc, #396]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bf08:	2180      	movs	r1, #128	@ 0x80
 800bf0a:	0249      	lsls	r1, r1, #9
 800bf0c:	430a      	orrs	r2, r1
 800bf0e:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681a      	ldr	r2, [r3, #0]
 800bf14:	2380      	movs	r3, #128	@ 0x80
 800bf16:	031b      	lsls	r3, r3, #12
 800bf18:	4013      	ands	r3, r2
 800bf1a:	d009      	beq.n	800bf30 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bf1c:	4b5d      	ldr	r3, [pc, #372]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bf1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf20:	2240      	movs	r2, #64	@ 0x40
 800bf22:	4393      	bics	r3, r2
 800bf24:	0019      	movs	r1, r3
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bf2a:	4b5a      	ldr	r3, [pc, #360]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bf2c:	430a      	orrs	r2, r1
 800bf2e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681a      	ldr	r2, [r3, #0]
 800bf34:	2380      	movs	r3, #128	@ 0x80
 800bf36:	039b      	lsls	r3, r3, #14
 800bf38:	4013      	ands	r3, r2
 800bf3a:	d016      	beq.n	800bf6a <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800bf3c:	4b55      	ldr	r3, [pc, #340]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bf3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf40:	4a5d      	ldr	r2, [pc, #372]	@ (800c0b8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>)
 800bf42:	4013      	ands	r3, r2
 800bf44:	0019      	movs	r1, r3
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf4a:	4b52      	ldr	r3, [pc, #328]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bf4c:	430a      	orrs	r2, r1
 800bf4e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf54:	2380      	movs	r3, #128	@ 0x80
 800bf56:	03db      	lsls	r3, r3, #15
 800bf58:	429a      	cmp	r2, r3
 800bf5a:	d106      	bne.n	800bf6a <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800bf5c:	4b4d      	ldr	r3, [pc, #308]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bf5e:	68da      	ldr	r2, [r3, #12]
 800bf60:	4b4c      	ldr	r3, [pc, #304]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bf62:	2180      	movs	r1, #128	@ 0x80
 800bf64:	0449      	lsls	r1, r1, #17
 800bf66:	430a      	orrs	r2, r1
 800bf68:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	681a      	ldr	r2, [r3, #0]
 800bf6e:	2380      	movs	r3, #128	@ 0x80
 800bf70:	03db      	lsls	r3, r3, #15
 800bf72:	4013      	ands	r3, r2
 800bf74:	d016      	beq.n	800bfa4 <HAL_RCCEx_PeriphCLKConfig+0x39c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800bf76:	4b47      	ldr	r3, [pc, #284]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bf78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf7a:	4a50      	ldr	r2, [pc, #320]	@ (800c0bc <HAL_RCCEx_PeriphCLKConfig+0x4b4>)
 800bf7c:	4013      	ands	r3, r2
 800bf7e:	0019      	movs	r1, r3
 800bf80:	687b      	ldr	r3, [r7, #4]
 800bf82:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bf84:	4b43      	ldr	r3, [pc, #268]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bf86:	430a      	orrs	r2, r1
 800bf88:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bf8e:	2380      	movs	r3, #128	@ 0x80
 800bf90:	045b      	lsls	r3, r3, #17
 800bf92:	429a      	cmp	r2, r3
 800bf94:	d106      	bne.n	800bfa4 <HAL_RCCEx_PeriphCLKConfig+0x39c>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800bf96:	4b3f      	ldr	r3, [pc, #252]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bf98:	68da      	ldr	r2, [r3, #12]
 800bf9a:	4b3e      	ldr	r3, [pc, #248]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bf9c:	2180      	movs	r1, #128	@ 0x80
 800bf9e:	0449      	lsls	r1, r1, #17
 800bfa0:	430a      	orrs	r2, r1
 800bfa2:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681a      	ldr	r2, [r3, #0]
 800bfa8:	2380      	movs	r3, #128	@ 0x80
 800bfaa:	011b      	lsls	r3, r3, #4
 800bfac:	4013      	ands	r3, r2
 800bfae:	d014      	beq.n	800bfda <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800bfb0:	4b38      	ldr	r3, [pc, #224]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bfb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfb4:	2203      	movs	r2, #3
 800bfb6:	4393      	bics	r3, r2
 800bfb8:	0019      	movs	r1, r3
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	6a1a      	ldr	r2, [r3, #32]
 800bfbe:	4b35      	ldr	r3, [pc, #212]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bfc0:	430a      	orrs	r2, r1
 800bfc2:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	6a1b      	ldr	r3, [r3, #32]
 800bfc8:	2b01      	cmp	r3, #1
 800bfca:	d106      	bne.n	800bfda <HAL_RCCEx_PeriphCLKConfig+0x3d2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800bfcc:	4b31      	ldr	r3, [pc, #196]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bfce:	68da      	ldr	r2, [r3, #12]
 800bfd0:	4b30      	ldr	r3, [pc, #192]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bfd2:	2180      	movs	r1, #128	@ 0x80
 800bfd4:	0249      	lsls	r1, r1, #9
 800bfd6:	430a      	orrs	r2, r1
 800bfd8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681a      	ldr	r2, [r3, #0]
 800bfde:	2380      	movs	r3, #128	@ 0x80
 800bfe0:	019b      	lsls	r3, r3, #6
 800bfe2:	4013      	ands	r3, r2
 800bfe4:	d014      	beq.n	800c010 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800bfe6:	4b2b      	ldr	r3, [pc, #172]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bfe8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bfea:	220c      	movs	r2, #12
 800bfec:	4393      	bics	r3, r2
 800bfee:	0019      	movs	r1, r3
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bff4:	4b27      	ldr	r3, [pc, #156]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800bff6:	430a      	orrs	r2, r1
 800bff8:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bffe:	2b04      	cmp	r3, #4
 800c000:	d106      	bne.n	800c010 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800c002:	4b24      	ldr	r3, [pc, #144]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c004:	68da      	ldr	r2, [r3, #12]
 800c006:	4b23      	ldr	r3, [pc, #140]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c008:	2180      	movs	r1, #128	@ 0x80
 800c00a:	0249      	lsls	r1, r1, #9
 800c00c:	430a      	orrs	r2, r1
 800c00e:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681a      	ldr	r2, [r3, #0]
 800c014:	2380      	movs	r3, #128	@ 0x80
 800c016:	045b      	lsls	r3, r3, #17
 800c018:	4013      	ands	r3, r2
 800c01a:	d016      	beq.n	800c04a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c01c:	4b1d      	ldr	r3, [pc, #116]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c01e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c020:	4a22      	ldr	r2, [pc, #136]	@ (800c0ac <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800c022:	4013      	ands	r3, r2
 800c024:	0019      	movs	r1, r3
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c02a:	4b1a      	ldr	r3, [pc, #104]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c02c:	430a      	orrs	r2, r1
 800c02e:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c034:	2380      	movs	r3, #128	@ 0x80
 800c036:	019b      	lsls	r3, r3, #6
 800c038:	429a      	cmp	r2, r3
 800c03a:	d106      	bne.n	800c04a <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800c03c:	4b15      	ldr	r3, [pc, #84]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c03e:	68da      	ldr	r2, [r3, #12]
 800c040:	4b14      	ldr	r3, [pc, #80]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c042:	2180      	movs	r1, #128	@ 0x80
 800c044:	0449      	lsls	r1, r1, #17
 800c046:	430a      	orrs	r2, r1
 800c048:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681a      	ldr	r2, [r3, #0]
 800c04e:	2380      	movs	r3, #128	@ 0x80
 800c050:	049b      	lsls	r3, r3, #18
 800c052:	4013      	ands	r3, r2
 800c054:	d016      	beq.n	800c084 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800c056:	4b0f      	ldr	r3, [pc, #60]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c05a:	4a11      	ldr	r2, [pc, #68]	@ (800c0a0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800c05c:	4013      	ands	r3, r2
 800c05e:	0019      	movs	r1, r3
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c064:	4b0b      	ldr	r3, [pc, #44]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c066:	430a      	orrs	r2, r1
 800c068:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800c06a:	687b      	ldr	r3, [r7, #4]
 800c06c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c06e:	2380      	movs	r3, #128	@ 0x80
 800c070:	005b      	lsls	r3, r3, #1
 800c072:	429a      	cmp	r2, r3
 800c074:	d106      	bne.n	800c084 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800c076:	4b07      	ldr	r3, [pc, #28]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c078:	68da      	ldr	r2, [r3, #12]
 800c07a:	4b06      	ldr	r3, [pc, #24]	@ (800c094 <HAL_RCCEx_PeriphCLKConfig+0x48c>)
 800c07c:	2180      	movs	r1, #128	@ 0x80
 800c07e:	0449      	lsls	r1, r1, #17
 800c080:	430a      	orrs	r2, r1
 800c082:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800c084:	2312      	movs	r3, #18
 800c086:	18fb      	adds	r3, r7, r3
 800c088:	781b      	ldrb	r3, [r3, #0]
}
 800c08a:	0018      	movs	r0, r3
 800c08c:	46bd      	mov	sp, r7
 800c08e:	b006      	add	sp, #24
 800c090:	bd80      	pop	{r7, pc}
 800c092:	46c0      	nop			@ (mov r8, r8)
 800c094:	40021000 	.word	0x40021000
 800c098:	efffffff 	.word	0xefffffff
 800c09c:	fffff3ff 	.word	0xfffff3ff
 800c0a0:	fffffcff 	.word	0xfffffcff
 800c0a4:	fff3ffff 	.word	0xfff3ffff
 800c0a8:	ffcfffff 	.word	0xffcfffff
 800c0ac:	ffffcfff 	.word	0xffffcfff
 800c0b0:	ffff3fff 	.word	0xffff3fff
 800c0b4:	f3ffffff 	.word	0xf3ffffff
 800c0b8:	ffbfffff 	.word	0xffbfffff
 800c0bc:	feffffff 	.word	0xfeffffff

0800c0c0 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	b084      	sub	sp, #16
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 800c0c8:	4b1c      	ldr	r3, [pc, #112]	@ (800c13c <HAL_RCCEx_CRSConfig+0x7c>)
 800c0ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0cc:	4b1b      	ldr	r3, [pc, #108]	@ (800c13c <HAL_RCCEx_CRSConfig+0x7c>)
 800c0ce:	2180      	movs	r1, #128	@ 0x80
 800c0d0:	0249      	lsls	r1, r1, #9
 800c0d2:	430a      	orrs	r2, r1
 800c0d4:	62da      	str	r2, [r3, #44]	@ 0x2c
  __HAL_RCC_CRS_RELEASE_RESET();
 800c0d6:	4b19      	ldr	r3, [pc, #100]	@ (800c13c <HAL_RCCEx_CRSConfig+0x7c>)
 800c0d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0da:	4b18      	ldr	r3, [pc, #96]	@ (800c13c <HAL_RCCEx_CRSConfig+0x7c>)
 800c0dc:	4918      	ldr	r1, [pc, #96]	@ (800c140 <HAL_RCCEx_CRSConfig+0x80>)
 800c0de:	400a      	ands	r2, r1
 800c0e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	681a      	ldr	r2, [r3, #0]
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	685b      	ldr	r3, [r3, #4]
 800c0ea:	431a      	orrs	r2, r3
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	689b      	ldr	r3, [r3, #8]
 800c0f0:	4313      	orrs	r3, r2
 800c0f2:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	68db      	ldr	r3, [r3, #12]
 800c0f8:	68fa      	ldr	r2, [r7, #12]
 800c0fa:	4313      	orrs	r3, r2
 800c0fc:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	691b      	ldr	r3, [r3, #16]
 800c102:	041b      	lsls	r3, r3, #16
 800c104:	68fa      	ldr	r2, [r7, #12]
 800c106:	4313      	orrs	r3, r2
 800c108:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 800c10a:	4b0e      	ldr	r3, [pc, #56]	@ (800c144 <HAL_RCCEx_CRSConfig+0x84>)
 800c10c:	68fa      	ldr	r2, [r7, #12]
 800c10e:	605a      	str	r2, [r3, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[6:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 800c110:	4b0c      	ldr	r3, [pc, #48]	@ (800c144 <HAL_RCCEx_CRSConfig+0x84>)
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	4a0c      	ldr	r2, [pc, #48]	@ (800c148 <HAL_RCCEx_CRSConfig+0x88>)
 800c116:	4013      	ands	r3, r2
 800c118:	0019      	movs	r1, r3
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	695b      	ldr	r3, [r3, #20]
 800c11e:	021a      	lsls	r2, r3, #8
 800c120:	4b08      	ldr	r3, [pc, #32]	@ (800c144 <HAL_RCCEx_CRSConfig+0x84>)
 800c122:	430a      	orrs	r2, r1
 800c124:	601a      	str	r2, [r3, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 800c126:	4b07      	ldr	r3, [pc, #28]	@ (800c144 <HAL_RCCEx_CRSConfig+0x84>)
 800c128:	681a      	ldr	r2, [r3, #0]
 800c12a:	4b06      	ldr	r3, [pc, #24]	@ (800c144 <HAL_RCCEx_CRSConfig+0x84>)
 800c12c:	2160      	movs	r1, #96	@ 0x60
 800c12e:	430a      	orrs	r2, r1
 800c130:	601a      	str	r2, [r3, #0]
}
 800c132:	46c0      	nop			@ (mov r8, r8)
 800c134:	46bd      	mov	sp, r7
 800c136:	b004      	add	sp, #16
 800c138:	bd80      	pop	{r7, pc}
 800c13a:	46c0      	nop			@ (mov r8, r8)
 800c13c:	40021000 	.word	0x40021000
 800c140:	fffeffff 	.word	0xfffeffff
 800c144:	40006c00 	.word	0x40006c00
 800c148:	ffff80ff 	.word	0xffff80ff

0800c14c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b082      	sub	sp, #8
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d101      	bne.n	800c15e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c15a:	2301      	movs	r3, #1
 800c15c:	e04a      	b.n	800c1f4 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	223d      	movs	r2, #61	@ 0x3d
 800c162:	5c9b      	ldrb	r3, [r3, r2]
 800c164:	b2db      	uxtb	r3, r3
 800c166:	2b00      	cmp	r3, #0
 800c168:	d107      	bne.n	800c17a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	223c      	movs	r2, #60	@ 0x3c
 800c16e:	2100      	movs	r1, #0
 800c170:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	0018      	movs	r0, r3
 800c176:	f000 f841 	bl	800c1fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	223d      	movs	r2, #61	@ 0x3d
 800c17e:	2102      	movs	r1, #2
 800c180:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	681a      	ldr	r2, [r3, #0]
 800c186:	687b      	ldr	r3, [r7, #4]
 800c188:	3304      	adds	r3, #4
 800c18a:	0019      	movs	r1, r3
 800c18c:	0010      	movs	r0, r2
 800c18e:	f000 fbc7 	bl	800c920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2248      	movs	r2, #72	@ 0x48
 800c196:	2101      	movs	r1, #1
 800c198:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	223e      	movs	r2, #62	@ 0x3e
 800c19e:	2101      	movs	r1, #1
 800c1a0:	5499      	strb	r1, [r3, r2]
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	223f      	movs	r2, #63	@ 0x3f
 800c1a6:	2101      	movs	r1, #1
 800c1a8:	5499      	strb	r1, [r3, r2]
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2240      	movs	r2, #64	@ 0x40
 800c1ae:	2101      	movs	r1, #1
 800c1b0:	5499      	strb	r1, [r3, r2]
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	2241      	movs	r2, #65	@ 0x41
 800c1b6:	2101      	movs	r1, #1
 800c1b8:	5499      	strb	r1, [r3, r2]
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	2242      	movs	r2, #66	@ 0x42
 800c1be:	2101      	movs	r1, #1
 800c1c0:	5499      	strb	r1, [r3, r2]
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2243      	movs	r2, #67	@ 0x43
 800c1c6:	2101      	movs	r1, #1
 800c1c8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	2244      	movs	r2, #68	@ 0x44
 800c1ce:	2101      	movs	r1, #1
 800c1d0:	5499      	strb	r1, [r3, r2]
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	2245      	movs	r2, #69	@ 0x45
 800c1d6:	2101      	movs	r1, #1
 800c1d8:	5499      	strb	r1, [r3, r2]
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	2246      	movs	r2, #70	@ 0x46
 800c1de:	2101      	movs	r1, #1
 800c1e0:	5499      	strb	r1, [r3, r2]
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2247      	movs	r2, #71	@ 0x47
 800c1e6:	2101      	movs	r1, #1
 800c1e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	223d      	movs	r2, #61	@ 0x3d
 800c1ee:	2101      	movs	r1, #1
 800c1f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c1f2:	2300      	movs	r3, #0
}
 800c1f4:	0018      	movs	r0, r3
 800c1f6:	46bd      	mov	sp, r7
 800c1f8:	b002      	add	sp, #8
 800c1fa:	bd80      	pop	{r7, pc}

0800c1fc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800c1fc:	b580      	push	{r7, lr}
 800c1fe:	b082      	sub	sp, #8
 800c200:	af00      	add	r7, sp, #0
 800c202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800c204:	46c0      	nop			@ (mov r8, r8)
 800c206:	46bd      	mov	sp, r7
 800c208:	b002      	add	sp, #8
 800c20a:	bd80      	pop	{r7, pc}

0800c20c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b084      	sub	sp, #16
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	223d      	movs	r2, #61	@ 0x3d
 800c218:	5c9b      	ldrb	r3, [r3, r2]
 800c21a:	b2db      	uxtb	r3, r3
 800c21c:	2b01      	cmp	r3, #1
 800c21e:	d001      	beq.n	800c224 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c220:	2301      	movs	r3, #1
 800c222:	e047      	b.n	800c2b4 <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	223d      	movs	r2, #61	@ 0x3d
 800c228:	2102      	movs	r1, #2
 800c22a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	68da      	ldr	r2, [r3, #12]
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	2101      	movs	r1, #1
 800c238:	430a      	orrs	r2, r1
 800c23a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	4a1e      	ldr	r2, [pc, #120]	@ (800c2bc <HAL_TIM_Base_Start_IT+0xb0>)
 800c242:	4293      	cmp	r3, r2
 800c244:	d014      	beq.n	800c270 <HAL_TIM_Base_Start_IT+0x64>
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681a      	ldr	r2, [r3, #0]
 800c24a:	2380      	movs	r3, #128	@ 0x80
 800c24c:	05db      	lsls	r3, r3, #23
 800c24e:	429a      	cmp	r2, r3
 800c250:	d00e      	beq.n	800c270 <HAL_TIM_Base_Start_IT+0x64>
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	4a1a      	ldr	r2, [pc, #104]	@ (800c2c0 <HAL_TIM_Base_Start_IT+0xb4>)
 800c258:	4293      	cmp	r3, r2
 800c25a:	d009      	beq.n	800c270 <HAL_TIM_Base_Start_IT+0x64>
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	4a18      	ldr	r2, [pc, #96]	@ (800c2c4 <HAL_TIM_Base_Start_IT+0xb8>)
 800c262:	4293      	cmp	r3, r2
 800c264:	d004      	beq.n	800c270 <HAL_TIM_Base_Start_IT+0x64>
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	4a17      	ldr	r2, [pc, #92]	@ (800c2c8 <HAL_TIM_Base_Start_IT+0xbc>)
 800c26c:	4293      	cmp	r3, r2
 800c26e:	d116      	bne.n	800c29e <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	689b      	ldr	r3, [r3, #8]
 800c276:	4a15      	ldr	r2, [pc, #84]	@ (800c2cc <HAL_TIM_Base_Start_IT+0xc0>)
 800c278:	4013      	ands	r3, r2
 800c27a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	2b06      	cmp	r3, #6
 800c280:	d016      	beq.n	800c2b0 <HAL_TIM_Base_Start_IT+0xa4>
 800c282:	68fa      	ldr	r2, [r7, #12]
 800c284:	2380      	movs	r3, #128	@ 0x80
 800c286:	025b      	lsls	r3, r3, #9
 800c288:	429a      	cmp	r2, r3
 800c28a:	d011      	beq.n	800c2b0 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	681a      	ldr	r2, [r3, #0]
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	2101      	movs	r1, #1
 800c298:	430a      	orrs	r2, r1
 800c29a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c29c:	e008      	b.n	800c2b0 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	681a      	ldr	r2, [r3, #0]
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	2101      	movs	r1, #1
 800c2aa:	430a      	orrs	r2, r1
 800c2ac:	601a      	str	r2, [r3, #0]
 800c2ae:	e000      	b.n	800c2b2 <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c2b0:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800c2b2:	2300      	movs	r3, #0
}
 800c2b4:	0018      	movs	r0, r3
 800c2b6:	46bd      	mov	sp, r7
 800c2b8:	b004      	add	sp, #16
 800c2ba:	bd80      	pop	{r7, pc}
 800c2bc:	40012c00 	.word	0x40012c00
 800c2c0:	40000400 	.word	0x40000400
 800c2c4:	40000800 	.word	0x40000800
 800c2c8:	40014000 	.word	0x40014000
 800c2cc:	00010007 	.word	0x00010007

0800c2d0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b082      	sub	sp, #8
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	2b00      	cmp	r3, #0
 800c2dc:	d101      	bne.n	800c2e2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c2de:	2301      	movs	r3, #1
 800c2e0:	e04a      	b.n	800c378 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	223d      	movs	r2, #61	@ 0x3d
 800c2e6:	5c9b      	ldrb	r3, [r3, r2]
 800c2e8:	b2db      	uxtb	r3, r3
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d107      	bne.n	800c2fe <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	223c      	movs	r2, #60	@ 0x3c
 800c2f2:	2100      	movs	r1, #0
 800c2f4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	0018      	movs	r0, r3
 800c2fa:	f7fb fcdd 	bl	8007cb8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	223d      	movs	r2, #61	@ 0x3d
 800c302:	2102      	movs	r1, #2
 800c304:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681a      	ldr	r2, [r3, #0]
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	3304      	adds	r3, #4
 800c30e:	0019      	movs	r1, r3
 800c310:	0010      	movs	r0, r2
 800c312:	f000 fb05 	bl	800c920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	2248      	movs	r2, #72	@ 0x48
 800c31a:	2101      	movs	r1, #1
 800c31c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	223e      	movs	r2, #62	@ 0x3e
 800c322:	2101      	movs	r1, #1
 800c324:	5499      	strb	r1, [r3, r2]
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	223f      	movs	r2, #63	@ 0x3f
 800c32a:	2101      	movs	r1, #1
 800c32c:	5499      	strb	r1, [r3, r2]
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	2240      	movs	r2, #64	@ 0x40
 800c332:	2101      	movs	r1, #1
 800c334:	5499      	strb	r1, [r3, r2]
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	2241      	movs	r2, #65	@ 0x41
 800c33a:	2101      	movs	r1, #1
 800c33c:	5499      	strb	r1, [r3, r2]
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	2242      	movs	r2, #66	@ 0x42
 800c342:	2101      	movs	r1, #1
 800c344:	5499      	strb	r1, [r3, r2]
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2243      	movs	r2, #67	@ 0x43
 800c34a:	2101      	movs	r1, #1
 800c34c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	2244      	movs	r2, #68	@ 0x44
 800c352:	2101      	movs	r1, #1
 800c354:	5499      	strb	r1, [r3, r2]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2245      	movs	r2, #69	@ 0x45
 800c35a:	2101      	movs	r1, #1
 800c35c:	5499      	strb	r1, [r3, r2]
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	2246      	movs	r2, #70	@ 0x46
 800c362:	2101      	movs	r1, #1
 800c364:	5499      	strb	r1, [r3, r2]
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2247      	movs	r2, #71	@ 0x47
 800c36a:	2101      	movs	r1, #1
 800c36c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	223d      	movs	r2, #61	@ 0x3d
 800c372:	2101      	movs	r1, #1
 800c374:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c376:	2300      	movs	r3, #0
}
 800c378:	0018      	movs	r0, r3
 800c37a:	46bd      	mov	sp, r7
 800c37c:	b002      	add	sp, #8
 800c37e:	bd80      	pop	{r7, pc}

0800c380 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b086      	sub	sp, #24
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
 800c388:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d101      	bne.n	800c394 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c390:	2301      	movs	r3, #1
 800c392:	e090      	b.n	800c4b6 <HAL_TIM_Encoder_Init+0x136>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	223d      	movs	r2, #61	@ 0x3d
 800c398:	5c9b      	ldrb	r3, [r3, r2]
 800c39a:	b2db      	uxtb	r3, r3
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d107      	bne.n	800c3b0 <HAL_TIM_Encoder_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	223c      	movs	r2, #60	@ 0x3c
 800c3a4:	2100      	movs	r1, #0
 800c3a6:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c3a8:	687b      	ldr	r3, [r7, #4]
 800c3aa:	0018      	movs	r0, r3
 800c3ac:	f7fb fc3a 	bl	8007c24 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	223d      	movs	r2, #61	@ 0x3d
 800c3b4:	2102      	movs	r1, #2
 800c3b6:	5499      	strb	r1, [r3, r2]

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	689a      	ldr	r2, [r3, #8]
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	493f      	ldr	r1, [pc, #252]	@ (800c4c0 <HAL_TIM_Encoder_Init+0x140>)
 800c3c4:	400a      	ands	r2, r1
 800c3c6:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	681a      	ldr	r2, [r3, #0]
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	3304      	adds	r3, #4
 800c3d0:	0019      	movs	r1, r3
 800c3d2:	0010      	movs	r0, r2
 800c3d4:	f000 faa4 	bl	800c920 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	689b      	ldr	r3, [r3, #8]
 800c3de:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	699b      	ldr	r3, [r3, #24]
 800c3e6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	6a1b      	ldr	r3, [r3, #32]
 800c3ee:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c3f0:	683b      	ldr	r3, [r7, #0]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	697a      	ldr	r2, [r7, #20]
 800c3f6:	4313      	orrs	r3, r2
 800c3f8:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c3fa:	693b      	ldr	r3, [r7, #16]
 800c3fc:	4a31      	ldr	r2, [pc, #196]	@ (800c4c4 <HAL_TIM_Encoder_Init+0x144>)
 800c3fe:	4013      	ands	r3, r2
 800c400:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c402:	683b      	ldr	r3, [r7, #0]
 800c404:	689a      	ldr	r2, [r3, #8]
 800c406:	683b      	ldr	r3, [r7, #0]
 800c408:	699b      	ldr	r3, [r3, #24]
 800c40a:	021b      	lsls	r3, r3, #8
 800c40c:	4313      	orrs	r3, r2
 800c40e:	693a      	ldr	r2, [r7, #16]
 800c410:	4313      	orrs	r3, r2
 800c412:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c414:	693b      	ldr	r3, [r7, #16]
 800c416:	4a2c      	ldr	r2, [pc, #176]	@ (800c4c8 <HAL_TIM_Encoder_Init+0x148>)
 800c418:	4013      	ands	r3, r2
 800c41a:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c41c:	693b      	ldr	r3, [r7, #16]
 800c41e:	4a2b      	ldr	r2, [pc, #172]	@ (800c4cc <HAL_TIM_Encoder_Init+0x14c>)
 800c420:	4013      	ands	r3, r2
 800c422:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c424:	683b      	ldr	r3, [r7, #0]
 800c426:	68da      	ldr	r2, [r3, #12]
 800c428:	683b      	ldr	r3, [r7, #0]
 800c42a:	69db      	ldr	r3, [r3, #28]
 800c42c:	021b      	lsls	r3, r3, #8
 800c42e:	4313      	orrs	r3, r2
 800c430:	693a      	ldr	r2, [r7, #16]
 800c432:	4313      	orrs	r3, r2
 800c434:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c436:	683b      	ldr	r3, [r7, #0]
 800c438:	691b      	ldr	r3, [r3, #16]
 800c43a:	011a      	lsls	r2, r3, #4
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	6a1b      	ldr	r3, [r3, #32]
 800c440:	031b      	lsls	r3, r3, #12
 800c442:	4313      	orrs	r3, r2
 800c444:	693a      	ldr	r2, [r7, #16]
 800c446:	4313      	orrs	r3, r2
 800c448:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	2222      	movs	r2, #34	@ 0x22
 800c44e:	4393      	bics	r3, r2
 800c450:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	2288      	movs	r2, #136	@ 0x88
 800c456:	4393      	bics	r3, r2
 800c458:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c45a:	683b      	ldr	r3, [r7, #0]
 800c45c:	685a      	ldr	r2, [r3, #4]
 800c45e:	683b      	ldr	r3, [r7, #0]
 800c460:	695b      	ldr	r3, [r3, #20]
 800c462:	011b      	lsls	r3, r3, #4
 800c464:	4313      	orrs	r3, r2
 800c466:	68fa      	ldr	r2, [r7, #12]
 800c468:	4313      	orrs	r3, r2
 800c46a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	697a      	ldr	r2, [r7, #20]
 800c472:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	693a      	ldr	r2, [r7, #16]
 800c47a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	68fa      	ldr	r2, [r7, #12]
 800c482:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	2248      	movs	r2, #72	@ 0x48
 800c488:	2101      	movs	r1, #1
 800c48a:	5499      	strb	r1, [r3, r2]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	223e      	movs	r2, #62	@ 0x3e
 800c490:	2101      	movs	r1, #1
 800c492:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	223f      	movs	r2, #63	@ 0x3f
 800c498:	2101      	movs	r1, #1
 800c49a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	2244      	movs	r2, #68	@ 0x44
 800c4a0:	2101      	movs	r1, #1
 800c4a2:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	2245      	movs	r2, #69	@ 0x45
 800c4a8:	2101      	movs	r1, #1
 800c4aa:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	223d      	movs	r2, #61	@ 0x3d
 800c4b0:	2101      	movs	r1, #1
 800c4b2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c4b4:	2300      	movs	r3, #0
}
 800c4b6:	0018      	movs	r0, r3
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	b006      	add	sp, #24
 800c4bc:	bd80      	pop	{r7, pc}
 800c4be:	46c0      	nop			@ (mov r8, r8)
 800c4c0:	fffebff8 	.word	0xfffebff8
 800c4c4:	fffffcfc 	.word	0xfffffcfc
 800c4c8:	fffff3f3 	.word	0xfffff3f3
 800c4cc:	ffff0f0f 	.word	0xffff0f0f

0800c4d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b084      	sub	sp, #16
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	681b      	ldr	r3, [r3, #0]
 800c4dc:	68db      	ldr	r3, [r3, #12]
 800c4de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	691b      	ldr	r3, [r3, #16]
 800c4e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800c4e8:	68bb      	ldr	r3, [r7, #8]
 800c4ea:	2202      	movs	r2, #2
 800c4ec:	4013      	ands	r3, r2
 800c4ee:	d021      	beq.n	800c534 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	2202      	movs	r2, #2
 800c4f4:	4013      	ands	r3, r2
 800c4f6:	d01d      	beq.n	800c534 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	2203      	movs	r2, #3
 800c4fe:	4252      	negs	r2, r2
 800c500:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	2201      	movs	r2, #1
 800c506:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	699b      	ldr	r3, [r3, #24]
 800c50e:	2203      	movs	r2, #3
 800c510:	4013      	ands	r3, r2
 800c512:	d004      	beq.n	800c51e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	0018      	movs	r0, r3
 800c518:	f000 f9ea 	bl	800c8f0 <HAL_TIM_IC_CaptureCallback>
 800c51c:	e007      	b.n	800c52e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	0018      	movs	r0, r3
 800c522:	f000 f9dd 	bl	800c8e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	0018      	movs	r0, r3
 800c52a:	f000 f9e9 	bl	800c900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	2200      	movs	r2, #0
 800c532:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	2204      	movs	r2, #4
 800c538:	4013      	ands	r3, r2
 800c53a:	d022      	beq.n	800c582 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	2204      	movs	r2, #4
 800c540:	4013      	ands	r3, r2
 800c542:	d01e      	beq.n	800c582 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	2205      	movs	r2, #5
 800c54a:	4252      	negs	r2, r2
 800c54c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	2202      	movs	r2, #2
 800c552:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	699a      	ldr	r2, [r3, #24]
 800c55a:	23c0      	movs	r3, #192	@ 0xc0
 800c55c:	009b      	lsls	r3, r3, #2
 800c55e:	4013      	ands	r3, r2
 800c560:	d004      	beq.n	800c56c <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	0018      	movs	r0, r3
 800c566:	f000 f9c3 	bl	800c8f0 <HAL_TIM_IC_CaptureCallback>
 800c56a:	e007      	b.n	800c57c <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	0018      	movs	r0, r3
 800c570:	f000 f9b6 	bl	800c8e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	0018      	movs	r0, r3
 800c578:	f000 f9c2 	bl	800c900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	2200      	movs	r2, #0
 800c580:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c582:	68bb      	ldr	r3, [r7, #8]
 800c584:	2208      	movs	r2, #8
 800c586:	4013      	ands	r3, r2
 800c588:	d021      	beq.n	800c5ce <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c58a:	68fb      	ldr	r3, [r7, #12]
 800c58c:	2208      	movs	r2, #8
 800c58e:	4013      	ands	r3, r2
 800c590:	d01d      	beq.n	800c5ce <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	2209      	movs	r2, #9
 800c598:	4252      	negs	r2, r2
 800c59a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2204      	movs	r2, #4
 800c5a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	69db      	ldr	r3, [r3, #28]
 800c5a8:	2203      	movs	r2, #3
 800c5aa:	4013      	ands	r3, r2
 800c5ac:	d004      	beq.n	800c5b8 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	0018      	movs	r0, r3
 800c5b2:	f000 f99d 	bl	800c8f0 <HAL_TIM_IC_CaptureCallback>
 800c5b6:	e007      	b.n	800c5c8 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	0018      	movs	r0, r3
 800c5bc:	f000 f990 	bl	800c8e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	0018      	movs	r0, r3
 800c5c4:	f000 f99c 	bl	800c900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c5ce:	68bb      	ldr	r3, [r7, #8]
 800c5d0:	2210      	movs	r2, #16
 800c5d2:	4013      	ands	r3, r2
 800c5d4:	d022      	beq.n	800c61c <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	2210      	movs	r2, #16
 800c5da:	4013      	ands	r3, r2
 800c5dc:	d01e      	beq.n	800c61c <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	2211      	movs	r2, #17
 800c5e4:	4252      	negs	r2, r2
 800c5e6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	2208      	movs	r2, #8
 800c5ec:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	69da      	ldr	r2, [r3, #28]
 800c5f4:	23c0      	movs	r3, #192	@ 0xc0
 800c5f6:	009b      	lsls	r3, r3, #2
 800c5f8:	4013      	ands	r3, r2
 800c5fa:	d004      	beq.n	800c606 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	0018      	movs	r0, r3
 800c600:	f000 f976 	bl	800c8f0 <HAL_TIM_IC_CaptureCallback>
 800c604:	e007      	b.n	800c616 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	0018      	movs	r0, r3
 800c60a:	f000 f969 	bl	800c8e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	0018      	movs	r0, r3
 800c612:	f000 f975 	bl	800c900 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	2200      	movs	r2, #0
 800c61a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c61c:	68bb      	ldr	r3, [r7, #8]
 800c61e:	2201      	movs	r2, #1
 800c620:	4013      	ands	r3, r2
 800c622:	d00c      	beq.n	800c63e <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	2201      	movs	r2, #1
 800c628:	4013      	ands	r3, r2
 800c62a:	d008      	beq.n	800c63e <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	2202      	movs	r2, #2
 800c632:	4252      	negs	r2, r2
 800c634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	0018      	movs	r0, r3
 800c63a:	f7fb f8f1 	bl	8007820 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c63e:	68bb      	ldr	r3, [r7, #8]
 800c640:	2280      	movs	r2, #128	@ 0x80
 800c642:	4013      	ands	r3, r2
 800c644:	d104      	bne.n	800c650 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c646:	68ba      	ldr	r2, [r7, #8]
 800c648:	2380      	movs	r3, #128	@ 0x80
 800c64a:	019b      	lsls	r3, r3, #6
 800c64c:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c64e:	d00b      	beq.n	800c668 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	2280      	movs	r2, #128	@ 0x80
 800c654:	4013      	ands	r3, r2
 800c656:	d007      	beq.n	800c668 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	4a1e      	ldr	r2, [pc, #120]	@ (800c6d8 <HAL_TIM_IRQHandler+0x208>)
 800c65e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	0018      	movs	r0, r3
 800c664:	f000 fd36 	bl	800d0d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c668:	68ba      	ldr	r2, [r7, #8]
 800c66a:	2380      	movs	r3, #128	@ 0x80
 800c66c:	005b      	lsls	r3, r3, #1
 800c66e:	4013      	ands	r3, r2
 800c670:	d00b      	beq.n	800c68a <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c672:	68fb      	ldr	r3, [r7, #12]
 800c674:	2280      	movs	r2, #128	@ 0x80
 800c676:	4013      	ands	r3, r2
 800c678:	d007      	beq.n	800c68a <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	4a17      	ldr	r2, [pc, #92]	@ (800c6dc <HAL_TIM_IRQHandler+0x20c>)
 800c680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	0018      	movs	r0, r3
 800c686:	f000 fd2d 	bl	800d0e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c68a:	68bb      	ldr	r3, [r7, #8]
 800c68c:	2240      	movs	r2, #64	@ 0x40
 800c68e:	4013      	ands	r3, r2
 800c690:	d00c      	beq.n	800c6ac <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	2240      	movs	r2, #64	@ 0x40
 800c696:	4013      	ands	r3, r2
 800c698:	d008      	beq.n	800c6ac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	2241      	movs	r2, #65	@ 0x41
 800c6a0:	4252      	negs	r2, r2
 800c6a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	0018      	movs	r0, r3
 800c6a8:	f000 f932 	bl	800c910 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c6ac:	68bb      	ldr	r3, [r7, #8]
 800c6ae:	2220      	movs	r2, #32
 800c6b0:	4013      	ands	r3, r2
 800c6b2:	d00c      	beq.n	800c6ce <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	2220      	movs	r2, #32
 800c6b8:	4013      	ands	r3, r2
 800c6ba:	d008      	beq.n	800c6ce <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	2221      	movs	r2, #33	@ 0x21
 800c6c2:	4252      	negs	r2, r2
 800c6c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	0018      	movs	r0, r3
 800c6ca:	f000 fcfb 	bl	800d0c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c6ce:	46c0      	nop			@ (mov r8, r8)
 800c6d0:	46bd      	mov	sp, r7
 800c6d2:	b004      	add	sp, #16
 800c6d4:	bd80      	pop	{r7, pc}
 800c6d6:	46c0      	nop			@ (mov r8, r8)
 800c6d8:	ffffdf7f 	.word	0xffffdf7f
 800c6dc:	fffffeff 	.word	0xfffffeff

0800c6e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c6e0:	b580      	push	{r7, lr}
 800c6e2:	b086      	sub	sp, #24
 800c6e4:	af00      	add	r7, sp, #0
 800c6e6:	60f8      	str	r0, [r7, #12]
 800c6e8:	60b9      	str	r1, [r7, #8]
 800c6ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c6ec:	2317      	movs	r3, #23
 800c6ee:	18fb      	adds	r3, r7, r3
 800c6f0:	2200      	movs	r2, #0
 800c6f2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	223c      	movs	r2, #60	@ 0x3c
 800c6f8:	5c9b      	ldrb	r3, [r3, r2]
 800c6fa:	2b01      	cmp	r3, #1
 800c6fc:	d101      	bne.n	800c702 <HAL_TIM_PWM_ConfigChannel+0x22>
 800c6fe:	2302      	movs	r3, #2
 800c700:	e0e5      	b.n	800c8ce <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	223c      	movs	r2, #60	@ 0x3c
 800c706:	2101      	movs	r1, #1
 800c708:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2b14      	cmp	r3, #20
 800c70e:	d900      	bls.n	800c712 <HAL_TIM_PWM_ConfigChannel+0x32>
 800c710:	e0d1      	b.n	800c8b6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	009a      	lsls	r2, r3, #2
 800c716:	4b70      	ldr	r3, [pc, #448]	@ (800c8d8 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800c718:	18d3      	adds	r3, r2, r3
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	68ba      	ldr	r2, [r7, #8]
 800c724:	0011      	movs	r1, r2
 800c726:	0018      	movs	r0, r3
 800c728:	f000 f992 	bl	800ca50 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	699a      	ldr	r2, [r3, #24]
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	2108      	movs	r1, #8
 800c738:	430a      	orrs	r2, r1
 800c73a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	699a      	ldr	r2, [r3, #24]
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	2104      	movs	r1, #4
 800c748:	438a      	bics	r2, r1
 800c74a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	6999      	ldr	r1, [r3, #24]
 800c752:	68bb      	ldr	r3, [r7, #8]
 800c754:	691a      	ldr	r2, [r3, #16]
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	430a      	orrs	r2, r1
 800c75c:	619a      	str	r2, [r3, #24]
      break;
 800c75e:	e0af      	b.n	800c8c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	68ba      	ldr	r2, [r7, #8]
 800c766:	0011      	movs	r1, r2
 800c768:	0018      	movs	r0, r3
 800c76a:	f000 f9fb 	bl	800cb64 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	681b      	ldr	r3, [r3, #0]
 800c772:	699a      	ldr	r2, [r3, #24]
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	681b      	ldr	r3, [r3, #0]
 800c778:	2180      	movs	r1, #128	@ 0x80
 800c77a:	0109      	lsls	r1, r1, #4
 800c77c:	430a      	orrs	r2, r1
 800c77e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	699a      	ldr	r2, [r3, #24]
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	4954      	ldr	r1, [pc, #336]	@ (800c8dc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c78c:	400a      	ands	r2, r1
 800c78e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	6999      	ldr	r1, [r3, #24]
 800c796:	68bb      	ldr	r3, [r7, #8]
 800c798:	691b      	ldr	r3, [r3, #16]
 800c79a:	021a      	lsls	r2, r3, #8
 800c79c:	68fb      	ldr	r3, [r7, #12]
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	430a      	orrs	r2, r1
 800c7a2:	619a      	str	r2, [r3, #24]
      break;
 800c7a4:	e08c      	b.n	800c8c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	68ba      	ldr	r2, [r7, #8]
 800c7ac:	0011      	movs	r1, r2
 800c7ae:	0018      	movs	r0, r3
 800c7b0:	f000 fa5c 	bl	800cc6c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	69da      	ldr	r2, [r3, #28]
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	2108      	movs	r1, #8
 800c7c0:	430a      	orrs	r2, r1
 800c7c2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	69da      	ldr	r2, [r3, #28]
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	2104      	movs	r1, #4
 800c7d0:	438a      	bics	r2, r1
 800c7d2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	69d9      	ldr	r1, [r3, #28]
 800c7da:	68bb      	ldr	r3, [r7, #8]
 800c7dc:	691a      	ldr	r2, [r3, #16]
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	430a      	orrs	r2, r1
 800c7e4:	61da      	str	r2, [r3, #28]
      break;
 800c7e6:	e06b      	b.n	800c8c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	68ba      	ldr	r2, [r7, #8]
 800c7ee:	0011      	movs	r1, r2
 800c7f0:	0018      	movs	r0, r3
 800c7f2:	f000 fac3 	bl	800cd7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	69da      	ldr	r2, [r3, #28]
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	2180      	movs	r1, #128	@ 0x80
 800c802:	0109      	lsls	r1, r1, #4
 800c804:	430a      	orrs	r2, r1
 800c806:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c808:	68fb      	ldr	r3, [r7, #12]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	69da      	ldr	r2, [r3, #28]
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	4932      	ldr	r1, [pc, #200]	@ (800c8dc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c814:	400a      	ands	r2, r1
 800c816:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	69d9      	ldr	r1, [r3, #28]
 800c81e:	68bb      	ldr	r3, [r7, #8]
 800c820:	691b      	ldr	r3, [r3, #16]
 800c822:	021a      	lsls	r2, r3, #8
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	430a      	orrs	r2, r1
 800c82a:	61da      	str	r2, [r3, #28]
      break;
 800c82c:	e048      	b.n	800c8c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	68ba      	ldr	r2, [r7, #8]
 800c834:	0011      	movs	r1, r2
 800c836:	0018      	movs	r0, r3
 800c838:	f000 fb0a 	bl	800ce50 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	2108      	movs	r1, #8
 800c848:	430a      	orrs	r2, r1
 800c84a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	2104      	movs	r1, #4
 800c858:	438a      	bics	r2, r1
 800c85a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c862:	68bb      	ldr	r3, [r7, #8]
 800c864:	691a      	ldr	r2, [r3, #16]
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	430a      	orrs	r2, r1
 800c86c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c86e:	e027      	b.n	800c8c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	68ba      	ldr	r2, [r7, #8]
 800c876:	0011      	movs	r1, r2
 800c878:	0018      	movs	r0, r3
 800c87a:	f000 fb49 	bl	800cf10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	2180      	movs	r1, #128	@ 0x80
 800c88a:	0109      	lsls	r1, r1, #4
 800c88c:	430a      	orrs	r2, r1
 800c88e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800c890:	68fb      	ldr	r3, [r7, #12]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	4910      	ldr	r1, [pc, #64]	@ (800c8dc <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800c89c:	400a      	ands	r2, r1
 800c89e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800c8a6:	68bb      	ldr	r3, [r7, #8]
 800c8a8:	691b      	ldr	r3, [r3, #16]
 800c8aa:	021a      	lsls	r2, r3, #8
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	430a      	orrs	r2, r1
 800c8b2:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800c8b4:	e004      	b.n	800c8c0 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800c8b6:	2317      	movs	r3, #23
 800c8b8:	18fb      	adds	r3, r7, r3
 800c8ba:	2201      	movs	r2, #1
 800c8bc:	701a      	strb	r2, [r3, #0]
      break;
 800c8be:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	223c      	movs	r2, #60	@ 0x3c
 800c8c4:	2100      	movs	r1, #0
 800c8c6:	5499      	strb	r1, [r3, r2]

  return status;
 800c8c8:	2317      	movs	r3, #23
 800c8ca:	18fb      	adds	r3, r7, r3
 800c8cc:	781b      	ldrb	r3, [r3, #0]
}
 800c8ce:	0018      	movs	r0, r3
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	b006      	add	sp, #24
 800c8d4:	bd80      	pop	{r7, pc}
 800c8d6:	46c0      	nop			@ (mov r8, r8)
 800c8d8:	0801ef94 	.word	0x0801ef94
 800c8dc:	fffffbff 	.word	0xfffffbff

0800c8e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b082      	sub	sp, #8
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c8e8:	46c0      	nop			@ (mov r8, r8)
 800c8ea:	46bd      	mov	sp, r7
 800c8ec:	b002      	add	sp, #8
 800c8ee:	bd80      	pop	{r7, pc}

0800c8f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b082      	sub	sp, #8
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c8f8:	46c0      	nop			@ (mov r8, r8)
 800c8fa:	46bd      	mov	sp, r7
 800c8fc:	b002      	add	sp, #8
 800c8fe:	bd80      	pop	{r7, pc}

0800c900 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c900:	b580      	push	{r7, lr}
 800c902:	b082      	sub	sp, #8
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c908:	46c0      	nop			@ (mov r8, r8)
 800c90a:	46bd      	mov	sp, r7
 800c90c:	b002      	add	sp, #8
 800c90e:	bd80      	pop	{r7, pc}

0800c910 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b082      	sub	sp, #8
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c918:	46c0      	nop			@ (mov r8, r8)
 800c91a:	46bd      	mov	sp, r7
 800c91c:	b002      	add	sp, #8
 800c91e:	bd80      	pop	{r7, pc}

0800c920 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c920:	b580      	push	{r7, lr}
 800c922:	b084      	sub	sp, #16
 800c924:	af00      	add	r7, sp, #0
 800c926:	6078      	str	r0, [r7, #4]
 800c928:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	4a3f      	ldr	r2, [pc, #252]	@ (800ca30 <TIM_Base_SetConfig+0x110>)
 800c934:	4293      	cmp	r3, r2
 800c936:	d00c      	beq.n	800c952 <TIM_Base_SetConfig+0x32>
 800c938:	687a      	ldr	r2, [r7, #4]
 800c93a:	2380      	movs	r3, #128	@ 0x80
 800c93c:	05db      	lsls	r3, r3, #23
 800c93e:	429a      	cmp	r2, r3
 800c940:	d007      	beq.n	800c952 <TIM_Base_SetConfig+0x32>
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	4a3b      	ldr	r2, [pc, #236]	@ (800ca34 <TIM_Base_SetConfig+0x114>)
 800c946:	4293      	cmp	r3, r2
 800c948:	d003      	beq.n	800c952 <TIM_Base_SetConfig+0x32>
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	4a3a      	ldr	r2, [pc, #232]	@ (800ca38 <TIM_Base_SetConfig+0x118>)
 800c94e:	4293      	cmp	r3, r2
 800c950:	d108      	bne.n	800c964 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	2270      	movs	r2, #112	@ 0x70
 800c956:	4393      	bics	r3, r2
 800c958:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c95a:	683b      	ldr	r3, [r7, #0]
 800c95c:	685b      	ldr	r3, [r3, #4]
 800c95e:	68fa      	ldr	r2, [r7, #12]
 800c960:	4313      	orrs	r3, r2
 800c962:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	4a32      	ldr	r2, [pc, #200]	@ (800ca30 <TIM_Base_SetConfig+0x110>)
 800c968:	4293      	cmp	r3, r2
 800c96a:	d01c      	beq.n	800c9a6 <TIM_Base_SetConfig+0x86>
 800c96c:	687a      	ldr	r2, [r7, #4]
 800c96e:	2380      	movs	r3, #128	@ 0x80
 800c970:	05db      	lsls	r3, r3, #23
 800c972:	429a      	cmp	r2, r3
 800c974:	d017      	beq.n	800c9a6 <TIM_Base_SetConfig+0x86>
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	4a2e      	ldr	r2, [pc, #184]	@ (800ca34 <TIM_Base_SetConfig+0x114>)
 800c97a:	4293      	cmp	r3, r2
 800c97c:	d013      	beq.n	800c9a6 <TIM_Base_SetConfig+0x86>
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	4a2d      	ldr	r2, [pc, #180]	@ (800ca38 <TIM_Base_SetConfig+0x118>)
 800c982:	4293      	cmp	r3, r2
 800c984:	d00f      	beq.n	800c9a6 <TIM_Base_SetConfig+0x86>
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	4a2c      	ldr	r2, [pc, #176]	@ (800ca3c <TIM_Base_SetConfig+0x11c>)
 800c98a:	4293      	cmp	r3, r2
 800c98c:	d00b      	beq.n	800c9a6 <TIM_Base_SetConfig+0x86>
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	4a2b      	ldr	r2, [pc, #172]	@ (800ca40 <TIM_Base_SetConfig+0x120>)
 800c992:	4293      	cmp	r3, r2
 800c994:	d007      	beq.n	800c9a6 <TIM_Base_SetConfig+0x86>
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	4a2a      	ldr	r2, [pc, #168]	@ (800ca44 <TIM_Base_SetConfig+0x124>)
 800c99a:	4293      	cmp	r3, r2
 800c99c:	d003      	beq.n	800c9a6 <TIM_Base_SetConfig+0x86>
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	4a29      	ldr	r2, [pc, #164]	@ (800ca48 <TIM_Base_SetConfig+0x128>)
 800c9a2:	4293      	cmp	r3, r2
 800c9a4:	d108      	bne.n	800c9b8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	4a28      	ldr	r2, [pc, #160]	@ (800ca4c <TIM_Base_SetConfig+0x12c>)
 800c9aa:	4013      	ands	r3, r2
 800c9ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c9ae:	683b      	ldr	r3, [r7, #0]
 800c9b0:	68db      	ldr	r3, [r3, #12]
 800c9b2:	68fa      	ldr	r2, [r7, #12]
 800c9b4:	4313      	orrs	r3, r2
 800c9b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	2280      	movs	r2, #128	@ 0x80
 800c9bc:	4393      	bics	r3, r2
 800c9be:	001a      	movs	r2, r3
 800c9c0:	683b      	ldr	r3, [r7, #0]
 800c9c2:	695b      	ldr	r3, [r3, #20]
 800c9c4:	4313      	orrs	r3, r2
 800c9c6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	68fa      	ldr	r2, [r7, #12]
 800c9cc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	689a      	ldr	r2, [r3, #8]
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c9d6:	683b      	ldr	r3, [r7, #0]
 800c9d8:	681a      	ldr	r2, [r3, #0]
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	4a13      	ldr	r2, [pc, #76]	@ (800ca30 <TIM_Base_SetConfig+0x110>)
 800c9e2:	4293      	cmp	r3, r2
 800c9e4:	d00b      	beq.n	800c9fe <TIM_Base_SetConfig+0xde>
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	4a15      	ldr	r2, [pc, #84]	@ (800ca40 <TIM_Base_SetConfig+0x120>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d007      	beq.n	800c9fe <TIM_Base_SetConfig+0xde>
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	4a14      	ldr	r2, [pc, #80]	@ (800ca44 <TIM_Base_SetConfig+0x124>)
 800c9f2:	4293      	cmp	r3, r2
 800c9f4:	d003      	beq.n	800c9fe <TIM_Base_SetConfig+0xde>
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	4a13      	ldr	r2, [pc, #76]	@ (800ca48 <TIM_Base_SetConfig+0x128>)
 800c9fa:	4293      	cmp	r3, r2
 800c9fc:	d103      	bne.n	800ca06 <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	691a      	ldr	r2, [r3, #16]
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	2201      	movs	r2, #1
 800ca0a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	691b      	ldr	r3, [r3, #16]
 800ca10:	2201      	movs	r2, #1
 800ca12:	4013      	ands	r3, r2
 800ca14:	2b01      	cmp	r3, #1
 800ca16:	d106      	bne.n	800ca26 <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	691b      	ldr	r3, [r3, #16]
 800ca1c:	2201      	movs	r2, #1
 800ca1e:	4393      	bics	r3, r2
 800ca20:	001a      	movs	r2, r3
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	611a      	str	r2, [r3, #16]
  }
}
 800ca26:	46c0      	nop			@ (mov r8, r8)
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	b004      	add	sp, #16
 800ca2c:	bd80      	pop	{r7, pc}
 800ca2e:	46c0      	nop			@ (mov r8, r8)
 800ca30:	40012c00 	.word	0x40012c00
 800ca34:	40000400 	.word	0x40000400
 800ca38:	40000800 	.word	0x40000800
 800ca3c:	40002000 	.word	0x40002000
 800ca40:	40014000 	.word	0x40014000
 800ca44:	40014400 	.word	0x40014400
 800ca48:	40014800 	.word	0x40014800
 800ca4c:	fffffcff 	.word	0xfffffcff

0800ca50 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ca50:	b580      	push	{r7, lr}
 800ca52:	b086      	sub	sp, #24
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	6078      	str	r0, [r7, #4]
 800ca58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	6a1b      	ldr	r3, [r3, #32]
 800ca5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	6a1b      	ldr	r3, [r3, #32]
 800ca64:	2201      	movs	r2, #1
 800ca66:	4393      	bics	r3, r2
 800ca68:	001a      	movs	r2, r3
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	685b      	ldr	r3, [r3, #4]
 800ca72:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	699b      	ldr	r3, [r3, #24]
 800ca78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	4a32      	ldr	r2, [pc, #200]	@ (800cb48 <TIM_OC1_SetConfig+0xf8>)
 800ca7e:	4013      	ands	r3, r2
 800ca80:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	2203      	movs	r2, #3
 800ca86:	4393      	bics	r3, r2
 800ca88:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ca8a:	683b      	ldr	r3, [r7, #0]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	68fa      	ldr	r2, [r7, #12]
 800ca90:	4313      	orrs	r3, r2
 800ca92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ca94:	697b      	ldr	r3, [r7, #20]
 800ca96:	2202      	movs	r2, #2
 800ca98:	4393      	bics	r3, r2
 800ca9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	689b      	ldr	r3, [r3, #8]
 800caa0:	697a      	ldr	r2, [r7, #20]
 800caa2:	4313      	orrs	r3, r2
 800caa4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800caa6:	687b      	ldr	r3, [r7, #4]
 800caa8:	4a28      	ldr	r2, [pc, #160]	@ (800cb4c <TIM_OC1_SetConfig+0xfc>)
 800caaa:	4293      	cmp	r3, r2
 800caac:	d00b      	beq.n	800cac6 <TIM_OC1_SetConfig+0x76>
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	4a27      	ldr	r2, [pc, #156]	@ (800cb50 <TIM_OC1_SetConfig+0x100>)
 800cab2:	4293      	cmp	r3, r2
 800cab4:	d007      	beq.n	800cac6 <TIM_OC1_SetConfig+0x76>
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	4a26      	ldr	r2, [pc, #152]	@ (800cb54 <TIM_OC1_SetConfig+0x104>)
 800caba:	4293      	cmp	r3, r2
 800cabc:	d003      	beq.n	800cac6 <TIM_OC1_SetConfig+0x76>
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	4a25      	ldr	r2, [pc, #148]	@ (800cb58 <TIM_OC1_SetConfig+0x108>)
 800cac2:	4293      	cmp	r3, r2
 800cac4:	d10c      	bne.n	800cae0 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cac6:	697b      	ldr	r3, [r7, #20]
 800cac8:	2208      	movs	r2, #8
 800caca:	4393      	bics	r3, r2
 800cacc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cace:	683b      	ldr	r3, [r7, #0]
 800cad0:	68db      	ldr	r3, [r3, #12]
 800cad2:	697a      	ldr	r2, [r7, #20]
 800cad4:	4313      	orrs	r3, r2
 800cad6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cad8:	697b      	ldr	r3, [r7, #20]
 800cada:	2204      	movs	r2, #4
 800cadc:	4393      	bics	r3, r2
 800cade:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	4a1a      	ldr	r2, [pc, #104]	@ (800cb4c <TIM_OC1_SetConfig+0xfc>)
 800cae4:	4293      	cmp	r3, r2
 800cae6:	d00b      	beq.n	800cb00 <TIM_OC1_SetConfig+0xb0>
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	4a19      	ldr	r2, [pc, #100]	@ (800cb50 <TIM_OC1_SetConfig+0x100>)
 800caec:	4293      	cmp	r3, r2
 800caee:	d007      	beq.n	800cb00 <TIM_OC1_SetConfig+0xb0>
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	4a18      	ldr	r2, [pc, #96]	@ (800cb54 <TIM_OC1_SetConfig+0x104>)
 800caf4:	4293      	cmp	r3, r2
 800caf6:	d003      	beq.n	800cb00 <TIM_OC1_SetConfig+0xb0>
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	4a17      	ldr	r2, [pc, #92]	@ (800cb58 <TIM_OC1_SetConfig+0x108>)
 800cafc:	4293      	cmp	r3, r2
 800cafe:	d111      	bne.n	800cb24 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cb00:	693b      	ldr	r3, [r7, #16]
 800cb02:	4a16      	ldr	r2, [pc, #88]	@ (800cb5c <TIM_OC1_SetConfig+0x10c>)
 800cb04:	4013      	ands	r3, r2
 800cb06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cb08:	693b      	ldr	r3, [r7, #16]
 800cb0a:	4a15      	ldr	r2, [pc, #84]	@ (800cb60 <TIM_OC1_SetConfig+0x110>)
 800cb0c:	4013      	ands	r3, r2
 800cb0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	695b      	ldr	r3, [r3, #20]
 800cb14:	693a      	ldr	r2, [r7, #16]
 800cb16:	4313      	orrs	r3, r2
 800cb18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cb1a:	683b      	ldr	r3, [r7, #0]
 800cb1c:	699b      	ldr	r3, [r3, #24]
 800cb1e:	693a      	ldr	r2, [r7, #16]
 800cb20:	4313      	orrs	r3, r2
 800cb22:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	693a      	ldr	r2, [r7, #16]
 800cb28:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	68fa      	ldr	r2, [r7, #12]
 800cb2e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	685a      	ldr	r2, [r3, #4]
 800cb34:	687b      	ldr	r3, [r7, #4]
 800cb36:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	697a      	ldr	r2, [r7, #20]
 800cb3c:	621a      	str	r2, [r3, #32]
}
 800cb3e:	46c0      	nop			@ (mov r8, r8)
 800cb40:	46bd      	mov	sp, r7
 800cb42:	b006      	add	sp, #24
 800cb44:	bd80      	pop	{r7, pc}
 800cb46:	46c0      	nop			@ (mov r8, r8)
 800cb48:	fffeff8f 	.word	0xfffeff8f
 800cb4c:	40012c00 	.word	0x40012c00
 800cb50:	40014000 	.word	0x40014000
 800cb54:	40014400 	.word	0x40014400
 800cb58:	40014800 	.word	0x40014800
 800cb5c:	fffffeff 	.word	0xfffffeff
 800cb60:	fffffdff 	.word	0xfffffdff

0800cb64 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cb64:	b580      	push	{r7, lr}
 800cb66:	b086      	sub	sp, #24
 800cb68:	af00      	add	r7, sp, #0
 800cb6a:	6078      	str	r0, [r7, #4]
 800cb6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	6a1b      	ldr	r3, [r3, #32]
 800cb72:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	6a1b      	ldr	r3, [r3, #32]
 800cb78:	2210      	movs	r2, #16
 800cb7a:	4393      	bics	r3, r2
 800cb7c:	001a      	movs	r2, r3
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	685b      	ldr	r3, [r3, #4]
 800cb86:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	699b      	ldr	r3, [r3, #24]
 800cb8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	4a2e      	ldr	r2, [pc, #184]	@ (800cc4c <TIM_OC2_SetConfig+0xe8>)
 800cb92:	4013      	ands	r3, r2
 800cb94:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	4a2d      	ldr	r2, [pc, #180]	@ (800cc50 <TIM_OC2_SetConfig+0xec>)
 800cb9a:	4013      	ands	r3, r2
 800cb9c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cb9e:	683b      	ldr	r3, [r7, #0]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	021b      	lsls	r3, r3, #8
 800cba4:	68fa      	ldr	r2, [r7, #12]
 800cba6:	4313      	orrs	r3, r2
 800cba8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800cbaa:	697b      	ldr	r3, [r7, #20]
 800cbac:	2220      	movs	r2, #32
 800cbae:	4393      	bics	r3, r2
 800cbb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800cbb2:	683b      	ldr	r3, [r7, #0]
 800cbb4:	689b      	ldr	r3, [r3, #8]
 800cbb6:	011b      	lsls	r3, r3, #4
 800cbb8:	697a      	ldr	r2, [r7, #20]
 800cbba:	4313      	orrs	r3, r2
 800cbbc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	4a24      	ldr	r2, [pc, #144]	@ (800cc54 <TIM_OC2_SetConfig+0xf0>)
 800cbc2:	4293      	cmp	r3, r2
 800cbc4:	d10d      	bne.n	800cbe2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800cbc6:	697b      	ldr	r3, [r7, #20]
 800cbc8:	2280      	movs	r2, #128	@ 0x80
 800cbca:	4393      	bics	r3, r2
 800cbcc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800cbce:	683b      	ldr	r3, [r7, #0]
 800cbd0:	68db      	ldr	r3, [r3, #12]
 800cbd2:	011b      	lsls	r3, r3, #4
 800cbd4:	697a      	ldr	r2, [r7, #20]
 800cbd6:	4313      	orrs	r3, r2
 800cbd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800cbda:	697b      	ldr	r3, [r7, #20]
 800cbdc:	2240      	movs	r2, #64	@ 0x40
 800cbde:	4393      	bics	r3, r2
 800cbe0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	4a1b      	ldr	r2, [pc, #108]	@ (800cc54 <TIM_OC2_SetConfig+0xf0>)
 800cbe6:	4293      	cmp	r3, r2
 800cbe8:	d00b      	beq.n	800cc02 <TIM_OC2_SetConfig+0x9e>
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	4a1a      	ldr	r2, [pc, #104]	@ (800cc58 <TIM_OC2_SetConfig+0xf4>)
 800cbee:	4293      	cmp	r3, r2
 800cbf0:	d007      	beq.n	800cc02 <TIM_OC2_SetConfig+0x9e>
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	4a19      	ldr	r2, [pc, #100]	@ (800cc5c <TIM_OC2_SetConfig+0xf8>)
 800cbf6:	4293      	cmp	r3, r2
 800cbf8:	d003      	beq.n	800cc02 <TIM_OC2_SetConfig+0x9e>
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	4a18      	ldr	r2, [pc, #96]	@ (800cc60 <TIM_OC2_SetConfig+0xfc>)
 800cbfe:	4293      	cmp	r3, r2
 800cc00:	d113      	bne.n	800cc2a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800cc02:	693b      	ldr	r3, [r7, #16]
 800cc04:	4a17      	ldr	r2, [pc, #92]	@ (800cc64 <TIM_OC2_SetConfig+0x100>)
 800cc06:	4013      	ands	r3, r2
 800cc08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800cc0a:	693b      	ldr	r3, [r7, #16]
 800cc0c:	4a16      	ldr	r2, [pc, #88]	@ (800cc68 <TIM_OC2_SetConfig+0x104>)
 800cc0e:	4013      	ands	r3, r2
 800cc10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	695b      	ldr	r3, [r3, #20]
 800cc16:	009b      	lsls	r3, r3, #2
 800cc18:	693a      	ldr	r2, [r7, #16]
 800cc1a:	4313      	orrs	r3, r2
 800cc1c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800cc1e:	683b      	ldr	r3, [r7, #0]
 800cc20:	699b      	ldr	r3, [r3, #24]
 800cc22:	009b      	lsls	r3, r3, #2
 800cc24:	693a      	ldr	r2, [r7, #16]
 800cc26:	4313      	orrs	r3, r2
 800cc28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	693a      	ldr	r2, [r7, #16]
 800cc2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	68fa      	ldr	r2, [r7, #12]
 800cc34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800cc36:	683b      	ldr	r3, [r7, #0]
 800cc38:	685a      	ldr	r2, [r3, #4]
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	697a      	ldr	r2, [r7, #20]
 800cc42:	621a      	str	r2, [r3, #32]
}
 800cc44:	46c0      	nop			@ (mov r8, r8)
 800cc46:	46bd      	mov	sp, r7
 800cc48:	b006      	add	sp, #24
 800cc4a:	bd80      	pop	{r7, pc}
 800cc4c:	feff8fff 	.word	0xfeff8fff
 800cc50:	fffffcff 	.word	0xfffffcff
 800cc54:	40012c00 	.word	0x40012c00
 800cc58:	40014000 	.word	0x40014000
 800cc5c:	40014400 	.word	0x40014400
 800cc60:	40014800 	.word	0x40014800
 800cc64:	fffffbff 	.word	0xfffffbff
 800cc68:	fffff7ff 	.word	0xfffff7ff

0800cc6c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b086      	sub	sp, #24
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
 800cc74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	6a1b      	ldr	r3, [r3, #32]
 800cc7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	6a1b      	ldr	r3, [r3, #32]
 800cc80:	4a33      	ldr	r2, [pc, #204]	@ (800cd50 <TIM_OC3_SetConfig+0xe4>)
 800cc82:	401a      	ands	r2, r3
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	685b      	ldr	r3, [r3, #4]
 800cc8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	69db      	ldr	r3, [r3, #28]
 800cc92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	4a2f      	ldr	r2, [pc, #188]	@ (800cd54 <TIM_OC3_SetConfig+0xe8>)
 800cc98:	4013      	ands	r3, r2
 800cc9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	2203      	movs	r2, #3
 800cca0:	4393      	bics	r3, r2
 800cca2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	68fa      	ldr	r2, [r7, #12]
 800ccaa:	4313      	orrs	r3, r2
 800ccac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ccae:	697b      	ldr	r3, [r7, #20]
 800ccb0:	4a29      	ldr	r2, [pc, #164]	@ (800cd58 <TIM_OC3_SetConfig+0xec>)
 800ccb2:	4013      	ands	r3, r2
 800ccb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ccb6:	683b      	ldr	r3, [r7, #0]
 800ccb8:	689b      	ldr	r3, [r3, #8]
 800ccba:	021b      	lsls	r3, r3, #8
 800ccbc:	697a      	ldr	r2, [r7, #20]
 800ccbe:	4313      	orrs	r3, r2
 800ccc0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	4a25      	ldr	r2, [pc, #148]	@ (800cd5c <TIM_OC3_SetConfig+0xf0>)
 800ccc6:	4293      	cmp	r3, r2
 800ccc8:	d10d      	bne.n	800cce6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ccca:	697b      	ldr	r3, [r7, #20]
 800cccc:	4a24      	ldr	r2, [pc, #144]	@ (800cd60 <TIM_OC3_SetConfig+0xf4>)
 800ccce:	4013      	ands	r3, r2
 800ccd0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ccd2:	683b      	ldr	r3, [r7, #0]
 800ccd4:	68db      	ldr	r3, [r3, #12]
 800ccd6:	021b      	lsls	r3, r3, #8
 800ccd8:	697a      	ldr	r2, [r7, #20]
 800ccda:	4313      	orrs	r3, r2
 800ccdc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ccde:	697b      	ldr	r3, [r7, #20]
 800cce0:	4a20      	ldr	r2, [pc, #128]	@ (800cd64 <TIM_OC3_SetConfig+0xf8>)
 800cce2:	4013      	ands	r3, r2
 800cce4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	4a1c      	ldr	r2, [pc, #112]	@ (800cd5c <TIM_OC3_SetConfig+0xf0>)
 800ccea:	4293      	cmp	r3, r2
 800ccec:	d00b      	beq.n	800cd06 <TIM_OC3_SetConfig+0x9a>
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	4a1d      	ldr	r2, [pc, #116]	@ (800cd68 <TIM_OC3_SetConfig+0xfc>)
 800ccf2:	4293      	cmp	r3, r2
 800ccf4:	d007      	beq.n	800cd06 <TIM_OC3_SetConfig+0x9a>
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	4a1c      	ldr	r2, [pc, #112]	@ (800cd6c <TIM_OC3_SetConfig+0x100>)
 800ccfa:	4293      	cmp	r3, r2
 800ccfc:	d003      	beq.n	800cd06 <TIM_OC3_SetConfig+0x9a>
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	4a1b      	ldr	r2, [pc, #108]	@ (800cd70 <TIM_OC3_SetConfig+0x104>)
 800cd02:	4293      	cmp	r3, r2
 800cd04:	d113      	bne.n	800cd2e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	4a1a      	ldr	r2, [pc, #104]	@ (800cd74 <TIM_OC3_SetConfig+0x108>)
 800cd0a:	4013      	ands	r3, r2
 800cd0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800cd0e:	693b      	ldr	r3, [r7, #16]
 800cd10:	4a19      	ldr	r2, [pc, #100]	@ (800cd78 <TIM_OC3_SetConfig+0x10c>)
 800cd12:	4013      	ands	r3, r2
 800cd14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800cd16:	683b      	ldr	r3, [r7, #0]
 800cd18:	695b      	ldr	r3, [r3, #20]
 800cd1a:	011b      	lsls	r3, r3, #4
 800cd1c:	693a      	ldr	r2, [r7, #16]
 800cd1e:	4313      	orrs	r3, r2
 800cd20:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	699b      	ldr	r3, [r3, #24]
 800cd26:	011b      	lsls	r3, r3, #4
 800cd28:	693a      	ldr	r2, [r7, #16]
 800cd2a:	4313      	orrs	r3, r2
 800cd2c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	693a      	ldr	r2, [r7, #16]
 800cd32:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cd34:	687b      	ldr	r3, [r7, #4]
 800cd36:	68fa      	ldr	r2, [r7, #12]
 800cd38:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800cd3a:	683b      	ldr	r3, [r7, #0]
 800cd3c:	685a      	ldr	r2, [r3, #4]
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	697a      	ldr	r2, [r7, #20]
 800cd46:	621a      	str	r2, [r3, #32]
}
 800cd48:	46c0      	nop			@ (mov r8, r8)
 800cd4a:	46bd      	mov	sp, r7
 800cd4c:	b006      	add	sp, #24
 800cd4e:	bd80      	pop	{r7, pc}
 800cd50:	fffffeff 	.word	0xfffffeff
 800cd54:	fffeff8f 	.word	0xfffeff8f
 800cd58:	fffffdff 	.word	0xfffffdff
 800cd5c:	40012c00 	.word	0x40012c00
 800cd60:	fffff7ff 	.word	0xfffff7ff
 800cd64:	fffffbff 	.word	0xfffffbff
 800cd68:	40014000 	.word	0x40014000
 800cd6c:	40014400 	.word	0x40014400
 800cd70:	40014800 	.word	0x40014800
 800cd74:	ffffefff 	.word	0xffffefff
 800cd78:	ffffdfff 	.word	0xffffdfff

0800cd7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b086      	sub	sp, #24
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	6078      	str	r0, [r7, #4]
 800cd84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	6a1b      	ldr	r3, [r3, #32]
 800cd8a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	6a1b      	ldr	r3, [r3, #32]
 800cd90:	4a26      	ldr	r2, [pc, #152]	@ (800ce2c <TIM_OC4_SetConfig+0xb0>)
 800cd92:	401a      	ands	r2, r3
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	685b      	ldr	r3, [r3, #4]
 800cd9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	69db      	ldr	r3, [r3, #28]
 800cda2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	4a22      	ldr	r2, [pc, #136]	@ (800ce30 <TIM_OC4_SetConfig+0xb4>)
 800cda8:	4013      	ands	r3, r2
 800cdaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	4a21      	ldr	r2, [pc, #132]	@ (800ce34 <TIM_OC4_SetConfig+0xb8>)
 800cdb0:	4013      	ands	r3, r2
 800cdb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cdb4:	683b      	ldr	r3, [r7, #0]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	021b      	lsls	r3, r3, #8
 800cdba:	68fa      	ldr	r2, [r7, #12]
 800cdbc:	4313      	orrs	r3, r2
 800cdbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cdc0:	693b      	ldr	r3, [r7, #16]
 800cdc2:	4a1d      	ldr	r2, [pc, #116]	@ (800ce38 <TIM_OC4_SetConfig+0xbc>)
 800cdc4:	4013      	ands	r3, r2
 800cdc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cdc8:	683b      	ldr	r3, [r7, #0]
 800cdca:	689b      	ldr	r3, [r3, #8]
 800cdcc:	031b      	lsls	r3, r3, #12
 800cdce:	693a      	ldr	r2, [r7, #16]
 800cdd0:	4313      	orrs	r3, r2
 800cdd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	4a19      	ldr	r2, [pc, #100]	@ (800ce3c <TIM_OC4_SetConfig+0xc0>)
 800cdd8:	4293      	cmp	r3, r2
 800cdda:	d00b      	beq.n	800cdf4 <TIM_OC4_SetConfig+0x78>
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	4a18      	ldr	r2, [pc, #96]	@ (800ce40 <TIM_OC4_SetConfig+0xc4>)
 800cde0:	4293      	cmp	r3, r2
 800cde2:	d007      	beq.n	800cdf4 <TIM_OC4_SetConfig+0x78>
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	4a17      	ldr	r2, [pc, #92]	@ (800ce44 <TIM_OC4_SetConfig+0xc8>)
 800cde8:	4293      	cmp	r3, r2
 800cdea:	d003      	beq.n	800cdf4 <TIM_OC4_SetConfig+0x78>
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	4a16      	ldr	r2, [pc, #88]	@ (800ce48 <TIM_OC4_SetConfig+0xcc>)
 800cdf0:	4293      	cmp	r3, r2
 800cdf2:	d109      	bne.n	800ce08 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cdf4:	697b      	ldr	r3, [r7, #20]
 800cdf6:	4a15      	ldr	r2, [pc, #84]	@ (800ce4c <TIM_OC4_SetConfig+0xd0>)
 800cdf8:	4013      	ands	r3, r2
 800cdfa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	695b      	ldr	r3, [r3, #20]
 800ce00:	019b      	lsls	r3, r3, #6
 800ce02:	697a      	ldr	r2, [r7, #20]
 800ce04:	4313      	orrs	r3, r2
 800ce06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	697a      	ldr	r2, [r7, #20]
 800ce0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	68fa      	ldr	r2, [r7, #12]
 800ce12:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	685a      	ldr	r2, [r3, #4]
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	693a      	ldr	r2, [r7, #16]
 800ce20:	621a      	str	r2, [r3, #32]
}
 800ce22:	46c0      	nop			@ (mov r8, r8)
 800ce24:	46bd      	mov	sp, r7
 800ce26:	b006      	add	sp, #24
 800ce28:	bd80      	pop	{r7, pc}
 800ce2a:	46c0      	nop			@ (mov r8, r8)
 800ce2c:	ffffefff 	.word	0xffffefff
 800ce30:	feff8fff 	.word	0xfeff8fff
 800ce34:	fffffcff 	.word	0xfffffcff
 800ce38:	ffffdfff 	.word	0xffffdfff
 800ce3c:	40012c00 	.word	0x40012c00
 800ce40:	40014000 	.word	0x40014000
 800ce44:	40014400 	.word	0x40014400
 800ce48:	40014800 	.word	0x40014800
 800ce4c:	ffffbfff 	.word	0xffffbfff

0800ce50 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b086      	sub	sp, #24
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	6078      	str	r0, [r7, #4]
 800ce58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	6a1b      	ldr	r3, [r3, #32]
 800ce5e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	6a1b      	ldr	r3, [r3, #32]
 800ce64:	4a23      	ldr	r2, [pc, #140]	@ (800cef4 <TIM_OC5_SetConfig+0xa4>)
 800ce66:	401a      	ands	r2, r3
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	685b      	ldr	r3, [r3, #4]
 800ce70:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ce76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	4a1f      	ldr	r2, [pc, #124]	@ (800cef8 <TIM_OC5_SetConfig+0xa8>)
 800ce7c:	4013      	ands	r3, r2
 800ce7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	68fa      	ldr	r2, [r7, #12]
 800ce86:	4313      	orrs	r3, r2
 800ce88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800ce8a:	693b      	ldr	r3, [r7, #16]
 800ce8c:	4a1b      	ldr	r2, [pc, #108]	@ (800cefc <TIM_OC5_SetConfig+0xac>)
 800ce8e:	4013      	ands	r3, r2
 800ce90:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800ce92:	683b      	ldr	r3, [r7, #0]
 800ce94:	689b      	ldr	r3, [r3, #8]
 800ce96:	041b      	lsls	r3, r3, #16
 800ce98:	693a      	ldr	r2, [r7, #16]
 800ce9a:	4313      	orrs	r3, r2
 800ce9c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	4a17      	ldr	r2, [pc, #92]	@ (800cf00 <TIM_OC5_SetConfig+0xb0>)
 800cea2:	4293      	cmp	r3, r2
 800cea4:	d00b      	beq.n	800cebe <TIM_OC5_SetConfig+0x6e>
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	4a16      	ldr	r2, [pc, #88]	@ (800cf04 <TIM_OC5_SetConfig+0xb4>)
 800ceaa:	4293      	cmp	r3, r2
 800ceac:	d007      	beq.n	800cebe <TIM_OC5_SetConfig+0x6e>
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	4a15      	ldr	r2, [pc, #84]	@ (800cf08 <TIM_OC5_SetConfig+0xb8>)
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	d003      	beq.n	800cebe <TIM_OC5_SetConfig+0x6e>
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	4a14      	ldr	r2, [pc, #80]	@ (800cf0c <TIM_OC5_SetConfig+0xbc>)
 800ceba:	4293      	cmp	r3, r2
 800cebc:	d109      	bne.n	800ced2 <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800cebe:	697b      	ldr	r3, [r7, #20]
 800cec0:	4a0c      	ldr	r2, [pc, #48]	@ (800cef4 <TIM_OC5_SetConfig+0xa4>)
 800cec2:	4013      	ands	r3, r2
 800cec4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800cec6:	683b      	ldr	r3, [r7, #0]
 800cec8:	695b      	ldr	r3, [r3, #20]
 800ceca:	021b      	lsls	r3, r3, #8
 800cecc:	697a      	ldr	r2, [r7, #20]
 800cece:	4313      	orrs	r3, r2
 800ced0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	697a      	ldr	r2, [r7, #20]
 800ced6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	68fa      	ldr	r2, [r7, #12]
 800cedc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	685a      	ldr	r2, [r3, #4]
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	693a      	ldr	r2, [r7, #16]
 800ceea:	621a      	str	r2, [r3, #32]
}
 800ceec:	46c0      	nop			@ (mov r8, r8)
 800ceee:	46bd      	mov	sp, r7
 800cef0:	b006      	add	sp, #24
 800cef2:	bd80      	pop	{r7, pc}
 800cef4:	fffeffff 	.word	0xfffeffff
 800cef8:	fffeff8f 	.word	0xfffeff8f
 800cefc:	fffdffff 	.word	0xfffdffff
 800cf00:	40012c00 	.word	0x40012c00
 800cf04:	40014000 	.word	0x40014000
 800cf08:	40014400 	.word	0x40014400
 800cf0c:	40014800 	.word	0x40014800

0800cf10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800cf10:	b580      	push	{r7, lr}
 800cf12:	b086      	sub	sp, #24
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
 800cf18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf1a:	687b      	ldr	r3, [r7, #4]
 800cf1c:	6a1b      	ldr	r3, [r3, #32]
 800cf1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	6a1b      	ldr	r3, [r3, #32]
 800cf24:	4a24      	ldr	r2, [pc, #144]	@ (800cfb8 <TIM_OC6_SetConfig+0xa8>)
 800cf26:	401a      	ands	r2, r3
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	685b      	ldr	r3, [r3, #4]
 800cf30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800cf36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800cf38:	68fb      	ldr	r3, [r7, #12]
 800cf3a:	4a20      	ldr	r2, [pc, #128]	@ (800cfbc <TIM_OC6_SetConfig+0xac>)
 800cf3c:	4013      	ands	r3, r2
 800cf3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cf40:	683b      	ldr	r3, [r7, #0]
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	021b      	lsls	r3, r3, #8
 800cf46:	68fa      	ldr	r2, [r7, #12]
 800cf48:	4313      	orrs	r3, r2
 800cf4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800cf4c:	693b      	ldr	r3, [r7, #16]
 800cf4e:	4a1c      	ldr	r2, [pc, #112]	@ (800cfc0 <TIM_OC6_SetConfig+0xb0>)
 800cf50:	4013      	ands	r3, r2
 800cf52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800cf54:	683b      	ldr	r3, [r7, #0]
 800cf56:	689b      	ldr	r3, [r3, #8]
 800cf58:	051b      	lsls	r3, r3, #20
 800cf5a:	693a      	ldr	r2, [r7, #16]
 800cf5c:	4313      	orrs	r3, r2
 800cf5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	4a18      	ldr	r2, [pc, #96]	@ (800cfc4 <TIM_OC6_SetConfig+0xb4>)
 800cf64:	4293      	cmp	r3, r2
 800cf66:	d00b      	beq.n	800cf80 <TIM_OC6_SetConfig+0x70>
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	4a17      	ldr	r2, [pc, #92]	@ (800cfc8 <TIM_OC6_SetConfig+0xb8>)
 800cf6c:	4293      	cmp	r3, r2
 800cf6e:	d007      	beq.n	800cf80 <TIM_OC6_SetConfig+0x70>
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	4a16      	ldr	r2, [pc, #88]	@ (800cfcc <TIM_OC6_SetConfig+0xbc>)
 800cf74:	4293      	cmp	r3, r2
 800cf76:	d003      	beq.n	800cf80 <TIM_OC6_SetConfig+0x70>
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	4a15      	ldr	r2, [pc, #84]	@ (800cfd0 <TIM_OC6_SetConfig+0xc0>)
 800cf7c:	4293      	cmp	r3, r2
 800cf7e:	d109      	bne.n	800cf94 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800cf80:	697b      	ldr	r3, [r7, #20]
 800cf82:	4a14      	ldr	r2, [pc, #80]	@ (800cfd4 <TIM_OC6_SetConfig+0xc4>)
 800cf84:	4013      	ands	r3, r2
 800cf86:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	695b      	ldr	r3, [r3, #20]
 800cf8c:	029b      	lsls	r3, r3, #10
 800cf8e:	697a      	ldr	r2, [r7, #20]
 800cf90:	4313      	orrs	r3, r2
 800cf92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	697a      	ldr	r2, [r7, #20]
 800cf98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	68fa      	ldr	r2, [r7, #12]
 800cf9e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800cfa0:	683b      	ldr	r3, [r7, #0]
 800cfa2:	685a      	ldr	r2, [r3, #4]
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	693a      	ldr	r2, [r7, #16]
 800cfac:	621a      	str	r2, [r3, #32]
}
 800cfae:	46c0      	nop			@ (mov r8, r8)
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	b006      	add	sp, #24
 800cfb4:	bd80      	pop	{r7, pc}
 800cfb6:	46c0      	nop			@ (mov r8, r8)
 800cfb8:	ffefffff 	.word	0xffefffff
 800cfbc:	feff8fff 	.word	0xfeff8fff
 800cfc0:	ffdfffff 	.word	0xffdfffff
 800cfc4:	40012c00 	.word	0x40012c00
 800cfc8:	40014000 	.word	0x40014000
 800cfcc:	40014400 	.word	0x40014400
 800cfd0:	40014800 	.word	0x40014800
 800cfd4:	fffbffff 	.word	0xfffbffff

0800cfd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	b084      	sub	sp, #16
 800cfdc:	af00      	add	r7, sp, #0
 800cfde:	6078      	str	r0, [r7, #4]
 800cfe0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	223c      	movs	r2, #60	@ 0x3c
 800cfe6:	5c9b      	ldrb	r3, [r3, r2]
 800cfe8:	2b01      	cmp	r3, #1
 800cfea:	d101      	bne.n	800cff0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cfec:	2302      	movs	r3, #2
 800cfee:	e05a      	b.n	800d0a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	223c      	movs	r2, #60	@ 0x3c
 800cff4:	2101      	movs	r1, #1
 800cff6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	223d      	movs	r2, #61	@ 0x3d
 800cffc:	2102      	movs	r1, #2
 800cffe:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	681b      	ldr	r3, [r3, #0]
 800d004:	685b      	ldr	r3, [r3, #4]
 800d006:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	689b      	ldr	r3, [r3, #8]
 800d00e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	4a26      	ldr	r2, [pc, #152]	@ (800d0b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800d016:	4293      	cmp	r3, r2
 800d018:	d108      	bne.n	800d02c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	4a25      	ldr	r2, [pc, #148]	@ (800d0b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d01e:	4013      	ands	r3, r2
 800d020:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d022:	683b      	ldr	r3, [r7, #0]
 800d024:	685b      	ldr	r3, [r3, #4]
 800d026:	68fa      	ldr	r2, [r7, #12]
 800d028:	4313      	orrs	r3, r2
 800d02a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	2270      	movs	r2, #112	@ 0x70
 800d030:	4393      	bics	r3, r2
 800d032:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d034:	683b      	ldr	r3, [r7, #0]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	68fa      	ldr	r2, [r7, #12]
 800d03a:	4313      	orrs	r3, r2
 800d03c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	68fa      	ldr	r2, [r7, #12]
 800d044:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	681b      	ldr	r3, [r3, #0]
 800d04a:	4a19      	ldr	r2, [pc, #100]	@ (800d0b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800d04c:	4293      	cmp	r3, r2
 800d04e:	d014      	beq.n	800d07a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	681a      	ldr	r2, [r3, #0]
 800d054:	2380      	movs	r3, #128	@ 0x80
 800d056:	05db      	lsls	r3, r3, #23
 800d058:	429a      	cmp	r2, r3
 800d05a:	d00e      	beq.n	800d07a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	4a15      	ldr	r2, [pc, #84]	@ (800d0b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d062:	4293      	cmp	r3, r2
 800d064:	d009      	beq.n	800d07a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	4a14      	ldr	r2, [pc, #80]	@ (800d0bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d06c:	4293      	cmp	r3, r2
 800d06e:	d004      	beq.n	800d07a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	4a12      	ldr	r2, [pc, #72]	@ (800d0c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d076:	4293      	cmp	r3, r2
 800d078:	d10c      	bne.n	800d094 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d07a:	68bb      	ldr	r3, [r7, #8]
 800d07c:	2280      	movs	r2, #128	@ 0x80
 800d07e:	4393      	bics	r3, r2
 800d080:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d082:	683b      	ldr	r3, [r7, #0]
 800d084:	689b      	ldr	r3, [r3, #8]
 800d086:	68ba      	ldr	r2, [r7, #8]
 800d088:	4313      	orrs	r3, r2
 800d08a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	681b      	ldr	r3, [r3, #0]
 800d090:	68ba      	ldr	r2, [r7, #8]
 800d092:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	223d      	movs	r2, #61	@ 0x3d
 800d098:	2101      	movs	r1, #1
 800d09a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	223c      	movs	r2, #60	@ 0x3c
 800d0a0:	2100      	movs	r1, #0
 800d0a2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800d0a4:	2300      	movs	r3, #0
}
 800d0a6:	0018      	movs	r0, r3
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	b004      	add	sp, #16
 800d0ac:	bd80      	pop	{r7, pc}
 800d0ae:	46c0      	nop			@ (mov r8, r8)
 800d0b0:	40012c00 	.word	0x40012c00
 800d0b4:	ff0fffff 	.word	0xff0fffff
 800d0b8:	40000400 	.word	0x40000400
 800d0bc:	40000800 	.word	0x40000800
 800d0c0:	40014000 	.word	0x40014000

0800d0c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d0c4:	b580      	push	{r7, lr}
 800d0c6:	b082      	sub	sp, #8
 800d0c8:	af00      	add	r7, sp, #0
 800d0ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d0cc:	46c0      	nop			@ (mov r8, r8)
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	b002      	add	sp, #8
 800d0d2:	bd80      	pop	{r7, pc}

0800d0d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d0d4:	b580      	push	{r7, lr}
 800d0d6:	b082      	sub	sp, #8
 800d0d8:	af00      	add	r7, sp, #0
 800d0da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d0dc:	46c0      	nop			@ (mov r8, r8)
 800d0de:	46bd      	mov	sp, r7
 800d0e0:	b002      	add	sp, #8
 800d0e2:	bd80      	pop	{r7, pc}

0800d0e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b082      	sub	sp, #8
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d0ec:	46c0      	nop			@ (mov r8, r8)
 800d0ee:	46bd      	mov	sp, r7
 800d0f0:	b002      	add	sp, #8
 800d0f2:	bd80      	pop	{r7, pc}

0800d0f4 <LL_DMA_ConfigTransfer>:
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b086      	sub	sp, #24
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	60f8      	str	r0, [r7, #12]
 800d0fc:	60b9      	str	r1, [r7, #8]
 800d0fe:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CCR,
 800d104:	4a0c      	ldr	r2, [pc, #48]	@ (800d138 <LL_DMA_ConfigTransfer+0x44>)
 800d106:	68bb      	ldr	r3, [r7, #8]
 800d108:	18d3      	adds	r3, r2, r3
 800d10a:	781b      	ldrb	r3, [r3, #0]
 800d10c:	001a      	movs	r2, r3
 800d10e:	697b      	ldr	r3, [r7, #20]
 800d110:	18d3      	adds	r3, r2, r3
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	4a09      	ldr	r2, [pc, #36]	@ (800d13c <LL_DMA_ConfigTransfer+0x48>)
 800d116:	4013      	ands	r3, r2
 800d118:	0019      	movs	r1, r3
 800d11a:	4a07      	ldr	r2, [pc, #28]	@ (800d138 <LL_DMA_ConfigTransfer+0x44>)
 800d11c:	68bb      	ldr	r3, [r7, #8]
 800d11e:	18d3      	adds	r3, r2, r3
 800d120:	781b      	ldrb	r3, [r3, #0]
 800d122:	001a      	movs	r2, r3
 800d124:	697b      	ldr	r3, [r7, #20]
 800d126:	18d3      	adds	r3, r2, r3
 800d128:	687a      	ldr	r2, [r7, #4]
 800d12a:	430a      	orrs	r2, r1
 800d12c:	601a      	str	r2, [r3, #0]
}
 800d12e:	46c0      	nop			@ (mov r8, r8)
 800d130:	46bd      	mov	sp, r7
 800d132:	b006      	add	sp, #24
 800d134:	bd80      	pop	{r7, pc}
 800d136:	46c0      	nop			@ (mov r8, r8)
 800d138:	0801efe8 	.word	0x0801efe8
 800d13c:	ffff800f 	.word	0xffff800f

0800d140 <LL_DMA_SetDataLength>:
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b086      	sub	sp, #24
 800d144:	af00      	add	r7, sp, #0
 800d146:	60f8      	str	r0, [r7, #12]
 800d148:	60b9      	str	r1, [r7, #8]
 800d14a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CNDTR,
 800d150:	4a0b      	ldr	r2, [pc, #44]	@ (800d180 <LL_DMA_SetDataLength+0x40>)
 800d152:	68bb      	ldr	r3, [r7, #8]
 800d154:	18d3      	adds	r3, r2, r3
 800d156:	781b      	ldrb	r3, [r3, #0]
 800d158:	001a      	movs	r2, r3
 800d15a:	697b      	ldr	r3, [r7, #20]
 800d15c:	18d3      	adds	r3, r2, r3
 800d15e:	685b      	ldr	r3, [r3, #4]
 800d160:	0c1b      	lsrs	r3, r3, #16
 800d162:	0419      	lsls	r1, r3, #16
 800d164:	4a06      	ldr	r2, [pc, #24]	@ (800d180 <LL_DMA_SetDataLength+0x40>)
 800d166:	68bb      	ldr	r3, [r7, #8]
 800d168:	18d3      	adds	r3, r2, r3
 800d16a:	781b      	ldrb	r3, [r3, #0]
 800d16c:	001a      	movs	r2, r3
 800d16e:	697b      	ldr	r3, [r7, #20]
 800d170:	18d3      	adds	r3, r2, r3
 800d172:	687a      	ldr	r2, [r7, #4]
 800d174:	430a      	orrs	r2, r1
 800d176:	605a      	str	r2, [r3, #4]
}
 800d178:	46c0      	nop			@ (mov r8, r8)
 800d17a:	46bd      	mov	sp, r7
 800d17c:	b006      	add	sp, #24
 800d17e:	bd80      	pop	{r7, pc}
 800d180:	0801efe8 	.word	0x0801efe8

0800d184 <LL_DMA_SetMemoryAddress>:
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b086      	sub	sp, #24
 800d188:	af00      	add	r7, sp, #0
 800d18a:	60f8      	str	r0, [r7, #12]
 800d18c:	60b9      	str	r1, [r7, #8]
 800d18e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CMAR, MemoryAddress);
 800d194:	4a06      	ldr	r2, [pc, #24]	@ (800d1b0 <LL_DMA_SetMemoryAddress+0x2c>)
 800d196:	68bb      	ldr	r3, [r7, #8]
 800d198:	18d3      	adds	r3, r2, r3
 800d19a:	781b      	ldrb	r3, [r3, #0]
 800d19c:	001a      	movs	r2, r3
 800d19e:	697b      	ldr	r3, [r7, #20]
 800d1a0:	18d3      	adds	r3, r2, r3
 800d1a2:	687a      	ldr	r2, [r7, #4]
 800d1a4:	60da      	str	r2, [r3, #12]
}
 800d1a6:	46c0      	nop			@ (mov r8, r8)
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	b006      	add	sp, #24
 800d1ac:	bd80      	pop	{r7, pc}
 800d1ae:	46c0      	nop			@ (mov r8, r8)
 800d1b0:	0801efe8 	.word	0x0801efe8

0800d1b4 <LL_DMA_SetPeriphAddress>:
{
 800d1b4:	b580      	push	{r7, lr}
 800d1b6:	b086      	sub	sp, #24
 800d1b8:	af00      	add	r7, sp, #0
 800d1ba:	60f8      	str	r0, [r7, #12]
 800d1bc:	60b9      	str	r1, [r7, #8]
 800d1be:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel]))->CPAR, PeriphAddress);
 800d1c4:	4a06      	ldr	r2, [pc, #24]	@ (800d1e0 <LL_DMA_SetPeriphAddress+0x2c>)
 800d1c6:	68bb      	ldr	r3, [r7, #8]
 800d1c8:	18d3      	adds	r3, r2, r3
 800d1ca:	781b      	ldrb	r3, [r3, #0]
 800d1cc:	001a      	movs	r2, r3
 800d1ce:	697b      	ldr	r3, [r7, #20]
 800d1d0:	18d3      	adds	r3, r2, r3
 800d1d2:	687a      	ldr	r2, [r7, #4]
 800d1d4:	609a      	str	r2, [r3, #8]
}
 800d1d6:	46c0      	nop			@ (mov r8, r8)
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	b006      	add	sp, #24
 800d1dc:	bd80      	pop	{r7, pc}
 800d1de:	46c0      	nop			@ (mov r8, r8)
 800d1e0:	0801efe8 	.word	0x0801efe8

0800d1e4 <LL_DMA_SetPeriphRequest>:
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b086      	sub	sp, #24
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	60f8      	str	r0, [r7, #12]
 800d1ec:	60b9      	str	r1, [r7, #8]
 800d1ee:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 7U);
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	0a9b      	lsrs	r3, r3, #10
 800d1f4:	4a0f      	ldr	r2, [pc, #60]	@ (800d234 <LL_DMA_SetPeriphRequest+0x50>)
 800d1f6:	405a      	eors	r2, r3
 800d1f8:	0013      	movs	r3, r2
 800d1fa:	00db      	lsls	r3, r3, #3
 800d1fc:	1a9b      	subs	r3, r3, r2
 800d1fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 800d200:	68ba      	ldr	r2, [r7, #8]
 800d202:	697b      	ldr	r3, [r7, #20]
 800d204:	18d3      	adds	r3, r2, r3
 800d206:	009b      	lsls	r3, r3, #2
 800d208:	4a0b      	ldr	r2, [pc, #44]	@ (800d238 <LL_DMA_SetPeriphRequest+0x54>)
 800d20a:	4694      	mov	ip, r2
 800d20c:	4463      	add	r3, ip
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	227f      	movs	r2, #127	@ 0x7f
 800d212:	4393      	bics	r3, r2
 800d214:	0019      	movs	r1, r3
 800d216:	68ba      	ldr	r2, [r7, #8]
 800d218:	697b      	ldr	r3, [r7, #20]
 800d21a:	18d3      	adds	r3, r2, r3
 800d21c:	009b      	lsls	r3, r3, #2
 800d21e:	4a06      	ldr	r2, [pc, #24]	@ (800d238 <LL_DMA_SetPeriphRequest+0x54>)
 800d220:	4694      	mov	ip, r2
 800d222:	4463      	add	r3, ip
 800d224:	687a      	ldr	r2, [r7, #4]
 800d226:	430a      	orrs	r2, r1
 800d228:	601a      	str	r2, [r3, #0]
}
 800d22a:	46c0      	nop			@ (mov r8, r8)
 800d22c:	46bd      	mov	sp, r7
 800d22e:	b006      	add	sp, #24
 800d230:	bd80      	pop	{r7, pc}
 800d232:	46c0      	nop			@ (mov r8, r8)
 800d234:	00100080 	.word	0x00100080
 800d238:	40020800 	.word	0x40020800

0800d23c <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	b084      	sub	sp, #16
 800d240:	af00      	add	r7, sp, #0
 800d242:	60f8      	str	r0, [r7, #12]
 800d244:	60b9      	str	r1, [r7, #8]
 800d246:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800d250:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 800d256:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 800d25c:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800d262:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800d268:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800d26e:	431a      	orrs	r2, r3
 800d270:	68b9      	ldr	r1, [r7, #8]
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	0018      	movs	r0, r3
 800d276:	f7ff ff3d 	bl	800d0f4 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	685a      	ldr	r2, [r3, #4]
 800d27e:	68b9      	ldr	r1, [r7, #8]
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	0018      	movs	r0, r3
 800d284:	f7ff ff7e 	bl	800d184 <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681a      	ldr	r2, [r3, #0]
 800d28c:	68b9      	ldr	r1, [r7, #8]
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	0018      	movs	r0, r3
 800d292:	f7ff ff8f 	bl	800d1b4 <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	6a1a      	ldr	r2, [r3, #32]
 800d29a:	68b9      	ldr	r1, [r7, #8]
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	0018      	movs	r0, r3
 800d2a0:	f7ff ff4e 	bl	800d140 <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d2a8:	68b9      	ldr	r1, [r7, #8]
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	0018      	movs	r0, r3
 800d2ae:	f7ff ff99 	bl	800d1e4 <LL_DMA_SetPeriphRequest>

  return SUCCESS;
 800d2b2:	2300      	movs	r3, #0
}
 800d2b4:	0018      	movs	r0, r3
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	b004      	add	sp, #16
 800d2ba:	bd80      	pop	{r7, pc}

0800d2bc <LL_DMA_StructInit>:
  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b082      	sub	sp, #8
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	6078      	str	r0, [r7, #4]
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	2200      	movs	r2, #0
 800d2c8:	601a      	str	r2, [r3, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	605a      	str	r2, [r3, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	609a      	str	r2, [r3, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	2200      	movs	r2, #0
 800d2da:	60da      	str	r2, [r3, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	2200      	movs	r2, #0
 800d2e0:	611a      	str	r2, [r3, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	2200      	movs	r2, #0
 800d2e6:	615a      	str	r2, [r3, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	619a      	str	r2, [r3, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	61da      	str	r2, [r3, #28]
  DMA_InitStruct->NbData                 = 0x00000000U;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	621a      	str	r2, [r3, #32]
  DMA_InitStruct->PeriphRequest          = LL_DMAMUX_REQ_MEM2MEM;
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	2200      	movs	r2, #0
 800d2fe:	625a      	str	r2, [r3, #36]	@ 0x24
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2200      	movs	r2, #0
 800d304:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800d306:	46c0      	nop			@ (mov r8, r8)
 800d308:	46bd      	mov	sp, r7
 800d30a:	b002      	add	sp, #8
 800d30c:	bd80      	pop	{r7, pc}

0800d30e <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800d30e:	b580      	push	{r7, lr}
 800d310:	b084      	sub	sp, #16
 800d312:	af00      	add	r7, sp, #0
 800d314:	60f8      	str	r0, [r7, #12]
 800d316:	60b9      	str	r1, [r7, #8]
 800d318:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	6819      	ldr	r1, [r3, #0]
 800d31e:	68bb      	ldr	r3, [r7, #8]
 800d320:	435b      	muls	r3, r3
 800d322:	001a      	movs	r2, r3
 800d324:	0013      	movs	r3, r2
 800d326:	005b      	lsls	r3, r3, #1
 800d328:	189b      	adds	r3, r3, r2
 800d32a:	43db      	mvns	r3, r3
 800d32c:	400b      	ands	r3, r1
 800d32e:	001a      	movs	r2, r3
 800d330:	68bb      	ldr	r3, [r7, #8]
 800d332:	435b      	muls	r3, r3
 800d334:	6879      	ldr	r1, [r7, #4]
 800d336:	434b      	muls	r3, r1
 800d338:	431a      	orrs	r2, r3
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	601a      	str	r2, [r3, #0]
}
 800d33e:	46c0      	nop			@ (mov r8, r8)
 800d340:	46bd      	mov	sp, r7
 800d342:	b004      	add	sp, #16
 800d344:	bd80      	pop	{r7, pc}

0800d346 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800d346:	b580      	push	{r7, lr}
 800d348:	b084      	sub	sp, #16
 800d34a:	af00      	add	r7, sp, #0
 800d34c:	60f8      	str	r0, [r7, #12]
 800d34e:	60b9      	str	r1, [r7, #8]
 800d350:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	685b      	ldr	r3, [r3, #4]
 800d356:	68ba      	ldr	r2, [r7, #8]
 800d358:	43d2      	mvns	r2, r2
 800d35a:	401a      	ands	r2, r3
 800d35c:	68bb      	ldr	r3, [r7, #8]
 800d35e:	6879      	ldr	r1, [r7, #4]
 800d360:	434b      	muls	r3, r1
 800d362:	431a      	orrs	r2, r3
 800d364:	68fb      	ldr	r3, [r7, #12]
 800d366:	605a      	str	r2, [r3, #4]
}
 800d368:	46c0      	nop			@ (mov r8, r8)
 800d36a:	46bd      	mov	sp, r7
 800d36c:	b004      	add	sp, #16
 800d36e:	bd80      	pop	{r7, pc}

0800d370 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800d370:	b580      	push	{r7, lr}
 800d372:	b084      	sub	sp, #16
 800d374:	af00      	add	r7, sp, #0
 800d376:	60f8      	str	r0, [r7, #12]
 800d378:	60b9      	str	r1, [r7, #8]
 800d37a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	6899      	ldr	r1, [r3, #8]
 800d380:	68bb      	ldr	r3, [r7, #8]
 800d382:	435b      	muls	r3, r3
 800d384:	001a      	movs	r2, r3
 800d386:	0013      	movs	r3, r2
 800d388:	005b      	lsls	r3, r3, #1
 800d38a:	189b      	adds	r3, r3, r2
 800d38c:	43db      	mvns	r3, r3
 800d38e:	400b      	ands	r3, r1
 800d390:	001a      	movs	r2, r3
 800d392:	68bb      	ldr	r3, [r7, #8]
 800d394:	435b      	muls	r3, r3
 800d396:	6879      	ldr	r1, [r7, #4]
 800d398:	434b      	muls	r3, r1
 800d39a:	431a      	orrs	r2, r3
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	609a      	str	r2, [r3, #8]
}
 800d3a0:	46c0      	nop			@ (mov r8, r8)
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	b004      	add	sp, #16
 800d3a6:	bd80      	pop	{r7, pc}

0800d3a8 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b084      	sub	sp, #16
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	60f8      	str	r0, [r7, #12]
 800d3b0:	60b9      	str	r1, [r7, #8]
 800d3b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	68d9      	ldr	r1, [r3, #12]
 800d3b8:	68bb      	ldr	r3, [r7, #8]
 800d3ba:	435b      	muls	r3, r3
 800d3bc:	001a      	movs	r2, r3
 800d3be:	0013      	movs	r3, r2
 800d3c0:	005b      	lsls	r3, r3, #1
 800d3c2:	189b      	adds	r3, r3, r2
 800d3c4:	43db      	mvns	r3, r3
 800d3c6:	400b      	ands	r3, r1
 800d3c8:	001a      	movs	r2, r3
 800d3ca:	68bb      	ldr	r3, [r7, #8]
 800d3cc:	435b      	muls	r3, r3
 800d3ce:	6879      	ldr	r1, [r7, #4]
 800d3d0:	434b      	muls	r3, r1
 800d3d2:	431a      	orrs	r2, r3
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	60da      	str	r2, [r3, #12]
}
 800d3d8:	46c0      	nop			@ (mov r8, r8)
 800d3da:	46bd      	mov	sp, r7
 800d3dc:	b004      	add	sp, #16
 800d3de:	bd80      	pop	{r7, pc}

0800d3e0 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800d3e0:	b580      	push	{r7, lr}
 800d3e2:	b084      	sub	sp, #16
 800d3e4:	af00      	add	r7, sp, #0
 800d3e6:	60f8      	str	r0, [r7, #12]
 800d3e8:	60b9      	str	r1, [r7, #8]
 800d3ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	6a19      	ldr	r1, [r3, #32]
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	435b      	muls	r3, r3
 800d3f4:	68ba      	ldr	r2, [r7, #8]
 800d3f6:	4353      	muls	r3, r2
 800d3f8:	68ba      	ldr	r2, [r7, #8]
 800d3fa:	435a      	muls	r2, r3
 800d3fc:	0013      	movs	r3, r2
 800d3fe:	011b      	lsls	r3, r3, #4
 800d400:	1a9b      	subs	r3, r3, r2
 800d402:	43db      	mvns	r3, r3
 800d404:	400b      	ands	r3, r1
 800d406:	001a      	movs	r2, r3
 800d408:	68bb      	ldr	r3, [r7, #8]
 800d40a:	435b      	muls	r3, r3
 800d40c:	68b9      	ldr	r1, [r7, #8]
 800d40e:	434b      	muls	r3, r1
 800d410:	68b9      	ldr	r1, [r7, #8]
 800d412:	434b      	muls	r3, r1
 800d414:	6879      	ldr	r1, [r7, #4]
 800d416:	434b      	muls	r3, r1
 800d418:	431a      	orrs	r2, r3
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	621a      	str	r2, [r3, #32]
             ((((Pin * Pin) * Pin) * Pin) * Alternate));
}
 800d41e:	46c0      	nop			@ (mov r8, r8)
 800d420:	46bd      	mov	sp, r7
 800d422:	b004      	add	sp, #16
 800d424:	bd80      	pop	{r7, pc}

0800d426 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_6
  *         @arg @ref LL_GPIO_AF_7
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800d426:	b580      	push	{r7, lr}
 800d428:	b084      	sub	sp, #16
 800d42a:	af00      	add	r7, sp, #0
 800d42c:	60f8      	str	r0, [r7, #12]
 800d42e:	60b9      	str	r1, [r7, #8]
 800d430:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800d436:	68bb      	ldr	r3, [r7, #8]
 800d438:	0a1b      	lsrs	r3, r3, #8
 800d43a:	68ba      	ldr	r2, [r7, #8]
 800d43c:	0a12      	lsrs	r2, r2, #8
 800d43e:	4353      	muls	r3, r2
 800d440:	68ba      	ldr	r2, [r7, #8]
 800d442:	0a12      	lsrs	r2, r2, #8
 800d444:	4353      	muls	r3, r2
 800d446:	68ba      	ldr	r2, [r7, #8]
 800d448:	0a12      	lsrs	r2, r2, #8
 800d44a:	435a      	muls	r2, r3
 800d44c:	0013      	movs	r3, r2
 800d44e:	011b      	lsls	r3, r3, #4
 800d450:	1a9b      	subs	r3, r3, r2
 800d452:	43db      	mvns	r3, r3
 800d454:	400b      	ands	r3, r1
 800d456:	001a      	movs	r2, r3
 800d458:	68bb      	ldr	r3, [r7, #8]
 800d45a:	0a1b      	lsrs	r3, r3, #8
 800d45c:	68b9      	ldr	r1, [r7, #8]
 800d45e:	0a09      	lsrs	r1, r1, #8
 800d460:	434b      	muls	r3, r1
 800d462:	68b9      	ldr	r1, [r7, #8]
 800d464:	0a09      	lsrs	r1, r1, #8
 800d466:	434b      	muls	r3, r1
 800d468:	68b9      	ldr	r1, [r7, #8]
 800d46a:	0a09      	lsrs	r1, r1, #8
 800d46c:	434b      	muls	r3, r1
 800d46e:	6879      	ldr	r1, [r7, #4]
 800d470:	434b      	muls	r3, r1
 800d472:	431a      	orrs	r2, r3
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	625a      	str	r2, [r3, #36]	@ 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 800d478:	46c0      	nop			@ (mov r8, r8)
 800d47a:	46bd      	mov	sp, r7
 800d47c:	b004      	add	sp, #16
 800d47e:	bd80      	pop	{r7, pc}

0800d480 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800d480:	b580      	push	{r7, lr}
 800d482:	b084      	sub	sp, #16
 800d484:	af00      	add	r7, sp, #0
 800d486:	6078      	str	r0, [r7, #4]
 800d488:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 800d48a:	2300      	movs	r3, #0
 800d48c:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800d48e:	e047      	b.n	800d520 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800d490:	683b      	ldr	r3, [r7, #0]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	2101      	movs	r1, #1
 800d496:	68fa      	ldr	r2, [r7, #12]
 800d498:	4091      	lsls	r1, r2
 800d49a:	000a      	movs	r2, r1
 800d49c:	4013      	ands	r3, r2
 800d49e:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 800d4a0:	68bb      	ldr	r3, [r7, #8]
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d039      	beq.n	800d51a <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800d4a6:	683b      	ldr	r3, [r7, #0]
 800d4a8:	685b      	ldr	r3, [r3, #4]
 800d4aa:	2b01      	cmp	r3, #1
 800d4ac:	d003      	beq.n	800d4b6 <LL_GPIO_Init+0x36>
 800d4ae:	683b      	ldr	r3, [r7, #0]
 800d4b0:	685b      	ldr	r3, [r3, #4]
 800d4b2:	2b02      	cmp	r3, #2
 800d4b4:	d10d      	bne.n	800d4d2 <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800d4b6:	683b      	ldr	r3, [r7, #0]
 800d4b8:	689a      	ldr	r2, [r3, #8]
 800d4ba:	68b9      	ldr	r1, [r7, #8]
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	0018      	movs	r0, r3
 800d4c0:	f7ff ff56 	bl	800d370 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 800d4c4:	683b      	ldr	r3, [r7, #0]
 800d4c6:	68da      	ldr	r2, [r3, #12]
 800d4c8:	68b9      	ldr	r1, [r7, #8]
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	0018      	movs	r0, r3
 800d4ce:	f7ff ff3a 	bl	800d346 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800d4d2:	683b      	ldr	r3, [r7, #0]
 800d4d4:	691a      	ldr	r2, [r3, #16]
 800d4d6:	68b9      	ldr	r1, [r7, #8]
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	0018      	movs	r0, r3
 800d4dc:	f7ff ff64 	bl	800d3a8 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800d4e0:	683b      	ldr	r3, [r7, #0]
 800d4e2:	685b      	ldr	r3, [r3, #4]
 800d4e4:	2b02      	cmp	r3, #2
 800d4e6:	d111      	bne.n	800d50c <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800d4e8:	68bb      	ldr	r3, [r7, #8]
 800d4ea:	2bff      	cmp	r3, #255	@ 0xff
 800d4ec:	d807      	bhi.n	800d4fe <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d4ee:	683b      	ldr	r3, [r7, #0]
 800d4f0:	695a      	ldr	r2, [r3, #20]
 800d4f2:	68b9      	ldr	r1, [r7, #8]
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	0018      	movs	r0, r3
 800d4f8:	f7ff ff72 	bl	800d3e0 <LL_GPIO_SetAFPin_0_7>
 800d4fc:	e006      	b.n	800d50c <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	695a      	ldr	r2, [r3, #20]
 800d502:	68b9      	ldr	r1, [r7, #8]
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	0018      	movs	r0, r3
 800d508:	f7ff ff8d 	bl	800d426 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	685a      	ldr	r2, [r3, #4]
 800d510:	68b9      	ldr	r1, [r7, #8]
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	0018      	movs	r0, r3
 800d516:	f7ff fefa 	bl	800d30e <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	3301      	adds	r3, #1
 800d51e:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800d520:	683b      	ldr	r3, [r7, #0]
 800d522:	681a      	ldr	r2, [r3, #0]
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	40da      	lsrs	r2, r3
 800d528:	1e13      	subs	r3, r2, #0
 800d52a:	d1b1      	bne.n	800d490 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 800d52c:	2300      	movs	r3, #0
}
 800d52e:	0018      	movs	r0, r3
 800d530:	46bd      	mov	sp, r7
 800d532:	b004      	add	sp, #16
 800d534:	bd80      	pop	{r7, pc}

0800d536 <LL_UCPD_Disable>:
  * @rmtoll CFG1          UCPDEN           LL_UCPD_Disable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_Disable(UCPD_TypeDef *UCPDx)
{
 800d536:	b580      	push	{r7, lr}
 800d538:	b082      	sub	sp, #8
 800d53a:	af00      	add	r7, sp, #0
 800d53c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	005b      	lsls	r3, r3, #1
 800d544:	085a      	lsrs	r2, r3, #1
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	601a      	str	r2, [r3, #0]
}
 800d54a:	46c0      	nop			@ (mov r8, r8)
 800d54c:	46bd      	mov	sp, r7
 800d54e:	b002      	add	sp, #8
 800d550:	bd80      	pop	{r7, pc}
	...

0800d554 <LL_APB1_GRP1_EnableClock>:
{
 800d554:	b580      	push	{r7, lr}
 800d556:	b084      	sub	sp, #16
 800d558:	af00      	add	r7, sp, #0
 800d55a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 800d55c:	4b07      	ldr	r3, [pc, #28]	@ (800d57c <LL_APB1_GRP1_EnableClock+0x28>)
 800d55e:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800d560:	4b06      	ldr	r3, [pc, #24]	@ (800d57c <LL_APB1_GRP1_EnableClock+0x28>)
 800d562:	687a      	ldr	r2, [r7, #4]
 800d564:	430a      	orrs	r2, r1
 800d566:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 800d568:	4b04      	ldr	r3, [pc, #16]	@ (800d57c <LL_APB1_GRP1_EnableClock+0x28>)
 800d56a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d56c:	687a      	ldr	r2, [r7, #4]
 800d56e:	4013      	ands	r3, r2
 800d570:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800d572:	68fb      	ldr	r3, [r7, #12]
}
 800d574:	46c0      	nop			@ (mov r8, r8)
 800d576:	46bd      	mov	sp, r7
 800d578:	b004      	add	sp, #16
 800d57a:	bd80      	pop	{r7, pc}
 800d57c:	40021000 	.word	0x40021000

0800d580 <LL_UCPD_Init>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure that contains
  *         the configuration information for the UCPD peripheral.
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_UCPD_Init(UCPD_TypeDef *UCPDx, LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800d580:	b580      	push	{r7, lr}
 800d582:	b082      	sub	sp, #8
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
 800d588:	6039      	str	r1, [r7, #0]
  /* Check the ucpd Instance UCPDx*/
  assert_param(IS_UCPD_ALL_INSTANCE(UCPDx));

  if (UCPD1 == UCPDx)
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	4a16      	ldr	r2, [pc, #88]	@ (800d5e8 <LL_UCPD_Init+0x68>)
 800d58e:	4293      	cmp	r3, r2
 800d590:	d104      	bne.n	800d59c <LL_UCPD_Init+0x1c>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD1);
 800d592:	2380      	movs	r3, #128	@ 0x80
 800d594:	049b      	lsls	r3, r3, #18
 800d596:	0018      	movs	r0, r3
 800d598:	f7ff ffdc 	bl	800d554 <LL_APB1_GRP1_EnableClock>
  }

  if (UCPD2 == UCPDx)
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	4a13      	ldr	r2, [pc, #76]	@ (800d5ec <LL_UCPD_Init+0x6c>)
 800d5a0:	4293      	cmp	r3, r2
 800d5a2:	d104      	bne.n	800d5ae <LL_UCPD_Init+0x2e>
  {
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UCPD2);
 800d5a4:	2380      	movs	r3, #128	@ 0x80
 800d5a6:	04db      	lsls	r3, r3, #19
 800d5a8:	0018      	movs	r0, r3
 800d5aa:	f7ff ffd3 	bl	800d554 <LL_APB1_GRP1_EnableClock>
  }

  LL_UCPD_Disable(UCPDx);
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	0018      	movs	r0, r3
 800d5b2:	f7ff ffc0 	bl	800d536 <LL_UCPD_Disable>

  /*---------------------------- UCPDx CFG1 Configuration ------------------------*/
  MODIFY_REG(UCPDx->CFG1,
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	4a0d      	ldr	r2, [pc, #52]	@ (800d5f0 <LL_UCPD_Init+0x70>)
 800d5bc:	401a      	ands	r2, r3
 800d5be:	683b      	ldr	r3, [r7, #0]
 800d5c0:	6819      	ldr	r1, [r3, #0]
 800d5c2:	683b      	ldr	r3, [r7, #0]
 800d5c4:	685b      	ldr	r3, [r3, #4]
 800d5c6:	02db      	lsls	r3, r3, #11
 800d5c8:	4319      	orrs	r1, r3
 800d5ca:	683b      	ldr	r3, [r7, #0]
 800d5cc:	689b      	ldr	r3, [r3, #8]
 800d5ce:	019b      	lsls	r3, r3, #6
 800d5d0:	4319      	orrs	r1, r3
 800d5d2:	683b      	ldr	r3, [r7, #0]
 800d5d4:	68db      	ldr	r3, [r3, #12]
 800d5d6:	430b      	orrs	r3, r1
 800d5d8:	431a      	orrs	r2, r3
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	601a      	str	r2, [r3, #0]
             UCPD_CFG1_PSC_UCPDCLK | UCPD_CFG1_TRANSWIN | UCPD_CFG1_IFRGAP | UCPD_CFG1_HBITCLKDIV,
             UCPD_InitStruct->psc_ucpdclk | (UCPD_InitStruct->transwin  << UCPD_CFG1_TRANSWIN_Pos) |
             (UCPD_InitStruct->IfrGap << UCPD_CFG1_IFRGAP_Pos) | UCPD_InitStruct->HbitClockDiv);

  return SUCCESS;
 800d5de:	2300      	movs	r3, #0
}
 800d5e0:	0018      	movs	r0, r3
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	b002      	add	sp, #8
 800d5e6:	bd80      	pop	{r7, pc}
 800d5e8:	4000a000 	.word	0x4000a000
 800d5ec:	4000a400 	.word	0x4000a400
 800d5f0:	fff10000 	.word	0xfff10000

0800d5f4 <LL_UCPD_StructInit>:
  * @param  UCPD_InitStruct pointer to a @ref LL_UCPD_InitTypeDef structure
  *         whose fields will be set to default values.
  * @retval None
  */
void LL_UCPD_StructInit(LL_UCPD_InitTypeDef *UCPD_InitStruct)
{
 800d5f4:	b580      	push	{r7, lr}
 800d5f6:	b082      	sub	sp, #8
 800d5f8:	af00      	add	r7, sp, #0
 800d5fa:	6078      	str	r0, [r7, #4]
  /* Set UCPD_InitStruct fields to default values */
  UCPD_InitStruct->psc_ucpdclk  = LL_UCPD_PSC_DIV2;
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	2280      	movs	r2, #128	@ 0x80
 800d600:	0292      	lsls	r2, r2, #10
 800d602:	601a      	str	r2, [r3, #0]
  UCPD_InitStruct->transwin     = 0x7;   /* Divide by 8                     */
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	2207      	movs	r2, #7
 800d608:	605a      	str	r2, [r3, #4]
  UCPD_InitStruct->IfrGap       = 0x10;  /* Divide by 17                    */
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	2210      	movs	r2, #16
 800d60e:	609a      	str	r2, [r3, #8]
  UCPD_InitStruct->HbitClockDiv = 0x0D;  /* Divide by 14 to produce HBITCLK */
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	220d      	movs	r2, #13
 800d614:	60da      	str	r2, [r3, #12]
}
 800d616:	46c0      	nop			@ (mov r8, r8)
 800d618:	46bd      	mov	sp, r7
 800d61a:	b002      	add	sp, #8
 800d61c:	bd80      	pop	{r7, pc}
	...

0800d620 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b084      	sub	sp, #16
 800d624:	af00      	add	r7, sp, #0
 800d626:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	2200      	movs	r2, #0
 800d62c:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d62e:	4b05      	ldr	r3, [pc, #20]	@ (800d644 <USB_EnableGlobalInt+0x24>)
 800d630:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	68fa      	ldr	r2, [r7, #12]
 800d636:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800d638:	2300      	movs	r3, #0
}
 800d63a:	0018      	movs	r0, r3
 800d63c:	46bd      	mov	sp, r7
 800d63e:	b004      	add	sp, #16
 800d640:	bd80      	pop	{r7, pc}
 800d642:	46c0      	nop			@ (mov r8, r8)
 800d644:	0000bf80 	.word	0x0000bf80

0800d648 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b084      	sub	sp, #16
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d650:	4b06      	ldr	r3, [pc, #24]	@ (800d66c <USB_DisableGlobalInt+0x24>)
 800d652:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d658:	68fa      	ldr	r2, [r7, #12]
 800d65a:	43d2      	mvns	r2, r2
 800d65c:	401a      	ands	r2, r3
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800d662:	2300      	movs	r3, #0
}
 800d664:	0018      	movs	r0, r3
 800d666:	46bd      	mov	sp, r7
 800d668:	b004      	add	sp, #16
 800d66a:	bd80      	pop	{r7, pc}
 800d66c:	0000bf80 	.word	0x0000bf80

0800d670 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 800d670:	b580      	push	{r7, lr}
 800d672:	b082      	sub	sp, #8
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
 800d678:	000a      	movs	r2, r1
 800d67a:	1cfb      	adds	r3, r7, #3
 800d67c:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 800d67e:	1cfb      	adds	r3, r7, #3
 800d680:	781b      	ldrb	r3, [r3, #0]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d106      	bne.n	800d694 <USB_SetCurrentMode+0x24>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d68a:	005b      	lsls	r3, r3, #1
 800d68c:	085a      	lsrs	r2, r3, #1
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	641a      	str	r2, [r3, #64]	@ 0x40
 800d692:	e00d      	b.n	800d6b0 <USB_SetCurrentMode+0x40>
  }
  else if (mode == USB_HOST_MODE)
 800d694:	1cfb      	adds	r3, r7, #3
 800d696:	781b      	ldrb	r3, [r3, #0]
 800d698:	2b01      	cmp	r3, #1
 800d69a:	d107      	bne.n	800d6ac <USB_SetCurrentMode+0x3c>
  {
    USBx->CNTR |= USB_CNTR_HOST;
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6a0:	2280      	movs	r2, #128	@ 0x80
 800d6a2:	0612      	lsls	r2, r2, #24
 800d6a4:	431a      	orrs	r2, r3
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	641a      	str	r2, [r3, #64]	@ 0x40
 800d6aa:	e001      	b.n	800d6b0 <USB_SetCurrentMode+0x40>
  }
  else
  {
    return HAL_ERROR;
 800d6ac:	2301      	movs	r3, #1
 800d6ae:	e000      	b.n	800d6b2 <USB_SetCurrentMode+0x42>
  }

  return HAL_OK;
 800d6b0:	2300      	movs	r3, #0
}
 800d6b2:	0018      	movs	r0, r3
 800d6b4:	46bd      	mov	sp, r7
 800d6b6:	b002      	add	sp, #8
 800d6b8:	bd80      	pop	{r7, pc}

0800d6ba <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 800d6ba:	b084      	sub	sp, #16
 800d6bc:	b5b0      	push	{r4, r5, r7, lr}
 800d6be:	b084      	sub	sp, #16
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	6078      	str	r0, [r7, #4]
 800d6c4:	2004      	movs	r0, #4
 800d6c6:	2420      	movs	r4, #32
 800d6c8:	1900      	adds	r0, r0, r4
 800d6ca:	19c0      	adds	r0, r0, r7
 800d6cc:	6001      	str	r1, [r0, #0]
 800d6ce:	6042      	str	r2, [r0, #4]
 800d6d0:	6083      	str	r3, [r0, #8]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	2201      	movs	r2, #1
 800d6d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d6dc:	2201      	movs	r2, #1
 800d6de:	4393      	bics	r3, r2
 800d6e0:	001a      	movs	r2, r3
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 800d6e6:	250f      	movs	r5, #15
 800d6e8:	197c      	adds	r4, r7, r5
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	2100      	movs	r1, #0
 800d6ee:	0018      	movs	r0, r3
 800d6f0:	f7ff ffbe 	bl	800d670 <USB_SetCurrentMode>
 800d6f4:	0003      	movs	r3, r0
 800d6f6:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 800d6fe:	197b      	adds	r3, r7, r5
 800d700:	781b      	ldrb	r3, [r3, #0]
}
 800d702:	0018      	movs	r0, r3
 800d704:	46bd      	mov	sp, r7
 800d706:	b004      	add	sp, #16
 800d708:	bcb0      	pop	{r4, r5, r7}
 800d70a:	bc08      	pop	{r3}
 800d70c:	b004      	add	sp, #16
 800d70e:	4718      	bx	r3

0800d710 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_DRD_TypeDef const *USBx, uint32_t num)
{
 800d710:	b580      	push	{r7, lr}
 800d712:	b082      	sub	sp, #8
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
 800d718:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800d71a:	2300      	movs	r3, #0
}
 800d71c:	0018      	movs	r0, r3
 800d71e:	46bd      	mov	sp, r7
 800d720:	b002      	add	sp, #8
 800d722:	bd80      	pop	{r7, pc}

0800d724 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_DRD_TypeDef const *USBx)
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b082      	sub	sp, #8
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800d72c:	2300      	movs	r3, #0
}
 800d72e:	0018      	movs	r0, r3
 800d730:	46bd      	mov	sp, r7
 800d732:	b002      	add	sp, #8
 800d734:	bd80      	pop	{r7, pc}
	...

0800d738 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800d738:	b580      	push	{r7, lr}
 800d73a:	b09e      	sub	sp, #120	@ 0x78
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
 800d740:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800d742:	2377      	movs	r3, #119	@ 0x77
 800d744:	18fb      	adds	r3, r7, r3
 800d746:	2200      	movs	r2, #0
 800d748:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800d74a:	687a      	ldr	r2, [r7, #4]
 800d74c:	683b      	ldr	r3, [r7, #0]
 800d74e:	781b      	ldrb	r3, [r3, #0]
 800d750:	009b      	lsls	r3, r3, #2
 800d752:	18d3      	adds	r3, r2, r3
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	4adc      	ldr	r2, [pc, #880]	@ (800dac8 <USB_ActivateEndpoint+0x390>)
 800d758:	4013      	ands	r3, r2
 800d75a:	673b      	str	r3, [r7, #112]	@ 0x70

  /* initialize Endpoint */
  switch (ep->type)
 800d75c:	683b      	ldr	r3, [r7, #0]
 800d75e:	78db      	ldrb	r3, [r3, #3]
 800d760:	2b03      	cmp	r3, #3
 800d762:	d00e      	beq.n	800d782 <USB_ActivateEndpoint+0x4a>
 800d764:	dc19      	bgt.n	800d79a <USB_ActivateEndpoint+0x62>
 800d766:	2b02      	cmp	r3, #2
 800d768:	d01c      	beq.n	800d7a4 <USB_ActivateEndpoint+0x6c>
 800d76a:	dc16      	bgt.n	800d79a <USB_ActivateEndpoint+0x62>
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d002      	beq.n	800d776 <USB_ActivateEndpoint+0x3e>
 800d770:	2b01      	cmp	r3, #1
 800d772:	d00c      	beq.n	800d78e <USB_ActivateEndpoint+0x56>
 800d774:	e011      	b.n	800d79a <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800d776:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d778:	2280      	movs	r2, #128	@ 0x80
 800d77a:	0092      	lsls	r2, r2, #2
 800d77c:	4313      	orrs	r3, r2
 800d77e:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800d780:	e011      	b.n	800d7a6 <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800d782:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d784:	22c0      	movs	r2, #192	@ 0xc0
 800d786:	00d2      	lsls	r2, r2, #3
 800d788:	4313      	orrs	r3, r2
 800d78a:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800d78c:	e00b      	b.n	800d7a6 <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800d78e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d790:	2280      	movs	r2, #128	@ 0x80
 800d792:	00d2      	lsls	r2, r2, #3
 800d794:	4313      	orrs	r3, r2
 800d796:	673b      	str	r3, [r7, #112]	@ 0x70
      break;
 800d798:	e005      	b.n	800d7a6 <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 800d79a:	2377      	movs	r3, #119	@ 0x77
 800d79c:	18fb      	adds	r3, r7, r3
 800d79e:	2201      	movs	r2, #1
 800d7a0:	701a      	strb	r2, [r3, #0]
      break;
 800d7a2:	e000      	b.n	800d7a6 <USB_ActivateEndpoint+0x6e>
      break;
 800d7a4:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 800d7a6:	687a      	ldr	r2, [r7, #4]
 800d7a8:	683b      	ldr	r3, [r7, #0]
 800d7aa:	781b      	ldrb	r3, [r3, #0]
 800d7ac:	009b      	lsls	r3, r3, #2
 800d7ae:	18d3      	adds	r3, r2, r3
 800d7b0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d7b2:	49c6      	ldr	r1, [pc, #792]	@ (800dacc <USB_ActivateEndpoint+0x394>)
 800d7b4:	430a      	orrs	r2, r1
 800d7b6:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800d7b8:	687a      	ldr	r2, [r7, #4]
 800d7ba:	683b      	ldr	r3, [r7, #0]
 800d7bc:	781b      	ldrb	r3, [r3, #0]
 800d7be:	009b      	lsls	r3, r3, #2
 800d7c0:	18d3      	adds	r3, r2, r3
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	4ac2      	ldr	r2, [pc, #776]	@ (800dad0 <USB_ActivateEndpoint+0x398>)
 800d7c6:	4013      	ands	r3, r2
 800d7c8:	683a      	ldr	r2, [r7, #0]
 800d7ca:	7812      	ldrb	r2, [r2, #0]
 800d7cc:	4313      	orrs	r3, r2
 800d7ce:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d7d0:	687a      	ldr	r2, [r7, #4]
 800d7d2:	683b      	ldr	r3, [r7, #0]
 800d7d4:	781b      	ldrb	r3, [r3, #0]
 800d7d6:	009b      	lsls	r3, r3, #2
 800d7d8:	18d3      	adds	r3, r2, r3
 800d7da:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d7dc:	49bb      	ldr	r1, [pc, #748]	@ (800dacc <USB_ActivateEndpoint+0x394>)
 800d7de:	430a      	orrs	r2, r1
 800d7e0:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 800d7e2:	683b      	ldr	r3, [r7, #0]
 800d7e4:	7b1b      	ldrb	r3, [r3, #12]
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d000      	beq.n	800d7ec <USB_ActivateEndpoint+0xb4>
 800d7ea:	e155      	b.n	800da98 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 800d7ec:	683b      	ldr	r3, [r7, #0]
 800d7ee:	785b      	ldrb	r3, [r3, #1]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d06e      	beq.n	800d8d2 <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d7f4:	683b      	ldr	r3, [r7, #0]
 800d7f6:	781b      	ldrb	r3, [r3, #0]
 800d7f8:	00db      	lsls	r3, r3, #3
 800d7fa:	4ab6      	ldr	r2, [pc, #728]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d7fc:	4694      	mov	ip, r2
 800d7fe:	4463      	add	r3, ip
 800d800:	681a      	ldr	r2, [r3, #0]
 800d802:	683b      	ldr	r3, [r7, #0]
 800d804:	781b      	ldrb	r3, [r3, #0]
 800d806:	00db      	lsls	r3, r3, #3
 800d808:	49b2      	ldr	r1, [pc, #712]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d80a:	468c      	mov	ip, r1
 800d80c:	4463      	add	r3, ip
 800d80e:	0c12      	lsrs	r2, r2, #16
 800d810:	0412      	lsls	r2, r2, #16
 800d812:	601a      	str	r2, [r3, #0]
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	781b      	ldrb	r3, [r3, #0]
 800d818:	00db      	lsls	r3, r3, #3
 800d81a:	4aae      	ldr	r2, [pc, #696]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d81c:	4694      	mov	ip, r2
 800d81e:	4463      	add	r3, ip
 800d820:	6819      	ldr	r1, [r3, #0]
 800d822:	683b      	ldr	r3, [r7, #0]
 800d824:	88db      	ldrh	r3, [r3, #6]
 800d826:	089b      	lsrs	r3, r3, #2
 800d828:	b29b      	uxth	r3, r3
 800d82a:	009a      	lsls	r2, r3, #2
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	781b      	ldrb	r3, [r3, #0]
 800d830:	00db      	lsls	r3, r3, #3
 800d832:	48a8      	ldr	r0, [pc, #672]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d834:	4684      	mov	ip, r0
 800d836:	4463      	add	r3, ip
 800d838:	430a      	orrs	r2, r1
 800d83a:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d83c:	687a      	ldr	r2, [r7, #4]
 800d83e:	683b      	ldr	r3, [r7, #0]
 800d840:	781b      	ldrb	r3, [r3, #0]
 800d842:	009b      	lsls	r3, r3, #2
 800d844:	18d3      	adds	r3, r2, r3
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	61bb      	str	r3, [r7, #24]
 800d84a:	69bb      	ldr	r3, [r7, #24]
 800d84c:	2240      	movs	r2, #64	@ 0x40
 800d84e:	4013      	ands	r3, r2
 800d850:	d011      	beq.n	800d876 <USB_ActivateEndpoint+0x13e>
 800d852:	687a      	ldr	r2, [r7, #4]
 800d854:	683b      	ldr	r3, [r7, #0]
 800d856:	781b      	ldrb	r3, [r3, #0]
 800d858:	009b      	lsls	r3, r3, #2
 800d85a:	18d3      	adds	r3, r2, r3
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	4a9c      	ldr	r2, [pc, #624]	@ (800dad0 <USB_ActivateEndpoint+0x398>)
 800d860:	4013      	ands	r3, r2
 800d862:	617b      	str	r3, [r7, #20]
 800d864:	687a      	ldr	r2, [r7, #4]
 800d866:	683b      	ldr	r3, [r7, #0]
 800d868:	781b      	ldrb	r3, [r3, #0]
 800d86a:	009b      	lsls	r3, r3, #2
 800d86c:	18d3      	adds	r3, r2, r3
 800d86e:	697a      	ldr	r2, [r7, #20]
 800d870:	4999      	ldr	r1, [pc, #612]	@ (800dad8 <USB_ActivateEndpoint+0x3a0>)
 800d872:	430a      	orrs	r2, r1
 800d874:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d876:	683b      	ldr	r3, [r7, #0]
 800d878:	78db      	ldrb	r3, [r3, #3]
 800d87a:	2b01      	cmp	r3, #1
 800d87c:	d016      	beq.n	800d8ac <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d87e:	687a      	ldr	r2, [r7, #4]
 800d880:	683b      	ldr	r3, [r7, #0]
 800d882:	781b      	ldrb	r3, [r3, #0]
 800d884:	009b      	lsls	r3, r3, #2
 800d886:	18d3      	adds	r3, r2, r3
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	4a94      	ldr	r2, [pc, #592]	@ (800dadc <USB_ActivateEndpoint+0x3a4>)
 800d88c:	4013      	ands	r3, r2
 800d88e:	60fb      	str	r3, [r7, #12]
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	2220      	movs	r2, #32
 800d894:	4053      	eors	r3, r2
 800d896:	60fb      	str	r3, [r7, #12]
 800d898:	687a      	ldr	r2, [r7, #4]
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	781b      	ldrb	r3, [r3, #0]
 800d89e:	009b      	lsls	r3, r3, #2
 800d8a0:	18d3      	adds	r3, r2, r3
 800d8a2:	68fa      	ldr	r2, [r7, #12]
 800d8a4:	4989      	ldr	r1, [pc, #548]	@ (800dacc <USB_ActivateEndpoint+0x394>)
 800d8a6:	430a      	orrs	r2, r1
 800d8a8:	601a      	str	r2, [r3, #0]
 800d8aa:	e261      	b.n	800dd70 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d8ac:	687a      	ldr	r2, [r7, #4]
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	781b      	ldrb	r3, [r3, #0]
 800d8b2:	009b      	lsls	r3, r3, #2
 800d8b4:	18d3      	adds	r3, r2, r3
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	4a88      	ldr	r2, [pc, #544]	@ (800dadc <USB_ActivateEndpoint+0x3a4>)
 800d8ba:	4013      	ands	r3, r2
 800d8bc:	613b      	str	r3, [r7, #16]
 800d8be:	687a      	ldr	r2, [r7, #4]
 800d8c0:	683b      	ldr	r3, [r7, #0]
 800d8c2:	781b      	ldrb	r3, [r3, #0]
 800d8c4:	009b      	lsls	r3, r3, #2
 800d8c6:	18d3      	adds	r3, r2, r3
 800d8c8:	693a      	ldr	r2, [r7, #16]
 800d8ca:	4980      	ldr	r1, [pc, #512]	@ (800dacc <USB_ActivateEndpoint+0x394>)
 800d8cc:	430a      	orrs	r2, r1
 800d8ce:	601a      	str	r2, [r3, #0]
 800d8d0:	e24e      	b.n	800dd70 <USB_ActivateEndpoint+0x638>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	781b      	ldrb	r3, [r3, #0]
 800d8d6:	00db      	lsls	r3, r3, #3
 800d8d8:	4a7e      	ldr	r2, [pc, #504]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d8da:	4694      	mov	ip, r2
 800d8dc:	4463      	add	r3, ip
 800d8de:	685a      	ldr	r2, [r3, #4]
 800d8e0:	683b      	ldr	r3, [r7, #0]
 800d8e2:	781b      	ldrb	r3, [r3, #0]
 800d8e4:	00db      	lsls	r3, r3, #3
 800d8e6:	497b      	ldr	r1, [pc, #492]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d8e8:	468c      	mov	ip, r1
 800d8ea:	4463      	add	r3, ip
 800d8ec:	0c12      	lsrs	r2, r2, #16
 800d8ee:	0412      	lsls	r2, r2, #16
 800d8f0:	605a      	str	r2, [r3, #4]
 800d8f2:	683b      	ldr	r3, [r7, #0]
 800d8f4:	781b      	ldrb	r3, [r3, #0]
 800d8f6:	00db      	lsls	r3, r3, #3
 800d8f8:	4a76      	ldr	r2, [pc, #472]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d8fa:	4694      	mov	ip, r2
 800d8fc:	4463      	add	r3, ip
 800d8fe:	6859      	ldr	r1, [r3, #4]
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	88db      	ldrh	r3, [r3, #6]
 800d904:	089b      	lsrs	r3, r3, #2
 800d906:	b29b      	uxth	r3, r3
 800d908:	009a      	lsls	r2, r3, #2
 800d90a:	683b      	ldr	r3, [r7, #0]
 800d90c:	781b      	ldrb	r3, [r3, #0]
 800d90e:	00db      	lsls	r3, r3, #3
 800d910:	4870      	ldr	r0, [pc, #448]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d912:	4684      	mov	ip, r0
 800d914:	4463      	add	r3, ip
 800d916:	430a      	orrs	r2, r1
 800d918:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800d91a:	683b      	ldr	r3, [r7, #0]
 800d91c:	781b      	ldrb	r3, [r3, #0]
 800d91e:	00db      	lsls	r3, r3, #3
 800d920:	4a6c      	ldr	r2, [pc, #432]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d922:	4694      	mov	ip, r2
 800d924:	4463      	add	r3, ip
 800d926:	685a      	ldr	r2, [r3, #4]
 800d928:	683b      	ldr	r3, [r7, #0]
 800d92a:	781b      	ldrb	r3, [r3, #0]
 800d92c:	00db      	lsls	r3, r3, #3
 800d92e:	4969      	ldr	r1, [pc, #420]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d930:	468c      	mov	ip, r1
 800d932:	4463      	add	r3, ip
 800d934:	0192      	lsls	r2, r2, #6
 800d936:	0992      	lsrs	r2, r2, #6
 800d938:	605a      	str	r2, [r3, #4]
 800d93a:	683b      	ldr	r3, [r7, #0]
 800d93c:	691b      	ldr	r3, [r3, #16]
 800d93e:	2b3e      	cmp	r3, #62	@ 0x3e
 800d940:	d920      	bls.n	800d984 <USB_ActivateEndpoint+0x24c>
 800d942:	683b      	ldr	r3, [r7, #0]
 800d944:	691b      	ldr	r3, [r3, #16]
 800d946:	095b      	lsrs	r3, r3, #5
 800d948:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d94a:	683b      	ldr	r3, [r7, #0]
 800d94c:	691b      	ldr	r3, [r3, #16]
 800d94e:	221f      	movs	r2, #31
 800d950:	4013      	ands	r3, r2
 800d952:	d102      	bne.n	800d95a <USB_ActivateEndpoint+0x222>
 800d954:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d956:	3b01      	subs	r3, #1
 800d958:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d95a:	683b      	ldr	r3, [r7, #0]
 800d95c:	781b      	ldrb	r3, [r3, #0]
 800d95e:	00db      	lsls	r3, r3, #3
 800d960:	4a5c      	ldr	r2, [pc, #368]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d962:	4694      	mov	ip, r2
 800d964:	4463      	add	r3, ip
 800d966:	685a      	ldr	r2, [r3, #4]
 800d968:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d96a:	069b      	lsls	r3, r3, #26
 800d96c:	431a      	orrs	r2, r3
 800d96e:	683b      	ldr	r3, [r7, #0]
 800d970:	781b      	ldrb	r3, [r3, #0]
 800d972:	00db      	lsls	r3, r3, #3
 800d974:	4957      	ldr	r1, [pc, #348]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d976:	468c      	mov	ip, r1
 800d978:	4463      	add	r3, ip
 800d97a:	2180      	movs	r1, #128	@ 0x80
 800d97c:	0609      	lsls	r1, r1, #24
 800d97e:	430a      	orrs	r2, r1
 800d980:	605a      	str	r2, [r3, #4]
 800d982:	e032      	b.n	800d9ea <USB_ActivateEndpoint+0x2b2>
 800d984:	683b      	ldr	r3, [r7, #0]
 800d986:	691b      	ldr	r3, [r3, #16]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d111      	bne.n	800d9b0 <USB_ActivateEndpoint+0x278>
 800d98c:	683b      	ldr	r3, [r7, #0]
 800d98e:	781b      	ldrb	r3, [r3, #0]
 800d990:	00db      	lsls	r3, r3, #3
 800d992:	4a50      	ldr	r2, [pc, #320]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d994:	4694      	mov	ip, r2
 800d996:	4463      	add	r3, ip
 800d998:	685a      	ldr	r2, [r3, #4]
 800d99a:	683b      	ldr	r3, [r7, #0]
 800d99c:	781b      	ldrb	r3, [r3, #0]
 800d99e:	00db      	lsls	r3, r3, #3
 800d9a0:	494c      	ldr	r1, [pc, #304]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d9a2:	468c      	mov	ip, r1
 800d9a4:	4463      	add	r3, ip
 800d9a6:	2180      	movs	r1, #128	@ 0x80
 800d9a8:	0609      	lsls	r1, r1, #24
 800d9aa:	430a      	orrs	r2, r1
 800d9ac:	605a      	str	r2, [r3, #4]
 800d9ae:	e01c      	b.n	800d9ea <USB_ActivateEndpoint+0x2b2>
 800d9b0:	683b      	ldr	r3, [r7, #0]
 800d9b2:	691b      	ldr	r3, [r3, #16]
 800d9b4:	085b      	lsrs	r3, r3, #1
 800d9b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d9b8:	683b      	ldr	r3, [r7, #0]
 800d9ba:	691b      	ldr	r3, [r3, #16]
 800d9bc:	2201      	movs	r2, #1
 800d9be:	4013      	ands	r3, r2
 800d9c0:	d002      	beq.n	800d9c8 <USB_ActivateEndpoint+0x290>
 800d9c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d9c4:	3301      	adds	r3, #1
 800d9c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d9c8:	683b      	ldr	r3, [r7, #0]
 800d9ca:	781b      	ldrb	r3, [r3, #0]
 800d9cc:	00db      	lsls	r3, r3, #3
 800d9ce:	4a41      	ldr	r2, [pc, #260]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d9d0:	4694      	mov	ip, r2
 800d9d2:	4463      	add	r3, ip
 800d9d4:	6859      	ldr	r1, [r3, #4]
 800d9d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d9d8:	069a      	lsls	r2, r3, #26
 800d9da:	683b      	ldr	r3, [r7, #0]
 800d9dc:	781b      	ldrb	r3, [r3, #0]
 800d9de:	00db      	lsls	r3, r3, #3
 800d9e0:	483c      	ldr	r0, [pc, #240]	@ (800dad4 <USB_ActivateEndpoint+0x39c>)
 800d9e2:	4684      	mov	ip, r0
 800d9e4:	4463      	add	r3, ip
 800d9e6:	430a      	orrs	r2, r1
 800d9e8:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d9ea:	687a      	ldr	r2, [r7, #4]
 800d9ec:	683b      	ldr	r3, [r7, #0]
 800d9ee:	781b      	ldrb	r3, [r3, #0]
 800d9f0:	009b      	lsls	r3, r3, #2
 800d9f2:	18d3      	adds	r3, r2, r3
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d9f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d9fa:	2380      	movs	r3, #128	@ 0x80
 800d9fc:	01db      	lsls	r3, r3, #7
 800d9fe:	4013      	ands	r3, r2
 800da00:	d011      	beq.n	800da26 <USB_ActivateEndpoint+0x2ee>
 800da02:	687a      	ldr	r2, [r7, #4]
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	781b      	ldrb	r3, [r3, #0]
 800da08:	009b      	lsls	r3, r3, #2
 800da0a:	18d3      	adds	r3, r2, r3
 800da0c:	681b      	ldr	r3, [r3, #0]
 800da0e:	4a30      	ldr	r2, [pc, #192]	@ (800dad0 <USB_ActivateEndpoint+0x398>)
 800da10:	4013      	ands	r3, r2
 800da12:	627b      	str	r3, [r7, #36]	@ 0x24
 800da14:	687a      	ldr	r2, [r7, #4]
 800da16:	683b      	ldr	r3, [r7, #0]
 800da18:	781b      	ldrb	r3, [r3, #0]
 800da1a:	009b      	lsls	r3, r3, #2
 800da1c:	18d3      	adds	r3, r2, r3
 800da1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da20:	492f      	ldr	r1, [pc, #188]	@ (800dae0 <USB_ActivateEndpoint+0x3a8>)
 800da22:	430a      	orrs	r2, r1
 800da24:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 800da26:	683b      	ldr	r3, [r7, #0]
 800da28:	781b      	ldrb	r3, [r3, #0]
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d11c      	bne.n	800da68 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800da2e:	687a      	ldr	r2, [r7, #4]
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	781b      	ldrb	r3, [r3, #0]
 800da34:	009b      	lsls	r3, r3, #2
 800da36:	18d3      	adds	r3, r2, r3
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	4a2a      	ldr	r2, [pc, #168]	@ (800dae4 <USB_ActivateEndpoint+0x3ac>)
 800da3c:	4013      	ands	r3, r2
 800da3e:	61fb      	str	r3, [r7, #28]
 800da40:	69fb      	ldr	r3, [r7, #28]
 800da42:	2280      	movs	r2, #128	@ 0x80
 800da44:	0152      	lsls	r2, r2, #5
 800da46:	4053      	eors	r3, r2
 800da48:	61fb      	str	r3, [r7, #28]
 800da4a:	69fb      	ldr	r3, [r7, #28]
 800da4c:	2280      	movs	r2, #128	@ 0x80
 800da4e:	0192      	lsls	r2, r2, #6
 800da50:	4053      	eors	r3, r2
 800da52:	61fb      	str	r3, [r7, #28]
 800da54:	687a      	ldr	r2, [r7, #4]
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	781b      	ldrb	r3, [r3, #0]
 800da5a:	009b      	lsls	r3, r3, #2
 800da5c:	18d3      	adds	r3, r2, r3
 800da5e:	69fa      	ldr	r2, [r7, #28]
 800da60:	491a      	ldr	r1, [pc, #104]	@ (800dacc <USB_ActivateEndpoint+0x394>)
 800da62:	430a      	orrs	r2, r1
 800da64:	601a      	str	r2, [r3, #0]
 800da66:	e183      	b.n	800dd70 <USB_ActivateEndpoint+0x638>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800da68:	687a      	ldr	r2, [r7, #4]
 800da6a:	683b      	ldr	r3, [r7, #0]
 800da6c:	781b      	ldrb	r3, [r3, #0]
 800da6e:	009b      	lsls	r3, r3, #2
 800da70:	18d3      	adds	r3, r2, r3
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	4a1b      	ldr	r2, [pc, #108]	@ (800dae4 <USB_ActivateEndpoint+0x3ac>)
 800da76:	4013      	ands	r3, r2
 800da78:	623b      	str	r3, [r7, #32]
 800da7a:	6a3b      	ldr	r3, [r7, #32]
 800da7c:	2280      	movs	r2, #128	@ 0x80
 800da7e:	0192      	lsls	r2, r2, #6
 800da80:	4053      	eors	r3, r2
 800da82:	623b      	str	r3, [r7, #32]
 800da84:	687a      	ldr	r2, [r7, #4]
 800da86:	683b      	ldr	r3, [r7, #0]
 800da88:	781b      	ldrb	r3, [r3, #0]
 800da8a:	009b      	lsls	r3, r3, #2
 800da8c:	18d3      	adds	r3, r2, r3
 800da8e:	6a3a      	ldr	r2, [r7, #32]
 800da90:	490e      	ldr	r1, [pc, #56]	@ (800dacc <USB_ActivateEndpoint+0x394>)
 800da92:	430a      	orrs	r2, r1
 800da94:	601a      	str	r2, [r3, #0]
 800da96:	e16b      	b.n	800dd70 <USB_ActivateEndpoint+0x638>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800da98:	683b      	ldr	r3, [r7, #0]
 800da9a:	78db      	ldrb	r3, [r3, #3]
 800da9c:	2b02      	cmp	r3, #2
 800da9e:	d125      	bne.n	800daec <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800daa0:	687a      	ldr	r2, [r7, #4]
 800daa2:	683b      	ldr	r3, [r7, #0]
 800daa4:	781b      	ldrb	r3, [r3, #0]
 800daa6:	009b      	lsls	r3, r3, #2
 800daa8:	18d3      	adds	r3, r2, r3
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	4a08      	ldr	r2, [pc, #32]	@ (800dad0 <USB_ActivateEndpoint+0x398>)
 800daae:	4013      	ands	r3, r2
 800dab0:	663b      	str	r3, [r7, #96]	@ 0x60
 800dab2:	687a      	ldr	r2, [r7, #4]
 800dab4:	683b      	ldr	r3, [r7, #0]
 800dab6:	781b      	ldrb	r3, [r3, #0]
 800dab8:	009b      	lsls	r3, r3, #2
 800daba:	18d3      	adds	r3, r2, r3
 800dabc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800dabe:	490a      	ldr	r1, [pc, #40]	@ (800dae8 <USB_ActivateEndpoint+0x3b0>)
 800dac0:	430a      	orrs	r2, r1
 800dac2:	601a      	str	r2, [r3, #0]
 800dac4:	e024      	b.n	800db10 <USB_ActivateEndpoint+0x3d8>
 800dac6:	46c0      	nop			@ (mov r8, r8)
 800dac8:	07ff898f 	.word	0x07ff898f
 800dacc:	00008080 	.word	0x00008080
 800dad0:	07ff8f8f 	.word	0x07ff8f8f
 800dad4:	40009800 	.word	0x40009800
 800dad8:	000080c0 	.word	0x000080c0
 800dadc:	07ff8fbf 	.word	0x07ff8fbf
 800dae0:	0000c080 	.word	0x0000c080
 800dae4:	07ffbf8f 	.word	0x07ffbf8f
 800dae8:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800daec:	687a      	ldr	r2, [r7, #4]
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	781b      	ldrb	r3, [r3, #0]
 800daf2:	009b      	lsls	r3, r3, #2
 800daf4:	18d3      	adds	r3, r2, r3
 800daf6:	681b      	ldr	r3, [r3, #0]
 800daf8:	4aa1      	ldr	r2, [pc, #644]	@ (800dd80 <USB_ActivateEndpoint+0x648>)
 800dafa:	4013      	ands	r3, r2
 800dafc:	667b      	str	r3, [r7, #100]	@ 0x64
 800dafe:	687a      	ldr	r2, [r7, #4]
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	781b      	ldrb	r3, [r3, #0]
 800db04:	009b      	lsls	r3, r3, #2
 800db06:	18d3      	adds	r3, r2, r3
 800db08:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800db0a:	499e      	ldr	r1, [pc, #632]	@ (800dd84 <USB_ActivateEndpoint+0x64c>)
 800db0c:	430a      	orrs	r2, r1
 800db0e:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800db10:	683b      	ldr	r3, [r7, #0]
 800db12:	781b      	ldrb	r3, [r3, #0]
 800db14:	00db      	lsls	r3, r3, #3
 800db16:	4a9c      	ldr	r2, [pc, #624]	@ (800dd88 <USB_ActivateEndpoint+0x650>)
 800db18:	4694      	mov	ip, r2
 800db1a:	4463      	add	r3, ip
 800db1c:	681a      	ldr	r2, [r3, #0]
 800db1e:	683b      	ldr	r3, [r7, #0]
 800db20:	781b      	ldrb	r3, [r3, #0]
 800db22:	00db      	lsls	r3, r3, #3
 800db24:	4998      	ldr	r1, [pc, #608]	@ (800dd88 <USB_ActivateEndpoint+0x650>)
 800db26:	468c      	mov	ip, r1
 800db28:	4463      	add	r3, ip
 800db2a:	0c12      	lsrs	r2, r2, #16
 800db2c:	0412      	lsls	r2, r2, #16
 800db2e:	601a      	str	r2, [r3, #0]
 800db30:	683b      	ldr	r3, [r7, #0]
 800db32:	781b      	ldrb	r3, [r3, #0]
 800db34:	00db      	lsls	r3, r3, #3
 800db36:	4a94      	ldr	r2, [pc, #592]	@ (800dd88 <USB_ActivateEndpoint+0x650>)
 800db38:	4694      	mov	ip, r2
 800db3a:	4463      	add	r3, ip
 800db3c:	6819      	ldr	r1, [r3, #0]
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	891b      	ldrh	r3, [r3, #8]
 800db42:	089b      	lsrs	r3, r3, #2
 800db44:	b29b      	uxth	r3, r3
 800db46:	009a      	lsls	r2, r3, #2
 800db48:	683b      	ldr	r3, [r7, #0]
 800db4a:	781b      	ldrb	r3, [r3, #0]
 800db4c:	00db      	lsls	r3, r3, #3
 800db4e:	488e      	ldr	r0, [pc, #568]	@ (800dd88 <USB_ActivateEndpoint+0x650>)
 800db50:	4684      	mov	ip, r0
 800db52:	4463      	add	r3, ip
 800db54:	430a      	orrs	r2, r1
 800db56:	601a      	str	r2, [r3, #0]
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	781b      	ldrb	r3, [r3, #0]
 800db5c:	00db      	lsls	r3, r3, #3
 800db5e:	4a8a      	ldr	r2, [pc, #552]	@ (800dd88 <USB_ActivateEndpoint+0x650>)
 800db60:	4694      	mov	ip, r2
 800db62:	4463      	add	r3, ip
 800db64:	685a      	ldr	r2, [r3, #4]
 800db66:	683b      	ldr	r3, [r7, #0]
 800db68:	781b      	ldrb	r3, [r3, #0]
 800db6a:	00db      	lsls	r3, r3, #3
 800db6c:	4986      	ldr	r1, [pc, #536]	@ (800dd88 <USB_ActivateEndpoint+0x650>)
 800db6e:	468c      	mov	ip, r1
 800db70:	4463      	add	r3, ip
 800db72:	0c12      	lsrs	r2, r2, #16
 800db74:	0412      	lsls	r2, r2, #16
 800db76:	605a      	str	r2, [r3, #4]
 800db78:	683b      	ldr	r3, [r7, #0]
 800db7a:	781b      	ldrb	r3, [r3, #0]
 800db7c:	00db      	lsls	r3, r3, #3
 800db7e:	4a82      	ldr	r2, [pc, #520]	@ (800dd88 <USB_ActivateEndpoint+0x650>)
 800db80:	4694      	mov	ip, r2
 800db82:	4463      	add	r3, ip
 800db84:	6859      	ldr	r1, [r3, #4]
 800db86:	683b      	ldr	r3, [r7, #0]
 800db88:	895b      	ldrh	r3, [r3, #10]
 800db8a:	089b      	lsrs	r3, r3, #2
 800db8c:	b29b      	uxth	r3, r3
 800db8e:	009a      	lsls	r2, r3, #2
 800db90:	683b      	ldr	r3, [r7, #0]
 800db92:	781b      	ldrb	r3, [r3, #0]
 800db94:	00db      	lsls	r3, r3, #3
 800db96:	487c      	ldr	r0, [pc, #496]	@ (800dd88 <USB_ActivateEndpoint+0x650>)
 800db98:	4684      	mov	ip, r0
 800db9a:	4463      	add	r3, ip
 800db9c:	430a      	orrs	r2, r1
 800db9e:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 800dba0:	683b      	ldr	r3, [r7, #0]
 800dba2:	785b      	ldrb	r3, [r3, #1]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d169      	bne.n	800dc7c <USB_ActivateEndpoint+0x544>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dba8:	687a      	ldr	r2, [r7, #4]
 800dbaa:	683b      	ldr	r3, [r7, #0]
 800dbac:	781b      	ldrb	r3, [r3, #0]
 800dbae:	009b      	lsls	r3, r3, #2
 800dbb0:	18d3      	adds	r3, r2, r3
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	643b      	str	r3, [r7, #64]	@ 0x40
 800dbb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dbb8:	2380      	movs	r3, #128	@ 0x80
 800dbba:	01db      	lsls	r3, r3, #7
 800dbbc:	4013      	ands	r3, r2
 800dbbe:	d011      	beq.n	800dbe4 <USB_ActivateEndpoint+0x4ac>
 800dbc0:	687a      	ldr	r2, [r7, #4]
 800dbc2:	683b      	ldr	r3, [r7, #0]
 800dbc4:	781b      	ldrb	r3, [r3, #0]
 800dbc6:	009b      	lsls	r3, r3, #2
 800dbc8:	18d3      	adds	r3, r2, r3
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	4a6f      	ldr	r2, [pc, #444]	@ (800dd8c <USB_ActivateEndpoint+0x654>)
 800dbce:	4013      	ands	r3, r2
 800dbd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dbd2:	687a      	ldr	r2, [r7, #4]
 800dbd4:	683b      	ldr	r3, [r7, #0]
 800dbd6:	781b      	ldrb	r3, [r3, #0]
 800dbd8:	009b      	lsls	r3, r3, #2
 800dbda:	18d3      	adds	r3, r2, r3
 800dbdc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800dbde:	496c      	ldr	r1, [pc, #432]	@ (800dd90 <USB_ActivateEndpoint+0x658>)
 800dbe0:	430a      	orrs	r2, r1
 800dbe2:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dbe4:	687a      	ldr	r2, [r7, #4]
 800dbe6:	683b      	ldr	r3, [r7, #0]
 800dbe8:	781b      	ldrb	r3, [r3, #0]
 800dbea:	009b      	lsls	r3, r3, #2
 800dbec:	18d3      	adds	r3, r2, r3
 800dbee:	681b      	ldr	r3, [r3, #0]
 800dbf0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dbf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbf4:	2240      	movs	r2, #64	@ 0x40
 800dbf6:	4013      	ands	r3, r2
 800dbf8:	d011      	beq.n	800dc1e <USB_ActivateEndpoint+0x4e6>
 800dbfa:	687a      	ldr	r2, [r7, #4]
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	781b      	ldrb	r3, [r3, #0]
 800dc00:	009b      	lsls	r3, r3, #2
 800dc02:	18d3      	adds	r3, r2, r3
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	4a61      	ldr	r2, [pc, #388]	@ (800dd8c <USB_ActivateEndpoint+0x654>)
 800dc08:	4013      	ands	r3, r2
 800dc0a:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc0c:	687a      	ldr	r2, [r7, #4]
 800dc0e:	683b      	ldr	r3, [r7, #0]
 800dc10:	781b      	ldrb	r3, [r3, #0]
 800dc12:	009b      	lsls	r3, r3, #2
 800dc14:	18d3      	adds	r3, r2, r3
 800dc16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dc18:	495e      	ldr	r1, [pc, #376]	@ (800dd94 <USB_ActivateEndpoint+0x65c>)
 800dc1a:	430a      	orrs	r2, r1
 800dc1c:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800dc1e:	687a      	ldr	r2, [r7, #4]
 800dc20:	683b      	ldr	r3, [r7, #0]
 800dc22:	781b      	ldrb	r3, [r3, #0]
 800dc24:	009b      	lsls	r3, r3, #2
 800dc26:	18d3      	adds	r3, r2, r3
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	4a5b      	ldr	r2, [pc, #364]	@ (800dd98 <USB_ActivateEndpoint+0x660>)
 800dc2c:	4013      	ands	r3, r2
 800dc2e:	633b      	str	r3, [r7, #48]	@ 0x30
 800dc30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc32:	2280      	movs	r2, #128	@ 0x80
 800dc34:	0152      	lsls	r2, r2, #5
 800dc36:	4053      	eors	r3, r2
 800dc38:	633b      	str	r3, [r7, #48]	@ 0x30
 800dc3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc3c:	2280      	movs	r2, #128	@ 0x80
 800dc3e:	0192      	lsls	r2, r2, #6
 800dc40:	4053      	eors	r3, r2
 800dc42:	633b      	str	r3, [r7, #48]	@ 0x30
 800dc44:	687a      	ldr	r2, [r7, #4]
 800dc46:	683b      	ldr	r3, [r7, #0]
 800dc48:	781b      	ldrb	r3, [r3, #0]
 800dc4a:	009b      	lsls	r3, r3, #2
 800dc4c:	18d3      	adds	r3, r2, r3
 800dc4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dc50:	494c      	ldr	r1, [pc, #304]	@ (800dd84 <USB_ActivateEndpoint+0x64c>)
 800dc52:	430a      	orrs	r2, r1
 800dc54:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dc56:	687a      	ldr	r2, [r7, #4]
 800dc58:	683b      	ldr	r3, [r7, #0]
 800dc5a:	781b      	ldrb	r3, [r3, #0]
 800dc5c:	009b      	lsls	r3, r3, #2
 800dc5e:	18d3      	adds	r3, r2, r3
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	4a4e      	ldr	r2, [pc, #312]	@ (800dd9c <USB_ActivateEndpoint+0x664>)
 800dc64:	4013      	ands	r3, r2
 800dc66:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dc68:	687a      	ldr	r2, [r7, #4]
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	781b      	ldrb	r3, [r3, #0]
 800dc6e:	009b      	lsls	r3, r3, #2
 800dc70:	18d3      	adds	r3, r2, r3
 800dc72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dc74:	4943      	ldr	r1, [pc, #268]	@ (800dd84 <USB_ActivateEndpoint+0x64c>)
 800dc76:	430a      	orrs	r2, r1
 800dc78:	601a      	str	r2, [r3, #0]
 800dc7a:	e079      	b.n	800dd70 <USB_ActivateEndpoint+0x638>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dc7c:	687a      	ldr	r2, [r7, #4]
 800dc7e:	683b      	ldr	r3, [r7, #0]
 800dc80:	781b      	ldrb	r3, [r3, #0]
 800dc82:	009b      	lsls	r3, r3, #2
 800dc84:	18d3      	adds	r3, r2, r3
 800dc86:	681b      	ldr	r3, [r3, #0]
 800dc88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800dc8a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800dc8c:	2380      	movs	r3, #128	@ 0x80
 800dc8e:	01db      	lsls	r3, r3, #7
 800dc90:	4013      	ands	r3, r2
 800dc92:	d011      	beq.n	800dcb8 <USB_ActivateEndpoint+0x580>
 800dc94:	687a      	ldr	r2, [r7, #4]
 800dc96:	683b      	ldr	r3, [r7, #0]
 800dc98:	781b      	ldrb	r3, [r3, #0]
 800dc9a:	009b      	lsls	r3, r3, #2
 800dc9c:	18d3      	adds	r3, r2, r3
 800dc9e:	681b      	ldr	r3, [r3, #0]
 800dca0:	4a3a      	ldr	r2, [pc, #232]	@ (800dd8c <USB_ActivateEndpoint+0x654>)
 800dca2:	4013      	ands	r3, r2
 800dca4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dca6:	687a      	ldr	r2, [r7, #4]
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	781b      	ldrb	r3, [r3, #0]
 800dcac:	009b      	lsls	r3, r3, #2
 800dcae:	18d3      	adds	r3, r2, r3
 800dcb0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dcb2:	4937      	ldr	r1, [pc, #220]	@ (800dd90 <USB_ActivateEndpoint+0x658>)
 800dcb4:	430a      	orrs	r2, r1
 800dcb6:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dcb8:	687a      	ldr	r2, [r7, #4]
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	781b      	ldrb	r3, [r3, #0]
 800dcbe:	009b      	lsls	r3, r3, #2
 800dcc0:	18d3      	adds	r3, r2, r3
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	657b      	str	r3, [r7, #84]	@ 0x54
 800dcc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dcc8:	2240      	movs	r2, #64	@ 0x40
 800dcca:	4013      	ands	r3, r2
 800dccc:	d011      	beq.n	800dcf2 <USB_ActivateEndpoint+0x5ba>
 800dcce:	687a      	ldr	r2, [r7, #4]
 800dcd0:	683b      	ldr	r3, [r7, #0]
 800dcd2:	781b      	ldrb	r3, [r3, #0]
 800dcd4:	009b      	lsls	r3, r3, #2
 800dcd6:	18d3      	adds	r3, r2, r3
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	4a2c      	ldr	r2, [pc, #176]	@ (800dd8c <USB_ActivateEndpoint+0x654>)
 800dcdc:	4013      	ands	r3, r2
 800dcde:	653b      	str	r3, [r7, #80]	@ 0x50
 800dce0:	687a      	ldr	r2, [r7, #4]
 800dce2:	683b      	ldr	r3, [r7, #0]
 800dce4:	781b      	ldrb	r3, [r3, #0]
 800dce6:	009b      	lsls	r3, r3, #2
 800dce8:	18d3      	adds	r3, r2, r3
 800dcea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800dcec:	4929      	ldr	r1, [pc, #164]	@ (800dd94 <USB_ActivateEndpoint+0x65c>)
 800dcee:	430a      	orrs	r2, r1
 800dcf0:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800dcf2:	683b      	ldr	r3, [r7, #0]
 800dcf4:	78db      	ldrb	r3, [r3, #3]
 800dcf6:	2b01      	cmp	r3, #1
 800dcf8:	d016      	beq.n	800dd28 <USB_ActivateEndpoint+0x5f0>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800dcfa:	687a      	ldr	r2, [r7, #4]
 800dcfc:	683b      	ldr	r3, [r7, #0]
 800dcfe:	781b      	ldrb	r3, [r3, #0]
 800dd00:	009b      	lsls	r3, r3, #2
 800dd02:	18d3      	adds	r3, r2, r3
 800dd04:	681b      	ldr	r3, [r3, #0]
 800dd06:	4a25      	ldr	r2, [pc, #148]	@ (800dd9c <USB_ActivateEndpoint+0x664>)
 800dd08:	4013      	ands	r3, r2
 800dd0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dd0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd0e:	2220      	movs	r2, #32
 800dd10:	4053      	eors	r3, r2
 800dd12:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dd14:	687a      	ldr	r2, [r7, #4]
 800dd16:	683b      	ldr	r3, [r7, #0]
 800dd18:	781b      	ldrb	r3, [r3, #0]
 800dd1a:	009b      	lsls	r3, r3, #2
 800dd1c:	18d3      	adds	r3, r2, r3
 800dd1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dd20:	4918      	ldr	r1, [pc, #96]	@ (800dd84 <USB_ActivateEndpoint+0x64c>)
 800dd22:	430a      	orrs	r2, r1
 800dd24:	601a      	str	r2, [r3, #0]
 800dd26:	e011      	b.n	800dd4c <USB_ActivateEndpoint+0x614>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dd28:	687a      	ldr	r2, [r7, #4]
 800dd2a:	683b      	ldr	r3, [r7, #0]
 800dd2c:	781b      	ldrb	r3, [r3, #0]
 800dd2e:	009b      	lsls	r3, r3, #2
 800dd30:	18d3      	adds	r3, r2, r3
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	4a19      	ldr	r2, [pc, #100]	@ (800dd9c <USB_ActivateEndpoint+0x664>)
 800dd36:	4013      	ands	r3, r2
 800dd38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dd3a:	687a      	ldr	r2, [r7, #4]
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	781b      	ldrb	r3, [r3, #0]
 800dd40:	009b      	lsls	r3, r3, #2
 800dd42:	18d3      	adds	r3, r2, r3
 800dd44:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dd46:	490f      	ldr	r1, [pc, #60]	@ (800dd84 <USB_ActivateEndpoint+0x64c>)
 800dd48:	430a      	orrs	r2, r1
 800dd4a:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dd4c:	687a      	ldr	r2, [r7, #4]
 800dd4e:	683b      	ldr	r3, [r7, #0]
 800dd50:	781b      	ldrb	r3, [r3, #0]
 800dd52:	009b      	lsls	r3, r3, #2
 800dd54:	18d3      	adds	r3, r2, r3
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	4a0f      	ldr	r2, [pc, #60]	@ (800dd98 <USB_ActivateEndpoint+0x660>)
 800dd5a:	4013      	ands	r3, r2
 800dd5c:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd5e:	687a      	ldr	r2, [r7, #4]
 800dd60:	683b      	ldr	r3, [r7, #0]
 800dd62:	781b      	ldrb	r3, [r3, #0]
 800dd64:	009b      	lsls	r3, r3, #2
 800dd66:	18d3      	adds	r3, r2, r3
 800dd68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dd6a:	4906      	ldr	r1, [pc, #24]	@ (800dd84 <USB_ActivateEndpoint+0x64c>)
 800dd6c:	430a      	orrs	r2, r1
 800dd6e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800dd70:	2377      	movs	r3, #119	@ 0x77
 800dd72:	18fb      	adds	r3, r7, r3
 800dd74:	781b      	ldrb	r3, [r3, #0]
}
 800dd76:	0018      	movs	r0, r3
 800dd78:	46bd      	mov	sp, r7
 800dd7a:	b01e      	add	sp, #120	@ 0x78
 800dd7c:	bd80      	pop	{r7, pc}
 800dd7e:	46c0      	nop			@ (mov r8, r8)
 800dd80:	07ff8e8f 	.word	0x07ff8e8f
 800dd84:	00008080 	.word	0x00008080
 800dd88:	40009800 	.word	0x40009800
 800dd8c:	07ff8f8f 	.word	0x07ff8f8f
 800dd90:	0000c080 	.word	0x0000c080
 800dd94:	000080c0 	.word	0x000080c0
 800dd98:	07ffbf8f 	.word	0x07ffbf8f
 800dd9c:	07ff8fbf 	.word	0x07ff8fbf

0800dda0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800dda0:	b580      	push	{r7, lr}
 800dda2:	b096      	sub	sp, #88	@ 0x58
 800dda4:	af00      	add	r7, sp, #0
 800dda6:	6078      	str	r0, [r7, #4]
 800dda8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ddaa:	683b      	ldr	r3, [r7, #0]
 800ddac:	7b1b      	ldrb	r3, [r3, #12]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d164      	bne.n	800de7c <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 800ddb2:	683b      	ldr	r3, [r7, #0]
 800ddb4:	785b      	ldrb	r3, [r3, #1]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d02f      	beq.n	800de1a <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ddba:	687a      	ldr	r2, [r7, #4]
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	781b      	ldrb	r3, [r3, #0]
 800ddc0:	009b      	lsls	r3, r3, #2
 800ddc2:	18d3      	adds	r3, r2, r3
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	613b      	str	r3, [r7, #16]
 800ddc8:	693b      	ldr	r3, [r7, #16]
 800ddca:	2240      	movs	r2, #64	@ 0x40
 800ddcc:	4013      	ands	r3, r2
 800ddce:	d011      	beq.n	800ddf4 <USB_DeactivateEndpoint+0x54>
 800ddd0:	687a      	ldr	r2, [r7, #4]
 800ddd2:	683b      	ldr	r3, [r7, #0]
 800ddd4:	781b      	ldrb	r3, [r3, #0]
 800ddd6:	009b      	lsls	r3, r3, #2
 800ddd8:	18d3      	adds	r3, r2, r3
 800ddda:	681b      	ldr	r3, [r3, #0]
 800dddc:	4a9d      	ldr	r2, [pc, #628]	@ (800e054 <USB_DeactivateEndpoint+0x2b4>)
 800ddde:	4013      	ands	r3, r2
 800dde0:	60fb      	str	r3, [r7, #12]
 800dde2:	687a      	ldr	r2, [r7, #4]
 800dde4:	683b      	ldr	r3, [r7, #0]
 800dde6:	781b      	ldrb	r3, [r3, #0]
 800dde8:	009b      	lsls	r3, r3, #2
 800ddea:	18d3      	adds	r3, r2, r3
 800ddec:	68fa      	ldr	r2, [r7, #12]
 800ddee:	499a      	ldr	r1, [pc, #616]	@ (800e058 <USB_DeactivateEndpoint+0x2b8>)
 800ddf0:	430a      	orrs	r2, r1
 800ddf2:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ddf4:	687a      	ldr	r2, [r7, #4]
 800ddf6:	683b      	ldr	r3, [r7, #0]
 800ddf8:	781b      	ldrb	r3, [r3, #0]
 800ddfa:	009b      	lsls	r3, r3, #2
 800ddfc:	18d3      	adds	r3, r2, r3
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	4a96      	ldr	r2, [pc, #600]	@ (800e05c <USB_DeactivateEndpoint+0x2bc>)
 800de02:	4013      	ands	r3, r2
 800de04:	60bb      	str	r3, [r7, #8]
 800de06:	687a      	ldr	r2, [r7, #4]
 800de08:	683b      	ldr	r3, [r7, #0]
 800de0a:	781b      	ldrb	r3, [r3, #0]
 800de0c:	009b      	lsls	r3, r3, #2
 800de0e:	18d3      	adds	r3, r2, r3
 800de10:	68ba      	ldr	r2, [r7, #8]
 800de12:	4993      	ldr	r1, [pc, #588]	@ (800e060 <USB_DeactivateEndpoint+0x2c0>)
 800de14:	430a      	orrs	r2, r1
 800de16:	601a      	str	r2, [r3, #0]
 800de18:	e117      	b.n	800e04a <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800de1a:	687a      	ldr	r2, [r7, #4]
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	781b      	ldrb	r3, [r3, #0]
 800de20:	009b      	lsls	r3, r3, #2
 800de22:	18d3      	adds	r3, r2, r3
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	61fb      	str	r3, [r7, #28]
 800de28:	69fa      	ldr	r2, [r7, #28]
 800de2a:	2380      	movs	r3, #128	@ 0x80
 800de2c:	01db      	lsls	r3, r3, #7
 800de2e:	4013      	ands	r3, r2
 800de30:	d011      	beq.n	800de56 <USB_DeactivateEndpoint+0xb6>
 800de32:	687a      	ldr	r2, [r7, #4]
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	781b      	ldrb	r3, [r3, #0]
 800de38:	009b      	lsls	r3, r3, #2
 800de3a:	18d3      	adds	r3, r2, r3
 800de3c:	681b      	ldr	r3, [r3, #0]
 800de3e:	4a85      	ldr	r2, [pc, #532]	@ (800e054 <USB_DeactivateEndpoint+0x2b4>)
 800de40:	4013      	ands	r3, r2
 800de42:	61bb      	str	r3, [r7, #24]
 800de44:	687a      	ldr	r2, [r7, #4]
 800de46:	683b      	ldr	r3, [r7, #0]
 800de48:	781b      	ldrb	r3, [r3, #0]
 800de4a:	009b      	lsls	r3, r3, #2
 800de4c:	18d3      	adds	r3, r2, r3
 800de4e:	69ba      	ldr	r2, [r7, #24]
 800de50:	4984      	ldr	r1, [pc, #528]	@ (800e064 <USB_DeactivateEndpoint+0x2c4>)
 800de52:	430a      	orrs	r2, r1
 800de54:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800de56:	687a      	ldr	r2, [r7, #4]
 800de58:	683b      	ldr	r3, [r7, #0]
 800de5a:	781b      	ldrb	r3, [r3, #0]
 800de5c:	009b      	lsls	r3, r3, #2
 800de5e:	18d3      	adds	r3, r2, r3
 800de60:	681b      	ldr	r3, [r3, #0]
 800de62:	4a81      	ldr	r2, [pc, #516]	@ (800e068 <USB_DeactivateEndpoint+0x2c8>)
 800de64:	4013      	ands	r3, r2
 800de66:	617b      	str	r3, [r7, #20]
 800de68:	687a      	ldr	r2, [r7, #4]
 800de6a:	683b      	ldr	r3, [r7, #0]
 800de6c:	781b      	ldrb	r3, [r3, #0]
 800de6e:	009b      	lsls	r3, r3, #2
 800de70:	18d3      	adds	r3, r2, r3
 800de72:	697a      	ldr	r2, [r7, #20]
 800de74:	497a      	ldr	r1, [pc, #488]	@ (800e060 <USB_DeactivateEndpoint+0x2c0>)
 800de76:	430a      	orrs	r2, r1
 800de78:	601a      	str	r2, [r3, #0]
 800de7a:	e0e6      	b.n	800e04a <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800de7c:	683b      	ldr	r3, [r7, #0]
 800de7e:	785b      	ldrb	r3, [r3, #1]
 800de80:	2b00      	cmp	r3, #0
 800de82:	d171      	bne.n	800df68 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800de84:	687a      	ldr	r2, [r7, #4]
 800de86:	683b      	ldr	r3, [r7, #0]
 800de88:	781b      	ldrb	r3, [r3, #0]
 800de8a:	009b      	lsls	r3, r3, #2
 800de8c:	18d3      	adds	r3, r2, r3
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	63bb      	str	r3, [r7, #56]	@ 0x38
 800de92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800de94:	2380      	movs	r3, #128	@ 0x80
 800de96:	01db      	lsls	r3, r3, #7
 800de98:	4013      	ands	r3, r2
 800de9a:	d011      	beq.n	800dec0 <USB_DeactivateEndpoint+0x120>
 800de9c:	687a      	ldr	r2, [r7, #4]
 800de9e:	683b      	ldr	r3, [r7, #0]
 800dea0:	781b      	ldrb	r3, [r3, #0]
 800dea2:	009b      	lsls	r3, r3, #2
 800dea4:	18d3      	adds	r3, r2, r3
 800dea6:	681b      	ldr	r3, [r3, #0]
 800dea8:	4a6a      	ldr	r2, [pc, #424]	@ (800e054 <USB_DeactivateEndpoint+0x2b4>)
 800deaa:	4013      	ands	r3, r2
 800deac:	637b      	str	r3, [r7, #52]	@ 0x34
 800deae:	687a      	ldr	r2, [r7, #4]
 800deb0:	683b      	ldr	r3, [r7, #0]
 800deb2:	781b      	ldrb	r3, [r3, #0]
 800deb4:	009b      	lsls	r3, r3, #2
 800deb6:	18d3      	adds	r3, r2, r3
 800deb8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800deba:	496a      	ldr	r1, [pc, #424]	@ (800e064 <USB_DeactivateEndpoint+0x2c4>)
 800debc:	430a      	orrs	r2, r1
 800debe:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dec0:	687a      	ldr	r2, [r7, #4]
 800dec2:	683b      	ldr	r3, [r7, #0]
 800dec4:	781b      	ldrb	r3, [r3, #0]
 800dec6:	009b      	lsls	r3, r3, #2
 800dec8:	18d3      	adds	r3, r2, r3
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	633b      	str	r3, [r7, #48]	@ 0x30
 800dece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ded0:	2240      	movs	r2, #64	@ 0x40
 800ded2:	4013      	ands	r3, r2
 800ded4:	d011      	beq.n	800defa <USB_DeactivateEndpoint+0x15a>
 800ded6:	687a      	ldr	r2, [r7, #4]
 800ded8:	683b      	ldr	r3, [r7, #0]
 800deda:	781b      	ldrb	r3, [r3, #0]
 800dedc:	009b      	lsls	r3, r3, #2
 800dede:	18d3      	adds	r3, r2, r3
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	4a5c      	ldr	r2, [pc, #368]	@ (800e054 <USB_DeactivateEndpoint+0x2b4>)
 800dee4:	4013      	ands	r3, r2
 800dee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dee8:	687a      	ldr	r2, [r7, #4]
 800deea:	683b      	ldr	r3, [r7, #0]
 800deec:	781b      	ldrb	r3, [r3, #0]
 800deee:	009b      	lsls	r3, r3, #2
 800def0:	18d3      	adds	r3, r2, r3
 800def2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800def4:	4958      	ldr	r1, [pc, #352]	@ (800e058 <USB_DeactivateEndpoint+0x2b8>)
 800def6:	430a      	orrs	r2, r1
 800def8:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800defa:	687a      	ldr	r2, [r7, #4]
 800defc:	683b      	ldr	r3, [r7, #0]
 800defe:	781b      	ldrb	r3, [r3, #0]
 800df00:	009b      	lsls	r3, r3, #2
 800df02:	18d3      	adds	r3, r2, r3
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	4a53      	ldr	r2, [pc, #332]	@ (800e054 <USB_DeactivateEndpoint+0x2b4>)
 800df08:	4013      	ands	r3, r2
 800df0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800df0c:	687a      	ldr	r2, [r7, #4]
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	781b      	ldrb	r3, [r3, #0]
 800df12:	009b      	lsls	r3, r3, #2
 800df14:	18d3      	adds	r3, r2, r3
 800df16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800df18:	494f      	ldr	r1, [pc, #316]	@ (800e058 <USB_DeactivateEndpoint+0x2b8>)
 800df1a:	430a      	orrs	r2, r1
 800df1c:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800df1e:	687a      	ldr	r2, [r7, #4]
 800df20:	683b      	ldr	r3, [r7, #0]
 800df22:	781b      	ldrb	r3, [r3, #0]
 800df24:	009b      	lsls	r3, r3, #2
 800df26:	18d3      	adds	r3, r2, r3
 800df28:	681b      	ldr	r3, [r3, #0]
 800df2a:	4a4f      	ldr	r2, [pc, #316]	@ (800e068 <USB_DeactivateEndpoint+0x2c8>)
 800df2c:	4013      	ands	r3, r2
 800df2e:	627b      	str	r3, [r7, #36]	@ 0x24
 800df30:	687a      	ldr	r2, [r7, #4]
 800df32:	683b      	ldr	r3, [r7, #0]
 800df34:	781b      	ldrb	r3, [r3, #0]
 800df36:	009b      	lsls	r3, r3, #2
 800df38:	18d3      	adds	r3, r2, r3
 800df3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800df3c:	4948      	ldr	r1, [pc, #288]	@ (800e060 <USB_DeactivateEndpoint+0x2c0>)
 800df3e:	430a      	orrs	r2, r1
 800df40:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800df42:	687a      	ldr	r2, [r7, #4]
 800df44:	683b      	ldr	r3, [r7, #0]
 800df46:	781b      	ldrb	r3, [r3, #0]
 800df48:	009b      	lsls	r3, r3, #2
 800df4a:	18d3      	adds	r3, r2, r3
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	4a43      	ldr	r2, [pc, #268]	@ (800e05c <USB_DeactivateEndpoint+0x2bc>)
 800df50:	4013      	ands	r3, r2
 800df52:	623b      	str	r3, [r7, #32]
 800df54:	687a      	ldr	r2, [r7, #4]
 800df56:	683b      	ldr	r3, [r7, #0]
 800df58:	781b      	ldrb	r3, [r3, #0]
 800df5a:	009b      	lsls	r3, r3, #2
 800df5c:	18d3      	adds	r3, r2, r3
 800df5e:	6a3a      	ldr	r2, [r7, #32]
 800df60:	493f      	ldr	r1, [pc, #252]	@ (800e060 <USB_DeactivateEndpoint+0x2c0>)
 800df62:	430a      	orrs	r2, r1
 800df64:	601a      	str	r2, [r3, #0]
 800df66:	e070      	b.n	800e04a <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800df68:	687a      	ldr	r2, [r7, #4]
 800df6a:	683b      	ldr	r3, [r7, #0]
 800df6c:	781b      	ldrb	r3, [r3, #0]
 800df6e:	009b      	lsls	r3, r3, #2
 800df70:	18d3      	adds	r3, r2, r3
 800df72:	681b      	ldr	r3, [r3, #0]
 800df74:	657b      	str	r3, [r7, #84]	@ 0x54
 800df76:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800df78:	2380      	movs	r3, #128	@ 0x80
 800df7a:	01db      	lsls	r3, r3, #7
 800df7c:	4013      	ands	r3, r2
 800df7e:	d011      	beq.n	800dfa4 <USB_DeactivateEndpoint+0x204>
 800df80:	687a      	ldr	r2, [r7, #4]
 800df82:	683b      	ldr	r3, [r7, #0]
 800df84:	781b      	ldrb	r3, [r3, #0]
 800df86:	009b      	lsls	r3, r3, #2
 800df88:	18d3      	adds	r3, r2, r3
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	4a31      	ldr	r2, [pc, #196]	@ (800e054 <USB_DeactivateEndpoint+0x2b4>)
 800df8e:	4013      	ands	r3, r2
 800df90:	653b      	str	r3, [r7, #80]	@ 0x50
 800df92:	687a      	ldr	r2, [r7, #4]
 800df94:	683b      	ldr	r3, [r7, #0]
 800df96:	781b      	ldrb	r3, [r3, #0]
 800df98:	009b      	lsls	r3, r3, #2
 800df9a:	18d3      	adds	r3, r2, r3
 800df9c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800df9e:	4931      	ldr	r1, [pc, #196]	@ (800e064 <USB_DeactivateEndpoint+0x2c4>)
 800dfa0:	430a      	orrs	r2, r1
 800dfa2:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dfa4:	687a      	ldr	r2, [r7, #4]
 800dfa6:	683b      	ldr	r3, [r7, #0]
 800dfa8:	781b      	ldrb	r3, [r3, #0]
 800dfaa:	009b      	lsls	r3, r3, #2
 800dfac:	18d3      	adds	r3, r2, r3
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800dfb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfb4:	2240      	movs	r2, #64	@ 0x40
 800dfb6:	4013      	ands	r3, r2
 800dfb8:	d011      	beq.n	800dfde <USB_DeactivateEndpoint+0x23e>
 800dfba:	687a      	ldr	r2, [r7, #4]
 800dfbc:	683b      	ldr	r3, [r7, #0]
 800dfbe:	781b      	ldrb	r3, [r3, #0]
 800dfc0:	009b      	lsls	r3, r3, #2
 800dfc2:	18d3      	adds	r3, r2, r3
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	4a23      	ldr	r2, [pc, #140]	@ (800e054 <USB_DeactivateEndpoint+0x2b4>)
 800dfc8:	4013      	ands	r3, r2
 800dfca:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dfcc:	687a      	ldr	r2, [r7, #4]
 800dfce:	683b      	ldr	r3, [r7, #0]
 800dfd0:	781b      	ldrb	r3, [r3, #0]
 800dfd2:	009b      	lsls	r3, r3, #2
 800dfd4:	18d3      	adds	r3, r2, r3
 800dfd6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800dfd8:	491f      	ldr	r1, [pc, #124]	@ (800e058 <USB_DeactivateEndpoint+0x2b8>)
 800dfda:	430a      	orrs	r2, r1
 800dfdc:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800dfde:	687a      	ldr	r2, [r7, #4]
 800dfe0:	683b      	ldr	r3, [r7, #0]
 800dfe2:	781b      	ldrb	r3, [r3, #0]
 800dfe4:	009b      	lsls	r3, r3, #2
 800dfe6:	18d3      	adds	r3, r2, r3
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	4a1a      	ldr	r2, [pc, #104]	@ (800e054 <USB_DeactivateEndpoint+0x2b4>)
 800dfec:	4013      	ands	r3, r2
 800dfee:	647b      	str	r3, [r7, #68]	@ 0x44
 800dff0:	687a      	ldr	r2, [r7, #4]
 800dff2:	683b      	ldr	r3, [r7, #0]
 800dff4:	781b      	ldrb	r3, [r3, #0]
 800dff6:	009b      	lsls	r3, r3, #2
 800dff8:	18d3      	adds	r3, r2, r3
 800dffa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dffc:	4919      	ldr	r1, [pc, #100]	@ (800e064 <USB_DeactivateEndpoint+0x2c4>)
 800dffe:	430a      	orrs	r2, r1
 800e000:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800e002:	687a      	ldr	r2, [r7, #4]
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	781b      	ldrb	r3, [r3, #0]
 800e008:	009b      	lsls	r3, r3, #2
 800e00a:	18d3      	adds	r3, r2, r3
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	4a13      	ldr	r2, [pc, #76]	@ (800e05c <USB_DeactivateEndpoint+0x2bc>)
 800e010:	4013      	ands	r3, r2
 800e012:	643b      	str	r3, [r7, #64]	@ 0x40
 800e014:	687a      	ldr	r2, [r7, #4]
 800e016:	683b      	ldr	r3, [r7, #0]
 800e018:	781b      	ldrb	r3, [r3, #0]
 800e01a:	009b      	lsls	r3, r3, #2
 800e01c:	18d3      	adds	r3, r2, r3
 800e01e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e020:	490f      	ldr	r1, [pc, #60]	@ (800e060 <USB_DeactivateEndpoint+0x2c0>)
 800e022:	430a      	orrs	r2, r1
 800e024:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800e026:	687a      	ldr	r2, [r7, #4]
 800e028:	683b      	ldr	r3, [r7, #0]
 800e02a:	781b      	ldrb	r3, [r3, #0]
 800e02c:	009b      	lsls	r3, r3, #2
 800e02e:	18d3      	adds	r3, r2, r3
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	4a0d      	ldr	r2, [pc, #52]	@ (800e068 <USB_DeactivateEndpoint+0x2c8>)
 800e034:	4013      	ands	r3, r2
 800e036:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e038:	687a      	ldr	r2, [r7, #4]
 800e03a:	683b      	ldr	r3, [r7, #0]
 800e03c:	781b      	ldrb	r3, [r3, #0]
 800e03e:	009b      	lsls	r3, r3, #2
 800e040:	18d3      	adds	r3, r2, r3
 800e042:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e044:	4906      	ldr	r1, [pc, #24]	@ (800e060 <USB_DeactivateEndpoint+0x2c0>)
 800e046:	430a      	orrs	r2, r1
 800e048:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800e04a:	2300      	movs	r3, #0
}
 800e04c:	0018      	movs	r0, r3
 800e04e:	46bd      	mov	sp, r7
 800e050:	b016      	add	sp, #88	@ 0x58
 800e052:	bd80      	pop	{r7, pc}
 800e054:	07ff8f8f 	.word	0x07ff8f8f
 800e058:	000080c0 	.word	0x000080c0
 800e05c:	07ff8fbf 	.word	0x07ff8fbf
 800e060:	00008080 	.word	0x00008080
 800e064:	0000c080 	.word	0x0000c080
 800e068:	07ffbf8f 	.word	0x07ffbf8f

0800e06c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800e06c:	b590      	push	{r4, r7, lr}
 800e06e:	b097      	sub	sp, #92	@ 0x5c
 800e070:	af00      	add	r7, sp, #0
 800e072:	6078      	str	r0, [r7, #4]
 800e074:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e076:	683b      	ldr	r3, [r7, #0]
 800e078:	785b      	ldrb	r3, [r3, #1]
 800e07a:	2b01      	cmp	r3, #1
 800e07c:	d001      	beq.n	800e082 <USB_EPStartXfer+0x16>
 800e07e:	f000 fcbf 	bl	800ea00 <USB_EPStartXfer+0x994>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800e082:	683b      	ldr	r3, [r7, #0]
 800e084:	699a      	ldr	r2, [r3, #24]
 800e086:	683b      	ldr	r3, [r7, #0]
 800e088:	691b      	ldr	r3, [r3, #16]
 800e08a:	429a      	cmp	r2, r3
 800e08c:	d903      	bls.n	800e096 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800e08e:	683b      	ldr	r3, [r7, #0]
 800e090:	691b      	ldr	r3, [r3, #16]
 800e092:	657b      	str	r3, [r7, #84]	@ 0x54
 800e094:	e002      	b.n	800e09c <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	699b      	ldr	r3, [r3, #24]
 800e09a:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800e09c:	683b      	ldr	r3, [r7, #0]
 800e09e:	7b1b      	ldrb	r3, [r3, #12]
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d12b      	bne.n	800e0fc <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800e0a4:	683b      	ldr	r3, [r7, #0]
 800e0a6:	6959      	ldr	r1, [r3, #20]
 800e0a8:	683b      	ldr	r3, [r7, #0]
 800e0aa:	88da      	ldrh	r2, [r3, #6]
 800e0ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0ae:	b29b      	uxth	r3, r3
 800e0b0:	6878      	ldr	r0, [r7, #4]
 800e0b2:	f001 f97f 	bl	800f3b4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e0b6:	683b      	ldr	r3, [r7, #0]
 800e0b8:	781b      	ldrb	r3, [r3, #0]
 800e0ba:	00db      	lsls	r3, r3, #3
 800e0bc:	4ace      	ldr	r2, [pc, #824]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e0be:	4694      	mov	ip, r2
 800e0c0:	4463      	add	r3, ip
 800e0c2:	681a      	ldr	r2, [r3, #0]
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	781b      	ldrb	r3, [r3, #0]
 800e0c8:	00db      	lsls	r3, r3, #3
 800e0ca:	49cb      	ldr	r1, [pc, #812]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e0cc:	468c      	mov	ip, r1
 800e0ce:	4463      	add	r3, ip
 800e0d0:	0412      	lsls	r2, r2, #16
 800e0d2:	0c12      	lsrs	r2, r2, #16
 800e0d4:	601a      	str	r2, [r3, #0]
 800e0d6:	683b      	ldr	r3, [r7, #0]
 800e0d8:	781b      	ldrb	r3, [r3, #0]
 800e0da:	00db      	lsls	r3, r3, #3
 800e0dc:	4ac6      	ldr	r2, [pc, #792]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e0de:	4694      	mov	ip, r2
 800e0e0:	4463      	add	r3, ip
 800e0e2:	6819      	ldr	r1, [r3, #0]
 800e0e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0e6:	041a      	lsls	r2, r3, #16
 800e0e8:	683b      	ldr	r3, [r7, #0]
 800e0ea:	781b      	ldrb	r3, [r3, #0]
 800e0ec:	00db      	lsls	r3, r3, #3
 800e0ee:	48c2      	ldr	r0, [pc, #776]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e0f0:	4684      	mov	ip, r0
 800e0f2:	4463      	add	r3, ip
 800e0f4:	430a      	orrs	r2, r1
 800e0f6:	601a      	str	r2, [r3, #0]
 800e0f8:	f000 fc67 	bl	800e9ca <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	78db      	ldrb	r3, [r3, #3]
 800e100:	2b02      	cmp	r3, #2
 800e102:	d000      	beq.n	800e106 <USB_EPStartXfer+0x9a>
 800e104:	e31a      	b.n	800e73c <USB_EPStartXfer+0x6d0>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	6a1a      	ldr	r2, [r3, #32]
 800e10a:	683b      	ldr	r3, [r7, #0]
 800e10c:	691b      	ldr	r3, [r3, #16]
 800e10e:	429a      	cmp	r2, r3
 800e110:	d800      	bhi.n	800e114 <USB_EPStartXfer+0xa8>
 800e112:	e2c7      	b.n	800e6a4 <USB_EPStartXfer+0x638>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e114:	687a      	ldr	r2, [r7, #4]
 800e116:	683b      	ldr	r3, [r7, #0]
 800e118:	781b      	ldrb	r3, [r3, #0]
 800e11a:	009b      	lsls	r3, r3, #2
 800e11c:	18d3      	adds	r3, r2, r3
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	4ab6      	ldr	r2, [pc, #728]	@ (800e3fc <USB_EPStartXfer+0x390>)
 800e122:	4013      	ands	r3, r2
 800e124:	613b      	str	r3, [r7, #16]
 800e126:	687a      	ldr	r2, [r7, #4]
 800e128:	683b      	ldr	r3, [r7, #0]
 800e12a:	781b      	ldrb	r3, [r3, #0]
 800e12c:	009b      	lsls	r3, r3, #2
 800e12e:	18d3      	adds	r3, r2, r3
 800e130:	693a      	ldr	r2, [r7, #16]
 800e132:	49b3      	ldr	r1, [pc, #716]	@ (800e400 <USB_EPStartXfer+0x394>)
 800e134:	430a      	orrs	r2, r1
 800e136:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800e138:	683b      	ldr	r3, [r7, #0]
 800e13a:	6a1a      	ldr	r2, [r3, #32]
 800e13c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e13e:	1ad2      	subs	r2, r2, r3
 800e140:	683b      	ldr	r3, [r7, #0]
 800e142:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e144:	687a      	ldr	r2, [r7, #4]
 800e146:	683b      	ldr	r3, [r7, #0]
 800e148:	781b      	ldrb	r3, [r3, #0]
 800e14a:	009b      	lsls	r3, r3, #2
 800e14c:	18d3      	adds	r3, r2, r3
 800e14e:	681b      	ldr	r3, [r3, #0]
 800e150:	2240      	movs	r2, #64	@ 0x40
 800e152:	4013      	ands	r3, r2
 800e154:	d100      	bne.n	800e158 <USB_EPStartXfer+0xec>
 800e156:	e155      	b.n	800e404 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e158:	683b      	ldr	r3, [r7, #0]
 800e15a:	785b      	ldrb	r3, [r3, #1]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d162      	bne.n	800e226 <USB_EPStartXfer+0x1ba>
 800e160:	683b      	ldr	r3, [r7, #0]
 800e162:	781b      	ldrb	r3, [r3, #0]
 800e164:	00db      	lsls	r3, r3, #3
 800e166:	4aa4      	ldr	r2, [pc, #656]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e168:	4694      	mov	ip, r2
 800e16a:	4463      	add	r3, ip
 800e16c:	685a      	ldr	r2, [r3, #4]
 800e16e:	683b      	ldr	r3, [r7, #0]
 800e170:	781b      	ldrb	r3, [r3, #0]
 800e172:	00db      	lsls	r3, r3, #3
 800e174:	49a0      	ldr	r1, [pc, #640]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e176:	468c      	mov	ip, r1
 800e178:	4463      	add	r3, ip
 800e17a:	0192      	lsls	r2, r2, #6
 800e17c:	0992      	lsrs	r2, r2, #6
 800e17e:	605a      	str	r2, [r3, #4]
 800e180:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e182:	2b3e      	cmp	r3, #62	@ 0x3e
 800e184:	d91e      	bls.n	800e1c4 <USB_EPStartXfer+0x158>
 800e186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e188:	095b      	lsrs	r3, r3, #5
 800e18a:	653b      	str	r3, [r7, #80]	@ 0x50
 800e18c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e18e:	221f      	movs	r2, #31
 800e190:	4013      	ands	r3, r2
 800e192:	d102      	bne.n	800e19a <USB_EPStartXfer+0x12e>
 800e194:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e196:	3b01      	subs	r3, #1
 800e198:	653b      	str	r3, [r7, #80]	@ 0x50
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	781b      	ldrb	r3, [r3, #0]
 800e19e:	00db      	lsls	r3, r3, #3
 800e1a0:	4a95      	ldr	r2, [pc, #596]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e1a2:	4694      	mov	ip, r2
 800e1a4:	4463      	add	r3, ip
 800e1a6:	685a      	ldr	r2, [r3, #4]
 800e1a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e1aa:	069b      	lsls	r3, r3, #26
 800e1ac:	431a      	orrs	r2, r3
 800e1ae:	683b      	ldr	r3, [r7, #0]
 800e1b0:	781b      	ldrb	r3, [r3, #0]
 800e1b2:	00db      	lsls	r3, r3, #3
 800e1b4:	4990      	ldr	r1, [pc, #576]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e1b6:	468c      	mov	ip, r1
 800e1b8:	4463      	add	r3, ip
 800e1ba:	2180      	movs	r1, #128	@ 0x80
 800e1bc:	0609      	lsls	r1, r1, #24
 800e1be:	430a      	orrs	r2, r1
 800e1c0:	605a      	str	r2, [r3, #4]
 800e1c2:	e055      	b.n	800e270 <USB_EPStartXfer+0x204>
 800e1c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d111      	bne.n	800e1ee <USB_EPStartXfer+0x182>
 800e1ca:	683b      	ldr	r3, [r7, #0]
 800e1cc:	781b      	ldrb	r3, [r3, #0]
 800e1ce:	00db      	lsls	r3, r3, #3
 800e1d0:	4a89      	ldr	r2, [pc, #548]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e1d2:	4694      	mov	ip, r2
 800e1d4:	4463      	add	r3, ip
 800e1d6:	685a      	ldr	r2, [r3, #4]
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	781b      	ldrb	r3, [r3, #0]
 800e1dc:	00db      	lsls	r3, r3, #3
 800e1de:	4986      	ldr	r1, [pc, #536]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e1e0:	468c      	mov	ip, r1
 800e1e2:	4463      	add	r3, ip
 800e1e4:	2180      	movs	r1, #128	@ 0x80
 800e1e6:	0609      	lsls	r1, r1, #24
 800e1e8:	430a      	orrs	r2, r1
 800e1ea:	605a      	str	r2, [r3, #4]
 800e1ec:	e040      	b.n	800e270 <USB_EPStartXfer+0x204>
 800e1ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e1f0:	085b      	lsrs	r3, r3, #1
 800e1f2:	653b      	str	r3, [r7, #80]	@ 0x50
 800e1f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e1f6:	2201      	movs	r2, #1
 800e1f8:	4013      	ands	r3, r2
 800e1fa:	d002      	beq.n	800e202 <USB_EPStartXfer+0x196>
 800e1fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e1fe:	3301      	adds	r3, #1
 800e200:	653b      	str	r3, [r7, #80]	@ 0x50
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	781b      	ldrb	r3, [r3, #0]
 800e206:	00db      	lsls	r3, r3, #3
 800e208:	4a7b      	ldr	r2, [pc, #492]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e20a:	4694      	mov	ip, r2
 800e20c:	4463      	add	r3, ip
 800e20e:	6859      	ldr	r1, [r3, #4]
 800e210:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e212:	069a      	lsls	r2, r3, #26
 800e214:	683b      	ldr	r3, [r7, #0]
 800e216:	781b      	ldrb	r3, [r3, #0]
 800e218:	00db      	lsls	r3, r3, #3
 800e21a:	4877      	ldr	r0, [pc, #476]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e21c:	4684      	mov	ip, r0
 800e21e:	4463      	add	r3, ip
 800e220:	430a      	orrs	r2, r1
 800e222:	605a      	str	r2, [r3, #4]
 800e224:	e024      	b.n	800e270 <USB_EPStartXfer+0x204>
 800e226:	683b      	ldr	r3, [r7, #0]
 800e228:	785b      	ldrb	r3, [r3, #1]
 800e22a:	2b01      	cmp	r3, #1
 800e22c:	d120      	bne.n	800e270 <USB_EPStartXfer+0x204>
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	781b      	ldrb	r3, [r3, #0]
 800e232:	00db      	lsls	r3, r3, #3
 800e234:	4a70      	ldr	r2, [pc, #448]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e236:	4694      	mov	ip, r2
 800e238:	4463      	add	r3, ip
 800e23a:	685a      	ldr	r2, [r3, #4]
 800e23c:	683b      	ldr	r3, [r7, #0]
 800e23e:	781b      	ldrb	r3, [r3, #0]
 800e240:	00db      	lsls	r3, r3, #3
 800e242:	496d      	ldr	r1, [pc, #436]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e244:	468c      	mov	ip, r1
 800e246:	4463      	add	r3, ip
 800e248:	0412      	lsls	r2, r2, #16
 800e24a:	0c12      	lsrs	r2, r2, #16
 800e24c:	605a      	str	r2, [r3, #4]
 800e24e:	683b      	ldr	r3, [r7, #0]
 800e250:	781b      	ldrb	r3, [r3, #0]
 800e252:	00db      	lsls	r3, r3, #3
 800e254:	4a68      	ldr	r2, [pc, #416]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e256:	4694      	mov	ip, r2
 800e258:	4463      	add	r3, ip
 800e25a:	6859      	ldr	r1, [r3, #4]
 800e25c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e25e:	041a      	lsls	r2, r3, #16
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	781b      	ldrb	r3, [r3, #0]
 800e264:	00db      	lsls	r3, r3, #3
 800e266:	4864      	ldr	r0, [pc, #400]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e268:	4684      	mov	ip, r0
 800e26a:	4463      	add	r3, ip
 800e26c:	430a      	orrs	r2, r1
 800e26e:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800e270:	201a      	movs	r0, #26
 800e272:	183b      	adds	r3, r7, r0
 800e274:	683a      	ldr	r2, [r7, #0]
 800e276:	8952      	ldrh	r2, [r2, #10]
 800e278:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	6959      	ldr	r1, [r3, #20]
 800e27e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e280:	b29c      	uxth	r4, r3
 800e282:	183b      	adds	r3, r7, r0
 800e284:	881a      	ldrh	r2, [r3, #0]
 800e286:	6878      	ldr	r0, [r7, #4]
 800e288:	0023      	movs	r3, r4
 800e28a:	f001 f893 	bl	800f3b4 <USB_WritePMA>
            ep->xfer_buff += len;
 800e28e:	683b      	ldr	r3, [r7, #0]
 800e290:	695a      	ldr	r2, [r3, #20]
 800e292:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e294:	18d2      	adds	r2, r2, r3
 800e296:	683b      	ldr	r3, [r7, #0]
 800e298:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e29a:	683b      	ldr	r3, [r7, #0]
 800e29c:	6a1a      	ldr	r2, [r3, #32]
 800e29e:	683b      	ldr	r3, [r7, #0]
 800e2a0:	691b      	ldr	r3, [r3, #16]
 800e2a2:	429a      	cmp	r2, r3
 800e2a4:	d906      	bls.n	800e2b4 <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 800e2a6:	683b      	ldr	r3, [r7, #0]
 800e2a8:	6a1a      	ldr	r2, [r3, #32]
 800e2aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e2ac:	1ad2      	subs	r2, r2, r3
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	621a      	str	r2, [r3, #32]
 800e2b2:	e005      	b.n	800e2c0 <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 800e2b4:	683b      	ldr	r3, [r7, #0]
 800e2b6:	6a1b      	ldr	r3, [r3, #32]
 800e2b8:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 800e2ba:	683b      	ldr	r3, [r7, #0]
 800e2bc:	2200      	movs	r2, #0
 800e2be:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e2c0:	683b      	ldr	r3, [r7, #0]
 800e2c2:	785b      	ldrb	r3, [r3, #1]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d162      	bne.n	800e38e <USB_EPStartXfer+0x322>
 800e2c8:	683b      	ldr	r3, [r7, #0]
 800e2ca:	781b      	ldrb	r3, [r3, #0]
 800e2cc:	00db      	lsls	r3, r3, #3
 800e2ce:	4a4a      	ldr	r2, [pc, #296]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e2d0:	4694      	mov	ip, r2
 800e2d2:	4463      	add	r3, ip
 800e2d4:	681a      	ldr	r2, [r3, #0]
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	781b      	ldrb	r3, [r3, #0]
 800e2da:	00db      	lsls	r3, r3, #3
 800e2dc:	4946      	ldr	r1, [pc, #280]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e2de:	468c      	mov	ip, r1
 800e2e0:	4463      	add	r3, ip
 800e2e2:	0192      	lsls	r2, r2, #6
 800e2e4:	0992      	lsrs	r2, r2, #6
 800e2e6:	601a      	str	r2, [r3, #0]
 800e2e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e2ea:	2b3e      	cmp	r3, #62	@ 0x3e
 800e2ec:	d91e      	bls.n	800e32c <USB_EPStartXfer+0x2c0>
 800e2ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e2f0:	095b      	lsrs	r3, r3, #5
 800e2f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e2f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e2f6:	221f      	movs	r2, #31
 800e2f8:	4013      	ands	r3, r2
 800e2fa:	d102      	bne.n	800e302 <USB_EPStartXfer+0x296>
 800e2fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2fe:	3b01      	subs	r3, #1
 800e300:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e302:	683b      	ldr	r3, [r7, #0]
 800e304:	781b      	ldrb	r3, [r3, #0]
 800e306:	00db      	lsls	r3, r3, #3
 800e308:	4a3b      	ldr	r2, [pc, #236]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e30a:	4694      	mov	ip, r2
 800e30c:	4463      	add	r3, ip
 800e30e:	681a      	ldr	r2, [r3, #0]
 800e310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e312:	069b      	lsls	r3, r3, #26
 800e314:	431a      	orrs	r2, r3
 800e316:	683b      	ldr	r3, [r7, #0]
 800e318:	781b      	ldrb	r3, [r3, #0]
 800e31a:	00db      	lsls	r3, r3, #3
 800e31c:	4936      	ldr	r1, [pc, #216]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e31e:	468c      	mov	ip, r1
 800e320:	4463      	add	r3, ip
 800e322:	2180      	movs	r1, #128	@ 0x80
 800e324:	0609      	lsls	r1, r1, #24
 800e326:	430a      	orrs	r2, r1
 800e328:	601a      	str	r2, [r3, #0]
 800e32a:	e055      	b.n	800e3d8 <USB_EPStartXfer+0x36c>
 800e32c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d111      	bne.n	800e356 <USB_EPStartXfer+0x2ea>
 800e332:	683b      	ldr	r3, [r7, #0]
 800e334:	781b      	ldrb	r3, [r3, #0]
 800e336:	00db      	lsls	r3, r3, #3
 800e338:	4a2f      	ldr	r2, [pc, #188]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e33a:	4694      	mov	ip, r2
 800e33c:	4463      	add	r3, ip
 800e33e:	681a      	ldr	r2, [r3, #0]
 800e340:	683b      	ldr	r3, [r7, #0]
 800e342:	781b      	ldrb	r3, [r3, #0]
 800e344:	00db      	lsls	r3, r3, #3
 800e346:	492c      	ldr	r1, [pc, #176]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e348:	468c      	mov	ip, r1
 800e34a:	4463      	add	r3, ip
 800e34c:	2180      	movs	r1, #128	@ 0x80
 800e34e:	0609      	lsls	r1, r1, #24
 800e350:	430a      	orrs	r2, r1
 800e352:	601a      	str	r2, [r3, #0]
 800e354:	e040      	b.n	800e3d8 <USB_EPStartXfer+0x36c>
 800e356:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e358:	085b      	lsrs	r3, r3, #1
 800e35a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e35c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e35e:	2201      	movs	r2, #1
 800e360:	4013      	ands	r3, r2
 800e362:	d002      	beq.n	800e36a <USB_EPStartXfer+0x2fe>
 800e364:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e366:	3301      	adds	r3, #1
 800e368:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e36a:	683b      	ldr	r3, [r7, #0]
 800e36c:	781b      	ldrb	r3, [r3, #0]
 800e36e:	00db      	lsls	r3, r3, #3
 800e370:	4a21      	ldr	r2, [pc, #132]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e372:	4694      	mov	ip, r2
 800e374:	4463      	add	r3, ip
 800e376:	6819      	ldr	r1, [r3, #0]
 800e378:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e37a:	069a      	lsls	r2, r3, #26
 800e37c:	683b      	ldr	r3, [r7, #0]
 800e37e:	781b      	ldrb	r3, [r3, #0]
 800e380:	00db      	lsls	r3, r3, #3
 800e382:	481d      	ldr	r0, [pc, #116]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e384:	4684      	mov	ip, r0
 800e386:	4463      	add	r3, ip
 800e388:	430a      	orrs	r2, r1
 800e38a:	601a      	str	r2, [r3, #0]
 800e38c:	e024      	b.n	800e3d8 <USB_EPStartXfer+0x36c>
 800e38e:	683b      	ldr	r3, [r7, #0]
 800e390:	785b      	ldrb	r3, [r3, #1]
 800e392:	2b01      	cmp	r3, #1
 800e394:	d120      	bne.n	800e3d8 <USB_EPStartXfer+0x36c>
 800e396:	683b      	ldr	r3, [r7, #0]
 800e398:	781b      	ldrb	r3, [r3, #0]
 800e39a:	00db      	lsls	r3, r3, #3
 800e39c:	4a16      	ldr	r2, [pc, #88]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e39e:	4694      	mov	ip, r2
 800e3a0:	4463      	add	r3, ip
 800e3a2:	681a      	ldr	r2, [r3, #0]
 800e3a4:	683b      	ldr	r3, [r7, #0]
 800e3a6:	781b      	ldrb	r3, [r3, #0]
 800e3a8:	00db      	lsls	r3, r3, #3
 800e3aa:	4913      	ldr	r1, [pc, #76]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e3ac:	468c      	mov	ip, r1
 800e3ae:	4463      	add	r3, ip
 800e3b0:	0412      	lsls	r2, r2, #16
 800e3b2:	0c12      	lsrs	r2, r2, #16
 800e3b4:	601a      	str	r2, [r3, #0]
 800e3b6:	683b      	ldr	r3, [r7, #0]
 800e3b8:	781b      	ldrb	r3, [r3, #0]
 800e3ba:	00db      	lsls	r3, r3, #3
 800e3bc:	4a0e      	ldr	r2, [pc, #56]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e3be:	4694      	mov	ip, r2
 800e3c0:	4463      	add	r3, ip
 800e3c2:	6819      	ldr	r1, [r3, #0]
 800e3c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e3c6:	041a      	lsls	r2, r3, #16
 800e3c8:	683b      	ldr	r3, [r7, #0]
 800e3ca:	781b      	ldrb	r3, [r3, #0]
 800e3cc:	00db      	lsls	r3, r3, #3
 800e3ce:	480a      	ldr	r0, [pc, #40]	@ (800e3f8 <USB_EPStartXfer+0x38c>)
 800e3d0:	4684      	mov	ip, r0
 800e3d2:	4463      	add	r3, ip
 800e3d4:	430a      	orrs	r2, r1
 800e3d6:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e3d8:	201a      	movs	r0, #26
 800e3da:	183b      	adds	r3, r7, r0
 800e3dc:	683a      	ldr	r2, [r7, #0]
 800e3de:	8912      	ldrh	r2, [r2, #8]
 800e3e0:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e3e2:	683b      	ldr	r3, [r7, #0]
 800e3e4:	6959      	ldr	r1, [r3, #20]
 800e3e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e3e8:	b29c      	uxth	r4, r3
 800e3ea:	183b      	adds	r3, r7, r0
 800e3ec:	881a      	ldrh	r2, [r3, #0]
 800e3ee:	6878      	ldr	r0, [r7, #4]
 800e3f0:	0023      	movs	r3, r4
 800e3f2:	f000 ffdf 	bl	800f3b4 <USB_WritePMA>
 800e3f6:	e2e8      	b.n	800e9ca <USB_EPStartXfer+0x95e>
 800e3f8:	40009800 	.word	0x40009800
 800e3fc:	07ff8f8f 	.word	0x07ff8f8f
 800e400:	00008180 	.word	0x00008180
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e404:	683b      	ldr	r3, [r7, #0]
 800e406:	785b      	ldrb	r3, [r3, #1]
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d162      	bne.n	800e4d2 <USB_EPStartXfer+0x466>
 800e40c:	683b      	ldr	r3, [r7, #0]
 800e40e:	781b      	ldrb	r3, [r3, #0]
 800e410:	00db      	lsls	r3, r3, #3
 800e412:	4ac7      	ldr	r2, [pc, #796]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e414:	4694      	mov	ip, r2
 800e416:	4463      	add	r3, ip
 800e418:	681a      	ldr	r2, [r3, #0]
 800e41a:	683b      	ldr	r3, [r7, #0]
 800e41c:	781b      	ldrb	r3, [r3, #0]
 800e41e:	00db      	lsls	r3, r3, #3
 800e420:	49c3      	ldr	r1, [pc, #780]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e422:	468c      	mov	ip, r1
 800e424:	4463      	add	r3, ip
 800e426:	0192      	lsls	r2, r2, #6
 800e428:	0992      	lsrs	r2, r2, #6
 800e42a:	601a      	str	r2, [r3, #0]
 800e42c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e42e:	2b3e      	cmp	r3, #62	@ 0x3e
 800e430:	d91e      	bls.n	800e470 <USB_EPStartXfer+0x404>
 800e432:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e434:	095b      	lsrs	r3, r3, #5
 800e436:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e438:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e43a:	221f      	movs	r2, #31
 800e43c:	4013      	ands	r3, r2
 800e43e:	d102      	bne.n	800e446 <USB_EPStartXfer+0x3da>
 800e440:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e442:	3b01      	subs	r3, #1
 800e444:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e446:	683b      	ldr	r3, [r7, #0]
 800e448:	781b      	ldrb	r3, [r3, #0]
 800e44a:	00db      	lsls	r3, r3, #3
 800e44c:	4ab8      	ldr	r2, [pc, #736]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e44e:	4694      	mov	ip, r2
 800e450:	4463      	add	r3, ip
 800e452:	681a      	ldr	r2, [r3, #0]
 800e454:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e456:	069b      	lsls	r3, r3, #26
 800e458:	431a      	orrs	r2, r3
 800e45a:	683b      	ldr	r3, [r7, #0]
 800e45c:	781b      	ldrb	r3, [r3, #0]
 800e45e:	00db      	lsls	r3, r3, #3
 800e460:	49b3      	ldr	r1, [pc, #716]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e462:	468c      	mov	ip, r1
 800e464:	4463      	add	r3, ip
 800e466:	2180      	movs	r1, #128	@ 0x80
 800e468:	0609      	lsls	r1, r1, #24
 800e46a:	430a      	orrs	r2, r1
 800e46c:	601a      	str	r2, [r3, #0]
 800e46e:	e055      	b.n	800e51c <USB_EPStartXfer+0x4b0>
 800e470:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e472:	2b00      	cmp	r3, #0
 800e474:	d111      	bne.n	800e49a <USB_EPStartXfer+0x42e>
 800e476:	683b      	ldr	r3, [r7, #0]
 800e478:	781b      	ldrb	r3, [r3, #0]
 800e47a:	00db      	lsls	r3, r3, #3
 800e47c:	4aac      	ldr	r2, [pc, #688]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e47e:	4694      	mov	ip, r2
 800e480:	4463      	add	r3, ip
 800e482:	681a      	ldr	r2, [r3, #0]
 800e484:	683b      	ldr	r3, [r7, #0]
 800e486:	781b      	ldrb	r3, [r3, #0]
 800e488:	00db      	lsls	r3, r3, #3
 800e48a:	49a9      	ldr	r1, [pc, #676]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e48c:	468c      	mov	ip, r1
 800e48e:	4463      	add	r3, ip
 800e490:	2180      	movs	r1, #128	@ 0x80
 800e492:	0609      	lsls	r1, r1, #24
 800e494:	430a      	orrs	r2, r1
 800e496:	601a      	str	r2, [r3, #0]
 800e498:	e040      	b.n	800e51c <USB_EPStartXfer+0x4b0>
 800e49a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e49c:	085b      	lsrs	r3, r3, #1
 800e49e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e4a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e4a2:	2201      	movs	r2, #1
 800e4a4:	4013      	ands	r3, r2
 800e4a6:	d002      	beq.n	800e4ae <USB_EPStartXfer+0x442>
 800e4a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e4aa:	3301      	adds	r3, #1
 800e4ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e4ae:	683b      	ldr	r3, [r7, #0]
 800e4b0:	781b      	ldrb	r3, [r3, #0]
 800e4b2:	00db      	lsls	r3, r3, #3
 800e4b4:	4a9e      	ldr	r2, [pc, #632]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e4b6:	4694      	mov	ip, r2
 800e4b8:	4463      	add	r3, ip
 800e4ba:	6819      	ldr	r1, [r3, #0]
 800e4bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e4be:	069a      	lsls	r2, r3, #26
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	781b      	ldrb	r3, [r3, #0]
 800e4c4:	00db      	lsls	r3, r3, #3
 800e4c6:	489a      	ldr	r0, [pc, #616]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e4c8:	4684      	mov	ip, r0
 800e4ca:	4463      	add	r3, ip
 800e4cc:	430a      	orrs	r2, r1
 800e4ce:	601a      	str	r2, [r3, #0]
 800e4d0:	e024      	b.n	800e51c <USB_EPStartXfer+0x4b0>
 800e4d2:	683b      	ldr	r3, [r7, #0]
 800e4d4:	785b      	ldrb	r3, [r3, #1]
 800e4d6:	2b01      	cmp	r3, #1
 800e4d8:	d120      	bne.n	800e51c <USB_EPStartXfer+0x4b0>
 800e4da:	683b      	ldr	r3, [r7, #0]
 800e4dc:	781b      	ldrb	r3, [r3, #0]
 800e4de:	00db      	lsls	r3, r3, #3
 800e4e0:	4a93      	ldr	r2, [pc, #588]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e4e2:	4694      	mov	ip, r2
 800e4e4:	4463      	add	r3, ip
 800e4e6:	681a      	ldr	r2, [r3, #0]
 800e4e8:	683b      	ldr	r3, [r7, #0]
 800e4ea:	781b      	ldrb	r3, [r3, #0]
 800e4ec:	00db      	lsls	r3, r3, #3
 800e4ee:	4990      	ldr	r1, [pc, #576]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e4f0:	468c      	mov	ip, r1
 800e4f2:	4463      	add	r3, ip
 800e4f4:	0412      	lsls	r2, r2, #16
 800e4f6:	0c12      	lsrs	r2, r2, #16
 800e4f8:	601a      	str	r2, [r3, #0]
 800e4fa:	683b      	ldr	r3, [r7, #0]
 800e4fc:	781b      	ldrb	r3, [r3, #0]
 800e4fe:	00db      	lsls	r3, r3, #3
 800e500:	4a8b      	ldr	r2, [pc, #556]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e502:	4694      	mov	ip, r2
 800e504:	4463      	add	r3, ip
 800e506:	6819      	ldr	r1, [r3, #0]
 800e508:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e50a:	041a      	lsls	r2, r3, #16
 800e50c:	683b      	ldr	r3, [r7, #0]
 800e50e:	781b      	ldrb	r3, [r3, #0]
 800e510:	00db      	lsls	r3, r3, #3
 800e512:	4887      	ldr	r0, [pc, #540]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e514:	4684      	mov	ip, r0
 800e516:	4463      	add	r3, ip
 800e518:	430a      	orrs	r2, r1
 800e51a:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e51c:	201a      	movs	r0, #26
 800e51e:	183b      	adds	r3, r7, r0
 800e520:	683a      	ldr	r2, [r7, #0]
 800e522:	8912      	ldrh	r2, [r2, #8]
 800e524:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e526:	683b      	ldr	r3, [r7, #0]
 800e528:	6959      	ldr	r1, [r3, #20]
 800e52a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e52c:	b29c      	uxth	r4, r3
 800e52e:	183b      	adds	r3, r7, r0
 800e530:	881a      	ldrh	r2, [r3, #0]
 800e532:	6878      	ldr	r0, [r7, #4]
 800e534:	0023      	movs	r3, r4
 800e536:	f000 ff3d 	bl	800f3b4 <USB_WritePMA>
            ep->xfer_buff += len;
 800e53a:	683b      	ldr	r3, [r7, #0]
 800e53c:	695a      	ldr	r2, [r3, #20]
 800e53e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e540:	18d2      	adds	r2, r2, r3
 800e542:	683b      	ldr	r3, [r7, #0]
 800e544:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e546:	683b      	ldr	r3, [r7, #0]
 800e548:	6a1a      	ldr	r2, [r3, #32]
 800e54a:	683b      	ldr	r3, [r7, #0]
 800e54c:	691b      	ldr	r3, [r3, #16]
 800e54e:	429a      	cmp	r2, r3
 800e550:	d906      	bls.n	800e560 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800e552:	683b      	ldr	r3, [r7, #0]
 800e554:	6a1a      	ldr	r2, [r3, #32]
 800e556:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e558:	1ad2      	subs	r2, r2, r3
 800e55a:	683b      	ldr	r3, [r7, #0]
 800e55c:	621a      	str	r2, [r3, #32]
 800e55e:	e005      	b.n	800e56c <USB_EPStartXfer+0x500>
            }
            else
            {
              len = ep->xfer_len_db;
 800e560:	683b      	ldr	r3, [r7, #0]
 800e562:	6a1b      	ldr	r3, [r3, #32]
 800e564:	657b      	str	r3, [r7, #84]	@ 0x54
              ep->xfer_len_db = 0U;
 800e566:	683b      	ldr	r3, [r7, #0]
 800e568:	2200      	movs	r2, #0
 800e56a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e56c:	683b      	ldr	r3, [r7, #0]
 800e56e:	785b      	ldrb	r3, [r3, #1]
 800e570:	2b00      	cmp	r3, #0
 800e572:	d162      	bne.n	800e63a <USB_EPStartXfer+0x5ce>
 800e574:	683b      	ldr	r3, [r7, #0]
 800e576:	781b      	ldrb	r3, [r3, #0]
 800e578:	00db      	lsls	r3, r3, #3
 800e57a:	4a6d      	ldr	r2, [pc, #436]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e57c:	4694      	mov	ip, r2
 800e57e:	4463      	add	r3, ip
 800e580:	685a      	ldr	r2, [r3, #4]
 800e582:	683b      	ldr	r3, [r7, #0]
 800e584:	781b      	ldrb	r3, [r3, #0]
 800e586:	00db      	lsls	r3, r3, #3
 800e588:	4969      	ldr	r1, [pc, #420]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e58a:	468c      	mov	ip, r1
 800e58c:	4463      	add	r3, ip
 800e58e:	0192      	lsls	r2, r2, #6
 800e590:	0992      	lsrs	r2, r2, #6
 800e592:	605a      	str	r2, [r3, #4]
 800e594:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e596:	2b3e      	cmp	r3, #62	@ 0x3e
 800e598:	d91e      	bls.n	800e5d8 <USB_EPStartXfer+0x56c>
 800e59a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e59c:	095b      	lsrs	r3, r3, #5
 800e59e:	647b      	str	r3, [r7, #68]	@ 0x44
 800e5a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e5a2:	221f      	movs	r2, #31
 800e5a4:	4013      	ands	r3, r2
 800e5a6:	d102      	bne.n	800e5ae <USB_EPStartXfer+0x542>
 800e5a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5aa:	3b01      	subs	r3, #1
 800e5ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800e5ae:	683b      	ldr	r3, [r7, #0]
 800e5b0:	781b      	ldrb	r3, [r3, #0]
 800e5b2:	00db      	lsls	r3, r3, #3
 800e5b4:	4a5e      	ldr	r2, [pc, #376]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e5b6:	4694      	mov	ip, r2
 800e5b8:	4463      	add	r3, ip
 800e5ba:	685a      	ldr	r2, [r3, #4]
 800e5bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e5be:	069b      	lsls	r3, r3, #26
 800e5c0:	431a      	orrs	r2, r3
 800e5c2:	683b      	ldr	r3, [r7, #0]
 800e5c4:	781b      	ldrb	r3, [r3, #0]
 800e5c6:	00db      	lsls	r3, r3, #3
 800e5c8:	4959      	ldr	r1, [pc, #356]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e5ca:	468c      	mov	ip, r1
 800e5cc:	4463      	add	r3, ip
 800e5ce:	2180      	movs	r1, #128	@ 0x80
 800e5d0:	0609      	lsls	r1, r1, #24
 800e5d2:	430a      	orrs	r2, r1
 800e5d4:	605a      	str	r2, [r3, #4]
 800e5d6:	e055      	b.n	800e684 <USB_EPStartXfer+0x618>
 800e5d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d111      	bne.n	800e602 <USB_EPStartXfer+0x596>
 800e5de:	683b      	ldr	r3, [r7, #0]
 800e5e0:	781b      	ldrb	r3, [r3, #0]
 800e5e2:	00db      	lsls	r3, r3, #3
 800e5e4:	4a52      	ldr	r2, [pc, #328]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e5e6:	4694      	mov	ip, r2
 800e5e8:	4463      	add	r3, ip
 800e5ea:	685a      	ldr	r2, [r3, #4]
 800e5ec:	683b      	ldr	r3, [r7, #0]
 800e5ee:	781b      	ldrb	r3, [r3, #0]
 800e5f0:	00db      	lsls	r3, r3, #3
 800e5f2:	494f      	ldr	r1, [pc, #316]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e5f4:	468c      	mov	ip, r1
 800e5f6:	4463      	add	r3, ip
 800e5f8:	2180      	movs	r1, #128	@ 0x80
 800e5fa:	0609      	lsls	r1, r1, #24
 800e5fc:	430a      	orrs	r2, r1
 800e5fe:	605a      	str	r2, [r3, #4]
 800e600:	e040      	b.n	800e684 <USB_EPStartXfer+0x618>
 800e602:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e604:	085b      	lsrs	r3, r3, #1
 800e606:	647b      	str	r3, [r7, #68]	@ 0x44
 800e608:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e60a:	2201      	movs	r2, #1
 800e60c:	4013      	ands	r3, r2
 800e60e:	d002      	beq.n	800e616 <USB_EPStartXfer+0x5aa>
 800e610:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e612:	3301      	adds	r3, #1
 800e614:	647b      	str	r3, [r7, #68]	@ 0x44
 800e616:	683b      	ldr	r3, [r7, #0]
 800e618:	781b      	ldrb	r3, [r3, #0]
 800e61a:	00db      	lsls	r3, r3, #3
 800e61c:	4a44      	ldr	r2, [pc, #272]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e61e:	4694      	mov	ip, r2
 800e620:	4463      	add	r3, ip
 800e622:	6859      	ldr	r1, [r3, #4]
 800e624:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e626:	069a      	lsls	r2, r3, #26
 800e628:	683b      	ldr	r3, [r7, #0]
 800e62a:	781b      	ldrb	r3, [r3, #0]
 800e62c:	00db      	lsls	r3, r3, #3
 800e62e:	4840      	ldr	r0, [pc, #256]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e630:	4684      	mov	ip, r0
 800e632:	4463      	add	r3, ip
 800e634:	430a      	orrs	r2, r1
 800e636:	605a      	str	r2, [r3, #4]
 800e638:	e024      	b.n	800e684 <USB_EPStartXfer+0x618>
 800e63a:	683b      	ldr	r3, [r7, #0]
 800e63c:	785b      	ldrb	r3, [r3, #1]
 800e63e:	2b01      	cmp	r3, #1
 800e640:	d120      	bne.n	800e684 <USB_EPStartXfer+0x618>
 800e642:	683b      	ldr	r3, [r7, #0]
 800e644:	781b      	ldrb	r3, [r3, #0]
 800e646:	00db      	lsls	r3, r3, #3
 800e648:	4a39      	ldr	r2, [pc, #228]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e64a:	4694      	mov	ip, r2
 800e64c:	4463      	add	r3, ip
 800e64e:	685a      	ldr	r2, [r3, #4]
 800e650:	683b      	ldr	r3, [r7, #0]
 800e652:	781b      	ldrb	r3, [r3, #0]
 800e654:	00db      	lsls	r3, r3, #3
 800e656:	4936      	ldr	r1, [pc, #216]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e658:	468c      	mov	ip, r1
 800e65a:	4463      	add	r3, ip
 800e65c:	0412      	lsls	r2, r2, #16
 800e65e:	0c12      	lsrs	r2, r2, #16
 800e660:	605a      	str	r2, [r3, #4]
 800e662:	683b      	ldr	r3, [r7, #0]
 800e664:	781b      	ldrb	r3, [r3, #0]
 800e666:	00db      	lsls	r3, r3, #3
 800e668:	4a31      	ldr	r2, [pc, #196]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e66a:	4694      	mov	ip, r2
 800e66c:	4463      	add	r3, ip
 800e66e:	6859      	ldr	r1, [r3, #4]
 800e670:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e672:	041a      	lsls	r2, r3, #16
 800e674:	683b      	ldr	r3, [r7, #0]
 800e676:	781b      	ldrb	r3, [r3, #0]
 800e678:	00db      	lsls	r3, r3, #3
 800e67a:	482d      	ldr	r0, [pc, #180]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e67c:	4684      	mov	ip, r0
 800e67e:	4463      	add	r3, ip
 800e680:	430a      	orrs	r2, r1
 800e682:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 800e684:	201a      	movs	r0, #26
 800e686:	183b      	adds	r3, r7, r0
 800e688:	683a      	ldr	r2, [r7, #0]
 800e68a:	8952      	ldrh	r2, [r2, #10]
 800e68c:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e68e:	683b      	ldr	r3, [r7, #0]
 800e690:	6959      	ldr	r1, [r3, #20]
 800e692:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e694:	b29c      	uxth	r4, r3
 800e696:	183b      	adds	r3, r7, r0
 800e698:	881a      	ldrh	r2, [r3, #0]
 800e69a:	6878      	ldr	r0, [r7, #4]
 800e69c:	0023      	movs	r3, r4
 800e69e:	f000 fe89 	bl	800f3b4 <USB_WritePMA>
 800e6a2:	e192      	b.n	800e9ca <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800e6a4:	683b      	ldr	r3, [r7, #0]
 800e6a6:	6a1b      	ldr	r3, [r3, #32]
 800e6a8:	657b      	str	r3, [r7, #84]	@ 0x54

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800e6aa:	687a      	ldr	r2, [r7, #4]
 800e6ac:	683b      	ldr	r3, [r7, #0]
 800e6ae:	781b      	ldrb	r3, [r3, #0]
 800e6b0:	009b      	lsls	r3, r3, #2
 800e6b2:	18d3      	adds	r3, r2, r3
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	4a1f      	ldr	r2, [pc, #124]	@ (800e734 <USB_EPStartXfer+0x6c8>)
 800e6b8:	4013      	ands	r3, r2
 800e6ba:	617b      	str	r3, [r7, #20]
 800e6bc:	687a      	ldr	r2, [r7, #4]
 800e6be:	683b      	ldr	r3, [r7, #0]
 800e6c0:	781b      	ldrb	r3, [r3, #0]
 800e6c2:	009b      	lsls	r3, r3, #2
 800e6c4:	18d3      	adds	r3, r2, r3
 800e6c6:	697a      	ldr	r2, [r7, #20]
 800e6c8:	491b      	ldr	r1, [pc, #108]	@ (800e738 <USB_EPStartXfer+0x6cc>)
 800e6ca:	430a      	orrs	r2, r1
 800e6cc:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e6ce:	683b      	ldr	r3, [r7, #0]
 800e6d0:	781b      	ldrb	r3, [r3, #0]
 800e6d2:	00db      	lsls	r3, r3, #3
 800e6d4:	4a16      	ldr	r2, [pc, #88]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e6d6:	4694      	mov	ip, r2
 800e6d8:	4463      	add	r3, ip
 800e6da:	681a      	ldr	r2, [r3, #0]
 800e6dc:	683b      	ldr	r3, [r7, #0]
 800e6de:	781b      	ldrb	r3, [r3, #0]
 800e6e0:	00db      	lsls	r3, r3, #3
 800e6e2:	4913      	ldr	r1, [pc, #76]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e6e4:	468c      	mov	ip, r1
 800e6e6:	4463      	add	r3, ip
 800e6e8:	0412      	lsls	r2, r2, #16
 800e6ea:	0c12      	lsrs	r2, r2, #16
 800e6ec:	601a      	str	r2, [r3, #0]
 800e6ee:	683b      	ldr	r3, [r7, #0]
 800e6f0:	781b      	ldrb	r3, [r3, #0]
 800e6f2:	00db      	lsls	r3, r3, #3
 800e6f4:	4a0e      	ldr	r2, [pc, #56]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e6f6:	4694      	mov	ip, r2
 800e6f8:	4463      	add	r3, ip
 800e6fa:	6819      	ldr	r1, [r3, #0]
 800e6fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e6fe:	041a      	lsls	r2, r3, #16
 800e700:	683b      	ldr	r3, [r7, #0]
 800e702:	781b      	ldrb	r3, [r3, #0]
 800e704:	00db      	lsls	r3, r3, #3
 800e706:	480a      	ldr	r0, [pc, #40]	@ (800e730 <USB_EPStartXfer+0x6c4>)
 800e708:	4684      	mov	ip, r0
 800e70a:	4463      	add	r3, ip
 800e70c:	430a      	orrs	r2, r1
 800e70e:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e710:	201a      	movs	r0, #26
 800e712:	183b      	adds	r3, r7, r0
 800e714:	683a      	ldr	r2, [r7, #0]
 800e716:	8912      	ldrh	r2, [r2, #8]
 800e718:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e71a:	683b      	ldr	r3, [r7, #0]
 800e71c:	6959      	ldr	r1, [r3, #20]
 800e71e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e720:	b29c      	uxth	r4, r3
 800e722:	183b      	adds	r3, r7, r0
 800e724:	881a      	ldrh	r2, [r3, #0]
 800e726:	6878      	ldr	r0, [r7, #4]
 800e728:	0023      	movs	r3, r4
 800e72a:	f000 fe43 	bl	800f3b4 <USB_WritePMA>
 800e72e:	e14c      	b.n	800e9ca <USB_EPStartXfer+0x95e>
 800e730:	40009800 	.word	0x40009800
 800e734:	07ff8e8f 	.word	0x07ff8e8f
 800e738:	00008080 	.word	0x00008080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800e73c:	683b      	ldr	r3, [r7, #0]
 800e73e:	6a1a      	ldr	r2, [r3, #32]
 800e740:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e742:	1ad2      	subs	r2, r2, r3
 800e744:	683b      	ldr	r3, [r7, #0]
 800e746:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e748:	687a      	ldr	r2, [r7, #4]
 800e74a:	683b      	ldr	r3, [r7, #0]
 800e74c:	781b      	ldrb	r3, [r3, #0]
 800e74e:	009b      	lsls	r3, r3, #2
 800e750:	18d3      	adds	r3, r2, r3
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	2240      	movs	r2, #64	@ 0x40
 800e756:	4013      	ands	r3, r2
 800e758:	d100      	bne.n	800e75c <USB_EPStartXfer+0x6f0>
 800e75a:	e09b      	b.n	800e894 <USB_EPStartXfer+0x828>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e75c:	683b      	ldr	r3, [r7, #0]
 800e75e:	785b      	ldrb	r3, [r3, #1]
 800e760:	2b00      	cmp	r3, #0
 800e762:	d162      	bne.n	800e82a <USB_EPStartXfer+0x7be>
 800e764:	683b      	ldr	r3, [r7, #0]
 800e766:	781b      	ldrb	r3, [r3, #0]
 800e768:	00db      	lsls	r3, r3, #3
 800e76a:	4ad6      	ldr	r2, [pc, #856]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e76c:	4694      	mov	ip, r2
 800e76e:	4463      	add	r3, ip
 800e770:	685a      	ldr	r2, [r3, #4]
 800e772:	683b      	ldr	r3, [r7, #0]
 800e774:	781b      	ldrb	r3, [r3, #0]
 800e776:	00db      	lsls	r3, r3, #3
 800e778:	49d2      	ldr	r1, [pc, #840]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e77a:	468c      	mov	ip, r1
 800e77c:	4463      	add	r3, ip
 800e77e:	0192      	lsls	r2, r2, #6
 800e780:	0992      	lsrs	r2, r2, #6
 800e782:	605a      	str	r2, [r3, #4]
 800e784:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e786:	2b3e      	cmp	r3, #62	@ 0x3e
 800e788:	d91e      	bls.n	800e7c8 <USB_EPStartXfer+0x75c>
 800e78a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e78c:	095b      	lsrs	r3, r3, #5
 800e78e:	643b      	str	r3, [r7, #64]	@ 0x40
 800e790:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e792:	221f      	movs	r2, #31
 800e794:	4013      	ands	r3, r2
 800e796:	d102      	bne.n	800e79e <USB_EPStartXfer+0x732>
 800e798:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e79a:	3b01      	subs	r3, #1
 800e79c:	643b      	str	r3, [r7, #64]	@ 0x40
 800e79e:	683b      	ldr	r3, [r7, #0]
 800e7a0:	781b      	ldrb	r3, [r3, #0]
 800e7a2:	00db      	lsls	r3, r3, #3
 800e7a4:	4ac7      	ldr	r2, [pc, #796]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e7a6:	4694      	mov	ip, r2
 800e7a8:	4463      	add	r3, ip
 800e7aa:	685a      	ldr	r2, [r3, #4]
 800e7ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e7ae:	069b      	lsls	r3, r3, #26
 800e7b0:	431a      	orrs	r2, r3
 800e7b2:	683b      	ldr	r3, [r7, #0]
 800e7b4:	781b      	ldrb	r3, [r3, #0]
 800e7b6:	00db      	lsls	r3, r3, #3
 800e7b8:	49c2      	ldr	r1, [pc, #776]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e7ba:	468c      	mov	ip, r1
 800e7bc:	4463      	add	r3, ip
 800e7be:	2180      	movs	r1, #128	@ 0x80
 800e7c0:	0609      	lsls	r1, r1, #24
 800e7c2:	430a      	orrs	r2, r1
 800e7c4:	605a      	str	r2, [r3, #4]
 800e7c6:	e055      	b.n	800e874 <USB_EPStartXfer+0x808>
 800e7c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d111      	bne.n	800e7f2 <USB_EPStartXfer+0x786>
 800e7ce:	683b      	ldr	r3, [r7, #0]
 800e7d0:	781b      	ldrb	r3, [r3, #0]
 800e7d2:	00db      	lsls	r3, r3, #3
 800e7d4:	4abb      	ldr	r2, [pc, #748]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e7d6:	4694      	mov	ip, r2
 800e7d8:	4463      	add	r3, ip
 800e7da:	685a      	ldr	r2, [r3, #4]
 800e7dc:	683b      	ldr	r3, [r7, #0]
 800e7de:	781b      	ldrb	r3, [r3, #0]
 800e7e0:	00db      	lsls	r3, r3, #3
 800e7e2:	49b8      	ldr	r1, [pc, #736]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e7e4:	468c      	mov	ip, r1
 800e7e6:	4463      	add	r3, ip
 800e7e8:	2180      	movs	r1, #128	@ 0x80
 800e7ea:	0609      	lsls	r1, r1, #24
 800e7ec:	430a      	orrs	r2, r1
 800e7ee:	605a      	str	r2, [r3, #4]
 800e7f0:	e040      	b.n	800e874 <USB_EPStartXfer+0x808>
 800e7f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e7f4:	085b      	lsrs	r3, r3, #1
 800e7f6:	643b      	str	r3, [r7, #64]	@ 0x40
 800e7f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e7fa:	2201      	movs	r2, #1
 800e7fc:	4013      	ands	r3, r2
 800e7fe:	d002      	beq.n	800e806 <USB_EPStartXfer+0x79a>
 800e800:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e802:	3301      	adds	r3, #1
 800e804:	643b      	str	r3, [r7, #64]	@ 0x40
 800e806:	683b      	ldr	r3, [r7, #0]
 800e808:	781b      	ldrb	r3, [r3, #0]
 800e80a:	00db      	lsls	r3, r3, #3
 800e80c:	4aad      	ldr	r2, [pc, #692]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e80e:	4694      	mov	ip, r2
 800e810:	4463      	add	r3, ip
 800e812:	6859      	ldr	r1, [r3, #4]
 800e814:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e816:	069a      	lsls	r2, r3, #26
 800e818:	683b      	ldr	r3, [r7, #0]
 800e81a:	781b      	ldrb	r3, [r3, #0]
 800e81c:	00db      	lsls	r3, r3, #3
 800e81e:	48a9      	ldr	r0, [pc, #676]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e820:	4684      	mov	ip, r0
 800e822:	4463      	add	r3, ip
 800e824:	430a      	orrs	r2, r1
 800e826:	605a      	str	r2, [r3, #4]
 800e828:	e024      	b.n	800e874 <USB_EPStartXfer+0x808>
 800e82a:	683b      	ldr	r3, [r7, #0]
 800e82c:	785b      	ldrb	r3, [r3, #1]
 800e82e:	2b01      	cmp	r3, #1
 800e830:	d120      	bne.n	800e874 <USB_EPStartXfer+0x808>
 800e832:	683b      	ldr	r3, [r7, #0]
 800e834:	781b      	ldrb	r3, [r3, #0]
 800e836:	00db      	lsls	r3, r3, #3
 800e838:	4aa2      	ldr	r2, [pc, #648]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e83a:	4694      	mov	ip, r2
 800e83c:	4463      	add	r3, ip
 800e83e:	685a      	ldr	r2, [r3, #4]
 800e840:	683b      	ldr	r3, [r7, #0]
 800e842:	781b      	ldrb	r3, [r3, #0]
 800e844:	00db      	lsls	r3, r3, #3
 800e846:	499f      	ldr	r1, [pc, #636]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e848:	468c      	mov	ip, r1
 800e84a:	4463      	add	r3, ip
 800e84c:	0412      	lsls	r2, r2, #16
 800e84e:	0c12      	lsrs	r2, r2, #16
 800e850:	605a      	str	r2, [r3, #4]
 800e852:	683b      	ldr	r3, [r7, #0]
 800e854:	781b      	ldrb	r3, [r3, #0]
 800e856:	00db      	lsls	r3, r3, #3
 800e858:	4a9a      	ldr	r2, [pc, #616]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e85a:	4694      	mov	ip, r2
 800e85c:	4463      	add	r3, ip
 800e85e:	6859      	ldr	r1, [r3, #4]
 800e860:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e862:	041a      	lsls	r2, r3, #16
 800e864:	683b      	ldr	r3, [r7, #0]
 800e866:	781b      	ldrb	r3, [r3, #0]
 800e868:	00db      	lsls	r3, r3, #3
 800e86a:	4896      	ldr	r0, [pc, #600]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e86c:	4684      	mov	ip, r0
 800e86e:	4463      	add	r3, ip
 800e870:	430a      	orrs	r2, r1
 800e872:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 800e874:	201a      	movs	r0, #26
 800e876:	183b      	adds	r3, r7, r0
 800e878:	683a      	ldr	r2, [r7, #0]
 800e87a:	8952      	ldrh	r2, [r2, #10]
 800e87c:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e87e:	683b      	ldr	r3, [r7, #0]
 800e880:	6959      	ldr	r1, [r3, #20]
 800e882:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e884:	b29c      	uxth	r4, r3
 800e886:	183b      	adds	r3, r7, r0
 800e888:	881a      	ldrh	r2, [r3, #0]
 800e88a:	6878      	ldr	r0, [r7, #4]
 800e88c:	0023      	movs	r3, r4
 800e88e:	f000 fd91 	bl	800f3b4 <USB_WritePMA>
 800e892:	e09a      	b.n	800e9ca <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e894:	683b      	ldr	r3, [r7, #0]
 800e896:	785b      	ldrb	r3, [r3, #1]
 800e898:	2b00      	cmp	r3, #0
 800e89a:	d162      	bne.n	800e962 <USB_EPStartXfer+0x8f6>
 800e89c:	683b      	ldr	r3, [r7, #0]
 800e89e:	781b      	ldrb	r3, [r3, #0]
 800e8a0:	00db      	lsls	r3, r3, #3
 800e8a2:	4a88      	ldr	r2, [pc, #544]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e8a4:	4694      	mov	ip, r2
 800e8a6:	4463      	add	r3, ip
 800e8a8:	681a      	ldr	r2, [r3, #0]
 800e8aa:	683b      	ldr	r3, [r7, #0]
 800e8ac:	781b      	ldrb	r3, [r3, #0]
 800e8ae:	00db      	lsls	r3, r3, #3
 800e8b0:	4984      	ldr	r1, [pc, #528]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e8b2:	468c      	mov	ip, r1
 800e8b4:	4463      	add	r3, ip
 800e8b6:	0192      	lsls	r2, r2, #6
 800e8b8:	0992      	lsrs	r2, r2, #6
 800e8ba:	601a      	str	r2, [r3, #0]
 800e8bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8be:	2b3e      	cmp	r3, #62	@ 0x3e
 800e8c0:	d91e      	bls.n	800e900 <USB_EPStartXfer+0x894>
 800e8c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8c4:	095b      	lsrs	r3, r3, #5
 800e8c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e8c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e8ca:	221f      	movs	r2, #31
 800e8cc:	4013      	ands	r3, r2
 800e8ce:	d102      	bne.n	800e8d6 <USB_EPStartXfer+0x86a>
 800e8d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8d2:	3b01      	subs	r3, #1
 800e8d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e8d6:	683b      	ldr	r3, [r7, #0]
 800e8d8:	781b      	ldrb	r3, [r3, #0]
 800e8da:	00db      	lsls	r3, r3, #3
 800e8dc:	4a79      	ldr	r2, [pc, #484]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e8de:	4694      	mov	ip, r2
 800e8e0:	4463      	add	r3, ip
 800e8e2:	681a      	ldr	r2, [r3, #0]
 800e8e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e8e6:	069b      	lsls	r3, r3, #26
 800e8e8:	431a      	orrs	r2, r3
 800e8ea:	683b      	ldr	r3, [r7, #0]
 800e8ec:	781b      	ldrb	r3, [r3, #0]
 800e8ee:	00db      	lsls	r3, r3, #3
 800e8f0:	4974      	ldr	r1, [pc, #464]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e8f2:	468c      	mov	ip, r1
 800e8f4:	4463      	add	r3, ip
 800e8f6:	2180      	movs	r1, #128	@ 0x80
 800e8f8:	0609      	lsls	r1, r1, #24
 800e8fa:	430a      	orrs	r2, r1
 800e8fc:	601a      	str	r2, [r3, #0]
 800e8fe:	e055      	b.n	800e9ac <USB_EPStartXfer+0x940>
 800e900:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e902:	2b00      	cmp	r3, #0
 800e904:	d111      	bne.n	800e92a <USB_EPStartXfer+0x8be>
 800e906:	683b      	ldr	r3, [r7, #0]
 800e908:	781b      	ldrb	r3, [r3, #0]
 800e90a:	00db      	lsls	r3, r3, #3
 800e90c:	4a6d      	ldr	r2, [pc, #436]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e90e:	4694      	mov	ip, r2
 800e910:	4463      	add	r3, ip
 800e912:	681a      	ldr	r2, [r3, #0]
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	781b      	ldrb	r3, [r3, #0]
 800e918:	00db      	lsls	r3, r3, #3
 800e91a:	496a      	ldr	r1, [pc, #424]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e91c:	468c      	mov	ip, r1
 800e91e:	4463      	add	r3, ip
 800e920:	2180      	movs	r1, #128	@ 0x80
 800e922:	0609      	lsls	r1, r1, #24
 800e924:	430a      	orrs	r2, r1
 800e926:	601a      	str	r2, [r3, #0]
 800e928:	e040      	b.n	800e9ac <USB_EPStartXfer+0x940>
 800e92a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e92c:	085b      	lsrs	r3, r3, #1
 800e92e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e930:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e932:	2201      	movs	r2, #1
 800e934:	4013      	ands	r3, r2
 800e936:	d002      	beq.n	800e93e <USB_EPStartXfer+0x8d2>
 800e938:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e93a:	3301      	adds	r3, #1
 800e93c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e93e:	683b      	ldr	r3, [r7, #0]
 800e940:	781b      	ldrb	r3, [r3, #0]
 800e942:	00db      	lsls	r3, r3, #3
 800e944:	4a5f      	ldr	r2, [pc, #380]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e946:	4694      	mov	ip, r2
 800e948:	4463      	add	r3, ip
 800e94a:	6819      	ldr	r1, [r3, #0]
 800e94c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e94e:	069a      	lsls	r2, r3, #26
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	781b      	ldrb	r3, [r3, #0]
 800e954:	00db      	lsls	r3, r3, #3
 800e956:	485b      	ldr	r0, [pc, #364]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e958:	4684      	mov	ip, r0
 800e95a:	4463      	add	r3, ip
 800e95c:	430a      	orrs	r2, r1
 800e95e:	601a      	str	r2, [r3, #0]
 800e960:	e024      	b.n	800e9ac <USB_EPStartXfer+0x940>
 800e962:	683b      	ldr	r3, [r7, #0]
 800e964:	785b      	ldrb	r3, [r3, #1]
 800e966:	2b01      	cmp	r3, #1
 800e968:	d120      	bne.n	800e9ac <USB_EPStartXfer+0x940>
 800e96a:	683b      	ldr	r3, [r7, #0]
 800e96c:	781b      	ldrb	r3, [r3, #0]
 800e96e:	00db      	lsls	r3, r3, #3
 800e970:	4a54      	ldr	r2, [pc, #336]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e972:	4694      	mov	ip, r2
 800e974:	4463      	add	r3, ip
 800e976:	681a      	ldr	r2, [r3, #0]
 800e978:	683b      	ldr	r3, [r7, #0]
 800e97a:	781b      	ldrb	r3, [r3, #0]
 800e97c:	00db      	lsls	r3, r3, #3
 800e97e:	4951      	ldr	r1, [pc, #324]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e980:	468c      	mov	ip, r1
 800e982:	4463      	add	r3, ip
 800e984:	0412      	lsls	r2, r2, #16
 800e986:	0c12      	lsrs	r2, r2, #16
 800e988:	601a      	str	r2, [r3, #0]
 800e98a:	683b      	ldr	r3, [r7, #0]
 800e98c:	781b      	ldrb	r3, [r3, #0]
 800e98e:	00db      	lsls	r3, r3, #3
 800e990:	4a4c      	ldr	r2, [pc, #304]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e992:	4694      	mov	ip, r2
 800e994:	4463      	add	r3, ip
 800e996:	6819      	ldr	r1, [r3, #0]
 800e998:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e99a:	041a      	lsls	r2, r3, #16
 800e99c:	683b      	ldr	r3, [r7, #0]
 800e99e:	781b      	ldrb	r3, [r3, #0]
 800e9a0:	00db      	lsls	r3, r3, #3
 800e9a2:	4848      	ldr	r0, [pc, #288]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800e9a4:	4684      	mov	ip, r0
 800e9a6:	4463      	add	r3, ip
 800e9a8:	430a      	orrs	r2, r1
 800e9aa:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e9ac:	201a      	movs	r0, #26
 800e9ae:	183b      	adds	r3, r7, r0
 800e9b0:	683a      	ldr	r2, [r7, #0]
 800e9b2:	8912      	ldrh	r2, [r2, #8]
 800e9b4:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e9b6:	683b      	ldr	r3, [r7, #0]
 800e9b8:	6959      	ldr	r1, [r3, #20]
 800e9ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e9bc:	b29c      	uxth	r4, r3
 800e9be:	183b      	adds	r3, r7, r0
 800e9c0:	881a      	ldrh	r2, [r3, #0]
 800e9c2:	6878      	ldr	r0, [r7, #4]
 800e9c4:	0023      	movs	r3, r4
 800e9c6:	f000 fcf5 	bl	800f3b4 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800e9ca:	687a      	ldr	r2, [r7, #4]
 800e9cc:	683b      	ldr	r3, [r7, #0]
 800e9ce:	781b      	ldrb	r3, [r3, #0]
 800e9d0:	009b      	lsls	r3, r3, #2
 800e9d2:	18d3      	adds	r3, r2, r3
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	4a3c      	ldr	r2, [pc, #240]	@ (800eac8 <USB_EPStartXfer+0xa5c>)
 800e9d8:	4013      	ands	r3, r2
 800e9da:	60fb      	str	r3, [r7, #12]
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	2210      	movs	r2, #16
 800e9e0:	4053      	eors	r3, r2
 800e9e2:	60fb      	str	r3, [r7, #12]
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	2220      	movs	r2, #32
 800e9e8:	4053      	eors	r3, r2
 800e9ea:	60fb      	str	r3, [r7, #12]
 800e9ec:	687a      	ldr	r2, [r7, #4]
 800e9ee:	683b      	ldr	r3, [r7, #0]
 800e9f0:	781b      	ldrb	r3, [r3, #0]
 800e9f2:	009b      	lsls	r3, r3, #2
 800e9f4:	18d3      	adds	r3, r2, r3
 800e9f6:	68fa      	ldr	r2, [r7, #12]
 800e9f8:	4934      	ldr	r1, [pc, #208]	@ (800eacc <USB_EPStartXfer+0xa60>)
 800e9fa:	430a      	orrs	r2, r1
 800e9fc:	601a      	str	r2, [r3, #0]
 800e9fe:	e340      	b.n	800f082 <USB_EPStartXfer+0x1016>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800ea00:	683b      	ldr	r3, [r7, #0]
 800ea02:	7b1b      	ldrb	r3, [r3, #12]
 800ea04:	2b00      	cmp	r3, #0
 800ea06:	d000      	beq.n	800ea0a <USB_EPStartXfer+0x99e>
 800ea08:	e07e      	b.n	800eb08 <USB_EPStartXfer+0xa9c>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800ea0a:	683b      	ldr	r3, [r7, #0]
 800ea0c:	699a      	ldr	r2, [r3, #24]
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	691b      	ldr	r3, [r3, #16]
 800ea12:	429a      	cmp	r2, r3
 800ea14:	d909      	bls.n	800ea2a <USB_EPStartXfer+0x9be>
      {
        len = ep->maxpacket;
 800ea16:	683b      	ldr	r3, [r7, #0]
 800ea18:	691b      	ldr	r3, [r3, #16]
 800ea1a:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len -= len;
 800ea1c:	683b      	ldr	r3, [r7, #0]
 800ea1e:	699a      	ldr	r2, [r3, #24]
 800ea20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea22:	1ad2      	subs	r2, r2, r3
 800ea24:	683b      	ldr	r3, [r7, #0]
 800ea26:	619a      	str	r2, [r3, #24]
 800ea28:	e005      	b.n	800ea36 <USB_EPStartXfer+0x9ca>
      }
      else
      {
        len = ep->xfer_len;
 800ea2a:	683b      	ldr	r3, [r7, #0]
 800ea2c:	699b      	ldr	r3, [r3, #24]
 800ea2e:	657b      	str	r3, [r7, #84]	@ 0x54
        ep->xfer_len = 0U;
 800ea30:	683b      	ldr	r3, [r7, #0]
 800ea32:	2200      	movs	r2, #0
 800ea34:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	781b      	ldrb	r3, [r3, #0]
 800ea3a:	00db      	lsls	r3, r3, #3
 800ea3c:	4a21      	ldr	r2, [pc, #132]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800ea3e:	4694      	mov	ip, r2
 800ea40:	4463      	add	r3, ip
 800ea42:	685a      	ldr	r2, [r3, #4]
 800ea44:	683b      	ldr	r3, [r7, #0]
 800ea46:	781b      	ldrb	r3, [r3, #0]
 800ea48:	00db      	lsls	r3, r3, #3
 800ea4a:	491e      	ldr	r1, [pc, #120]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800ea4c:	468c      	mov	ip, r1
 800ea4e:	4463      	add	r3, ip
 800ea50:	0192      	lsls	r2, r2, #6
 800ea52:	0992      	lsrs	r2, r2, #6
 800ea54:	605a      	str	r2, [r3, #4]
 800ea56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea58:	2b3e      	cmp	r3, #62	@ 0x3e
 800ea5a:	d91e      	bls.n	800ea9a <USB_EPStartXfer+0xa2e>
 800ea5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea5e:	095b      	lsrs	r3, r3, #5
 800ea60:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ea62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea64:	221f      	movs	r2, #31
 800ea66:	4013      	ands	r3, r2
 800ea68:	d102      	bne.n	800ea70 <USB_EPStartXfer+0xa04>
 800ea6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea6c:	3b01      	subs	r3, #1
 800ea6e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ea70:	683b      	ldr	r3, [r7, #0]
 800ea72:	781b      	ldrb	r3, [r3, #0]
 800ea74:	00db      	lsls	r3, r3, #3
 800ea76:	4a13      	ldr	r2, [pc, #76]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800ea78:	4694      	mov	ip, r2
 800ea7a:	4463      	add	r3, ip
 800ea7c:	685a      	ldr	r2, [r3, #4]
 800ea7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea80:	069b      	lsls	r3, r3, #26
 800ea82:	431a      	orrs	r2, r3
 800ea84:	683b      	ldr	r3, [r7, #0]
 800ea86:	781b      	ldrb	r3, [r3, #0]
 800ea88:	00db      	lsls	r3, r3, #3
 800ea8a:	490e      	ldr	r1, [pc, #56]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800ea8c:	468c      	mov	ip, r1
 800ea8e:	4463      	add	r3, ip
 800ea90:	2180      	movs	r1, #128	@ 0x80
 800ea92:	0609      	lsls	r1, r1, #24
 800ea94:	430a      	orrs	r2, r1
 800ea96:	605a      	str	r2, [r3, #4]
 800ea98:	e2d7      	b.n	800f04a <USB_EPStartXfer+0xfde>
 800ea9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d117      	bne.n	800ead0 <USB_EPStartXfer+0xa64>
 800eaa0:	683b      	ldr	r3, [r7, #0]
 800eaa2:	781b      	ldrb	r3, [r3, #0]
 800eaa4:	00db      	lsls	r3, r3, #3
 800eaa6:	4a07      	ldr	r2, [pc, #28]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800eaa8:	4694      	mov	ip, r2
 800eaaa:	4463      	add	r3, ip
 800eaac:	685a      	ldr	r2, [r3, #4]
 800eaae:	683b      	ldr	r3, [r7, #0]
 800eab0:	781b      	ldrb	r3, [r3, #0]
 800eab2:	00db      	lsls	r3, r3, #3
 800eab4:	4903      	ldr	r1, [pc, #12]	@ (800eac4 <USB_EPStartXfer+0xa58>)
 800eab6:	468c      	mov	ip, r1
 800eab8:	4463      	add	r3, ip
 800eaba:	2180      	movs	r1, #128	@ 0x80
 800eabc:	0609      	lsls	r1, r1, #24
 800eabe:	430a      	orrs	r2, r1
 800eac0:	605a      	str	r2, [r3, #4]
 800eac2:	e2c2      	b.n	800f04a <USB_EPStartXfer+0xfde>
 800eac4:	40009800 	.word	0x40009800
 800eac8:	07ff8fbf 	.word	0x07ff8fbf
 800eacc:	00008080 	.word	0x00008080
 800ead0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ead2:	085b      	lsrs	r3, r3, #1
 800ead4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ead6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ead8:	2201      	movs	r2, #1
 800eada:	4013      	ands	r3, r2
 800eadc:	d002      	beq.n	800eae4 <USB_EPStartXfer+0xa78>
 800eade:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eae0:	3301      	adds	r3, #1
 800eae2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800eae4:	683b      	ldr	r3, [r7, #0]
 800eae6:	781b      	ldrb	r3, [r3, #0]
 800eae8:	00db      	lsls	r3, r3, #3
 800eaea:	4ac4      	ldr	r2, [pc, #784]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800eaec:	4694      	mov	ip, r2
 800eaee:	4463      	add	r3, ip
 800eaf0:	6859      	ldr	r1, [r3, #4]
 800eaf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eaf4:	069a      	lsls	r2, r3, #26
 800eaf6:	683b      	ldr	r3, [r7, #0]
 800eaf8:	781b      	ldrb	r3, [r3, #0]
 800eafa:	00db      	lsls	r3, r3, #3
 800eafc:	48bf      	ldr	r0, [pc, #764]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800eafe:	4684      	mov	ip, r0
 800eb00:	4463      	add	r3, ip
 800eb02:	430a      	orrs	r2, r1
 800eb04:	605a      	str	r2, [r3, #4]
 800eb06:	e2a0      	b.n	800f04a <USB_EPStartXfer+0xfde>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	78db      	ldrb	r3, [r3, #3]
 800eb0c:	2b02      	cmp	r3, #2
 800eb0e:	d000      	beq.n	800eb12 <USB_EPStartXfer+0xaa6>
 800eb10:	e15f      	b.n	800edd2 <USB_EPStartXfer+0xd66>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800eb12:	683b      	ldr	r3, [r7, #0]
 800eb14:	785b      	ldrb	r3, [r3, #1]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d168      	bne.n	800ebec <USB_EPStartXfer+0xb80>
 800eb1a:	683b      	ldr	r3, [r7, #0]
 800eb1c:	781b      	ldrb	r3, [r3, #0]
 800eb1e:	00db      	lsls	r3, r3, #3
 800eb20:	4ab6      	ldr	r2, [pc, #728]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800eb22:	4694      	mov	ip, r2
 800eb24:	4463      	add	r3, ip
 800eb26:	681a      	ldr	r2, [r3, #0]
 800eb28:	683b      	ldr	r3, [r7, #0]
 800eb2a:	781b      	ldrb	r3, [r3, #0]
 800eb2c:	00db      	lsls	r3, r3, #3
 800eb2e:	49b3      	ldr	r1, [pc, #716]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800eb30:	468c      	mov	ip, r1
 800eb32:	4463      	add	r3, ip
 800eb34:	0192      	lsls	r2, r2, #6
 800eb36:	0992      	lsrs	r2, r2, #6
 800eb38:	601a      	str	r2, [r3, #0]
 800eb3a:	683b      	ldr	r3, [r7, #0]
 800eb3c:	691b      	ldr	r3, [r3, #16]
 800eb3e:	2b3e      	cmp	r3, #62	@ 0x3e
 800eb40:	d920      	bls.n	800eb84 <USB_EPStartXfer+0xb18>
 800eb42:	683b      	ldr	r3, [r7, #0]
 800eb44:	691b      	ldr	r3, [r3, #16]
 800eb46:	095b      	lsrs	r3, r3, #5
 800eb48:	637b      	str	r3, [r7, #52]	@ 0x34
 800eb4a:	683b      	ldr	r3, [r7, #0]
 800eb4c:	691b      	ldr	r3, [r3, #16]
 800eb4e:	221f      	movs	r2, #31
 800eb50:	4013      	ands	r3, r2
 800eb52:	d102      	bne.n	800eb5a <USB_EPStartXfer+0xaee>
 800eb54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb56:	3b01      	subs	r3, #1
 800eb58:	637b      	str	r3, [r7, #52]	@ 0x34
 800eb5a:	683b      	ldr	r3, [r7, #0]
 800eb5c:	781b      	ldrb	r3, [r3, #0]
 800eb5e:	00db      	lsls	r3, r3, #3
 800eb60:	4aa6      	ldr	r2, [pc, #664]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800eb62:	4694      	mov	ip, r2
 800eb64:	4463      	add	r3, ip
 800eb66:	681a      	ldr	r2, [r3, #0]
 800eb68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb6a:	069b      	lsls	r3, r3, #26
 800eb6c:	431a      	orrs	r2, r3
 800eb6e:	683b      	ldr	r3, [r7, #0]
 800eb70:	781b      	ldrb	r3, [r3, #0]
 800eb72:	00db      	lsls	r3, r3, #3
 800eb74:	49a1      	ldr	r1, [pc, #644]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800eb76:	468c      	mov	ip, r1
 800eb78:	4463      	add	r3, ip
 800eb7a:	2180      	movs	r1, #128	@ 0x80
 800eb7c:	0609      	lsls	r1, r1, #24
 800eb7e:	430a      	orrs	r2, r1
 800eb80:	601a      	str	r2, [r3, #0]
 800eb82:	e059      	b.n	800ec38 <USB_EPStartXfer+0xbcc>
 800eb84:	683b      	ldr	r3, [r7, #0]
 800eb86:	691b      	ldr	r3, [r3, #16]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d111      	bne.n	800ebb0 <USB_EPStartXfer+0xb44>
 800eb8c:	683b      	ldr	r3, [r7, #0]
 800eb8e:	781b      	ldrb	r3, [r3, #0]
 800eb90:	00db      	lsls	r3, r3, #3
 800eb92:	4a9a      	ldr	r2, [pc, #616]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800eb94:	4694      	mov	ip, r2
 800eb96:	4463      	add	r3, ip
 800eb98:	681a      	ldr	r2, [r3, #0]
 800eb9a:	683b      	ldr	r3, [r7, #0]
 800eb9c:	781b      	ldrb	r3, [r3, #0]
 800eb9e:	00db      	lsls	r3, r3, #3
 800eba0:	4996      	ldr	r1, [pc, #600]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800eba2:	468c      	mov	ip, r1
 800eba4:	4463      	add	r3, ip
 800eba6:	2180      	movs	r1, #128	@ 0x80
 800eba8:	0609      	lsls	r1, r1, #24
 800ebaa:	430a      	orrs	r2, r1
 800ebac:	601a      	str	r2, [r3, #0]
 800ebae:	e043      	b.n	800ec38 <USB_EPStartXfer+0xbcc>
 800ebb0:	683b      	ldr	r3, [r7, #0]
 800ebb2:	691b      	ldr	r3, [r3, #16]
 800ebb4:	085b      	lsrs	r3, r3, #1
 800ebb6:	637b      	str	r3, [r7, #52]	@ 0x34
 800ebb8:	683b      	ldr	r3, [r7, #0]
 800ebba:	691b      	ldr	r3, [r3, #16]
 800ebbc:	2201      	movs	r2, #1
 800ebbe:	4013      	ands	r3, r2
 800ebc0:	d002      	beq.n	800ebc8 <USB_EPStartXfer+0xb5c>
 800ebc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebc4:	3301      	adds	r3, #1
 800ebc6:	637b      	str	r3, [r7, #52]	@ 0x34
 800ebc8:	683b      	ldr	r3, [r7, #0]
 800ebca:	781b      	ldrb	r3, [r3, #0]
 800ebcc:	00db      	lsls	r3, r3, #3
 800ebce:	4a8b      	ldr	r2, [pc, #556]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ebd0:	4694      	mov	ip, r2
 800ebd2:	4463      	add	r3, ip
 800ebd4:	6819      	ldr	r1, [r3, #0]
 800ebd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ebd8:	069a      	lsls	r2, r3, #26
 800ebda:	683b      	ldr	r3, [r7, #0]
 800ebdc:	781b      	ldrb	r3, [r3, #0]
 800ebde:	00db      	lsls	r3, r3, #3
 800ebe0:	4886      	ldr	r0, [pc, #536]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ebe2:	4684      	mov	ip, r0
 800ebe4:	4463      	add	r3, ip
 800ebe6:	430a      	orrs	r2, r1
 800ebe8:	601a      	str	r2, [r3, #0]
 800ebea:	e025      	b.n	800ec38 <USB_EPStartXfer+0xbcc>
 800ebec:	683b      	ldr	r3, [r7, #0]
 800ebee:	785b      	ldrb	r3, [r3, #1]
 800ebf0:	2b01      	cmp	r3, #1
 800ebf2:	d121      	bne.n	800ec38 <USB_EPStartXfer+0xbcc>
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	781b      	ldrb	r3, [r3, #0]
 800ebf8:	00db      	lsls	r3, r3, #3
 800ebfa:	4a80      	ldr	r2, [pc, #512]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ebfc:	4694      	mov	ip, r2
 800ebfe:	4463      	add	r3, ip
 800ec00:	681a      	ldr	r2, [r3, #0]
 800ec02:	683b      	ldr	r3, [r7, #0]
 800ec04:	781b      	ldrb	r3, [r3, #0]
 800ec06:	00db      	lsls	r3, r3, #3
 800ec08:	497c      	ldr	r1, [pc, #496]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ec0a:	468c      	mov	ip, r1
 800ec0c:	4463      	add	r3, ip
 800ec0e:	0412      	lsls	r2, r2, #16
 800ec10:	0c12      	lsrs	r2, r2, #16
 800ec12:	601a      	str	r2, [r3, #0]
 800ec14:	683b      	ldr	r3, [r7, #0]
 800ec16:	781b      	ldrb	r3, [r3, #0]
 800ec18:	00db      	lsls	r3, r3, #3
 800ec1a:	4a78      	ldr	r2, [pc, #480]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ec1c:	4694      	mov	ip, r2
 800ec1e:	4463      	add	r3, ip
 800ec20:	6819      	ldr	r1, [r3, #0]
 800ec22:	683b      	ldr	r3, [r7, #0]
 800ec24:	691b      	ldr	r3, [r3, #16]
 800ec26:	041a      	lsls	r2, r3, #16
 800ec28:	683b      	ldr	r3, [r7, #0]
 800ec2a:	781b      	ldrb	r3, [r3, #0]
 800ec2c:	00db      	lsls	r3, r3, #3
 800ec2e:	4873      	ldr	r0, [pc, #460]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ec30:	4684      	mov	ip, r0
 800ec32:	4463      	add	r3, ip
 800ec34:	430a      	orrs	r2, r1
 800ec36:	601a      	str	r2, [r3, #0]
 800ec38:	683b      	ldr	r3, [r7, #0]
 800ec3a:	785b      	ldrb	r3, [r3, #1]
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d168      	bne.n	800ed12 <USB_EPStartXfer+0xca6>
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	781b      	ldrb	r3, [r3, #0]
 800ec44:	00db      	lsls	r3, r3, #3
 800ec46:	4a6d      	ldr	r2, [pc, #436]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ec48:	4694      	mov	ip, r2
 800ec4a:	4463      	add	r3, ip
 800ec4c:	685a      	ldr	r2, [r3, #4]
 800ec4e:	683b      	ldr	r3, [r7, #0]
 800ec50:	781b      	ldrb	r3, [r3, #0]
 800ec52:	00db      	lsls	r3, r3, #3
 800ec54:	4969      	ldr	r1, [pc, #420]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ec56:	468c      	mov	ip, r1
 800ec58:	4463      	add	r3, ip
 800ec5a:	0192      	lsls	r2, r2, #6
 800ec5c:	0992      	lsrs	r2, r2, #6
 800ec5e:	605a      	str	r2, [r3, #4]
 800ec60:	683b      	ldr	r3, [r7, #0]
 800ec62:	691b      	ldr	r3, [r3, #16]
 800ec64:	2b3e      	cmp	r3, #62	@ 0x3e
 800ec66:	d920      	bls.n	800ecaa <USB_EPStartXfer+0xc3e>
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	691b      	ldr	r3, [r3, #16]
 800ec6c:	095b      	lsrs	r3, r3, #5
 800ec6e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ec70:	683b      	ldr	r3, [r7, #0]
 800ec72:	691b      	ldr	r3, [r3, #16]
 800ec74:	221f      	movs	r2, #31
 800ec76:	4013      	ands	r3, r2
 800ec78:	d102      	bne.n	800ec80 <USB_EPStartXfer+0xc14>
 800ec7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec7c:	3b01      	subs	r3, #1
 800ec7e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ec80:	683b      	ldr	r3, [r7, #0]
 800ec82:	781b      	ldrb	r3, [r3, #0]
 800ec84:	00db      	lsls	r3, r3, #3
 800ec86:	4a5d      	ldr	r2, [pc, #372]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ec88:	4694      	mov	ip, r2
 800ec8a:	4463      	add	r3, ip
 800ec8c:	685a      	ldr	r2, [r3, #4]
 800ec8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ec90:	069b      	lsls	r3, r3, #26
 800ec92:	431a      	orrs	r2, r3
 800ec94:	683b      	ldr	r3, [r7, #0]
 800ec96:	781b      	ldrb	r3, [r3, #0]
 800ec98:	00db      	lsls	r3, r3, #3
 800ec9a:	4958      	ldr	r1, [pc, #352]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ec9c:	468c      	mov	ip, r1
 800ec9e:	4463      	add	r3, ip
 800eca0:	2180      	movs	r1, #128	@ 0x80
 800eca2:	0609      	lsls	r1, r1, #24
 800eca4:	430a      	orrs	r2, r1
 800eca6:	605a      	str	r2, [r3, #4]
 800eca8:	e059      	b.n	800ed5e <USB_EPStartXfer+0xcf2>
 800ecaa:	683b      	ldr	r3, [r7, #0]
 800ecac:	691b      	ldr	r3, [r3, #16]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d111      	bne.n	800ecd6 <USB_EPStartXfer+0xc6a>
 800ecb2:	683b      	ldr	r3, [r7, #0]
 800ecb4:	781b      	ldrb	r3, [r3, #0]
 800ecb6:	00db      	lsls	r3, r3, #3
 800ecb8:	4a50      	ldr	r2, [pc, #320]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ecba:	4694      	mov	ip, r2
 800ecbc:	4463      	add	r3, ip
 800ecbe:	685a      	ldr	r2, [r3, #4]
 800ecc0:	683b      	ldr	r3, [r7, #0]
 800ecc2:	781b      	ldrb	r3, [r3, #0]
 800ecc4:	00db      	lsls	r3, r3, #3
 800ecc6:	494d      	ldr	r1, [pc, #308]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ecc8:	468c      	mov	ip, r1
 800ecca:	4463      	add	r3, ip
 800eccc:	2180      	movs	r1, #128	@ 0x80
 800ecce:	0609      	lsls	r1, r1, #24
 800ecd0:	430a      	orrs	r2, r1
 800ecd2:	605a      	str	r2, [r3, #4]
 800ecd4:	e043      	b.n	800ed5e <USB_EPStartXfer+0xcf2>
 800ecd6:	683b      	ldr	r3, [r7, #0]
 800ecd8:	691b      	ldr	r3, [r3, #16]
 800ecda:	085b      	lsrs	r3, r3, #1
 800ecdc:	633b      	str	r3, [r7, #48]	@ 0x30
 800ecde:	683b      	ldr	r3, [r7, #0]
 800ece0:	691b      	ldr	r3, [r3, #16]
 800ece2:	2201      	movs	r2, #1
 800ece4:	4013      	ands	r3, r2
 800ece6:	d002      	beq.n	800ecee <USB_EPStartXfer+0xc82>
 800ece8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecea:	3301      	adds	r3, #1
 800ecec:	633b      	str	r3, [r7, #48]	@ 0x30
 800ecee:	683b      	ldr	r3, [r7, #0]
 800ecf0:	781b      	ldrb	r3, [r3, #0]
 800ecf2:	00db      	lsls	r3, r3, #3
 800ecf4:	4a41      	ldr	r2, [pc, #260]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ecf6:	4694      	mov	ip, r2
 800ecf8:	4463      	add	r3, ip
 800ecfa:	6859      	ldr	r1, [r3, #4]
 800ecfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ecfe:	069a      	lsls	r2, r3, #26
 800ed00:	683b      	ldr	r3, [r7, #0]
 800ed02:	781b      	ldrb	r3, [r3, #0]
 800ed04:	00db      	lsls	r3, r3, #3
 800ed06:	483d      	ldr	r0, [pc, #244]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ed08:	4684      	mov	ip, r0
 800ed0a:	4463      	add	r3, ip
 800ed0c:	430a      	orrs	r2, r1
 800ed0e:	605a      	str	r2, [r3, #4]
 800ed10:	e025      	b.n	800ed5e <USB_EPStartXfer+0xcf2>
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	785b      	ldrb	r3, [r3, #1]
 800ed16:	2b01      	cmp	r3, #1
 800ed18:	d121      	bne.n	800ed5e <USB_EPStartXfer+0xcf2>
 800ed1a:	683b      	ldr	r3, [r7, #0]
 800ed1c:	781b      	ldrb	r3, [r3, #0]
 800ed1e:	00db      	lsls	r3, r3, #3
 800ed20:	4a36      	ldr	r2, [pc, #216]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ed22:	4694      	mov	ip, r2
 800ed24:	4463      	add	r3, ip
 800ed26:	685a      	ldr	r2, [r3, #4]
 800ed28:	683b      	ldr	r3, [r7, #0]
 800ed2a:	781b      	ldrb	r3, [r3, #0]
 800ed2c:	00db      	lsls	r3, r3, #3
 800ed2e:	4933      	ldr	r1, [pc, #204]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ed30:	468c      	mov	ip, r1
 800ed32:	4463      	add	r3, ip
 800ed34:	0412      	lsls	r2, r2, #16
 800ed36:	0c12      	lsrs	r2, r2, #16
 800ed38:	605a      	str	r2, [r3, #4]
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	781b      	ldrb	r3, [r3, #0]
 800ed3e:	00db      	lsls	r3, r3, #3
 800ed40:	4a2e      	ldr	r2, [pc, #184]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ed42:	4694      	mov	ip, r2
 800ed44:	4463      	add	r3, ip
 800ed46:	6859      	ldr	r1, [r3, #4]
 800ed48:	683b      	ldr	r3, [r7, #0]
 800ed4a:	691b      	ldr	r3, [r3, #16]
 800ed4c:	041a      	lsls	r2, r3, #16
 800ed4e:	683b      	ldr	r3, [r7, #0]
 800ed50:	781b      	ldrb	r3, [r3, #0]
 800ed52:	00db      	lsls	r3, r3, #3
 800ed54:	4829      	ldr	r0, [pc, #164]	@ (800edfc <USB_EPStartXfer+0xd90>)
 800ed56:	4684      	mov	ip, r0
 800ed58:	4463      	add	r3, ip
 800ed5a:	430a      	orrs	r2, r1
 800ed5c:	605a      	str	r2, [r3, #4]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	69db      	ldr	r3, [r3, #28]
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d100      	bne.n	800ed68 <USB_EPStartXfer+0xcfc>
 800ed66:	e170      	b.n	800f04a <USB_EPStartXfer+0xfde>
        {
          /* update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 800ed68:	687a      	ldr	r2, [r7, #4]
 800ed6a:	683b      	ldr	r3, [r7, #0]
 800ed6c:	781b      	ldrb	r3, [r3, #0]
 800ed6e:	009b      	lsls	r3, r3, #2
 800ed70:	18d3      	adds	r3, r2, r3
 800ed72:	681a      	ldr	r2, [r3, #0]
 800ed74:	2126      	movs	r1, #38	@ 0x26
 800ed76:	187b      	adds	r3, r7, r1
 800ed78:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ed7a:	187b      	adds	r3, r7, r1
 800ed7c:	881a      	ldrh	r2, [r3, #0]
 800ed7e:	2380      	movs	r3, #128	@ 0x80
 800ed80:	01db      	lsls	r3, r3, #7
 800ed82:	4013      	ands	r3, r2
 800ed84:	d004      	beq.n	800ed90 <USB_EPStartXfer+0xd24>
 800ed86:	187b      	adds	r3, r7, r1
 800ed88:	881b      	ldrh	r3, [r3, #0]
 800ed8a:	2240      	movs	r2, #64	@ 0x40
 800ed8c:	4013      	ands	r3, r2
 800ed8e:	d10d      	bne.n	800edac <USB_EPStartXfer+0xd40>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800ed90:	2126      	movs	r1, #38	@ 0x26
 800ed92:	187b      	adds	r3, r7, r1
 800ed94:	881a      	ldrh	r2, [r3, #0]
 800ed96:	2380      	movs	r3, #128	@ 0x80
 800ed98:	01db      	lsls	r3, r3, #7
 800ed9a:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ed9c:	d000      	beq.n	800eda0 <USB_EPStartXfer+0xd34>
 800ed9e:	e154      	b.n	800f04a <USB_EPStartXfer+0xfde>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800eda0:	187b      	adds	r3, r7, r1
 800eda2:	881b      	ldrh	r3, [r3, #0]
 800eda4:	2240      	movs	r2, #64	@ 0x40
 800eda6:	4013      	ands	r3, r2
 800eda8:	d000      	beq.n	800edac <USB_EPStartXfer+0xd40>
 800edaa:	e14e      	b.n	800f04a <USB_EPStartXfer+0xfde>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800edac:	687a      	ldr	r2, [r7, #4]
 800edae:	683b      	ldr	r3, [r7, #0]
 800edb0:	781b      	ldrb	r3, [r3, #0]
 800edb2:	009b      	lsls	r3, r3, #2
 800edb4:	18d3      	adds	r3, r2, r3
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	4a11      	ldr	r2, [pc, #68]	@ (800ee00 <USB_EPStartXfer+0xd94>)
 800edba:	4013      	ands	r3, r2
 800edbc:	623b      	str	r3, [r7, #32]
 800edbe:	687a      	ldr	r2, [r7, #4]
 800edc0:	683b      	ldr	r3, [r7, #0]
 800edc2:	781b      	ldrb	r3, [r3, #0]
 800edc4:	009b      	lsls	r3, r3, #2
 800edc6:	18d3      	adds	r3, r2, r3
 800edc8:	6a3a      	ldr	r2, [r7, #32]
 800edca:	490e      	ldr	r1, [pc, #56]	@ (800ee04 <USB_EPStartXfer+0xd98>)
 800edcc:	430a      	orrs	r2, r1
 800edce:	601a      	str	r2, [r3, #0]
 800edd0:	e13b      	b.n	800f04a <USB_EPStartXfer+0xfde>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800edd2:	683b      	ldr	r3, [r7, #0]
 800edd4:	78db      	ldrb	r3, [r3, #3]
 800edd6:	2b01      	cmp	r3, #1
 800edd8:	d000      	beq.n	800eddc <USB_EPStartXfer+0xd70>
 800edda:	e134      	b.n	800f046 <USB_EPStartXfer+0xfda>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800eddc:	683b      	ldr	r3, [r7, #0]
 800edde:	699a      	ldr	r2, [r3, #24]
 800ede0:	683b      	ldr	r3, [r7, #0]
 800ede2:	691b      	ldr	r3, [r3, #16]
 800ede4:	429a      	cmp	r2, r3
 800ede6:	d90f      	bls.n	800ee08 <USB_EPStartXfer+0xd9c>
        {
          len = ep->maxpacket;
 800ede8:	683b      	ldr	r3, [r7, #0]
 800edea:	691b      	ldr	r3, [r3, #16]
 800edec:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len -= len;
 800edee:	683b      	ldr	r3, [r7, #0]
 800edf0:	699a      	ldr	r2, [r3, #24]
 800edf2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800edf4:	1ad2      	subs	r2, r2, r3
 800edf6:	683b      	ldr	r3, [r7, #0]
 800edf8:	619a      	str	r2, [r3, #24]
 800edfa:	e00b      	b.n	800ee14 <USB_EPStartXfer+0xda8>
 800edfc:	40009800 	.word	0x40009800
 800ee00:	07ff8f8f 	.word	0x07ff8f8f
 800ee04:	000080c0 	.word	0x000080c0
        }
        else
        {
          len = ep->xfer_len;
 800ee08:	683b      	ldr	r3, [r7, #0]
 800ee0a:	699b      	ldr	r3, [r3, #24]
 800ee0c:	657b      	str	r3, [r7, #84]	@ 0x54
          ep->xfer_len = 0U;
 800ee0e:	683b      	ldr	r3, [r7, #0]
 800ee10:	2200      	movs	r2, #0
 800ee12:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800ee14:	683b      	ldr	r3, [r7, #0]
 800ee16:	785b      	ldrb	r3, [r3, #1]
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d162      	bne.n	800eee2 <USB_EPStartXfer+0xe76>
 800ee1c:	683b      	ldr	r3, [r7, #0]
 800ee1e:	781b      	ldrb	r3, [r3, #0]
 800ee20:	00db      	lsls	r3, r3, #3
 800ee22:	4a9a      	ldr	r2, [pc, #616]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800ee24:	4694      	mov	ip, r2
 800ee26:	4463      	add	r3, ip
 800ee28:	681a      	ldr	r2, [r3, #0]
 800ee2a:	683b      	ldr	r3, [r7, #0]
 800ee2c:	781b      	ldrb	r3, [r3, #0]
 800ee2e:	00db      	lsls	r3, r3, #3
 800ee30:	4996      	ldr	r1, [pc, #600]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800ee32:	468c      	mov	ip, r1
 800ee34:	4463      	add	r3, ip
 800ee36:	0192      	lsls	r2, r2, #6
 800ee38:	0992      	lsrs	r2, r2, #6
 800ee3a:	601a      	str	r2, [r3, #0]
 800ee3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee3e:	2b3e      	cmp	r3, #62	@ 0x3e
 800ee40:	d91e      	bls.n	800ee80 <USB_EPStartXfer+0xe14>
 800ee42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee44:	095b      	lsrs	r3, r3, #5
 800ee46:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ee48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee4a:	221f      	movs	r2, #31
 800ee4c:	4013      	ands	r3, r2
 800ee4e:	d102      	bne.n	800ee56 <USB_EPStartXfer+0xdea>
 800ee50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee52:	3b01      	subs	r3, #1
 800ee54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ee56:	683b      	ldr	r3, [r7, #0]
 800ee58:	781b      	ldrb	r3, [r3, #0]
 800ee5a:	00db      	lsls	r3, r3, #3
 800ee5c:	4a8b      	ldr	r2, [pc, #556]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800ee5e:	4694      	mov	ip, r2
 800ee60:	4463      	add	r3, ip
 800ee62:	681a      	ldr	r2, [r3, #0]
 800ee64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee66:	069b      	lsls	r3, r3, #26
 800ee68:	431a      	orrs	r2, r3
 800ee6a:	683b      	ldr	r3, [r7, #0]
 800ee6c:	781b      	ldrb	r3, [r3, #0]
 800ee6e:	00db      	lsls	r3, r3, #3
 800ee70:	4986      	ldr	r1, [pc, #536]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800ee72:	468c      	mov	ip, r1
 800ee74:	4463      	add	r3, ip
 800ee76:	2180      	movs	r1, #128	@ 0x80
 800ee78:	0609      	lsls	r1, r1, #24
 800ee7a:	430a      	orrs	r2, r1
 800ee7c:	601a      	str	r2, [r3, #0]
 800ee7e:	e055      	b.n	800ef2c <USB_EPStartXfer+0xec0>
 800ee80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ee82:	2b00      	cmp	r3, #0
 800ee84:	d111      	bne.n	800eeaa <USB_EPStartXfer+0xe3e>
 800ee86:	683b      	ldr	r3, [r7, #0]
 800ee88:	781b      	ldrb	r3, [r3, #0]
 800ee8a:	00db      	lsls	r3, r3, #3
 800ee8c:	4a7f      	ldr	r2, [pc, #508]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800ee8e:	4694      	mov	ip, r2
 800ee90:	4463      	add	r3, ip
 800ee92:	681a      	ldr	r2, [r3, #0]
 800ee94:	683b      	ldr	r3, [r7, #0]
 800ee96:	781b      	ldrb	r3, [r3, #0]
 800ee98:	00db      	lsls	r3, r3, #3
 800ee9a:	497c      	ldr	r1, [pc, #496]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800ee9c:	468c      	mov	ip, r1
 800ee9e:	4463      	add	r3, ip
 800eea0:	2180      	movs	r1, #128	@ 0x80
 800eea2:	0609      	lsls	r1, r1, #24
 800eea4:	430a      	orrs	r2, r1
 800eea6:	601a      	str	r2, [r3, #0]
 800eea8:	e040      	b.n	800ef2c <USB_EPStartXfer+0xec0>
 800eeaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eeac:	085b      	lsrs	r3, r3, #1
 800eeae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eeb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800eeb2:	2201      	movs	r2, #1
 800eeb4:	4013      	ands	r3, r2
 800eeb6:	d002      	beq.n	800eebe <USB_EPStartXfer+0xe52>
 800eeb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eeba:	3301      	adds	r3, #1
 800eebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eebe:	683b      	ldr	r3, [r7, #0]
 800eec0:	781b      	ldrb	r3, [r3, #0]
 800eec2:	00db      	lsls	r3, r3, #3
 800eec4:	4a71      	ldr	r2, [pc, #452]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800eec6:	4694      	mov	ip, r2
 800eec8:	4463      	add	r3, ip
 800eeca:	6819      	ldr	r1, [r3, #0]
 800eecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eece:	069a      	lsls	r2, r3, #26
 800eed0:	683b      	ldr	r3, [r7, #0]
 800eed2:	781b      	ldrb	r3, [r3, #0]
 800eed4:	00db      	lsls	r3, r3, #3
 800eed6:	486d      	ldr	r0, [pc, #436]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800eed8:	4684      	mov	ip, r0
 800eeda:	4463      	add	r3, ip
 800eedc:	430a      	orrs	r2, r1
 800eede:	601a      	str	r2, [r3, #0]
 800eee0:	e024      	b.n	800ef2c <USB_EPStartXfer+0xec0>
 800eee2:	683b      	ldr	r3, [r7, #0]
 800eee4:	785b      	ldrb	r3, [r3, #1]
 800eee6:	2b01      	cmp	r3, #1
 800eee8:	d120      	bne.n	800ef2c <USB_EPStartXfer+0xec0>
 800eeea:	683b      	ldr	r3, [r7, #0]
 800eeec:	781b      	ldrb	r3, [r3, #0]
 800eeee:	00db      	lsls	r3, r3, #3
 800eef0:	4a66      	ldr	r2, [pc, #408]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800eef2:	4694      	mov	ip, r2
 800eef4:	4463      	add	r3, ip
 800eef6:	681a      	ldr	r2, [r3, #0]
 800eef8:	683b      	ldr	r3, [r7, #0]
 800eefa:	781b      	ldrb	r3, [r3, #0]
 800eefc:	00db      	lsls	r3, r3, #3
 800eefe:	4963      	ldr	r1, [pc, #396]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800ef00:	468c      	mov	ip, r1
 800ef02:	4463      	add	r3, ip
 800ef04:	0412      	lsls	r2, r2, #16
 800ef06:	0c12      	lsrs	r2, r2, #16
 800ef08:	601a      	str	r2, [r3, #0]
 800ef0a:	683b      	ldr	r3, [r7, #0]
 800ef0c:	781b      	ldrb	r3, [r3, #0]
 800ef0e:	00db      	lsls	r3, r3, #3
 800ef10:	4a5e      	ldr	r2, [pc, #376]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800ef12:	4694      	mov	ip, r2
 800ef14:	4463      	add	r3, ip
 800ef16:	6819      	ldr	r1, [r3, #0]
 800ef18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef1a:	041a      	lsls	r2, r3, #16
 800ef1c:	683b      	ldr	r3, [r7, #0]
 800ef1e:	781b      	ldrb	r3, [r3, #0]
 800ef20:	00db      	lsls	r3, r3, #3
 800ef22:	485a      	ldr	r0, [pc, #360]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800ef24:	4684      	mov	ip, r0
 800ef26:	4463      	add	r3, ip
 800ef28:	430a      	orrs	r2, r1
 800ef2a:	601a      	str	r2, [r3, #0]
 800ef2c:	683b      	ldr	r3, [r7, #0]
 800ef2e:	785b      	ldrb	r3, [r3, #1]
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d162      	bne.n	800effa <USB_EPStartXfer+0xf8e>
 800ef34:	683b      	ldr	r3, [r7, #0]
 800ef36:	781b      	ldrb	r3, [r3, #0]
 800ef38:	00db      	lsls	r3, r3, #3
 800ef3a:	4a54      	ldr	r2, [pc, #336]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800ef3c:	4694      	mov	ip, r2
 800ef3e:	4463      	add	r3, ip
 800ef40:	685a      	ldr	r2, [r3, #4]
 800ef42:	683b      	ldr	r3, [r7, #0]
 800ef44:	781b      	ldrb	r3, [r3, #0]
 800ef46:	00db      	lsls	r3, r3, #3
 800ef48:	4950      	ldr	r1, [pc, #320]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800ef4a:	468c      	mov	ip, r1
 800ef4c:	4463      	add	r3, ip
 800ef4e:	0192      	lsls	r2, r2, #6
 800ef50:	0992      	lsrs	r2, r2, #6
 800ef52:	605a      	str	r2, [r3, #4]
 800ef54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef56:	2b3e      	cmp	r3, #62	@ 0x3e
 800ef58:	d91e      	bls.n	800ef98 <USB_EPStartXfer+0xf2c>
 800ef5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef5c:	095b      	lsrs	r3, r3, #5
 800ef5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ef60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef62:	221f      	movs	r2, #31
 800ef64:	4013      	ands	r3, r2
 800ef66:	d102      	bne.n	800ef6e <USB_EPStartXfer+0xf02>
 800ef68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef6a:	3b01      	subs	r3, #1
 800ef6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ef6e:	683b      	ldr	r3, [r7, #0]
 800ef70:	781b      	ldrb	r3, [r3, #0]
 800ef72:	00db      	lsls	r3, r3, #3
 800ef74:	4a45      	ldr	r2, [pc, #276]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800ef76:	4694      	mov	ip, r2
 800ef78:	4463      	add	r3, ip
 800ef7a:	685a      	ldr	r2, [r3, #4]
 800ef7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef7e:	069b      	lsls	r3, r3, #26
 800ef80:	431a      	orrs	r2, r3
 800ef82:	683b      	ldr	r3, [r7, #0]
 800ef84:	781b      	ldrb	r3, [r3, #0]
 800ef86:	00db      	lsls	r3, r3, #3
 800ef88:	4940      	ldr	r1, [pc, #256]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800ef8a:	468c      	mov	ip, r1
 800ef8c:	4463      	add	r3, ip
 800ef8e:	2180      	movs	r1, #128	@ 0x80
 800ef90:	0609      	lsls	r1, r1, #24
 800ef92:	430a      	orrs	r2, r1
 800ef94:	605a      	str	r2, [r3, #4]
 800ef96:	e058      	b.n	800f04a <USB_EPStartXfer+0xfde>
 800ef98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d111      	bne.n	800efc2 <USB_EPStartXfer+0xf56>
 800ef9e:	683b      	ldr	r3, [r7, #0]
 800efa0:	781b      	ldrb	r3, [r3, #0]
 800efa2:	00db      	lsls	r3, r3, #3
 800efa4:	4a39      	ldr	r2, [pc, #228]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800efa6:	4694      	mov	ip, r2
 800efa8:	4463      	add	r3, ip
 800efaa:	685a      	ldr	r2, [r3, #4]
 800efac:	683b      	ldr	r3, [r7, #0]
 800efae:	781b      	ldrb	r3, [r3, #0]
 800efb0:	00db      	lsls	r3, r3, #3
 800efb2:	4936      	ldr	r1, [pc, #216]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800efb4:	468c      	mov	ip, r1
 800efb6:	4463      	add	r3, ip
 800efb8:	2180      	movs	r1, #128	@ 0x80
 800efba:	0609      	lsls	r1, r1, #24
 800efbc:	430a      	orrs	r2, r1
 800efbe:	605a      	str	r2, [r3, #4]
 800efc0:	e043      	b.n	800f04a <USB_EPStartXfer+0xfde>
 800efc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800efc4:	085b      	lsrs	r3, r3, #1
 800efc6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800efc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800efca:	2201      	movs	r2, #1
 800efcc:	4013      	ands	r3, r2
 800efce:	d002      	beq.n	800efd6 <USB_EPStartXfer+0xf6a>
 800efd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efd2:	3301      	adds	r3, #1
 800efd4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800efd6:	683b      	ldr	r3, [r7, #0]
 800efd8:	781b      	ldrb	r3, [r3, #0]
 800efda:	00db      	lsls	r3, r3, #3
 800efdc:	4a2b      	ldr	r2, [pc, #172]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800efde:	4694      	mov	ip, r2
 800efe0:	4463      	add	r3, ip
 800efe2:	6859      	ldr	r1, [r3, #4]
 800efe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efe6:	069a      	lsls	r2, r3, #26
 800efe8:	683b      	ldr	r3, [r7, #0]
 800efea:	781b      	ldrb	r3, [r3, #0]
 800efec:	00db      	lsls	r3, r3, #3
 800efee:	4827      	ldr	r0, [pc, #156]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800eff0:	4684      	mov	ip, r0
 800eff2:	4463      	add	r3, ip
 800eff4:	430a      	orrs	r2, r1
 800eff6:	605a      	str	r2, [r3, #4]
 800eff8:	e027      	b.n	800f04a <USB_EPStartXfer+0xfde>
 800effa:	683b      	ldr	r3, [r7, #0]
 800effc:	785b      	ldrb	r3, [r3, #1]
 800effe:	2b01      	cmp	r3, #1
 800f000:	d123      	bne.n	800f04a <USB_EPStartXfer+0xfde>
 800f002:	683b      	ldr	r3, [r7, #0]
 800f004:	781b      	ldrb	r3, [r3, #0]
 800f006:	00db      	lsls	r3, r3, #3
 800f008:	4a20      	ldr	r2, [pc, #128]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800f00a:	4694      	mov	ip, r2
 800f00c:	4463      	add	r3, ip
 800f00e:	685a      	ldr	r2, [r3, #4]
 800f010:	683b      	ldr	r3, [r7, #0]
 800f012:	781b      	ldrb	r3, [r3, #0]
 800f014:	00db      	lsls	r3, r3, #3
 800f016:	491d      	ldr	r1, [pc, #116]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800f018:	468c      	mov	ip, r1
 800f01a:	4463      	add	r3, ip
 800f01c:	0412      	lsls	r2, r2, #16
 800f01e:	0c12      	lsrs	r2, r2, #16
 800f020:	605a      	str	r2, [r3, #4]
 800f022:	683b      	ldr	r3, [r7, #0]
 800f024:	781b      	ldrb	r3, [r3, #0]
 800f026:	00db      	lsls	r3, r3, #3
 800f028:	4a18      	ldr	r2, [pc, #96]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800f02a:	4694      	mov	ip, r2
 800f02c:	4463      	add	r3, ip
 800f02e:	6859      	ldr	r1, [r3, #4]
 800f030:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f032:	041a      	lsls	r2, r3, #16
 800f034:	683b      	ldr	r3, [r7, #0]
 800f036:	781b      	ldrb	r3, [r3, #0]
 800f038:	00db      	lsls	r3, r3, #3
 800f03a:	4814      	ldr	r0, [pc, #80]	@ (800f08c <USB_EPStartXfer+0x1020>)
 800f03c:	4684      	mov	ip, r0
 800f03e:	4463      	add	r3, ip
 800f040:	430a      	orrs	r2, r1
 800f042:	605a      	str	r2, [r3, #4]
 800f044:	e001      	b.n	800f04a <USB_EPStartXfer+0xfde>
      }
      else
      {
        return HAL_ERROR;
 800f046:	2301      	movs	r3, #1
 800f048:	e01c      	b.n	800f084 <USB_EPStartXfer+0x1018>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f04a:	687a      	ldr	r2, [r7, #4]
 800f04c:	683b      	ldr	r3, [r7, #0]
 800f04e:	781b      	ldrb	r3, [r3, #0]
 800f050:	009b      	lsls	r3, r3, #2
 800f052:	18d3      	adds	r3, r2, r3
 800f054:	681b      	ldr	r3, [r3, #0]
 800f056:	4a0e      	ldr	r2, [pc, #56]	@ (800f090 <USB_EPStartXfer+0x1024>)
 800f058:	4013      	ands	r3, r2
 800f05a:	61fb      	str	r3, [r7, #28]
 800f05c:	69fb      	ldr	r3, [r7, #28]
 800f05e:	2280      	movs	r2, #128	@ 0x80
 800f060:	0152      	lsls	r2, r2, #5
 800f062:	4053      	eors	r3, r2
 800f064:	61fb      	str	r3, [r7, #28]
 800f066:	69fb      	ldr	r3, [r7, #28]
 800f068:	2280      	movs	r2, #128	@ 0x80
 800f06a:	0192      	lsls	r2, r2, #6
 800f06c:	4053      	eors	r3, r2
 800f06e:	61fb      	str	r3, [r7, #28]
 800f070:	687a      	ldr	r2, [r7, #4]
 800f072:	683b      	ldr	r3, [r7, #0]
 800f074:	781b      	ldrb	r3, [r3, #0]
 800f076:	009b      	lsls	r3, r3, #2
 800f078:	18d3      	adds	r3, r2, r3
 800f07a:	69fa      	ldr	r2, [r7, #28]
 800f07c:	4905      	ldr	r1, [pc, #20]	@ (800f094 <USB_EPStartXfer+0x1028>)
 800f07e:	430a      	orrs	r2, r1
 800f080:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800f082:	2300      	movs	r3, #0
}
 800f084:	0018      	movs	r0, r3
 800f086:	46bd      	mov	sp, r7
 800f088:	b017      	add	sp, #92	@ 0x5c
 800f08a:	bd90      	pop	{r4, r7, pc}
 800f08c:	40009800 	.word	0x40009800
 800f090:	07ffbf8f 	.word	0x07ffbf8f
 800f094:	00008080 	.word	0x00008080

0800f098 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800f098:	b580      	push	{r7, lr}
 800f09a:	b084      	sub	sp, #16
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
 800f0a0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f0a2:	683b      	ldr	r3, [r7, #0]
 800f0a4:	785b      	ldrb	r3, [r3, #1]
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d016      	beq.n	800f0d8 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800f0aa:	687a      	ldr	r2, [r7, #4]
 800f0ac:	683b      	ldr	r3, [r7, #0]
 800f0ae:	781b      	ldrb	r3, [r3, #0]
 800f0b0:	009b      	lsls	r3, r3, #2
 800f0b2:	18d3      	adds	r3, r2, r3
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	4a16      	ldr	r2, [pc, #88]	@ (800f110 <USB_EPSetStall+0x78>)
 800f0b8:	4013      	ands	r3, r2
 800f0ba:	60bb      	str	r3, [r7, #8]
 800f0bc:	68bb      	ldr	r3, [r7, #8]
 800f0be:	2210      	movs	r2, #16
 800f0c0:	4053      	eors	r3, r2
 800f0c2:	60bb      	str	r3, [r7, #8]
 800f0c4:	687a      	ldr	r2, [r7, #4]
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	781b      	ldrb	r3, [r3, #0]
 800f0ca:	009b      	lsls	r3, r3, #2
 800f0cc:	18d3      	adds	r3, r2, r3
 800f0ce:	68ba      	ldr	r2, [r7, #8]
 800f0d0:	4910      	ldr	r1, [pc, #64]	@ (800f114 <USB_EPSetStall+0x7c>)
 800f0d2:	430a      	orrs	r2, r1
 800f0d4:	601a      	str	r2, [r3, #0]
 800f0d6:	e016      	b.n	800f106 <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800f0d8:	687a      	ldr	r2, [r7, #4]
 800f0da:	683b      	ldr	r3, [r7, #0]
 800f0dc:	781b      	ldrb	r3, [r3, #0]
 800f0de:	009b      	lsls	r3, r3, #2
 800f0e0:	18d3      	adds	r3, r2, r3
 800f0e2:	681b      	ldr	r3, [r3, #0]
 800f0e4:	4a0c      	ldr	r2, [pc, #48]	@ (800f118 <USB_EPSetStall+0x80>)
 800f0e6:	4013      	ands	r3, r2
 800f0e8:	60fb      	str	r3, [r7, #12]
 800f0ea:	68fb      	ldr	r3, [r7, #12]
 800f0ec:	2280      	movs	r2, #128	@ 0x80
 800f0ee:	0152      	lsls	r2, r2, #5
 800f0f0:	4053      	eors	r3, r2
 800f0f2:	60fb      	str	r3, [r7, #12]
 800f0f4:	687a      	ldr	r2, [r7, #4]
 800f0f6:	683b      	ldr	r3, [r7, #0]
 800f0f8:	781b      	ldrb	r3, [r3, #0]
 800f0fa:	009b      	lsls	r3, r3, #2
 800f0fc:	18d3      	adds	r3, r2, r3
 800f0fe:	68fa      	ldr	r2, [r7, #12]
 800f100:	4904      	ldr	r1, [pc, #16]	@ (800f114 <USB_EPSetStall+0x7c>)
 800f102:	430a      	orrs	r2, r1
 800f104:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800f106:	2300      	movs	r3, #0
}
 800f108:	0018      	movs	r0, r3
 800f10a:	46bd      	mov	sp, r7
 800f10c:	b004      	add	sp, #16
 800f10e:	bd80      	pop	{r7, pc}
 800f110:	07ff8fbf 	.word	0x07ff8fbf
 800f114:	00008080 	.word	0x00008080
 800f118:	07ffbf8f 	.word	0x07ffbf8f

0800f11c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800f11c:	b580      	push	{r7, lr}
 800f11e:	b088      	sub	sp, #32
 800f120:	af00      	add	r7, sp, #0
 800f122:	6078      	str	r0, [r7, #4]
 800f124:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800f126:	683b      	ldr	r3, [r7, #0]
 800f128:	7b1b      	ldrb	r3, [r3, #12]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d000      	beq.n	800f130 <USB_EPClearStall+0x14>
 800f12e:	e075      	b.n	800f21c <USB_EPClearStall+0x100>
  {
    if (ep->is_in != 0U)
 800f130:	683b      	ldr	r3, [r7, #0]
 800f132:	785b      	ldrb	r3, [r3, #1]
 800f134:	2b00      	cmp	r3, #0
 800f136:	d037      	beq.n	800f1a8 <USB_EPClearStall+0x8c>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f138:	687a      	ldr	r2, [r7, #4]
 800f13a:	683b      	ldr	r3, [r7, #0]
 800f13c:	781b      	ldrb	r3, [r3, #0]
 800f13e:	009b      	lsls	r3, r3, #2
 800f140:	18d3      	adds	r3, r2, r3
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	613b      	str	r3, [r7, #16]
 800f146:	693b      	ldr	r3, [r7, #16]
 800f148:	2240      	movs	r2, #64	@ 0x40
 800f14a:	4013      	ands	r3, r2
 800f14c:	d011      	beq.n	800f172 <USB_EPClearStall+0x56>
 800f14e:	687a      	ldr	r2, [r7, #4]
 800f150:	683b      	ldr	r3, [r7, #0]
 800f152:	781b      	ldrb	r3, [r3, #0]
 800f154:	009b      	lsls	r3, r3, #2
 800f156:	18d3      	adds	r3, r2, r3
 800f158:	681b      	ldr	r3, [r3, #0]
 800f15a:	4a33      	ldr	r2, [pc, #204]	@ (800f228 <USB_EPClearStall+0x10c>)
 800f15c:	4013      	ands	r3, r2
 800f15e:	60fb      	str	r3, [r7, #12]
 800f160:	687a      	ldr	r2, [r7, #4]
 800f162:	683b      	ldr	r3, [r7, #0]
 800f164:	781b      	ldrb	r3, [r3, #0]
 800f166:	009b      	lsls	r3, r3, #2
 800f168:	18d3      	adds	r3, r2, r3
 800f16a:	68fa      	ldr	r2, [r7, #12]
 800f16c:	492f      	ldr	r1, [pc, #188]	@ (800f22c <USB_EPClearStall+0x110>)
 800f16e:	430a      	orrs	r2, r1
 800f170:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f172:	683b      	ldr	r3, [r7, #0]
 800f174:	78db      	ldrb	r3, [r3, #3]
 800f176:	2b01      	cmp	r3, #1
 800f178:	d050      	beq.n	800f21c <USB_EPClearStall+0x100>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f17a:	687a      	ldr	r2, [r7, #4]
 800f17c:	683b      	ldr	r3, [r7, #0]
 800f17e:	781b      	ldrb	r3, [r3, #0]
 800f180:	009b      	lsls	r3, r3, #2
 800f182:	18d3      	adds	r3, r2, r3
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	4a2a      	ldr	r2, [pc, #168]	@ (800f230 <USB_EPClearStall+0x114>)
 800f188:	4013      	ands	r3, r2
 800f18a:	60bb      	str	r3, [r7, #8]
 800f18c:	68bb      	ldr	r3, [r7, #8]
 800f18e:	2220      	movs	r2, #32
 800f190:	4053      	eors	r3, r2
 800f192:	60bb      	str	r3, [r7, #8]
 800f194:	687a      	ldr	r2, [r7, #4]
 800f196:	683b      	ldr	r3, [r7, #0]
 800f198:	781b      	ldrb	r3, [r3, #0]
 800f19a:	009b      	lsls	r3, r3, #2
 800f19c:	18d3      	adds	r3, r2, r3
 800f19e:	68ba      	ldr	r2, [r7, #8]
 800f1a0:	4924      	ldr	r1, [pc, #144]	@ (800f234 <USB_EPClearStall+0x118>)
 800f1a2:	430a      	orrs	r2, r1
 800f1a4:	601a      	str	r2, [r3, #0]
 800f1a6:	e039      	b.n	800f21c <USB_EPClearStall+0x100>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f1a8:	687a      	ldr	r2, [r7, #4]
 800f1aa:	683b      	ldr	r3, [r7, #0]
 800f1ac:	781b      	ldrb	r3, [r3, #0]
 800f1ae:	009b      	lsls	r3, r3, #2
 800f1b0:	18d3      	adds	r3, r2, r3
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	61fb      	str	r3, [r7, #28]
 800f1b6:	69fa      	ldr	r2, [r7, #28]
 800f1b8:	2380      	movs	r3, #128	@ 0x80
 800f1ba:	01db      	lsls	r3, r3, #7
 800f1bc:	4013      	ands	r3, r2
 800f1be:	d011      	beq.n	800f1e4 <USB_EPClearStall+0xc8>
 800f1c0:	687a      	ldr	r2, [r7, #4]
 800f1c2:	683b      	ldr	r3, [r7, #0]
 800f1c4:	781b      	ldrb	r3, [r3, #0]
 800f1c6:	009b      	lsls	r3, r3, #2
 800f1c8:	18d3      	adds	r3, r2, r3
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	4a16      	ldr	r2, [pc, #88]	@ (800f228 <USB_EPClearStall+0x10c>)
 800f1ce:	4013      	ands	r3, r2
 800f1d0:	61bb      	str	r3, [r7, #24]
 800f1d2:	687a      	ldr	r2, [r7, #4]
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	781b      	ldrb	r3, [r3, #0]
 800f1d8:	009b      	lsls	r3, r3, #2
 800f1da:	18d3      	adds	r3, r2, r3
 800f1dc:	69ba      	ldr	r2, [r7, #24]
 800f1de:	4916      	ldr	r1, [pc, #88]	@ (800f238 <USB_EPClearStall+0x11c>)
 800f1e0:	430a      	orrs	r2, r1
 800f1e2:	601a      	str	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f1e4:	687a      	ldr	r2, [r7, #4]
 800f1e6:	683b      	ldr	r3, [r7, #0]
 800f1e8:	781b      	ldrb	r3, [r3, #0]
 800f1ea:	009b      	lsls	r3, r3, #2
 800f1ec:	18d3      	adds	r3, r2, r3
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	4a12      	ldr	r2, [pc, #72]	@ (800f23c <USB_EPClearStall+0x120>)
 800f1f2:	4013      	ands	r3, r2
 800f1f4:	617b      	str	r3, [r7, #20]
 800f1f6:	697b      	ldr	r3, [r7, #20]
 800f1f8:	2280      	movs	r2, #128	@ 0x80
 800f1fa:	0152      	lsls	r2, r2, #5
 800f1fc:	4053      	eors	r3, r2
 800f1fe:	617b      	str	r3, [r7, #20]
 800f200:	697b      	ldr	r3, [r7, #20]
 800f202:	2280      	movs	r2, #128	@ 0x80
 800f204:	0192      	lsls	r2, r2, #6
 800f206:	4053      	eors	r3, r2
 800f208:	617b      	str	r3, [r7, #20]
 800f20a:	687a      	ldr	r2, [r7, #4]
 800f20c:	683b      	ldr	r3, [r7, #0]
 800f20e:	781b      	ldrb	r3, [r3, #0]
 800f210:	009b      	lsls	r3, r3, #2
 800f212:	18d3      	adds	r3, r2, r3
 800f214:	697a      	ldr	r2, [r7, #20]
 800f216:	4907      	ldr	r1, [pc, #28]	@ (800f234 <USB_EPClearStall+0x118>)
 800f218:	430a      	orrs	r2, r1
 800f21a:	601a      	str	r2, [r3, #0]
    }
  }

  return HAL_OK;
 800f21c:	2300      	movs	r3, #0
}
 800f21e:	0018      	movs	r0, r3
 800f220:	46bd      	mov	sp, r7
 800f222:	b008      	add	sp, #32
 800f224:	bd80      	pop	{r7, pc}
 800f226:	46c0      	nop			@ (mov r8, r8)
 800f228:	07ff8f8f 	.word	0x07ff8f8f
 800f22c:	000080c0 	.word	0x000080c0
 800f230:	07ff8fbf 	.word	0x07ff8fbf
 800f234:	00008080 	.word	0x00008080
 800f238:	0000c080 	.word	0x0000c080
 800f23c:	07ffbf8f 	.word	0x07ffbf8f

0800f240 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 800f240:	b580      	push	{r7, lr}
 800f242:	b086      	sub	sp, #24
 800f244:	af00      	add	r7, sp, #0
 800f246:	6078      	str	r0, [r7, #4]
 800f248:	6039      	str	r1, [r7, #0]
  /* IN endpoint */
  if (ep->is_in == 1U)
 800f24a:	683b      	ldr	r3, [r7, #0]
 800f24c:	785b      	ldrb	r3, [r3, #1]
 800f24e:	2b01      	cmp	r3, #1
 800f250:	d131      	bne.n	800f2b6 <USB_EPStopXfer+0x76>
  {
    if (ep->doublebuffer == 0U)
 800f252:	683b      	ldr	r3, [r7, #0]
 800f254:	7b1b      	ldrb	r3, [r3, #12]
 800f256:	2b00      	cmp	r3, #0
 800f258:	d15f      	bne.n	800f31a <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	78db      	ldrb	r3, [r3, #3]
 800f25e:	2b01      	cmp	r3, #1
 800f260:	d016      	beq.n	800f290 <USB_EPStopXfer+0x50>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f262:	687a      	ldr	r2, [r7, #4]
 800f264:	683b      	ldr	r3, [r7, #0]
 800f266:	781b      	ldrb	r3, [r3, #0]
 800f268:	009b      	lsls	r3, r3, #2
 800f26a:	18d3      	adds	r3, r2, r3
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	4a2d      	ldr	r2, [pc, #180]	@ (800f324 <USB_EPStopXfer+0xe4>)
 800f270:	4013      	ands	r3, r2
 800f272:	60bb      	str	r3, [r7, #8]
 800f274:	68bb      	ldr	r3, [r7, #8]
 800f276:	2220      	movs	r2, #32
 800f278:	4053      	eors	r3, r2
 800f27a:	60bb      	str	r3, [r7, #8]
 800f27c:	687a      	ldr	r2, [r7, #4]
 800f27e:	683b      	ldr	r3, [r7, #0]
 800f280:	781b      	ldrb	r3, [r3, #0]
 800f282:	009b      	lsls	r3, r3, #2
 800f284:	18d3      	adds	r3, r2, r3
 800f286:	68ba      	ldr	r2, [r7, #8]
 800f288:	4927      	ldr	r1, [pc, #156]	@ (800f328 <USB_EPStopXfer+0xe8>)
 800f28a:	430a      	orrs	r2, r1
 800f28c:	601a      	str	r2, [r3, #0]
 800f28e:	e044      	b.n	800f31a <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f290:	687a      	ldr	r2, [r7, #4]
 800f292:	683b      	ldr	r3, [r7, #0]
 800f294:	781b      	ldrb	r3, [r3, #0]
 800f296:	009b      	lsls	r3, r3, #2
 800f298:	18d3      	adds	r3, r2, r3
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	4a21      	ldr	r2, [pc, #132]	@ (800f324 <USB_EPStopXfer+0xe4>)
 800f29e:	4013      	ands	r3, r2
 800f2a0:	60fb      	str	r3, [r7, #12]
 800f2a2:	687a      	ldr	r2, [r7, #4]
 800f2a4:	683b      	ldr	r3, [r7, #0]
 800f2a6:	781b      	ldrb	r3, [r3, #0]
 800f2a8:	009b      	lsls	r3, r3, #2
 800f2aa:	18d3      	adds	r3, r2, r3
 800f2ac:	68fa      	ldr	r2, [r7, #12]
 800f2ae:	491e      	ldr	r1, [pc, #120]	@ (800f328 <USB_EPStopXfer+0xe8>)
 800f2b0:	430a      	orrs	r2, r1
 800f2b2:	601a      	str	r2, [r3, #0]
 800f2b4:	e031      	b.n	800f31a <USB_EPStopXfer+0xda>
      }
    }
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800f2b6:	683b      	ldr	r3, [r7, #0]
 800f2b8:	7b1b      	ldrb	r3, [r3, #12]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d12d      	bne.n	800f31a <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 800f2be:	683b      	ldr	r3, [r7, #0]
 800f2c0:	78db      	ldrb	r3, [r3, #3]
 800f2c2:	2b01      	cmp	r3, #1
 800f2c4:	d017      	beq.n	800f2f6 <USB_EPStopXfer+0xb6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800f2c6:	687a      	ldr	r2, [r7, #4]
 800f2c8:	683b      	ldr	r3, [r7, #0]
 800f2ca:	781b      	ldrb	r3, [r3, #0]
 800f2cc:	009b      	lsls	r3, r3, #2
 800f2ce:	18d3      	adds	r3, r2, r3
 800f2d0:	681b      	ldr	r3, [r3, #0]
 800f2d2:	4a16      	ldr	r2, [pc, #88]	@ (800f32c <USB_EPStopXfer+0xec>)
 800f2d4:	4013      	ands	r3, r2
 800f2d6:	613b      	str	r3, [r7, #16]
 800f2d8:	693b      	ldr	r3, [r7, #16]
 800f2da:	2280      	movs	r2, #128	@ 0x80
 800f2dc:	0192      	lsls	r2, r2, #6
 800f2de:	4053      	eors	r3, r2
 800f2e0:	613b      	str	r3, [r7, #16]
 800f2e2:	687a      	ldr	r2, [r7, #4]
 800f2e4:	683b      	ldr	r3, [r7, #0]
 800f2e6:	781b      	ldrb	r3, [r3, #0]
 800f2e8:	009b      	lsls	r3, r3, #2
 800f2ea:	18d3      	adds	r3, r2, r3
 800f2ec:	693a      	ldr	r2, [r7, #16]
 800f2ee:	490e      	ldr	r1, [pc, #56]	@ (800f328 <USB_EPStopXfer+0xe8>)
 800f2f0:	430a      	orrs	r2, r1
 800f2f2:	601a      	str	r2, [r3, #0]
 800f2f4:	e011      	b.n	800f31a <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure RX Endpoint to disabled state */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f2f6:	687a      	ldr	r2, [r7, #4]
 800f2f8:	683b      	ldr	r3, [r7, #0]
 800f2fa:	781b      	ldrb	r3, [r3, #0]
 800f2fc:	009b      	lsls	r3, r3, #2
 800f2fe:	18d3      	adds	r3, r2, r3
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	4a0a      	ldr	r2, [pc, #40]	@ (800f32c <USB_EPStopXfer+0xec>)
 800f304:	4013      	ands	r3, r2
 800f306:	617b      	str	r3, [r7, #20]
 800f308:	687a      	ldr	r2, [r7, #4]
 800f30a:	683b      	ldr	r3, [r7, #0]
 800f30c:	781b      	ldrb	r3, [r3, #0]
 800f30e:	009b      	lsls	r3, r3, #2
 800f310:	18d3      	adds	r3, r2, r3
 800f312:	697a      	ldr	r2, [r7, #20]
 800f314:	4904      	ldr	r1, [pc, #16]	@ (800f328 <USB_EPStopXfer+0xe8>)
 800f316:	430a      	orrs	r2, r1
 800f318:	601a      	str	r2, [r3, #0]
      }
    }
  }

  return HAL_OK;
 800f31a:	2300      	movs	r3, #0
}
 800f31c:	0018      	movs	r0, r3
 800f31e:	46bd      	mov	sp, r7
 800f320:	b006      	add	sp, #24
 800f322:	bd80      	pop	{r7, pc}
 800f324:	07ff8fbf 	.word	0x07ff8fbf
 800f328:	00008080 	.word	0x00008080
 800f32c:	07ffbf8f 	.word	0x07ffbf8f

0800f330 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 800f330:	b580      	push	{r7, lr}
 800f332:	b082      	sub	sp, #8
 800f334:	af00      	add	r7, sp, #0
 800f336:	6078      	str	r0, [r7, #4]
 800f338:	000a      	movs	r2, r1
 800f33a:	1cfb      	adds	r3, r7, #3
 800f33c:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800f33e:	1cfb      	adds	r3, r7, #3
 800f340:	781b      	ldrb	r3, [r3, #0]
 800f342:	2b00      	cmp	r3, #0
 800f344:	d102      	bne.n	800f34c <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	2280      	movs	r2, #128	@ 0x80
 800f34a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800f34c:	2300      	movs	r3, #0
}
 800f34e:	0018      	movs	r0, r3
 800f350:	46bd      	mov	sp, r7
 800f352:	b002      	add	sp, #8
 800f354:	bd80      	pop	{r7, pc}

0800f356 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 800f356:	b580      	push	{r7, lr}
 800f358:	b082      	sub	sp, #8
 800f35a:	af00      	add	r7, sp, #0
 800f35c:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f362:	2280      	movs	r2, #128	@ 0x80
 800f364:	0212      	lsls	r2, r2, #8
 800f366:	431a      	orrs	r2, r3
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800f36c:	2300      	movs	r3, #0
}
 800f36e:	0018      	movs	r0, r3
 800f370:	46bd      	mov	sp, r7
 800f372:	b002      	add	sp, #8
 800f374:	bd80      	pop	{r7, pc}
	...

0800f378 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 800f378:	b580      	push	{r7, lr}
 800f37a:	b082      	sub	sp, #8
 800f37c:	af00      	add	r7, sp, #0
 800f37e:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f384:	4a04      	ldr	r2, [pc, #16]	@ (800f398 <USB_DevDisconnect+0x20>)
 800f386:	401a      	ands	r2, r3
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800f38c:	2300      	movs	r3, #0
}
 800f38e:	0018      	movs	r0, r3
 800f390:	46bd      	mov	sp, r7
 800f392:	b002      	add	sp, #8
 800f394:	bd80      	pop	{r7, pc}
 800f396:	46c0      	nop			@ (mov r8, r8)
 800f398:	ffff7fff 	.word	0xffff7fff

0800f39c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 800f39c:	b580      	push	{r7, lr}
 800f39e:	b084      	sub	sp, #16
 800f3a0:	af00      	add	r7, sp, #0
 800f3a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f3a8:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800f3aa:	68fb      	ldr	r3, [r7, #12]
}
 800f3ac:	0018      	movs	r0, r3
 800f3ae:	46bd      	mov	sp, r7
 800f3b0:	b004      	add	sp, #16
 800f3b2:	bd80      	pop	{r7, pc}

0800f3b4 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800f3b4:	b580      	push	{r7, lr}
 800f3b6:	b08a      	sub	sp, #40	@ 0x28
 800f3b8:	af00      	add	r7, sp, #0
 800f3ba:	60f8      	str	r0, [r7, #12]
 800f3bc:	60b9      	str	r1, [r7, #8]
 800f3be:	0019      	movs	r1, r3
 800f3c0:	1dbb      	adds	r3, r7, #6
 800f3c2:	801a      	strh	r2, [r3, #0]
 800f3c4:	1d3b      	adds	r3, r7, #4
 800f3c6:	1c0a      	adds	r2, r1, #0
 800f3c8:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800f3ca:	1d3b      	adds	r3, r7, #4
 800f3cc:	881b      	ldrh	r3, [r3, #0]
 800f3ce:	3303      	adds	r3, #3
 800f3d0:	089b      	lsrs	r3, r3, #2
 800f3d2:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 800f3d4:	2016      	movs	r0, #22
 800f3d6:	183b      	adds	r3, r7, r0
 800f3d8:	1d3a      	adds	r2, r7, #4
 800f3da:	8812      	ldrh	r2, [r2, #0]
 800f3dc:	2103      	movs	r1, #3
 800f3de:	400a      	ands	r2, r1
 800f3e0:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 800f3e2:	68bb      	ldr	r3, [r7, #8]
 800f3e4:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 800f3e6:	183b      	adds	r3, r7, r0
 800f3e8:	881b      	ldrh	r3, [r3, #0]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d002      	beq.n	800f3f4 <USB_WritePMA+0x40>
  {
    NbWords--;
 800f3ee:	69bb      	ldr	r3, [r7, #24]
 800f3f0:	3b01      	subs	r3, #1
 800f3f2:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800f3f4:	1dbb      	adds	r3, r7, #6
 800f3f6:	881b      	ldrh	r3, [r3, #0]
 800f3f8:	4a28      	ldr	r2, [pc, #160]	@ (800f49c <USB_WritePMA+0xe8>)
 800f3fa:	4694      	mov	ip, r2
 800f3fc:	4463      	add	r3, ip
 800f3fe:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 800f400:	69bb      	ldr	r3, [r7, #24]
 800f402:	623b      	str	r3, [r7, #32]
 800f404:	e01f      	b.n	800f446 <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 800f406:	693b      	ldr	r3, [r7, #16]
 800f408:	781a      	ldrb	r2, [r3, #0]
 800f40a:	7859      	ldrb	r1, [r3, #1]
 800f40c:	0209      	lsls	r1, r1, #8
 800f40e:	430a      	orrs	r2, r1
 800f410:	7899      	ldrb	r1, [r3, #2]
 800f412:	0409      	lsls	r1, r1, #16
 800f414:	430a      	orrs	r2, r1
 800f416:	78db      	ldrb	r3, [r3, #3]
 800f418:	061b      	lsls	r3, r3, #24
 800f41a:	4313      	orrs	r3, r2
 800f41c:	001a      	movs	r2, r3
 800f41e:	69fb      	ldr	r3, [r7, #28]
 800f420:	601a      	str	r2, [r3, #0]
    pdwVal++;
 800f422:	69fb      	ldr	r3, [r7, #28]
 800f424:	3304      	adds	r3, #4
 800f426:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 800f428:	693b      	ldr	r3, [r7, #16]
 800f42a:	3301      	adds	r3, #1
 800f42c:	613b      	str	r3, [r7, #16]
    pBuf++;
 800f42e:	693b      	ldr	r3, [r7, #16]
 800f430:	3301      	adds	r3, #1
 800f432:	613b      	str	r3, [r7, #16]
    pBuf++;
 800f434:	693b      	ldr	r3, [r7, #16]
 800f436:	3301      	adds	r3, #1
 800f438:	613b      	str	r3, [r7, #16]
    pBuf++;
 800f43a:	693b      	ldr	r3, [r7, #16]
 800f43c:	3301      	adds	r3, #1
 800f43e:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 800f440:	6a3b      	ldr	r3, [r7, #32]
 800f442:	3b01      	subs	r3, #1
 800f444:	623b      	str	r3, [r7, #32]
 800f446:	6a3b      	ldr	r3, [r7, #32]
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d1dc      	bne.n	800f406 <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 800f44c:	2316      	movs	r3, #22
 800f44e:	18fb      	adds	r3, r7, r3
 800f450:	881b      	ldrh	r3, [r3, #0]
 800f452:	2b00      	cmp	r3, #0
 800f454:	d01e      	beq.n	800f494 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 800f456:	2300      	movs	r3, #0
 800f458:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 800f45a:	693b      	ldr	r3, [r7, #16]
 800f45c:	781b      	ldrb	r3, [r3, #0]
 800f45e:	001a      	movs	r2, r3
 800f460:	6a3b      	ldr	r3, [r7, #32]
 800f462:	00db      	lsls	r3, r3, #3
 800f464:	409a      	lsls	r2, r3
 800f466:	0013      	movs	r3, r2
 800f468:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f46a:	4313      	orrs	r3, r2
 800f46c:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 800f46e:	6a3b      	ldr	r3, [r7, #32]
 800f470:	3301      	adds	r3, #1
 800f472:	623b      	str	r3, [r7, #32]
      pBuf++;
 800f474:	693b      	ldr	r3, [r7, #16]
 800f476:	3301      	adds	r3, #1
 800f478:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 800f47a:	2116      	movs	r1, #22
 800f47c:	187b      	adds	r3, r7, r1
 800f47e:	881a      	ldrh	r2, [r3, #0]
 800f480:	187b      	adds	r3, r7, r1
 800f482:	3a01      	subs	r2, #1
 800f484:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 800f486:	187b      	adds	r3, r7, r1
 800f488:	881b      	ldrh	r3, [r3, #0]
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	d1e5      	bne.n	800f45a <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 800f48e:	69fb      	ldr	r3, [r7, #28]
 800f490:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f492:	601a      	str	r2, [r3, #0]
  }
}
 800f494:	46c0      	nop			@ (mov r8, r8)
 800f496:	46bd      	mov	sp, r7
 800f498:	b00a      	add	sp, #40	@ 0x28
 800f49a:	bd80      	pop	{r7, pc}
 800f49c:	40009800 	.word	0x40009800

0800f4a0 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800f4a0:	b590      	push	{r4, r7, lr}
 800f4a2:	b08b      	sub	sp, #44	@ 0x2c
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	60f8      	str	r0, [r7, #12]
 800f4a8:	60b9      	str	r1, [r7, #8]
 800f4aa:	0019      	movs	r1, r3
 800f4ac:	1dbb      	adds	r3, r7, #6
 800f4ae:	801a      	strh	r2, [r3, #0]
 800f4b0:	1d3b      	adds	r3, r7, #4
 800f4b2:	1c0a      	adds	r2, r1, #0
 800f4b4:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 800f4b6:	1d3b      	adds	r3, r7, #4
 800f4b8:	881b      	ldrh	r3, [r3, #0]
 800f4ba:	3303      	adds	r3, #3
 800f4bc:	089b      	lsrs	r3, r3, #2
 800f4be:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 800f4c0:	201a      	movs	r0, #26
 800f4c2:	183b      	adds	r3, r7, r0
 800f4c4:	1d3a      	adds	r2, r7, #4
 800f4c6:	8812      	ldrh	r2, [r2, #0]
 800f4c8:	2103      	movs	r1, #3
 800f4ca:	400a      	ands	r2, r1
 800f4cc:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 800f4ce:	68bb      	ldr	r3, [r7, #8]
 800f4d0:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 800f4d2:	1dbb      	adds	r3, r7, #6
 800f4d4:	881b      	ldrh	r3, [r3, #0]
 800f4d6:	4a39      	ldr	r2, [pc, #228]	@ (800f5bc <USB_ReadPMA+0x11c>)
 800f4d8:	4694      	mov	ip, r2
 800f4da:	4463      	add	r3, ip
 800f4dc:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 800f4de:	183b      	adds	r3, r7, r0
 800f4e0:	881b      	ldrh	r3, [r3, #0]
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d002      	beq.n	800f4ec <USB_ReadPMA+0x4c>
  {
    NbWords--;
 800f4e6:	69fb      	ldr	r3, [r7, #28]
 800f4e8:	3b01      	subs	r3, #1
 800f4ea:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 800f4ec:	69fb      	ldr	r3, [r7, #28]
 800f4ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800f4f0:	e03c      	b.n	800f56c <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 800f4f2:	6a3b      	ldr	r3, [r7, #32]
 800f4f4:	681a      	ldr	r2, [r3, #0]
 800f4f6:	697b      	ldr	r3, [r7, #20]
 800f4f8:	21ff      	movs	r1, #255	@ 0xff
 800f4fa:	4011      	ands	r1, r2
 800f4fc:	000c      	movs	r4, r1
 800f4fe:	7819      	ldrb	r1, [r3, #0]
 800f500:	2000      	movs	r0, #0
 800f502:	4001      	ands	r1, r0
 800f504:	1c08      	adds	r0, r1, #0
 800f506:	1c21      	adds	r1, r4, #0
 800f508:	4301      	orrs	r1, r0
 800f50a:	7019      	strb	r1, [r3, #0]
 800f50c:	0a11      	lsrs	r1, r2, #8
 800f50e:	20ff      	movs	r0, #255	@ 0xff
 800f510:	4001      	ands	r1, r0
 800f512:	000c      	movs	r4, r1
 800f514:	7859      	ldrb	r1, [r3, #1]
 800f516:	2000      	movs	r0, #0
 800f518:	4001      	ands	r1, r0
 800f51a:	1c08      	adds	r0, r1, #0
 800f51c:	1c21      	adds	r1, r4, #0
 800f51e:	4301      	orrs	r1, r0
 800f520:	7059      	strb	r1, [r3, #1]
 800f522:	0c11      	lsrs	r1, r2, #16
 800f524:	20ff      	movs	r0, #255	@ 0xff
 800f526:	4001      	ands	r1, r0
 800f528:	000c      	movs	r4, r1
 800f52a:	7899      	ldrb	r1, [r3, #2]
 800f52c:	2000      	movs	r0, #0
 800f52e:	4001      	ands	r1, r0
 800f530:	1c08      	adds	r0, r1, #0
 800f532:	1c21      	adds	r1, r4, #0
 800f534:	4301      	orrs	r1, r0
 800f536:	7099      	strb	r1, [r3, #2]
 800f538:	0e10      	lsrs	r0, r2, #24
 800f53a:	78da      	ldrb	r2, [r3, #3]
 800f53c:	2100      	movs	r1, #0
 800f53e:	400a      	ands	r2, r1
 800f540:	1c11      	adds	r1, r2, #0
 800f542:	1c02      	adds	r2, r0, #0
 800f544:	430a      	orrs	r2, r1
 800f546:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 800f548:	6a3b      	ldr	r3, [r7, #32]
 800f54a:	3304      	adds	r3, #4
 800f54c:	623b      	str	r3, [r7, #32]
    pBuf++;
 800f54e:	697b      	ldr	r3, [r7, #20]
 800f550:	3301      	adds	r3, #1
 800f552:	617b      	str	r3, [r7, #20]
    pBuf++;
 800f554:	697b      	ldr	r3, [r7, #20]
 800f556:	3301      	adds	r3, #1
 800f558:	617b      	str	r3, [r7, #20]
    pBuf++;
 800f55a:	697b      	ldr	r3, [r7, #20]
 800f55c:	3301      	adds	r3, #1
 800f55e:	617b      	str	r3, [r7, #20]
    pBuf++;
 800f560:	697b      	ldr	r3, [r7, #20]
 800f562:	3301      	adds	r3, #1
 800f564:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 800f566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f568:	3b01      	subs	r3, #1
 800f56a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f56c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d1bf      	bne.n	800f4f2 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 800f572:	231a      	movs	r3, #26
 800f574:	18fb      	adds	r3, r7, r3
 800f576:	881b      	ldrh	r3, [r3, #0]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d01b      	beq.n	800f5b4 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 800f57c:	6a3b      	ldr	r3, [r7, #32]
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 800f582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f584:	b2db      	uxtb	r3, r3
 800f586:	00db      	lsls	r3, r3, #3
 800f588:	693a      	ldr	r2, [r7, #16]
 800f58a:	40da      	lsrs	r2, r3
 800f58c:	0013      	movs	r3, r2
 800f58e:	b2da      	uxtb	r2, r3
 800f590:	697b      	ldr	r3, [r7, #20]
 800f592:	701a      	strb	r2, [r3, #0]
      count++;
 800f594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f596:	3301      	adds	r3, #1
 800f598:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 800f59a:	697b      	ldr	r3, [r7, #20]
 800f59c:	3301      	adds	r3, #1
 800f59e:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 800f5a0:	211a      	movs	r1, #26
 800f5a2:	187b      	adds	r3, r7, r1
 800f5a4:	881a      	ldrh	r2, [r3, #0]
 800f5a6:	187b      	adds	r3, r7, r1
 800f5a8:	3a01      	subs	r2, #1
 800f5aa:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 800f5ac:	187b      	adds	r3, r7, r1
 800f5ae:	881b      	ldrh	r3, [r3, #0]
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d1e6      	bne.n	800f582 <USB_ReadPMA+0xe2>
  }
}
 800f5b4:	46c0      	nop			@ (mov r8, r8)
 800f5b6:	46bd      	mov	sp, r7
 800f5b8:	b00b      	add	sp, #44	@ 0x2c
 800f5ba:	bd90      	pop	{r4, r7, pc}
 800f5bc:	40009800 	.word	0x40009800

0800f5c0 <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 800f5c0:	b580      	push	{r7, lr}
 800f5c2:	b094      	sub	sp, #80	@ 0x50
 800f5c4:	af00      	add	r7, sp, #0
 800f5c6:	60f8      	str	r0, [r7, #12]
 800f5c8:	60b9      	str	r1, [r7, #8]
 800f5ca:	607a      	str	r2, [r7, #4]
 800f5cc:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800f5ce:	687b      	ldr	r3, [r7, #4]
 800f5d0:	3303      	adds	r3, #3
 800f5d2:	2203      	movs	r2, #3
 800f5d4:	4393      	bics	r3, r2
 800f5d6:	607b      	str	r3, [r7, #4]
__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{

unsigned int  primask_value;

    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800f5d8:	f3ef 8310 	mrs	r3, PRIMASK
 800f5dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 800f5de:	b672      	cpsid	i
    return(primask_value);
 800f5e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    /* Disable interrupts.  */
    TX_DISABLE
 800f5e2:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800f5e4:	4b56      	ldr	r3, [pc, #344]	@ (800f740 <_tx_byte_allocate+0x180>)
 800f5e6:	681b      	ldr	r3, [r3, #0]
 800f5e8:	643b      	str	r3, [r7, #64]	@ 0x40
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 800f5ea:	2300      	movs	r3, #0
 800f5ec:	647b      	str	r3, [r7, #68]	@ 0x44
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f5f2:	621a      	str	r2, [r3, #32]
 800f5f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f5f6:	627b      	str	r3, [r7, #36]	@ 0x24
}

__attribute__( ( always_inline ) ) static inline void __restore_interrupts(unsigned int primask_value)
{

    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800f5f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f5fa:	f383 8810 	msr	PRIMASK, r3
}
 800f5fe:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 800f600:	687a      	ldr	r2, [r7, #4]
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	0011      	movs	r1, r2
 800f606:	0018      	movs	r0, r3
 800f608:	f000 f9c0 	bl	800f98c <_tx_byte_pool_search>
 800f60c:	0003      	movs	r3, r0
 800f60e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800f610:	f3ef 8310 	mrs	r3, PRIMASK
 800f614:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 800f616:	b672      	cpsid	i
    return(primask_value);
 800f618:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 800f61a:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 800f61c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d002      	beq.n	800f628 <_tx_byte_allocate+0x68>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 800f622:	2301      	movs	r3, #1
 800f624:	647b      	str	r3, [r7, #68]	@ 0x44
 800f626:	e006      	b.n	800f636 <_tx_byte_allocate+0x76>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 800f628:	68fb      	ldr	r3, [r7, #12]
 800f62a:	6a1b      	ldr	r3, [r3, #32]
 800f62c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f62e:	429a      	cmp	r2, r3
 800f630:	d101      	bne.n	800f636 <_tx_byte_allocate+0x76>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 800f632:	2301      	movs	r3, #1
 800f634:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }

    } while (finished == TX_FALSE);
 800f636:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d0d8      	beq.n	800f5ee <_tx_byte_allocate+0x2e>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 800f63c:	68bb      	ldr	r3, [r7, #8]
 800f63e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f640:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 800f642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f644:	2b00      	cmp	r3, #0
 800f646:	d008      	beq.n	800f65a <_tx_byte_allocate+0x9a>
 800f648:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f64a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800f64c:	6a3b      	ldr	r3, [r7, #32]
 800f64e:	f383 8810 	msr	PRIMASK, r3
}
 800f652:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 800f654:	2300      	movs	r3, #0
 800f656:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f658:	e06d      	b.n	800f736 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800f65a:	683b      	ldr	r3, [r7, #0]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d062      	beq.n	800f726 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800f660:	4b38      	ldr	r3, [pc, #224]	@ (800f744 <_tx_byte_allocate+0x184>)
 800f662:	681b      	ldr	r3, [r3, #0]
 800f664:	2b00      	cmp	r3, #0
 800f666:	d007      	beq.n	800f678 <_tx_byte_allocate+0xb8>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 800f668:	2310      	movs	r3, #16
 800f66a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f66c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f66e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800f670:	69fb      	ldr	r3, [r7, #28]
 800f672:	f383 8810 	msr	PRIMASK, r3
}
 800f676:	e05e      	b.n	800f736 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 800f678:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f67a:	4a33      	ldr	r2, [pc, #204]	@ (800f748 <_tx_byte_allocate+0x188>)
 800f67c:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 800f67e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f680:	68fa      	ldr	r2, [r7, #12]
 800f682:	66da      	str	r2, [r3, #108]	@ 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 800f684:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f686:	68ba      	ldr	r2, [r7, #8]
 800f688:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 800f68a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f68c:	687a      	ldr	r2, [r7, #4]
 800f68e:	679a      	str	r2, [r3, #120]	@ 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800f690:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f692:	22ac      	movs	r2, #172	@ 0xac
 800f694:	589b      	ldr	r3, [r3, r2]
 800f696:	1c5a      	adds	r2, r3, #1
 800f698:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f69a:	21ac      	movs	r1, #172	@ 0xac
 800f69c:	505a      	str	r2, [r3, r1]
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800f69e:	68fb      	ldr	r3, [r7, #12]
 800f6a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6a2:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6a8:	1c5a      	adds	r2, r3, #1
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800f6ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d109      	bne.n	800f6c8 <_tx_byte_allocate+0x108>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 800f6b4:	68fb      	ldr	r3, [r7, #12]
 800f6b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f6b8:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 800f6ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f6bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f6be:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800f6c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f6c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f6c4:	675a      	str	r2, [r3, #116]	@ 0x74
 800f6c6:	e011      	b.n	800f6ec <_tx_byte_allocate+0x12c>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6cc:	637b      	str	r3, [r7, #52]	@ 0x34
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800f6ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f6d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f6d2:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800f6d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f6d8:	633b      	str	r3, [r7, #48]	@ 0x30
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800f6da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f6dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f6de:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800f6e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f6e4:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800f6e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f6e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f6ea:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 800f6ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f6ee:	2209      	movs	r2, #9
 800f6f0:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800f6f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f6f4:	2201      	movs	r2, #1
 800f6f6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800f6f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f6fa:	683a      	ldr	r2, [r7, #0]
 800f6fc:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800f6fe:	4b11      	ldr	r3, [pc, #68]	@ (800f744 <_tx_byte_allocate+0x184>)
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	1c5a      	adds	r2, r3, #1
 800f704:	4b0f      	ldr	r3, [pc, #60]	@ (800f744 <_tx_byte_allocate+0x184>)
 800f706:	601a      	str	r2, [r3, #0]
 800f708:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f70a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800f70c:	69bb      	ldr	r3, [r7, #24]
 800f70e:	f383 8810 	msr	PRIMASK, r3
}
 800f712:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800f714:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f716:	0018      	movs	r0, r3
 800f718:	f003 f84c 	bl	80127b4 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 800f71c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f71e:	2284      	movs	r2, #132	@ 0x84
 800f720:	589b      	ldr	r3, [r3, r2]
 800f722:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f724:	e007      	b.n	800f736 <_tx_byte_allocate+0x176>
 800f726:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f728:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800f72a:	697b      	ldr	r3, [r7, #20]
 800f72c:	f383 8810 	msr	PRIMASK, r3
}
 800f730:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 800f732:	2310      	movs	r3, #16
 800f734:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }

    /* Return completion status.  */
    return(status);
 800f736:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800f738:	0018      	movs	r0, r3
 800f73a:	46bd      	mov	sp, r7
 800f73c:	b014      	add	sp, #80	@ 0x50
 800f73e:	bd80      	pop	{r7, pc}
 800f740:	20011210 	.word	0x20011210
 800f744:	200112a8 	.word	0x200112a8
 800f748:	0800f74d 	.word	0x0800f74d

0800f74c <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b08c      	sub	sp, #48	@ 0x30
 800f750:	af00      	add	r7, sp, #0
 800f752:	6078      	str	r0, [r7, #4]
 800f754:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800f756:	f3ef 8310 	mrs	r3, PRIMASK
 800f75a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800f75c:	b672      	cpsid	i
    return(primask_value);
 800f75e:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 800f760:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 800f762:	687b      	ldr	r3, [r7, #4]
 800f764:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800f766:	4b32      	ldr	r3, [pc, #200]	@ (800f830 <_tx_byte_pool_cleanup+0xe4>)
 800f768:	429a      	cmp	r2, r3
 800f76a:	d157      	bne.n	800f81c <_tx_byte_pool_cleanup+0xd0>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	22ac      	movs	r2, #172	@ 0xac
 800f770:	589b      	ldr	r3, [r3, r2]
 800f772:	683a      	ldr	r2, [r7, #0]
 800f774:	429a      	cmp	r2, r3
 800f776:	d151      	bne.n	800f81c <_tx_byte_pool_cleanup+0xd0>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f77c:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800f77e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f780:	2b00      	cmp	r3, #0
 800f782:	d04b      	beq.n	800f81c <_tx_byte_pool_cleanup+0xd0>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 800f784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	4a2a      	ldr	r2, [pc, #168]	@ (800f834 <_tx_byte_pool_cleanup+0xe8>)
 800f78a:	4293      	cmp	r3, r2
 800f78c:	d146      	bne.n	800f81c <_tx_byte_pool_cleanup+0xd0>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800f78e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f792:	2b00      	cmp	r3, #0
 800f794:	d042      	beq.n	800f81c <_tx_byte_pool_cleanup+0xd0>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	2200      	movs	r2, #0
 800f79a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800f79c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f79e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7a0:	1e5a      	subs	r2, r3, #1
 800f7a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7a4:	629a      	str	r2, [r3, #40]	@ 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800f7a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7aa:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800f7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d103      	bne.n	800f7ba <_tx_byte_pool_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 800f7b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7b4:	2200      	movs	r2, #0
 800f7b6:	625a      	str	r2, [r3, #36]	@ 0x24
 800f7b8:	e013      	b.n	800f7e2 <_tx_byte_pool_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800f7ba:	687b      	ldr	r3, [r7, #4]
 800f7bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f7be:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f7c4:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 800f7c6:	6a3b      	ldr	r3, [r7, #32]
 800f7c8:	69fa      	ldr	r2, [r7, #28]
 800f7ca:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800f7cc:	69fb      	ldr	r3, [r7, #28]
 800f7ce:	6a3a      	ldr	r2, [r7, #32]
 800f7d0:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 800f7d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7d6:	687a      	ldr	r2, [r7, #4]
 800f7d8:	429a      	cmp	r2, r3
 800f7da:	d102      	bne.n	800f7e2 <_tx_byte_pool_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 800f7dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7de:	6a3a      	ldr	r2, [r7, #32]
 800f7e0:	625a      	str	r2, [r3, #36]	@ 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f7e6:	2b09      	cmp	r3, #9
 800f7e8:	d118      	bne.n	800f81c <_tx_byte_pool_cleanup+0xd0>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	2284      	movs	r2, #132	@ 0x84
 800f7ee:	2110      	movs	r1, #16
 800f7f0:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800f7f2:	4b11      	ldr	r3, [pc, #68]	@ (800f838 <_tx_byte_pool_cleanup+0xec>)
 800f7f4:	681b      	ldr	r3, [r3, #0]
 800f7f6:	1c5a      	adds	r2, r3, #1
 800f7f8:	4b0f      	ldr	r3, [pc, #60]	@ (800f838 <_tx_byte_pool_cleanup+0xec>)
 800f7fa:	601a      	str	r2, [r3, #0]
 800f7fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f7fe:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800f800:	693b      	ldr	r3, [r7, #16]
 800f802:	f383 8810 	msr	PRIMASK, r3
}
 800f806:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	0018      	movs	r0, r3
 800f80c:	f002 fed2 	bl	80125b4 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800f810:	f3ef 8310 	mrs	r3, PRIMASK
 800f814:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800f816:	b672      	cpsid	i
    return(primask_value);
 800f818:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800f81a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f81c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f81e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	f383 8810 	msr	PRIMASK, r3
}
 800f826:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800f828:	46c0      	nop			@ (mov r8, r8)
 800f82a:	46bd      	mov	sp, r7
 800f82c:	b00c      	add	sp, #48	@ 0x30
 800f82e:	bd80      	pop	{r7, pc}
 800f830:	0800f74d 	.word	0x0800f74d
 800f834:	42595445 	.word	0x42595445
 800f838:	200112a8 	.word	0x200112a8

0800f83c <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 800f83c:	b580      	push	{r7, lr}
 800f83e:	b092      	sub	sp, #72	@ 0x48
 800f840:	af00      	add	r7, sp, #0
 800f842:	60f8      	str	r0, [r7, #12]
 800f844:	60b9      	str	r1, [r7, #8]
 800f846:	607a      	str	r2, [r7, #4]
 800f848:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	647b      	str	r3, [r7, #68]	@ 0x44
 800f84e:	233f      	movs	r3, #63	@ 0x3f
 800f850:	18fb      	adds	r3, r7, r3
 800f852:	2200      	movs	r2, #0
 800f854:	701a      	strb	r2, [r3, #0]
 800f856:	2334      	movs	r3, #52	@ 0x34
 800f858:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f85a:	2300      	movs	r3, #0
 800f85c:	643b      	str	r3, [r7, #64]	@ 0x40
 800f85e:	e009      	b.n	800f874 <_tx_byte_pool_create+0x38>
 800f860:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f862:	1c5a      	adds	r2, r3, #1
 800f864:	647a      	str	r2, [r7, #68]	@ 0x44
 800f866:	223f      	movs	r2, #63	@ 0x3f
 800f868:	18ba      	adds	r2, r7, r2
 800f86a:	7812      	ldrb	r2, [r2, #0]
 800f86c:	701a      	strb	r2, [r3, #0]
 800f86e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f870:	3301      	adds	r3, #1
 800f872:	643b      	str	r3, [r7, #64]	@ 0x40
 800f874:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f878:	429a      	cmp	r2, r3
 800f87a:	d3f1      	bcc.n	800f860 <_tx_byte_pool_create+0x24>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800f87c:	683b      	ldr	r3, [r7, #0]
 800f87e:	2203      	movs	r2, #3
 800f880:	4393      	bics	r3, r2
 800f882:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	68ba      	ldr	r2, [r7, #8]
 800f888:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	687a      	ldr	r2, [r7, #4]
 800f88e:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	683a      	ldr	r2, [r7, #0]
 800f894:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800f896:	68fb      	ldr	r3, [r7, #12]
 800f898:	687a      	ldr	r2, [r7, #4]
 800f89a:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800f89c:	68fb      	ldr	r3, [r7, #12]
 800f89e:	687a      	ldr	r2, [r7, #4]
 800f8a0:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800f8a2:	683b      	ldr	r3, [r7, #0]
 800f8a4:	3b08      	subs	r3, #8
 800f8a6:	001a      	movs	r2, r3
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 800f8ac:	68fb      	ldr	r3, [r7, #12]
 800f8ae:	2202      	movs	r2, #2
 800f8b0:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800f8b6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f8b8:	683b      	ldr	r3, [r7, #0]
 800f8ba:	18d3      	adds	r3, r2, r3
 800f8bc:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800f8be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8c0:	3b04      	subs	r3, #4
 800f8c2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800f8c4:	68fb      	ldr	r3, [r7, #12]
 800f8c6:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800f8c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 800f8cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f8d0:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800f8d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8d4:	3b04      	subs	r3, #4
 800f8d6:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 800f8d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8da:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800f8dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8de:	687a      	ldr	r2, [r7, #4]
 800f8e0:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 800f8e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f8e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 800f8ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f8ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f8ee:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 800f8f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8f6:	3304      	adds	r3, #4
 800f8f8:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 800f8fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f8fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800f8fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f900:	4a1e      	ldr	r2, [pc, #120]	@ (800f97c <_tx_byte_pool_create+0x140>)
 800f902:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 800f904:	68fb      	ldr	r3, [r7, #12]
 800f906:	2200      	movs	r2, #0
 800f908:	621a      	str	r2, [r3, #32]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800f90a:	f3ef 8310 	mrs	r3, PRIMASK
 800f90e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800f910:	b672      	cpsid	i
    return(primask_value);
 800f912:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 800f914:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	4a19      	ldr	r2, [pc, #100]	@ (800f980 <_tx_byte_pool_create+0x144>)
 800f91a:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 800f91c:	4b19      	ldr	r3, [pc, #100]	@ (800f984 <_tx_byte_pool_create+0x148>)
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	2b00      	cmp	r3, #0
 800f922:	d109      	bne.n	800f938 <_tx_byte_pool_create+0xfc>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 800f924:	4b18      	ldr	r3, [pc, #96]	@ (800f988 <_tx_byte_pool_create+0x14c>)
 800f926:	68fa      	ldr	r2, [r7, #12]
 800f928:	601a      	str	r2, [r3, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 800f92a:	68fb      	ldr	r3, [r7, #12]
 800f92c:	68fa      	ldr	r2, [r7, #12]
 800f92e:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	68fa      	ldr	r2, [r7, #12]
 800f934:	631a      	str	r2, [r3, #48]	@ 0x30
 800f936:	e011      	b.n	800f95c <_tx_byte_pool_create+0x120>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 800f938:	4b13      	ldr	r3, [pc, #76]	@ (800f988 <_tx_byte_pool_create+0x14c>)
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 800f93e:	6a3b      	ldr	r3, [r7, #32]
 800f940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f942:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 800f944:	6a3b      	ldr	r3, [r7, #32]
 800f946:	68fa      	ldr	r2, [r7, #12]
 800f948:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 800f94a:	69fb      	ldr	r3, [r7, #28]
 800f94c:	68fa      	ldr	r2, [r7, #12]
 800f94e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 800f950:	68fb      	ldr	r3, [r7, #12]
 800f952:	69fa      	ldr	r2, [r7, #28]
 800f954:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 800f956:	68fb      	ldr	r3, [r7, #12]
 800f958:	6a3a      	ldr	r2, [r7, #32]
 800f95a:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 800f95c:	4b09      	ldr	r3, [pc, #36]	@ (800f984 <_tx_byte_pool_create+0x148>)
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	1c5a      	adds	r2, r3, #1
 800f962:	4b08      	ldr	r3, [pc, #32]	@ (800f984 <_tx_byte_pool_create+0x148>)
 800f964:	601a      	str	r2, [r3, #0]
 800f966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f968:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800f96a:	697b      	ldr	r3, [r7, #20]
 800f96c:	f383 8810 	msr	PRIMASK, r3
}
 800f970:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800f972:	2300      	movs	r3, #0
}
 800f974:	0018      	movs	r0, r3
 800f976:	46bd      	mov	sp, r7
 800f978:	b012      	add	sp, #72	@ 0x48
 800f97a:	bd80      	pop	{r7, pc}
 800f97c:	ffffeeee 	.word	0xffffeeee
 800f980:	42595445 	.word	0x42595445
 800f984:	20011204 	.word	0x20011204
 800f988:	20011200 	.word	0x20011200

0800f98c <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800f98c:	b580      	push	{r7, lr}
 800f98e:	b094      	sub	sp, #80	@ 0x50
 800f990:	af00      	add	r7, sp, #0
 800f992:	6078      	str	r0, [r7, #4]
 800f994:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 800f996:	2300      	movs	r3, #0
 800f998:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800f99a:	f3ef 8310 	mrs	r3, PRIMASK
 800f99e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800f9a0:	b672      	cpsid	i
    return(primask_value);
 800f9a2:	69fb      	ldr	r3, [r7, #28]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 800f9a4:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	689a      	ldr	r2, [r3, #8]
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	68db      	ldr	r3, [r3, #12]
 800f9ae:	3b02      	subs	r3, #2
 800f9b0:	00db      	lsls	r3, r3, #3
 800f9b2:	18d3      	adds	r3, r2, r3
 800f9b4:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (memory_size >= total_theoretical_available)
 800f9b6:	683a      	ldr	r2, [r7, #0]
 800f9b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9ba:	429a      	cmp	r2, r3
 800f9bc:	d308      	bcc.n	800f9d0 <_tx_byte_pool_search+0x44>
 800f9be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f9c0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800f9c2:	69bb      	ldr	r3, [r7, #24]
 800f9c4:	f383 8810 	msr	PRIMASK, r3
}
 800f9c8:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 800f9ca:	2300      	movs	r3, #0
 800f9cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f9ce:	e0db      	b.n	800fb88 <_tx_byte_pool_search+0x1fc>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 800f9d0:	4b70      	ldr	r3, [pc, #448]	@ (800fb94 <_tx_byte_pool_search+0x208>)
 800f9d2:	681b      	ldr	r3, [r3, #0]
 800f9d4:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f9da:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	695b      	ldr	r3, [r3, #20]
 800f9e0:	64bb      	str	r3, [r7, #72]	@ 0x48
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	68db      	ldr	r3, [r3, #12]
 800f9e6:	3301      	adds	r3, #1
 800f9e8:	643b      	str	r3, [r7, #64]	@ 0x40
        available_bytes =  ((ULONG) 0);
 800f9ea:	2300      	movs	r3, #0
 800f9ec:	647b      	str	r3, [r7, #68]	@ 0x44
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800f9ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9f0:	3304      	adds	r3, #4
 800f9f2:	633b      	str	r3, [r7, #48]	@ 0x30
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800f9f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800f9f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	4a66      	ldr	r2, [pc, #408]	@ (800fb98 <_tx_byte_pool_search+0x20c>)
 800f9fe:	4293      	cmp	r3, r2
 800fa00:	d143      	bne.n	800fa8a <_tx_byte_pool_search+0xfe>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 800fa02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d104      	bne.n	800fa12 <_tx_byte_pool_search+0x86>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fa0c:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 800fa0e:	2301      	movs	r3, #1
 800fa10:	63fb      	str	r3, [r7, #60]	@ 0x3c
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800fa12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fa14:	62bb      	str	r3, [r7, #40]	@ 0x28
                next_ptr =             *this_block_link_ptr;
 800fa16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa18:	681b      	ldr	r3, [r3, #0]
 800fa1a:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 800fa1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fa1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fa20:	1ad3      	subs	r3, r2, r3
 800fa22:	647b      	str	r3, [r7, #68]	@ 0x44
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800fa24:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fa26:	3b08      	subs	r3, #8
 800fa28:	647b      	str	r3, [r7, #68]	@ 0x44

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 800fa2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fa2c:	683b      	ldr	r3, [r7, #0]
 800fa2e:	429a      	cmp	r2, r3
 800fa30:	d255      	bcs.n	800fade <_tx_byte_pool_search+0x152>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 800fa32:	2300      	movs	r3, #0
 800fa34:	647b      	str	r3, [r7, #68]	@ 0x44

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800fa36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa38:	3304      	adds	r3, #4
 800fa3a:	633b      	str	r3, [r7, #48]	@ 0x30
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800fa3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800fa40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	4a54      	ldr	r2, [pc, #336]	@ (800fb98 <_tx_byte_pool_search+0x20c>)
 800fa46:	4293      	cmp	r3, r2
 800fa48:	d113      	bne.n	800fa72 <_tx_byte_pool_search+0xe6>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800fa4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa4c:	623b      	str	r3, [r7, #32]
                        *this_block_link_ptr =  *next_block_link_ptr;
 800fa4e:	6a3b      	ldr	r3, [r7, #32]
 800fa50:	681a      	ldr	r2, [r3, #0]
 800fa52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa54:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	68db      	ldr	r3, [r3, #12]
 800fa5a:	1e5a      	subs	r2, r3, #1
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	695b      	ldr	r3, [r3, #20]
 800fa64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fa66:	429a      	cmp	r2, r3
 800fa68:	d114      	bne.n	800fa94 <_tx_byte_pool_search+0x108>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fa6e:	615a      	str	r2, [r3, #20]
 800fa70:	e010      	b.n	800fa94 <_tx_byte_pool_search+0x108>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800fa72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa74:	623b      	str	r3, [r7, #32]
                        current_ptr =  *next_block_link_ptr;
 800fa76:	6a3b      	ldr	r3, [r7, #32]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	64bb      	str	r3, [r7, #72]	@ 0x48

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 800fa7c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fa7e:	2b00      	cmp	r3, #0
 800fa80:	d008      	beq.n	800fa94 <_tx_byte_pool_search+0x108>
                        {
                            examine_blocks--;
 800fa82:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fa84:	3b01      	subs	r3, #1
 800fa86:	643b      	str	r3, [r7, #64]	@ 0x40
 800fa88:	e004      	b.n	800fa94 <_tx_byte_pool_search+0x108>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800fa8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fa8c:	62bb      	str	r3, [r7, #40]	@ 0x28
                current_ptr =  *this_block_link_ptr;
 800fa8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 800fa94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d002      	beq.n	800faa0 <_tx_byte_pool_search+0x114>
            {

                examine_blocks--;
 800fa9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fa9c:	3b01      	subs	r3, #1
 800fa9e:	643b      	str	r3, [r7, #64]	@ 0x40
 800faa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800faa2:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800faa4:	693b      	ldr	r3, [r7, #16]
 800faa6:	f383 8810 	msr	PRIMASK, r3
}
 800faaa:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800faac:	f3ef 8310 	mrs	r3, PRIMASK
 800fab0:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800fab2:	b672      	cpsid	i
    return(primask_value);
 800fab4:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 800fab6:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	6a1b      	ldr	r3, [r3, #32]
 800fabc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fabe:	429a      	cmp	r2, r3
 800fac0:	d009      	beq.n	800fad6 <_tx_byte_pool_search+0x14a>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	695b      	ldr	r3, [r3, #20]
 800fac6:	64bb      	str	r3, [r7, #72]	@ 0x48
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	68db      	ldr	r3, [r3, #12]
 800facc:	3301      	adds	r3, #1
 800face:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fad4:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 800fad6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d188      	bne.n	800f9ee <_tx_byte_pool_search+0x62>
 800fadc:	e000      	b.n	800fae0 <_tx_byte_pool_search+0x154>
                    break;
 800fade:	46c0      	nop			@ (mov r8, r8)

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 800fae0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d048      	beq.n	800fb78 <_tx_byte_pool_search+0x1ec>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 800fae6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fae8:	683b      	ldr	r3, [r7, #0]
 800faea:	1ad3      	subs	r3, r2, r3
 800faec:	2b13      	cmp	r3, #19
 800faee:	d91e      	bls.n	800fb2e <_tx_byte_pool_search+0x1a2>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800faf0:	683b      	ldr	r3, [r7, #0]
 800faf2:	3308      	adds	r3, #8
 800faf4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800faf6:	18d3      	adds	r3, r2, r3
 800faf8:	627b      	str	r3, [r7, #36]	@ 0x24

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 800fafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fafc:	623b      	str	r3, [r7, #32]
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800fafe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fb00:	62bb      	str	r3, [r7, #40]	@ 0x28
                *next_block_link_ptr =  *this_block_link_ptr;
 800fb02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb04:	681a      	ldr	r2, [r3, #0]
 800fb06:	6a3b      	ldr	r3, [r7, #32]
 800fb08:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 800fb0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb0c:	3304      	adds	r3, #4
 800fb0e:	633b      	str	r3, [r7, #48]	@ 0x30
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 800fb10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb12:	62fb      	str	r3, [r7, #44]	@ 0x2c
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 800fb14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb16:	4a20      	ldr	r2, [pc, #128]	@ (800fb98 <_tx_byte_pool_search+0x20c>)
 800fb18:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	68db      	ldr	r3, [r3, #12]
 800fb1e:	1c5a      	adds	r2, r3, #1
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 800fb24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fb28:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 800fb2a:	683b      	ldr	r3, [r7, #0]
 800fb2c:	647b      	str	r3, [r7, #68]	@ 0x44
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 800fb2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fb30:	3304      	adds	r3, #4
 800fb32:	633b      	str	r3, [r7, #48]	@ 0x30
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 800fb34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb36:	62bb      	str	r3, [r7, #40]	@ 0x28
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800fb38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb3a:	687a      	ldr	r2, [r7, #4]
 800fb3c:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	689a      	ldr	r2, [r3, #8]
 800fb42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fb44:	1ad3      	subs	r3, r2, r3
 800fb46:	3b08      	subs	r3, #8
 800fb48:	001a      	movs	r2, r3
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	695b      	ldr	r3, [r3, #20]
 800fb52:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fb54:	429a      	cmp	r2, r3
 800fb56:	d105      	bne.n	800fb64 <_tx_byte_pool_search+0x1d8>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800fb58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fb5a:	62bb      	str	r3, [r7, #40]	@ 0x28
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 800fb5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb5e:	681a      	ldr	r2, [r3, #0]
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	615a      	str	r2, [r3, #20]
 800fb64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fb66:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	f383 8810 	msr	PRIMASK, r3
}
 800fb6e:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 800fb70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fb72:	3308      	adds	r3, #8
 800fb74:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fb76:	e007      	b.n	800fb88 <_tx_byte_pool_search+0x1fc>
 800fb78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fb7a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fb7c:	68bb      	ldr	r3, [r7, #8]
 800fb7e:	f383 8810 	msr	PRIMASK, r3
}
 800fb82:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 800fb84:	2300      	movs	r3, #0
 800fb86:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 800fb88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800fb8a:	0018      	movs	r0, r3
 800fb8c:	46bd      	mov	sp, r7
 800fb8e:	b014      	add	sp, #80	@ 0x50
 800fb90:	bd80      	pop	{r7, pc}
 800fb92:	46c0      	nop			@ (mov r8, r8)
 800fb94:	20011210 	.word	0x20011210
 800fb98:	ffffeeee 	.word	0xffffeeee

0800fb9c <_tx_event_flags_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_event_flags_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 800fb9c:	b580      	push	{r7, lr}
 800fb9e:	b08c      	sub	sp, #48	@ 0x30
 800fba0:	af00      	add	r7, sp, #0
 800fba2:	6078      	str	r0, [r7, #4]
 800fba4:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800fba6:	f3ef 8310 	mrs	r3, PRIMASK
 800fbaa:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800fbac:	b672      	cpsid	i
    return(primask_value);
 800fbae:	697b      	ldr	r3, [r7, #20]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the event flags group.  */
    TX_DISABLE
 800fbb0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_event_flags_cleanup))
 800fbb2:	687b      	ldr	r3, [r7, #4]
 800fbb4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800fbb6:	4b37      	ldr	r3, [pc, #220]	@ (800fc94 <_tx_event_flags_cleanup+0xf8>)
 800fbb8:	429a      	cmp	r2, r3
 800fbba:	d161      	bne.n	800fc80 <_tx_event_flags_cleanup+0xe4>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	22ac      	movs	r2, #172	@ 0xac
 800fbc0:	589b      	ldr	r3, [r3, r2]
 800fbc2:	683a      	ldr	r2, [r7, #0]
 800fbc4:	429a      	cmp	r2, r3
 800fbc6:	d15b      	bne.n	800fc80 <_tx_event_flags_cleanup+0xe4>
        {

            /* Setup pointer to event flags control block.  */
            group_ptr =  TX_VOID_TO_EVENT_FLAGS_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fbcc:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for a NULL event flags control block pointer.  */
            if (group_ptr != TX_NULL)
 800fbce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbd0:	2b00      	cmp	r3, #0
 800fbd2:	d055      	beq.n	800fc80 <_tx_event_flags_cleanup+0xe4>
            {

                /* Is the group pointer ID valid?  */
                if (group_ptr -> tx_event_flags_group_id == TX_EVENT_FLAGS_ID)
 800fbd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbd6:	681b      	ldr	r3, [r3, #0]
 800fbd8:	4a2f      	ldr	r2, [pc, #188]	@ (800fc98 <_tx_event_flags_cleanup+0xfc>)
 800fbda:	4293      	cmp	r3, r2
 800fbdc:	d150      	bne.n	800fc80 <_tx_event_flags_cleanup+0xe4>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800fbde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbe0:	695b      	ldr	r3, [r3, #20]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d04c      	beq.n	800fc80 <_tx_event_flags_cleanup+0xe4>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	2200      	movs	r2, #0
 800fbea:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Pickup the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800fbec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbee:	695b      	ldr	r3, [r3, #20]
 800fbf0:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Pickup the suspension head.  */
                        suspension_head =  group_ptr -> tx_event_flags_group_suspension_list;
 800fbf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fbf4:	691b      	ldr	r3, [r3, #16]
 800fbf6:	623b      	str	r3, [r7, #32]

                        /* Determine if the cleanup is being done while a set operation was interrupted.  If the
                           suspended count is non-zero and the suspension head is NULL, the list is being processed
                           and cannot be touched from here. The suspension list removal will instead take place
                           inside the event flag set code.  */
                        if (suspension_head != TX_NULL)
 800fbf8:	6a3b      	ldr	r3, [r7, #32]
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d020      	beq.n	800fc40 <_tx_event_flags_cleanup+0xa4>
                        {

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the local suspension count.  */
                            suspended_count--;
 800fbfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc00:	3b01      	subs	r3, #1
 800fc02:	627b      	str	r3, [r7, #36]	@ 0x24

                            /* Store the updated suspended count.  */
                            group_ptr -> tx_event_flags_group_suspended_count =  suspended_count;
 800fc04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fc08:	615a      	str	r2, [r3, #20]

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 800fc0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d103      	bne.n	800fc18 <_tx_event_flags_cleanup+0x7c>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 800fc10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc12:	2200      	movs	r2, #0
 800fc14:	611a      	str	r2, [r3, #16]
 800fc16:	e016      	b.n	800fc46 <_tx_event_flags_cleanup+0xaa>
                            {

                                /* At least one more thread is on the same suspension list.  */

                                /* Update the links of the adjacent threads.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fc1c:	61fb      	str	r3, [r7, #28]
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fc22:	61bb      	str	r3, [r7, #24]
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 800fc24:	69fb      	ldr	r3, [r7, #28]
 800fc26:	69ba      	ldr	r2, [r7, #24]
 800fc28:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 800fc2a:	69bb      	ldr	r3, [r7, #24]
 800fc2c:	69fa      	ldr	r2, [r7, #28]
 800fc2e:	671a      	str	r2, [r3, #112]	@ 0x70

                                /* Determine if we need to update the head pointer.  */
                                if (suspension_head == thread_ptr)
 800fc30:	6a3a      	ldr	r2, [r7, #32]
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	429a      	cmp	r2, r3
 800fc36:	d106      	bne.n	800fc46 <_tx_event_flags_cleanup+0xaa>
                                {

                                    /* Update the list head pointer.  */
                                    group_ptr -> tx_event_flags_group_suspension_list =  next_thread;
 800fc38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc3a:	69fa      	ldr	r2, [r7, #28]
 800fc3c:	611a      	str	r2, [r3, #16]
 800fc3e:	e002      	b.n	800fc46 <_tx_event_flags_cleanup+0xaa>
                        }
                        else
                        {

                            /* In this case, the search pointer in an interrupted event flag set must be reset.  */
                            group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 800fc40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fc42:	2201      	movs	r2, #1
 800fc44:	60da      	str	r2, [r3, #12]
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fc4a:	2b07      	cmp	r3, #7
 800fc4c:	d118      	bne.n	800fc80 <_tx_event_flags_cleanup+0xe4>
                            /* Increment the number of timeouts on this event flags group.  */
                            group_ptr -> tx_event_flags_group____performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_EVENTS;
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	2284      	movs	r2, #132	@ 0x84
 800fc52:	2107      	movs	r1, #7
 800fc54:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                           /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 800fc56:	4b11      	ldr	r3, [pc, #68]	@ (800fc9c <_tx_event_flags_cleanup+0x100>)
 800fc58:	681b      	ldr	r3, [r3, #0]
 800fc5a:	1c5a      	adds	r2, r3, #1
 800fc5c:	4b0f      	ldr	r3, [pc, #60]	@ (800fc9c <_tx_event_flags_cleanup+0x100>)
 800fc5e:	601a      	str	r2, [r3, #0]
 800fc60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc62:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fc64:	68fb      	ldr	r3, [r7, #12]
 800fc66:	f383 8810 	msr	PRIMASK, r3
}
 800fc6a:	46c0      	nop			@ (mov r8, r8)
                            TX_RESTORE

                            /* Resume the thread!  Check for preemption even though we are executing
                               from the system timer thread right now which normally executes at the
                               highest priority.  */
                            _tx_thread_system_resume(thread_ptr);
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	0018      	movs	r0, r3
 800fc70:	f002 fca0 	bl	80125b4 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800fc74:	f3ef 8310 	mrs	r3, PRIMASK
 800fc78:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800fc7a:	b672      	cpsid	i
    return(primask_value);
 800fc7c:	693b      	ldr	r3, [r7, #16]

                            /* Disable interrupts.  */
                            TX_DISABLE
 800fc7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fc80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc82:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fc84:	68bb      	ldr	r3, [r7, #8]
 800fc86:	f383 8810 	msr	PRIMASK, r3
}
 800fc8a:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 800fc8c:	46c0      	nop			@ (mov r8, r8)
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	b00c      	add	sp, #48	@ 0x30
 800fc92:	bd80      	pop	{r7, pc}
 800fc94:	0800fb9d 	.word	0x0800fb9d
 800fc98:	4456444e 	.word	0x4456444e
 800fc9c:	200112a8 	.word	0x200112a8

0800fca0 <_tx_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr)
{
 800fca0:	b580      	push	{r7, lr}
 800fca2:	b08c      	sub	sp, #48	@ 0x30
 800fca4:	af00      	add	r7, sp, #0
 800fca6:	6078      	str	r0, [r7, #4]
 800fca8:	6039      	str	r1, [r7, #0]
TX_EVENT_FLAGS_GROUP    *next_group;
TX_EVENT_FLAGS_GROUP    *previous_group;


    /* Initialize event flags control block to all zeros.  */
    TX_MEMSET(group_ptr, 0, (sizeof(TX_EVENT_FLAGS_GROUP)));
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fcae:	2327      	movs	r3, #39	@ 0x27
 800fcb0:	18fb      	adds	r3, r7, r3
 800fcb2:	2200      	movs	r2, #0
 800fcb4:	701a      	strb	r2, [r3, #0]
 800fcb6:	2324      	movs	r3, #36	@ 0x24
 800fcb8:	623b      	str	r3, [r7, #32]
 800fcba:	2300      	movs	r3, #0
 800fcbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fcbe:	e009      	b.n	800fcd4 <_tx_event_flags_create+0x34>
 800fcc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fcc2:	1c5a      	adds	r2, r3, #1
 800fcc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fcc6:	2227      	movs	r2, #39	@ 0x27
 800fcc8:	18ba      	adds	r2, r7, r2
 800fcca:	7812      	ldrb	r2, [r2, #0]
 800fccc:	701a      	strb	r2, [r3, #0]
 800fcce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcd0:	3301      	adds	r3, #1
 800fcd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800fcd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fcd6:	6a3b      	ldr	r3, [r7, #32]
 800fcd8:	429a      	cmp	r2, r3
 800fcda:	d3f1      	bcc.n	800fcc0 <_tx_event_flags_create+0x20>

    /* Setup the basic event flags group fields.  */
    group_ptr -> tx_event_flags_group_name =             name_ptr;
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	683a      	ldr	r2, [r7, #0]
 800fce0:	605a      	str	r2, [r3, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800fce2:	f3ef 8310 	mrs	r3, PRIMASK
 800fce6:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800fce8:	b672      	cpsid	i
    return(primask_value);
 800fcea:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts to put the event flags group on the created list.  */
    TX_DISABLE
 800fcec:	61fb      	str	r3, [r7, #28]

    /* Setup the event flags ID to make it valid.  */
    group_ptr -> tx_event_flags_group_id =  TX_EVENT_FLAGS_ID;
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	4a18      	ldr	r2, [pc, #96]	@ (800fd54 <_tx_event_flags_create+0xb4>)
 800fcf2:	601a      	str	r2, [r3, #0]

    /* Place the group on the list of created event flag groups.  First,
       check for an empty list.  */
    if (_tx_event_flags_created_count == TX_EMPTY)
 800fcf4:	4b18      	ldr	r3, [pc, #96]	@ (800fd58 <_tx_event_flags_create+0xb8>)
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d109      	bne.n	800fd10 <_tx_event_flags_create+0x70>
    {

        /* The created event flags list is empty.  Add event flag group to empty list.  */
        _tx_event_flags_created_ptr =                         group_ptr;
 800fcfc:	4b17      	ldr	r3, [pc, #92]	@ (800fd5c <_tx_event_flags_create+0xbc>)
 800fcfe:	687a      	ldr	r2, [r7, #4]
 800fd00:	601a      	str	r2, [r3, #0]
        group_ptr -> tx_event_flags_group_created_next =      group_ptr;
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	687a      	ldr	r2, [r7, #4]
 800fd06:	619a      	str	r2, [r3, #24]
        group_ptr -> tx_event_flags_group_created_previous =  group_ptr;
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	687a      	ldr	r2, [r7, #4]
 800fd0c:	61da      	str	r2, [r3, #28]
 800fd0e:	e011      	b.n	800fd34 <_tx_event_flags_create+0x94>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_group =      _tx_event_flags_created_ptr;
 800fd10:	4b12      	ldr	r3, [pc, #72]	@ (800fd5c <_tx_event_flags_create+0xbc>)
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	61bb      	str	r3, [r7, #24]
        previous_group =  next_group -> tx_event_flags_group_created_previous;
 800fd16:	69bb      	ldr	r3, [r7, #24]
 800fd18:	69db      	ldr	r3, [r3, #28]
 800fd1a:	617b      	str	r3, [r7, #20]

        /* Place the new event flag group in the list.  */
        next_group -> tx_event_flags_group_created_previous =  group_ptr;
 800fd1c:	69bb      	ldr	r3, [r7, #24]
 800fd1e:	687a      	ldr	r2, [r7, #4]
 800fd20:	61da      	str	r2, [r3, #28]
        previous_group -> tx_event_flags_group_created_next =  group_ptr;
 800fd22:	697b      	ldr	r3, [r7, #20]
 800fd24:	687a      	ldr	r2, [r7, #4]
 800fd26:	619a      	str	r2, [r3, #24]

        /* Setup this group's created links.  */
        group_ptr -> tx_event_flags_group_created_previous =  previous_group;
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	697a      	ldr	r2, [r7, #20]
 800fd2c:	61da      	str	r2, [r3, #28]
        group_ptr -> tx_event_flags_group_created_next =      next_group;
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	69ba      	ldr	r2, [r7, #24]
 800fd32:	619a      	str	r2, [r3, #24]
    }

    /* Increment the number of created event flag groups.  */
    _tx_event_flags_created_count++;
 800fd34:	4b08      	ldr	r3, [pc, #32]	@ (800fd58 <_tx_event_flags_create+0xb8>)
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	1c5a      	adds	r2, r3, #1
 800fd3a:	4b07      	ldr	r3, [pc, #28]	@ (800fd58 <_tx_event_flags_create+0xb8>)
 800fd3c:	601a      	str	r2, [r3, #0]
 800fd3e:	69fb      	ldr	r3, [r7, #28]
 800fd40:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fd42:	68fb      	ldr	r3, [r7, #12]
 800fd44:	f383 8810 	msr	PRIMASK, r3
}
 800fd48:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800fd4a:	2300      	movs	r3, #0
}
 800fd4c:	0018      	movs	r0, r3
 800fd4e:	46bd      	mov	sp, r7
 800fd50:	b00c      	add	sp, #48	@ 0x30
 800fd52:	bd80      	pop	{r7, pc}
 800fd54:	4456444e 	.word	0x4456444e
 800fd58:	200111ec 	.word	0x200111ec
 800fd5c:	200111e8 	.word	0x200111e8

0800fd60 <_tx_event_flags_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_delete(TX_EVENT_FLAGS_GROUP *group_ptr)
{
 800fd60:	b580      	push	{r7, lr}
 800fd62:	b08e      	sub	sp, #56	@ 0x38
 800fd64:	af00      	add	r7, sp, #0
 800fd66:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800fd68:	f3ef 8310 	mrs	r3, PRIMASK
 800fd6c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800fd6e:	b672      	cpsid	i
    return(primask_value);
 800fd70:	69fb      	ldr	r3, [r7, #28]
TX_EVENT_FLAGS_GROUP    *next_group;
TX_EVENT_FLAGS_GROUP    *previous_group;


    /* Disable interrupts to remove the group from the created list.  */
    TX_DISABLE
 800fd72:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_DELETE_INSERT

    /* Clear the event flag group ID to make it invalid.  */
    group_ptr -> tx_event_flags_group_id =  TX_CLEAR_ID;
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	2200      	movs	r2, #0
 800fd78:	601a      	str	r2, [r3, #0]

    /* Decrement the number of created event flag groups.  */
    _tx_event_flags_created_count--;
 800fd7a:	4b3c      	ldr	r3, [pc, #240]	@ (800fe6c <_tx_event_flags_delete+0x10c>)
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	1e5a      	subs	r2, r3, #1
 800fd80:	4b3a      	ldr	r3, [pc, #232]	@ (800fe6c <_tx_event_flags_delete+0x10c>)
 800fd82:	601a      	str	r2, [r3, #0]

    /* See if this group is the only one on the list.  */
    if (_tx_event_flags_created_count == TX_EMPTY)
 800fd84:	4b39      	ldr	r3, [pc, #228]	@ (800fe6c <_tx_event_flags_delete+0x10c>)
 800fd86:	681b      	ldr	r3, [r3, #0]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d103      	bne.n	800fd94 <_tx_event_flags_delete+0x34>
    {

        /* Only created event flag group, just set the created list to NULL.  */
        _tx_event_flags_created_ptr =  TX_NULL;
 800fd8c:	4b38      	ldr	r3, [pc, #224]	@ (800fe70 <_tx_event_flags_delete+0x110>)
 800fd8e:	2200      	movs	r2, #0
 800fd90:	601a      	str	r2, [r3, #0]
 800fd92:	e013      	b.n	800fdbc <_tx_event_flags_delete+0x5c>
    }
    else
    {

        /* Link-up the neighbors.  */
        next_group =                                           group_ptr -> tx_event_flags_group_created_next;
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	699b      	ldr	r3, [r3, #24]
 800fd98:	62bb      	str	r3, [r7, #40]	@ 0x28
        previous_group =                                       group_ptr -> tx_event_flags_group_created_previous;
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	69db      	ldr	r3, [r3, #28]
 800fd9e:	627b      	str	r3, [r7, #36]	@ 0x24
        next_group -> tx_event_flags_group_created_previous =  previous_group;
 800fda0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fda2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fda4:	61da      	str	r2, [r3, #28]
        previous_group -> tx_event_flags_group_created_next =  next_group;
 800fda6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fda8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fdaa:	619a      	str	r2, [r3, #24]

        /* See if we have to update the created list head pointer.  */
        if (_tx_event_flags_created_ptr == group_ptr)
 800fdac:	4b30      	ldr	r3, [pc, #192]	@ (800fe70 <_tx_event_flags_delete+0x110>)
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	687a      	ldr	r2, [r7, #4]
 800fdb2:	429a      	cmp	r2, r3
 800fdb4:	d102      	bne.n	800fdbc <_tx_event_flags_delete+0x5c>
        {

            /* Yes, move the head pointer to the next link. */
            _tx_event_flags_created_ptr =  next_group;
 800fdb6:	4b2e      	ldr	r3, [pc, #184]	@ (800fe70 <_tx_event_flags_delete+0x110>)
 800fdb8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fdba:	601a      	str	r2, [r3, #0]
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800fdbc:	4b2d      	ldr	r3, [pc, #180]	@ (800fe74 <_tx_event_flags_delete+0x114>)
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	1c5a      	adds	r2, r3, #1
 800fdc2:	4b2c      	ldr	r3, [pc, #176]	@ (800fe74 <_tx_event_flags_delete+0x114>)
 800fdc4:	601a      	str	r2, [r3, #0]

    /* Pickup the suspension information.  */
    thread_ptr =                                         group_ptr -> tx_event_flags_group_suspension_list;
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	691b      	ldr	r3, [r3, #16]
 800fdca:	637b      	str	r3, [r7, #52]	@ 0x34
    group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 800fdcc:	687b      	ldr	r3, [r7, #4]
 800fdce:	2200      	movs	r2, #0
 800fdd0:	611a      	str	r2, [r3, #16]
    suspended_count =                                    group_ptr -> tx_event_flags_group_suspended_count;
 800fdd2:	687b      	ldr	r3, [r7, #4]
 800fdd4:	695b      	ldr	r3, [r3, #20]
 800fdd6:	633b      	str	r3, [r7, #48]	@ 0x30
    group_ptr -> tx_event_flags_group_suspended_count =  TX_NO_SUSPENSIONS;
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	2200      	movs	r2, #0
 800fddc:	615a      	str	r2, [r3, #20]
 800fdde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fde0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fde2:	69bb      	ldr	r3, [r7, #24]
 800fde4:	f383 8810 	msr	PRIMASK, r3
}
 800fde8:	46c0      	nop			@ (mov r8, r8)
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the event flag suspension list to resume any and all threads
       suspended on this group.  */
    while (suspended_count != TX_NO_SUSPENSIONS)
 800fdea:	e023      	b.n	800fe34 <_tx_event_flags_delete+0xd4>
    {

        /* Decrement the number of suspended threads.  */
        suspended_count--;
 800fdec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdee:	3b01      	subs	r3, #1
 800fdf0:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800fdf2:	f3ef 8310 	mrs	r3, PRIMASK
 800fdf6:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800fdf8:	b672      	cpsid	i
    return(primask_value);
 800fdfa:	693b      	ldr	r3, [r7, #16]

        /* Lockout interrupts.  */
        TX_DISABLE
 800fdfc:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Clear the cleanup pointer, this prevents the timeout from doing
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 800fdfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe00:	2200      	movs	r2, #0
 800fe02:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 800fe04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe06:	2284      	movs	r2, #132	@ 0x84
 800fe08:	2101      	movs	r1, #1
 800fe0a:	5099      	str	r1, [r3, r2]

        /* Move the thread pointer ahead.  */
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 800fe0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fe10:	623b      	str	r3, [r7, #32]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 800fe12:	4b18      	ldr	r3, [pc, #96]	@ (800fe74 <_tx_event_flags_delete+0x114>)
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	1c5a      	adds	r2, r3, #1
 800fe18:	4b16      	ldr	r3, [pc, #88]	@ (800fe74 <_tx_event_flags_delete+0x114>)
 800fe1a:	601a      	str	r2, [r3, #0]
 800fe1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe1e:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fe20:	697b      	ldr	r3, [r7, #20]
 800fe22:	f383 8810 	msr	PRIMASK, r3
}
 800fe26:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 800fe28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe2a:	0018      	movs	r0, r3
 800fe2c:	f002 fbc2 	bl	80125b4 <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 800fe30:	6a3b      	ldr	r3, [r7, #32]
 800fe32:	637b      	str	r3, [r7, #52]	@ 0x34
    while (suspended_count != TX_NO_SUSPENSIONS)
 800fe34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d1d8      	bne.n	800fdec <_tx_event_flags_delete+0x8c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800fe3a:	f3ef 8310 	mrs	r3, PRIMASK
 800fe3e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800fe40:	b672      	cpsid	i
    return(primask_value);
 800fe42:	68bb      	ldr	r3, [r7, #8]

    /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h.  */
    TX_EVENT_FLAGS_GROUP_DELETE_PORT_COMPLETION(group_ptr)

    /* Disable interrupts.  */
    TX_DISABLE
 800fe44:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 800fe46:	4b0b      	ldr	r3, [pc, #44]	@ (800fe74 <_tx_event_flags_delete+0x114>)
 800fe48:	681b      	ldr	r3, [r3, #0]
 800fe4a:	1e5a      	subs	r2, r3, #1
 800fe4c:	4b09      	ldr	r3, [pc, #36]	@ (800fe74 <_tx_event_flags_delete+0x114>)
 800fe4e:	601a      	str	r2, [r3, #0]
 800fe50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe52:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	f383 8810 	msr	PRIMASK, r3
}
 800fe5a:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 800fe5c:	f002 fb72 	bl	8012544 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 800fe60:	2300      	movs	r3, #0
}
 800fe62:	0018      	movs	r0, r3
 800fe64:	46bd      	mov	sp, r7
 800fe66:	b00e      	add	sp, #56	@ 0x38
 800fe68:	bd80      	pop	{r7, pc}
 800fe6a:	46c0      	nop			@ (mov r8, r8)
 800fe6c:	200111ec 	.word	0x200111ec
 800fe70:	200111e8 	.word	0x200111e8
 800fe74:	200112a8 	.word	0x200112a8

0800fe78 <_tx_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b094      	sub	sp, #80	@ 0x50
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	60f8      	str	r0, [r7, #12]
 800fe80:	60b9      	str	r1, [r7, #8]
 800fe82:	607a      	str	r2, [r7, #4]
 800fe84:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800fe86:	f3ef 8310 	mrs	r3, PRIMASK
 800fe8a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 800fe8c:	b672      	cpsid	i
    return(primask_value);
 800fe8e:	69fb      	ldr	r3, [r7, #28]
UINT            interrupted_set_request;
#endif


    /* Disable interrupts to examine the event flags group.  */
    TX_DISABLE
 800fe90:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_GET_INSERT

    /* Pickup current flags.  */
    current_flags =  group_ptr -> tx_event_flags_group_current;
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	689b      	ldr	r3, [r3, #8]
 800fe96:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Apply the event flag option mask.  */
    and_request =  (get_option & TX_AND);
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	2202      	movs	r2, #2
 800fe9c:	4013      	ands	r3, r2
 800fe9e:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

#else

    /* Pickup delayed clear flags.  */
    delayed_clear_flags =  group_ptr -> tx_event_flags_group_delayed_clear;
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	6a1b      	ldr	r3, [r3, #32]
 800fea4:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if there are any delayed clear operations pending.  */
    if (delayed_clear_flags != ((ULONG) 0))
 800fea6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d004      	beq.n	800feb6 <_tx_event_flags_get+0x3e>
    {

        /* Yes, apply them to the current flags.  */
        current_flags =  current_flags & (~delayed_clear_flags);
 800feac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800feae:	43da      	mvns	r2, r3
 800feb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800feb2:	4013      	ands	r3, r2
 800feb4:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* Check for AND condition. All flags must be present to satisfy request.  */
    if (and_request == TX_AND)
 800feb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800feb8:	2b02      	cmp	r3, #2
 800feba:	d10a      	bne.n	800fed2 <_tx_event_flags_get+0x5a>
    {

        /* AND request is present.  */

        /* Calculate the flags present.  */
        flags_satisfied =  (current_flags & requested_flags);
 800febc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800febe:	68ba      	ldr	r2, [r7, #8]
 800fec0:	4013      	ands	r3, r2
 800fec2:	643b      	str	r3, [r7, #64]	@ 0x40

        /* Determine if they satisfy the AND request.  */
        if (flags_satisfied != requested_flags)
 800fec4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fec6:	68bb      	ldr	r3, [r7, #8]
 800fec8:	429a      	cmp	r2, r3
 800feca:	d006      	beq.n	800feda <_tx_event_flags_get+0x62>
        {

            /* No, not all the requested flags are present. Clear the flags present variable.  */
            flags_satisfied =  ((ULONG) 0);
 800fecc:	2300      	movs	r3, #0
 800fece:	643b      	str	r3, [r7, #64]	@ 0x40
 800fed0:	e003      	b.n	800feda <_tx_event_flags_get+0x62>
    else
    {

        /* OR request is present. Simply AND together the requested flags and the current flags
           to see if any are present.  */
        flags_satisfied =  (current_flags & requested_flags);
 800fed2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fed4:	68ba      	ldr	r2, [r7, #8]
 800fed6:	4013      	ands	r3, r2
 800fed8:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Determine if the request is satisfied.  */
    if (flags_satisfied != ((ULONG) 0))
 800feda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fedc:	2b00      	cmp	r3, #0
 800fede:	d029      	beq.n	800ff34 <_tx_event_flags_get+0xbc>
    {

        /* Yes, this request can be handled immediately.  */

        /* Return the actual event flags that satisfied the request.  */
        *actual_flags_ptr =  current_flags;
 800fee0:	683b      	ldr	r3, [r7, #0]
 800fee2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fee4:	601a      	str	r2, [r3, #0]

        /* Pickup the clear bit.  */
        clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	2201      	movs	r2, #1
 800feea:	4013      	ands	r3, r2
 800feec:	623b      	str	r3, [r7, #32]

        /* Determine whether or not clearing needs to take place.  */
        if (clear_request == TX_TRUE)
 800feee:	6a3b      	ldr	r3, [r7, #32]
 800fef0:	2b01      	cmp	r3, #1
 800fef2:	d11c      	bne.n	800ff2e <_tx_event_flags_get+0xb6>
        {

            /* Set interrupted set request flag to false.  */
            interrupted_set_request =  TX_FALSE;
 800fef4:	2300      	movs	r3, #0
 800fef6:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Determine if the suspension list is being processed by an interrupted
               set request.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 800fef8:	68fb      	ldr	r3, [r7, #12]
 800fefa:	695b      	ldr	r3, [r3, #20]
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d005      	beq.n	800ff0c <_tx_event_flags_get+0x94>
            {

                if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	691b      	ldr	r3, [r3, #16]
 800ff04:	2b00      	cmp	r3, #0
 800ff06:	d101      	bne.n	800ff0c <_tx_event_flags_get+0x94>
                {

                    /* Set the interrupted set request flag.  */
                    interrupted_set_request =  TX_TRUE;
 800ff08:	2301      	movs	r3, #1
 800ff0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
                }
            }

            /* Was a set request interrupted?  */
            if (interrupted_set_request == TX_TRUE)
 800ff0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff0e:	2b01      	cmp	r3, #1
 800ff10:	d106      	bne.n	800ff20 <_tx_event_flags_get+0xa8>
                /* A previous set operation is was interrupted, we need to defer the
                   event clearing until the set operation is complete.  */

                /* Remember the events to clear.  */
                group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | requested_flags;
 800ff12:	68fb      	ldr	r3, [r7, #12]
 800ff14:	6a1a      	ldr	r2, [r3, #32]
 800ff16:	68bb      	ldr	r3, [r7, #8]
 800ff18:	431a      	orrs	r2, r3
                group_ptr -> tx_event_flags_group_delayed_clear =
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	621a      	str	r2, [r3, #32]
 800ff1e:	e006      	b.n	800ff2e <_tx_event_flags_get+0xb6>
            else
            {

                /* Yes, clear the flags that satisfied this request.  */
                group_ptr -> tx_event_flags_group_current =
                                        group_ptr -> tx_event_flags_group_current & ~requested_flags;
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	689b      	ldr	r3, [r3, #8]
 800ff24:	68ba      	ldr	r2, [r7, #8]
 800ff26:	43d2      	mvns	r2, r2
 800ff28:	401a      	ands	r2, r3
                group_ptr -> tx_event_flags_group_current =
 800ff2a:	68fb      	ldr	r3, [r7, #12]
 800ff2c:	609a      	str	r2, [r3, #8]
            }
        }

        /* Set status to success.  */
        status =  TX_SUCCESS;
 800ff2e:	2300      	movs	r3, #0
 800ff30:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ff32:	e06f      	b.n	8010014 <_tx_event_flags_get+0x19c>
#endif
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 800ff34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d06a      	beq.n	8010010 <_tx_event_flags_get+0x198>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800ff3a:	4b3c      	ldr	r3, [pc, #240]	@ (801002c <_tx_event_flags_get+0x1b4>)
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d002      	beq.n	800ff48 <_tx_event_flags_get+0xd0>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point, return error completion.  */
                status =  TX_NO_EVENTS;
 800ff42:	2307      	movs	r3, #7
 800ff44:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ff46:	e065      	b.n	8010014 <_tx_event_flags_get+0x19c>
                /* Increment the number of event flags suspensions on this semaphore.  */
                group_ptr -> tx_event_flags_group___performance_suspension_count++;
#endif

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(thread_ptr)
 800ff48:	4b39      	ldr	r3, [pc, #228]	@ (8010030 <_tx_event_flags_get+0x1b8>)
 800ff4a:	681b      	ldr	r3, [r3, #0]
 800ff4c:	633b      	str	r3, [r7, #48]	@ 0x30

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_event_flags_cleanup);
 800ff4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff50:	4a38      	ldr	r2, [pc, #224]	@ (8010034 <_tx_event_flags_get+0x1bc>)
 800ff52:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Remember which event flags we are looking for.  */
                thread_ptr -> tx_thread_suspend_info =  requested_flags;
 800ff54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff56:	68ba      	ldr	r2, [r7, #8]
 800ff58:	679a      	str	r2, [r3, #120]	@ 0x78

                /* Save the get option as well.  */
                thread_ptr -> tx_thread_suspend_option =  get_option;
 800ff5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff5c:	2180      	movs	r1, #128	@ 0x80
 800ff5e:	687a      	ldr	r2, [r7, #4]
 800ff60:	505a      	str	r2, [r3, r1]

                /* Save the destination for the current events.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) actual_flags_ptr;
 800ff62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff64:	683a      	ldr	r2, [r7, #0]
 800ff66:	67da      	str	r2, [r3, #124]	@ 0x7c

                /* Setup cleanup information, i.e. this event flags group control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) group_ptr;
 800ff68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff6a:	68fa      	ldr	r2, [r7, #12]
 800ff6c:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800ff6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff70:	22ac      	movs	r2, #172	@ 0xac
 800ff72:	589b      	ldr	r3, [r3, r2]
 800ff74:	1c5a      	adds	r2, r3, #1
 800ff76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff78:	21ac      	movs	r1, #172	@ 0xac
 800ff7a:	505a      	str	r2, [r3, r1]
#endif

                /* Pickup the suspended count.  */
                suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	695b      	ldr	r3, [r3, #20]
 800ff80:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800ff82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d109      	bne.n	800ff9c <_tx_event_flags_get+0x124>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    group_ptr -> tx_event_flags_group_suspension_list =   thread_ptr;
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff8c:	611a      	str	r2, [r3, #16]
                    thread_ptr -> tx_thread_suspended_next =              thread_ptr;
 800ff8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff92:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =          thread_ptr;
 800ff94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff98:	675a      	str	r2, [r3, #116]	@ 0x74
 800ff9a:	e011      	b.n	800ffc0 <_tx_event_flags_get+0x148>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   group_ptr -> tx_event_flags_group_suspension_list;
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	691b      	ldr	r3, [r3, #16]
 800ffa0:	62bb      	str	r3, [r7, #40]	@ 0x28
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800ffa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffa4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ffa6:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 800ffa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffaa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ffac:	627b      	str	r3, [r7, #36]	@ 0x24
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 800ffae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffb0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ffb2:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800ffb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ffb8:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800ffba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ffbe:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the number of threads suspended.  */
                group_ptr -> tx_event_flags_group_suspended_count++;
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	695b      	ldr	r3, [r3, #20]
 800ffc4:	1c5a      	adds	r2, r3, #1
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	615a      	str	r2, [r3, #20]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_EVENT_FLAG;
 800ffca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffcc:	2207      	movs	r2, #7
 800ffce:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800ffd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffd2:	2201      	movs	r2, #1
 800ffd4:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 800ffd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffd8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ffda:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800ffdc:	4b13      	ldr	r3, [pc, #76]	@ (801002c <_tx_event_flags_get+0x1b4>)
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	1c5a      	adds	r2, r3, #1
 800ffe2:	4b12      	ldr	r3, [pc, #72]	@ (801002c <_tx_event_flags_get+0x1b4>)
 800ffe4:	601a      	str	r2, [r3, #0]
 800ffe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ffe8:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 800ffea:	697b      	ldr	r3, [r7, #20]
 800ffec:	f383 8810 	msr	PRIMASK, r3
}
 800fff0:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 800fff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fff4:	0018      	movs	r0, r3
 800fff6:	f002 fbdd 	bl	80127b4 <_tx_thread_system_suspend>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 800fffa:	f3ef 8310 	mrs	r3, PRIMASK
 800fffe:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010000:	b672      	cpsid	i
    return(primask_value);
 8010002:	69bb      	ldr	r3, [r7, #24]

                /* Disable interrupts.  */
                TX_DISABLE
 8010004:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8010006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010008:	2284      	movs	r2, #132	@ 0x84
 801000a:	589b      	ldr	r3, [r3, r2]
 801000c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801000e:	e001      	b.n	8010014 <_tx_event_flags_get+0x19c>
        }
        else
        {

            /* Immediate return, return error completion.  */
            status =  TX_NO_EVENTS;
 8010010:	2307      	movs	r3, #7
 8010012:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010014:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010016:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010018:	693b      	ldr	r3, [r7, #16]
 801001a:	f383 8810 	msr	PRIMASK, r3
}
 801001e:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(status);
 8010020:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8010022:	0018      	movs	r0, r3
 8010024:	46bd      	mov	sp, r7
 8010026:	b014      	add	sp, #80	@ 0x50
 8010028:	bd80      	pop	{r7, pc}
 801002a:	46c0      	nop			@ (mov r8, r8)
 801002c:	200112a8 	.word	0x200112a8
 8010030:	20011210 	.word	0x20011210
 8010034:	0800fb9d 	.word	0x0800fb9d

08010038 <_tx_event_flags_set>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 8010038:	b590      	push	{r4, r7, lr}
 801003a:	b0a3      	sub	sp, #140	@ 0x8c
 801003c:	af00      	add	r7, sp, #0
 801003e:	60f8      	str	r0, [r7, #12]
 8010040:	60b9      	str	r1, [r7, #8]
 8010042:	607a      	str	r2, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010044:	f3ef 8310 	mrs	r3, PRIMASK
 8010048:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" CPSID i" : : : "memory" );
 801004a:	b672      	cpsid	i
    return(primask_value);
 801004c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
VOID            (*events_set_notify)(struct TX_EVENT_FLAGS_GROUP_STRUCT *notify_group_ptr);
#endif


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 801004e:	2284      	movs	r2, #132	@ 0x84
 8010050:	18ba      	adds	r2, r7, r2
 8010052:	6013      	str	r3, [r2, #0]

    /* Log this kernel call.  */
    TX_EL_EVENT_FLAGS_SET_INSERT

    /* Determine how to set this group's event flags.  */
    if ((set_option & TX_EVENT_FLAGS_AND_MASK) == TX_AND)
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	2202      	movs	r2, #2
 8010058:	4013      	ands	r3, r2
 801005a:	d024      	beq.n	80100a6 <_tx_event_flags_set+0x6e>
    {

#ifndef TX_NOT_INTERRUPTABLE

        /* Set interrupted set request flag to false.  */
        interrupted_set_request =  TX_FALSE;
 801005c:	2300      	movs	r3, #0
 801005e:	663b      	str	r3, [r7, #96]	@ 0x60

        /* Determine if the suspension list is being processed by an interrupted
           set request.  */
        if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	695b      	ldr	r3, [r3, #20]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d005      	beq.n	8010074 <_tx_event_flags_set+0x3c>
        {

            if (group_ptr -> tx_event_flags_group_suspension_list == TX_NULL)
 8010068:	68fb      	ldr	r3, [r7, #12]
 801006a:	691b      	ldr	r3, [r3, #16]
 801006c:	2b00      	cmp	r3, #0
 801006e:	d101      	bne.n	8010074 <_tx_event_flags_set+0x3c>
            {

                /* Set the interrupted set request flag.  */
                interrupted_set_request =  TX_TRUE;
 8010070:	2301      	movs	r3, #1
 8010072:	663b      	str	r3, [r7, #96]	@ 0x60
            }
        }

        /* Was a set request interrupted?  */
        if (interrupted_set_request == TX_TRUE)
 8010074:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8010076:	2b01      	cmp	r3, #1
 8010078:	d107      	bne.n	801008a <_tx_event_flags_set+0x52>
            /* A previous set operation was interrupted, we need to defer the
               event clearing until the set operation is complete.  */

            /* Remember the events to clear.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear | ~flags_to_set;
 801007a:	68fb      	ldr	r3, [r7, #12]
 801007c:	6a1a      	ldr	r2, [r3, #32]
 801007e:	68bb      	ldr	r3, [r7, #8]
 8010080:	43db      	mvns	r3, r3
 8010082:	431a      	orrs	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 8010084:	68fb      	ldr	r3, [r7, #12]
 8010086:	621a      	str	r2, [r3, #32]
 8010088:	e005      	b.n	8010096 <_tx_event_flags_set+0x5e>

            /* Previous set operation was not interrupted, simply clear the
               specified flags by "ANDing" the flags into the current events
               of the group.  */
            group_ptr -> tx_event_flags_group_current =
                group_ptr -> tx_event_flags_group_current & flags_to_set;
 801008a:	68fb      	ldr	r3, [r7, #12]
 801008c:	689b      	ldr	r3, [r3, #8]
 801008e:	68ba      	ldr	r2, [r7, #8]
 8010090:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_current =
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	609a      	str	r2, [r3, #8]
 8010096:	2384      	movs	r3, #132	@ 0x84
 8010098:	18fb      	adds	r3, r7, r3
 801009a:	681b      	ldr	r3, [r3, #0]
 801009c:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801009e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100a0:	f383 8810 	msr	PRIMASK, r3
}
 80100a4:	e1ce      	b.n	8010444 <_tx_event_flags_set+0x40c>
        events_set_notify =  group_ptr -> tx_event_flags_group_set_notify;
#endif

        /* "OR" the flags into the current events of the group.  */
        group_ptr -> tx_event_flags_group_current =
            group_ptr -> tx_event_flags_group_current | flags_to_set;
 80100a6:	68fb      	ldr	r3, [r7, #12]
 80100a8:	689a      	ldr	r2, [r3, #8]
 80100aa:	68bb      	ldr	r3, [r7, #8]
 80100ac:	431a      	orrs	r2, r3
        group_ptr -> tx_event_flags_group_current =
 80100ae:	68fb      	ldr	r3, [r7, #12]
 80100b0:	609a      	str	r2, [r3, #8]

#ifndef TX_NOT_INTERRUPTABLE

        /* Determine if there are any delayed flags to clear.  */
        if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 80100b2:	68fb      	ldr	r3, [r7, #12]
 80100b4:	6a1b      	ldr	r3, [r3, #32]
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d006      	beq.n	80100c8 <_tx_event_flags_set+0x90>
        {

            /* Yes, we need to neutralize the delayed clearing as well.  */
            group_ptr -> tx_event_flags_group_delayed_clear =
                                        group_ptr -> tx_event_flags_group_delayed_clear & ~flags_to_set;
 80100ba:	68fb      	ldr	r3, [r7, #12]
 80100bc:	6a1b      	ldr	r3, [r3, #32]
 80100be:	68ba      	ldr	r2, [r7, #8]
 80100c0:	43d2      	mvns	r2, r2
 80100c2:	401a      	ands	r2, r3
            group_ptr -> tx_event_flags_group_delayed_clear =
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	621a      	str	r2, [r3, #32]
        }
#endif

        /* Clear the preempt check flag.  */
        preempt_check =  TX_FALSE;
 80100c8:	2300      	movs	r3, #0
 80100ca:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Pickup the thread suspended count.  */
        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	695b      	ldr	r3, [r3, #20]
 80100d0:	673b      	str	r3, [r7, #112]	@ 0x70

        /* Determine if there are any threads suspended on the event flag group.  */
        if (group_ptr -> tx_event_flags_group_suspension_list != TX_NULL)
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	691b      	ldr	r3, [r3, #16]
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d100      	bne.n	80100dc <_tx_event_flags_set+0xa4>
 80100da:	e19f      	b.n	801041c <_tx_event_flags_set+0x3e4>
        {

            /* Determine if there is just a single thread waiting on the event
               flag group.  */
            if (suspended_count == ((UINT) 1))
 80100dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80100de:	2b01      	cmp	r3, #1
 80100e0:	d16c      	bne.n	80101bc <_tx_event_flags_set+0x184>

                /* Single thread waiting for event flags.  Bypass the multiple thread
                   logic.  */

                /* Setup thread pointer.  */
                thread_ptr =  group_ptr -> tx_event_flags_group_suspension_list;
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	691b      	ldr	r3, [r3, #16]
 80100e6:	2280      	movs	r2, #128	@ 0x80
 80100e8:	18b9      	adds	r1, r7, r2
 80100ea:	600b      	str	r3, [r1, #0]

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	689b      	ldr	r3, [r3, #8]
 80100f0:	66fb      	str	r3, [r7, #108]	@ 0x6c

                /* Pickup the suspend information.  */
                requested_flags =  thread_ptr -> tx_thread_suspend_info;
 80100f2:	18bb      	adds	r3, r7, r2
 80100f4:	681b      	ldr	r3, [r3, #0]
 80100f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80100f8:	65bb      	str	r3, [r7, #88]	@ 0x58

                /* Pickup the suspend option.  */
                get_option =  thread_ptr -> tx_thread_suspend_option;
 80100fa:	18bb      	adds	r3, r7, r2
 80100fc:	681b      	ldr	r3, [r3, #0]
 80100fe:	2280      	movs	r2, #128	@ 0x80
 8010100:	589b      	ldr	r3, [r3, r2]
 8010102:	657b      	str	r3, [r7, #84]	@ 0x54

                /* Isolate the AND selection.  */
                and_request =  (get_option & TX_AND);
 8010104:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010106:	2202      	movs	r2, #2
 8010108:	4013      	ands	r3, r2
 801010a:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Check for AND condition. All flags must be present to satisfy request.  */
                if (and_request == TX_AND)
 801010c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801010e:	2b02      	cmp	r3, #2
 8010110:	d10a      	bne.n	8010128 <_tx_event_flags_set+0xf0>
                {

                    /* AND request is present.  */

                    /* Calculate the flags present.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 8010112:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010114:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010116:	4013      	ands	r3, r2
 8010118:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* Determine if they satisfy the AND request.  */
                    if (flags_satisfied != requested_flags)
 801011a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801011c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801011e:	429a      	cmp	r2, r3
 8010120:	d006      	beq.n	8010130 <_tx_event_flags_set+0xf8>
                    {

                        /* No, not all the requested flags are present. Clear the flags present variable.  */
                        flags_satisfied =  ((ULONG) 0);
 8010122:	2300      	movs	r3, #0
 8010124:	66bb      	str	r3, [r7, #104]	@ 0x68
 8010126:	e003      	b.n	8010130 <_tx_event_flags_set+0xf8>
                }
                else
                {

                    /* OR request is present. Simply or the requested flags and the current flags.  */
                    flags_satisfied =  (current_event_flags & requested_flags);
 8010128:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801012a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801012c:	4013      	ands	r3, r2
 801012e:	66bb      	str	r3, [r7, #104]	@ 0x68
                }

                /* Determine if the request is satisfied.  */
                if (flags_satisfied != ((ULONG) 0))
 8010130:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010132:	2b00      	cmp	r3, #0
 8010134:	d100      	bne.n	8010138 <_tx_event_flags_set+0x100>
 8010136:	e178      	b.n	801042a <_tx_event_flags_set+0x3f2>

                    /* Yes, resume the thread and apply any event flag
                       clearing.  */

                    /* Set the preempt check flag.  */
                    preempt_check =  TX_TRUE;
 8010138:	2301      	movs	r3, #1
 801013a:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* Return the actual event flags that satisfied the request.  */
                    suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 801013c:	2380      	movs	r3, #128	@ 0x80
 801013e:	18fb      	adds	r3, r7, r3
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8010144:	64fb      	str	r3, [r7, #76]	@ 0x4c
                    *suspend_info_ptr =  current_event_flags;
 8010146:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010148:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801014a:	601a      	str	r2, [r3, #0]

                    /* Pickup the clear bit.  */
                    clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 801014c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801014e:	2201      	movs	r2, #1
 8010150:	4013      	ands	r3, r2
 8010152:	64bb      	str	r3, [r7, #72]	@ 0x48

                    /* Determine whether or not clearing needs to take place.  */
                    if (clear_request == TX_TRUE)
 8010154:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010156:	2b01      	cmp	r3, #1
 8010158:	d106      	bne.n	8010168 <_tx_event_flags_set+0x130>
                    {

                        /* Yes, clear the flags that satisfied this request.  */
                        group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & (~requested_flags);
 801015a:	68fb      	ldr	r3, [r7, #12]
 801015c:	689b      	ldr	r3, [r3, #8]
 801015e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010160:	43d2      	mvns	r2, r2
 8010162:	401a      	ands	r2, r3
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	609a      	str	r2, [r3, #8]
                    }

                    /* Clear the suspension information in the event flag group.  */
                    group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 8010168:	68fb      	ldr	r3, [r7, #12]
 801016a:	2200      	movs	r2, #0
 801016c:	611a      	str	r2, [r3, #16]
                    group_ptr -> tx_event_flags_group_suspended_count =  TX_NO_SUSPENSIONS;
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	2200      	movs	r2, #0
 8010172:	615a      	str	r2, [r3, #20]

                    /* Clear cleanup routine to avoid timeout.  */
                    thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8010174:	2080      	movs	r0, #128	@ 0x80
 8010176:	183b      	adds	r3, r7, r0
 8010178:	681b      	ldr	r3, [r3, #0]
 801017a:	2200      	movs	r2, #0
 801017c:	669a      	str	r2, [r3, #104]	@ 0x68

                    /* Put return status into the thread control block.  */
                    thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 801017e:	183b      	adds	r3, r7, r0
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	2284      	movs	r2, #132	@ 0x84
 8010184:	2100      	movs	r1, #0
 8010186:	5099      	str	r1, [r3, r2]
                    /* Resume the thread!  */
                    _tx_thread_system_ni_resume(thread_ptr);
#else

                    /* Temporarily disable preemption.  */
                    _tx_thread_preempt_disable++;
 8010188:	4bb1      	ldr	r3, [pc, #708]	@ (8010450 <_tx_event_flags_set+0x418>)
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	1c5a      	adds	r2, r3, #1
 801018e:	4bb0      	ldr	r3, [pc, #704]	@ (8010450 <_tx_event_flags_set+0x418>)
 8010190:	601a      	str	r2, [r3, #0]
 8010192:	2484      	movs	r4, #132	@ 0x84
 8010194:	193b      	adds	r3, r7, r4
 8010196:	681b      	ldr	r3, [r3, #0]
 8010198:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801019a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801019c:	f383 8810 	msr	PRIMASK, r3
}
 80101a0:	46c0      	nop			@ (mov r8, r8)

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Resume thread.  */
                    _tx_thread_system_resume(thread_ptr);
 80101a2:	183b      	adds	r3, r7, r0
 80101a4:	681b      	ldr	r3, [r3, #0]
 80101a6:	0018      	movs	r0, r3
 80101a8:	f002 fa04 	bl	80125b4 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80101ac:	f3ef 8310 	mrs	r3, PRIMASK
 80101b0:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSID i" : : : "memory" );
 80101b2:	b672      	cpsid	i
    return(primask_value);
 80101b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

                    /* Disable interrupts to remove the semaphore from the created list.  */
                    TX_DISABLE
 80101b6:	193a      	adds	r2, r7, r4
 80101b8:	6013      	str	r3, [r2, #0]
 80101ba:	e136      	b.n	801042a <_tx_event_flags_set+0x3f2>

                /* Otherwise, the event flag requests of multiple threads must be
                   examined.  */

                /* Setup thread pointer, keep a local copy of the head pointer.  */
                suspended_list =  group_ptr -> tx_event_flags_group_suspension_list;
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	691b      	ldr	r3, [r3, #16]
 80101c0:	677b      	str	r3, [r7, #116]	@ 0x74
                thread_ptr =      suspended_list;
 80101c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80101c4:	2280      	movs	r2, #128	@ 0x80
 80101c6:	18ba      	adds	r2, r7, r2
 80101c8:	6013      	str	r3, [r2, #0]

                /* Clear the suspended list head pointer to thwart manipulation of
                   the list in ISR's while we are processing here.  */
                group_ptr -> tx_event_flags_group_suspension_list =  TX_NULL;
 80101ca:	68fb      	ldr	r3, [r7, #12]
 80101cc:	2200      	movs	r2, #0
 80101ce:	611a      	str	r2, [r3, #16]

                /* Setup the satisfied thread pointers.  */
                satisfied_list =  TX_NULL;
 80101d0:	2300      	movs	r3, #0
 80101d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
                last_satisfied =  TX_NULL;
 80101d4:	2300      	movs	r3, #0
 80101d6:	67bb      	str	r3, [r7, #120]	@ 0x78

                /* Pickup the current event flags.  */
                current_event_flags =  group_ptr -> tx_event_flags_group_current;
 80101d8:	68fb      	ldr	r3, [r7, #12]
 80101da:	689b      	ldr	r3, [r3, #8]
 80101dc:	66fb      	str	r3, [r7, #108]	@ 0x6c

                /* Disable preemption while we process the suspended list.  */
                _tx_thread_preempt_disable++;
 80101de:	4b9c      	ldr	r3, [pc, #624]	@ (8010450 <_tx_event_flags_set+0x418>)
 80101e0:	681b      	ldr	r3, [r3, #0]
 80101e2:	1c5a      	adds	r2, r3, #1
 80101e4:	4b9a      	ldr	r3, [pc, #616]	@ (8010450 <_tx_event_flags_set+0x418>)
 80101e6:	601a      	str	r2, [r3, #0]
 80101e8:	2284      	movs	r2, #132	@ 0x84
 80101ea:	18bb      	adds	r3, r7, r2
 80101ec:	681b      	ldr	r3, [r3, #0]
 80101ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80101f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101f2:	f383 8810 	msr	PRIMASK, r3
}
 80101f6:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80101f8:	f3ef 8310 	mrs	r3, PRIMASK
 80101fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 80101fe:	b672      	cpsid	i
    return(primask_value);
 8010200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

                    /* Restore interrupts temporarily.  */
                    TX_RESTORE

                    /* Disable interrupts again.  */
                    TX_DISABLE
 8010202:	18ba      	adds	r2, r7, r2
 8010204:	6013      	str	r3, [r2, #0]
#endif

                    /* Determine if we need to reset the search.  */
                    if (group_ptr -> tx_event_flags_group_reset_search != TX_FALSE)
 8010206:	68fb      	ldr	r3, [r7, #12]
 8010208:	68db      	ldr	r3, [r3, #12]
 801020a:	2b00      	cmp	r3, #0
 801020c:	d00e      	beq.n	801022c <_tx_event_flags_set+0x1f4>
                    {

                        /* Clear the reset search flag.  */
                        group_ptr -> tx_event_flags_group_reset_search =  TX_FALSE;
 801020e:	68fb      	ldr	r3, [r7, #12]
 8010210:	2200      	movs	r2, #0
 8010212:	60da      	str	r2, [r3, #12]

                        /* Move the thread pointer to the beginning of the search list.  */
                        thread_ptr =  suspended_list;
 8010214:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010216:	2280      	movs	r2, #128	@ 0x80
 8010218:	18ba      	adds	r2, r7, r2
 801021a:	6013      	str	r3, [r2, #0]

                        /* Reset the suspended count.  */
                        suspended_count =  group_ptr -> tx_event_flags_group_suspended_count;
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	695b      	ldr	r3, [r3, #20]
 8010220:	673b      	str	r3, [r7, #112]	@ 0x70

                        /* Update the current events with any new ones that might
                           have been set in a nested set events call from an ISR.  */
                        current_event_flags =  current_event_flags | group_ptr -> tx_event_flags_group_current;
 8010222:	68fb      	ldr	r3, [r7, #12]
 8010224:	689b      	ldr	r3, [r3, #8]
 8010226:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010228:	4313      	orrs	r3, r2
 801022a:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    }

                    /* Save next thread pointer.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 801022c:	2280      	movs	r2, #128	@ 0x80
 801022e:	18bb      	adds	r3, r7, r2
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010234:	65fb      	str	r3, [r7, #92]	@ 0x5c

                    /* Pickup the suspend information.  */
                    requested_flags =  thread_ptr -> tx_thread_suspend_info;
 8010236:	18bb      	adds	r3, r7, r2
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801023c:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Pickup this thread's suspension get option.  */
                    get_option =  thread_ptr -> tx_thread_suspend_option;
 801023e:	18bb      	adds	r3, r7, r2
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	2280      	movs	r2, #128	@ 0x80
 8010244:	589b      	ldr	r3, [r3, r2]
 8010246:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Isolate the AND selection.  */
                    and_request =  (get_option & TX_AND);
 8010248:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801024a:	2202      	movs	r2, #2
 801024c:	4013      	ands	r3, r2
 801024e:	653b      	str	r3, [r7, #80]	@ 0x50

                    /* Check for AND condition. All flags must be present to satisfy request.  */
                    if (and_request == TX_AND)
 8010250:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010252:	2b02      	cmp	r3, #2
 8010254:	d10a      	bne.n	801026c <_tx_event_flags_set+0x234>
                    {

                        /* AND request is present.  */

                        /* Calculate the flags present.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 8010256:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010258:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801025a:	4013      	ands	r3, r2
 801025c:	66bb      	str	r3, [r7, #104]	@ 0x68

                        /* Determine if they satisfy the AND request.  */
                        if (flags_satisfied != requested_flags)
 801025e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8010260:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010262:	429a      	cmp	r2, r3
 8010264:	d006      	beq.n	8010274 <_tx_event_flags_set+0x23c>
                        {

                            /* No, not all the requested flags are present. Clear the flags present variable.  */
                            flags_satisfied =  ((ULONG) 0);
 8010266:	2300      	movs	r3, #0
 8010268:	66bb      	str	r3, [r7, #104]	@ 0x68
 801026a:	e003      	b.n	8010274 <_tx_event_flags_set+0x23c>
                    }
                    else
                    {

                        /* OR request is present. Simply or the requested flags and the current flags.  */
                        flags_satisfied =  (current_event_flags & requested_flags);
 801026c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801026e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010270:	4013      	ands	r3, r2
 8010272:	66bb      	str	r3, [r7, #104]	@ 0x68
                    }

                    /* Check to see if the thread had a timeout or wait abort during the event search processing.
                       If so, just set the flags satisfied to ensure the processing here removes the thread from
                       the suspension list.  */
                    if (thread_ptr -> tx_thread_state != TX_EVENT_FLAG)
 8010274:	2380      	movs	r3, #128	@ 0x80
 8010276:	18fb      	adds	r3, r7, r3
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801027c:	2b07      	cmp	r3, #7
 801027e:	d001      	beq.n	8010284 <_tx_event_flags_set+0x24c>
                    {

                       /* Simply set the satisfied flags to 1 in order to remove the thread from the suspension list.  */
                        flags_satisfied =  ((ULONG) 1);
 8010280:	2301      	movs	r3, #1
 8010282:	66bb      	str	r3, [r7, #104]	@ 0x68
                    }

                    /* Determine if the request is satisfied.  */
                    if (flags_satisfied != ((ULONG) 0))
 8010284:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010286:	2b00      	cmp	r3, #0
 8010288:	d069      	beq.n	801035e <_tx_event_flags_set+0x326>
                    {

                        /* Yes, this request can be handled now.  */

                        /* Set the preempt check flag.  */
                        preempt_check =  TX_TRUE;
 801028a:	2301      	movs	r3, #1
 801028c:	667b      	str	r3, [r7, #100]	@ 0x64

                        /* Determine if the thread is still suspended on the event flag group. If not, a wait
                           abort must have been done from an ISR.  */
                        if (thread_ptr -> tx_thread_state == TX_EVENT_FLAG)
 801028e:	2280      	movs	r2, #128	@ 0x80
 8010290:	18bb      	adds	r3, r7, r2
 8010292:	681b      	ldr	r3, [r3, #0]
 8010294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010296:	2b07      	cmp	r3, #7
 8010298:	d11e      	bne.n	80102d8 <_tx_event_flags_set+0x2a0>
                        {

                            /* Return the actual event flags that satisfied the request.  */
                            suspend_info_ptr =   TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 801029a:	18bb      	adds	r3, r7, r2
 801029c:	681b      	ldr	r3, [r3, #0]
 801029e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80102a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
                            *suspend_info_ptr =  current_event_flags;
 80102a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80102a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80102a6:	601a      	str	r2, [r3, #0]

                            /* Pickup the clear bit.  */
                            clear_request =  (get_option & TX_EVENT_FLAGS_CLEAR_MASK);
 80102a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80102aa:	2201      	movs	r2, #1
 80102ac:	4013      	ands	r3, r2
 80102ae:	64bb      	str	r3, [r7, #72]	@ 0x48

                            /* Determine whether or not clearing needs to take place.  */
                            if (clear_request == TX_TRUE)
 80102b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80102b2:	2b01      	cmp	r3, #1
 80102b4:	d106      	bne.n	80102c4 <_tx_event_flags_set+0x28c>
                            {

                                /* Yes, clear the flags that satisfied this request.  */
                                group_ptr -> tx_event_flags_group_current =  group_ptr -> tx_event_flags_group_current & ~requested_flags;
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	689b      	ldr	r3, [r3, #8]
 80102ba:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80102bc:	43d2      	mvns	r2, r2
 80102be:	401a      	ands	r2, r3
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	609a      	str	r2, [r3, #8]
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80102c4:	2180      	movs	r1, #128	@ 0x80
 80102c6:	187b      	adds	r3, r7, r1
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	2200      	movs	r2, #0
 80102cc:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 80102ce:	187b      	adds	r3, r7, r1
 80102d0:	681b      	ldr	r3, [r3, #0]
 80102d2:	2284      	movs	r2, #132	@ 0x84
 80102d4:	2100      	movs	r1, #0
 80102d6:	5099      	str	r1, [r3, r2]

                        /* We need to remove the thread from the suspension list and place it in the
                           expired list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (thread_ptr == thread_ptr -> tx_thread_suspended_next)
 80102d8:	2280      	movs	r2, #128	@ 0x80
 80102da:	18bb      	adds	r3, r7, r2
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80102e0:	18ba      	adds	r2, r7, r2
 80102e2:	6812      	ldr	r2, [r2, #0]
 80102e4:	429a      	cmp	r2, r3
 80102e6:	d102      	bne.n	80102ee <_tx_event_flags_set+0x2b6>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            suspended_list =  TX_NULL;
 80102e8:	2300      	movs	r3, #0
 80102ea:	677b      	str	r3, [r7, #116]	@ 0x74
 80102ec:	e017      	b.n	801031e <_tx_event_flags_set+0x2e6>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 80102ee:	2180      	movs	r1, #128	@ 0x80
 80102f0:	187b      	adds	r3, r7, r1
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80102f6:	647b      	str	r3, [r7, #68]	@ 0x44
                            previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 80102f8:	187b      	adds	r3, r7, r1
 80102fa:	681b      	ldr	r3, [r3, #0]
 80102fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80102fe:	643b      	str	r3, [r7, #64]	@ 0x40
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8010300:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010302:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010304:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 8010306:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010308:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801030a:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Update the list head pointer, if removing the head of the
                               list.  */
                            if (suspended_list == thread_ptr)
 801030c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801030e:	187b      	adds	r3, r7, r1
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	429a      	cmp	r2, r3
 8010314:	d103      	bne.n	801031e <_tx_event_flags_set+0x2e6>
                            {

                                /* Yes, head pointer needs to be updated.  */
                                suspended_list =  thread_ptr -> tx_thread_suspended_next;
 8010316:	187b      	adds	r3, r7, r1
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801031c:	677b      	str	r3, [r7, #116]	@ 0x74
                            }
                        }

                        /* Decrement the suspension count.  */
                        group_ptr -> tx_event_flags_group_suspended_count--;
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	695b      	ldr	r3, [r3, #20]
 8010322:	1e5a      	subs	r2, r3, #1
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	615a      	str	r2, [r3, #20]

                        /* Place this thread on the expired list.  */
                        if (satisfied_list == TX_NULL)
 8010328:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801032a:	2b00      	cmp	r3, #0
 801032c:	d10b      	bne.n	8010346 <_tx_event_flags_set+0x30e>
                        {

                            /* First thread on the satisfied list.  */
                            satisfied_list =  thread_ptr;
 801032e:	2280      	movs	r2, #128	@ 0x80
 8010330:	18bb      	adds	r3, r7, r2
 8010332:	681b      	ldr	r3, [r3, #0]
 8010334:	67fb      	str	r3, [r7, #124]	@ 0x7c
                            last_satisfied =  thread_ptr;
 8010336:	18bb      	adds	r3, r7, r2
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	67bb      	str	r3, [r7, #120]	@ 0x78

                            /* Setup initial next pointer.  */
                            thread_ptr -> tx_thread_suspended_next =  TX_NULL;
 801033c:	18bb      	adds	r3, r7, r2
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	2200      	movs	r2, #0
 8010342:	671a      	str	r2, [r3, #112]	@ 0x70
 8010344:	e00b      	b.n	801035e <_tx_event_flags_set+0x326>
                        {

                            /* Not the first thread on the satisfied list.  */

                            /* Link it up at the end.  */
                            last_satisfied -> tx_thread_suspended_next =  thread_ptr;
 8010346:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010348:	2180      	movs	r1, #128	@ 0x80
 801034a:	187a      	adds	r2, r7, r1
 801034c:	6812      	ldr	r2, [r2, #0]
 801034e:	671a      	str	r2, [r3, #112]	@ 0x70
                            thread_ptr -> tx_thread_suspended_next =      TX_NULL;
 8010350:	187b      	adds	r3, r7, r1
 8010352:	681b      	ldr	r3, [r3, #0]
 8010354:	2200      	movs	r2, #0
 8010356:	671a      	str	r2, [r3, #112]	@ 0x70
                            last_satisfied =                              thread_ptr;
 8010358:	187b      	adds	r3, r7, r1
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	67bb      	str	r3, [r7, #120]	@ 0x78
                        }
                    }

                    /* Copy next thread pointer to working thread ptr.  */
                    thread_ptr =  next_thread_ptr;
 801035e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010360:	2280      	movs	r2, #128	@ 0x80
 8010362:	18ba      	adds	r2, r7, r2
 8010364:	6013      	str	r3, [r2, #0]

                    /* Decrement the suspension count.  */
                    suspended_count--;
 8010366:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010368:	3b01      	subs	r3, #1
 801036a:	673b      	str	r3, [r7, #112]	@ 0x70

                } while (suspended_count != TX_NO_SUSPENSIONS);
 801036c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801036e:	2b00      	cmp	r3, #0
 8010370:	d000      	beq.n	8010374 <_tx_event_flags_set+0x33c>
 8010372:	e739      	b.n	80101e8 <_tx_event_flags_set+0x1b0>

                /* Setup the group's suspension list head again.  */
                group_ptr -> tx_event_flags_group_suspension_list =  suspended_list;
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8010378:	611a      	str	r2, [r3, #16]

#ifndef TX_NOT_INTERRUPTABLE

                /* Determine if there is any delayed event clearing to perform.  */
                if (group_ptr -> tx_event_flags_group_delayed_clear != ((ULONG) 0))
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	6a1b      	ldr	r3, [r3, #32]
 801037e:	2b00      	cmp	r3, #0
 8010380:	d00a      	beq.n	8010398 <_tx_event_flags_set+0x360>
                {

                    /* Perform the delayed event clearing.  */
                    group_ptr -> tx_event_flags_group_current =
                        group_ptr -> tx_event_flags_group_current & ~(group_ptr -> tx_event_flags_group_delayed_clear);
 8010382:	68fb      	ldr	r3, [r7, #12]
 8010384:	689a      	ldr	r2, [r3, #8]
 8010386:	68fb      	ldr	r3, [r7, #12]
 8010388:	6a1b      	ldr	r3, [r3, #32]
 801038a:	43db      	mvns	r3, r3
 801038c:	401a      	ands	r2, r3
                    group_ptr -> tx_event_flags_group_current =
 801038e:	68fb      	ldr	r3, [r7, #12]
 8010390:	609a      	str	r2, [r3, #8]

                    /* Clear the delayed event flag clear value.  */
                    group_ptr -> tx_event_flags_group_delayed_clear =  ((ULONG) 0);
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	2200      	movs	r2, #0
 8010396:	621a      	str	r2, [r3, #32]
 8010398:	2384      	movs	r3, #132	@ 0x84
 801039a:	18fb      	adds	r3, r7, r3
 801039c:	681b      	ldr	r3, [r3, #0]
 801039e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80103a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80103a2:	f383 8810 	msr	PRIMASK, r3
}
 80103a6:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Walk through the satisfied list, setup initial thread pointer. */
                thread_ptr =  satisfied_list;
 80103a8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80103aa:	2280      	movs	r2, #128	@ 0x80
 80103ac:	18ba      	adds	r2, r7, r2
 80103ae:	6013      	str	r3, [r2, #0]
                while(thread_ptr != TX_NULL)
 80103b0:	e021      	b.n	80103f6 <_tx_event_flags_set+0x3be>
                {

                    /* Get next pointer first.  */
                    next_thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 80103b2:	2180      	movs	r1, #128	@ 0x80
 80103b4:	187b      	adds	r3, r7, r1
 80103b6:	681b      	ldr	r3, [r3, #0]
 80103b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80103ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80103bc:	f3ef 8310 	mrs	r3, PRIMASK
 80103c0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80103c2:	b672      	cpsid	i
    return(primask_value);
 80103c4:	69fb      	ldr	r3, [r7, #28]

                    /* Disable interrupts.  */
                    TX_DISABLE
 80103c6:	2084      	movs	r0, #132	@ 0x84
 80103c8:	183a      	adds	r2, r7, r0
 80103ca:	6013      	str	r3, [r2, #0]
                    /* Restore interrupts.  */
                    TX_RESTORE
#else

                    /* Disable preemption again.  */
                    _tx_thread_preempt_disable++;
 80103cc:	4b20      	ldr	r3, [pc, #128]	@ (8010450 <_tx_event_flags_set+0x418>)
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	1c5a      	adds	r2, r3, #1
 80103d2:	4b1f      	ldr	r3, [pc, #124]	@ (8010450 <_tx_event_flags_set+0x418>)
 80103d4:	601a      	str	r2, [r3, #0]
 80103d6:	183b      	adds	r3, r7, r0
 80103d8:	681b      	ldr	r3, [r3, #0]
 80103da:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80103dc:	6a3b      	ldr	r3, [r7, #32]
 80103de:	f383 8810 	msr	PRIMASK, r3
}
 80103e2:	46c0      	nop			@ (mov r8, r8)

                    /* Restore interrupt posture.  */
                    TX_RESTORE

                    /* Resume the thread.  */
                    _tx_thread_system_resume(thread_ptr);
 80103e4:	000c      	movs	r4, r1
 80103e6:	187b      	adds	r3, r7, r1
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	0018      	movs	r0, r3
 80103ec:	f002 f8e2 	bl	80125b4 <_tx_thread_system_resume>
#endif

                    /* Move next thread to current.  */
                    thread_ptr =  next_thread_ptr;
 80103f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80103f2:	193a      	adds	r2, r7, r4
 80103f4:	6013      	str	r3, [r2, #0]
                while(thread_ptr != TX_NULL)
 80103f6:	2380      	movs	r3, #128	@ 0x80
 80103f8:	18fb      	adds	r3, r7, r3
 80103fa:	681b      	ldr	r3, [r3, #0]
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d1d8      	bne.n	80103b2 <_tx_event_flags_set+0x37a>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010400:	f3ef 8310 	mrs	r3, PRIMASK
 8010404:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010406:	b672      	cpsid	i
    return(primask_value);
 8010408:	69bb      	ldr	r3, [r7, #24]
                }

                /* Disable interrupts.  */
                TX_DISABLE
 801040a:	2284      	movs	r2, #132	@ 0x84
 801040c:	18ba      	adds	r2, r7, r2
 801040e:	6013      	str	r3, [r2, #0]

                /* Release thread preemption disable.  */
                _tx_thread_preempt_disable--;
 8010410:	4b0f      	ldr	r3, [pc, #60]	@ (8010450 <_tx_event_flags_set+0x418>)
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	1e5a      	subs	r2, r3, #1
 8010416:	4b0e      	ldr	r3, [pc, #56]	@ (8010450 <_tx_event_flags_set+0x418>)
 8010418:	601a      	str	r2, [r3, #0]
 801041a:	e006      	b.n	801042a <_tx_event_flags_set+0x3f2>
        }
        else
        {

            /* Determine if we need to set the reset search field.  */
            if (group_ptr -> tx_event_flags_group_suspended_count != TX_NO_SUSPENSIONS)
 801041c:	68fb      	ldr	r3, [r7, #12]
 801041e:	695b      	ldr	r3, [r3, #20]
 8010420:	2b00      	cmp	r3, #0
 8010422:	d002      	beq.n	801042a <_tx_event_flags_set+0x3f2>
            {

                /* We interrupted a search of an event flag group suspension
                   list.  Make sure we reset the search.  */
                group_ptr -> tx_event_flags_group_reset_search =  TX_TRUE;
 8010424:	68fb      	ldr	r3, [r7, #12]
 8010426:	2201      	movs	r2, #1
 8010428:	60da      	str	r2, [r3, #12]
 801042a:	2384      	movs	r3, #132	@ 0x84
 801042c:	18fb      	adds	r3, r7, r3
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010432:	697b      	ldr	r3, [r7, #20]
 8010434:	f383 8810 	msr	PRIMASK, r3
}
 8010438:	46c0      	nop			@ (mov r8, r8)
            (events_set_notify)(group_ptr);
        }
#endif

        /* Determine if a check for preemption is necessary.  */
        if (preempt_check == TX_TRUE)
 801043a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801043c:	2b01      	cmp	r3, #1
 801043e:	d101      	bne.n	8010444 <_tx_event_flags_set+0x40c>
        {

            /* Yes, one or more threads were resumed, check for preemption.  */
            _tx_thread_system_preempt_check();
 8010440:	f002 f880 	bl	8012544 <_tx_thread_system_preempt_check>
        }
    }

    /* Return completion status.  */
    return(TX_SUCCESS);
 8010444:	2300      	movs	r3, #0
}
 8010446:	0018      	movs	r0, r3
 8010448:	46bd      	mov	sp, r7
 801044a:	b023      	add	sp, #140	@ 0x8c
 801044c:	bd90      	pop	{r4, r7, pc}
 801044e:	46c0      	nop			@ (mov r8, r8)
 8010450:	200112a8 	.word	0x200112a8

08010454 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8010454:	b580      	push	{r7, lr}
 8010456:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8010458:	f001 fe20 	bl	801209c <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 801045c:	f002 fc88 	bl	8012d70 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8010460:	4b13      	ldr	r3, [pc, #76]	@ (80104b0 <_tx_initialize_high_level+0x5c>)
 8010462:	2200      	movs	r2, #0
 8010464:	601a      	str	r2, [r3, #0]
 8010466:	4b13      	ldr	r3, [pc, #76]	@ (80104b4 <_tx_initialize_high_level+0x60>)
 8010468:	2200      	movs	r2, #0
 801046a:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 801046c:	4b12      	ldr	r3, [pc, #72]	@ (80104b8 <_tx_initialize_high_level+0x64>)
 801046e:	2200      	movs	r2, #0
 8010470:	601a      	str	r2, [r3, #0]
 8010472:	4b12      	ldr	r3, [pc, #72]	@ (80104bc <_tx_initialize_high_level+0x68>)
 8010474:	2200      	movs	r2, #0
 8010476:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8010478:	4b11      	ldr	r3, [pc, #68]	@ (80104c0 <_tx_initialize_high_level+0x6c>)
 801047a:	2200      	movs	r2, #0
 801047c:	601a      	str	r2, [r3, #0]
 801047e:	4b11      	ldr	r3, [pc, #68]	@ (80104c4 <_tx_initialize_high_level+0x70>)
 8010480:	2200      	movs	r2, #0
 8010482:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8010484:	4b10      	ldr	r3, [pc, #64]	@ (80104c8 <_tx_initialize_high_level+0x74>)
 8010486:	2200      	movs	r2, #0
 8010488:	601a      	str	r2, [r3, #0]
 801048a:	4b10      	ldr	r3, [pc, #64]	@ (80104cc <_tx_initialize_high_level+0x78>)
 801048c:	2200      	movs	r2, #0
 801048e:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8010490:	4b0f      	ldr	r3, [pc, #60]	@ (80104d0 <_tx_initialize_high_level+0x7c>)
 8010492:	2200      	movs	r2, #0
 8010494:	601a      	str	r2, [r3, #0]
 8010496:	4b0f      	ldr	r3, [pc, #60]	@ (80104d4 <_tx_initialize_high_level+0x80>)
 8010498:	2200      	movs	r2, #0
 801049a:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 801049c:	4b0e      	ldr	r3, [pc, #56]	@ (80104d8 <_tx_initialize_high_level+0x84>)
 801049e:	2200      	movs	r2, #0
 80104a0:	601a      	str	r2, [r3, #0]
 80104a2:	4b0e      	ldr	r3, [pc, #56]	@ (80104dc <_tx_initialize_high_level+0x88>)
 80104a4:	2200      	movs	r2, #0
 80104a6:	601a      	str	r2, [r3, #0]
#endif
}
 80104a8:	46c0      	nop			@ (mov r8, r8)
 80104aa:	46bd      	mov	sp, r7
 80104ac:	bd80      	pop	{r7, pc}
 80104ae:	46c0      	nop			@ (mov r8, r8)
 80104b0:	200111d8 	.word	0x200111d8
 80104b4:	200111dc 	.word	0x200111dc
 80104b8:	200111e0 	.word	0x200111e0
 80104bc:	200111e4 	.word	0x200111e4
 80104c0:	200111e8 	.word	0x200111e8
 80104c4:	200111ec 	.word	0x200111ec
 80104c8:	200111f8 	.word	0x200111f8
 80104cc:	200111fc 	.word	0x200111fc
 80104d0:	20011200 	.word	0x20011200
 80104d4:	20011204 	.word	0x20011204
 80104d8:	200111f0 	.word	0x200111f0
 80104dc:	200111f4 	.word	0x200111f4

080104e0 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 80104e0:	b580      	push	{r7, lr}
 80104e2:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 80104e4:	4b10      	ldr	r3, [pc, #64]	@ (8010528 <_tx_initialize_kernel_enter+0x48>)
 80104e6:	681b      	ldr	r3, [r3, #0]
 80104e8:	4a10      	ldr	r2, [pc, #64]	@ (801052c <_tx_initialize_kernel_enter+0x4c>)
 80104ea:	4293      	cmp	r3, r2
 80104ec:	d00b      	beq.n	8010506 <_tx_initialize_kernel_enter+0x26>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80104ee:	4b0e      	ldr	r3, [pc, #56]	@ (8010528 <_tx_initialize_kernel_enter+0x48>)
 80104f0:	4a0f      	ldr	r2, [pc, #60]	@ (8010530 <_tx_initialize_kernel_enter+0x50>)
 80104f2:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 80104f4:	f7ef fe0c 	bl	8000110 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 80104f8:	f7ff ffac 	bl	8010454 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 80104fc:	4b0d      	ldr	r3, [pc, #52]	@ (8010534 <_tx_initialize_kernel_enter+0x54>)
 80104fe:	681b      	ldr	r3, [r3, #0]
 8010500:	1c5a      	adds	r2, r3, #1
 8010502:	4b0c      	ldr	r3, [pc, #48]	@ (8010534 <_tx_initialize_kernel_enter+0x54>)
 8010504:	601a      	str	r2, [r3, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8010506:	4b08      	ldr	r3, [pc, #32]	@ (8010528 <_tx_initialize_kernel_enter+0x48>)
 8010508:	4a09      	ldr	r2, [pc, #36]	@ (8010530 <_tx_initialize_kernel_enter+0x50>)
 801050a:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 801050c:	4b0a      	ldr	r3, [pc, #40]	@ (8010538 <_tx_initialize_kernel_enter+0x58>)
 801050e:	681b      	ldr	r3, [r3, #0]
 8010510:	0018      	movs	r0, r3
 8010512:	f7f6 f823 	bl	800655c <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8010516:	4b04      	ldr	r3, [pc, #16]	@ (8010528 <_tx_initialize_kernel_enter+0x48>)
 8010518:	2200      	movs	r2, #0
 801051a:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 801051c:	f7ef fe40 	bl	80001a0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8010520:	46c0      	nop			@ (mov r8, r8)
 8010522:	46bd      	mov	sp, r7
 8010524:	bd80      	pop	{r7, pc}
 8010526:	46c0      	nop			@ (mov r8, r8)
 8010528:	20000010 	.word	0x20000010
 801052c:	f0f0f0f1 	.word	0xf0f0f0f1
 8010530:	f0f0f0f0 	.word	0xf0f0f0f0
 8010534:	200112a8 	.word	0x200112a8
 8010538:	20011208 	.word	0x20011208

0801053c <_tx_mutex_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 801053c:	b580      	push	{r7, lr}
 801053e:	b08c      	sub	sp, #48	@ 0x30
 8010540:	af00      	add	r7, sp, #0
 8010542:	6078      	str	r0, [r7, #4]
 8010544:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010546:	f3ef 8310 	mrs	r3, PRIMASK
 801054a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801054c:	b672      	cpsid	i
    return(primask_value);
 801054e:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the mutex.  */
    TX_DISABLE
 8010550:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_mutex_cleanup))
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8010556:	4b32      	ldr	r3, [pc, #200]	@ (8010620 <_tx_mutex_cleanup+0xe4>)
 8010558:	429a      	cmp	r2, r3
 801055a:	d157      	bne.n	801060c <_tx_mutex_cleanup+0xd0>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	22ac      	movs	r2, #172	@ 0xac
 8010560:	589b      	ldr	r3, [r3, r2]
 8010562:	683a      	ldr	r2, [r7, #0]
 8010564:	429a      	cmp	r2, r3
 8010566:	d151      	bne.n	801060c <_tx_mutex_cleanup+0xd0>
        {

            /* Setup pointer to mutex control block.  */
            mutex_ptr =  TX_VOID_TO_MUTEX_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8010568:	687b      	ldr	r3, [r7, #4]
 801056a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801056c:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for NULL mutex pointer.  */
            if (mutex_ptr != TX_NULL)
 801056e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010570:	2b00      	cmp	r3, #0
 8010572:	d04b      	beq.n	801060c <_tx_mutex_cleanup+0xd0>
            {

                /* Determine if the mutex ID is valid.  */
                if (mutex_ptr -> tx_mutex_id == TX_MUTEX_ID)
 8010574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	4a2a      	ldr	r2, [pc, #168]	@ (8010624 <_tx_mutex_cleanup+0xe8>)
 801057a:	4293      	cmp	r3, r2
 801057c:	d146      	bne.n	801060c <_tx_mutex_cleanup+0xd0>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 801057e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010580:	69db      	ldr	r3, [r3, #28]
 8010582:	2b00      	cmp	r3, #0
 8010584:	d042      	beq.n	801060c <_tx_mutex_cleanup+0xd0>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8010586:	687b      	ldr	r3, [r7, #4]
 8010588:	2200      	movs	r2, #0
 801058a:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspension count.  */
                        mutex_ptr -> tx_mutex_suspended_count--;
 801058c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801058e:	69db      	ldr	r3, [r3, #28]
 8010590:	1e5a      	subs	r2, r3, #1
 8010592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010594:	61da      	str	r2, [r3, #28]

                        /* Pickup the suspended count.  */
                        suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8010596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010598:	69db      	ldr	r3, [r3, #28]
 801059a:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 801059c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d103      	bne.n	80105aa <_tx_mutex_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 80105a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105a4:	2200      	movs	r2, #0
 80105a6:	619a      	str	r2, [r3, #24]
 80105a8:	e013      	b.n	80105d2 <_tx_mutex_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80105ae:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80105b4:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 80105b6:	6a3b      	ldr	r3, [r7, #32]
 80105b8:	69fa      	ldr	r2, [r7, #28]
 80105ba:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 80105bc:	69fb      	ldr	r3, [r7, #28]
 80105be:	6a3a      	ldr	r2, [r7, #32]
 80105c0:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (mutex_ptr -> tx_mutex_suspension_list == thread_ptr)
 80105c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105c4:	699b      	ldr	r3, [r3, #24]
 80105c6:	687a      	ldr	r2, [r7, #4]
 80105c8:	429a      	cmp	r2, r3
 80105ca:	d102      	bne.n	80105d2 <_tx_mutex_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =         next_thread;
 80105cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80105ce:	6a3a      	ldr	r2, [r7, #32]
 80105d0:	619a      	str	r2, [r3, #24]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_MUTEX_SUSP)
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80105d6:	2b0d      	cmp	r3, #13
 80105d8:	d118      	bne.n	801060c <_tx_mutex_cleanup+0xd0>
                            /* Increment the number of timeouts on this semaphore.  */
                            mutex_ptr -> tx_mutex_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NOT_AVAILABLE;
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	2284      	movs	r2, #132	@ 0x84
 80105de:	211d      	movs	r1, #29
 80105e0:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80105e2:	4b11      	ldr	r3, [pc, #68]	@ (8010628 <_tx_mutex_cleanup+0xec>)
 80105e4:	681b      	ldr	r3, [r3, #0]
 80105e6:	1c5a      	adds	r2, r3, #1
 80105e8:	4b0f      	ldr	r3, [pc, #60]	@ (8010628 <_tx_mutex_cleanup+0xec>)
 80105ea:	601a      	str	r2, [r3, #0]
 80105ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105ee:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80105f0:	693b      	ldr	r3, [r7, #16]
 80105f2:	f383 8810 	msr	PRIMASK, r3
}
 80105f6:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	0018      	movs	r0, r3
 80105fc:	f001 ffda 	bl	80125b4 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010600:	f3ef 8310 	mrs	r3, PRIMASK
 8010604:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010606:	b672      	cpsid	i
    return(primask_value);
 8010608:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 801060a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801060c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801060e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010610:	68fb      	ldr	r3, [r7, #12]
 8010612:	f383 8810 	msr	PRIMASK, r3
}
 8010616:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8010618:	46c0      	nop			@ (mov r8, r8)
 801061a:	46bd      	mov	sp, r7
 801061c:	b00c      	add	sp, #48	@ 0x30
 801061e:	bd80      	pop	{r7, pc}
 8010620:	0801053d 	.word	0x0801053d
 8010624:	4d555445 	.word	0x4d555445
 8010628:	200112a8 	.word	0x200112a8

0801062c <_tx_mutex_thread_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_thread_release(TX_THREAD  *thread_ptr)
{
 801062c:	b580      	push	{r7, lr}
 801062e:	b088      	sub	sp, #32
 8010630:	af00      	add	r7, sp, #0
 8010632:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010634:	f3ef 8310 	mrs	r3, PRIMASK
 8010638:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801063a:	b672      	cpsid	i
    return(primask_value);
 801063c:	697b      	ldr	r3, [r7, #20]
UINT        status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 801063e:	61fb      	str	r3, [r7, #28]

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8010640:	4b1a      	ldr	r3, [pc, #104]	@ (80106ac <_tx_mutex_thread_release+0x80>)
 8010642:	681b      	ldr	r3, [r3, #0]
 8010644:	1c5a      	adds	r2, r3, #1
 8010646:	4b19      	ldr	r3, [pc, #100]	@ (80106ac <_tx_mutex_thread_release+0x80>)
 8010648:	601a      	str	r2, [r3, #0]
    /* Loop to look at all the mutexes.  */
    do
    {

        /* Pickup the mutex head pointer.  */
        mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	22a4      	movs	r2, #164	@ 0xa4
 801064e:	589b      	ldr	r3, [r3, r2]
 8010650:	61bb      	str	r3, [r7, #24]

        /* Determine if there is a mutex.  */
        if (mutex_ptr != TX_NULL)
 8010652:	69bb      	ldr	r3, [r7, #24]
 8010654:	2b00      	cmp	r3, #0
 8010656:	d016      	beq.n	8010686 <_tx_mutex_thread_release+0x5a>
        {

            /* Yes, set the ownership count to 1.  */
            mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 8010658:	69bb      	ldr	r3, [r7, #24]
 801065a:	2201      	movs	r2, #1
 801065c:	609a      	str	r2, [r3, #8]
 801065e:	69fb      	ldr	r3, [r7, #28]
 8010660:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010662:	68fb      	ldr	r3, [r7, #12]
 8010664:	f383 8810 	msr	PRIMASK, r3
}
 8010668:	46c0      	nop			@ (mov r8, r8)
            do
            {
                status =  _tx_mutex_put(mutex_ptr);
            } while (status != TX_SUCCESS);
#else
            _tx_mutex_put(mutex_ptr);
 801066a:	69bb      	ldr	r3, [r7, #24]
 801066c:	0018      	movs	r0, r3
 801066e:	f000 fafb 	bl	8010c68 <_tx_mutex_put>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010672:	f3ef 8310 	mrs	r3, PRIMASK
 8010676:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010678:	b672      	cpsid	i
    return(primask_value);
 801067a:	693b      	ldr	r3, [r7, #16]
#endif

            /* Disable interrupts.  */
            TX_DISABLE
 801067c:	61fb      	str	r3, [r7, #28]

            /* Move to the next mutex.  */
            mutex_ptr =  thread_ptr -> tx_thread_owned_mutex_list;
 801067e:	687b      	ldr	r3, [r7, #4]
 8010680:	22a4      	movs	r2, #164	@ 0xa4
 8010682:	589b      	ldr	r3, [r3, r2]
 8010684:	61bb      	str	r3, [r7, #24]
        }
    } while (mutex_ptr != TX_NULL);
 8010686:	69bb      	ldr	r3, [r7, #24]
 8010688:	2b00      	cmp	r3, #0
 801068a:	d1de      	bne.n	801064a <_tx_mutex_thread_release+0x1e>

    /* Restore preemption.  */
    _tx_thread_preempt_disable--;
 801068c:	4b07      	ldr	r3, [pc, #28]	@ (80106ac <_tx_mutex_thread_release+0x80>)
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	1e5a      	subs	r2, r3, #1
 8010692:	4b06      	ldr	r3, [pc, #24]	@ (80106ac <_tx_mutex_thread_release+0x80>)
 8010694:	601a      	str	r2, [r3, #0]
 8010696:	69fb      	ldr	r3, [r7, #28]
 8010698:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801069a:	68bb      	ldr	r3, [r7, #8]
 801069c:	f383 8810 	msr	PRIMASK, r3
}
 80106a0:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE
}
 80106a2:	46c0      	nop			@ (mov r8, r8)
 80106a4:	46bd      	mov	sp, r7
 80106a6:	b008      	add	sp, #32
 80106a8:	bd80      	pop	{r7, pc}
 80106aa:	46c0      	nop			@ (mov r8, r8)
 80106ac:	200112a8 	.word	0x200112a8

080106b0 <_tx_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit)
{
 80106b0:	b580      	push	{r7, lr}
 80106b2:	b08e      	sub	sp, #56	@ 0x38
 80106b4:	af00      	add	r7, sp, #0
 80106b6:	60f8      	str	r0, [r7, #12]
 80106b8:	60b9      	str	r1, [r7, #8]
 80106ba:	607a      	str	r2, [r7, #4]
TX_MUTEX        *next_mutex;
TX_MUTEX        *previous_mutex;


    /* Initialize mutex control block to all zeros.  */
    TX_MEMSET(mutex_ptr, 0, (sizeof(TX_MUTEX)));
 80106bc:	68fb      	ldr	r3, [r7, #12]
 80106be:	637b      	str	r3, [r7, #52]	@ 0x34
 80106c0:	232f      	movs	r3, #47	@ 0x2f
 80106c2:	18fb      	adds	r3, r7, r3
 80106c4:	2200      	movs	r2, #0
 80106c6:	701a      	strb	r2, [r3, #0]
 80106c8:	2334      	movs	r3, #52	@ 0x34
 80106ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80106cc:	2300      	movs	r3, #0
 80106ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80106d0:	e009      	b.n	80106e6 <_tx_mutex_create+0x36>
 80106d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80106d4:	1c5a      	adds	r2, r3, #1
 80106d6:	637a      	str	r2, [r7, #52]	@ 0x34
 80106d8:	222f      	movs	r2, #47	@ 0x2f
 80106da:	18ba      	adds	r2, r7, r2
 80106dc:	7812      	ldrb	r2, [r2, #0]
 80106de:	701a      	strb	r2, [r3, #0]
 80106e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106e2:	3301      	adds	r3, #1
 80106e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80106e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80106e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80106ea:	429a      	cmp	r2, r3
 80106ec:	d3f1      	bcc.n	80106d2 <_tx_mutex_create+0x22>

    /* Setup the basic mutex fields.  */
    mutex_ptr -> tx_mutex_name =             name_ptr;
 80106ee:	68fb      	ldr	r3, [r7, #12]
 80106f0:	68ba      	ldr	r2, [r7, #8]
 80106f2:	605a      	str	r2, [r3, #4]
    mutex_ptr -> tx_mutex_inherit =          inherit;
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	687a      	ldr	r2, [r7, #4]
 80106f8:	611a      	str	r2, [r3, #16]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80106fa:	f3ef 8310 	mrs	r3, PRIMASK
 80106fe:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010700:	b672      	cpsid	i
    return(primask_value);
 8010702:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to place the mutex on the created list.  */
    TX_DISABLE
 8010704:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the mutex ID to make it valid.  */
    mutex_ptr -> tx_mutex_id =  TX_MUTEX_ID;
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	4a1a      	ldr	r2, [pc, #104]	@ (8010774 <_tx_mutex_create+0xc4>)
 801070a:	601a      	str	r2, [r3, #0]

    /* Setup the thread mutex release function pointer.  */
    _tx_thread_mutex_release =  &(_tx_mutex_thread_release);
 801070c:	4b1a      	ldr	r3, [pc, #104]	@ (8010778 <_tx_mutex_create+0xc8>)
 801070e:	4a1b      	ldr	r2, [pc, #108]	@ (801077c <_tx_mutex_create+0xcc>)
 8010710:	601a      	str	r2, [r3, #0]

    /* Place the mutex on the list of created mutexes.  First,
       check for an empty list.  */
    if (_tx_mutex_created_count == TX_EMPTY)
 8010712:	4b1b      	ldr	r3, [pc, #108]	@ (8010780 <_tx_mutex_create+0xd0>)
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d109      	bne.n	801072e <_tx_mutex_create+0x7e>
    {

        /* The created mutex list is empty.  Add mutex to empty list.  */
        _tx_mutex_created_ptr =                   mutex_ptr;
 801071a:	4b1a      	ldr	r3, [pc, #104]	@ (8010784 <_tx_mutex_create+0xd4>)
 801071c:	68fa      	ldr	r2, [r7, #12]
 801071e:	601a      	str	r2, [r3, #0]
        mutex_ptr -> tx_mutex_created_next =      mutex_ptr;
 8010720:	68fb      	ldr	r3, [r7, #12]
 8010722:	68fa      	ldr	r2, [r7, #12]
 8010724:	621a      	str	r2, [r3, #32]
        mutex_ptr -> tx_mutex_created_previous =  mutex_ptr;
 8010726:	68fb      	ldr	r3, [r7, #12]
 8010728:	68fa      	ldr	r2, [r7, #12]
 801072a:	625a      	str	r2, [r3, #36]	@ 0x24
 801072c:	e011      	b.n	8010752 <_tx_mutex_create+0xa2>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_mutex =      _tx_mutex_created_ptr;
 801072e:	4b15      	ldr	r3, [pc, #84]	@ (8010784 <_tx_mutex_create+0xd4>)
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	623b      	str	r3, [r7, #32]
        previous_mutex =  next_mutex -> tx_mutex_created_previous;
 8010734:	6a3b      	ldr	r3, [r7, #32]
 8010736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010738:	61fb      	str	r3, [r7, #28]

        /* Place the new mutex in the list.  */
        next_mutex -> tx_mutex_created_previous =  mutex_ptr;
 801073a:	6a3b      	ldr	r3, [r7, #32]
 801073c:	68fa      	ldr	r2, [r7, #12]
 801073e:	625a      	str	r2, [r3, #36]	@ 0x24
        previous_mutex -> tx_mutex_created_next =  mutex_ptr;
 8010740:	69fb      	ldr	r3, [r7, #28]
 8010742:	68fa      	ldr	r2, [r7, #12]
 8010744:	621a      	str	r2, [r3, #32]

        /* Setup this mutex's next and previous created links.  */
        mutex_ptr -> tx_mutex_created_previous =  previous_mutex;
 8010746:	68fb      	ldr	r3, [r7, #12]
 8010748:	69fa      	ldr	r2, [r7, #28]
 801074a:	625a      	str	r2, [r3, #36]	@ 0x24
        mutex_ptr -> tx_mutex_created_next =      next_mutex;
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	6a3a      	ldr	r2, [r7, #32]
 8010750:	621a      	str	r2, [r3, #32]
    }

    /* Increment the ownership count.  */
    _tx_mutex_created_count++;
 8010752:	4b0b      	ldr	r3, [pc, #44]	@ (8010780 <_tx_mutex_create+0xd0>)
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	1c5a      	adds	r2, r3, #1
 8010758:	4b09      	ldr	r3, [pc, #36]	@ (8010780 <_tx_mutex_create+0xd0>)
 801075a:	601a      	str	r2, [r3, #0]
 801075c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801075e:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010760:	697b      	ldr	r3, [r7, #20]
 8010762:	f383 8810 	msr	PRIMASK, r3
}
 8010766:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8010768:	2300      	movs	r3, #0
}
 801076a:	0018      	movs	r0, r3
 801076c:	46bd      	mov	sp, r7
 801076e:	b00e      	add	sp, #56	@ 0x38
 8010770:	bd80      	pop	{r7, pc}
 8010772:	46c0      	nop			@ (mov r8, r8)
 8010774:	4d555445 	.word	0x4d555445
 8010778:	200112ac 	.word	0x200112ac
 801077c:	0801062d 	.word	0x0801062d
 8010780:	200111f4 	.word	0x200111f4
 8010784:	200111f0 	.word	0x200111f0

08010788 <_tx_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 8010788:	b580      	push	{r7, lr}
 801078a:	b090      	sub	sp, #64	@ 0x40
 801078c:	af00      	add	r7, sp, #0
 801078e:	6078      	str	r0, [r7, #4]
 8010790:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010792:	f3ef 8310 	mrs	r3, PRIMASK
 8010796:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010798:	b672      	cpsid	i
    return(primask_value);
 801079a:	69fb      	ldr	r3, [r7, #28]
TX_THREAD       *previous_thread;
UINT            status;


    /* Disable interrupts to get an instance from the mutex.  */
    TX_DISABLE
 801079c:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Log this kernel call.  */
    TX_EL_MUTEX_GET_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 801079e:	4b7b      	ldr	r3, [pc, #492]	@ (801098c <_tx_mutex_get+0x204>)
 80107a0:	681b      	ldr	r3, [r3, #0]
 80107a2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Determine if this mutex is available.  */
    if (mutex_ptr -> tx_mutex_ownership_count == ((UINT) 0))
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	689b      	ldr	r3, [r3, #8]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d144      	bne.n	8010836 <_tx_mutex_get+0xae>
    {

        /* Set the ownership count to 1.  */
        mutex_ptr -> tx_mutex_ownership_count =  ((UINT) 1);
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	2201      	movs	r2, #1
 80107b0:	609a      	str	r2, [r3, #8]

        /* Remember that the calling thread owns the mutex.  */
        mutex_ptr -> tx_mutex_owner =  thread_ptr;
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80107b6:	60da      	str	r2, [r3, #12]

        /* Determine if the thread pointer is valid.  */
        if (thread_ptr != TX_NULL)
 80107b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d032      	beq.n	8010824 <_tx_mutex_get+0x9c>
        {

            /* Determine if priority inheritance is required.  */
            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	691b      	ldr	r3, [r3, #16]
 80107c2:	2b01      	cmp	r3, #1
 80107c4:	d106      	bne.n	80107d4 <_tx_mutex_get+0x4c>
            {

                /* Remember the current priority of thread.  */
                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 80107c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	615a      	str	r2, [r3, #20]

                /* Setup the highest priority waiting thread.  */
                mutex_ptr -> tx_mutex_highest_priority_waiting =  ((UINT) TX_MAX_PRIORITIES);
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	2220      	movs	r2, #32
 80107d2:	629a      	str	r2, [r3, #40]	@ 0x28
            }

            /* Pickup next mutex pointer, which is the head of the list.  */
            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 80107d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107d6:	22a4      	movs	r2, #164	@ 0xa4
 80107d8:	589b      	ldr	r3, [r3, r2]
 80107da:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
            if (next_mutex != TX_NULL)
 80107dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d00f      	beq.n	8010802 <_tx_mutex_get+0x7a>
            {

                /* Non-empty list. Link up the mutex.  */

                /* Pickup the next and previous mutex pointer.  */
                previous_mutex =  next_mutex -> tx_mutex_owned_previous;
 80107e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80107e6:	623b      	str	r3, [r7, #32]

                /* Place the owned mutex in the list.  */
                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 80107e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80107ea:	687a      	ldr	r2, [r7, #4]
 80107ec:	631a      	str	r2, [r3, #48]	@ 0x30
                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 80107ee:	6a3b      	ldr	r3, [r7, #32]
 80107f0:	687a      	ldr	r2, [r7, #4]
 80107f2:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Setup this mutex's next and previous created links.  */
                mutex_ptr -> tx_mutex_owned_previous =  previous_mutex;
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	6a3a      	ldr	r2, [r7, #32]
 80107f8:	631a      	str	r2, [r3, #48]	@ 0x30
                mutex_ptr -> tx_mutex_owned_next =      next_mutex;
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80107fe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8010800:	e009      	b.n	8010816 <_tx_mutex_get+0x8e>
            }
            else
            {

                /* The owned mutex list is empty.  Add mutex to empty list.  */
                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8010802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010804:	21a4      	movs	r1, #164	@ 0xa4
 8010806:	687a      	ldr	r2, [r7, #4]
 8010808:	505a      	str	r2, [r3, r1]
                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	687a      	ldr	r2, [r7, #4]
 801080e:	62da      	str	r2, [r3, #44]	@ 0x2c
                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	687a      	ldr	r2, [r7, #4]
 8010814:	631a      	str	r2, [r3, #48]	@ 0x30
            }

            /* Increment the number of mutexes owned counter.  */
            thread_ptr -> tx_thread_owned_mutex_count++;
 8010816:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010818:	22a0      	movs	r2, #160	@ 0xa0
 801081a:	589b      	ldr	r3, [r3, r2]
 801081c:	1c5a      	adds	r2, r3, #1
 801081e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010820:	21a0      	movs	r1, #160	@ 0xa0
 8010822:	505a      	str	r2, [r3, r1]
 8010824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010826:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010828:	69bb      	ldr	r3, [r7, #24]
 801082a:	f383 8810 	msr	PRIMASK, r3
}
 801082e:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 8010830:	2300      	movs	r3, #0
 8010832:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010834:	e0a4      	b.n	8010980 <_tx_mutex_get+0x1f8>
    }

    /* Otherwise, see if the owning thread is trying to obtain the same mutex.  */
    else if (mutex_ptr -> tx_mutex_owner == thread_ptr)
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	68db      	ldr	r3, [r3, #12]
 801083a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801083c:	429a      	cmp	r2, r3
 801083e:	d10d      	bne.n	801085c <_tx_mutex_get+0xd4>
    {

        /* The owning thread is requesting the mutex again, just
           increment the ownership count.  */
        mutex_ptr -> tx_mutex_ownership_count++;
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	689b      	ldr	r3, [r3, #8]
 8010844:	1c5a      	adds	r2, r3, #1
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	609a      	str	r2, [r3, #8]
 801084a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801084c:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801084e:	697b      	ldr	r3, [r7, #20]
 8010850:	f383 8810 	msr	PRIMASK, r3
}
 8010854:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success.  */
        status =  TX_SUCCESS;
 8010856:	2300      	movs	r3, #0
 8010858:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801085a:	e091      	b.n	8010980 <_tx_mutex_get+0x1f8>
    }
    else
    {

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 801085c:	683b      	ldr	r3, [r7, #0]
 801085e:	2b00      	cmp	r3, #0
 8010860:	d100      	bne.n	8010864 <_tx_mutex_get+0xdc>
 8010862:	e085      	b.n	8010970 <_tx_mutex_get+0x1e8>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 8010864:	4b4a      	ldr	r3, [pc, #296]	@ (8010990 <_tx_mutex_get+0x208>)
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	2b00      	cmp	r3, #0
 801086a:	d008      	beq.n	801087e <_tx_mutex_get+0xf6>
 801086c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801086e:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010870:	693b      	ldr	r3, [r7, #16]
 8010872:	f383 8810 	msr	PRIMASK, r3
}
 8010876:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NOT_AVAILABLE;
 8010878:	231d      	movs	r3, #29
 801087a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801087c:	e080      	b.n	8010980 <_tx_mutex_get+0x1f8>
            {

                /* Prepare for suspension of this thread.  */

                /* Pickup the mutex owner.  */
                mutex_owner =  mutex_ptr -> tx_mutex_owner;
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	68db      	ldr	r3, [r3, #12]
 8010882:	633b      	str	r3, [r7, #48]	@ 0x30
#endif
                }
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_mutex_cleanup);
 8010884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010886:	4a43      	ldr	r2, [pc, #268]	@ (8010994 <_tx_mutex_get+0x20c>)
 8010888:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Setup cleanup information, i.e. this mutex control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) mutex_ptr;
 801088a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801088c:	687a      	ldr	r2, [r7, #4]
 801088e:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 8010890:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010892:	22ac      	movs	r2, #172	@ 0xac
 8010894:	589b      	ldr	r3, [r3, r2]
 8010896:	1c5a      	adds	r2, r3, #1
 8010898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801089a:	21ac      	movs	r1, #172	@ 0xac
 801089c:	505a      	str	r2, [r3, r1]
#endif

                /* Setup suspension list.  */
                if (mutex_ptr -> tx_mutex_suspended_count == TX_NO_SUSPENSIONS)
 801089e:	687b      	ldr	r3, [r7, #4]
 80108a0:	69db      	ldr	r3, [r3, #28]
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	d109      	bne.n	80108ba <_tx_mutex_get+0x132>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    mutex_ptr -> tx_mutex_suspension_list =         thread_ptr;
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80108aa:	619a      	str	r2, [r3, #24]
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 80108ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108ae:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80108b0:	671a      	str	r2, [r3, #112]	@ 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 80108b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80108b6:	675a      	str	r2, [r3, #116]	@ 0x74
 80108b8:	e011      	b.n	80108de <_tx_mutex_get+0x156>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   mutex_ptr -> tx_mutex_suspension_list;
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	699b      	ldr	r3, [r3, #24]
 80108be:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 80108c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80108c4:	671a      	str	r2, [r3, #112]	@ 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 80108c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80108c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80108ca:	62bb      	str	r3, [r7, #40]	@ 0x28
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 80108cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80108d0:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 80108d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80108d6:	671a      	str	r2, [r3, #112]	@ 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 80108d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80108da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80108dc:	675a      	str	r2, [r3, #116]	@ 0x74
                }

                /* Increment the suspension count.  */
                mutex_ptr -> tx_mutex_suspended_count++;
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	69db      	ldr	r3, [r3, #28]
 80108e2:	1c5a      	adds	r2, r3, #1
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	61da      	str	r2, [r3, #28]

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =    TX_MUTEX_SUSP;
 80108e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108ea:	220d      	movs	r2, #13
 80108ec:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80108ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108f0:	2201      	movs	r2, #1
 80108f2:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 80108f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108f6:	683a      	ldr	r2, [r7, #0]
 80108f8:	64da      	str	r2, [r3, #76]	@ 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 80108fa:	4b25      	ldr	r3, [pc, #148]	@ (8010990 <_tx_mutex_get+0x208>)
 80108fc:	681b      	ldr	r3, [r3, #0]
 80108fe:	1c5a      	adds	r2, r3, #1
 8010900:	4b23      	ldr	r3, [pc, #140]	@ (8010990 <_tx_mutex_get+0x208>)
 8010902:	601a      	str	r2, [r3, #0]
 8010904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010906:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010908:	68fb      	ldr	r3, [r7, #12]
 801090a:	f383 8810 	msr	PRIMASK, r3
}
 801090e:	46c0      	nop			@ (mov r8, r8)
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if we need to raise the priority of the thread
                   owning the mutex.  */
                if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	691b      	ldr	r3, [r3, #16]
 8010914:	2b01      	cmp	r3, #1
 8010916:	d122      	bne.n	801095e <_tx_mutex_get+0x1d6>
                {

                    /* Determine if this is the highest priority to raise for this mutex.  */
                    if (mutex_ptr -> tx_mutex_highest_priority_waiting > thread_ptr -> tx_thread_priority)
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801091c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801091e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010920:	429a      	cmp	r2, r3
 8010922:	d903      	bls.n	801092c <_tx_mutex_get+0x1a4>
                    {

                        /* Remember this priority.  */
                        mutex_ptr -> tx_mutex_highest_priority_waiting =  thread_ptr -> tx_thread_priority;
 8010924:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010926:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010928:	687b      	ldr	r3, [r7, #4]
 801092a:	629a      	str	r2, [r3, #40]	@ 0x28
                    }

                    /* Determine if we have to update inherit priority level of the mutex owner.  */
                    if (thread_ptr -> tx_thread_priority < mutex_owner -> tx_thread_inherit_priority)
 801092c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801092e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010932:	219c      	movs	r1, #156	@ 0x9c
 8010934:	585b      	ldr	r3, [r3, r1]
 8010936:	429a      	cmp	r2, r3
 8010938:	d204      	bcs.n	8010944 <_tx_mutex_get+0x1bc>
                    {

                        /* Remember the new priority inheritance priority.  */
                        mutex_owner -> tx_thread_inherit_priority =  thread_ptr -> tx_thread_priority;
 801093a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801093c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801093e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010940:	219c      	movs	r1, #156	@ 0x9c
 8010942:	505a      	str	r2, [r3, r1]
                    }

                    /* Priority inheritance is requested, check to see if the thread that owns the mutex is lower priority.  */
                    if (mutex_owner -> tx_thread_priority > thread_ptr -> tx_thread_priority)
 8010944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010946:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801094a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801094c:	429a      	cmp	r2, r3
 801094e:	d906      	bls.n	801095e <_tx_mutex_get+0x1d6>
                    {

                        /* Yes, raise the suspended, owning thread's priority to that
                           of the current thread.  */
                        _tx_mutex_priority_change(mutex_owner, thread_ptr -> tx_thread_priority);
 8010950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010952:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010956:	0011      	movs	r1, r2
 8010958:	0018      	movs	r0, r3
 801095a:	f000 f8cb 	bl	8010af4 <_tx_mutex_priority_change>
#endif
                    }
                }

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 801095e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010960:	0018      	movs	r0, r3
 8010962:	f001 ff27 	bl	80127b4 <_tx_thread_system_suspend>
#endif
                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 8010966:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010968:	2284      	movs	r2, #132	@ 0x84
 801096a:	589b      	ldr	r3, [r3, r2]
 801096c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801096e:	e007      	b.n	8010980 <_tx_mutex_get+0x1f8>
 8010970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010972:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010974:	68bb      	ldr	r3, [r7, #8]
 8010976:	f383 8810 	msr	PRIMASK, r3
}
 801097a:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NOT_AVAILABLE;
 801097c:	231d      	movs	r3, #29
 801097e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
    }

    /* Return completion status.  */
    return(status);
 8010980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8010982:	0018      	movs	r0, r3
 8010984:	46bd      	mov	sp, r7
 8010986:	b010      	add	sp, #64	@ 0x40
 8010988:	bd80      	pop	{r7, pc}
 801098a:	46c0      	nop			@ (mov r8, r8)
 801098c:	20011210 	.word	0x20011210
 8010990:	200112a8 	.word	0x200112a8
 8010994:	0801053d 	.word	0x0801053d

08010998 <_tx_mutex_prioritize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_prioritize(TX_MUTEX *mutex_ptr)
{
 8010998:	b580      	push	{r7, lr}
 801099a:	b090      	sub	sp, #64	@ 0x40
 801099c:	af00      	add	r7, sp, #0
 801099e:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80109a0:	f3ef 8310 	mrs	r3, PRIMASK
 80109a4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80109a6:	b672      	cpsid	i
    return(primask_value);
 80109a8:	69fb      	ldr	r3, [r7, #28]
UINT            status;
#endif


    /* Disable interrupts.  */
    TX_DISABLE
 80109aa:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_MUTEX_PRIORITIZE_INSERT

    /* Pickup the suspended count.  */
    suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	69db      	ldr	r3, [r3, #28]
 80109b0:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if there are fewer than 2 suspended threads.  */
    if (suspended_count < ((UINT) 2))
 80109b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109b4:	2b01      	cmp	r3, #1
 80109b6:	d805      	bhi.n	80109c4 <_tx_mutex_prioritize+0x2c>
 80109b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109ba:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80109bc:	69bb      	ldr	r3, [r7, #24]
 80109be:	f383 8810 	msr	PRIMASK, r3
}
 80109c2:	e090      	b.n	8010ae6 <_tx_mutex_prioritize+0x14e>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if there how many threads are suspended on this mutex.  */
    else if (suspended_count == ((UINT) 2))
 80109c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80109c6:	2b02      	cmp	r3, #2
 80109c8:	d114      	bne.n	80109f4 <_tx_mutex_prioritize+0x5c>
    {

        /* Pickup the head pointer and the next pointer.  */
        head_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	699b      	ldr	r3, [r3, #24]
 80109ce:	633b      	str	r3, [r7, #48]	@ 0x30
        next_thread =  head_ptr -> tx_thread_suspended_next;
 80109d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80109d4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Determine if the next suspended thread has a higher priority.  */
        if ((next_thread -> tx_thread_priority) < (head_ptr -> tx_thread_priority))
 80109d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109de:	429a      	cmp	r2, r3
 80109e0:	d202      	bcs.n	80109e8 <_tx_mutex_prioritize+0x50>
        {

            /* Yes, move the list head to the next thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  next_thread;
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80109e6:	619a      	str	r2, [r3, #24]
 80109e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109ea:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80109ec:	697b      	ldr	r3, [r7, #20]
 80109ee:	f383 8810 	msr	PRIMASK, r3
}
 80109f2:	e078      	b.n	8010ae6 <_tx_mutex_prioritize+0x14e>
    }
    else
    {

        /* Remember the suspension count and head pointer.  */
        head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	699b      	ldr	r3, [r3, #24]
 80109f8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Default the highest priority thread to the thread at the front of the list.  */
        priority_thread_ptr =  head_ptr;
 80109fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80109fc:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Setup search pointer.  */
        thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 80109fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010a02:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8010a04:	4b3a      	ldr	r3, [pc, #232]	@ (8010af0 <_tx_mutex_prioritize+0x158>)
 8010a06:	681b      	ldr	r3, [r3, #0]
 8010a08:	1c5a      	adds	r2, r3, #1
 8010a0a:	4b39      	ldr	r3, [pc, #228]	@ (8010af0 <_tx_mutex_prioritize+0x158>)
 8010a0c:	601a      	str	r2, [r3, #0]

        /* Set the list changed flag to false.  */
        list_changed =  TX_FALSE;
 8010a0e:	2300      	movs	r3, #0
 8010a10:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* Search through the list to find the highest priority thread.  */
        do
        {

            /* Is the current thread higher priority?  */
            if (thread_ptr -> tx_thread_priority < priority_thread_ptr -> tx_thread_priority)
 8010a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a1a:	429a      	cmp	r2, r3
 8010a1c:	d201      	bcs.n	8010a22 <_tx_mutex_prioritize+0x8a>
            {

                /* Yes, remember that this thread is the highest priority.  */
                priority_thread_ptr =  thread_ptr;
 8010a1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a20:	637b      	str	r3, [r7, #52]	@ 0x34
 8010a22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a24:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010a26:	68fb      	ldr	r3, [r7, #12]
 8010a28:	f383 8810 	msr	PRIMASK, r3
}
 8010a2c:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010a2e:	f3ef 8310 	mrs	r3, PRIMASK
 8010a32:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010a34:	b672      	cpsid	i
    return(primask_value);
 8010a36:	693b      	ldr	r3, [r7, #16]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8010a38:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Determine if any changes to the list have occurred while
               interrupts were enabled.  */

            /* Is the list head the same?  */
            if (head_ptr != mutex_ptr -> tx_mutex_suspension_list)
 8010a3a:	687b      	ldr	r3, [r7, #4]
 8010a3c:	699b      	ldr	r3, [r3, #24]
 8010a3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a40:	429a      	cmp	r2, r3
 8010a42:	d002      	beq.n	8010a4a <_tx_mutex_prioritize+0xb2>
            {

                /* The list head has changed, set the list changed flag.  */
                list_changed =  TX_TRUE;
 8010a44:	2301      	movs	r3, #1
 8010a46:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010a48:	e006      	b.n	8010a58 <_tx_mutex_prioritize+0xc0>
            }
            else
            {

                /* Is the suspended count the same?  */
                if (suspended_count != mutex_ptr -> tx_mutex_suspended_count)
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	69db      	ldr	r3, [r3, #28]
 8010a4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010a50:	429a      	cmp	r2, r3
 8010a52:	d001      	beq.n	8010a58 <_tx_mutex_prioritize+0xc0>
                {

                    /* The list head has changed, set the list changed flag.  */
                    list_changed =  TX_TRUE;
 8010a54:	2301      	movs	r3, #1
 8010a56:	62bb      	str	r3, [r7, #40]	@ 0x28
                }
            }

            /* Determine if the list has changed.  */
            if (list_changed == TX_FALSE)
 8010a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a5a:	2b00      	cmp	r3, #0
 8010a5c:	d103      	bne.n	8010a66 <_tx_mutex_prioritize+0xce>
            {

                /* Move the thread pointer to the next thread.  */
                thread_ptr =  thread_ptr -> tx_thread_suspended_next;
 8010a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010a62:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010a64:	e00c      	b.n	8010a80 <_tx_mutex_prioritize+0xe8>
            }
            else
            {

                /* Remember the suspension count and head pointer.  */
                head_ptr =   mutex_ptr -> tx_mutex_suspension_list;
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	699b      	ldr	r3, [r3, #24]
 8010a6a:	633b      	str	r3, [r7, #48]	@ 0x30
                suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	69db      	ldr	r3, [r3, #28]
 8010a70:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Default the highest priority thread to the thread at the front of the list.  */
                priority_thread_ptr =  head_ptr;
 8010a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a74:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Setup search pointer.  */
                thread_ptr =  priority_thread_ptr -> tx_thread_suspended_next;
 8010a76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010a7a:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Reset the list changed flag.  */
                list_changed =  TX_FALSE;
 8010a7c:	2300      	movs	r3, #0
 8010a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
            }

        } while (thread_ptr != head_ptr);
 8010a80:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a84:	429a      	cmp	r2, r3
 8010a86:	d1c4      	bne.n	8010a12 <_tx_mutex_prioritize+0x7a>

        /* Release preemption.  */
        _tx_thread_preempt_disable--;
 8010a88:	4b19      	ldr	r3, [pc, #100]	@ (8010af0 <_tx_mutex_prioritize+0x158>)
 8010a8a:	681b      	ldr	r3, [r3, #0]
 8010a8c:	1e5a      	subs	r2, r3, #1
 8010a8e:	4b18      	ldr	r3, [pc, #96]	@ (8010af0 <_tx_mutex_prioritize+0x158>)
 8010a90:	601a      	str	r2, [r3, #0]

        /* Now determine if the highest priority thread is at the front
           of the list.  */
        if (priority_thread_ptr != head_ptr)
 8010a92:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a96:	429a      	cmp	r2, r3
 8010a98:	d01d      	beq.n	8010ad6 <_tx_mutex_prioritize+0x13e>
            /* No, we need to move the highest priority suspended thread to the
               front of the list.  */

            /* First, remove the highest priority thread by updating the
               adjacent suspended threads.  */
            next_thread =                                  priority_thread_ptr -> tx_thread_suspended_next;
 8010a9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010a9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010a9e:	627b      	str	r3, [r7, #36]	@ 0x24
            previous_thread =                              priority_thread_ptr -> tx_thread_suspended_previous;
 8010aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010aa2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010aa4:	623b      	str	r3, [r7, #32]
            next_thread -> tx_thread_suspended_previous =  previous_thread;
 8010aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010aa8:	6a3a      	ldr	r2, [r7, #32]
 8010aaa:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =  next_thread;
 8010aac:	6a3b      	ldr	r3, [r7, #32]
 8010aae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ab0:	671a      	str	r2, [r3, #112]	@ 0x70

            /* Now, link the highest priority thread at the front of the list.  */
            previous_thread =                                      head_ptr -> tx_thread_suspended_previous;
 8010ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ab4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010ab6:	623b      	str	r3, [r7, #32]
            priority_thread_ptr -> tx_thread_suspended_next =      head_ptr;
 8010ab8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010aba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010abc:	671a      	str	r2, [r3, #112]	@ 0x70
            priority_thread_ptr -> tx_thread_suspended_previous =  previous_thread;
 8010abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ac0:	6a3a      	ldr	r2, [r7, #32]
 8010ac2:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =          priority_thread_ptr;
 8010ac4:	6a3b      	ldr	r3, [r7, #32]
 8010ac6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010ac8:	671a      	str	r2, [r3, #112]	@ 0x70
            head_ptr -> tx_thread_suspended_previous =             priority_thread_ptr;
 8010aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010acc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010ace:	675a      	str	r2, [r3, #116]	@ 0x74

            /* Move the list head pointer to the highest priority suspended thread.  */
            mutex_ptr -> tx_mutex_suspension_list =  priority_thread_ptr;
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010ad4:	619a      	str	r2, [r3, #24]
 8010ad6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ad8:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010ada:	68bb      	ldr	r3, [r7, #8]
 8010adc:	f383 8810 	msr	PRIMASK, r3
}
 8010ae0:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8010ae2:	f001 fd2f 	bl	8012544 <_tx_thread_system_preempt_check>
    /* Return completion status.  */
    return(status);
#else

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8010ae6:	2300      	movs	r3, #0
#endif
}
 8010ae8:	0018      	movs	r0, r3
 8010aea:	46bd      	mov	sp, r7
 8010aec:	b010      	add	sp, #64	@ 0x40
 8010aee:	bd80      	pop	{r7, pc}
 8010af0:	200112a8 	.word	0x200112a8

08010af4 <_tx_mutex_priority_change>:
/*                                            priority rather than next,  */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_mutex_priority_change(TX_THREAD *thread_ptr, UINT new_priority)
{
 8010af4:	b580      	push	{r7, lr}
 8010af6:	b08e      	sub	sp, #56	@ 0x38
 8010af8:	af00      	add	r7, sp, #0
 8010afa:	6078      	str	r0, [r7, #4]
 8010afc:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010afe:	f3ef 8310 	mrs	r3, PRIMASK
 8010b02:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010b04:	b672      	cpsid	i
    return(primask_value);
 8010b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24


#ifndef TX_NOT_INTERRUPTABLE

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8010b08:	637b      	str	r3, [r7, #52]	@ 0x34
#endif

    /* Determine if this thread is currently ready.  */
    if (thread_ptr -> tx_thread_state != TX_READY)
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d017      	beq.n	8010b42 <_tx_mutex_priority_change+0x4e>
    {

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	683a      	ldr	r2, [r7, #0]
 8010b16:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8010b18:	687b      	ldr	r3, [r7, #4]
 8010b1a:	2298      	movs	r2, #152	@ 0x98
 8010b1c:	589b      	ldr	r3, [r3, r2]
 8010b1e:	683a      	ldr	r2, [r7, #0]
 8010b20:	429a      	cmp	r2, r3
 8010b22:	d905      	bls.n	8010b30 <_tx_mutex_priority_change+0x3c>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	2298      	movs	r2, #152	@ 0x98
 8010b28:	589a      	ldr	r2, [r3, r2]
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8010b2e:	e002      	b.n	8010b36 <_tx_mutex_priority_change+0x42>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	683a      	ldr	r2, [r7, #0]
 8010b34:	63da      	str	r2, [r3, #60]	@ 0x3c
 8010b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b38:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010b3a:	6a3b      	ldr	r3, [r7, #32]
 8010b3c:	f383 8810 	msr	PRIMASK, r3
}
 8010b40:	e087      	b.n	8010c52 <_tx_mutex_priority_change+0x15e>
    }
    else
    {

        /* Pickup the next thread to execute.  */
        execute_ptr =  _tx_thread_execute_ptr;
 8010b42:	4b46      	ldr	r3, [pc, #280]	@ (8010c5c <_tx_mutex_priority_change+0x168>)
 8010b44:	681b      	ldr	r3, [r3, #0]
 8010b46:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Save the original priority.  */
        original_priority =  thread_ptr -> tx_thread_priority;
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
#else

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable =  _tx_thread_preempt_disable + ((UINT) 2);
 8010b4e:	4b44      	ldr	r3, [pc, #272]	@ (8010c60 <_tx_mutex_priority_change+0x16c>)
 8010b50:	681b      	ldr	r3, [r3, #0]
 8010b52:	1c9a      	adds	r2, r3, #2
 8010b54:	4b42      	ldr	r3, [pc, #264]	@ (8010c60 <_tx_mutex_priority_change+0x16c>)
 8010b56:	601a      	str	r2, [r3, #0]

        /* Set the state to priority change.  */
        thread_ptr -> tx_thread_state =    TX_PRIORITY_CHANGE;
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	220e      	movs	r2, #14
 8010b5c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the suspending flag. */
        thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	2201      	movs	r2, #1
 8010b62:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Setup the timeout period.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	2200      	movs	r2, #0
 8010b68:	64da      	str	r2, [r3, #76]	@ 0x4c
 8010b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b6c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010b6e:	69bb      	ldr	r3, [r7, #24]
 8010b70:	f383 8810 	msr	PRIMASK, r3
}
 8010b74:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE

        /* The thread is ready and must first be removed from the list.  Call the
           system suspend function to accomplish this.  */
        _tx_thread_system_suspend(thread_ptr);
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	0018      	movs	r0, r3
 8010b7a:	f001 fe1b 	bl	80127b4 <_tx_thread_system_suspend>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010b7e:	f3ef 8310 	mrs	r3, PRIMASK
 8010b82:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010b84:	b672      	cpsid	i
    return(primask_value);
 8010b86:	69fb      	ldr	r3, [r7, #28]

        /* Disable interrupts.  */
        TX_DISABLE
 8010b88:	637b      	str	r3, [r7, #52]	@ 0x34

        /* At this point, the preempt disable flag is still set, so we still have
           protection against all preemption.  */

        /* Change thread priority to the new mutex priority-inheritance priority.  */
        thread_ptr -> tx_thread_priority =  new_priority;
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	683a      	ldr	r2, [r7, #0]
 8010b8e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Determine how to setup the thread's preemption-threshold.  */
        if (thread_ptr -> tx_thread_user_preempt_threshold < new_priority)
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	2298      	movs	r2, #152	@ 0x98
 8010b94:	589b      	ldr	r3, [r3, r2]
 8010b96:	683a      	ldr	r2, [r7, #0]
 8010b98:	429a      	cmp	r2, r3
 8010b9a:	d905      	bls.n	8010ba8 <_tx_mutex_priority_change+0xb4>
        {

            /* Change thread preemption-threshold to the user's preemption-threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	2298      	movs	r2, #152	@ 0x98
 8010ba0:	589a      	ldr	r2, [r3, r2]
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8010ba6:	e002      	b.n	8010bae <_tx_mutex_priority_change+0xba>
        }
        else
        {

            /* Change the thread preemption-threshold to the new threshold.  */
            thread_ptr -> tx_thread_preempt_threshold =  new_priority;
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	683a      	ldr	r2, [r7, #0]
 8010bac:	63da      	str	r2, [r3, #60]	@ 0x3c
 8010bae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bb0:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010bb2:	693b      	ldr	r3, [r7, #16]
 8010bb4:	f383 8810 	msr	PRIMASK, r3
}
 8010bb8:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread with the new priority.  */
        _tx_thread_system_resume(thread_ptr);
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	0018      	movs	r0, r3
 8010bbe:	f001 fcf9 	bl	80125b4 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010bc2:	f3ef 8310 	mrs	r3, PRIMASK
 8010bc6:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010bc8:	b672      	cpsid	i
    return(primask_value);
 8010bca:	697b      	ldr	r3, [r7, #20]
        TX_MUTEX_PRIORITY_CHANGE_EXTENSION

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 8010bcc:	637b      	str	r3, [r7, #52]	@ 0x34
#endif

        /* Pickup the next thread to execute.  */
        next_execute_ptr =  _tx_thread_execute_ptr;
 8010bce:	4b23      	ldr	r3, [pc, #140]	@ (8010c5c <_tx_mutex_priority_change+0x168>)
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Determine if this thread is not the next thread to execute.  */
        if (thread_ptr != next_execute_ptr)
 8010bd4:	687a      	ldr	r2, [r7, #4]
 8010bd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bd8:	429a      	cmp	r2, r3
 8010bda:	d034      	beq.n	8010c46 <_tx_mutex_priority_change+0x152>
        {

            /* Make sure the thread is still ready.  */
            if (thread_ptr -> tx_thread_state == TX_READY)
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d130      	bne.n	8010c46 <_tx_mutex_priority_change+0x152>
            {

                /* Now check and see if this thread has an equal or higher priority.  */
                if (thread_ptr -> tx_thread_priority <= next_execute_ptr -> tx_thread_priority)
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bec:	429a      	cmp	r2, r3
 8010bee:	d811      	bhi.n	8010c14 <_tx_mutex_priority_change+0x120>
                {

                    /* Now determine if this thread was the previously executing thread.  */
                    if (thread_ptr == execute_ptr)
 8010bf0:	687a      	ldr	r2, [r7, #4]
 8010bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bf4:	429a      	cmp	r2, r3
 8010bf6:	d126      	bne.n	8010c46 <_tx_mutex_priority_change+0x152>

                        /* Yes, this thread was previously executing before we temporarily suspended and resumed
                           it in order to change the priority. A lower or same priority thread cannot be the next thread
                           to execute in this case since this thread really didn't suspend.  Simply reset the execute
                           pointer to this thread.  */
                        _tx_thread_execute_ptr =  thread_ptr;
 8010bf8:	4b18      	ldr	r3, [pc, #96]	@ (8010c5c <_tx_mutex_priority_change+0x168>)
 8010bfa:	687a      	ldr	r2, [r7, #4]
 8010bfc:	601a      	str	r2, [r3, #0]

                        /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                        if (original_priority < new_priority)
 8010bfe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010c00:	683b      	ldr	r3, [r7, #0]
 8010c02:	429a      	cmp	r2, r3
 8010c04:	d21f      	bcs.n	8010c46 <_tx_mutex_priority_change+0x152>
                        {

                            /* Ensure that this thread is placed at the front of the priority list.  */
                            _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c0a:	4b16      	ldr	r3, [pc, #88]	@ (8010c64 <_tx_mutex_priority_change+0x170>)
 8010c0c:	0092      	lsls	r2, r2, #2
 8010c0e:	6879      	ldr	r1, [r7, #4]
 8010c10:	50d1      	str	r1, [r2, r3]
 8010c12:	e018      	b.n	8010c46 <_tx_mutex_priority_change+0x152>
                }
                else
                {

                    /* Now determine if this thread's preemption-threshold needs to be enforced.  */
                    if (thread_ptr -> tx_thread_preempt_threshold < thread_ptr -> tx_thread_priority)
 8010c14:	687b      	ldr	r3, [r7, #4]
 8010c16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c1c:	429a      	cmp	r2, r3
 8010c1e:	d212      	bcs.n	8010c46 <_tx_mutex_priority_change+0x152>
                    {

                        /* Yes, preemption-threshold is in force for this thread. */

                        /* Compare the next thread to execute thread's priority against the thread's preemption-threshold.  */
                        if (thread_ptr -> tx_thread_preempt_threshold <= next_execute_ptr -> tx_thread_priority)
 8010c20:	687b      	ldr	r3, [r7, #4]
 8010c22:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c28:	429a      	cmp	r2, r3
 8010c2a:	d80c      	bhi.n	8010c46 <_tx_mutex_priority_change+0x152>
                        {

                            /* We must swap execute pointers to enforce the preemption-threshold of a thread coming out of
                               priority inheritance.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8010c2c:	4b0b      	ldr	r3, [pc, #44]	@ (8010c5c <_tx_mutex_priority_change+0x168>)
 8010c2e:	687a      	ldr	r2, [r7, #4]
 8010c30:	601a      	str	r2, [r3, #0]

                            /* Determine if we moved to a lower priority. If so, move the thread to the front of its priority list.  */
                            if (original_priority < new_priority)
 8010c32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010c34:	683b      	ldr	r3, [r7, #0]
 8010c36:	429a      	cmp	r2, r3
 8010c38:	d205      	bcs.n	8010c46 <_tx_mutex_priority_change+0x152>
                            {

                                /* Ensure that this thread is placed at the front of the priority list.  */
                                _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr;
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010c3e:	4b09      	ldr	r3, [pc, #36]	@ (8010c64 <_tx_mutex_priority_change+0x170>)
 8010c40:	0092      	lsls	r2, r2, #2
 8010c42:	6879      	ldr	r1, [r7, #4]
 8010c44:	50d1      	str	r1, [r2, r3]
 8010c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010c48:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	f383 8810 	msr	PRIMASK, r3
}
 8010c50:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8010c52:	46c0      	nop			@ (mov r8, r8)
 8010c54:	46bd      	mov	sp, r7
 8010c56:	b00e      	add	sp, #56	@ 0x38
 8010c58:	bd80      	pop	{r7, pc}
 8010c5a:	46c0      	nop			@ (mov r8, r8)
 8010c5c:	20011214 	.word	0x20011214
 8010c60:	200112a8 	.word	0x200112a8
 8010c64:	20011228 	.word	0x20011228

08010c68 <_tx_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
{
 8010c68:	b580      	push	{r7, lr}
 8010c6a:	b0a0      	sub	sp, #128	@ 0x80
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	6078      	str	r0, [r7, #4]
TX_THREAD       *suspended_thread;
UINT            inheritance_priority;


    /* Setup status to indicate the processing is not complete.  */
    status =  TX_NOT_DONE;
 8010c70:	2320      	movs	r3, #32
 8010c72:	673b      	str	r3, [r7, #112]	@ 0x70
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010c74:	f3ef 8310 	mrs	r3, PRIMASK
 8010c78:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010c7a:	b672      	cpsid	i
    return(primask_value);
 8010c7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44

    /* Disable interrupts to put an instance back to the mutex.  */
    TX_DISABLE
 8010c7e:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* Log this kernel call.  */
    TX_EL_MUTEX_PUT_INSERT

    /* Determine if this mutex is owned.  */
    if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	689b      	ldr	r3, [r3, #8]
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d100      	bne.n	8010c8a <_tx_mutex_put+0x22>
 8010c88:	e1c5      	b.n	8011016 <_tx_mutex_put+0x3ae>
    {

        /* Pickup the owning thread pointer.  */
        thread_ptr =  mutex_ptr -> tx_mutex_owner;
 8010c8a:	687b      	ldr	r3, [r7, #4]
 8010c8c:	68db      	ldr	r3, [r3, #12]
 8010c8e:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8010c90:	4bb4      	ldr	r3, [pc, #720]	@ (8010f64 <_tx_mutex_put+0x2fc>)
 8010c92:	681b      	ldr	r3, [r3, #0]
 8010c94:	663b      	str	r3, [r7, #96]	@ 0x60

        /* Check to see if the mutex is owned by the calling thread.  */
        if (mutex_ptr -> tx_mutex_owner != current_thread)
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	68db      	ldr	r3, [r3, #12]
 8010c9a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8010c9c:	429a      	cmp	r2, r3
 8010c9e:	d00b      	beq.n	8010cb8 <_tx_mutex_put+0x50>
        {

            /* Determine if the preempt disable flag is set, indicating that
               the caller is not the application but from ThreadX. In such
               cases, the thread mutex owner does not need to match.  */
            if (_tx_thread_preempt_disable == ((UINT) 0))
 8010ca0:	4bb1      	ldr	r3, [pc, #708]	@ (8010f68 <_tx_mutex_put+0x300>)
 8010ca2:	681b      	ldr	r3, [r3, #0]
 8010ca4:	2b00      	cmp	r3, #0
 8010ca6:	d107      	bne.n	8010cb8 <_tx_mutex_put+0x50>
 8010ca8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010caa:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010cac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010cae:	f383 8810 	msr	PRIMASK, r3
}
 8010cb2:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Caller does not own the mutex.  */
                status =  TX_NOT_OWNED;
 8010cb4:	231e      	movs	r3, #30
 8010cb6:	673b      	str	r3, [r7, #112]	@ 0x70
            }
        }

        /* Determine if we should continue.  */
        if (status == TX_NOT_DONE)
 8010cb8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010cba:	2b20      	cmp	r3, #32
 8010cbc:	d000      	beq.n	8010cc0 <_tx_mutex_put+0x58>
 8010cbe:	e1b2      	b.n	8011026 <_tx_mutex_put+0x3be>
        {

            /* Decrement the mutex ownership count.  */
            mutex_ptr -> tx_mutex_ownership_count--;
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	689b      	ldr	r3, [r3, #8]
 8010cc4:	1e5a      	subs	r2, r3, #1
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	609a      	str	r2, [r3, #8]

            /* Determine if the mutex is still owned by the current thread.  */
            if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 8010cca:	687b      	ldr	r3, [r7, #4]
 8010ccc:	689b      	ldr	r3, [r3, #8]
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d008      	beq.n	8010ce4 <_tx_mutex_put+0x7c>
 8010cd2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010cd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010cd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010cd8:	f383 8810 	msr	PRIMASK, r3
}
 8010cdc:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Mutex is still owned, just return successful status.  */
                status =  TX_SUCCESS;
 8010cde:	2300      	movs	r3, #0
 8010ce0:	673b      	str	r3, [r7, #112]	@ 0x70
 8010ce2:	e1a0      	b.n	8011026 <_tx_mutex_put+0x3be>
            }
            else
            {

                /* Check for a NULL thread pointer, which can only happen during initialization.   */
                if (thread_ptr == TX_NULL)
 8010ce4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	d108      	bne.n	8010cfc <_tx_mutex_put+0x94>
 8010cea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010cec:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010cf0:	f383 8810 	msr	PRIMASK, r3
}
 8010cf4:	46c0      	nop			@ (mov r8, r8)

                    /* Restore interrupts.  */
                    TX_RESTORE

                    /* Mutex is now available, return successful status.  */
                    status =  TX_SUCCESS;
 8010cf6:	2300      	movs	r3, #0
 8010cf8:	673b      	str	r3, [r7, #112]	@ 0x70
 8010cfa:	e194      	b.n	8011026 <_tx_mutex_put+0x3be>
                    /* The mutex is now available.   */

                    /* Remove this mutex from the owned mutex list.  */

                    /* Decrement the ownership count.  */
                    thread_ptr -> tx_thread_owned_mutex_count--;
 8010cfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010cfe:	22a0      	movs	r2, #160	@ 0xa0
 8010d00:	589b      	ldr	r3, [r3, r2]
 8010d02:	1e5a      	subs	r2, r3, #1
 8010d04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010d06:	21a0      	movs	r1, #160	@ 0xa0
 8010d08:	505a      	str	r2, [r3, r1]

                    /* Determine if this mutex was the only one on the list.  */
                    if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 8010d0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010d0c:	22a0      	movs	r2, #160	@ 0xa0
 8010d0e:	589b      	ldr	r3, [r3, r2]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d104      	bne.n	8010d1e <_tx_mutex_put+0xb6>
                    {

                        /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
                        thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 8010d14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010d16:	22a4      	movs	r2, #164	@ 0xa4
 8010d18:	2100      	movs	r1, #0
 8010d1a:	5099      	str	r1, [r3, r2]
 8010d1c:	e015      	b.n	8010d4a <_tx_mutex_put+0xe2>
                    {

                        /* No, there are more mutexes on the list.  */

                        /* Link-up the neighbors.  */
                        next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d22:	66fb      	str	r3, [r7, #108]	@ 0x6c
                        previous_mutex =                         mutex_ptr -> tx_mutex_owned_previous;
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010d28:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 8010d2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010d2c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010d2e:	631a      	str	r2, [r3, #48]	@ 0x30
                        previous_mutex -> tx_mutex_owned_next =  next_mutex;
 8010d30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010d32:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010d34:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* See if we have to update the created list head pointer.  */
                        if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 8010d36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010d38:	22a4      	movs	r2, #164	@ 0xa4
 8010d3a:	589b      	ldr	r3, [r3, r2]
 8010d3c:	687a      	ldr	r2, [r7, #4]
 8010d3e:	429a      	cmp	r2, r3
 8010d40:	d103      	bne.n	8010d4a <_tx_mutex_put+0xe2>
                        {

                            /* Yes, move the head pointer to the next link. */
                            thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 8010d42:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010d44:	21a4      	movs	r1, #164	@ 0xa4
 8010d46:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010d48:	505a      	str	r2, [r3, r1]
                        }
                    }

                    /* Determine if the simple, non-suspension, non-priority inheritance case is present.  */
                    if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	699b      	ldr	r3, [r3, #24]
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d10e      	bne.n	8010d70 <_tx_mutex_put+0x108>
                    {

                        /* Is this a priority inheritance mutex?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	691b      	ldr	r3, [r3, #16]
 8010d56:	2b00      	cmp	r3, #0
 8010d58:	d10a      	bne.n	8010d70 <_tx_mutex_put+0x108>
                        {

                            /* Yes, we are done - set the mutex owner to NULL.   */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	2200      	movs	r2, #0
 8010d5e:	60da      	str	r2, [r3, #12]
 8010d60:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010d62:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010d64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010d66:	f383 8810 	msr	PRIMASK, r3
}
 8010d6a:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Mutex is now available, return successful status.  */
                            status =  TX_SUCCESS;
 8010d6c:	2300      	movs	r3, #0
 8010d6e:	673b      	str	r3, [r7, #112]	@ 0x70
                        }
                    }

                    /* Determine if the processing is complete.  */
                    if (status == TX_NOT_DONE)
 8010d70:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010d72:	2b20      	cmp	r3, #32
 8010d74:	d000      	beq.n	8010d78 <_tx_mutex_put+0x110>
 8010d76:	e156      	b.n	8011026 <_tx_mutex_put+0x3be>
                    {

                        /* Initialize original owner and thread priority.  */
                        old_owner =      TX_NULL;
 8010d78:	2300      	movs	r3, #0
 8010d7a:	67bb      	str	r3, [r7, #120]	@ 0x78
                        old_priority =   thread_ptr -> tx_thread_user_priority;
 8010d7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010d7e:	2294      	movs	r2, #148	@ 0x94
 8010d80:	589b      	ldr	r3, [r3, r2]
 8010d82:	677b      	str	r3, [r7, #116]	@ 0x74

                        /* Does this mutex support priority inheritance?  */
                        if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	691b      	ldr	r3, [r3, #16]
 8010d88:	2b01      	cmp	r3, #1
 8010d8a:	d140      	bne.n	8010e0e <_tx_mutex_put+0x1a6>
                        {

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8010d8c:	4b76      	ldr	r3, [pc, #472]	@ (8010f68 <_tx_mutex_put+0x300>)
 8010d8e:	681b      	ldr	r3, [r3, #0]
 8010d90:	1c5a      	adds	r2, r3, #1
 8010d92:	4b75      	ldr	r3, [pc, #468]	@ (8010f68 <_tx_mutex_put+0x300>)
 8010d94:	601a      	str	r2, [r3, #0]
 8010d96:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010d98:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d9c:	f383 8810 	msr	PRIMASK, r3
}
 8010da0:	46c0      	nop			@ (mov r8, r8)
                            /* Restore interrupts.  */
                            TX_RESTORE
#endif

                            /* Default the inheritance priority to disabled.  */
                            inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 8010da2:	2320      	movs	r3, #32
 8010da4:	66bb      	str	r3, [r7, #104]	@ 0x68

                            /* Search the owned mutexes for this thread to determine the highest priority for this
                               former mutex owner to return to.  */
                            next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 8010da6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010da8:	22a4      	movs	r2, #164	@ 0xa4
 8010daa:	589b      	ldr	r3, [r3, r2]
 8010dac:	66fb      	str	r3, [r7, #108]	@ 0x6c
                            while (next_mutex != TX_NULL)
 8010dae:	e016      	b.n	8010dde <_tx_mutex_put+0x176>
                            {

                                /* Does this mutex support priority inheritance?  */
                                if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 8010db0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010db2:	691b      	ldr	r3, [r3, #16]
 8010db4:	2b01      	cmp	r3, #1
 8010db6:	d107      	bne.n	8010dc8 <_tx_mutex_put+0x160>
                                {

                                    /* Determine if highest priority field of the mutex is higher than the priority to
                                       restore.  */
                                    if (next_mutex -> tx_mutex_highest_priority_waiting < inheritance_priority)
 8010db8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010dbc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8010dbe:	429a      	cmp	r2, r3
 8010dc0:	d902      	bls.n	8010dc8 <_tx_mutex_put+0x160>
                                    {

                                        /* Use this priority to return releasing thread to.  */
                                        inheritance_priority =   next_mutex -> tx_mutex_highest_priority_waiting;
 8010dc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010dc6:	66bb      	str	r3, [r7, #104]	@ 0x68
                                    }
                                }

                                /* Move mutex pointer to the next mutex in the list.  */
                                next_mutex =  next_mutex -> tx_mutex_owned_next;
 8010dc8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010dcc:	66fb      	str	r3, [r7, #108]	@ 0x6c

                                /* Are we at the end of the list?  */
                                if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 8010dce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010dd0:	22a4      	movs	r2, #164	@ 0xa4
 8010dd2:	589b      	ldr	r3, [r3, r2]
 8010dd4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010dd6:	429a      	cmp	r2, r3
 8010dd8:	d101      	bne.n	8010dde <_tx_mutex_put+0x176>
                                {

                                    /* Yes, set the next mutex to NULL.  */
                                    next_mutex =  TX_NULL;
 8010dda:	2300      	movs	r3, #0
 8010ddc:	66fb      	str	r3, [r7, #108]	@ 0x6c
                            while (next_mutex != TX_NULL)
 8010dde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	d1e5      	bne.n	8010db0 <_tx_mutex_put+0x148>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010de4:	f3ef 8310 	mrs	r3, PRIMASK
 8010de8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010dea:	b672      	cpsid	i
    return(primask_value);
 8010dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts.  */
                            TX_DISABLE
 8010dee:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Undo the temporarily preemption disable.  */
                            _tx_thread_preempt_disable--;
 8010df0:	4b5d      	ldr	r3, [pc, #372]	@ (8010f68 <_tx_mutex_put+0x300>)
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	1e5a      	subs	r2, r3, #1
 8010df6:	4b5c      	ldr	r3, [pc, #368]	@ (8010f68 <_tx_mutex_put+0x300>)
 8010df8:	601a      	str	r2, [r3, #0]
#endif

                            /* Set the inherit priority to that of the highest priority thread waiting on the mutex.  */
                            thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 8010dfa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010dfc:	219c      	movs	r1, #156	@ 0x9c
 8010dfe:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8010e00:	505a      	str	r2, [r3, r1]

                            /* Determine if the inheritance priority is less than the default old priority.  */
                            if (inheritance_priority < old_priority)
 8010e02:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8010e04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010e06:	429a      	cmp	r2, r3
 8010e08:	d201      	bcs.n	8010e0e <_tx_mutex_put+0x1a6>
                            {

                                /* Yes, update the old priority.  */
                                old_priority =  inheritance_priority;
 8010e0a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8010e0c:	677b      	str	r3, [r7, #116]	@ 0x74
                            }
                        }

                        /* Determine if priority inheritance is in effect and there are one or more
                           threads suspended on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	69db      	ldr	r3, [r3, #28]
 8010e12:	2b01      	cmp	r3, #1
 8010e14:	d91d      	bls.n	8010e52 <_tx_mutex_put+0x1ea>
                        {

                            /* Is priority inheritance in effect?  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8010e16:	687b      	ldr	r3, [r7, #4]
 8010e18:	691b      	ldr	r3, [r3, #16]
 8010e1a:	2b01      	cmp	r3, #1
 8010e1c:	d119      	bne.n	8010e52 <_tx_mutex_put+0x1ea>
                                   at the front of the suspension list.  */

#ifndef TX_NOT_INTERRUPTABLE

                                /* Temporarily disable preemption.  */
                                _tx_thread_preempt_disable++;
 8010e1e:	4b52      	ldr	r3, [pc, #328]	@ (8010f68 <_tx_mutex_put+0x300>)
 8010e20:	681b      	ldr	r3, [r3, #0]
 8010e22:	1c5a      	adds	r2, r3, #1
 8010e24:	4b50      	ldr	r3, [pc, #320]	@ (8010f68 <_tx_mutex_put+0x300>)
 8010e26:	601a      	str	r2, [r3, #0]
 8010e28:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010e2a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e2e:	f383 8810 	msr	PRIMASK, r3
}
 8010e32:	46c0      	nop			@ (mov r8, r8)
                                do
                                {
                                    status =  _tx_mutex_prioritize(mutex_ptr);
                                } while (status != TX_SUCCESS);
#else
                                _tx_mutex_prioritize(mutex_ptr);
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	0018      	movs	r0, r3
 8010e38:	f7ff fdae 	bl	8010998 <_tx_mutex_prioritize>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010e3c:	f3ef 8310 	mrs	r3, PRIMASK
 8010e40:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010e42:	b672      	cpsid	i
    return(primask_value);
 8010e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
                                TX_MUTEX_PUT_EXTENSION_1

#ifndef TX_NOT_INTERRUPTABLE

                                /* Disable interrupts.  */
                                TX_DISABLE
 8010e46:	67fb      	str	r3, [r7, #124]	@ 0x7c

                                /* Back off the preemption disable.  */
                                _tx_thread_preempt_disable--;
 8010e48:	4b47      	ldr	r3, [pc, #284]	@ (8010f68 <_tx_mutex_put+0x300>)
 8010e4a:	681b      	ldr	r3, [r3, #0]
 8010e4c:	1e5a      	subs	r2, r3, #1
 8010e4e:	4b46      	ldr	r3, [pc, #280]	@ (8010f68 <_tx_mutex_put+0x300>)
 8010e50:	601a      	str	r2, [r3, #0]
#endif
                            }
                        }

                        /* Now determine if there are any threads still waiting on the mutex.  */
                        if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	699b      	ldr	r3, [r3, #24]
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d133      	bne.n	8010ec2 <_tx_mutex_put+0x25a>
                            /* No, there are no longer any threads waiting on the mutex.  */

#ifndef TX_NOT_INTERRUPTABLE

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8010e5a:	4b43      	ldr	r3, [pc, #268]	@ (8010f68 <_tx_mutex_put+0x300>)
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	1c5a      	adds	r2, r3, #1
 8010e60:	4b41      	ldr	r3, [pc, #260]	@ (8010f68 <_tx_mutex_put+0x300>)
 8010e62:	601a      	str	r2, [r3, #0]
 8010e64:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010e66:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010e68:	6a3b      	ldr	r3, [r7, #32]
 8010e6a:	f383 8810 	msr	PRIMASK, r3
}
 8010e6e:	46c0      	nop			@ (mov r8, r8)
                            /* Mutex is not owned, but it is possible that a thread that
                               caused a priority inheritance to occur is no longer waiting
                               on the mutex.  */

                            /* Setup the highest priority waiting thread.  */
                            mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8010e70:	687b      	ldr	r3, [r7, #4]
 8010e72:	2220      	movs	r2, #32
 8010e74:	629a      	str	r2, [r3, #40]	@ 0x28

                            /* Determine if we need to restore priority.  */
                            if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority)
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	68db      	ldr	r3, [r3, #12]
 8010e7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e7c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8010e7e:	429a      	cmp	r2, r3
 8010e80:	d006      	beq.n	8010e90 <_tx_mutex_put+0x228>
                            {

                                /* Yes, restore the priority of thread.  */
                                _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority);
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	68db      	ldr	r3, [r3, #12]
 8010e86:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8010e88:	0011      	movs	r1, r2
 8010e8a:	0018      	movs	r0, r3
 8010e8c:	f7ff fe32 	bl	8010af4 <_tx_mutex_priority_change>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010e90:	f3ef 8310 	mrs	r3, PRIMASK
 8010e94:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010e96:	b672      	cpsid	i
    return(primask_value);
 8010e98:	69bb      	ldr	r3, [r7, #24]
                            }

#ifndef TX_NOT_INTERRUPTABLE

                            /* Disable interrupts again.  */
                            TX_DISABLE
 8010e9a:	67fb      	str	r3, [r7, #124]	@ 0x7c

                            /* Back off the preemption disable.  */
                            _tx_thread_preempt_disable--;
 8010e9c:	4b32      	ldr	r3, [pc, #200]	@ (8010f68 <_tx_mutex_put+0x300>)
 8010e9e:	681b      	ldr	r3, [r3, #0]
 8010ea0:	1e5a      	subs	r2, r3, #1
 8010ea2:	4b31      	ldr	r3, [pc, #196]	@ (8010f68 <_tx_mutex_put+0x300>)
 8010ea4:	601a      	str	r2, [r3, #0]
#endif

                            /* Set the mutex owner to NULL.  */
                            mutex_ptr -> tx_mutex_owner =  TX_NULL;
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	2200      	movs	r2, #0
 8010eaa:	60da      	str	r2, [r3, #12]
 8010eac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010eae:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010eb0:	69fb      	ldr	r3, [r7, #28]
 8010eb2:	f383 8810 	msr	PRIMASK, r3
}
 8010eb6:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Check for preemption.  */
                            _tx_thread_system_preempt_check();
 8010eb8:	f001 fb44 	bl	8012544 <_tx_thread_system_preempt_check>

                            /* Set status to success.  */
                            status =  TX_SUCCESS;
 8010ebc:	2300      	movs	r3, #0
 8010ebe:	673b      	str	r3, [r7, #112]	@ 0x70
 8010ec0:	e0b1      	b.n	8011026 <_tx_mutex_put+0x3be>
                        }
                        else
                        {

                            /* Pickup the thread at the front of the suspension list.  */
                            thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	699b      	ldr	r3, [r3, #24]
 8010ec6:	667b      	str	r3, [r7, #100]	@ 0x64

                            /* Save the previous ownership information, if inheritance is
                               in effect.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	691b      	ldr	r3, [r3, #16]
 8010ecc:	2b01      	cmp	r3, #1
 8010ece:	d109      	bne.n	8010ee4 <_tx_mutex_put+0x27c>
                            {

                                /* Remember the old mutex owner.  */
                                old_owner =  mutex_ptr -> tx_mutex_owner;
 8010ed0:	687b      	ldr	r3, [r7, #4]
 8010ed2:	68db      	ldr	r3, [r3, #12]
 8010ed4:	67bb      	str	r3, [r7, #120]	@ 0x78

                                /* Setup owner thread priority information.  */
                                mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread_priority;
 8010ed6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010ed8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	615a      	str	r2, [r3, #20]

                                /* Setup the highest priority waiting thread.  */
                                mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORITIES;
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	2220      	movs	r2, #32
 8010ee2:	629a      	str	r2, [r3, #40]	@ 0x28
                            }

                            /* Determine how many mutexes are owned by this thread.  */
                            owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 8010ee4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010ee6:	22a0      	movs	r2, #160	@ 0xa0
 8010ee8:	589b      	ldr	r3, [r3, r2]
 8010eea:	65bb      	str	r3, [r7, #88]	@ 0x58

                            /* Determine if this thread owns any other mutexes that have priority inheritance.  */
                            if (owned_count == ((UINT) 0))
 8010eec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d10a      	bne.n	8010f08 <_tx_mutex_put+0x2a0>
                            {

                                /* The owned mutex list is empty.  Add mutex to empty list.  */
                                thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 8010ef2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010ef4:	21a4      	movs	r1, #164	@ 0xa4
 8010ef6:	687a      	ldr	r2, [r7, #4]
 8010ef8:	505a      	str	r2, [r3, r1]
                                mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	687a      	ldr	r2, [r7, #4]
 8010efe:	62da      	str	r2, [r3, #44]	@ 0x2c
                                mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	687a      	ldr	r2, [r7, #4]
 8010f04:	631a      	str	r2, [r3, #48]	@ 0x30
 8010f06:	e012      	b.n	8010f2e <_tx_mutex_put+0x2c6>
                            {

                                /* Non-empty list. Link up the mutex.  */

                                /* Pickup tail pointer.  */
                                next_mutex =                            thread_ptr -> tx_thread_owned_mutex_list;
 8010f08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010f0a:	22a4      	movs	r2, #164	@ 0xa4
 8010f0c:	589b      	ldr	r3, [r3, r2]
 8010f0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
                                previous_mutex =                        next_mutex -> tx_mutex_owned_previous;
 8010f10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010f14:	65fb      	str	r3, [r7, #92]	@ 0x5c

                                /* Place the owned mutex in the list.  */
                                next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 8010f16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8010f18:	687a      	ldr	r2, [r7, #4]
 8010f1a:	631a      	str	r2, [r3, #48]	@ 0x30
                                previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 8010f1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010f1e:	687a      	ldr	r2, [r7, #4]
 8010f20:	62da      	str	r2, [r3, #44]	@ 0x2c

                                /* Setup this mutex's next and previous created links.  */
                                mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8010f26:	631a      	str	r2, [r3, #48]	@ 0x30
                                mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8010f2c:	62da      	str	r2, [r3, #44]	@ 0x2c
                            }

                            /* Increment the number of mutexes owned counter.  */
                            thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 8010f2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8010f30:	1c5a      	adds	r2, r3, #1
 8010f32:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010f34:	21a0      	movs	r1, #160	@ 0xa0
 8010f36:	505a      	str	r2, [r3, r1]

                            /* Mark the Mutex as owned and fill in the corresponding information.  */
                            mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	2201      	movs	r2, #1
 8010f3c:	609a      	str	r2, [r3, #8]
                            mutex_ptr -> tx_mutex_owner =            thread_ptr;
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8010f42:	60da      	str	r2, [r3, #12]

                            /* Remove the suspended thread from the list.  */

                            /* Decrement the suspension count.  */
                            mutex_ptr -> tx_mutex_suspended_count--;
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	69db      	ldr	r3, [r3, #28]
 8010f48:	1e5a      	subs	r2, r3, #1
 8010f4a:	687b      	ldr	r3, [r7, #4]
 8010f4c:	61da      	str	r2, [r3, #28]

                            /* Pickup the suspended count.  */
                            suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	69db      	ldr	r3, [r3, #28]
 8010f52:	657b      	str	r3, [r7, #84]	@ 0x54

                            /* See if this is the only suspended thread on the list.  */
                            if (suspended_count == TX_NO_SUSPENSIONS)
 8010f54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d108      	bne.n	8010f6c <_tx_mutex_put+0x304>
                            {

                                /* Yes, the only suspended thread.  */

                                /* Update the head pointer.  */
                                mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	2200      	movs	r2, #0
 8010f5e:	619a      	str	r2, [r3, #24]
 8010f60:	e013      	b.n	8010f8a <_tx_mutex_put+0x322>
 8010f62:	46c0      	nop			@ (mov r8, r8)
 8010f64:	20011210 	.word	0x20011210
 8010f68:	200112a8 	.word	0x200112a8
                            {

                                /* At least one more thread is on the same expiration list.  */

                                /* Update the list head pointer.  */
                                next_thread =                                  thread_ptr -> tx_thread_suspended_next;
 8010f6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010f70:	653b      	str	r3, [r7, #80]	@ 0x50
                                mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010f76:	619a      	str	r2, [r3, #24]

                                /* Update the links of the adjacent threads.  */
                                previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8010f78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010f7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010f7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
                                next_thread -> tx_thread_suspended_previous =  previous_thread;
 8010f7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010f82:	675a      	str	r2, [r3, #116]	@ 0x74
                                previous_thread -> tx_thread_suspended_next =  next_thread;
 8010f84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010f86:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010f88:	671a      	str	r2, [r3, #112]	@ 0x70
                            }

                            /* Prepare for resumption of the first thread.  */

                            /* Clear cleanup routine to avoid timeout.  */
                            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8010f8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010f8c:	2200      	movs	r2, #0
 8010f8e:	669a      	str	r2, [r3, #104]	@ 0x68

                            /* Put return status into the thread control block.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8010f90:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8010f92:	2284      	movs	r2, #132	@ 0x84
 8010f94:	2100      	movs	r1, #0
 8010f96:	5099      	str	r1, [r3, r2]
                            /* Restore interrupts.  */
                            TX_RESTORE
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8010f98:	4b25      	ldr	r3, [pc, #148]	@ (8011030 <_tx_mutex_put+0x3c8>)
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	1c5a      	adds	r2, r3, #1
 8010f9e:	4b24      	ldr	r3, [pc, #144]	@ (8011030 <_tx_mutex_put+0x3c8>)
 8010fa0:	601a      	str	r2, [r3, #0]
 8010fa2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010fa4:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010fa6:	697b      	ldr	r3, [r7, #20]
 8010fa8:	f383 8810 	msr	PRIMASK, r3
}
 8010fac:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Determine if priority inheritance is enabled for this mutex.  */
                            if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	691b      	ldr	r3, [r3, #16]
 8010fb2:	2b01      	cmp	r3, #1
 8010fb4:	d128      	bne.n	8011008 <_tx_mutex_put+0x3a0>
                            {

                                /* Yes, priority inheritance is requested.  */

                                /* Determine if there are any more threads still suspended on the mutex.  */
                                if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	69db      	ldr	r3, [r3, #28]
 8010fba:	2b00      	cmp	r3, #0
 8010fbc:	d019      	beq.n	8010ff2 <_tx_mutex_put+0x38a>
                                    do
                                    {
                                        status =  _tx_mutex_prioritize(mutex_ptr);
                                    } while (status != TX_SUCCESS);
#else
                                    _tx_mutex_prioritize(mutex_ptr);
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	0018      	movs	r0, r3
 8010fc2:	f7ff fce9 	bl	8010998 <_tx_mutex_prioritize>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8010fc6:	f3ef 8310 	mrs	r3, PRIMASK
 8010fca:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8010fcc:	b672      	cpsid	i
    return(primask_value);
 8010fce:	693b      	ldr	r3, [r7, #16]

                                    /* Optional processing extension.  */
                                    TX_MUTEX_PUT_EXTENSION_2

                                    /* Disable interrupts.  */
                                    TX_DISABLE
 8010fd0:	67fb      	str	r3, [r7, #124]	@ 0x7c

                                    /* Determine if there still are threads suspended for this mutex.  */
                                    suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	699b      	ldr	r3, [r3, #24]
 8010fd6:	64bb      	str	r3, [r7, #72]	@ 0x48
                                    if (suspended_thread != TX_NULL)
 8010fd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d003      	beq.n	8010fe6 <_tx_mutex_put+0x37e>
                                    {

                                        /* Setup the highest priority thread waiting on this mutex.  */
                                        mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended_thread -> tx_thread_priority;
 8010fde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010fe0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	629a      	str	r2, [r3, #40]	@ 0x28
 8010fe6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8010fe8:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8010fea:	68fb      	ldr	r3, [r7, #12]
 8010fec:	f383 8810 	msr	PRIMASK, r3
}
 8010ff0:	46c0      	nop			@ (mov r8, r8)

                                /* Restore previous priority needs to be restored after priority
                                   inheritance.  */

                                /* Is the priority different?  */
                                if (old_owner -> tx_thread_priority != old_priority)
 8010ff2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010ff6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8010ff8:	429a      	cmp	r2, r3
 8010ffa:	d005      	beq.n	8011008 <_tx_mutex_put+0x3a0>
                                {

                                    /* Restore the priority of thread.  */
                                    _tx_mutex_priority_change(old_owner, old_priority);
 8010ffc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8010ffe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011000:	0011      	movs	r1, r2
 8011002:	0018      	movs	r0, r3
 8011004:	f7ff fd76 	bl	8010af4 <_tx_mutex_priority_change>
                                }
                            }

                            /* Resume thread.  */
                            _tx_thread_system_resume(thread_ptr);
 8011008:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801100a:	0018      	movs	r0, r3
 801100c:	f001 fad2 	bl	80125b4 <_tx_thread_system_resume>
#endif

                            /* Return a successful status.  */
                            status =  TX_SUCCESS;
 8011010:	2300      	movs	r3, #0
 8011012:	673b      	str	r3, [r7, #112]	@ 0x70
 8011014:	e007      	b.n	8011026 <_tx_mutex_put+0x3be>
 8011016:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011018:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801101a:	68bb      	ldr	r3, [r7, #8]
 801101c:	f383 8810 	msr	PRIMASK, r3
}
 8011020:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Caller does not own the mutex.  */
        status =  TX_NOT_OWNED;
 8011022:	231e      	movs	r3, #30
 8011024:	673b      	str	r3, [r7, #112]	@ 0x70
    }

    /* Return the completion status.  */
    return(status);
 8011026:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
}
 8011028:	0018      	movs	r0, r3
 801102a:	46bd      	mov	sp, r7
 801102c:	b020      	add	sp, #128	@ 0x80
 801102e:	bd80      	pop	{r7, pc}
 8011030:	200112a8 	.word	0x200112a8

08011034 <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8011034:	b580      	push	{r7, lr}
 8011036:	b08c      	sub	sp, #48	@ 0x30
 8011038:	af00      	add	r7, sp, #0
 801103a:	6078      	str	r0, [r7, #4]
 801103c:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801103e:	f3ef 8310 	mrs	r3, PRIMASK
 8011042:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011044:	b672      	cpsid	i
    return(primask_value);
 8011046:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 8011048:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 801104e:	4b37      	ldr	r3, [pc, #220]	@ (801112c <_tx_queue_cleanup+0xf8>)
 8011050:	429a      	cmp	r2, r3
 8011052:	d160      	bne.n	8011116 <_tx_queue_cleanup+0xe2>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	22ac      	movs	r2, #172	@ 0xac
 8011058:	589b      	ldr	r3, [r3, r2]
 801105a:	683a      	ldr	r2, [r7, #0]
 801105c:	429a      	cmp	r2, r3
 801105e:	d15a      	bne.n	8011116 <_tx_queue_cleanup+0xe2>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011064:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 8011066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011068:	2b00      	cmp	r3, #0
 801106a:	d054      	beq.n	8011116 <_tx_queue_cleanup+0xe2>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 801106c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	4a2f      	ldr	r2, [pc, #188]	@ (8011130 <_tx_queue_cleanup+0xfc>)
 8011072:	4293      	cmp	r3, r2
 8011074:	d14f      	bne.n	8011116 <_tx_queue_cleanup+0xe2>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 8011076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801107a:	2b00      	cmp	r3, #0
 801107c:	d04b      	beq.n	8011116 <_tx_queue_cleanup+0xe2>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 801107e:	687b      	ldr	r3, [r7, #4]
 8011080:	2200      	movs	r2, #0
 8011082:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 8011084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011088:	1e5a      	subs	r2, r3, #1
 801108a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801108c:	62da      	str	r2, [r3, #44]	@ 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 801108e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011092:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8011094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011096:	2b00      	cmp	r3, #0
 8011098:	d103      	bne.n	80110a2 <_tx_queue_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 801109a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801109c:	2200      	movs	r2, #0
 801109e:	629a      	str	r2, [r3, #40]	@ 0x28
 80110a0:	e013      	b.n	80110ca <_tx_queue_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 80110a2:	687b      	ldr	r3, [r7, #4]
 80110a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80110a6:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80110a8:	687b      	ldr	r3, [r7, #4]
 80110aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80110ac:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 80110ae:	6a3b      	ldr	r3, [r7, #32]
 80110b0:	69fa      	ldr	r2, [r7, #28]
 80110b2:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 80110b4:	69fb      	ldr	r3, [r7, #28]
 80110b6:	6a3a      	ldr	r2, [r7, #32]
 80110b8:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 80110ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80110be:	687a      	ldr	r2, [r7, #4]
 80110c0:	429a      	cmp	r2, r3
 80110c2:	d102      	bne.n	80110ca <_tx_queue_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 80110c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110c6:	6a3a      	ldr	r2, [r7, #32]
 80110c8:	629a      	str	r2, [r3, #40]	@ 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80110ce:	2b05      	cmp	r3, #5
 80110d0:	d121      	bne.n	8011116 <_tx_queue_cleanup+0xe2>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 80110d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110d4:	691b      	ldr	r3, [r3, #16]
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d004      	beq.n	80110e4 <_tx_queue_cleanup+0xb0>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	2284      	movs	r2, #132	@ 0x84
 80110de:	210b      	movs	r1, #11
 80110e0:	5099      	str	r1, [r3, r2]
 80110e2:	e003      	b.n	80110ec <_tx_queue_cleanup+0xb8>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	2284      	movs	r2, #132	@ 0x84
 80110e8:	210a      	movs	r1, #10
 80110ea:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80110ec:	4b11      	ldr	r3, [pc, #68]	@ (8011134 <_tx_queue_cleanup+0x100>)
 80110ee:	681b      	ldr	r3, [r3, #0]
 80110f0:	1c5a      	adds	r2, r3, #1
 80110f2:	4b10      	ldr	r3, [pc, #64]	@ (8011134 <_tx_queue_cleanup+0x100>)
 80110f4:	601a      	str	r2, [r3, #0]
 80110f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80110f8:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80110fa:	693b      	ldr	r3, [r7, #16]
 80110fc:	f383 8810 	msr	PRIMASK, r3
}
 8011100:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	0018      	movs	r0, r3
 8011106:	f001 fa55 	bl	80125b4 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801110a:	f3ef 8310 	mrs	r3, PRIMASK
 801110e:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011110:	b672      	cpsid	i
    return(primask_value);
 8011112:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8011114:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011118:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801111a:	68fb      	ldr	r3, [r7, #12]
 801111c:	f383 8810 	msr	PRIMASK, r3
}
 8011120:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8011122:	46c0      	nop			@ (mov r8, r8)
 8011124:	46bd      	mov	sp, r7
 8011126:	b00c      	add	sp, #48	@ 0x30
 8011128:	bd80      	pop	{r7, pc}
 801112a:	46c0      	nop			@ (mov r8, r8)
 801112c:	08011035 	.word	0x08011035
 8011130:	51554555 	.word	0x51554555
 8011134:	200112a8 	.word	0x200112a8

08011138 <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 8011138:	b580      	push	{r7, lr}
 801113a:	b090      	sub	sp, #64	@ 0x40
 801113c:	af00      	add	r7, sp, #0
 801113e:	60f8      	str	r0, [r7, #12]
 8011140:	60b9      	str	r1, [r7, #8]
 8011142:	607a      	str	r2, [r7, #4]
 8011144:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 8011146:	68fb      	ldr	r3, [r7, #12]
 8011148:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801114a:	2337      	movs	r3, #55	@ 0x37
 801114c:	18fb      	adds	r3, r7, r3
 801114e:	2200      	movs	r2, #0
 8011150:	701a      	strb	r2, [r3, #0]
 8011152:	2338      	movs	r3, #56	@ 0x38
 8011154:	633b      	str	r3, [r7, #48]	@ 0x30
 8011156:	2300      	movs	r3, #0
 8011158:	63bb      	str	r3, [r7, #56]	@ 0x38
 801115a:	e009      	b.n	8011170 <_tx_queue_create+0x38>
 801115c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801115e:	1c5a      	adds	r2, r3, #1
 8011160:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8011162:	2237      	movs	r2, #55	@ 0x37
 8011164:	18ba      	adds	r2, r7, r2
 8011166:	7812      	ldrb	r2, [r2, #0]
 8011168:	701a      	strb	r2, [r3, #0]
 801116a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801116c:	3301      	adds	r3, #1
 801116e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011170:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011174:	429a      	cmp	r2, r3
 8011176:	d3f1      	bcc.n	801115c <_tx_queue_create+0x24>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	68ba      	ldr	r2, [r7, #8]
 801117c:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 801117e:	68fb      	ldr	r3, [r7, #12]
 8011180:	687a      	ldr	r2, [r7, #4]
 8011182:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	009b      	lsls	r3, r3, #2
 8011188:	0019      	movs	r1, r3
 801118a:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 801118c:	f7f5 f95a 	bl	8006444 <__udivsi3>
 8011190:	0003      	movs	r3, r0
 8011192:	62fb      	str	r3, [r7, #44]	@ 0x2c
    used_words =  capacity * message_size;
 8011194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011196:	687a      	ldr	r2, [r7, #4]
 8011198:	4353      	muls	r3, r2
 801119a:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	683a      	ldr	r2, [r7, #0]
 80111a0:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 80111a2:	68fb      	ldr	r3, [r7, #12]
 80111a4:	699a      	ldr	r2, [r3, #24]
 80111a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111a8:	009b      	lsls	r3, r3, #2
 80111aa:	18d2      	adds	r2, r2, r3
 80111ac:	68fb      	ldr	r3, [r7, #12]
 80111ae:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	683a      	ldr	r2, [r7, #0]
 80111b4:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 80111b6:	68fb      	ldr	r3, [r7, #12]
 80111b8:	683a      	ldr	r2, [r7, #0]
 80111ba:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80111c0:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 80111c2:	68fb      	ldr	r3, [r7, #12]
 80111c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80111c6:	60da      	str	r2, [r3, #12]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80111c8:	f3ef 8310 	mrs	r3, PRIMASK
 80111cc:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80111ce:	b672      	cpsid	i
    return(primask_value);
 80111d0:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 80111d2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	4a19      	ldr	r2, [pc, #100]	@ (801123c <_tx_queue_create+0x104>)
 80111d8:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 80111da:	4b19      	ldr	r3, [pc, #100]	@ (8011240 <_tx_queue_create+0x108>)
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d109      	bne.n	80111f6 <_tx_queue_create+0xbe>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 80111e2:	4b18      	ldr	r3, [pc, #96]	@ (8011244 <_tx_queue_create+0x10c>)
 80111e4:	68fa      	ldr	r2, [r7, #12]
 80111e6:	601a      	str	r2, [r3, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 80111e8:	68fb      	ldr	r3, [r7, #12]
 80111ea:	68fa      	ldr	r2, [r7, #12]
 80111ec:	631a      	str	r2, [r3, #48]	@ 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 80111ee:	68fb      	ldr	r3, [r7, #12]
 80111f0:	68fa      	ldr	r2, [r7, #12]
 80111f2:	635a      	str	r2, [r3, #52]	@ 0x34
 80111f4:	e011      	b.n	801121a <_tx_queue_create+0xe2>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 80111f6:	4b13      	ldr	r3, [pc, #76]	@ (8011244 <_tx_queue_create+0x10c>)
 80111f8:	681b      	ldr	r3, [r3, #0]
 80111fa:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 80111fc:	6a3b      	ldr	r3, [r7, #32]
 80111fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011200:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 8011202:	6a3b      	ldr	r3, [r7, #32]
 8011204:	68fa      	ldr	r2, [r7, #12]
 8011206:	635a      	str	r2, [r3, #52]	@ 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 8011208:	69fb      	ldr	r3, [r7, #28]
 801120a:	68fa      	ldr	r2, [r7, #12]
 801120c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 801120e:	68fb      	ldr	r3, [r7, #12]
 8011210:	69fa      	ldr	r2, [r7, #28]
 8011212:	635a      	str	r2, [r3, #52]	@ 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 8011214:	68fb      	ldr	r3, [r7, #12]
 8011216:	6a3a      	ldr	r2, [r7, #32]
 8011218:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 801121a:	4b09      	ldr	r3, [pc, #36]	@ (8011240 <_tx_queue_create+0x108>)
 801121c:	681b      	ldr	r3, [r3, #0]
 801121e:	1c5a      	adds	r2, r3, #1
 8011220:	4b07      	ldr	r3, [pc, #28]	@ (8011240 <_tx_queue_create+0x108>)
 8011222:	601a      	str	r2, [r3, #0]
 8011224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011226:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011228:	697b      	ldr	r3, [r7, #20]
 801122a:	f383 8810 	msr	PRIMASK, r3
}
 801122e:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8011230:	2300      	movs	r3, #0
}
 8011232:	0018      	movs	r0, r3
 8011234:	46bd      	mov	sp, r7
 8011236:	b010      	add	sp, #64	@ 0x40
 8011238:	bd80      	pop	{r7, pc}
 801123a:	46c0      	nop			@ (mov r8, r8)
 801123c:	51554555 	.word	0x51554555
 8011240:	200111e4 	.word	0x200111e4
 8011244:	200111e0 	.word	0x200111e0

08011248 <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 8011248:	b580      	push	{r7, lr}
 801124a:	b094      	sub	sp, #80	@ 0x50
 801124c:	af00      	add	r7, sp, #0
 801124e:	60f8      	str	r0, [r7, #12]
 8011250:	60b9      	str	r1, [r7, #8]
 8011252:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 8011254:	2300      	movs	r3, #0
 8011256:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011258:	f3ef 8310 	mrs	r3, PRIMASK
 801125c:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 801125e:	b672      	cpsid	i
    return(primask_value);
 8011260:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 8011262:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011268:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 801126a:	68fb      	ldr	r3, [r7, #12]
 801126c:	691b      	ldr	r3, [r3, #16]
 801126e:	2b00      	cmp	r3, #0
 8011270:	d100      	bne.n	8011274 <_tx_queue_receive+0x2c>
 8011272:	e137      	b.n	80114e4 <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 8011274:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011276:	2b00      	cmp	r3, #0
 8011278:	d13c      	bne.n	80112f4 <_tx_queue_receive+0xac>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	6a1b      	ldr	r3, [r3, #32]
 801127e:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8011280:	68bb      	ldr	r3, [r7, #8]
 8011282:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 8011284:	68fb      	ldr	r3, [r7, #12]
 8011286:	689b      	ldr	r3, [r3, #8]
 8011288:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 801128a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801128c:	1d13      	adds	r3, r2, #4
 801128e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011290:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011292:	1d19      	adds	r1, r3, #4
 8011294:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011296:	6812      	ldr	r2, [r2, #0]
 8011298:	601a      	str	r2, [r3, #0]
 801129a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801129c:	2b01      	cmp	r3, #1
 801129e:	d90e      	bls.n	80112be <_tx_queue_receive+0x76>
 80112a0:	e007      	b.n	80112b2 <_tx_queue_receive+0x6a>
 80112a2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80112a4:	1d13      	adds	r3, r2, #4
 80112a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80112a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80112aa:	1d19      	adds	r1, r3, #4
 80112ac:	64b9      	str	r1, [r7, #72]	@ 0x48
 80112ae:	6812      	ldr	r2, [r2, #0]
 80112b0:	601a      	str	r2, [r3, #0]
 80112b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80112b4:	3b01      	subs	r3, #1
 80112b6:	647b      	str	r3, [r7, #68]	@ 0x44
 80112b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d1f1      	bne.n	80112a2 <_tx_queue_receive+0x5a>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 80112be:	68fb      	ldr	r3, [r7, #12]
 80112c0:	69db      	ldr	r3, [r3, #28]
 80112c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80112c4:	429a      	cmp	r2, r3
 80112c6:	d102      	bne.n	80112ce <_tx_queue_receive+0x86>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 80112c8:	68fb      	ldr	r3, [r7, #12]
 80112ca:	699b      	ldr	r3, [r3, #24]
 80112cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 80112ce:	68fb      	ldr	r3, [r7, #12]
 80112d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80112d2:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 80112d4:	68fb      	ldr	r3, [r7, #12]
 80112d6:	695b      	ldr	r3, [r3, #20]
 80112d8:	1c5a      	adds	r2, r3, #1
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	691b      	ldr	r3, [r3, #16]
 80112e2:	1e5a      	subs	r2, r3, #1
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	611a      	str	r2, [r3, #16]
 80112e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80112ea:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80112ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112ee:	f383 8810 	msr	PRIMASK, r3
}
 80112f2:	e166      	b.n	80115c2 <_tx_queue_receive+0x37a>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 80112f4:	68fb      	ldr	r3, [r7, #12]
 80112f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80112f8:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 80112fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112fc:	2280      	movs	r2, #128	@ 0x80
 80112fe:	589b      	ldr	r3, [r3, r2]
 8011300:	2b01      	cmp	r3, #1
 8011302:	d154      	bne.n	80113ae <_tx_queue_receive+0x166>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8011304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011306:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011308:	64fb      	str	r3, [r7, #76]	@ 0x4c
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 801130a:	68bb      	ldr	r3, [r7, #8]
 801130c:	64bb      	str	r3, [r7, #72]	@ 0x48
                size =         queue_ptr -> tx_queue_message_size;
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	689b      	ldr	r3, [r3, #8]
 8011312:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8011314:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011316:	1d13      	adds	r3, r2, #4
 8011318:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801131a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801131c:	1d19      	adds	r1, r3, #4
 801131e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011320:	6812      	ldr	r2, [r2, #0]
 8011322:	601a      	str	r2, [r3, #0]
 8011324:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011326:	2b01      	cmp	r3, #1
 8011328:	d90e      	bls.n	8011348 <_tx_queue_receive+0x100>
 801132a:	e007      	b.n	801133c <_tx_queue_receive+0xf4>
 801132c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801132e:	1d13      	adds	r3, r2, #4
 8011330:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011332:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011334:	1d19      	adds	r1, r3, #4
 8011336:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011338:	6812      	ldr	r2, [r2, #0]
 801133a:	601a      	str	r2, [r3, #0]
 801133c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801133e:	3b01      	subs	r3, #1
 8011340:	647b      	str	r3, [r7, #68]	@ 0x44
 8011342:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011344:	2b00      	cmp	r3, #0
 8011346:	d1f1      	bne.n	801132c <_tx_queue_receive+0xe4>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 8011348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801134a:	3b01      	subs	r3, #1
 801134c:	63bb      	str	r3, [r7, #56]	@ 0x38
                if (suspended_count == TX_NO_SUSPENSIONS)
 801134e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011350:	2b00      	cmp	r3, #0
 8011352:	d103      	bne.n	801135c <_tx_queue_receive+0x114>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8011354:	68fb      	ldr	r3, [r7, #12]
 8011356:	2200      	movs	r2, #0
 8011358:	629a      	str	r2, [r3, #40]	@ 0x28
 801135a:	e00e      	b.n	801137a <_tx_queue_receive+0x132>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 801135c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801135e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011360:	633b      	str	r3, [r7, #48]	@ 0x30
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 8011362:	68fb      	ldr	r3, [r7, #12]
 8011364:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011366:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8011368:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801136a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801136c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 801136e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011370:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011372:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 8011374:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011376:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011378:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801137e:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8011380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011382:	2200      	movs	r2, #0
 8011384:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8011386:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011388:	2284      	movs	r2, #132	@ 0x84
 801138a:	2100      	movs	r1, #0
 801138c:	5099      	str	r1, [r3, r2]
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 801138e:	4b8f      	ldr	r3, [pc, #572]	@ (80115cc <_tx_queue_receive+0x384>)
 8011390:	681b      	ldr	r3, [r3, #0]
 8011392:	1c5a      	adds	r2, r3, #1
 8011394:	4b8d      	ldr	r3, [pc, #564]	@ (80115cc <_tx_queue_receive+0x384>)
 8011396:	601a      	str	r2, [r3, #0]
 8011398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801139a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801139c:	6a3b      	ldr	r3, [r7, #32]
 801139e:	f383 8810 	msr	PRIMASK, r3
}
 80113a2:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 80113a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80113a6:	0018      	movs	r0, r3
 80113a8:	f001 f904 	bl	80125b4 <_tx_thread_system_resume>
 80113ac:	e109      	b.n	80115c2 <_tx_queue_receive+0x37a>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 80113ae:	68fb      	ldr	r3, [r7, #12]
 80113b0:	6a1b      	ldr	r3, [r3, #32]
 80113b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 80113b4:	68bb      	ldr	r3, [r7, #8]
 80113b6:	64bb      	str	r3, [r7, #72]	@ 0x48
                size =         queue_ptr -> tx_queue_message_size;
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	689b      	ldr	r3, [r3, #8]
 80113bc:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 80113be:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80113c0:	1d13      	adds	r3, r2, #4
 80113c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80113c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80113c6:	1d19      	adds	r1, r3, #4
 80113c8:	64b9      	str	r1, [r7, #72]	@ 0x48
 80113ca:	6812      	ldr	r2, [r2, #0]
 80113cc:	601a      	str	r2, [r3, #0]
 80113ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80113d0:	2b01      	cmp	r3, #1
 80113d2:	d90e      	bls.n	80113f2 <_tx_queue_receive+0x1aa>
 80113d4:	e007      	b.n	80113e6 <_tx_queue_receive+0x19e>
 80113d6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80113d8:	1d13      	adds	r3, r2, #4
 80113da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80113dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80113de:	1d19      	adds	r1, r3, #4
 80113e0:	64b9      	str	r1, [r7, #72]	@ 0x48
 80113e2:	6812      	ldr	r2, [r2, #0]
 80113e4:	601a      	str	r2, [r3, #0]
 80113e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80113e8:	3b01      	subs	r3, #1
 80113ea:	647b      	str	r3, [r7, #68]	@ 0x44
 80113ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d1f1      	bne.n	80113d6 <_tx_queue_receive+0x18e>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	69db      	ldr	r3, [r3, #28]
 80113f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80113f8:	429a      	cmp	r2, r3
 80113fa:	d102      	bne.n	8011402 <_tx_queue_receive+0x1ba>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 80113fc:	68fb      	ldr	r3, [r7, #12]
 80113fe:	699b      	ldr	r3, [r3, #24]
 8011400:	64fb      	str	r3, [r7, #76]	@ 0x4c
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011406:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 8011408:	4b70      	ldr	r3, [pc, #448]	@ (80115cc <_tx_queue_receive+0x384>)
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	1c5a      	adds	r2, r3, #1
 801140e:	4b6f      	ldr	r3, [pc, #444]	@ (80115cc <_tx_queue_receive+0x384>)
 8011410:	601a      	str	r2, [r3, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 8011412:	4b6e      	ldr	r3, [pc, #440]	@ (80115cc <_tx_queue_receive+0x384>)
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	1e5a      	subs	r2, r3, #1
 8011418:	4b6c      	ldr	r3, [pc, #432]	@ (80115cc <_tx_queue_receive+0x384>)
 801141a:	601a      	str	r2, [r3, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 801141c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801141e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8011420:	64fb      	str	r3, [r7, #76]	@ 0x4c
                destination =  queue_ptr -> tx_queue_write;
 8011422:	68fb      	ldr	r3, [r7, #12]
 8011424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011426:	64bb      	str	r3, [r7, #72]	@ 0x48
                size =         queue_ptr -> tx_queue_message_size;
 8011428:	68fb      	ldr	r3, [r7, #12]
 801142a:	689b      	ldr	r3, [r3, #8]
 801142c:	647b      	str	r3, [r7, #68]	@ 0x44

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 801142e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011430:	1d13      	adds	r3, r2, #4
 8011432:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011434:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011436:	1d19      	adds	r1, r3, #4
 8011438:	64b9      	str	r1, [r7, #72]	@ 0x48
 801143a:	6812      	ldr	r2, [r2, #0]
 801143c:	601a      	str	r2, [r3, #0]
 801143e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011440:	2b01      	cmp	r3, #1
 8011442:	d90e      	bls.n	8011462 <_tx_queue_receive+0x21a>
 8011444:	e007      	b.n	8011456 <_tx_queue_receive+0x20e>
 8011446:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011448:	1d13      	adds	r3, r2, #4
 801144a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801144c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801144e:	1d19      	adds	r1, r3, #4
 8011450:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011452:	6812      	ldr	r2, [r2, #0]
 8011454:	601a      	str	r2, [r3, #0]
 8011456:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011458:	3b01      	subs	r3, #1
 801145a:	647b      	str	r3, [r7, #68]	@ 0x44
 801145c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801145e:	2b00      	cmp	r3, #0
 8011460:	d1f1      	bne.n	8011446 <_tx_queue_receive+0x1fe>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	69db      	ldr	r3, [r3, #28]
 8011466:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011468:	429a      	cmp	r2, r3
 801146a:	d102      	bne.n	8011472 <_tx_queue_receive+0x22a>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 801146c:	68fb      	ldr	r3, [r7, #12]
 801146e:	699b      	ldr	r3, [r3, #24]
 8011470:	64bb      	str	r3, [r7, #72]	@ 0x48
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011476:	625a      	str	r2, [r3, #36]	@ 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801147c:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 801147e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011480:	3b01      	subs	r3, #1
 8011482:	63bb      	str	r3, [r7, #56]	@ 0x38
                if (suspended_count == TX_NO_SUSPENSIONS)
 8011484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011486:	2b00      	cmp	r3, #0
 8011488:	d103      	bne.n	8011492 <_tx_queue_receive+0x24a>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	2200      	movs	r2, #0
 801148e:	629a      	str	r2, [r3, #40]	@ 0x28
 8011490:	e00e      	b.n	80114b0 <_tx_queue_receive+0x268>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8011492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011494:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011496:	633b      	str	r3, [r7, #48]	@ 0x30
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 8011498:	68fb      	ldr	r3, [r7, #12]
 801149a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801149c:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 801149e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80114a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 80114a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80114a8:	675a      	str	r2, [r3, #116]	@ 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 80114aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80114ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80114ae:	671a      	str	r2, [r3, #112]	@ 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80114b4:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80114b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114b8:	2200      	movs	r2, #0
 80114ba:	669a      	str	r2, [r3, #104]	@ 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 80114bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114be:	2284      	movs	r2, #132	@ 0x84
 80114c0:	2100      	movs	r1, #0
 80114c2:	5099      	str	r1, [r3, r2]
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 80114c4:	4b41      	ldr	r3, [pc, #260]	@ (80115cc <_tx_queue_receive+0x384>)
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	1c5a      	adds	r2, r3, #1
 80114ca:	4b40      	ldr	r3, [pc, #256]	@ (80115cc <_tx_queue_receive+0x384>)
 80114cc:	601a      	str	r2, [r3, #0]
 80114ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80114d0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80114d2:	69fb      	ldr	r3, [r7, #28]
 80114d4:	f383 8810 	msr	PRIMASK, r3
}
 80114d8:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 80114da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114dc:	0018      	movs	r0, r3
 80114de:	f001 f869 	bl	80125b4 <_tx_thread_system_resume>
 80114e2:	e06e      	b.n	80115c2 <_tx_queue_receive+0x37a>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d063      	beq.n	80115b2 <_tx_queue_receive+0x36a>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 80114ea:	4b38      	ldr	r3, [pc, #224]	@ (80115cc <_tx_queue_receive+0x384>)
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d008      	beq.n	8011504 <_tx_queue_receive+0x2bc>
 80114f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80114f4:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80114f6:	69bb      	ldr	r3, [r7, #24]
 80114f8:	f383 8810 	msr	PRIMASK, r3
}
 80114fc:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 80114fe:	230a      	movs	r3, #10
 8011500:	643b      	str	r3, [r7, #64]	@ 0x40
 8011502:	e05e      	b.n	80115c2 <_tx_queue_receive+0x37a>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8011504:	4b32      	ldr	r3, [pc, #200]	@ (80115d0 <_tx_queue_receive+0x388>)
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 801150a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801150c:	4a31      	ldr	r2, [pc, #196]	@ (80115d4 <_tx_queue_receive+0x38c>)
 801150e:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 8011510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011512:	68fa      	ldr	r2, [r7, #12]
 8011514:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 8011516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011518:	68ba      	ldr	r2, [r7, #8]
 801151a:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 801151c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801151e:	2280      	movs	r2, #128	@ 0x80
 8011520:	2100      	movs	r1, #0
 8011522:	5099      	str	r1, [r3, r2]

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8011524:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011526:	22ac      	movs	r2, #172	@ 0xac
 8011528:	589b      	ldr	r3, [r3, r2]
 801152a:	1c5a      	adds	r2, r3, #1
 801152c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801152e:	21ac      	movs	r1, #172	@ 0xac
 8011530:	505a      	str	r2, [r3, r1]
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 8011532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011534:	2b00      	cmp	r3, #0
 8011536:	d109      	bne.n	801154c <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 8011538:	68fb      	ldr	r3, [r7, #12]
 801153a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801153c:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 801153e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011540:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011542:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 8011544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011546:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011548:	675a      	str	r2, [r3, #116]	@ 0x74
 801154a:	e011      	b.n	8011570 <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 801154c:	68fb      	ldr	r3, [r7, #12]
 801154e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011550:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 8011552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011554:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011556:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8011558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801155a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801155c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 801155e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011560:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011562:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8011564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011566:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011568:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 801156a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801156c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801156e:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 8011570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011572:	1c5a      	adds	r2, r3, #1
 8011574:	68fb      	ldr	r3, [r7, #12]
 8011576:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 8011578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801157a:	2205      	movs	r2, #5
 801157c:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 801157e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011580:	2201      	movs	r2, #1
 8011582:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8011584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011586:	687a      	ldr	r2, [r7, #4]
 8011588:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 801158a:	4b10      	ldr	r3, [pc, #64]	@ (80115cc <_tx_queue_receive+0x384>)
 801158c:	681b      	ldr	r3, [r3, #0]
 801158e:	1c5a      	adds	r2, r3, #1
 8011590:	4b0e      	ldr	r3, [pc, #56]	@ (80115cc <_tx_queue_receive+0x384>)
 8011592:	601a      	str	r2, [r3, #0]
 8011594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011596:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011598:	697b      	ldr	r3, [r7, #20]
 801159a:	f383 8810 	msr	PRIMASK, r3
}
 801159e:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80115a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80115a2:	0018      	movs	r0, r3
 80115a4:	f001 f906 	bl	80127b4 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 80115a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80115aa:	2284      	movs	r2, #132	@ 0x84
 80115ac:	589b      	ldr	r3, [r3, r2]
 80115ae:	643b      	str	r3, [r7, #64]	@ 0x40
 80115b0:	e007      	b.n	80115c2 <_tx_queue_receive+0x37a>
 80115b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80115b4:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80115b6:	693b      	ldr	r3, [r7, #16]
 80115b8:	f383 8810 	msr	PRIMASK, r3
}
 80115bc:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 80115be:	230a      	movs	r3, #10
 80115c0:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 80115c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 80115c4:	0018      	movs	r0, r3
 80115c6:	46bd      	mov	sp, r7
 80115c8:	b014      	add	sp, #80	@ 0x50
 80115ca:	bd80      	pop	{r7, pc}
 80115cc:	200112a8 	.word	0x200112a8
 80115d0:	20011210 	.word	0x20011210
 80115d4:	08011035 	.word	0x08011035

080115d8 <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 80115d8:	b580      	push	{r7, lr}
 80115da:	b094      	sub	sp, #80	@ 0x50
 80115dc:	af00      	add	r7, sp, #0
 80115de:	60f8      	str	r0, [r7, #12]
 80115e0:	60b9      	str	r1, [r7, #8]
 80115e2:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 80115e4:	2300      	movs	r3, #0
 80115e6:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80115e8:	f3ef 8310 	mrs	r3, PRIMASK
 80115ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 80115ee:	b672      	cpsid	i
    return(primask_value);
 80115f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 80115f2:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 80115f4:	68fb      	ldr	r3, [r7, #12]
 80115f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80115f8:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	695b      	ldr	r3, [r3, #20]
 80115fe:	2b00      	cmp	r3, #0
 8011600:	d100      	bne.n	8011604 <_tx_queue_send+0x2c>
 8011602:	e09b      	b.n	801173c <_tx_queue_send+0x164>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 8011604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011606:	2b00      	cmp	r3, #0
 8011608:	d13c      	bne.n	8011684 <_tx_queue_send+0xac>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 801160a:	68fb      	ldr	r3, [r7, #12]
 801160c:	695b      	ldr	r3, [r3, #20]
 801160e:	1e5a      	subs	r2, r3, #1
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 8011614:	68fb      	ldr	r3, [r7, #12]
 8011616:	691b      	ldr	r3, [r3, #16]
 8011618:	1c5a      	adds	r2, r3, #1
 801161a:	68fb      	ldr	r3, [r7, #12]
 801161c:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 801161e:	68bb      	ldr	r3, [r7, #8]
 8011620:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  queue_ptr -> tx_queue_write;
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011626:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	689b      	ldr	r3, [r3, #8]
 801162c:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 801162e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011630:	1d13      	adds	r3, r2, #4
 8011632:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011634:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011636:	1d19      	adds	r1, r3, #4
 8011638:	64b9      	str	r1, [r7, #72]	@ 0x48
 801163a:	6812      	ldr	r2, [r2, #0]
 801163c:	601a      	str	r2, [r3, #0]
 801163e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011640:	2b01      	cmp	r3, #1
 8011642:	d90e      	bls.n	8011662 <_tx_queue_send+0x8a>
 8011644:	e007      	b.n	8011656 <_tx_queue_send+0x7e>
 8011646:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8011648:	1d13      	adds	r3, r2, #4
 801164a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801164c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801164e:	1d19      	adds	r1, r3, #4
 8011650:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011652:	6812      	ldr	r2, [r2, #0]
 8011654:	601a      	str	r2, [r3, #0]
 8011656:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011658:	3b01      	subs	r3, #1
 801165a:	647b      	str	r3, [r7, #68]	@ 0x44
 801165c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801165e:	2b00      	cmp	r3, #0
 8011660:	d1f1      	bne.n	8011646 <_tx_queue_send+0x6e>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 8011662:	68fb      	ldr	r3, [r7, #12]
 8011664:	69db      	ldr	r3, [r3, #28]
 8011666:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011668:	429a      	cmp	r2, r3
 801166a:	d102      	bne.n	8011672 <_tx_queue_send+0x9a>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 801166c:	68fb      	ldr	r3, [r7, #12]
 801166e:	699b      	ldr	r3, [r3, #24]
 8011670:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 8011672:	68fb      	ldr	r3, [r7, #12]
 8011674:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011676:	625a      	str	r2, [r3, #36]	@ 0x24
 8011678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801167a:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801167c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801167e:	f383 8810 	msr	PRIMASK, r3
}
 8011682:	e0ca      	b.n	801181a <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8011684:	68fb      	ldr	r3, [r7, #12]
 8011686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011688:	637b      	str	r3, [r7, #52]	@ 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 801168a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801168c:	3b01      	subs	r3, #1
 801168e:	63bb      	str	r3, [r7, #56]	@ 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 8011690:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011692:	2b00      	cmp	r3, #0
 8011694:	d103      	bne.n	801169e <_tx_queue_send+0xc6>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8011696:	68fb      	ldr	r3, [r7, #12]
 8011698:	2200      	movs	r2, #0
 801169a:	629a      	str	r2, [r3, #40]	@ 0x28
 801169c:	e012      	b.n	80116c4 <_tx_queue_send+0xec>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 801169e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116a0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80116a2:	68fb      	ldr	r3, [r7, #12]
 80116a4:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 80116a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116aa:	633b      	str	r3, [r7, #48]	@ 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 80116ac:	68fb      	ldr	r3, [r7, #12]
 80116ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80116b0:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80116b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80116b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 80116b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80116ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80116bc:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 80116be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80116c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80116c2:	671a      	str	r2, [r3, #112]	@ 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80116c8:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80116ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116cc:	2200      	movs	r2, #0
 80116ce:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 80116d0:	68bb      	ldr	r3, [r7, #8]
 80116d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 80116d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80116d8:	64bb      	str	r3, [r7, #72]	@ 0x48
            size =         queue_ptr -> tx_queue_message_size;
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	689b      	ldr	r3, [r3, #8]
 80116de:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 80116e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80116e2:	1d13      	adds	r3, r2, #4
 80116e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80116e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80116e8:	1d19      	adds	r1, r3, #4
 80116ea:	64b9      	str	r1, [r7, #72]	@ 0x48
 80116ec:	6812      	ldr	r2, [r2, #0]
 80116ee:	601a      	str	r2, [r3, #0]
 80116f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80116f2:	2b01      	cmp	r3, #1
 80116f4:	d90e      	bls.n	8011714 <_tx_queue_send+0x13c>
 80116f6:	e007      	b.n	8011708 <_tx_queue_send+0x130>
 80116f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80116fa:	1d13      	adds	r3, r2, #4
 80116fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80116fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011700:	1d19      	adds	r1, r3, #4
 8011702:	64b9      	str	r1, [r7, #72]	@ 0x48
 8011704:	6812      	ldr	r2, [r2, #0]
 8011706:	601a      	str	r2, [r3, #0]
 8011708:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801170a:	3b01      	subs	r3, #1
 801170c:	647b      	str	r3, [r7, #68]	@ 0x44
 801170e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011710:	2b00      	cmp	r3, #0
 8011712:	d1f1      	bne.n	80116f8 <_tx_queue_send+0x120>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8011714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011716:	2284      	movs	r2, #132	@ 0x84
 8011718:	2100      	movs	r1, #0
 801171a:	5099      	str	r1, [r3, r2]
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 801171c:	4b41      	ldr	r3, [pc, #260]	@ (8011824 <_tx_queue_send+0x24c>)
 801171e:	681b      	ldr	r3, [r3, #0]
 8011720:	1c5a      	adds	r2, r3, #1
 8011722:	4b40      	ldr	r3, [pc, #256]	@ (8011824 <_tx_queue_send+0x24c>)
 8011724:	601a      	str	r2, [r3, #0]
 8011726:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011728:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801172a:	6a3b      	ldr	r3, [r7, #32]
 801172c:	f383 8810 	msr	PRIMASK, r3
}
 8011730:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 8011732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011734:	0018      	movs	r0, r3
 8011736:	f000 ff3d 	bl	80125b4 <_tx_thread_system_resume>
 801173a:	e06e      	b.n	801181a <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 801173c:	687b      	ldr	r3, [r7, #4]
 801173e:	2b00      	cmp	r3, #0
 8011740:	d063      	beq.n	801180a <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8011742:	4b38      	ldr	r3, [pc, #224]	@ (8011824 <_tx_queue_send+0x24c>)
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	2b00      	cmp	r3, #0
 8011748:	d008      	beq.n	801175c <_tx_queue_send+0x184>
 801174a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801174c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801174e:	69fb      	ldr	r3, [r7, #28]
 8011750:	f383 8810 	msr	PRIMASK, r3
}
 8011754:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 8011756:	230b      	movs	r3, #11
 8011758:	643b      	str	r3, [r7, #64]	@ 0x40
 801175a:	e05e      	b.n	801181a <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 801175c:	4b32      	ldr	r3, [pc, #200]	@ (8011828 <_tx_queue_send+0x250>)
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 8011762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011764:	4a31      	ldr	r2, [pc, #196]	@ (801182c <_tx_queue_send+0x254>)
 8011766:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 8011768:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801176a:	68fa      	ldr	r2, [r7, #12]
 801176c:	66da      	str	r2, [r3, #108]	@ 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 801176e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011770:	68ba      	ldr	r2, [r7, #8]
 8011772:	67da      	str	r2, [r3, #124]	@ 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 8011774:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011776:	2280      	movs	r2, #128	@ 0x80
 8011778:	2100      	movs	r1, #0
 801177a:	5099      	str	r1, [r3, r2]

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 801177c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801177e:	22ac      	movs	r2, #172	@ 0xac
 8011780:	589b      	ldr	r3, [r3, r2]
 8011782:	1c5a      	adds	r2, r3, #1
 8011784:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011786:	21ac      	movs	r1, #172	@ 0xac
 8011788:	505a      	str	r2, [r3, r1]
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 801178a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801178c:	2b00      	cmp	r3, #0
 801178e:	d109      	bne.n	80117a4 <_tx_queue_send+0x1cc>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 8011790:	68fb      	ldr	r3, [r7, #12]
 8011792:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011794:	629a      	str	r2, [r3, #40]	@ 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8011796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011798:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801179a:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 801179c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801179e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80117a0:	675a      	str	r2, [r3, #116]	@ 0x74
 80117a2:	e011      	b.n	80117c8 <_tx_queue_send+0x1f0>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 80117a4:	68fb      	ldr	r3, [r7, #12]
 80117a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80117a8:	633b      	str	r3, [r7, #48]	@ 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 80117aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80117ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80117ae:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 80117b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80117b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 80117b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80117b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80117ba:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 80117bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80117be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80117c0:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 80117c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80117c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80117c6:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 80117c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80117ca:	1c5a      	adds	r2, r3, #1
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	62da      	str	r2, [r3, #44]	@ 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 80117d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80117d2:	2205      	movs	r2, #5
 80117d4:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80117d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80117d8:	2201      	movs	r2, #1
 80117da:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 80117dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80117de:	687a      	ldr	r2, [r7, #4]
 80117e0:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 80117e2:	4b10      	ldr	r3, [pc, #64]	@ (8011824 <_tx_queue_send+0x24c>)
 80117e4:	681b      	ldr	r3, [r3, #0]
 80117e6:	1c5a      	adds	r2, r3, #1
 80117e8:	4b0e      	ldr	r3, [pc, #56]	@ (8011824 <_tx_queue_send+0x24c>)
 80117ea:	601a      	str	r2, [r3, #0]
 80117ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80117ee:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80117f0:	69bb      	ldr	r3, [r7, #24]
 80117f2:	f383 8810 	msr	PRIMASK, r3
}
 80117f6:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80117f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80117fa:	0018      	movs	r0, r3
 80117fc:	f000 ffda 	bl	80127b4 <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8011800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011802:	2284      	movs	r2, #132	@ 0x84
 8011804:	589b      	ldr	r3, [r3, r2]
 8011806:	643b      	str	r3, [r7, #64]	@ 0x40
 8011808:	e007      	b.n	801181a <_tx_queue_send+0x242>
 801180a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801180c:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801180e:	697b      	ldr	r3, [r7, #20]
 8011810:	f383 8810 	msr	PRIMASK, r3
}
 8011814:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 8011816:	230b      	movs	r3, #11
 8011818:	643b      	str	r3, [r7, #64]	@ 0x40
    }

    /* Return completion status.  */
    return(status);
 801181a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 801181c:	0018      	movs	r0, r3
 801181e:	46bd      	mov	sp, r7
 8011820:	b014      	add	sp, #80	@ 0x50
 8011822:	bd80      	pop	{r7, pc}
 8011824:	200112a8 	.word	0x200112a8
 8011828:	20011210 	.word	0x20011210
 801182c:	08011035 	.word	0x08011035

08011830 <_tx_semaphore_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_semaphore_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8011830:	b580      	push	{r7, lr}
 8011832:	b08c      	sub	sp, #48	@ 0x30
 8011834:	af00      	add	r7, sp, #0
 8011836:	6078      	str	r0, [r7, #4]
 8011838:	6039      	str	r1, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801183a:	f3ef 8310 	mrs	r3, PRIMASK
 801183e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011840:	b672      	cpsid	i
    return(primask_value);
 8011842:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the semaphore.  */
    TX_DISABLE
 8011844:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_semaphore_cleanup))
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 801184a:	4b32      	ldr	r3, [pc, #200]	@ (8011914 <_tx_semaphore_cleanup+0xe4>)
 801184c:	429a      	cmp	r2, r3
 801184e:	d157      	bne.n	8011900 <_tx_semaphore_cleanup+0xd0>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	22ac      	movs	r2, #172	@ 0xac
 8011854:	589b      	ldr	r3, [r3, r2]
 8011856:	683a      	ldr	r2, [r7, #0]
 8011858:	429a      	cmp	r2, r3
 801185a:	d151      	bne.n	8011900 <_tx_semaphore_cleanup+0xd0>
        {

            /* Setup pointer to semaphore control block.  */
            semaphore_ptr =  TX_VOID_TO_SEMAPHORE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011860:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for a NULL semaphore pointer.  */
            if (semaphore_ptr != TX_NULL)
 8011862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011864:	2b00      	cmp	r3, #0
 8011866:	d04b      	beq.n	8011900 <_tx_semaphore_cleanup+0xd0>
            {

                /* Check for a valid semaphore ID.  */
                if (semaphore_ptr -> tx_semaphore_id == TX_SEMAPHORE_ID)
 8011868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	4a2a      	ldr	r2, [pc, #168]	@ (8011918 <_tx_semaphore_cleanup+0xe8>)
 801186e:	4293      	cmp	r3, r2
 8011870:	d146      	bne.n	8011900 <_tx_semaphore_cleanup+0xd0>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (semaphore_ptr -> tx_semaphore_suspended_count != TX_NO_SUSPENSIONS)
 8011872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011874:	691b      	ldr	r3, [r3, #16]
 8011876:	2b00      	cmp	r3, #0
 8011878:	d042      	beq.n	8011900 <_tx_semaphore_cleanup+0xd0>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	2200      	movs	r2, #0
 801187e:	669a      	str	r2, [r3, #104]	@ 0x68

                        /* Decrement the suspended count.  */
                        semaphore_ptr -> tx_semaphore_suspended_count--;
 8011880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011882:	691b      	ldr	r3, [r3, #16]
 8011884:	1e5a      	subs	r2, r3, #1
 8011886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011888:	611a      	str	r2, [r3, #16]

                        /* Pickup the suspended count.  */
                        suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 801188a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801188c:	691b      	ldr	r3, [r3, #16]
 801188e:	627b      	str	r3, [r7, #36]	@ 0x24

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8011890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011892:	2b00      	cmp	r3, #0
 8011894:	d103      	bne.n	801189e <_tx_semaphore_cleanup+0x6e>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8011896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011898:	2200      	movs	r2, #0
 801189a:	60da      	str	r2, [r3, #12]
 801189c:	e013      	b.n	80118c6 <_tx_semaphore_cleanup+0x96>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 801189e:	687b      	ldr	r3, [r7, #4]
 80118a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80118a2:	623b      	str	r3, [r7, #32]
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80118a8:	61fb      	str	r3, [r7, #28]
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 80118aa:	6a3b      	ldr	r3, [r7, #32]
 80118ac:	69fa      	ldr	r2, [r7, #28]
 80118ae:	675a      	str	r2, [r3, #116]	@ 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 80118b0:	69fb      	ldr	r3, [r7, #28]
 80118b2:	6a3a      	ldr	r2, [r7, #32]
 80118b4:	671a      	str	r2, [r3, #112]	@ 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (semaphore_ptr -> tx_semaphore_suspension_list == thread_ptr)
 80118b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118b8:	68db      	ldr	r3, [r3, #12]
 80118ba:	687a      	ldr	r2, [r7, #4]
 80118bc:	429a      	cmp	r2, r3
 80118be:	d102      	bne.n	80118c6 <_tx_semaphore_cleanup+0x96>
                            {

                                /* Update the list head pointer.  */
                                semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 80118c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80118c2:	6a3a      	ldr	r2, [r7, #32]
 80118c4:	60da      	str	r2, [r3, #12]
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_SEMAPHORE_SUSP)
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80118ca:	2b06      	cmp	r3, #6
 80118cc:	d118      	bne.n	8011900 <_tx_semaphore_cleanup+0xd0>
                            /* Increment the number of timeouts on this semaphore.  */
                            semaphore_ptr -> tx_semaphore_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_INSTANCE;
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	2284      	movs	r2, #132	@ 0x84
 80118d2:	210d      	movs	r1, #13
 80118d4:	5099      	str	r1, [r3, r2]
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80118d6:	4b11      	ldr	r3, [pc, #68]	@ (801191c <_tx_semaphore_cleanup+0xec>)
 80118d8:	681b      	ldr	r3, [r3, #0]
 80118da:	1c5a      	adds	r2, r3, #1
 80118dc:	4b0f      	ldr	r3, [pc, #60]	@ (801191c <_tx_semaphore_cleanup+0xec>)
 80118de:	601a      	str	r2, [r3, #0]
 80118e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118e2:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80118e4:	693b      	ldr	r3, [r7, #16]
 80118e6:	f383 8810 	msr	PRIMASK, r3
}
 80118ea:	46c0      	nop			@ (mov r8, r8)

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	0018      	movs	r0, r3
 80118f0:	f000 fe60 	bl	80125b4 <_tx_thread_system_resume>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80118f4:	f3ef 8310 	mrs	r3, PRIMASK
 80118f8:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80118fa:	b672      	cpsid	i
    return(primask_value);
 80118fc:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 80118fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011902:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011904:	68fb      	ldr	r3, [r7, #12]
 8011906:	f383 8810 	msr	PRIMASK, r3
}
 801190a:	46c0      	nop			@ (mov r8, r8)
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 801190c:	46c0      	nop			@ (mov r8, r8)
 801190e:	46bd      	mov	sp, r7
 8011910:	b00c      	add	sp, #48	@ 0x30
 8011912:	bd80      	pop	{r7, pc}
 8011914:	08011831 	.word	0x08011831
 8011918:	53454d41 	.word	0x53454d41
 801191c:	200112a8 	.word	0x200112a8

08011920 <_tx_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count)
{
 8011920:	b580      	push	{r7, lr}
 8011922:	b08e      	sub	sp, #56	@ 0x38
 8011924:	af00      	add	r7, sp, #0
 8011926:	60f8      	str	r0, [r7, #12]
 8011928:	60b9      	str	r1, [r7, #8]
 801192a:	607a      	str	r2, [r7, #4]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Initialize semaphore control block to all zeros.  */
    TX_MEMSET(semaphore_ptr, 0, (sizeof(TX_SEMAPHORE)));
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	637b      	str	r3, [r7, #52]	@ 0x34
 8011930:	232f      	movs	r3, #47	@ 0x2f
 8011932:	18fb      	adds	r3, r7, r3
 8011934:	2200      	movs	r2, #0
 8011936:	701a      	strb	r2, [r3, #0]
 8011938:	231c      	movs	r3, #28
 801193a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801193c:	2300      	movs	r3, #0
 801193e:	633b      	str	r3, [r7, #48]	@ 0x30
 8011940:	e009      	b.n	8011956 <_tx_semaphore_create+0x36>
 8011942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011944:	1c5a      	adds	r2, r3, #1
 8011946:	637a      	str	r2, [r7, #52]	@ 0x34
 8011948:	222f      	movs	r2, #47	@ 0x2f
 801194a:	18ba      	adds	r2, r7, r2
 801194c:	7812      	ldrb	r2, [r2, #0]
 801194e:	701a      	strb	r2, [r3, #0]
 8011950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011952:	3301      	adds	r3, #1
 8011954:	633b      	str	r3, [r7, #48]	@ 0x30
 8011956:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801195a:	429a      	cmp	r2, r3
 801195c:	d3f1      	bcc.n	8011942 <_tx_semaphore_create+0x22>

    /* Setup the basic semaphore fields.  */
    semaphore_ptr -> tx_semaphore_name =             name_ptr;
 801195e:	68fb      	ldr	r3, [r7, #12]
 8011960:	68ba      	ldr	r2, [r7, #8]
 8011962:	605a      	str	r2, [r3, #4]
    semaphore_ptr -> tx_semaphore_count =            initial_count;
 8011964:	68fb      	ldr	r3, [r7, #12]
 8011966:	687a      	ldr	r2, [r7, #4]
 8011968:	609a      	str	r2, [r3, #8]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801196a:	f3ef 8310 	mrs	r3, PRIMASK
 801196e:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011970:	b672      	cpsid	i
    return(primask_value);
 8011972:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to place the semaphore on the created list.  */
    TX_DISABLE
 8011974:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the semaphore ID to make it valid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_SEMAPHORE_ID;
 8011976:	68fb      	ldr	r3, [r7, #12]
 8011978:	4a18      	ldr	r2, [pc, #96]	@ (80119dc <_tx_semaphore_create+0xbc>)
 801197a:	601a      	str	r2, [r3, #0]

    /* Place the semaphore on the list of created semaphores.  First,
       check for an empty list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 801197c:	4b18      	ldr	r3, [pc, #96]	@ (80119e0 <_tx_semaphore_create+0xc0>)
 801197e:	681b      	ldr	r3, [r3, #0]
 8011980:	2b00      	cmp	r3, #0
 8011982:	d109      	bne.n	8011998 <_tx_semaphore_create+0x78>
    {

        /* The created semaphore list is empty.  Add semaphore to empty list.  */
        _tx_semaphore_created_ptr =                       semaphore_ptr;
 8011984:	4b17      	ldr	r3, [pc, #92]	@ (80119e4 <_tx_semaphore_create+0xc4>)
 8011986:	68fa      	ldr	r2, [r7, #12]
 8011988:	601a      	str	r2, [r3, #0]
        semaphore_ptr -> tx_semaphore_created_next =      semaphore_ptr;
 801198a:	68fb      	ldr	r3, [r7, #12]
 801198c:	68fa      	ldr	r2, [r7, #12]
 801198e:	615a      	str	r2, [r3, #20]
        semaphore_ptr -> tx_semaphore_created_previous =  semaphore_ptr;
 8011990:	68fb      	ldr	r3, [r7, #12]
 8011992:	68fa      	ldr	r2, [r7, #12]
 8011994:	619a      	str	r2, [r3, #24]
 8011996:	e011      	b.n	80119bc <_tx_semaphore_create+0x9c>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_semaphore =      _tx_semaphore_created_ptr;
 8011998:	4b12      	ldr	r3, [pc, #72]	@ (80119e4 <_tx_semaphore_create+0xc4>)
 801199a:	681b      	ldr	r3, [r3, #0]
 801199c:	623b      	str	r3, [r7, #32]
        previous_semaphore =  next_semaphore -> tx_semaphore_created_previous;
 801199e:	6a3b      	ldr	r3, [r7, #32]
 80119a0:	699b      	ldr	r3, [r3, #24]
 80119a2:	61fb      	str	r3, [r7, #28]

        /* Place the new semaphore in the list.  */
        next_semaphore -> tx_semaphore_created_previous =  semaphore_ptr;
 80119a4:	6a3b      	ldr	r3, [r7, #32]
 80119a6:	68fa      	ldr	r2, [r7, #12]
 80119a8:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  semaphore_ptr;
 80119aa:	69fb      	ldr	r3, [r7, #28]
 80119ac:	68fa      	ldr	r2, [r7, #12]
 80119ae:	615a      	str	r2, [r3, #20]

        /* Setup this semaphore's next and previous created links.  */
        semaphore_ptr -> tx_semaphore_created_previous =  previous_semaphore;
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	69fa      	ldr	r2, [r7, #28]
 80119b4:	619a      	str	r2, [r3, #24]
        semaphore_ptr -> tx_semaphore_created_next =      next_semaphore;
 80119b6:	68fb      	ldr	r3, [r7, #12]
 80119b8:	6a3a      	ldr	r2, [r7, #32]
 80119ba:	615a      	str	r2, [r3, #20]
    }

    /* Increment the created count.  */
    _tx_semaphore_created_count++;
 80119bc:	4b08      	ldr	r3, [pc, #32]	@ (80119e0 <_tx_semaphore_create+0xc0>)
 80119be:	681b      	ldr	r3, [r3, #0]
 80119c0:	1c5a      	adds	r2, r3, #1
 80119c2:	4b07      	ldr	r3, [pc, #28]	@ (80119e0 <_tx_semaphore_create+0xc0>)
 80119c4:	601a      	str	r2, [r3, #0]
 80119c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80119c8:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80119ca:	697b      	ldr	r3, [r7, #20]
 80119cc:	f383 8810 	msr	PRIMASK, r3
}
 80119d0:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80119d2:	2300      	movs	r3, #0
}
 80119d4:	0018      	movs	r0, r3
 80119d6:	46bd      	mov	sp, r7
 80119d8:	b00e      	add	sp, #56	@ 0x38
 80119da:	bd80      	pop	{r7, pc}
 80119dc:	53454d41 	.word	0x53454d41
 80119e0:	200111dc 	.word	0x200111dc
 80119e4:	200111d8 	.word	0x200111d8

080119e8 <_tx_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 80119e8:	b580      	push	{r7, lr}
 80119ea:	b08e      	sub	sp, #56	@ 0x38
 80119ec:	af00      	add	r7, sp, #0
 80119ee:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80119f0:	f3ef 8310 	mrs	r3, PRIMASK
 80119f4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 80119f6:	b672      	cpsid	i
    return(primask_value);
 80119f8:	69fb      	ldr	r3, [r7, #28]
TX_SEMAPHORE    *next_semaphore;
TX_SEMAPHORE    *previous_semaphore;


    /* Disable interrupts to remove the semaphore from the created list.  */
    TX_DISABLE
 80119fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_DELETE_INSERT

    /* Clear the semaphore ID to make it invalid.  */
    semaphore_ptr -> tx_semaphore_id =  TX_CLEAR_ID;
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	2200      	movs	r2, #0
 8011a00:	601a      	str	r2, [r3, #0]

    /* Decrement the number of semaphores.  */
    _tx_semaphore_created_count--;
 8011a02:	4b3c      	ldr	r3, [pc, #240]	@ (8011af4 <_tx_semaphore_delete+0x10c>)
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	1e5a      	subs	r2, r3, #1
 8011a08:	4b3a      	ldr	r3, [pc, #232]	@ (8011af4 <_tx_semaphore_delete+0x10c>)
 8011a0a:	601a      	str	r2, [r3, #0]

    /* See if the semaphore is the only one on the list.  */
    if (_tx_semaphore_created_count == TX_EMPTY)
 8011a0c:	4b39      	ldr	r3, [pc, #228]	@ (8011af4 <_tx_semaphore_delete+0x10c>)
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d103      	bne.n	8011a1c <_tx_semaphore_delete+0x34>
    {

        /* Only created semaphore, just set the created list to NULL.  */
        _tx_semaphore_created_ptr =  TX_NULL;
 8011a14:	4b38      	ldr	r3, [pc, #224]	@ (8011af8 <_tx_semaphore_delete+0x110>)
 8011a16:	2200      	movs	r2, #0
 8011a18:	601a      	str	r2, [r3, #0]
 8011a1a:	e013      	b.n	8011a44 <_tx_semaphore_delete+0x5c>
    }
    else
    {

        /* Link-up the neighbors.  */
        next_semaphore =                                   semaphore_ptr -> tx_semaphore_created_next;
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	695b      	ldr	r3, [r3, #20]
 8011a20:	62bb      	str	r3, [r7, #40]	@ 0x28
        previous_semaphore =                               semaphore_ptr -> tx_semaphore_created_previous;
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	699b      	ldr	r3, [r3, #24]
 8011a26:	627b      	str	r3, [r7, #36]	@ 0x24
        next_semaphore -> tx_semaphore_created_previous =  previous_semaphore;
 8011a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011a2c:	619a      	str	r2, [r3, #24]
        previous_semaphore -> tx_semaphore_created_next =  next_semaphore;
 8011a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011a30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011a32:	615a      	str	r2, [r3, #20]

        /* See if we have to update the created list head pointer.  */
        if (_tx_semaphore_created_ptr == semaphore_ptr)
 8011a34:	4b30      	ldr	r3, [pc, #192]	@ (8011af8 <_tx_semaphore_delete+0x110>)
 8011a36:	681b      	ldr	r3, [r3, #0]
 8011a38:	687a      	ldr	r2, [r7, #4]
 8011a3a:	429a      	cmp	r2, r3
 8011a3c:	d102      	bne.n	8011a44 <_tx_semaphore_delete+0x5c>
        {

            /* Yes, move the head pointer to the next link. */
            _tx_semaphore_created_ptr =  next_semaphore;
 8011a3e:	4b2e      	ldr	r3, [pc, #184]	@ (8011af8 <_tx_semaphore_delete+0x110>)
 8011a40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011a42:	601a      	str	r2, [r3, #0]
        }
    }

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8011a44:	4b2d      	ldr	r3, [pc, #180]	@ (8011afc <_tx_semaphore_delete+0x114>)
 8011a46:	681b      	ldr	r3, [r3, #0]
 8011a48:	1c5a      	adds	r2, r3, #1
 8011a4a:	4b2c      	ldr	r3, [pc, #176]	@ (8011afc <_tx_semaphore_delete+0x114>)
 8011a4c:	601a      	str	r2, [r3, #0]

    /* Pickup the suspension information.  */
    thread_ptr =                                     semaphore_ptr -> tx_semaphore_suspension_list;
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	68db      	ldr	r3, [r3, #12]
 8011a52:	637b      	str	r3, [r7, #52]	@ 0x34
    semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	2200      	movs	r2, #0
 8011a58:	60da      	str	r2, [r3, #12]
    suspended_count =                                semaphore_ptr -> tx_semaphore_suspended_count;
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	691b      	ldr	r3, [r3, #16]
 8011a5e:	633b      	str	r3, [r7, #48]	@ 0x30
    semaphore_ptr -> tx_semaphore_suspended_count =  TX_NO_SUSPENSIONS;
 8011a60:	687b      	ldr	r3, [r7, #4]
 8011a62:	2200      	movs	r2, #0
 8011a64:	611a      	str	r2, [r3, #16]
 8011a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011a68:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011a6a:	69bb      	ldr	r3, [r7, #24]
 8011a6c:	f383 8810 	msr	PRIMASK, r3
}
 8011a70:	46c0      	nop			@ (mov r8, r8)
    /* Restore interrupts.  */
    TX_RESTORE

    /* Walk through the semaphore list to resume any and all threads suspended
       on this semaphore.  */
    while (suspended_count != TX_NO_SUSPENSIONS)
 8011a72:	e023      	b.n	8011abc <_tx_semaphore_delete+0xd4>
    {

        /* Decrement the suspension count.  */
        suspended_count--;
 8011a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011a76:	3b01      	subs	r3, #1
 8011a78:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011a7a:	f3ef 8310 	mrs	r3, PRIMASK
 8011a7e:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011a80:	b672      	cpsid	i
    return(primask_value);
 8011a82:	693b      	ldr	r3, [r7, #16]

        /* Lockout interrupts.  */
        TX_DISABLE
 8011a84:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Clear the cleanup pointer, this prevents the timeout from doing
           anything.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8011a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a88:	2200      	movs	r2, #0
 8011a8a:	669a      	str	r2, [r3, #104]	@ 0x68

        /* Set the return status in the thread to TX_DELETED.  */
        thread_ptr -> tx_thread_suspend_status =  TX_DELETED;
 8011a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a8e:	2284      	movs	r2, #132	@ 0x84
 8011a90:	2101      	movs	r1, #1
 8011a92:	5099      	str	r1, [r3, r2]

        /* Move the thread pointer ahead.  */
        next_thread =  thread_ptr -> tx_thread_suspended_next;
 8011a94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011a98:	623b      	str	r3, [r7, #32]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption again.  */
        _tx_thread_preempt_disable++;
 8011a9a:	4b18      	ldr	r3, [pc, #96]	@ (8011afc <_tx_semaphore_delete+0x114>)
 8011a9c:	681b      	ldr	r3, [r3, #0]
 8011a9e:	1c5a      	adds	r2, r3, #1
 8011aa0:	4b16      	ldr	r3, [pc, #88]	@ (8011afc <_tx_semaphore_delete+0x114>)
 8011aa2:	601a      	str	r2, [r3, #0]
 8011aa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011aa6:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011aa8:	697b      	ldr	r3, [r7, #20]
 8011aaa:	f383 8810 	msr	PRIMASK, r3
}
 8011aae:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 8011ab0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011ab2:	0018      	movs	r0, r3
 8011ab4:	f000 fd7e 	bl	80125b4 <_tx_thread_system_resume>
#endif

        /* Move to next thread.  */
        thread_ptr =  next_thread;
 8011ab8:	6a3b      	ldr	r3, [r7, #32]
 8011aba:	637b      	str	r3, [r7, #52]	@ 0x34
    while (suspended_count != TX_NO_SUSPENSIONS)
 8011abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d1d8      	bne.n	8011a74 <_tx_semaphore_delete+0x8c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011ac2:	f3ef 8310 	mrs	r3, PRIMASK
 8011ac6:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011ac8:	b672      	cpsid	i
    return(primask_value);
 8011aca:	68bb      	ldr	r3, [r7, #8]

    /* Execute Port-Specific completion processing. If needed, it is typically defined in tx_port.h.  */
    TX_SEMAPHORE_DELETE_PORT_COMPLETION(semaphore_ptr)

    /* Disable interrupts.  */
    TX_DISABLE
 8011acc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Release previous preempt disable.  */
    _tx_thread_preempt_disable--;
 8011ace:	4b0b      	ldr	r3, [pc, #44]	@ (8011afc <_tx_semaphore_delete+0x114>)
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	1e5a      	subs	r2, r3, #1
 8011ad4:	4b09      	ldr	r3, [pc, #36]	@ (8011afc <_tx_semaphore_delete+0x114>)
 8011ad6:	601a      	str	r2, [r3, #0]
 8011ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ada:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011adc:	68fb      	ldr	r3, [r7, #12]
 8011ade:	f383 8810 	msr	PRIMASK, r3
}
 8011ae2:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 8011ae4:	f000 fd2e 	bl	8012544 <_tx_thread_system_preempt_check>

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8011ae8:	2300      	movs	r3, #0
}
 8011aea:	0018      	movs	r0, r3
 8011aec:	46bd      	mov	sp, r7
 8011aee:	b00e      	add	sp, #56	@ 0x38
 8011af0:	bd80      	pop	{r7, pc}
 8011af2:	46c0      	nop			@ (mov r8, r8)
 8011af4:	200111dc 	.word	0x200111dc
 8011af8:	200111d8 	.word	0x200111d8
 8011afc:	200112a8 	.word	0x200112a8

08011b00 <_tx_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 8011b00:	b580      	push	{r7, lr}
 8011b02:	b08c      	sub	sp, #48	@ 0x30
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	6078      	str	r0, [r7, #4]
 8011b08:	6039      	str	r1, [r7, #0]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 8011b0a:	2300      	movs	r3, #0
 8011b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011b0e:	f3ef 8310 	mrs	r3, PRIMASK
 8011b12:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011b14:	b672      	cpsid	i
    return(primask_value);
 8011b16:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to get an instance from the semaphore.  */
    TX_DISABLE
 8011b18:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_GET_INSERT

    /* Determine if there is an instance of the semaphore.  */
    if (semaphore_ptr -> tx_semaphore_count != ((ULONG) 0))
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	689b      	ldr	r3, [r3, #8]
 8011b1e:	2b00      	cmp	r3, #0
 8011b20:	d00a      	beq.n	8011b38 <_tx_semaphore_get+0x38>
    {

        /* Decrement the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count--;
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	689b      	ldr	r3, [r3, #8]
 8011b26:	1e5a      	subs	r2, r3, #1
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	609a      	str	r2, [r3, #8]
 8011b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b2e:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011b30:	697b      	ldr	r3, [r7, #20]
 8011b32:	f383 8810 	msr	PRIMASK, r3
}
 8011b36:	e069      	b.n	8011c0c <_tx_semaphore_get+0x10c>
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 8011b38:	683b      	ldr	r3, [r7, #0]
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	d05e      	beq.n	8011bfc <_tx_semaphore_get+0xfc>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8011b3e:	4b36      	ldr	r3, [pc, #216]	@ (8011c18 <_tx_semaphore_get+0x118>)
 8011b40:	681b      	ldr	r3, [r3, #0]
 8011b42:	2b00      	cmp	r3, #0
 8011b44:	d008      	beq.n	8011b58 <_tx_semaphore_get+0x58>
 8011b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b48:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011b4a:	693b      	ldr	r3, [r7, #16]
 8011b4c:	f383 8810 	msr	PRIMASK, r3
}
 8011b50:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_NO_INSTANCE;
 8011b52:	230d      	movs	r3, #13
 8011b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011b56:	e059      	b.n	8011c0c <_tx_semaphore_get+0x10c>
            /* Increment the number of suspensions on this semaphore.  */
            semaphore_ptr -> tx_semaphore_performance_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8011b58:	4b30      	ldr	r3, [pc, #192]	@ (8011c1c <_tx_semaphore_get+0x11c>)
 8011b5a:	681b      	ldr	r3, [r3, #0]
 8011b5c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_semaphore_cleanup);
 8011b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b60:	4a2f      	ldr	r2, [pc, #188]	@ (8011c20 <_tx_semaphore_get+0x120>)
 8011b62:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Setup cleanup information, i.e. this semaphore control
               block.  */
            thread_ptr -> tx_thread_suspend_control_block =  (VOID *) semaphore_ptr;
 8011b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b66:	687a      	ldr	r2, [r7, #4]
 8011b68:	66da      	str	r2, [r3, #108]	@ 0x6c

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 8011b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b6c:	22ac      	movs	r2, #172	@ 0xac
 8011b6e:	589b      	ldr	r3, [r3, r2]
 8011b70:	1c5a      	adds	r2, r3, #1
 8011b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b74:	21ac      	movs	r1, #172	@ 0xac
 8011b76:	505a      	str	r2, [r3, r1]
#endif

            /* Setup suspension list.  */
            if (semaphore_ptr -> tx_semaphore_suspended_count == TX_NO_SUSPENSIONS)
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	691b      	ldr	r3, [r3, #16]
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d109      	bne.n	8011b94 <_tx_semaphore_get+0x94>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                semaphore_ptr -> tx_semaphore_suspension_list =         thread_ptr;
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011b84:	60da      	str	r2, [r3, #12]
                thread_ptr -> tx_thread_suspended_next =                thread_ptr;
 8011b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011b8a:	671a      	str	r2, [r3, #112]	@ 0x70
                thread_ptr -> tx_thread_suspended_previous =            thread_ptr;
 8011b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011b90:	675a      	str	r2, [r3, #116]	@ 0x74
 8011b92:	e011      	b.n	8011bb8 <_tx_semaphore_get+0xb8>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   semaphore_ptr -> tx_semaphore_suspension_list;
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	68db      	ldr	r3, [r3, #12]
 8011b98:	623b      	str	r3, [r7, #32]
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 8011b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b9c:	6a3a      	ldr	r2, [r7, #32]
 8011b9e:	671a      	str	r2, [r3, #112]	@ 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8011ba0:	6a3b      	ldr	r3, [r7, #32]
 8011ba2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011ba4:	61fb      	str	r3, [r7, #28]
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8011ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ba8:	69fa      	ldr	r2, [r7, #28]
 8011baa:	675a      	str	r2, [r3, #116]	@ 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8011bac:	69fb      	ldr	r3, [r7, #28]
 8011bae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011bb0:	671a      	str	r2, [r3, #112]	@ 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 8011bb2:	6a3b      	ldr	r3, [r7, #32]
 8011bb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011bb6:	675a      	str	r2, [r3, #116]	@ 0x74
            }

            /* Increment the number of suspensions.  */
            semaphore_ptr -> tx_semaphore_suspended_count++;
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	691b      	ldr	r3, [r3, #16]
 8011bbc:	1c5a      	adds	r2, r3, #1
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	611a      	str	r2, [r3, #16]

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SEMAPHORE_SUSP;
 8011bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bc4:	2206      	movs	r2, #6
 8011bc6:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8011bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bca:	2201      	movs	r2, #1
 8011bcc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8011bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bd0:	683a      	ldr	r2, [r7, #0]
 8011bd2:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8011bd4:	4b10      	ldr	r3, [pc, #64]	@ (8011c18 <_tx_semaphore_get+0x118>)
 8011bd6:	681b      	ldr	r3, [r3, #0]
 8011bd8:	1c5a      	adds	r2, r3, #1
 8011bda:	4b0f      	ldr	r3, [pc, #60]	@ (8011c18 <_tx_semaphore_get+0x118>)
 8011bdc:	601a      	str	r2, [r3, #0]
 8011bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011be0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011be2:	68fb      	ldr	r3, [r7, #12]
 8011be4:	f383 8810 	msr	PRIMASK, r3
}
 8011be8:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8011bea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bec:	0018      	movs	r0, r3
 8011bee:	f000 fde1 	bl	80127b4 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8011bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bf4:	2284      	movs	r2, #132	@ 0x84
 8011bf6:	589b      	ldr	r3, [r3, r2]
 8011bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8011bfa:	e007      	b.n	8011c0c <_tx_semaphore_get+0x10c>
 8011bfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bfe:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011c00:	68bb      	ldr	r3, [r7, #8]
 8011c02:	f383 8810 	msr	PRIMASK, r3
}
 8011c06:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_NO_INSTANCE;
 8011c08:	230d      	movs	r3, #13
 8011c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* Return completion status.  */
    return(status);
 8011c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8011c0e:	0018      	movs	r0, r3
 8011c10:	46bd      	mov	sp, r7
 8011c12:	b00c      	add	sp, #48	@ 0x30
 8011c14:	bd80      	pop	{r7, pc}
 8011c16:	46c0      	nop			@ (mov r8, r8)
 8011c18:	200112a8 	.word	0x200112a8
 8011c1c:	20011210 	.word	0x20011210
 8011c20:	08011831 	.word	0x08011831

08011c24 <_tx_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 8011c24:	b580      	push	{r7, lr}
 8011c26:	b08a      	sub	sp, #40	@ 0x28
 8011c28:	af00      	add	r7, sp, #0
 8011c2a:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011c2c:	f3ef 8310 	mrs	r3, PRIMASK
 8011c30:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011c32:	b672      	cpsid	i
    return(primask_value);
 8011c34:	693b      	ldr	r3, [r7, #16]
TX_THREAD       *next_thread;
TX_THREAD       *previous_thread;


    /* Disable interrupts to put an instance back to the semaphore.  */
    TX_DISABLE
 8011c36:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Log this kernel call.  */
    TX_EL_SEMAPHORE_PUT_INSERT

    /* Pickup the number of suspended threads.  */
    suspended_count =  semaphore_ptr -> tx_semaphore_suspended_count;
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	691b      	ldr	r3, [r3, #16]
 8011c3c:	623b      	str	r3, [r7, #32]

    /* Determine if there are any threads suspended on the semaphore.  */
    if (suspended_count == TX_NO_SUSPENSIONS)
 8011c3e:	6a3b      	ldr	r3, [r7, #32]
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	d10a      	bne.n	8011c5a <_tx_semaphore_put+0x36>
    {

        /* Increment the semaphore count.  */
        semaphore_ptr -> tx_semaphore_count++;
 8011c44:	687b      	ldr	r3, [r7, #4]
 8011c46:	689b      	ldr	r3, [r3, #8]
 8011c48:	1c5a      	adds	r2, r3, #1
 8011c4a:	687b      	ldr	r3, [r7, #4]
 8011c4c:	609a      	str	r2, [r3, #8]
 8011c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c50:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	f383 8810 	msr	PRIMASK, r3
}
 8011c58:	e034      	b.n	8011cc4 <_tx_semaphore_put+0xa0>
    {

        /* A thread is suspended on this semaphore.  */

        /* Pickup the pointer to the first suspended thread.  */
        thread_ptr =  semaphore_ptr -> tx_semaphore_suspension_list;
 8011c5a:	687b      	ldr	r3, [r7, #4]
 8011c5c:	68db      	ldr	r3, [r3, #12]
 8011c5e:	61fb      	str	r3, [r7, #28]

        /* Remove the suspended thread from the list.  */

        /* See if this is the only suspended thread on the list.  */
        suspended_count--;
 8011c60:	6a3b      	ldr	r3, [r7, #32]
 8011c62:	3b01      	subs	r3, #1
 8011c64:	623b      	str	r3, [r7, #32]
        if (suspended_count == TX_NO_SUSPENSIONS)
 8011c66:	6a3b      	ldr	r3, [r7, #32]
 8011c68:	2b00      	cmp	r3, #0
 8011c6a:	d103      	bne.n	8011c74 <_tx_semaphore_put+0x50>
        {

            /* Yes, the only suspended thread.  */

            /* Update the head pointer.  */
            semaphore_ptr -> tx_semaphore_suspension_list =  TX_NULL;
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	2200      	movs	r2, #0
 8011c70:	60da      	str	r2, [r3, #12]
 8011c72:	e00e      	b.n	8011c92 <_tx_semaphore_put+0x6e>
        {

            /* At least one more thread is on the same expiration list.  */

            /* Update the list head pointer.  */
            next_thread =                                     thread_ptr -> tx_thread_suspended_next;
 8011c74:	69fb      	ldr	r3, [r7, #28]
 8011c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011c78:	61bb      	str	r3, [r7, #24]
            semaphore_ptr -> tx_semaphore_suspension_list =   next_thread;
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	69ba      	ldr	r2, [r7, #24]
 8011c7e:	60da      	str	r2, [r3, #12]

            /* Update the links of the adjacent threads.  */
            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8011c80:	69fb      	ldr	r3, [r7, #28]
 8011c82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011c84:	617b      	str	r3, [r7, #20]
            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8011c86:	69bb      	ldr	r3, [r7, #24]
 8011c88:	697a      	ldr	r2, [r7, #20]
 8011c8a:	675a      	str	r2, [r3, #116]	@ 0x74
            previous_thread -> tx_thread_suspended_next =   next_thread;
 8011c8c:	697b      	ldr	r3, [r7, #20]
 8011c8e:	69ba      	ldr	r2, [r7, #24]
 8011c90:	671a      	str	r2, [r3, #112]	@ 0x70
        }

        /* Decrement the suspension count.  */
        semaphore_ptr -> tx_semaphore_suspended_count =  suspended_count;
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	6a3a      	ldr	r2, [r7, #32]
 8011c96:	611a      	str	r2, [r3, #16]

        /* Prepare for resumption of the first thread.  */

        /* Clear cleanup routine to avoid timeout.  */
        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8011c98:	69fb      	ldr	r3, [r7, #28]
 8011c9a:	2200      	movs	r2, #0
 8011c9c:	669a      	str	r2, [r3, #104]	@ 0x68
        /* Pickup the application notify function.  */
        semaphore_put_notify =  semaphore_ptr -> tx_semaphore_put_notify;
#endif

        /* Put return status into the thread control block.  */
        thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8011c9e:	69fb      	ldr	r3, [r7, #28]
 8011ca0:	2284      	movs	r2, #132	@ 0x84
 8011ca2:	2100      	movs	r1, #0
 8011ca4:	5099      	str	r1, [r3, r2]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8011ca6:	4b0a      	ldr	r3, [pc, #40]	@ (8011cd0 <_tx_semaphore_put+0xac>)
 8011ca8:	681b      	ldr	r3, [r3, #0]
 8011caa:	1c5a      	adds	r2, r3, #1
 8011cac:	4b08      	ldr	r3, [pc, #32]	@ (8011cd0 <_tx_semaphore_put+0xac>)
 8011cae:	601a      	str	r2, [r3, #0]
 8011cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011cb2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011cb4:	68bb      	ldr	r3, [r7, #8]
 8011cb6:	f383 8810 	msr	PRIMASK, r3
}
 8011cba:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Resume thread.  */
        _tx_thread_system_resume(thread_ptr);
 8011cbc:	69fb      	ldr	r3, [r7, #28]
 8011cbe:	0018      	movs	r0, r3
 8011cc0:	f000 fc78 	bl	80125b4 <_tx_thread_system_resume>
        }
#endif
    }

    /* Return successful completion.  */
    return(TX_SUCCESS);
 8011cc4:	2300      	movs	r3, #0
}
 8011cc6:	0018      	movs	r0, r3
 8011cc8:	46bd      	mov	sp, r7
 8011cca:	b00a      	add	sp, #40	@ 0x28
 8011ccc:	bd80      	pop	{r7, pc}
 8011cce:	46c0      	nop			@ (mov r8, r8)
 8011cd0:	200112a8 	.word	0x200112a8

08011cd4 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8011cd4:	b580      	push	{r7, lr}
 8011cd6:	b098      	sub	sp, #96	@ 0x60
 8011cd8:	af00      	add	r7, sp, #0
 8011cda:	60f8      	str	r0, [r7, #12]
 8011cdc:	60b9      	str	r1, [r7, #8]
 8011cde:	607a      	str	r2, [r7, #4]
 8011ce0:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8011ce2:	2300      	movs	r3, #0
 8011ce4:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 8011ce6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011ce8:	657b      	str	r3, [r7, #84]	@ 0x54
 8011cea:	2347      	movs	r3, #71	@ 0x47
 8011cec:	18fb      	adds	r3, r7, r3
 8011cee:	22ef      	movs	r2, #239	@ 0xef
 8011cf0:	701a      	strb	r2, [r3, #0]
 8011cf2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011cf4:	643b      	str	r3, [r7, #64]	@ 0x40
 8011cf6:	2300      	movs	r3, #0
 8011cf8:	653b      	str	r3, [r7, #80]	@ 0x50
 8011cfa:	e009      	b.n	8011d10 <_tx_thread_create+0x3c>
 8011cfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011cfe:	1c5a      	adds	r2, r3, #1
 8011d00:	657a      	str	r2, [r7, #84]	@ 0x54
 8011d02:	2247      	movs	r2, #71	@ 0x47
 8011d04:	18ba      	adds	r2, r7, r2
 8011d06:	7812      	ldrb	r2, [r2, #0]
 8011d08:	701a      	strb	r2, [r3, #0]
 8011d0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011d0c:	3301      	adds	r3, #1
 8011d0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8011d10:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011d14:	429a      	cmp	r2, r3
 8011d16:	d3f1      	bcc.n	8011cfc <_tx_thread_create+0x28>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011d1c:	233f      	movs	r3, #63	@ 0x3f
 8011d1e:	18fb      	adds	r3, r7, r3
 8011d20:	2200      	movs	r2, #0
 8011d22:	701a      	strb	r2, [r3, #0]
 8011d24:	23b0      	movs	r3, #176	@ 0xb0
 8011d26:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011d28:	2300      	movs	r3, #0
 8011d2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011d2c:	e009      	b.n	8011d42 <_tx_thread_create+0x6e>
 8011d2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011d30:	1c5a      	adds	r2, r3, #1
 8011d32:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8011d34:	223f      	movs	r2, #63	@ 0x3f
 8011d36:	18ba      	adds	r2, r7, r2
 8011d38:	7812      	ldrb	r2, [r2, #0]
 8011d3a:	701a      	strb	r2, [r3, #0]
 8011d3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011d3e:	3301      	adds	r3, #1
 8011d40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011d42:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011d44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011d46:	429a      	cmp	r2, r3
 8011d48:	d3f1      	bcc.n	8011d2e <_tx_thread_create+0x5a>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 8011d4a:	68fb      	ldr	r3, [r7, #12]
 8011d4c:	68ba      	ldr	r2, [r7, #8]
 8011d4e:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8011d50:	68fb      	ldr	r3, [r7, #12]
 8011d52:	687a      	ldr	r2, [r7, #4]
 8011d54:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	683a      	ldr	r2, [r7, #0]
 8011d5a:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 8011d5c:	68fb      	ldr	r3, [r7, #12]
 8011d5e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8011d60:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011d66:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8011d68:	68fb      	ldr	r3, [r7, #12]
 8011d6a:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8011d6c:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	2194      	movs	r1, #148	@ 0x94
 8011d72:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8011d74:	505a      	str	r2, [r3, r1]
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8011d7a:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8011d80:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	229c      	movs	r2, #156	@ 0x9c
 8011d86:	2120      	movs	r1, #32
 8011d88:	5099      	str	r1, [r3, r2]

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8011d8a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011d8c:	637b      	str	r3, [r7, #52]	@ 0x34
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 8011d8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011d90:	3b01      	subs	r3, #1
 8011d92:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011d94:	18d3      	adds	r3, r2, r3
 8011d96:	637b      	str	r3, [r7, #52]	@ 0x34
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011d9c:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 8011d9e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8011da0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011da2:	429a      	cmp	r2, r3
 8011da4:	d007      	beq.n	8011db6 <_tx_thread_create+0xe2>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8011da6:	68fb      	ldr	r3, [r7, #12]
 8011da8:	2200      	movs	r2, #0
 8011daa:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8011dac:	68fb      	ldr	r3, [r7, #12]
 8011dae:	2298      	movs	r2, #152	@ 0x98
 8011db0:	2100      	movs	r1, #0
 8011db2:	5099      	str	r1, [r3, r2]
 8011db4:	e006      	b.n	8011dc4 <_tx_thread_create+0xf0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8011db6:	68fb      	ldr	r3, [r7, #12]
 8011db8:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8011dba:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8011dbc:	68fb      	ldr	r3, [r7, #12]
 8011dbe:	2198      	movs	r1, #152	@ 0x98
 8011dc0:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8011dc2:	505a      	str	r2, [r3, r1]
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8011dc4:	68fb      	ldr	r3, [r7, #12]
 8011dc6:	2203      	movs	r2, #3
 8011dc8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 8011dca:	68fb      	ldr	r3, [r7, #12]
 8011dcc:	4a48      	ldr	r2, [pc, #288]	@ (8011ef0 <_tx_thread_create+0x21c>)
 8011dce:	655a      	str	r2, [r3, #84]	@ 0x54
 8011dd0:	68fa      	ldr	r2, [r7, #12]
 8011dd2:	68fb      	ldr	r3, [r7, #12]
 8011dd4:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8011dd6:	4a47      	ldr	r2, [pc, #284]	@ (8011ef4 <_tx_thread_create+0x220>)
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	0011      	movs	r1, r2
 8011ddc:	0018      	movs	r0, r3
 8011dde:	f7ee fa3f 	bl	8000260 <_tx_thread_stack_build>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011de2:	f3ef 8310 	mrs	r3, PRIMASK
 8011de6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011de8:	b672      	cpsid	i
    return(primask_value);
 8011dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8011dec:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8011dee:	68fb      	ldr	r3, [r7, #12]
 8011df0:	4a41      	ldr	r2, [pc, #260]	@ (8011ef8 <_tx_thread_create+0x224>)
 8011df2:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8011df4:	4b41      	ldr	r3, [pc, #260]	@ (8011efc <_tx_thread_create+0x228>)
 8011df6:	681b      	ldr	r3, [r3, #0]
 8011df8:	2b00      	cmp	r3, #0
 8011dfa:	d10b      	bne.n	8011e14 <_tx_thread_create+0x140>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8011dfc:	4b40      	ldr	r3, [pc, #256]	@ (8011f00 <_tx_thread_create+0x22c>)
 8011dfe:	68fa      	ldr	r2, [r7, #12]
 8011e00:	601a      	str	r2, [r3, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8011e02:	68fb      	ldr	r3, [r7, #12]
 8011e04:	2188      	movs	r1, #136	@ 0x88
 8011e06:	68fa      	ldr	r2, [r7, #12]
 8011e08:	505a      	str	r2, [r3, r1]
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 8011e0a:	68fb      	ldr	r3, [r7, #12]
 8011e0c:	218c      	movs	r1, #140	@ 0x8c
 8011e0e:	68fa      	ldr	r2, [r7, #12]
 8011e10:	505a      	str	r2, [r3, r1]
 8011e12:	e016      	b.n	8011e42 <_tx_thread_create+0x16e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8011e14:	4b3a      	ldr	r3, [pc, #232]	@ (8011f00 <_tx_thread_create+0x22c>)
 8011e16:	681b      	ldr	r3, [r3, #0]
 8011e18:	62fb      	str	r3, [r7, #44]	@ 0x2c
        previous_thread =  next_thread -> tx_thread_created_previous;
 8011e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e1c:	228c      	movs	r2, #140	@ 0x8c
 8011e1e:	589b      	ldr	r3, [r3, r2]
 8011e20:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8011e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e24:	218c      	movs	r1, #140	@ 0x8c
 8011e26:	68fa      	ldr	r2, [r7, #12]
 8011e28:	505a      	str	r2, [r3, r1]
        previous_thread -> tx_thread_created_next =  thread_ptr;
 8011e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011e2c:	2188      	movs	r1, #136	@ 0x88
 8011e2e:	68fa      	ldr	r2, [r7, #12]
 8011e30:	505a      	str	r2, [r3, r1]

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8011e32:	68fb      	ldr	r3, [r7, #12]
 8011e34:	218c      	movs	r1, #140	@ 0x8c
 8011e36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011e38:	505a      	str	r2, [r3, r1]
        thread_ptr -> tx_thread_created_next =      next_thread;
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	2188      	movs	r1, #136	@ 0x88
 8011e3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011e40:	505a      	str	r2, [r3, r1]
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8011e42:	4b2e      	ldr	r3, [pc, #184]	@ (8011efc <_tx_thread_create+0x228>)
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	1c5a      	adds	r2, r3, #1
 8011e48:	4b2c      	ldr	r3, [pc, #176]	@ (8011efc <_tx_thread_create+0x228>)
 8011e4a:	601a      	str	r2, [r3, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8011e4c:	4b2d      	ldr	r3, [pc, #180]	@ (8011f04 <_tx_thread_create+0x230>)
 8011e4e:	681b      	ldr	r3, [r3, #0]
 8011e50:	1c5a      	adds	r2, r3, #1
 8011e52:	4b2c      	ldr	r3, [pc, #176]	@ (8011f04 <_tx_thread_create+0x230>)
 8011e54:	601a      	str	r2, [r3, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8011e56:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011e58:	2b01      	cmp	r3, #1
 8011e5a:	d12a      	bne.n	8011eb2 <_tx_thread_create+0x1de>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8011e5c:	f3ef 8305 	mrs	r3, IPSR
 8011e60:	623b      	str	r3, [r7, #32]
    return(ipsr_value);
 8011e62:	6a3a      	ldr	r2, [r7, #32]
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8011e64:	4b28      	ldr	r3, [pc, #160]	@ (8011f08 <_tx_thread_create+0x234>)
 8011e66:	681b      	ldr	r3, [r3, #0]
 8011e68:	4313      	orrs	r3, r2
 8011e6a:	4a28      	ldr	r2, [pc, #160]	@ (8011f0c <_tx_thread_create+0x238>)
 8011e6c:	4293      	cmp	r3, r2
 8011e6e:	d90d      	bls.n	8011e8c <_tx_thread_create+0x1b8>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8011e70:	4b27      	ldr	r3, [pc, #156]	@ (8011f10 <_tx_thread_create+0x23c>)
 8011e72:	681b      	ldr	r3, [r3, #0]
 8011e74:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8011e76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011e78:	2b00      	cmp	r3, #0
 8011e7a:	d009      	beq.n	8011e90 <_tx_thread_create+0x1bc>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8011e7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011e7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011e80:	65bb      	str	r3, [r7, #88]	@ 0x58

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8011e82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011e84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011e86:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011e88:	63da      	str	r2, [r3, #60]	@ 0x3c
 8011e8a:	e001      	b.n	8011e90 <_tx_thread_create+0x1bc>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8011e8c:	2300      	movs	r3, #0
 8011e8e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e92:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011e94:	69fb      	ldr	r3, [r7, #28]
 8011e96:	f383 8810 	msr	PRIMASK, r3
}
 8011e9a:	46c0      	nop			@ (mov r8, r8)

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 8011e9c:	68fb      	ldr	r3, [r7, #12]
 8011e9e:	0018      	movs	r0, r3
 8011ea0:	f000 fb88 	bl	80125b4 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8011ea4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d01c      	beq.n	8011ee4 <_tx_thread_create+0x210>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8011eaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011eac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011eae:	63da      	str	r2, [r3, #60]	@ 0x3c
 8011eb0:	e018      	b.n	8011ee4 <_tx_thread_create+0x210>
 8011eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011eb4:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011eb6:	693b      	ldr	r3, [r7, #16]
 8011eb8:	f383 8810 	msr	PRIMASK, r3
}
 8011ebc:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011ebe:	f3ef 8310 	mrs	r3, PRIMASK
 8011ec2:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011ec4:	b672      	cpsid	i
    return(primask_value);
 8011ec6:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 8011ec8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8011eca:	4b0e      	ldr	r3, [pc, #56]	@ (8011f04 <_tx_thread_create+0x230>)
 8011ecc:	681b      	ldr	r3, [r3, #0]
 8011ece:	1e5a      	subs	r2, r3, #1
 8011ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8011f04 <_tx_thread_create+0x230>)
 8011ed2:	601a      	str	r2, [r3, #0]
 8011ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ed6:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011ed8:	69bb      	ldr	r3, [r7, #24]
 8011eda:	f383 8810 	msr	PRIMASK, r3
}
 8011ede:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8011ee0:	f000 fb30 	bl	8012544 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 8011ee4:	2300      	movs	r3, #0
}
 8011ee6:	0018      	movs	r0, r3
 8011ee8:	46bd      	mov	sp, r7
 8011eea:	b018      	add	sp, #96	@ 0x60
 8011eec:	bd80      	pop	{r7, pc}
 8011eee:	46c0      	nop			@ (mov r8, r8)
 8011ef0:	08012cb9 	.word	0x08012cb9
 8011ef4:	080122f1 	.word	0x080122f1
 8011ef8:	54485244 	.word	0x54485244
 8011efc:	2001121c 	.word	0x2001121c
 8011f00:	20011218 	.word	0x20011218
 8011f04:	200112a8 	.word	0x200112a8
 8011f08:	20000010 	.word	0x20000010
 8011f0c:	f0f0f0ef 	.word	0xf0f0f0ef
 8011f10:	20011214 	.word	0x20011214

08011f14 <_tx_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_delete(TX_THREAD *thread_ptr)
{
 8011f14:	b580      	push	{r7, lr}
 8011f16:	b08a      	sub	sp, #40	@ 0x28
 8011f18:	af00      	add	r7, sp, #0
 8011f1a:	6078      	str	r0, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8011f1c:	2300      	movs	r3, #0
 8011f1e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011f20:	f3ef 8310 	mrs	r3, PRIMASK
 8011f24:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011f26:	b672      	cpsid	i
    return(primask_value);
 8011f28:	697b      	ldr	r3, [r7, #20]

    /* Lockout interrupts while the thread is being deleted.  */
    TX_DISABLE
 8011f2a:	623b      	str	r3, [r7, #32]

    /* Check for proper status of this thread to delete.  */
    if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011f30:	2b01      	cmp	r3, #1
 8011f32:	d00b      	beq.n	8011f4c <_tx_thread_delete+0x38>
    {

        /* Now check for terminated state.  */
        if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011f38:	2b02      	cmp	r3, #2
 8011f3a:	d007      	beq.n	8011f4c <_tx_thread_delete+0x38>
 8011f3c:	6a3b      	ldr	r3, [r7, #32]
 8011f3e:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011f40:	693b      	ldr	r3, [r7, #16]
 8011f42:	f383 8810 	msr	PRIMASK, r3
}
 8011f46:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Thread not completed or terminated - return an error!  */
            status =  TX_DELETE_ERROR;
 8011f48:	2311      	movs	r3, #17
 8011f4a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }

    /* Determine if the delete operation is okay.  */
    if (status == TX_SUCCESS)
 8011f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d12d      	bne.n	8011fae <_tx_thread_delete+0x9a>

        /* Unregister thread in the thread array structure.  */
        TX_EL_THREAD_UNREGISTER(thread_ptr)

        /* Clear the thread ID to make it invalid.  */
        thread_ptr -> tx_thread_id =  TX_CLEAR_ID;
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	2200      	movs	r2, #0
 8011f56:	601a      	str	r2, [r3, #0]

        /* Decrement the number of created threads.  */
        _tx_thread_created_count--;
 8011f58:	4b17      	ldr	r3, [pc, #92]	@ (8011fb8 <_tx_thread_delete+0xa4>)
 8011f5a:	681b      	ldr	r3, [r3, #0]
 8011f5c:	1e5a      	subs	r2, r3, #1
 8011f5e:	4b16      	ldr	r3, [pc, #88]	@ (8011fb8 <_tx_thread_delete+0xa4>)
 8011f60:	601a      	str	r2, [r3, #0]

        /* See if the thread is the only one on the list.  */
        if (_tx_thread_created_count == TX_EMPTY)
 8011f62:	4b15      	ldr	r3, [pc, #84]	@ (8011fb8 <_tx_thread_delete+0xa4>)
 8011f64:	681b      	ldr	r3, [r3, #0]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d103      	bne.n	8011f72 <_tx_thread_delete+0x5e>
        {

            /* Only created thread, just set the created list to NULL.  */
            _tx_thread_created_ptr =  TX_NULL;
 8011f6a:	4b14      	ldr	r3, [pc, #80]	@ (8011fbc <_tx_thread_delete+0xa8>)
 8011f6c:	2200      	movs	r2, #0
 8011f6e:	601a      	str	r2, [r3, #0]
 8011f70:	e017      	b.n	8011fa2 <_tx_thread_delete+0x8e>
        }
        else
        {

            /* Otherwise, not the only created thread, link-up the neighbors.  */
            next_thread =                                thread_ptr -> tx_thread_created_next;
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	2288      	movs	r2, #136	@ 0x88
 8011f76:	589b      	ldr	r3, [r3, r2]
 8011f78:	61fb      	str	r3, [r7, #28]
            previous_thread =                            thread_ptr -> tx_thread_created_previous;
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	228c      	movs	r2, #140	@ 0x8c
 8011f7e:	589b      	ldr	r3, [r3, r2]
 8011f80:	61bb      	str	r3, [r7, #24]
            next_thread -> tx_thread_created_previous =  previous_thread;
 8011f82:	69fb      	ldr	r3, [r7, #28]
 8011f84:	218c      	movs	r1, #140	@ 0x8c
 8011f86:	69ba      	ldr	r2, [r7, #24]
 8011f88:	505a      	str	r2, [r3, r1]
            previous_thread -> tx_thread_created_next =  next_thread;
 8011f8a:	69bb      	ldr	r3, [r7, #24]
 8011f8c:	2188      	movs	r1, #136	@ 0x88
 8011f8e:	69fa      	ldr	r2, [r7, #28]
 8011f90:	505a      	str	r2, [r3, r1]

            /* See if we have to update the created list head pointer.  */
            if (_tx_thread_created_ptr == thread_ptr)
 8011f92:	4b0a      	ldr	r3, [pc, #40]	@ (8011fbc <_tx_thread_delete+0xa8>)
 8011f94:	681b      	ldr	r3, [r3, #0]
 8011f96:	687a      	ldr	r2, [r7, #4]
 8011f98:	429a      	cmp	r2, r3
 8011f9a:	d102      	bne.n	8011fa2 <_tx_thread_delete+0x8e>
            {

                /* Yes, move the head pointer to the next link. */
                _tx_thread_created_ptr =  next_thread;
 8011f9c:	4b07      	ldr	r3, [pc, #28]	@ (8011fbc <_tx_thread_delete+0xa8>)
 8011f9e:	69fa      	ldr	r2, [r7, #28]
 8011fa0:	601a      	str	r2, [r3, #0]
 8011fa2:	6a3b      	ldr	r3, [r7, #32]
 8011fa4:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011fa6:	68fb      	ldr	r3, [r7, #12]
 8011fa8:	f383 8810 	msr	PRIMASK, r3
}
 8011fac:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Return completion status.  */
    return(status);
 8011fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011fb0:	0018      	movs	r0, r3
 8011fb2:	46bd      	mov	sp, r7
 8011fb4:	b00a      	add	sp, #40	@ 0x28
 8011fb6:	bd80      	pop	{r7, pc}
 8011fb8:	2001121c 	.word	0x2001121c
 8011fbc:	20011218 	.word	0x20011218

08011fc0 <_tx_thread_identify>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
TX_THREAD  *_tx_thread_identify(VOID)
{
 8011fc0:	b580      	push	{r7, lr}
 8011fc2:	b084      	sub	sp, #16
 8011fc4:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8011fc6:	f3ef 8310 	mrs	r3, PRIMASK
 8011fca:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8011fcc:	b672      	cpsid	i
    return(primask_value);
 8011fce:	683b      	ldr	r3, [r7, #0]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts to put the timer on the created list.  */
    TX_DISABLE
 8011fd0:	60fb      	str	r3, [r7, #12]

   /* Log this kernel call.  */
    TX_EL_THREAD_IDENTIFY_INSERT

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8011fd2:	4b07      	ldr	r3, [pc, #28]	@ (8011ff0 <_tx_thread_identify+0x30>)
 8011fd4:	681b      	ldr	r3, [r3, #0]
 8011fd6:	60bb      	str	r3, [r7, #8]
 8011fd8:	68fb      	ldr	r3, [r7, #12]
 8011fda:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	f383 8810 	msr	PRIMASK, r3
}
 8011fe2:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return the current thread pointer.  */
    return(thread_ptr);
 8011fe4:	68bb      	ldr	r3, [r7, #8]
}
 8011fe6:	0018      	movs	r0, r3
 8011fe8:	46bd      	mov	sp, r7
 8011fea:	b004      	add	sp, #16
 8011fec:	bd80      	pop	{r7, pc}
 8011fee:	46c0      	nop			@ (mov r8, r8)
 8011ff0:	20011210 	.word	0x20011210

08011ff4 <_tx_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 8011ff4:	b580      	push	{r7, lr}
 8011ff6:	b088      	sub	sp, #32
 8011ff8:	af00      	add	r7, sp, #0
 8011ffa:	60f8      	str	r0, [r7, #12]
 8011ffc:	60b9      	str	r1, [r7, #8]
 8011ffe:	607a      	str	r2, [r7, #4]
 8012000:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012002:	f3ef 8310 	mrs	r3, PRIMASK
 8012006:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012008:	b672      	cpsid	i
    return(primask_value);
 801200a:	69bb      	ldr	r3, [r7, #24]

TX_INTERRUPT_SAVE_AREA


    /* Disable interrupts.  */
    TX_DISABLE
 801200c:	61fb      	str	r3, [r7, #28]

    /* Retrieve all the pertinent information and return it in the supplied
       destinations.  */

    /* Retrieve the name of the thread.  */
    if (name != TX_NULL)
 801200e:	68bb      	ldr	r3, [r7, #8]
 8012010:	2b00      	cmp	r3, #0
 8012012:	d003      	beq.n	801201c <_tx_thread_info_get+0x28>
    {

        *name =  thread_ptr -> tx_thread_name;
 8012014:	68fb      	ldr	r3, [r7, #12]
 8012016:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012018:	68bb      	ldr	r3, [r7, #8]
 801201a:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current state.  */
    if (state != TX_NULL)
 801201c:	687b      	ldr	r3, [r7, #4]
 801201e:	2b00      	cmp	r3, #0
 8012020:	d003      	beq.n	801202a <_tx_thread_info_get+0x36>
    {

        *state =  thread_ptr -> tx_thread_state;
 8012022:	68fb      	ldr	r3, [r7, #12]
 8012024:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012026:	687b      	ldr	r3, [r7, #4]
 8012028:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the number of times the thread has been scheduled.  */
    if (run_count != TX_NULL)
 801202a:	683b      	ldr	r3, [r7, #0]
 801202c:	2b00      	cmp	r3, #0
 801202e:	d003      	beq.n	8012038 <_tx_thread_info_get+0x44>
    {

        *run_count =  thread_ptr -> tx_thread_run_count;
 8012030:	68fb      	ldr	r3, [r7, #12]
 8012032:	685a      	ldr	r2, [r3, #4]
 8012034:	683b      	ldr	r3, [r7, #0]
 8012036:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's priority.  */
    if (priority != TX_NULL)
 8012038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801203a:	2b00      	cmp	r3, #0
 801203c:	d004      	beq.n	8012048 <_tx_thread_info_get+0x54>
    {

        *priority =  thread_ptr -> tx_thread_user_priority;
 801203e:	68fb      	ldr	r3, [r7, #12]
 8012040:	2294      	movs	r2, #148	@ 0x94
 8012042:	589a      	ldr	r2, [r3, r2]
 8012044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012046:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's preemption-threshold.  */
    if (preemption_threshold != TX_NULL)
 8012048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801204a:	2b00      	cmp	r3, #0
 801204c:	d004      	beq.n	8012058 <_tx_thread_info_get+0x64>
    {

        *preemption_threshold =  thread_ptr -> tx_thread_user_preempt_threshold;
 801204e:	68fb      	ldr	r3, [r7, #12]
 8012050:	2298      	movs	r2, #152	@ 0x98
 8012052:	589a      	ldr	r2, [r3, r2]
 8012054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012056:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the thread's current time-slice.  */
    if (time_slice != TX_NULL)
 8012058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801205a:	2b00      	cmp	r3, #0
 801205c:	d003      	beq.n	8012066 <_tx_thread_info_get+0x72>
    {

        *time_slice =  thread_ptr -> tx_thread_time_slice;
 801205e:	68fb      	ldr	r3, [r7, #12]
 8012060:	699a      	ldr	r2, [r3, #24]
 8012062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012064:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next created thread.  */
    if (next_thread != TX_NULL)
 8012066:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012068:	2b00      	cmp	r3, #0
 801206a:	d004      	beq.n	8012076 <_tx_thread_info_get+0x82>
    {

        *next_thread =  thread_ptr -> tx_thread_created_next;
 801206c:	68fb      	ldr	r3, [r7, #12]
 801206e:	2288      	movs	r2, #136	@ 0x88
 8012070:	589a      	ldr	r2, [r3, r2]
 8012072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012074:	601a      	str	r2, [r3, #0]
    }

    /* Pickup the next thread suspended.  */
    if (next_suspended_thread != TX_NULL)
 8012076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012078:	2b00      	cmp	r3, #0
 801207a:	d003      	beq.n	8012084 <_tx_thread_info_get+0x90>
    {

        *next_suspended_thread =  thread_ptr -> tx_thread_suspended_next;
 801207c:	68fb      	ldr	r3, [r7, #12]
 801207e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8012080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012082:	601a      	str	r2, [r3, #0]
 8012084:	69fb      	ldr	r3, [r7, #28]
 8012086:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012088:	697b      	ldr	r3, [r7, #20]
 801208a:	f383 8810 	msr	PRIMASK, r3
}
 801208e:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return completion status.  */
    return(TX_SUCCESS);
 8012090:	2300      	movs	r3, #0
}
 8012092:	0018      	movs	r0, r3
 8012094:	46bd      	mov	sp, r7
 8012096:	b008      	add	sp, #32
 8012098:	bd80      	pop	{r7, pc}
	...

0801209c <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 801209c:	b580      	push	{r7, lr}
 801209e:	b088      	sub	sp, #32
 80120a0:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 80120a2:	4b28      	ldr	r3, [pc, #160]	@ (8012144 <_tx_thread_initialize+0xa8>)
 80120a4:	2200      	movs	r2, #0
 80120a6:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 80120a8:	4b27      	ldr	r3, [pc, #156]	@ (8012148 <_tx_thread_initialize+0xac>)
 80120aa:	2200      	movs	r2, #0
 80120ac:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 80120ae:	4b27      	ldr	r3, [pc, #156]	@ (801214c <_tx_thread_initialize+0xb0>)
 80120b0:	61fb      	str	r3, [r7, #28]
 80120b2:	230f      	movs	r3, #15
 80120b4:	18fb      	adds	r3, r7, r3
 80120b6:	2200      	movs	r2, #0
 80120b8:	701a      	strb	r2, [r3, #0]
 80120ba:	2304      	movs	r3, #4
 80120bc:	60bb      	str	r3, [r7, #8]
 80120be:	2300      	movs	r3, #0
 80120c0:	61bb      	str	r3, [r7, #24]
 80120c2:	e009      	b.n	80120d8 <_tx_thread_initialize+0x3c>
 80120c4:	69fb      	ldr	r3, [r7, #28]
 80120c6:	1c5a      	adds	r2, r3, #1
 80120c8:	61fa      	str	r2, [r7, #28]
 80120ca:	220f      	movs	r2, #15
 80120cc:	18ba      	adds	r2, r7, r2
 80120ce:	7812      	ldrb	r2, [r2, #0]
 80120d0:	701a      	strb	r2, [r3, #0]
 80120d2:	69bb      	ldr	r3, [r7, #24]
 80120d4:	3301      	adds	r3, #1
 80120d6:	61bb      	str	r3, [r7, #24]
 80120d8:	69ba      	ldr	r2, [r7, #24]
 80120da:	68bb      	ldr	r3, [r7, #8]
 80120dc:	429a      	cmp	r2, r3
 80120de:	d3f1      	bcc.n	80120c4 <_tx_thread_initialize+0x28>
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80120e0:	4b1b      	ldr	r3, [pc, #108]	@ (8012150 <_tx_thread_initialize+0xb4>)
 80120e2:	2220      	movs	r2, #32
 80120e4:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 80120e6:	4b1b      	ldr	r3, [pc, #108]	@ (8012154 <_tx_thread_initialize+0xb8>)
 80120e8:	617b      	str	r3, [r7, #20]
 80120ea:	1dfb      	adds	r3, r7, #7
 80120ec:	2200      	movs	r2, #0
 80120ee:	701a      	strb	r2, [r3, #0]
 80120f0:	2380      	movs	r3, #128	@ 0x80
 80120f2:	603b      	str	r3, [r7, #0]
 80120f4:	2300      	movs	r3, #0
 80120f6:	613b      	str	r3, [r7, #16]
 80120f8:	e008      	b.n	801210c <_tx_thread_initialize+0x70>
 80120fa:	697b      	ldr	r3, [r7, #20]
 80120fc:	1c5a      	adds	r2, r3, #1
 80120fe:	617a      	str	r2, [r7, #20]
 8012100:	1dfa      	adds	r2, r7, #7
 8012102:	7812      	ldrb	r2, [r2, #0]
 8012104:	701a      	strb	r2, [r3, #0]
 8012106:	693b      	ldr	r3, [r7, #16]
 8012108:	3301      	adds	r3, #1
 801210a:	613b      	str	r3, [r7, #16]
 801210c:	693a      	ldr	r2, [r7, #16]
 801210e:	683b      	ldr	r3, [r7, #0]
 8012110:	429a      	cmp	r2, r3
 8012112:	d3f2      	bcc.n	80120fa <_tx_thread_initialize+0x5e>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8012114:	4b10      	ldr	r3, [pc, #64]	@ (8012158 <_tx_thread_initialize+0xbc>)
 8012116:	2200      	movs	r2, #0
 8012118:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 801211a:	4b10      	ldr	r3, [pc, #64]	@ (801215c <_tx_thread_initialize+0xc0>)
 801211c:	2200      	movs	r2, #0
 801211e:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8012120:	4b0f      	ldr	r3, [pc, #60]	@ (8012160 <_tx_thread_initialize+0xc4>)
 8012122:	2200      	movs	r2, #0
 8012124:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8012126:	4b0f      	ldr	r3, [pc, #60]	@ (8012164 <_tx_thread_initialize+0xc8>)
 8012128:	2200      	movs	r2, #0
 801212a:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 801212c:	4b0e      	ldr	r3, [pc, #56]	@ (8012168 <_tx_thread_initialize+0xcc>)
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	2285      	movs	r2, #133	@ 0x85
 8012132:	0452      	lsls	r2, r2, #17
 8012134:	431a      	orrs	r2, r3
    _tx_build_options =  _tx_build_options 
 8012136:	4b0c      	ldr	r3, [pc, #48]	@ (8012168 <_tx_thread_initialize+0xcc>)
 8012138:	601a      	str	r2, [r3, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 801213a:	46c0      	nop			@ (mov r8, r8)
 801213c:	46bd      	mov	sp, r7
 801213e:	b008      	add	sp, #32
 8012140:	bd80      	pop	{r7, pc}
 8012142:	46c0      	nop			@ (mov r8, r8)
 8012144:	20011210 	.word	0x20011210
 8012148:	20011214 	.word	0x20011214
 801214c:	20011220 	.word	0x20011220
 8012150:	20011224 	.word	0x20011224
 8012154:	20011228 	.word	0x20011228
 8012158:	20011218 	.word	0x20011218
 801215c:	2001121c 	.word	0x2001121c
 8012160:	200112a8 	.word	0x200112a8
 8012164:	200112ac 	.word	0x200112ac
 8012168:	200112b0 	.word	0x200112b0

0801216c <_tx_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_relinquish(VOID)
{
 801216c:	b580      	push	{r7, lr}
 801216e:	b08a      	sub	sp, #40	@ 0x28
 8012170:	af00      	add	r7, sp, #0
UINT            priority;
TX_THREAD       *thread_ptr;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8012172:	4b29      	ldr	r3, [pc, #164]	@ (8012218 <_tx_thread_relinquish+0xac>)
 8012174:	681b      	ldr	r3, [r3, #0]
 8012176:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012178:	f3ef 8310 	mrs	r3, PRIMASK
 801217c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801217e:	b672      	cpsid	i
    return(primask_value);
 8012180:	69bb      	ldr	r3, [r7, #24]
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Disable interrupts.  */
    TX_DISABLE
 8012182:	623b      	str	r3, [r7, #32]

#ifndef TX_NO_TIMER

    /* Reset time slice for current thread.  */
    _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8012184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012186:	69da      	ldr	r2, [r3, #28]
 8012188:	4b24      	ldr	r3, [pc, #144]	@ (801221c <_tx_thread_relinquish+0xb0>)
 801218a:	601a      	str	r2, [r3, #0]
#endif

    /* Pickup the thread's priority.  */
    priority =  thread_ptr -> tx_thread_priority;
 801218c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801218e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012190:	61fb      	str	r3, [r7, #28]

    /* Determine if there is another thread at the same priority.  */
    if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8012192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012194:	6a1b      	ldr	r3, [r3, #32]
 8012196:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012198:	429a      	cmp	r2, r3
 801219a:	d009      	beq.n	80121b0 <_tx_thread_relinquish+0x44>
    {

        /* Yes, there is another thread at this priority, make it the highest at
           this priority level.  */
        _tx_thread_priority_list[priority] =  thread_ptr -> tx_thread_ready_next;
 801219c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801219e:	6a19      	ldr	r1, [r3, #32]
 80121a0:	4b1f      	ldr	r3, [pc, #124]	@ (8012220 <_tx_thread_relinquish+0xb4>)
 80121a2:	69fa      	ldr	r2, [r7, #28]
 80121a4:	0092      	lsls	r2, r2, #2
 80121a6:	50d1      	str	r1, [r2, r3]

        /* Mark the new thread as the one to execute.  */
        _tx_thread_execute_ptr = thread_ptr -> tx_thread_ready_next;
 80121a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80121aa:	6a1a      	ldr	r2, [r3, #32]
 80121ac:	4b1d      	ldr	r3, [pc, #116]	@ (8012224 <_tx_thread_relinquish+0xb8>)
 80121ae:	601a      	str	r2, [r3, #0]
    }

    /* Determine if there is a higher-priority thread ready.  */
    if (_tx_thread_highest_priority < priority)
 80121b0:	4b1d      	ldr	r3, [pc, #116]	@ (8012228 <_tx_thread_relinquish+0xbc>)
 80121b2:	681b      	ldr	r3, [r3, #0]
 80121b4:	69fa      	ldr	r2, [r7, #28]
 80121b6:	429a      	cmp	r2, r3
 80121b8:	d906      	bls.n	80121c8 <_tx_thread_relinquish+0x5c>
    {

        /* Yes, there is a higher priority thread ready to execute.  Make
           it visible to the thread scheduler.  */
        _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80121ba:	4b1b      	ldr	r3, [pc, #108]	@ (8012228 <_tx_thread_relinquish+0xbc>)
 80121bc:	681a      	ldr	r2, [r3, #0]
 80121be:	4b18      	ldr	r3, [pc, #96]	@ (8012220 <_tx_thread_relinquish+0xb4>)
 80121c0:	0092      	lsls	r2, r2, #2
 80121c2:	58d2      	ldr	r2, [r2, r3]
 80121c4:	4b17      	ldr	r3, [pc, #92]	@ (8012224 <_tx_thread_relinquish+0xb8>)
 80121c6:	601a      	str	r2, [r3, #0]
 80121c8:	6a3b      	ldr	r3, [r7, #32]
 80121ca:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80121cc:	697b      	ldr	r3, [r7, #20]
 80121ce:	f383 8810 	msr	PRIMASK, r3
}
 80121d2:	46c0      	nop			@ (mov r8, r8)

    /* Restore previous interrupt posture.  */
    TX_RESTORE

    /* Determine if this thread needs to return to the system.  */
    if (_tx_thread_execute_ptr != thread_ptr)
 80121d4:	4b13      	ldr	r3, [pc, #76]	@ (8012224 <_tx_thread_relinquish+0xb8>)
 80121d6:	681b      	ldr	r3, [r3, #0]
 80121d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80121da:	429a      	cmp	r2, r3
 80121dc:	d017      	beq.n	801220e <_tx_thread_relinquish+0xa2>

__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80121de:	4b13      	ldr	r3, [pc, #76]	@ (801222c <_tx_thread_relinquish+0xc0>)
 80121e0:	2280      	movs	r2, #128	@ 0x80
 80121e2:	0552      	lsls	r2, r2, #21
 80121e4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80121e6:	f3ef 8305 	mrs	r3, IPSR
 80121ea:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80121ec:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 80121ee:	2b00      	cmp	r3, #0
 80121f0:	d10c      	bne.n	801220c <_tx_thread_relinquish+0xa0>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80121f2:	f3ef 8310 	mrs	r3, PRIMASK
 80121f6:	60fb      	str	r3, [r7, #12]
    return(primask_value);
 80121f8:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_primask_value();
 80121fa:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 80121fc:	b662      	cpsie	i
}
 80121fe:	46c0      	nop			@ (mov r8, r8)
 8012200:	68bb      	ldr	r3, [r7, #8]
 8012202:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	f383 8810 	msr	PRIMASK, r3
}
 801220a:	46c0      	nop			@ (mov r8, r8)
        __enable_interrupts();
        __restore_interrupts(interrupt_save);
    }   
}
 801220c:	46c0      	nop			@ (mov r8, r8)

        /* Transfer control to the system so the scheduler can execute
           the next thread.  */
        _tx_thread_system_return();
    }
}
 801220e:	46c0      	nop			@ (mov r8, r8)
 8012210:	46bd      	mov	sp, r7
 8012212:	b00a      	add	sp, #40	@ 0x28
 8012214:	bd80      	pop	{r7, pc}
 8012216:	46c0      	nop			@ (mov r8, r8)
 8012218:	20011210 	.word	0x20011210
 801221c:	20011814 	.word	0x20011814
 8012220:	20011228 	.word	0x20011228
 8012224:	20011214 	.word	0x20011214
 8012228:	20011224 	.word	0x20011224
 801222c:	e000ed04 	.word	0xe000ed04

08012230 <_tx_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_resume(TX_THREAD *thread_ptr)
{
 8012230:	b580      	push	{r7, lr}
 8012232:	b08a      	sub	sp, #40	@ 0x28
 8012234:	af00      	add	r7, sp, #0
 8012236:	6078      	str	r0, [r7, #4]

TX_INTERRUPT_SAVE_AREA

UINT        status;
TX_THREAD   *saved_thread_ptr;
UINT        saved_threshold =  ((UINT) 0);
 8012238:	2300      	movs	r3, #0
 801223a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801223c:	f3ef 8310 	mrs	r3, PRIMASK
 8012240:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012242:	b672      	cpsid	i
    return(primask_value);
 8012244:	697b      	ldr	r3, [r7, #20]
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8012246:	61bb      	str	r3, [r7, #24]
    /* Log this kernel call.  */
    TX_EL_THREAD_RESUME_INSERT

    /* Determine if the thread is suspended or in the process of suspending.
       If so, call the thread resume processing.  */
    if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 8012248:	687b      	ldr	r3, [r7, #4]
 801224a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801224c:	2b03      	cmp	r3, #3
 801224e:	d130      	bne.n	80122b2 <_tx_thread_resume+0x82>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012250:	f3ef 8305 	mrs	r3, IPSR
 8012254:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8012256:	693a      	ldr	r2, [r7, #16]
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8012258:	4b21      	ldr	r3, [pc, #132]	@ (80122e0 <_tx_thread_resume+0xb0>)
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	4313      	orrs	r3, r2
 801225e:	4a21      	ldr	r2, [pc, #132]	@ (80122e4 <_tx_thread_resume+0xb4>)
 8012260:	4293      	cmp	r3, r2
 8012262:	d90d      	bls.n	8012280 <_tx_thread_resume+0x50>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8012264:	4b20      	ldr	r3, [pc, #128]	@ (80122e8 <_tx_thread_resume+0xb8>)
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	623b      	str	r3, [r7, #32]

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 801226a:	6a3b      	ldr	r3, [r7, #32]
 801226c:	2b00      	cmp	r3, #0
 801226e:	d009      	beq.n	8012284 <_tx_thread_resume+0x54>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8012270:	6a3b      	ldr	r3, [r7, #32]
 8012272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012274:	61fb      	str	r3, [r7, #28]

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8012276:	6a3b      	ldr	r3, [r7, #32]
 8012278:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801227a:	6a3b      	ldr	r3, [r7, #32]
 801227c:	63da      	str	r2, [r3, #60]	@ 0x3c
 801227e:	e001      	b.n	8012284 <_tx_thread_resume+0x54>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8012280:	2300      	movs	r3, #0
 8012282:	623b      	str	r3, [r7, #32]
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 8012284:	4b19      	ldr	r3, [pc, #100]	@ (80122ec <_tx_thread_resume+0xbc>)
 8012286:	681b      	ldr	r3, [r3, #0]
 8012288:	1c5a      	adds	r2, r3, #1
 801228a:	4b18      	ldr	r3, [pc, #96]	@ (80122ec <_tx_thread_resume+0xbc>)
 801228c:	601a      	str	r2, [r3, #0]
 801228e:	69bb      	ldr	r3, [r7, #24]
 8012290:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012292:	68fb      	ldr	r3, [r7, #12]
 8012294:	f383 8810 	msr	PRIMASK, r3
}
 8012298:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Call the actual resume service to resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 801229a:	687b      	ldr	r3, [r7, #4]
 801229c:	0018      	movs	r0, r3
 801229e:	f000 f989 	bl	80125b4 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 80122a2:	6a3b      	ldr	r3, [r7, #32]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d002      	beq.n	80122ae <_tx_thread_resume+0x7e>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 80122a8:	6a3b      	ldr	r3, [r7, #32]
 80122aa:	69fa      	ldr	r2, [r7, #28]
 80122ac:	63da      	str	r2, [r3, #60]	@ 0x3c
        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#else

        /* Return successful completion.  */
        return(TX_SUCCESS);
 80122ae:	2300      	movs	r3, #0
 80122b0:	e012      	b.n	80122d8 <_tx_thread_resume+0xa8>

        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#endif
    }
    else if (thread_ptr -> tx_thread_delayed_suspend == TX_TRUE)
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80122b6:	2b01      	cmp	r3, #1
 80122b8:	d105      	bne.n	80122c6 <_tx_thread_resume+0x96>
    {

        /* Clear the delayed suspension.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	2200      	movs	r2, #0
 80122be:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Setup delayed suspend lifted return status.  */
        status =  TX_SUSPEND_LIFTED;
 80122c0:	2319      	movs	r3, #25
 80122c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80122c4:	e001      	b.n	80122ca <_tx_thread_resume+0x9a>
    }
    else
    {

        /* Setup invalid resume return status.  */
        status =  TX_RESUME_ERROR;
 80122c6:	2312      	movs	r3, #18
 80122c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80122ca:	69bb      	ldr	r3, [r7, #24]
 80122cc:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80122ce:	68bb      	ldr	r3, [r7, #8]
 80122d0:	f383 8810 	msr	PRIMASK, r3
}
 80122d4:	46c0      	nop			@ (mov r8, r8)
        }
    }
#endif

    /* Return completion status. */
    return(status);
 80122d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80122d8:	0018      	movs	r0, r3
 80122da:	46bd      	mov	sp, r7
 80122dc:	b00a      	add	sp, #40	@ 0x28
 80122de:	bd80      	pop	{r7, pc}
 80122e0:	20000010 	.word	0x20000010
 80122e4:	f0f0f0ef 	.word	0xf0f0f0ef
 80122e8:	20011214 	.word	0x20011214
 80122ec:	200112a8 	.word	0x200112a8

080122f0 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 80122f0:	b580      	push	{r7, lr}
 80122f2:	b084      	sub	sp, #16
 80122f4:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80122f6:	4b1a      	ldr	r3, [pc, #104]	@ (8012360 <_tx_thread_shell_entry+0x70>)
 80122f8:	681b      	ldr	r3, [r3, #0]
 80122fa:	60fb      	str	r3, [r7, #12]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 80122fc:	68fb      	ldr	r3, [r7, #12]
 80122fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012300:	68fb      	ldr	r3, [r7, #12]
 8012302:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012304:	0018      	movs	r0, r3
 8012306:	4790      	blx	r2

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8012308:	4b16      	ldr	r3, [pc, #88]	@ (8012364 <_tx_thread_shell_entry+0x74>)
 801230a:	681b      	ldr	r3, [r3, #0]
 801230c:	2b00      	cmp	r3, #0
 801230e:	d004      	beq.n	801231a <_tx_thread_shell_entry+0x2a>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8012310:	4b14      	ldr	r3, [pc, #80]	@ (8012364 <_tx_thread_shell_entry+0x74>)
 8012312:	681b      	ldr	r3, [r3, #0]
 8012314:	68fa      	ldr	r2, [r7, #12]
 8012316:	0010      	movs	r0, r2
 8012318:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801231a:	f3ef 8310 	mrs	r3, PRIMASK
 801231e:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012320:	b672      	cpsid	i
    return(primask_value);
 8012322:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 8012324:	60bb      	str	r3, [r7, #8]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8012326:	68fb      	ldr	r3, [r7, #12]
 8012328:	2201      	movs	r2, #1
 801232a:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 801232c:	68fb      	ldr	r3, [r7, #12]
 801232e:	2201      	movs	r2, #1
 8012330:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	2200      	movs	r2, #0
 8012336:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8012338:	4b0b      	ldr	r3, [pc, #44]	@ (8012368 <_tx_thread_shell_entry+0x78>)
 801233a:	681b      	ldr	r3, [r3, #0]
 801233c:	1c5a      	adds	r2, r3, #1
 801233e:	4b0a      	ldr	r3, [pc, #40]	@ (8012368 <_tx_thread_shell_entry+0x78>)
 8012340:	601a      	str	r2, [r3, #0]
 8012342:	68bb      	ldr	r3, [r7, #8]
 8012344:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	f383 8810 	msr	PRIMASK, r3
}
 801234c:	46c0      	nop			@ (mov r8, r8)
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 801234e:	68fb      	ldr	r3, [r7, #12]
 8012350:	0018      	movs	r0, r3
 8012352:	f000 fa2f 	bl	80127b4 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8012356:	46c0      	nop			@ (mov r8, r8)
 8012358:	46bd      	mov	sp, r7
 801235a:	b004      	add	sp, #16
 801235c:	bd80      	pop	{r7, pc}
 801235e:	46c0      	nop			@ (mov r8, r8)
 8012360:	20011210 	.word	0x20011210
 8012364:	200112ac 	.word	0x200112ac
 8012368:	200112a8 	.word	0x200112a8

0801236c <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 801236c:	b580      	push	{r7, lr}
 801236e:	b08e      	sub	sp, #56	@ 0x38
 8012370:	af00      	add	r7, sp, #0
 8012372:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012374:	f3ef 8310 	mrs	r3, PRIMASK
 8012378:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" CPSID i" : : : "memory" );
 801237a:	b672      	cpsid	i
    return(primask_value);
 801237c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 801237e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8012380:	4b35      	ldr	r3, [pc, #212]	@ (8012458 <_tx_thread_sleep+0xec>)
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 8012386:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012388:	2b00      	cmp	r3, #0
 801238a:	d108      	bne.n	801239e <_tx_thread_sleep+0x32>
 801238c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801238e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012392:	f383 8810 	msr	PRIMASK, r3
}
 8012396:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8012398:	2313      	movs	r3, #19
 801239a:	637b      	str	r3, [r7, #52]	@ 0x34
 801239c:	e056      	b.n	801244c <_tx_thread_sleep+0xe0>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801239e:	f3ef 8305 	mrs	r3, IPSR
 80123a2:	623b      	str	r3, [r7, #32]
    return(ipsr_value);
 80123a4:	6a3a      	ldr	r2, [r7, #32]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80123a6:	4b2d      	ldr	r3, [pc, #180]	@ (801245c <_tx_thread_sleep+0xf0>)
 80123a8:	681b      	ldr	r3, [r3, #0]
 80123aa:	4313      	orrs	r3, r2
 80123ac:	d008      	beq.n	80123c0 <_tx_thread_sleep+0x54>
 80123ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123b0:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80123b2:	69fb      	ldr	r3, [r7, #28]
 80123b4:	f383 8810 	msr	PRIMASK, r3
}
 80123b8:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80123ba:	2313      	movs	r3, #19
 80123bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80123be:	e045      	b.n	801244c <_tx_thread_sleep+0xe0>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 80123c0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80123c2:	4b27      	ldr	r3, [pc, #156]	@ (8012460 <_tx_thread_sleep+0xf4>)
 80123c4:	429a      	cmp	r2, r3
 80123c6:	d108      	bne.n	80123da <_tx_thread_sleep+0x6e>
 80123c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123ca:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80123cc:	69bb      	ldr	r3, [r7, #24]
 80123ce:	f383 8810 	msr	PRIMASK, r3
}
 80123d2:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80123d4:	2313      	movs	r3, #19
 80123d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80123d8:	e038      	b.n	801244c <_tx_thread_sleep+0xe0>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	2b00      	cmp	r3, #0
 80123de:	d108      	bne.n	80123f2 <_tx_thread_sleep+0x86>
 80123e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123e2:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80123e4:	697b      	ldr	r3, [r7, #20]
 80123e6:	f383 8810 	msr	PRIMASK, r3
}
 80123ea:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 80123ec:	2300      	movs	r3, #0
 80123ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80123f0:	e02c      	b.n	801244c <_tx_thread_sleep+0xe0>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 80123f2:	4b1c      	ldr	r3, [pc, #112]	@ (8012464 <_tx_thread_sleep+0xf8>)
 80123f4:	681b      	ldr	r3, [r3, #0]
 80123f6:	2b00      	cmp	r3, #0
 80123f8:	d008      	beq.n	801240c <_tx_thread_sleep+0xa0>
 80123fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123fc:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80123fe:	693b      	ldr	r3, [r7, #16]
 8012400:	f383 8810 	msr	PRIMASK, r3
}
 8012404:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 8012406:	2313      	movs	r3, #19
 8012408:	637b      	str	r3, [r7, #52]	@ 0x34
 801240a:	e01f      	b.n	801244c <_tx_thread_sleep+0xe0>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 801240c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801240e:	2204      	movs	r2, #4
 8012410:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012412:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012414:	2201      	movs	r2, #1
 8012416:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8012418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801241a:	2284      	movs	r2, #132	@ 0x84
 801241c:	2100      	movs	r1, #0
 801241e:	5099      	str	r1, [r3, r2]

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 8012420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012422:	687a      	ldr	r2, [r7, #4]
 8012424:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8012426:	4b0f      	ldr	r3, [pc, #60]	@ (8012464 <_tx_thread_sleep+0xf8>)
 8012428:	681b      	ldr	r3, [r3, #0]
 801242a:	1c5a      	adds	r2, r3, #1
 801242c:	4b0d      	ldr	r3, [pc, #52]	@ (8012464 <_tx_thread_sleep+0xf8>)
 801242e:	601a      	str	r2, [r3, #0]
 8012430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012432:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012434:	68fb      	ldr	r3, [r7, #12]
 8012436:	f383 8810 	msr	PRIMASK, r3
}
 801243a:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 801243c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801243e:	0018      	movs	r0, r3
 8012440:	f000 f9b8 	bl	80127b4 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8012444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012446:	2284      	movs	r2, #132	@ 0x84
 8012448:	589b      	ldr	r3, [r3, r2]
 801244a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 801244c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801244e:	0018      	movs	r0, r3
 8012450:	46bd      	mov	sp, r7
 8012452:	b00e      	add	sp, #56	@ 0x38
 8012454:	bd80      	pop	{r7, pc}
 8012456:	46c0      	nop			@ (mov r8, r8)
 8012458:	20011210 	.word	0x20011210
 801245c:	20000010 	.word	0x20000010
 8012460:	20011358 	.word	0x20011358
 8012464:	200112a8 	.word	0x200112a8

08012468 <_tx_thread_suspend>:
/*                                            a MISRA compliance issue,   */
/*                                            resulting in version 6.1.1  */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_suspend(TX_THREAD *thread_ptr)
{
 8012468:	b580      	push	{r7, lr}
 801246a:	b08a      	sub	sp, #40	@ 0x28
 801246c:	af00      	add	r7, sp, #0
 801246e:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012470:	f3ef 8310 	mrs	r3, PRIMASK
 8012474:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012476:	b672      	cpsid	i
    return(primask_value);
 8012478:	69bb      	ldr	r3, [r7, #24]


#ifndef TX_INLINE_THREAD_RESUME_SUSPEND

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 801247a:	623b      	str	r3, [r7, #32]

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 801247c:	4b2e      	ldr	r3, [pc, #184]	@ (8012538 <_tx_thread_suspend+0xd0>)
 801247e:	681b      	ldr	r3, [r3, #0]
 8012480:	61fb      	str	r3, [r7, #28]

    /* Log this kernel call.  */
    TX_EL_THREAD_SUSPEND_INSERT

    /* Check the specified thread's current status.  */
    if (thread_ptr -> tx_thread_state == TX_READY)
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012486:	2b00      	cmp	r3, #0
 8012488:	d130      	bne.n	80124ec <_tx_thread_suspend+0x84>
    {

        /* Initialize status to success.  */
        status =  TX_SUCCESS;
 801248a:	2300      	movs	r3, #0
 801248c:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801248e:	f3ef 8305 	mrs	r3, IPSR
 8012492:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8012494:	697a      	ldr	r2, [r7, #20]

        /* Determine if we are in a thread context.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 8012496:	4b29      	ldr	r3, [pc, #164]	@ (801253c <_tx_thread_suspend+0xd4>)
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	4313      	orrs	r3, r2
 801249c:	d109      	bne.n	80124b2 <_tx_thread_suspend+0x4a>
        {

            /* Yes, we are in a thread context.  */

            /* Determine if the current thread is also the suspending thread.  */
            if (current_thread == thread_ptr)
 801249e:	69fa      	ldr	r2, [r7, #28]
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	429a      	cmp	r2, r3
 80124a4:	d105      	bne.n	80124b2 <_tx_thread_suspend+0x4a>
            {

                /* Now determine if the preempt disable flag is non-zero.  */
                if (_tx_thread_preempt_disable != ((UINT) 0))
 80124a6:	4b26      	ldr	r3, [pc, #152]	@ (8012540 <_tx_thread_suspend+0xd8>)
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	2b00      	cmp	r3, #0
 80124ac:	d001      	beq.n	80124b2 <_tx_thread_suspend+0x4a>
                {

                    /* Current thread cannot suspend when the preempt disable flag is non-zero,
                       return an error.  */
                    status =  TX_SUSPEND_ERROR;
 80124ae:	2314      	movs	r3, #20
 80124b0:	627b      	str	r3, [r7, #36]	@ 0x24
                }
            }
        }

        /* Determine if the status is still successful.  */
        if (status == TX_SUCCESS)
 80124b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	d133      	bne.n	8012520 <_tx_thread_suspend+0xb8>
        {

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SUSPENDED;
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	2203      	movs	r2, #3
 80124bc:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80124be:	687b      	ldr	r3, [r7, #4]
 80124c0:	2201      	movs	r2, #1
 80124c2:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	2200      	movs	r2, #0
 80124c8:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 80124ca:	4b1d      	ldr	r3, [pc, #116]	@ (8012540 <_tx_thread_suspend+0xd8>)
 80124cc:	681b      	ldr	r3, [r3, #0]
 80124ce:	1c5a      	adds	r2, r3, #1
 80124d0:	4b1b      	ldr	r3, [pc, #108]	@ (8012540 <_tx_thread_suspend+0xd8>)
 80124d2:	601a      	str	r2, [r3, #0]
 80124d4:	6a3b      	ldr	r3, [r7, #32]
 80124d6:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80124d8:	693b      	ldr	r3, [r7, #16]
 80124da:	f383 8810 	msr	PRIMASK, r3
}
 80124de:	46c0      	nop			@ (mov r8, r8)

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	0018      	movs	r0, r3
 80124e4:	f000 f966 	bl	80127b4 <_tx_thread_system_suspend>
            /* Return success.  */
            status =  TX_SUCCESS;
#else

            /* If MISRA is not enabled, return directly.  */
            return(TX_SUCCESS);
 80124e8:	2300      	movs	r3, #0
 80124ea:	e020      	b.n	801252e <_tx_thread_suspend+0xc6>
#endif
        }
    }
    else if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80124f0:	2b02      	cmp	r3, #2
 80124f2:	d102      	bne.n	80124fa <_tx_thread_suspend+0x92>
    {

        /* Thread is terminated.  */
        status =  TX_SUSPEND_ERROR;
 80124f4:	2314      	movs	r3, #20
 80124f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80124f8:	e012      	b.n	8012520 <_tx_thread_suspend+0xb8>
    }
    else if (thread_ptr -> tx_thread_state == TX_COMPLETED)
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80124fe:	2b01      	cmp	r3, #1
 8012500:	d102      	bne.n	8012508 <_tx_thread_suspend+0xa0>
    {

        /* Thread is completed.  */
        status =  TX_SUSPEND_ERROR;
 8012502:	2314      	movs	r3, #20
 8012504:	627b      	str	r3, [r7, #36]	@ 0x24
 8012506:	e00b      	b.n	8012520 <_tx_thread_suspend+0xb8>
    }
    else if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801250c:	2b03      	cmp	r3, #3
 801250e:	d102      	bne.n	8012516 <_tx_thread_suspend+0xae>
    {

        /* Already suspended, just set status to success.  */
        status =  TX_SUCCESS;
 8012510:	2300      	movs	r3, #0
 8012512:	627b      	str	r3, [r7, #36]	@ 0x24
 8012514:	e004      	b.n	8012520 <_tx_thread_suspend+0xb8>
    }
    else
    {

        /* Just set the delayed suspension flag.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_TRUE;
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	2201      	movs	r2, #1
 801251a:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set status to success.  */
        status =  TX_SUCCESS;
 801251c:	2300      	movs	r3, #0
 801251e:	627b      	str	r3, [r7, #36]	@ 0x24
 8012520:	6a3b      	ldr	r3, [r7, #32]
 8012522:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	f383 8810 	msr	PRIMASK, r3
}
 801252a:	46c0      	nop			@ (mov r8, r8)
    /* Restore interrupts.  */
    TX_RESTORE

    /* Always return success, since this function does not perform error
       checking.  */
    return(status);
 801252c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    TX_RESTORE

    /* Return completion status.  */
    return(status);
#endif
}
 801252e:	0018      	movs	r0, r3
 8012530:	46bd      	mov	sp, r7
 8012532:	b00a      	add	sp, #40	@ 0x28
 8012534:	bd80      	pop	{r7, pc}
 8012536:	46c0      	nop			@ (mov r8, r8)
 8012538:	20011210 	.word	0x20011210
 801253c:	20000010 	.word	0x20000010
 8012540:	200112a8 	.word	0x200112a8

08012544 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 8012544:	b580      	push	{r7, lr}
 8012546:	b088      	sub	sp, #32
 8012548:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 801254a:	4b16      	ldr	r3, [pc, #88]	@ (80125a4 <_tx_thread_system_preempt_check+0x60>)
 801254c:	681b      	ldr	r3, [r3, #0]
 801254e:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8012550:	69fb      	ldr	r3, [r7, #28]
 8012552:	2b00      	cmp	r3, #0
 8012554:	d121      	bne.n	801259a <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 8012556:	4b14      	ldr	r3, [pc, #80]	@ (80125a8 <_tx_thread_system_preempt_check+0x64>)
 8012558:	681b      	ldr	r3, [r3, #0]
 801255a:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 801255c:	4b13      	ldr	r3, [pc, #76]	@ (80125ac <_tx_thread_system_preempt_check+0x68>)
 801255e:	681b      	ldr	r3, [r3, #0]
 8012560:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 8012562:	69ba      	ldr	r2, [r7, #24]
 8012564:	697b      	ldr	r3, [r7, #20]
 8012566:	429a      	cmp	r2, r3
 8012568:	d017      	beq.n	801259a <_tx_thread_system_preempt_check+0x56>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 801256a:	4b11      	ldr	r3, [pc, #68]	@ (80125b0 <_tx_thread_system_preempt_check+0x6c>)
 801256c:	2280      	movs	r2, #128	@ 0x80
 801256e:	0552      	lsls	r2, r2, #21
 8012570:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012572:	f3ef 8305 	mrs	r3, IPSR
 8012576:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8012578:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 801257a:	2b00      	cmp	r3, #0
 801257c:	d10c      	bne.n	8012598 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801257e:	f3ef 8310 	mrs	r3, PRIMASK
 8012582:	60fb      	str	r3, [r7, #12]
    return(primask_value);
 8012584:	68fb      	ldr	r3, [r7, #12]
        interrupt_save = __get_primask_value();
 8012586:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8012588:	b662      	cpsie	i
}
 801258a:	46c0      	nop			@ (mov r8, r8)
 801258c:	68bb      	ldr	r3, [r7, #8]
 801258e:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012590:	687b      	ldr	r3, [r7, #4]
 8012592:	f383 8810 	msr	PRIMASK, r3
}
 8012596:	46c0      	nop			@ (mov r8, r8)
}
 8012598:	46c0      	nop			@ (mov r8, r8)

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 801259a:	46c0      	nop			@ (mov r8, r8)
 801259c:	46bd      	mov	sp, r7
 801259e:	b008      	add	sp, #32
 80125a0:	bd80      	pop	{r7, pc}
 80125a2:	46c0      	nop			@ (mov r8, r8)
 80125a4:	200112a8 	.word	0x200112a8
 80125a8:	20011210 	.word	0x20011210
 80125ac:	20011214 	.word	0x20011214
 80125b0:	e000ed04 	.word	0xe000ed04

080125b4 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80125b4:	b580      	push	{r7, lr}
 80125b6:	b096      	sub	sp, #88	@ 0x58
 80125b8:	af00      	add	r7, sp, #0
 80125ba:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80125bc:	f3ef 8310 	mrs	r3, PRIMASK
 80125c0:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSID i" : : : "memory" );
 80125c2:	b672      	cpsid	i
    return(primask_value);
 80125c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80125c6:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d005      	beq.n	80125dc <_tx_thread_system_resume+0x28>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	334c      	adds	r3, #76	@ 0x4c
 80125d4:	0018      	movs	r0, r3
 80125d6:	f000 fccb 	bl	8012f70 <_tx_timer_system_deactivate>
 80125da:	e002      	b.n	80125e2 <_tx_thread_system_resume+0x2e>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80125dc:	687b      	ldr	r3, [r7, #4]
 80125de:	2200      	movs	r2, #0
 80125e0:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80125e2:	4b6d      	ldr	r3, [pc, #436]	@ (8012798 <_tx_thread_system_resume+0x1e4>)
 80125e4:	681b      	ldr	r3, [r3, #0]
 80125e6:	1e5a      	subs	r2, r3, #1
 80125e8:	4b6b      	ldr	r3, [pc, #428]	@ (8012798 <_tx_thread_system_resume+0x1e4>)
 80125ea:	601a      	str	r2, [r3, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80125f0:	2b00      	cmp	r3, #0
 80125f2:	d000      	beq.n	80125f6 <_tx_thread_system_resume+0x42>
 80125f4:	e084      	b.n	8012700 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80125fa:	2b00      	cmp	r3, #0
 80125fc:	d100      	bne.n	8012600 <_tx_thread_system_resume+0x4c>
 80125fe:	e098      	b.n	8012732 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8012600:	687b      	ldr	r3, [r7, #4]
 8012602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012604:	2b00      	cmp	r3, #0
 8012606:	d000      	beq.n	801260a <_tx_thread_system_resume+0x56>
 8012608:	e073      	b.n	80126f2 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	2200      	movs	r2, #0
 801260e:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012614:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 8012616:	4b61      	ldr	r3, [pc, #388]	@ (801279c <_tx_thread_system_resume+0x1e8>)
 8012618:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801261a:	0092      	lsls	r2, r2, #2
 801261c:	58d3      	ldr	r3, [r2, r3]
 801261e:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 8012620:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012622:	2b00      	cmp	r3, #0
 8012624:	d155      	bne.n	80126d2 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8012626:	4b5d      	ldr	r3, [pc, #372]	@ (801279c <_tx_thread_system_resume+0x1e8>)
 8012628:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801262a:	0092      	lsls	r2, r2, #2
 801262c:	6879      	ldr	r1, [r7, #4]
 801262e:	50d1      	str	r1, [r2, r3]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	687a      	ldr	r2, [r7, #4]
 8012634:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	687a      	ldr	r2, [r7, #4]
 801263a:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 801263c:	2201      	movs	r2, #1
 801263e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012640:	409a      	lsls	r2, r3
 8012642:	0013      	movs	r3, r2
 8012644:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8012646:	4b56      	ldr	r3, [pc, #344]	@ (80127a0 <_tx_thread_system_resume+0x1ec>)
 8012648:	681a      	ldr	r2, [r3, #0]
 801264a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801264c:	431a      	orrs	r2, r3
 801264e:	4b54      	ldr	r3, [pc, #336]	@ (80127a0 <_tx_thread_system_resume+0x1ec>)
 8012650:	601a      	str	r2, [r3, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8012652:	4b54      	ldr	r3, [pc, #336]	@ (80127a4 <_tx_thread_system_resume+0x1f0>)
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012658:	429a      	cmp	r2, r3
 801265a:	d26a      	bcs.n	8012732 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 801265c:	4b51      	ldr	r3, [pc, #324]	@ (80127a4 <_tx_thread_system_resume+0x1f0>)
 801265e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012660:	601a      	str	r2, [r3, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8012662:	4b51      	ldr	r3, [pc, #324]	@ (80127a8 <_tx_thread_system_resume+0x1f4>)
 8012664:	681b      	ldr	r3, [r3, #0]
 8012666:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 8012668:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801266a:	2b00      	cmp	r3, #0
 801266c:	d103      	bne.n	8012676 <_tx_thread_system_resume+0xc2>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 801266e:	4b4e      	ldr	r3, [pc, #312]	@ (80127a8 <_tx_thread_system_resume+0x1f4>)
 8012670:	687a      	ldr	r2, [r7, #4]
 8012672:	601a      	str	r2, [r3, #0]
 8012674:	e05d      	b.n	8012732 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8012676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801267a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801267c:	429a      	cmp	r2, r3
 801267e:	d258      	bcs.n	8012732 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8012680:	4b49      	ldr	r3, [pc, #292]	@ (80127a8 <_tx_thread_system_resume+0x1f4>)
 8012682:	687a      	ldr	r2, [r7, #4]
 8012684:	601a      	str	r2, [r3, #0]
 8012686:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012688:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801268a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801268c:	f383 8810 	msr	PRIMASK, r3
}
 8012690:	46c0      	nop			@ (mov r8, r8)
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012692:	4b41      	ldr	r3, [pc, #260]	@ (8012798 <_tx_thread_system_resume+0x1e4>)
 8012694:	681b      	ldr	r3, [r3, #0]
 8012696:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 8012698:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801269a:	2b00      	cmp	r3, #0
 801269c:	d000      	beq.n	80126a0 <_tx_thread_system_resume+0xec>
 801269e:	e074      	b.n	801278a <_tx_thread_system_resume+0x1d6>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80126a0:	4b42      	ldr	r3, [pc, #264]	@ (80127ac <_tx_thread_system_resume+0x1f8>)
 80126a2:	2280      	movs	r2, #128	@ 0x80
 80126a4:	0552      	lsls	r2, r2, #21
 80126a6:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80126a8:	f3ef 8305 	mrs	r3, IPSR
 80126ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 80126ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (__get_ipsr_value() == 0)
 80126b0:	2b00      	cmp	r3, #0
 80126b2:	d10c      	bne.n	80126ce <_tx_thread_system_resume+0x11a>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80126b4:	f3ef 8310 	mrs	r3, PRIMASK
 80126b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(primask_value);
 80126ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_primask_value();
 80126bc:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSIE  i": : : "memory" );
 80126be:	b662      	cpsie	i
}
 80126c0:	46c0      	nop			@ (mov r8, r8)
 80126c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126c4:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80126c6:	6a3b      	ldr	r3, [r7, #32]
 80126c8:	f383 8810 	msr	PRIMASK, r3
}
 80126cc:	46c0      	nop			@ (mov r8, r8)
}
 80126ce:	46c0      	nop			@ (mov r8, r8)
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 80126d0:	e05b      	b.n	801278a <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 80126d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80126d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80126d6:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 80126d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80126da:	687a      	ldr	r2, [r7, #4]
 80126dc:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 80126de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80126e0:	687a      	ldr	r2, [r7, #4]
 80126e2:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80126e8:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80126ee:	621a      	str	r2, [r3, #32]
 80126f0:	e01f      	b.n	8012732 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 80126f2:	687b      	ldr	r3, [r7, #4]
 80126f4:	2200      	movs	r2, #0
 80126f6:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	2203      	movs	r2, #3
 80126fc:	631a      	str	r2, [r3, #48]	@ 0x30
 80126fe:	e018      	b.n	8012732 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012704:	2b01      	cmp	r3, #1
 8012706:	d014      	beq.n	8012732 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8012708:	687b      	ldr	r3, [r7, #4]
 801270a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801270c:	2b02      	cmp	r3, #2
 801270e:	d010      	beq.n	8012732 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8012710:	687b      	ldr	r3, [r7, #4]
 8012712:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012714:	2b00      	cmp	r3, #0
 8012716:	d106      	bne.n	8012726 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	2200      	movs	r2, #0
 801271c:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 801271e:	687b      	ldr	r3, [r7, #4]
 8012720:	2200      	movs	r2, #0
 8012722:	631a      	str	r2, [r3, #48]	@ 0x30
 8012724:	e005      	b.n	8012732 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8012726:	687b      	ldr	r3, [r7, #4]
 8012728:	2200      	movs	r2, #0
 801272a:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 801272c:	687b      	ldr	r3, [r7, #4]
 801272e:	2203      	movs	r2, #3
 8012730:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8012732:	4b1f      	ldr	r3, [pc, #124]	@ (80127b0 <_tx_thread_system_resume+0x1fc>)
 8012734:	681b      	ldr	r3, [r3, #0]
 8012736:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012738:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801273a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801273c:	69fb      	ldr	r3, [r7, #28]
 801273e:	f383 8810 	msr	PRIMASK, r3
}
 8012742:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8012744:	4b18      	ldr	r3, [pc, #96]	@ (80127a8 <_tx_thread_system_resume+0x1f4>)
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801274a:	429a      	cmp	r2, r3
 801274c:	d020      	beq.n	8012790 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 801274e:	4b12      	ldr	r3, [pc, #72]	@ (8012798 <_tx_thread_system_resume+0x1e4>)
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 8012754:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012756:	2b00      	cmp	r3, #0
 8012758:	d11a      	bne.n	8012790 <_tx_thread_system_resume+0x1dc>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 801275a:	4b14      	ldr	r3, [pc, #80]	@ (80127ac <_tx_thread_system_resume+0x1f8>)
 801275c:	2280      	movs	r2, #128	@ 0x80
 801275e:	0552      	lsls	r2, r2, #21
 8012760:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012762:	f3ef 8305 	mrs	r3, IPSR
 8012766:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8012768:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 801276a:	2b00      	cmp	r3, #0
 801276c:	d10f      	bne.n	801278e <_tx_thread_system_resume+0x1da>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801276e:	f3ef 8310 	mrs	r3, PRIMASK
 8012772:	617b      	str	r3, [r7, #20]
    return(primask_value);
 8012774:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_primask_value();
 8012776:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8012778:	b662      	cpsie	i
}
 801277a:	46c0      	nop			@ (mov r8, r8)
 801277c:	693b      	ldr	r3, [r7, #16]
 801277e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012780:	68fb      	ldr	r3, [r7, #12]
 8012782:	f383 8810 	msr	PRIMASK, r3
}
 8012786:	46c0      	nop			@ (mov r8, r8)
}
 8012788:	e001      	b.n	801278e <_tx_thread_system_resume+0x1da>
                                return;
 801278a:	46c0      	nop			@ (mov r8, r8)
 801278c:	e000      	b.n	8012790 <_tx_thread_system_resume+0x1dc>
 801278e:	46c0      	nop			@ (mov r8, r8)

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8012790:	46bd      	mov	sp, r7
 8012792:	b016      	add	sp, #88	@ 0x58
 8012794:	bd80      	pop	{r7, pc}
 8012796:	46c0      	nop			@ (mov r8, r8)
 8012798:	200112a8 	.word	0x200112a8
 801279c:	20011228 	.word	0x20011228
 80127a0:	20011220 	.word	0x20011220
 80127a4:	20011224 	.word	0x20011224
 80127a8:	20011214 	.word	0x20011214
 80127ac:	e000ed04 	.word	0xe000ed04
 80127b0:	20011210 	.word	0x20011210

080127b4 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 80127b4:	b580      	push	{r7, lr}
 80127b6:	b09c      	sub	sp, #112	@ 0x70
 80127b8:	af00      	add	r7, sp, #0
 80127ba:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80127bc:	4bb9      	ldr	r3, [pc, #740]	@ (8012aa4 <_tx_thread_system_suspend+0x2f0>)
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	667b      	str	r3, [r7, #100]	@ 0x64
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80127c2:	f3ef 8310 	mrs	r3, PRIMASK
 80127c6:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" CPSID i" : : : "memory" );
 80127c8:	b672      	cpsid	i
    return(primask_value);
 80127ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 80127cc:	663b      	str	r3, [r7, #96]	@ 0x60

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 80127ce:	687a      	ldr	r2, [r7, #4]
 80127d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80127d2:	429a      	cmp	r2, r3
 80127d4:	d111      	bne.n	80127fa <_tx_thread_system_suspend+0x46>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80127da:	65fb      	str	r3, [r7, #92]	@ 0x5c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 80127dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80127de:	2b00      	cmp	r3, #0
 80127e0:	d007      	beq.n	80127f2 <_tx_thread_system_suspend+0x3e>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 80127e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80127e4:	3301      	adds	r3, #1
 80127e6:	d004      	beq.n	80127f2 <_tx_thread_system_suspend+0x3e>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 80127e8:	687b      	ldr	r3, [r7, #4]
 80127ea:	334c      	adds	r3, #76	@ 0x4c
 80127ec:	0018      	movs	r0, r3
 80127ee:	f000 fb61 	bl	8012eb4 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 80127f2:	687b      	ldr	r3, [r7, #4]
 80127f4:	69da      	ldr	r2, [r3, #28]
 80127f6:	4bac      	ldr	r3, [pc, #688]	@ (8012aa8 <_tx_thread_system_suspend+0x2f4>)
 80127f8:	601a      	str	r2, [r3, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80127fa:	4bac      	ldr	r3, [pc, #688]	@ (8012aac <_tx_thread_system_suspend+0x2f8>)
 80127fc:	681b      	ldr	r3, [r3, #0]
 80127fe:	1e5a      	subs	r2, r3, #1
 8012800:	4baa      	ldr	r3, [pc, #680]	@ (8012aac <_tx_thread_system_suspend+0x2f8>)
 8012802:	601a      	str	r2, [r3, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8012804:	687b      	ldr	r3, [r7, #4]
 8012806:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012808:	2b01      	cmp	r3, #1
 801280a:	d000      	beq.n	801280e <_tx_thread_system_suspend+0x5a>
 801280c:	e118      	b.n	8012a40 <_tx_thread_system_suspend+0x28c>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	2200      	movs	r2, #0
 8012812:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012818:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	6a1b      	ldr	r3, [r3, #32]
 801281e:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8012820:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	429a      	cmp	r2, r3
 8012826:	d016      	beq.n	8012856 <_tx_thread_system_suspend+0xa2>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801282c:	64bb      	str	r3, [r7, #72]	@ 0x48

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 801282e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012830:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012832:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 8012834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012836:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012838:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 801283a:	4b9d      	ldr	r3, [pc, #628]	@ (8012ab0 <_tx_thread_system_suspend+0x2fc>)
 801283c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801283e:	0092      	lsls	r2, r2, #2
 8012840:	58d3      	ldr	r3, [r2, r3]
 8012842:	687a      	ldr	r2, [r7, #4]
 8012844:	429a      	cmp	r2, r3
 8012846:	d000      	beq.n	801284a <_tx_thread_system_suspend+0x96>
 8012848:	e0c9      	b.n	80129de <_tx_thread_system_suspend+0x22a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 801284a:	4b99      	ldr	r3, [pc, #612]	@ (8012ab0 <_tx_thread_system_suspend+0x2fc>)
 801284c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801284e:	0092      	lsls	r2, r2, #2
 8012850:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8012852:	50d1      	str	r1, [r2, r3]
 8012854:	e0c3      	b.n	80129de <_tx_thread_system_suspend+0x22a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8012856:	4b96      	ldr	r3, [pc, #600]	@ (8012ab0 <_tx_thread_system_suspend+0x2fc>)
 8012858:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801285a:	0092      	lsls	r2, r2, #2
 801285c:	2100      	movs	r1, #0
 801285e:	50d1      	str	r1, [r2, r3]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8012860:	2201      	movs	r2, #1
 8012862:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8012864:	409a      	lsls	r2, r3
 8012866:	0013      	movs	r3, r2
 8012868:	66bb      	str	r3, [r7, #104]	@ 0x68
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 801286a:	4b92      	ldr	r3, [pc, #584]	@ (8012ab4 <_tx_thread_system_suspend+0x300>)
 801286c:	681b      	ldr	r3, [r3, #0]
 801286e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012870:	43d2      	mvns	r2, r2
 8012872:	401a      	ands	r2, r3
 8012874:	4b8f      	ldr	r3, [pc, #572]	@ (8012ab4 <_tx_thread_system_suspend+0x300>)
 8012876:	601a      	str	r2, [r3, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8012878:	2300      	movs	r3, #0
 801287a:	653b      	str	r3, [r7, #80]	@ 0x50
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 801287c:	4b8d      	ldr	r3, [pc, #564]	@ (8012ab4 <_tx_thread_system_suspend+0x300>)
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 8012882:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012884:	2b00      	cmp	r3, #0
 8012886:	d12b      	bne.n	80128e0 <_tx_thread_system_suspend+0x12c>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8012888:	4b8b      	ldr	r3, [pc, #556]	@ (8012ab8 <_tx_thread_system_suspend+0x304>)
 801288a:	2220      	movs	r2, #32
 801288c:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 801288e:	4b8b      	ldr	r3, [pc, #556]	@ (8012abc <_tx_thread_system_suspend+0x308>)
 8012890:	2200      	movs	r2, #0
 8012892:	601a      	str	r2, [r3, #0]
 8012894:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012896:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012898:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801289a:	f383 8810 	msr	PRIMASK, r3
}
 801289e:	46c0      	nop			@ (mov r8, r8)
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80128a0:	4b82      	ldr	r3, [pc, #520]	@ (8012aac <_tx_thread_system_suspend+0x2f8>)
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (combined_flags == ((ULONG) 0))
 80128a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d000      	beq.n	80128ae <_tx_thread_system_suspend+0xfa>
 80128ac:	e0f2      	b.n	8012a94 <_tx_thread_system_suspend+0x2e0>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 80128ae:	4b84      	ldr	r3, [pc, #528]	@ (8012ac0 <_tx_thread_system_suspend+0x30c>)
 80128b0:	2280      	movs	r2, #128	@ 0x80
 80128b2:	0552      	lsls	r2, r2, #21
 80128b4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80128b6:	f3ef 8305 	mrs	r3, IPSR
 80128ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(ipsr_value);
 80128bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    if (__get_ipsr_value() == 0)
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d10c      	bne.n	80128dc <_tx_thread_system_suspend+0x128>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80128c2:	f3ef 8310 	mrs	r3, PRIMASK
 80128c6:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(primask_value);
 80128c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        interrupt_save = __get_primask_value();
 80128ca:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSIE  i": : : "memory" );
 80128cc:	b662      	cpsie	i
}
 80128ce:	46c0      	nop			@ (mov r8, r8)
 80128d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128d2:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80128d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128d6:	f383 8810 	msr	PRIMASK, r3
}
 80128da:	46c0      	nop			@ (mov r8, r8)
}
 80128dc:	46c0      	nop			@ (mov r8, r8)
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 80128de:	e0d9      	b.n	8012a94 <_tx_thread_system_suspend+0x2e0>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 80128e0:	2300      	movs	r3, #0
 80128e2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80128e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80128e6:	425a      	negs	r2, r3
 80128e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80128ea:	4013      	ands	r3, r2
 80128ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80128ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80128f0:	2b0f      	cmp	r3, #15
 80128f2:	d80e      	bhi.n	8012912 <_tx_thread_system_suspend+0x15e>
 80128f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80128f6:	2b03      	cmp	r3, #3
 80128f8:	d905      	bls.n	8012906 <_tx_thread_system_suspend+0x152>
 80128fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80128fc:	089b      	lsrs	r3, r3, #2
 80128fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012900:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012902:	3302      	adds	r3, #2
 8012904:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012906:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012908:	085b      	lsrs	r3, r3, #1
 801290a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801290c:	18d3      	adds	r3, r2, r3
 801290e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012910:	e060      	b.n	80129d4 <_tx_thread_system_suspend+0x220>
 8012912:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012914:	2bff      	cmp	r3, #255	@ 0xff
 8012916:	d814      	bhi.n	8012942 <_tx_thread_system_suspend+0x18e>
 8012918:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801291a:	091b      	lsrs	r3, r3, #4
 801291c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801291e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012920:	3304      	adds	r3, #4
 8012922:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012924:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012926:	2b03      	cmp	r3, #3
 8012928:	d905      	bls.n	8012936 <_tx_thread_system_suspend+0x182>
 801292a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801292c:	089b      	lsrs	r3, r3, #2
 801292e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012930:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012932:	3302      	adds	r3, #2
 8012934:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012936:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012938:	085b      	lsrs	r3, r3, #1
 801293a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801293c:	18d3      	adds	r3, r2, r3
 801293e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012940:	e048      	b.n	80129d4 <_tx_thread_system_suspend+0x220>
 8012942:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8012944:	2380      	movs	r3, #128	@ 0x80
 8012946:	025b      	lsls	r3, r3, #9
 8012948:	429a      	cmp	r2, r3
 801294a:	d21d      	bcs.n	8012988 <_tx_thread_system_suspend+0x1d4>
 801294c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801294e:	0a1b      	lsrs	r3, r3, #8
 8012950:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012952:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012954:	3308      	adds	r3, #8
 8012956:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012958:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801295a:	2b0f      	cmp	r3, #15
 801295c:	d905      	bls.n	801296a <_tx_thread_system_suspend+0x1b6>
 801295e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012960:	091b      	lsrs	r3, r3, #4
 8012962:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012964:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012966:	3304      	adds	r3, #4
 8012968:	66bb      	str	r3, [r7, #104]	@ 0x68
 801296a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801296c:	2b03      	cmp	r3, #3
 801296e:	d905      	bls.n	801297c <_tx_thread_system_suspend+0x1c8>
 8012970:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012972:	089b      	lsrs	r3, r3, #2
 8012974:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8012976:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012978:	3302      	adds	r3, #2
 801297a:	66bb      	str	r3, [r7, #104]	@ 0x68
 801297c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801297e:	085b      	lsrs	r3, r3, #1
 8012980:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8012982:	18d3      	adds	r3, r2, r3
 8012984:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012986:	e025      	b.n	80129d4 <_tx_thread_system_suspend+0x220>
 8012988:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801298a:	0c1b      	lsrs	r3, r3, #16
 801298c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801298e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8012990:	3310      	adds	r3, #16
 8012992:	66bb      	str	r3, [r7, #104]	@ 0x68
 8012994:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8012996:	2bff      	cmp	r3, #255	@ 0xff
 8012998:	d905      	bls.n	80129a6 <_tx_thread_system_suspend+0x1f2>
 801299a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801299c:	0a1b      	lsrs	r3, r3, #8
 801299e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80129a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80129a2:	3308      	adds	r3, #8
 80129a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80129a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80129a8:	2b0f      	cmp	r3, #15
 80129aa:	d905      	bls.n	80129b8 <_tx_thread_system_suspend+0x204>
 80129ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80129ae:	091b      	lsrs	r3, r3, #4
 80129b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80129b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80129b4:	3304      	adds	r3, #4
 80129b6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80129b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80129ba:	2b03      	cmp	r3, #3
 80129bc:	d905      	bls.n	80129ca <_tx_thread_system_suspend+0x216>
 80129be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80129c0:	089b      	lsrs	r3, r3, #2
 80129c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80129c4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80129c6:	3302      	adds	r3, #2
 80129c8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80129ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80129cc:	085b      	lsrs	r3, r3, #1
 80129ce:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80129d0:	18d3      	adds	r3, r2, r3
 80129d2:	66bb      	str	r3, [r7, #104]	@ 0x68

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 80129d4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80129d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80129d8:	18d2      	adds	r2, r2, r3
 80129da:	4b37      	ldr	r3, [pc, #220]	@ (8012ab8 <_tx_thread_system_suspend+0x304>)
 80129dc:	601a      	str	r2, [r3, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 80129de:	4b37      	ldr	r3, [pc, #220]	@ (8012abc <_tx_thread_system_suspend+0x308>)
 80129e0:	681b      	ldr	r3, [r3, #0]
 80129e2:	687a      	ldr	r2, [r7, #4]
 80129e4:	429a      	cmp	r2, r3
 80129e6:	d12b      	bne.n	8012a40 <_tx_thread_system_suspend+0x28c>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 80129e8:	4b33      	ldr	r3, [pc, #204]	@ (8012ab8 <_tx_thread_system_suspend+0x304>)
 80129ea:	681a      	ldr	r2, [r3, #0]
 80129ec:	4b30      	ldr	r3, [pc, #192]	@ (8012ab0 <_tx_thread_system_suspend+0x2fc>)
 80129ee:	0092      	lsls	r2, r2, #2
 80129f0:	58d2      	ldr	r2, [r2, r3]
 80129f2:	4b32      	ldr	r3, [pc, #200]	@ (8012abc <_tx_thread_system_suspend+0x308>)
 80129f4:	601a      	str	r2, [r3, #0]
 80129f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80129f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80129fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80129fc:	f383 8810 	msr	PRIMASK, r3
}
 8012a00:	46c0      	nop			@ (mov r8, r8)
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012a02:	4b2a      	ldr	r3, [pc, #168]	@ (8012aac <_tx_thread_system_suspend+0x2f8>)
 8012a04:	681b      	ldr	r3, [r3, #0]
 8012a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
            if (combined_flags == ((ULONG) 0))
 8012a08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	d144      	bne.n	8012a98 <_tx_thread_system_suspend+0x2e4>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012a0e:	4b2c      	ldr	r3, [pc, #176]	@ (8012ac0 <_tx_thread_system_suspend+0x30c>)
 8012a10:	2280      	movs	r2, #128	@ 0x80
 8012a12:	0552      	lsls	r2, r2, #21
 8012a14:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012a16:	f3ef 8305 	mrs	r3, IPSR
 8012a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 8012a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (__get_ipsr_value() == 0)
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	d10c      	bne.n	8012a3c <_tx_thread_system_suspend+0x288>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012a22:	f3ef 8310 	mrs	r3, PRIMASK
 8012a26:	627b      	str	r3, [r7, #36]	@ 0x24
    return(primask_value);
 8012a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_primask_value();
 8012a2a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8012a2c:	b662      	cpsie	i
}
 8012a2e:	46c0      	nop			@ (mov r8, r8)
 8012a30:	6a3b      	ldr	r3, [r7, #32]
 8012a32:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012a34:	69fb      	ldr	r3, [r7, #28]
 8012a36:	f383 8810 	msr	PRIMASK, r3
}
 8012a3a:	46c0      	nop			@ (mov r8, r8)
}
 8012a3c:	46c0      	nop			@ (mov r8, r8)
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 8012a3e:	e02b      	b.n	8012a98 <_tx_thread_system_suspend+0x2e4>
 8012a40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012a42:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012a44:	69bb      	ldr	r3, [r7, #24]
 8012a46:	f383 8810 	msr	PRIMASK, r3
}
 8012a4a:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8012a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8012abc <_tx_thread_system_suspend+0x308>)
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012a52:	429a      	cmp	r2, r3
 8012a54:	d022      	beq.n	8012a9c <_tx_thread_system_suspend+0x2e8>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8012a56:	4b15      	ldr	r3, [pc, #84]	@ (8012aac <_tx_thread_system_suspend+0x2f8>)
 8012a58:	681b      	ldr	r3, [r3, #0]
 8012a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (combined_flags == ((ULONG) 0))
 8012a5c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012a5e:	2b00      	cmp	r3, #0
 8012a60:	d11c      	bne.n	8012a9c <_tx_thread_system_suspend+0x2e8>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8012a62:	4b17      	ldr	r3, [pc, #92]	@ (8012ac0 <_tx_thread_system_suspend+0x30c>)
 8012a64:	2280      	movs	r2, #128	@ 0x80
 8012a66:	0552      	lsls	r2, r2, #21
 8012a68:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8012a6a:	f3ef 8305 	mrs	r3, IPSR
 8012a6e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8012a70:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	d10c      	bne.n	8012a90 <_tx_thread_system_suspend+0x2dc>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012a76:	f3ef 8310 	mrs	r3, PRIMASK
 8012a7a:	613b      	str	r3, [r7, #16]
    return(primask_value);
 8012a7c:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_primask_value();
 8012a7e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" CPSIE  i": : : "memory" );
 8012a80:	b662      	cpsie	i
}
 8012a82:	46c0      	nop			@ (mov r8, r8)
 8012a84:	68fb      	ldr	r3, [r7, #12]
 8012a86:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012a88:	68bb      	ldr	r3, [r7, #8]
 8012a8a:	f383 8810 	msr	PRIMASK, r3
}
 8012a8e:	46c0      	nop			@ (mov r8, r8)
}
 8012a90:	46c0      	nop			@ (mov r8, r8)
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8012a92:	e003      	b.n	8012a9c <_tx_thread_system_suspend+0x2e8>
                return;
 8012a94:	46c0      	nop			@ (mov r8, r8)
 8012a96:	e002      	b.n	8012a9e <_tx_thread_system_suspend+0x2ea>
            return;
 8012a98:	46c0      	nop			@ (mov r8, r8)
 8012a9a:	e000      	b.n	8012a9e <_tx_thread_system_suspend+0x2ea>
    return;
 8012a9c:	46c0      	nop			@ (mov r8, r8)
}
 8012a9e:	46bd      	mov	sp, r7
 8012aa0:	b01c      	add	sp, #112	@ 0x70
 8012aa2:	bd80      	pop	{r7, pc}
 8012aa4:	20011210 	.word	0x20011210
 8012aa8:	20011814 	.word	0x20011814
 8012aac:	200112a8 	.word	0x200112a8
 8012ab0:	20011228 	.word	0x20011228
 8012ab4:	20011220 	.word	0x20011220
 8012ab8:	20011224 	.word	0x20011224
 8012abc:	20011214 	.word	0x20011214
 8012ac0:	e000ed04 	.word	0xe000ed04

08012ac4 <_tx_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_terminate(TX_THREAD *thread_ptr)
{
 8012ac4:	b580      	push	{r7, lr}
 8012ac6:	b092      	sub	sp, #72	@ 0x48
 8012ac8:	af00      	add	r7, sp, #0
 8012aca:	6078      	str	r0, [r7, #4]
UINT        status;
ULONG       suspension_sequence;


    /* Default to successful completion.  */
    status =  TX_SUCCESS;
 8012acc:	2300      	movs	r3, #0
 8012ace:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012ad0:	f3ef 8310 	mrs	r3, PRIMASK
 8012ad4:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012ad6:	b672      	cpsid	i
    return(primask_value);
 8012ad8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

    /* Lockout interrupts while the thread is being terminated.  */
    TX_DISABLE
 8012ada:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Deactivate thread timer, if active.  */
    _tx_timer_system_deactivate(&thread_ptr -> tx_thread_timer);
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	334c      	adds	r3, #76	@ 0x4c
 8012ae0:	0018      	movs	r0, r3
 8012ae2:	f000 fa45 	bl	8012f70 <_tx_timer_system_deactivate>

    /* Log this kernel call.  */
    TX_EL_THREAD_TERMINATE_INSERT

    /* Is the thread already terminated?  */
    if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012aea:	2b02      	cmp	r3, #2
 8012aec:	d108      	bne.n	8012b00 <_tx_thread_terminate+0x3c>
 8012aee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012af0:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012af2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012af4:	f383 8810 	msr	PRIMASK, r3
}
 8012af8:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return success since thread is already terminated.  */
        status =  TX_SUCCESS;
 8012afa:	2300      	movs	r3, #0
 8012afc:	643b      	str	r3, [r7, #64]	@ 0x40
 8012afe:	e082      	b.n	8012c06 <_tx_thread_terminate+0x142>
    }

    /* Check the specified thread's current status.  */
    else if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012b04:	2b01      	cmp	r3, #1
 8012b06:	d100      	bne.n	8012b0a <_tx_thread_terminate+0x46>
 8012b08:	e077      	b.n	8012bfa <_tx_thread_terminate+0x136>
    {

        /* Disable preemption.  */
        _tx_thread_preempt_disable++;
 8012b0a:	4b42      	ldr	r3, [pc, #264]	@ (8012c14 <_tx_thread_terminate+0x150>)
 8012b0c:	681b      	ldr	r3, [r3, #0]
 8012b0e:	1c5a      	adds	r2, r3, #1
 8012b10:	4b40      	ldr	r3, [pc, #256]	@ (8012c14 <_tx_thread_terminate+0x150>)
 8012b12:	601a      	str	r2, [r3, #0]
        /* Pickup the entry/exit application callback routine.  */
        entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

        /* Check to see if the thread is currently ready.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8012b14:	687b      	ldr	r3, [r7, #4]
 8012b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d11e      	bne.n	8012b5a <_tx_thread_terminate+0x96>
        {

            /* Set the state to terminated.  */
            thread_ptr -> tx_thread_state =  TX_TERMINATED;
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	2202      	movs	r2, #2
 8012b20:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Call actual non-interruptable thread suspension routine.  */
            _tx_thread_system_ni_suspend(thread_ptr, ((ULONG) 0));
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	2201      	movs	r2, #1
 8012b26:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	2200      	movs	r2, #0
 8012b2c:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Disable preemption.  */
            _tx_thread_preempt_disable++;
 8012b2e:	4b39      	ldr	r3, [pc, #228]	@ (8012c14 <_tx_thread_terminate+0x150>)
 8012b30:	681b      	ldr	r3, [r3, #0]
 8012b32:	1c5a      	adds	r2, r3, #1
 8012b34:	4b37      	ldr	r3, [pc, #220]	@ (8012c14 <_tx_thread_terminate+0x150>)
 8012b36:	601a      	str	r2, [r3, #0]
 8012b38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012b3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012b3e:	f383 8810 	msr	PRIMASK, r3
}
 8012b42:	46c0      	nop			@ (mov r8, r8)
                (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
            }
#endif

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	0018      	movs	r0, r3
 8012b48:	f7ff fe34 	bl	80127b4 <_tx_thread_system_suspend>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012b4c:	f3ef 8310 	mrs	r3, PRIMASK
 8012b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012b52:	b672      	cpsid	i
    return(primask_value);
 8012b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

            /* Disable interrupts.  */
            TX_DISABLE
 8012b56:	647b      	str	r3, [r7, #68]	@ 0x44
 8012b58:	e02f      	b.n	8012bba <_tx_thread_terminate+0xf6>
        }
        else
        {

            /* Change the state to terminated.  */
            thread_ptr -> tx_thread_state =    TX_TERMINATED;
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	2202      	movs	r2, #2
 8012b5e:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Thread state change.  */
            TX_THREAD_STATE_CHANGE(thread_ptr, TX_TERMINATED)

            /* Set the suspending flag.  This prevents the thread from being
               resumed before the cleanup routine is executed.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8012b60:	687b      	ldr	r3, [r7, #4]
 8012b62:	2201      	movs	r2, #1
 8012b64:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Pickup the cleanup routine address.  */
            suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012b6a:	63fb      	str	r3, [r7, #60]	@ 0x3c

#ifndef TX_NOT_INTERRUPTABLE

            /* Pickup the suspension sequence number that is used later to verify that the
               cleanup is still necessary.  */
            suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	22ac      	movs	r2, #172	@ 0xac
 8012b70:	589b      	ldr	r3, [r3, r2]
 8012b72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8012b74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012b76:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b7a:	f383 8810 	msr	PRIMASK, r3
}
 8012b7e:	46c0      	nop			@ (mov r8, r8)
            /* Restore interrupts.  */
            TX_RESTORE
#endif

            /* Call any cleanup routines.  */
            if (suspend_cleanup != TX_NULL)
 8012b80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d004      	beq.n	8012b90 <_tx_thread_terminate+0xcc>
            {

                /* Yes, there is a function to call.  */
                (suspend_cleanup)(thread_ptr, suspension_sequence);
 8012b86:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8012b88:	687a      	ldr	r2, [r7, #4]
 8012b8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012b8c:	0010      	movs	r0, r2
 8012b8e:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012b90:	f3ef 8310 	mrs	r3, PRIMASK
 8012b94:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012b96:	b672      	cpsid	i
    return(primask_value);
 8012b98:	69bb      	ldr	r3, [r7, #24]
            }

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 8012b9a:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

            /* Clear the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	2200      	movs	r2, #0
 8012ba0:	639a      	str	r2, [r3, #56]	@ 0x38
 8012ba2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012ba4:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012ba6:	69fb      	ldr	r3, [r7, #28]
 8012ba8:	f383 8810 	msr	PRIMASK, r3
}
 8012bac:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012bae:	f3ef 8310 	mrs	r3, PRIMASK
 8012bb2:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012bb4:	b672      	cpsid	i
    return(primask_value);
 8012bb6:	6a3b      	ldr	r3, [r7, #32]
#endif

#ifndef TX_NOT_INTERRUPTABLE

            /* Disable interrupts.  */
            TX_DISABLE
 8012bb8:	647b      	str	r3, [r7, #68]	@ 0x44
 8012bba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012bbc:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012bbe:	697b      	ldr	r3, [r7, #20]
 8012bc0:	f383 8810 	msr	PRIMASK, r3
}
 8012bc4:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE
#endif

        /* Determine if the application is using mutexes.  */
        if (_tx_thread_mutex_release != TX_NULL)
 8012bc6:	4b14      	ldr	r3, [pc, #80]	@ (8012c18 <_tx_thread_terminate+0x154>)
 8012bc8:	681b      	ldr	r3, [r3, #0]
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	d004      	beq.n	8012bd8 <_tx_thread_terminate+0x114>
        {

            /* Yes, call the mutex release function via a function pointer that
               is setup during initialization.  */
            (_tx_thread_mutex_release)(thread_ptr);
 8012bce:	4b12      	ldr	r3, [pc, #72]	@ (8012c18 <_tx_thread_terminate+0x154>)
 8012bd0:	681b      	ldr	r3, [r3, #0]
 8012bd2:	687a      	ldr	r2, [r7, #4]
 8012bd4:	0010      	movs	r0, r2
 8012bd6:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012bd8:	f3ef 8310 	mrs	r3, PRIMASK
 8012bdc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012bde:	b672      	cpsid	i
    return(primask_value);
 8012be0:	68fb      	ldr	r3, [r7, #12]
        }

#ifndef TX_NOT_INTERRUPTABLE

        /* Disable interrupts.  */
        TX_DISABLE
 8012be2:	647b      	str	r3, [r7, #68]	@ 0x44
#endif

        /* Enable preemption.  */
        _tx_thread_preempt_disable--;
 8012be4:	4b0b      	ldr	r3, [pc, #44]	@ (8012c14 <_tx_thread_terminate+0x150>)
 8012be6:	681b      	ldr	r3, [r3, #0]
 8012be8:	1e5a      	subs	r2, r3, #1
 8012bea:	4b0a      	ldr	r3, [pc, #40]	@ (8012c14 <_tx_thread_terminate+0x150>)
 8012bec:	601a      	str	r2, [r3, #0]
 8012bee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012bf0:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012bf2:	693b      	ldr	r3, [r7, #16]
 8012bf4:	f383 8810 	msr	PRIMASK, r3
}
 8012bf8:	e005      	b.n	8012c06 <_tx_thread_terminate+0x142>
 8012bfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012bfc:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012bfe:	68bb      	ldr	r3, [r7, #8]
 8012c00:	f383 8810 	msr	PRIMASK, r3
}
 8012c04:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        TX_RESTORE
    }

    /* Check for preemption.  */
    _tx_thread_system_preempt_check();
 8012c06:	f7ff fc9d 	bl	8012544 <_tx_thread_system_preempt_check>

    /* Return completion status.  */
    return(status);
 8012c0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8012c0c:	0018      	movs	r0, r3
 8012c0e:	46bd      	mov	sp, r7
 8012c10:	b012      	add	sp, #72	@ 0x48
 8012c12:	bd80      	pop	{r7, pc}
 8012c14:	200112a8 	.word	0x200112a8
 8012c18:	200112ac 	.word	0x200112ac

08012c1c <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8012c1c:	b580      	push	{r7, lr}
 8012c1e:	b084      	sub	sp, #16
 8012c20:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8012c22:	4b1f      	ldr	r3, [pc, #124]	@ (8012ca0 <_tx_thread_time_slice+0x84>)
 8012c24:	681b      	ldr	r3, [r3, #0]
 8012c26:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012c28:	f3ef 8310 	mrs	r3, PRIMASK
 8012c2c:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012c2e:	b672      	cpsid	i
    return(primask_value);
 8012c30:	687b      	ldr	r3, [r7, #4]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 8012c32:	60bb      	str	r3, [r7, #8]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8012c34:	4b1b      	ldr	r3, [pc, #108]	@ (8012ca4 <_tx_thread_time_slice+0x88>)
 8012c36:	2200      	movs	r2, #0
 8012c38:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8012c3a:	68fb      	ldr	r3, [r7, #12]
 8012c3c:	2b00      	cmp	r3, #0
 8012c3e:	d024      	beq.n	8012c8a <_tx_thread_time_slice+0x6e>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8012c40:	68fb      	ldr	r3, [r7, #12]
 8012c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d120      	bne.n	8012c8a <_tx_thread_time_slice+0x6e>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8012c48:	68fb      	ldr	r3, [r7, #12]
 8012c4a:	69da      	ldr	r2, [r3, #28]
 8012c4c:	68fb      	ldr	r3, [r7, #12]
 8012c4e:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	699a      	ldr	r2, [r3, #24]
 8012c54:	4b14      	ldr	r3, [pc, #80]	@ (8012ca8 <_tx_thread_time_slice+0x8c>)
 8012c56:	601a      	str	r2, [r3, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8012c58:	68fb      	ldr	r3, [r7, #12]
 8012c5a:	6a1b      	ldr	r3, [r3, #32]
 8012c5c:	68fa      	ldr	r2, [r7, #12]
 8012c5e:	429a      	cmp	r2, r3
 8012c60:	d013      	beq.n	8012c8a <_tx_thread_time_slice+0x6e>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 8012c62:	68fb      	ldr	r3, [r7, #12]
 8012c64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c66:	68fb      	ldr	r3, [r7, #12]
 8012c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8012c6a:	429a      	cmp	r2, r3
 8012c6c:	d10d      	bne.n	8012c8a <_tx_thread_time_slice+0x6e>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 8012c6e:	68fb      	ldr	r3, [r7, #12]
 8012c70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012c72:	68fb      	ldr	r3, [r7, #12]
 8012c74:	6a19      	ldr	r1, [r3, #32]
 8012c76:	4b0d      	ldr	r3, [pc, #52]	@ (8012cac <_tx_thread_time_slice+0x90>)
 8012c78:	0092      	lsls	r2, r2, #2
 8012c7a:	50d1      	str	r1, [r2, r3]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8012c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8012cb0 <_tx_thread_time_slice+0x94>)
 8012c7e:	681a      	ldr	r2, [r3, #0]
 8012c80:	4b0a      	ldr	r3, [pc, #40]	@ (8012cac <_tx_thread_time_slice+0x90>)
 8012c82:	0092      	lsls	r2, r2, #2
 8012c84:	58d2      	ldr	r2, [r2, r3]
 8012c86:	4b0b      	ldr	r3, [pc, #44]	@ (8012cb4 <_tx_thread_time_slice+0x98>)
 8012c88:	601a      	str	r2, [r3, #0]
 8012c8a:	68bb      	ldr	r3, [r7, #8]
 8012c8c:	603b      	str	r3, [r7, #0]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012c8e:	683b      	ldr	r3, [r7, #0]
 8012c90:	f383 8810 	msr	PRIMASK, r3
}
 8012c94:	46c0      	nop			@ (mov r8, r8)

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8012c96:	46c0      	nop			@ (mov r8, r8)
 8012c98:	46bd      	mov	sp, r7
 8012c9a:	b004      	add	sp, #16
 8012c9c:	bd80      	pop	{r7, pc}
 8012c9e:	46c0      	nop			@ (mov r8, r8)
 8012ca0:	20011210 	.word	0x20011210
 8012ca4:	200112b8 	.word	0x200112b8
 8012ca8:	20011814 	.word	0x20011814
 8012cac:	20011228 	.word	0x20011228
 8012cb0:	20011224 	.word	0x20011224
 8012cb4:	20011214 	.word	0x20011214

08012cb8 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8012cb8:	b580      	push	{r7, lr}
 8012cba:	b08a      	sub	sp, #40	@ 0x28
 8012cbc:	af00      	add	r7, sp, #0
 8012cbe:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8012cc0:	687b      	ldr	r3, [r7, #4]
 8012cc2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012cc4:	f3ef 8310 	mrs	r3, PRIMASK
 8012cc8:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012cca:	b672      	cpsid	i
    return(primask_value);
 8012ccc:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts.  */
    TX_DISABLE
 8012cce:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8012cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012cd4:	2b04      	cmp	r3, #4
 8012cd6:	d10f      	bne.n	8012cf8 <_tx_thread_timeout+0x40>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8012cd8:	4b14      	ldr	r3, [pc, #80]	@ (8012d2c <_tx_thread_timeout+0x74>)
 8012cda:	681b      	ldr	r3, [r3, #0]
 8012cdc:	1c5a      	adds	r2, r3, #1
 8012cde:	4b13      	ldr	r3, [pc, #76]	@ (8012d2c <_tx_thread_timeout+0x74>)
 8012ce0:	601a      	str	r2, [r3, #0]
 8012ce2:	6a3b      	ldr	r3, [r7, #32]
 8012ce4:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012ce6:	693b      	ldr	r3, [r7, #16]
 8012ce8:	f383 8810 	msr	PRIMASK, r3
}
 8012cec:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8012cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cf0:	0018      	movs	r0, r3
 8012cf2:	f7ff fc5f 	bl	80125b4 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8012cf6:	e014      	b.n	8012d22 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8012cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cfa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8012cfc:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8012cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d00:	22ac      	movs	r2, #172	@ 0xac
 8012d02:	589b      	ldr	r3, [r3, r2]
 8012d04:	61bb      	str	r3, [r7, #24]
 8012d06:	6a3b      	ldr	r3, [r7, #32]
 8012d08:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	f383 8810 	msr	PRIMASK, r3
}
 8012d10:	46c0      	nop			@ (mov r8, r8)
        if (suspend_cleanup != TX_NULL)
 8012d12:	69fb      	ldr	r3, [r7, #28]
 8012d14:	2b00      	cmp	r3, #0
 8012d16:	d004      	beq.n	8012d22 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8012d18:	69b9      	ldr	r1, [r7, #24]
 8012d1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012d1c:	69fb      	ldr	r3, [r7, #28]
 8012d1e:	0010      	movs	r0, r2
 8012d20:	4798      	blx	r3
}
 8012d22:	46c0      	nop			@ (mov r8, r8)
 8012d24:	46bd      	mov	sp, r7
 8012d26:	b00a      	add	sp, #40	@ 0x28
 8012d28:	bd80      	pop	{r7, pc}
 8012d2a:	46c0      	nop			@ (mov r8, r8)
 8012d2c:	200112a8 	.word	0x200112a8

08012d30 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8012d30:	b580      	push	{r7, lr}
 8012d32:	b084      	sub	sp, #16
 8012d34:	af00      	add	r7, sp, #0
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012d36:	f3ef 8310 	mrs	r3, PRIMASK
 8012d3a:	607b      	str	r3, [r7, #4]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012d3c:	b672      	cpsid	i
    return(primask_value);
 8012d3e:	687b      	ldr	r3, [r7, #4]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8012d40:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8012d42:	4b09      	ldr	r3, [pc, #36]	@ (8012d68 <_tx_timer_expiration_process+0x38>)
 8012d44:	681b      	ldr	r3, [r3, #0]
 8012d46:	1c5a      	adds	r2, r3, #1
 8012d48:	4b07      	ldr	r3, [pc, #28]	@ (8012d68 <_tx_timer_expiration_process+0x38>)
 8012d4a:	601a      	str	r2, [r3, #0]
 8012d4c:	68fb      	ldr	r3, [r7, #12]
 8012d4e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8012d50:	68bb      	ldr	r3, [r7, #8]
 8012d52:	f383 8810 	msr	PRIMASK, r3
}
 8012d56:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 8012d58:	4b04      	ldr	r3, [pc, #16]	@ (8012d6c <_tx_timer_expiration_process+0x3c>)
 8012d5a:	0018      	movs	r0, r3
 8012d5c:	f7ff fc2a 	bl	80125b4 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8012d60:	46c0      	nop			@ (mov r8, r8)
 8012d62:	46bd      	mov	sp, r7
 8012d64:	b004      	add	sp, #16
 8012d66:	bd80      	pop	{r7, pc}
 8012d68:	200112a8 	.word	0x200112a8
 8012d6c:	20011358 	.word	0x20011358

08012d70 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8012d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012d72:	46ce      	mov	lr, r9
 8012d74:	4647      	mov	r7, r8
 8012d76:	b580      	push	{r7, lr}
 8012d78:	b08d      	sub	sp, #52	@ 0x34
 8012d7a:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8012d7c:	4b39      	ldr	r3, [pc, #228]	@ (8012e64 <_tx_timer_initialize+0xf4>)
 8012d7e:	2200      	movs	r2, #0
 8012d80:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8012d82:	4b39      	ldr	r3, [pc, #228]	@ (8012e68 <_tx_timer_initialize+0xf8>)
 8012d84:	2200      	movs	r2, #0
 8012d86:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8012d88:	4b38      	ldr	r3, [pc, #224]	@ (8012e6c <_tx_timer_initialize+0xfc>)
 8012d8a:	2200      	movs	r2, #0
 8012d8c:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8012d8e:	4b38      	ldr	r3, [pc, #224]	@ (8012e70 <_tx_timer_initialize+0x100>)
 8012d90:	2200      	movs	r2, #0
 8012d92:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8012d94:	4b37      	ldr	r3, [pc, #220]	@ (8012e74 <_tx_timer_initialize+0x104>)
 8012d96:	2200      	movs	r2, #0
 8012d98:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8012d9a:	4b37      	ldr	r3, [pc, #220]	@ (8012e78 <_tx_timer_initialize+0x108>)
 8012d9c:	617b      	str	r3, [r7, #20]
 8012d9e:	230f      	movs	r3, #15
 8012da0:	18fb      	adds	r3, r7, r3
 8012da2:	2200      	movs	r2, #0
 8012da4:	701a      	strb	r2, [r3, #0]
 8012da6:	2380      	movs	r3, #128	@ 0x80
 8012da8:	60bb      	str	r3, [r7, #8]
 8012daa:	2300      	movs	r3, #0
 8012dac:	613b      	str	r3, [r7, #16]
 8012dae:	e009      	b.n	8012dc4 <_tx_timer_initialize+0x54>
 8012db0:	697b      	ldr	r3, [r7, #20]
 8012db2:	1c5a      	adds	r2, r3, #1
 8012db4:	617a      	str	r2, [r7, #20]
 8012db6:	220f      	movs	r2, #15
 8012db8:	18ba      	adds	r2, r7, r2
 8012dba:	7812      	ldrb	r2, [r2, #0]
 8012dbc:	701a      	strb	r2, [r3, #0]
 8012dbe:	693b      	ldr	r3, [r7, #16]
 8012dc0:	3301      	adds	r3, #1
 8012dc2:	613b      	str	r3, [r7, #16]
 8012dc4:	693a      	ldr	r2, [r7, #16]
 8012dc6:	68bb      	ldr	r3, [r7, #8]
 8012dc8:	429a      	cmp	r2, r3
 8012dca:	d3f1      	bcc.n	8012db0 <_tx_timer_initialize+0x40>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8012dcc:	4b2b      	ldr	r3, [pc, #172]	@ (8012e7c <_tx_timer_initialize+0x10c>)
 8012dce:	4a2a      	ldr	r2, [pc, #168]	@ (8012e78 <_tx_timer_initialize+0x108>)
 8012dd0:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8012dd2:	4b2b      	ldr	r3, [pc, #172]	@ (8012e80 <_tx_timer_initialize+0x110>)
 8012dd4:	4a28      	ldr	r2, [pc, #160]	@ (8012e78 <_tx_timer_initialize+0x108>)
 8012dd6:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8012dd8:	4b2a      	ldr	r3, [pc, #168]	@ (8012e84 <_tx_timer_initialize+0x114>)
 8012dda:	4a2b      	ldr	r2, [pc, #172]	@ (8012e88 <_tx_timer_initialize+0x118>)
 8012ddc:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8012dde:	4b29      	ldr	r3, [pc, #164]	@ (8012e84 <_tx_timer_initialize+0x114>)
 8012de0:	681b      	ldr	r3, [r3, #0]
 8012de2:	1d1a      	adds	r2, r3, #4
 8012de4:	4b27      	ldr	r3, [pc, #156]	@ (8012e84 <_tx_timer_initialize+0x114>)
 8012de6:	601a      	str	r2, [r3, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8012de8:	4b28      	ldr	r3, [pc, #160]	@ (8012e8c <_tx_timer_initialize+0x11c>)
 8012dea:	4a29      	ldr	r2, [pc, #164]	@ (8012e90 <_tx_timer_initialize+0x120>)
 8012dec:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8012dee:	4b29      	ldr	r3, [pc, #164]	@ (8012e94 <_tx_timer_initialize+0x124>)
 8012df0:	2280      	movs	r2, #128	@ 0x80
 8012df2:	00d2      	lsls	r2, r2, #3
 8012df4:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8012df6:	4b28      	ldr	r3, [pc, #160]	@ (8012e98 <_tx_timer_initialize+0x128>)
 8012df8:	2200      	movs	r2, #0
 8012dfa:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8012dfc:	4b23      	ldr	r3, [pc, #140]	@ (8012e8c <_tx_timer_initialize+0x11c>)
 8012dfe:	681a      	ldr	r2, [r3, #0]
 8012e00:	4b24      	ldr	r3, [pc, #144]	@ (8012e94 <_tx_timer_initialize+0x124>)
 8012e02:	6819      	ldr	r1, [r3, #0]
 8012e04:	4b24      	ldr	r3, [pc, #144]	@ (8012e98 <_tx_timer_initialize+0x128>)
 8012e06:	6818      	ldr	r0, [r3, #0]
 8012e08:	4b23      	ldr	r3, [pc, #140]	@ (8012e98 <_tx_timer_initialize+0x128>)
 8012e0a:	681b      	ldr	r3, [r3, #0]
 8012e0c:	4699      	mov	r9, r3
 8012e0e:	4c23      	ldr	r4, [pc, #140]	@ (8012e9c <_tx_timer_initialize+0x12c>)
 8012e10:	46a0      	mov	r8, r4
 8012e12:	4e23      	ldr	r6, [pc, #140]	@ (8012ea0 <_tx_timer_initialize+0x130>)
 8012e14:	4d23      	ldr	r5, [pc, #140]	@ (8012ea4 <_tx_timer_initialize+0x134>)
 8012e16:	4c24      	ldr	r4, [pc, #144]	@ (8012ea8 <_tx_timer_initialize+0x138>)
 8012e18:	2300      	movs	r3, #0
 8012e1a:	469c      	mov	ip, r3
 8012e1c:	4663      	mov	r3, ip
 8012e1e:	9305      	str	r3, [sp, #20]
 8012e20:	2300      	movs	r3, #0
 8012e22:	469c      	mov	ip, r3
 8012e24:	4663      	mov	r3, ip
 8012e26:	9304      	str	r3, [sp, #16]
 8012e28:	464b      	mov	r3, r9
 8012e2a:	9303      	str	r3, [sp, #12]
 8012e2c:	9002      	str	r0, [sp, #8]
 8012e2e:	9101      	str	r1, [sp, #4]
 8012e30:	9200      	str	r2, [sp, #0]
 8012e32:	4643      	mov	r3, r8
 8012e34:	0032      	movs	r2, r6
 8012e36:	0029      	movs	r1, r5
 8012e38:	0020      	movs	r0, r4
 8012e3a:	f7fe ff4b 	bl	8011cd4 <_tx_thread_create>
 8012e3e:	0003      	movs	r3, r0
 8012e40:	607b      	str	r3, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	2b00      	cmp	r3, #0
 8012e46:	d1d9      	bne.n	8012dfc <_tx_timer_initialize+0x8c>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8012e48:	4b18      	ldr	r3, [pc, #96]	@ (8012eac <_tx_timer_initialize+0x13c>)
 8012e4a:	2200      	movs	r2, #0
 8012e4c:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8012e4e:	4b18      	ldr	r3, [pc, #96]	@ (8012eb0 <_tx_timer_initialize+0x140>)
 8012e50:	2200      	movs	r2, #0
 8012e52:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8012e54:	46c0      	nop			@ (mov r8, r8)
 8012e56:	46bd      	mov	sp, r7
 8012e58:	b007      	add	sp, #28
 8012e5a:	bcc0      	pop	{r6, r7}
 8012e5c:	46b9      	mov	r9, r7
 8012e5e:	46b0      	mov	r8, r6
 8012e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e62:	46c0      	nop			@ (mov r8, r8)
 8012e64:	200112b4 	.word	0x200112b4
 8012e68:	20011814 	.word	0x20011814
 8012e6c:	200112b8 	.word	0x200112b8
 8012e70:	20011348 	.word	0x20011348
 8012e74:	20011354 	.word	0x20011354
 8012e78:	200112bc 	.word	0x200112bc
 8012e7c:	2001133c 	.word	0x2001133c
 8012e80:	20011344 	.word	0x20011344
 8012e84:	20011340 	.word	0x20011340
 8012e88:	20011338 	.word	0x20011338
 8012e8c:	20011408 	.word	0x20011408
 8012e90:	20011414 	.word	0x20011414
 8012e94:	2001140c 	.word	0x2001140c
 8012e98:	20011410 	.word	0x20011410
 8012e9c:	4154494d 	.word	0x4154494d
 8012ea0:	08012fdd 	.word	0x08012fdd
 8012ea4:	0801eddc 	.word	0x0801eddc
 8012ea8:	20011358 	.word	0x20011358
 8012eac:	2001134c 	.word	0x2001134c
 8012eb0:	20011350 	.word	0x20011350

08012eb4 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8012eb4:	b580      	push	{r7, lr}
 8012eb6:	b088      	sub	sp, #32
 8012eb8:	af00      	add	r7, sp, #0
 8012eba:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 8012ec2:	697b      	ldr	r3, [r7, #20]
 8012ec4:	2b00      	cmp	r3, #0
 8012ec6:	d049      	beq.n	8012f5c <_tx_timer_system_activate+0xa8>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8012ec8:	697b      	ldr	r3, [r7, #20]
 8012eca:	3301      	adds	r3, #1
 8012ecc:	d046      	beq.n	8012f5c <_tx_timer_system_activate+0xa8>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	699b      	ldr	r3, [r3, #24]
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d142      	bne.n	8012f5c <_tx_timer_system_activate+0xa8>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8012ed6:	697b      	ldr	r3, [r7, #20]
 8012ed8:	2b20      	cmp	r3, #32
 8012eda:	d902      	bls.n	8012ee2 <_tx_timer_system_activate+0x2e>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8012edc:	231f      	movs	r3, #31
 8012ede:	61bb      	str	r3, [r7, #24]
 8012ee0:	e002      	b.n	8012ee8 <_tx_timer_system_activate+0x34>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 8012ee2:	697b      	ldr	r3, [r7, #20]
 8012ee4:	3b01      	subs	r3, #1
 8012ee6:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8012ee8:	4b1e      	ldr	r3, [pc, #120]	@ (8012f64 <_tx_timer_system_activate+0xb0>)
 8012eea:	681a      	ldr	r2, [r3, #0]
 8012eec:	69bb      	ldr	r3, [r7, #24]
 8012eee:	009b      	lsls	r3, r3, #2
 8012ef0:	18d3      	adds	r3, r2, r3
 8012ef2:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 8012ef4:	4b1c      	ldr	r3, [pc, #112]	@ (8012f68 <_tx_timer_system_activate+0xb4>)
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	69fa      	ldr	r2, [r7, #28]
 8012efa:	429a      	cmp	r2, r3
 8012efc:	d30b      	bcc.n	8012f16 <_tx_timer_system_activate+0x62>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8012efe:	4b1a      	ldr	r3, [pc, #104]	@ (8012f68 <_tx_timer_system_activate+0xb4>)
 8012f00:	681b      	ldr	r3, [r3, #0]
 8012f02:	69fa      	ldr	r2, [r7, #28]
 8012f04:	1ad3      	subs	r3, r2, r3
 8012f06:	109b      	asrs	r3, r3, #2
 8012f08:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8012f0a:	4b18      	ldr	r3, [pc, #96]	@ (8012f6c <_tx_timer_system_activate+0xb8>)
 8012f0c:	681a      	ldr	r2, [r3, #0]
 8012f0e:	693b      	ldr	r3, [r7, #16]
 8012f10:	009b      	lsls	r3, r3, #2
 8012f12:	18d3      	adds	r3, r2, r3
 8012f14:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8012f16:	69fb      	ldr	r3, [r7, #28]
 8012f18:	681b      	ldr	r3, [r3, #0]
 8012f1a:	2b00      	cmp	r3, #0
 8012f1c:	d109      	bne.n	8012f32 <_tx_timer_system_activate+0x7e>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8012f1e:	687b      	ldr	r3, [r7, #4]
 8012f20:	687a      	ldr	r2, [r7, #4]
 8012f22:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	687a      	ldr	r2, [r7, #4]
 8012f28:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8012f2a:	69fb      	ldr	r3, [r7, #28]
 8012f2c:	687a      	ldr	r2, [r7, #4]
 8012f2e:	601a      	str	r2, [r3, #0]
 8012f30:	e011      	b.n	8012f56 <_tx_timer_system_activate+0xa2>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8012f32:	69fb      	ldr	r3, [r7, #28]
 8012f34:	681b      	ldr	r3, [r3, #0]
 8012f36:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	695b      	ldr	r3, [r3, #20]
 8012f3c:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8012f3e:	68bb      	ldr	r3, [r7, #8]
 8012f40:	687a      	ldr	r2, [r7, #4]
 8012f42:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 8012f44:	68fb      	ldr	r3, [r7, #12]
 8012f46:	687a      	ldr	r2, [r7, #4]
 8012f48:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	68fa      	ldr	r2, [r7, #12]
 8012f4e:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8012f50:	687b      	ldr	r3, [r7, #4]
 8012f52:	68ba      	ldr	r2, [r7, #8]
 8012f54:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	69fa      	ldr	r2, [r7, #28]
 8012f5a:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8012f5c:	46c0      	nop			@ (mov r8, r8)
 8012f5e:	46bd      	mov	sp, r7
 8012f60:	b008      	add	sp, #32
 8012f62:	bd80      	pop	{r7, pc}
 8012f64:	20011344 	.word	0x20011344
 8012f68:	20011340 	.word	0x20011340
 8012f6c:	2001133c 	.word	0x2001133c

08012f70 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 8012f70:	b580      	push	{r7, lr}
 8012f72:	b086      	sub	sp, #24
 8012f74:	af00      	add	r7, sp, #0
 8012f76:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	699b      	ldr	r3, [r3, #24]
 8012f7c:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 8012f7e:	697b      	ldr	r3, [r7, #20]
 8012f80:	2b00      	cmp	r3, #0
 8012f82:	d026      	beq.n	8012fd2 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8012f84:	687b      	ldr	r3, [r7, #4]
 8012f86:	691b      	ldr	r3, [r3, #16]
 8012f88:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8012f8a:	687a      	ldr	r2, [r7, #4]
 8012f8c:	693b      	ldr	r3, [r7, #16]
 8012f8e:	429a      	cmp	r2, r3
 8012f90:	d108      	bne.n	8012fa4 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8012f92:	697b      	ldr	r3, [r7, #20]
 8012f94:	681b      	ldr	r3, [r3, #0]
 8012f96:	687a      	ldr	r2, [r7, #4]
 8012f98:	429a      	cmp	r2, r3
 8012f9a:	d117      	bne.n	8012fcc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8012f9c:	697b      	ldr	r3, [r7, #20]
 8012f9e:	2200      	movs	r2, #0
 8012fa0:	601a      	str	r2, [r3, #0]
 8012fa2:	e013      	b.n	8012fcc <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 8012fa4:	687b      	ldr	r3, [r7, #4]
 8012fa6:	695b      	ldr	r3, [r3, #20]
 8012fa8:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8012faa:	693b      	ldr	r3, [r7, #16]
 8012fac:	68fa      	ldr	r2, [r7, #12]
 8012fae:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 8012fb0:	68fb      	ldr	r3, [r7, #12]
 8012fb2:	693a      	ldr	r2, [r7, #16]
 8012fb4:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 8012fb6:	697b      	ldr	r3, [r7, #20]
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	687a      	ldr	r2, [r7, #4]
 8012fbc:	429a      	cmp	r2, r3
 8012fbe:	d105      	bne.n	8012fcc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 8012fc0:	693b      	ldr	r3, [r7, #16]
 8012fc2:	697a      	ldr	r2, [r7, #20]
 8012fc4:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 8012fc6:	697b      	ldr	r3, [r7, #20]
 8012fc8:	693a      	ldr	r2, [r7, #16]
 8012fca:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	2200      	movs	r2, #0
 8012fd0:	619a      	str	r2, [r3, #24]
    }
}
 8012fd2:	46c0      	nop			@ (mov r8, r8)
 8012fd4:	46bd      	mov	sp, r7
 8012fd6:	b006      	add	sp, #24
 8012fd8:	bd80      	pop	{r7, pc}
	...

08012fdc <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8012fdc:	b580      	push	{r7, lr}
 8012fde:	b094      	sub	sp, #80	@ 0x50
 8012fe0:	af00      	add	r7, sp, #0
 8012fe2:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8012fe4:	2300      	movs	r3, #0
 8012fe6:	647b      	str	r3, [r7, #68]	@ 0x44
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	4a70      	ldr	r2, [pc, #448]	@ (80131ac <_tx_timer_thread_entry+0x1d0>)
 8012fec:	4293      	cmp	r3, r2
 8012fee:	d000      	beq.n	8012ff2 <_tx_timer_thread_entry+0x16>
 8012ff0:	e0d8      	b.n	80131a4 <_tx_timer_thread_entry+0x1c8>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8012ff2:	f3ef 8310 	mrs	r3, PRIMASK
 8012ff6:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile (" CPSID i" : : : "memory" );
 8012ff8:	b672      	cpsid	i
    return(primask_value);
 8012ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8012ffc:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8012ffe:	4b6c      	ldr	r3, [pc, #432]	@ (80131b0 <_tx_timer_thread_entry+0x1d4>)
 8013000:	681b      	ldr	r3, [r3, #0]
 8013002:	681b      	ldr	r3, [r3, #0]
 8013004:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 8013006:	68fb      	ldr	r3, [r7, #12]
 8013008:	2b00      	cmp	r3, #0
 801300a:	d003      	beq.n	8013014 <_tx_timer_thread_entry+0x38>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	220c      	movs	r2, #12
 8013010:	18ba      	adds	r2, r7, r2
 8013012:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8013014:	4b66      	ldr	r3, [pc, #408]	@ (80131b0 <_tx_timer_thread_entry+0x1d4>)
 8013016:	681b      	ldr	r3, [r3, #0]
 8013018:	2200      	movs	r2, #0
 801301a:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 801301c:	4b64      	ldr	r3, [pc, #400]	@ (80131b0 <_tx_timer_thread_entry+0x1d4>)
 801301e:	681b      	ldr	r3, [r3, #0]
 8013020:	1d1a      	adds	r2, r3, #4
 8013022:	4b63      	ldr	r3, [pc, #396]	@ (80131b0 <_tx_timer_thread_entry+0x1d4>)
 8013024:	601a      	str	r2, [r3, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 8013026:	4b62      	ldr	r3, [pc, #392]	@ (80131b0 <_tx_timer_thread_entry+0x1d4>)
 8013028:	681a      	ldr	r2, [r3, #0]
 801302a:	4b62      	ldr	r3, [pc, #392]	@ (80131b4 <_tx_timer_thread_entry+0x1d8>)
 801302c:	681b      	ldr	r3, [r3, #0]
 801302e:	429a      	cmp	r2, r3
 8013030:	d103      	bne.n	801303a <_tx_timer_thread_entry+0x5e>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8013032:	4b61      	ldr	r3, [pc, #388]	@ (80131b8 <_tx_timer_thread_entry+0x1dc>)
 8013034:	681a      	ldr	r2, [r3, #0]
 8013036:	4b5e      	ldr	r3, [pc, #376]	@ (80131b0 <_tx_timer_thread_entry+0x1d4>)
 8013038:	601a      	str	r2, [r3, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 801303a:	4b60      	ldr	r3, [pc, #384]	@ (80131bc <_tx_timer_thread_entry+0x1e0>)
 801303c:	2200      	movs	r2, #0
 801303e:	601a      	str	r2, [r3, #0]
 8013040:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013042:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013046:	f383 8810 	msr	PRIMASK, r3
}
 801304a:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801304c:	f3ef 8310 	mrs	r3, PRIMASK
 8013050:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013052:	b672      	cpsid	i
    return(primask_value);
 8013054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8013056:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8013058:	e07d      	b.n	8013156 <_tx_timer_thread_entry+0x17a>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 801305a:	68fb      	ldr	r3, [r7, #12]
 801305c:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 801305e:	68fb      	ldr	r3, [r7, #12]
 8013060:	691b      	ldr	r3, [r3, #16]
 8013062:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 8013064:	2300      	movs	r3, #0
 8013066:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8013068:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801306a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801306c:	429a      	cmp	r2, r3
 801306e:	d102      	bne.n	8013076 <_tx_timer_thread_entry+0x9a>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8013070:	2300      	movs	r3, #0
 8013072:	60fb      	str	r3, [r7, #12]
 8013074:	e00e      	b.n	8013094 <_tx_timer_thread_entry+0xb8>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 8013076:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013078:	695b      	ldr	r3, [r3, #20]
 801307a:	637b      	str	r3, [r7, #52]	@ 0x34
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 801307c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801307e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013080:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 8013082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013084:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013086:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 8013088:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801308a:	220c      	movs	r2, #12
 801308c:	18ba      	adds	r2, r7, r2
 801308e:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 8013090:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013092:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8013094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013096:	681b      	ldr	r3, [r3, #0]
 8013098:	2b20      	cmp	r3, #32
 801309a:	d911      	bls.n	80130c0 <_tx_timer_thread_entry+0xe4>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 801309c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801309e:	681b      	ldr	r3, [r3, #0]
 80130a0:	3b20      	subs	r3, #32
 80130a2:	001a      	movs	r2, r3
                    current_timer -> tx_timer_internal_remaining_ticks =
 80130a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130a6:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 80130a8:	2300      	movs	r3, #0
 80130aa:	64bb      	str	r3, [r7, #72]	@ 0x48

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80130ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130ae:	2208      	movs	r2, #8
 80130b0:	18ba      	adds	r2, r7, r2
 80130b2:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 80130b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130b6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80130b8:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 80130ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130bc:	60bb      	str	r3, [r7, #8]
 80130be:	e01a      	b.n	80130f6 <_tx_timer_thread_entry+0x11a>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 80130c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130c2:	689b      	ldr	r3, [r3, #8]
 80130c4:	64bb      	str	r3, [r7, #72]	@ 0x48
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 80130c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130c8:	68db      	ldr	r3, [r3, #12]
 80130ca:	647b      	str	r3, [r7, #68]	@ 0x44

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 80130cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130ce:	685a      	ldr	r2, [r3, #4]
 80130d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130d2:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 80130d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130d6:	681b      	ldr	r3, [r3, #0]
 80130d8:	2b00      	cmp	r3, #0
 80130da:	d009      	beq.n	80130f0 <_tx_timer_thread_entry+0x114>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80130dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130de:	2208      	movs	r2, #8
 80130e0:	18ba      	adds	r2, r7, r2
 80130e2:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 80130e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80130e8:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 80130ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130ec:	60bb      	str	r3, [r7, #8]
 80130ee:	e002      	b.n	80130f6 <_tx_timer_thread_entry+0x11a>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 80130f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80130f2:	2200      	movs	r2, #0
 80130f4:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 80130f6:	4b32      	ldr	r3, [pc, #200]	@ (80131c0 <_tx_timer_thread_entry+0x1e4>)
 80130f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80130fa:	601a      	str	r2, [r3, #0]
 80130fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80130fe:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013102:	f383 8810 	msr	PRIMASK, r3
}
 8013106:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8013108:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801310a:	2b00      	cmp	r3, #0
 801310c:	d003      	beq.n	8013116 <_tx_timer_thread_entry+0x13a>
                {

                    (timeout_function) (timeout_param);
 801310e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013110:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013112:	0010      	movs	r0, r2
 8013114:	4798      	blx	r3
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013116:	f3ef 8310 	mrs	r3, PRIMASK
 801311a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801311c:	b672      	cpsid	i
    return(primask_value);
 801311e:	6a3b      	ldr	r3, [r7, #32]
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 8013120:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8013122:	4b27      	ldr	r3, [pc, #156]	@ (80131c0 <_tx_timer_thread_entry+0x1e4>)
 8013124:	2200      	movs	r2, #0
 8013126:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8013128:	68bb      	ldr	r3, [r7, #8]
 801312a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801312c:	429a      	cmp	r2, r3
 801312e:	d106      	bne.n	801313e <_tx_timer_thread_entry+0x162>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 8013130:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013132:	2200      	movs	r2, #0
 8013134:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8013136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013138:	0018      	movs	r0, r3
 801313a:	f7ff febb 	bl	8012eb4 <_tx_timer_system_activate>
 801313e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013140:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013142:	69bb      	ldr	r3, [r7, #24]
 8013144:	f383 8810 	msr	PRIMASK, r3
}
 8013148:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801314a:	f3ef 8310 	mrs	r3, PRIMASK
 801314e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013150:	b672      	cpsid	i
    return(primask_value);
 8013152:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8013154:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (expired_timers != TX_NULL)
 8013156:	68fb      	ldr	r3, [r7, #12]
 8013158:	2b00      	cmp	r3, #0
 801315a:	d000      	beq.n	801315e <_tx_timer_thread_entry+0x182>
 801315c:	e77d      	b.n	801305a <_tx_timer_thread_entry+0x7e>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 801315e:	4b17      	ldr	r3, [pc, #92]	@ (80131bc <_tx_timer_thread_entry+0x1e0>)
 8013160:	681b      	ldr	r3, [r3, #0]
 8013162:	2b00      	cmp	r3, #0
 8013164:	d117      	bne.n	8013196 <_tx_timer_thread_entry+0x1ba>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8013166:	4b17      	ldr	r3, [pc, #92]	@ (80131c4 <_tx_timer_thread_entry+0x1e8>)
 8013168:	643b      	str	r3, [r7, #64]	@ 0x40

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 801316a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801316c:	2203      	movs	r2, #3
 801316e:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8013170:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013172:	2201      	movs	r2, #1
 8013174:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8013176:	4b14      	ldr	r3, [pc, #80]	@ (80131c8 <_tx_timer_thread_entry+0x1ec>)
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	1c5a      	adds	r2, r3, #1
 801317c:	4b12      	ldr	r3, [pc, #72]	@ (80131c8 <_tx_timer_thread_entry+0x1ec>)
 801317e:	601a      	str	r2, [r3, #0]
 8013180:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013182:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013184:	697b      	ldr	r3, [r7, #20]
 8013186:	f383 8810 	msr	PRIMASK, r3
}
 801318a:	46c0      	nop			@ (mov r8, r8)

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 801318c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801318e:	0018      	movs	r0, r3
 8013190:	f7ff fb10 	bl	80127b4 <_tx_thread_system_suspend>
 8013194:	e72d      	b.n	8012ff2 <_tx_timer_thread_entry+0x16>
 8013196:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013198:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801319a:	693b      	ldr	r3, [r7, #16]
 801319c:	f383 8810 	msr	PRIMASK, r3
}
 80131a0:	46c0      	nop			@ (mov r8, r8)
            TX_DISABLE
 80131a2:	e726      	b.n	8012ff2 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 80131a4:	46c0      	nop			@ (mov r8, r8)
 80131a6:	46bd      	mov	sp, r7
 80131a8:	b014      	add	sp, #80	@ 0x50
 80131aa:	bd80      	pop	{r7, pc}
 80131ac:	4154494d 	.word	0x4154494d
 80131b0:	20011344 	.word	0x20011344
 80131b4:	20011340 	.word	0x20011340
 80131b8:	2001133c 	.word	0x2001133c
 80131bc:	20011348 	.word	0x20011348
 80131c0:	20011354 	.word	0x20011354
 80131c4:	20011358 	.word	0x20011358
 80131c8:	200112a8 	.word	0x200112a8

080131cc <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 80131cc:	b580      	push	{r7, lr}
 80131ce:	b08a      	sub	sp, #40	@ 0x28
 80131d0:	af00      	add	r7, sp, #0
 80131d2:	60f8      	str	r0, [r7, #12]
 80131d4:	60b9      	str	r1, [r7, #8]
 80131d6:	607a      	str	r2, [r7, #4]
 80131d8:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80131da:	2300      	movs	r3, #0
 80131dc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 80131de:	68fb      	ldr	r3, [r7, #12]
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d102      	bne.n	80131ea <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80131e4:	2302      	movs	r3, #2
 80131e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80131e8:	e028      	b.n	801323c <_txe_byte_allocate+0x70>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 80131ea:	68fb      	ldr	r3, [r7, #12]
 80131ec:	681b      	ldr	r3, [r3, #0]
 80131ee:	4a2d      	ldr	r2, [pc, #180]	@ (80132a4 <_txe_byte_allocate+0xd8>)
 80131f0:	4293      	cmp	r3, r2
 80131f2:	d002      	beq.n	80131fa <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80131f4:	2302      	movs	r3, #2
 80131f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80131f8:	e020      	b.n	801323c <_txe_byte_allocate+0x70>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 80131fa:	68bb      	ldr	r3, [r7, #8]
 80131fc:	2b00      	cmp	r3, #0
 80131fe:	d102      	bne.n	8013206 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8013200:	2303      	movs	r3, #3
 8013202:	627b      	str	r3, [r7, #36]	@ 0x24
 8013204:	e01a      	b.n	801323c <_txe_byte_allocate+0x70>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	2b00      	cmp	r3, #0
 801320a:	d102      	bne.n	8013212 <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 801320c:	2305      	movs	r3, #5
 801320e:	627b      	str	r3, [r7, #36]	@ 0x24
 8013210:	e014      	b.n	801323c <_txe_byte_allocate+0x70>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	69db      	ldr	r3, [r3, #28]
 8013216:	687a      	ldr	r2, [r7, #4]
 8013218:	429a      	cmp	r2, r3
 801321a:	d902      	bls.n	8013222 <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 801321c:	2305      	movs	r3, #5
 801321e:	627b      	str	r3, [r7, #36]	@ 0x24
 8013220:	e00c      	b.n	801323c <_txe_byte_allocate+0x70>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8013222:	683b      	ldr	r3, [r7, #0]
 8013224:	2b00      	cmp	r3, #0
 8013226:	d009      	beq.n	801323c <_txe_byte_allocate+0x70>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013228:	f3ef 8305 	mrs	r3, IPSR
 801322c:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 801322e:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013230:	4b1d      	ldr	r3, [pc, #116]	@ (80132a8 <_txe_byte_allocate+0xdc>)
 8013232:	681b      	ldr	r3, [r3, #0]
 8013234:	4313      	orrs	r3, r2
 8013236:	d001      	beq.n	801323c <_txe_byte_allocate+0x70>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8013238:	2304      	movs	r3, #4
 801323a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 801323c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801323e:	2b00      	cmp	r3, #0
 8013240:	d108      	bne.n	8013254 <_txe_byte_allocate+0x88>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8013242:	4b1a      	ldr	r3, [pc, #104]	@ (80132ac <_txe_byte_allocate+0xe0>)
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8013248:	6a3a      	ldr	r2, [r7, #32]
 801324a:	4b19      	ldr	r3, [pc, #100]	@ (80132b0 <_txe_byte_allocate+0xe4>)
 801324c:	429a      	cmp	r2, r3
 801324e:	d101      	bne.n	8013254 <_txe_byte_allocate+0x88>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8013250:	2313      	movs	r3, #19
 8013252:	627b      	str	r3, [r7, #36]	@ 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 8013254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013256:	2b00      	cmp	r3, #0
 8013258:	d113      	bne.n	8013282 <_txe_byte_allocate+0xb6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801325a:	f3ef 8305 	mrs	r3, IPSR
 801325e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013260:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013262:	4b11      	ldr	r3, [pc, #68]	@ (80132a8 <_txe_byte_allocate+0xdc>)
 8013264:	681b      	ldr	r3, [r3, #0]
 8013266:	4313      	orrs	r3, r2
 8013268:	d00b      	beq.n	8013282 <_txe_byte_allocate+0xb6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801326a:	f3ef 8305 	mrs	r3, IPSR
 801326e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013270:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013272:	4b0d      	ldr	r3, [pc, #52]	@ (80132a8 <_txe_byte_allocate+0xdc>)
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	4313      	orrs	r3, r2
 8013278:	4a0e      	ldr	r2, [pc, #56]	@ (80132b4 <_txe_byte_allocate+0xe8>)
 801327a:	4293      	cmp	r3, r2
 801327c:	d801      	bhi.n	8013282 <_txe_byte_allocate+0xb6>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 801327e:	2313      	movs	r3, #19
 8013280:	627b      	str	r3, [r7, #36]	@ 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013284:	2b00      	cmp	r3, #0
 8013286:	d107      	bne.n	8013298 <_txe_byte_allocate+0xcc>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 8013288:	683b      	ldr	r3, [r7, #0]
 801328a:	687a      	ldr	r2, [r7, #4]
 801328c:	68b9      	ldr	r1, [r7, #8]
 801328e:	68f8      	ldr	r0, [r7, #12]
 8013290:	f7fc f996 	bl	800f5c0 <_tx_byte_allocate>
 8013294:	0003      	movs	r3, r0
 8013296:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Return completion status.  */
    return(status);
 8013298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801329a:	0018      	movs	r0, r3
 801329c:	46bd      	mov	sp, r7
 801329e:	b00a      	add	sp, #40	@ 0x28
 80132a0:	bd80      	pop	{r7, pc}
 80132a2:	46c0      	nop			@ (mov r8, r8)
 80132a4:	42595445 	.word	0x42595445
 80132a8:	20000010 	.word	0x20000010
 80132ac:	20011210 	.word	0x20011210
 80132b0:	20011358 	.word	0x20011358
 80132b4:	f0f0f0ef 	.word	0xf0f0f0ef

080132b8 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 80132b8:	b580      	push	{r7, lr}
 80132ba:	b090      	sub	sp, #64	@ 0x40
 80132bc:	af00      	add	r7, sp, #0
 80132be:	60f8      	str	r0, [r7, #12]
 80132c0:	60b9      	str	r1, [r7, #8]
 80132c2:	607a      	str	r2, [r7, #4]
 80132c4:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80132c6:	2300      	movs	r3, #0
 80132c8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 80132ca:	68fb      	ldr	r3, [r7, #12]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d102      	bne.n	80132d6 <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80132d0:	2302      	movs	r3, #2
 80132d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80132d4:	e070      	b.n	80133b8 <_txe_byte_pool_create+0x100>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 80132d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80132d8:	2b34      	cmp	r3, #52	@ 0x34
 80132da:	d002      	beq.n	80132e2 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80132dc:	2302      	movs	r3, #2
 80132de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80132e0:	e06a      	b.n	80133b8 <_txe_byte_pool_create+0x100>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80132e2:	f3ef 8310 	mrs	r3, PRIMASK
 80132e6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 80132e8:	b672      	cpsid	i
    return(primask_value);
 80132ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80132ec:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80132ee:	4b3a      	ldr	r3, [pc, #232]	@ (80133d8 <_txe_byte_pool_create+0x120>)
 80132f0:	681b      	ldr	r3, [r3, #0]
 80132f2:	1c5a      	adds	r2, r3, #1
 80132f4:	4b38      	ldr	r3, [pc, #224]	@ (80133d8 <_txe_byte_pool_create+0x120>)
 80132f6:	601a      	str	r2, [r3, #0]
 80132f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80132fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80132fe:	f383 8810 	msr	PRIMASK, r3
}
 8013302:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8013304:	4b35      	ldr	r3, [pc, #212]	@ (80133dc <_txe_byte_pool_create+0x124>)
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 801330a:	2300      	movs	r3, #0
 801330c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801330e:	e009      	b.n	8013324 <_txe_byte_pool_create+0x6c>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8013310:	68fa      	ldr	r2, [r7, #12]
 8013312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013314:	429a      	cmp	r2, r3
 8013316:	d00b      	beq.n	8013330 <_txe_byte_pool_create+0x78>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8013318:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801331a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801331c:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 801331e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013320:	3301      	adds	r3, #1
 8013322:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013324:	4b2e      	ldr	r3, [pc, #184]	@ (80133e0 <_txe_byte_pool_create+0x128>)
 8013326:	681b      	ldr	r3, [r3, #0]
 8013328:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801332a:	429a      	cmp	r2, r3
 801332c:	d3f0      	bcc.n	8013310 <_txe_byte_pool_create+0x58>
 801332e:	e000      	b.n	8013332 <_txe_byte_pool_create+0x7a>
                break;
 8013330:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013332:	f3ef 8310 	mrs	r3, PRIMASK
 8013336:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013338:	b672      	cpsid	i
    return(primask_value);
 801333a:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 801333c:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 801333e:	4b26      	ldr	r3, [pc, #152]	@ (80133d8 <_txe_byte_pool_create+0x120>)
 8013340:	681b      	ldr	r3, [r3, #0]
 8013342:	1e5a      	subs	r2, r3, #1
 8013344:	4b24      	ldr	r3, [pc, #144]	@ (80133d8 <_txe_byte_pool_create+0x120>)
 8013346:	601a      	str	r2, [r3, #0]
 8013348:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801334a:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801334c:	6a3b      	ldr	r3, [r7, #32]
 801334e:	f383 8810 	msr	PRIMASK, r3
}
 8013352:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013354:	f7ff f8f6 	bl	8012544 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8013358:	68fa      	ldr	r2, [r7, #12]
 801335a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801335c:	429a      	cmp	r2, r3
 801335e:	d102      	bne.n	8013366 <_txe_byte_pool_create+0xae>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8013360:	2302      	movs	r3, #2
 8013362:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013364:	e028      	b.n	80133b8 <_txe_byte_pool_create+0x100>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8013366:	687b      	ldr	r3, [r7, #4]
 8013368:	2b00      	cmp	r3, #0
 801336a:	d102      	bne.n	8013372 <_txe_byte_pool_create+0xba>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 801336c:	2303      	movs	r3, #3
 801336e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013370:	e022      	b.n	80133b8 <_txe_byte_pool_create+0x100>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8013372:	683b      	ldr	r3, [r7, #0]
 8013374:	2b63      	cmp	r3, #99	@ 0x63
 8013376:	d802      	bhi.n	801337e <_txe_byte_pool_create+0xc6>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8013378:	2305      	movs	r3, #5
 801337a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801337c:	e01c      	b.n	80133b8 <_txe_byte_pool_create+0x100>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 801337e:	4b19      	ldr	r3, [pc, #100]	@ (80133e4 <_txe_byte_pool_create+0x12c>)
 8013380:	681b      	ldr	r3, [r3, #0]
 8013382:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8013384:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013386:	4b18      	ldr	r3, [pc, #96]	@ (80133e8 <_txe_byte_pool_create+0x130>)
 8013388:	429a      	cmp	r2, r3
 801338a:	d101      	bne.n	8013390 <_txe_byte_pool_create+0xd8>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 801338c:	2313      	movs	r3, #19
 801338e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013390:	f3ef 8305 	mrs	r3, IPSR
 8013394:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013396:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013398:	4b14      	ldr	r3, [pc, #80]	@ (80133ec <_txe_byte_pool_create+0x134>)
 801339a:	681b      	ldr	r3, [r3, #0]
 801339c:	4313      	orrs	r3, r2
 801339e:	d00b      	beq.n	80133b8 <_txe_byte_pool_create+0x100>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80133a0:	f3ef 8305 	mrs	r3, IPSR
 80133a4:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80133a6:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80133a8:	4b10      	ldr	r3, [pc, #64]	@ (80133ec <_txe_byte_pool_create+0x134>)
 80133aa:	681b      	ldr	r3, [r3, #0]
 80133ac:	4313      	orrs	r3, r2
 80133ae:	4a10      	ldr	r2, [pc, #64]	@ (80133f0 <_txe_byte_pool_create+0x138>)
 80133b0:	4293      	cmp	r3, r2
 80133b2:	d801      	bhi.n	80133b8 <_txe_byte_pool_create+0x100>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 80133b4:	2313      	movs	r3, #19
 80133b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80133b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	d107      	bne.n	80133ce <_txe_byte_pool_create+0x116>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 80133be:	683b      	ldr	r3, [r7, #0]
 80133c0:	687a      	ldr	r2, [r7, #4]
 80133c2:	68b9      	ldr	r1, [r7, #8]
 80133c4:	68f8      	ldr	r0, [r7, #12]
 80133c6:	f7fc fa39 	bl	800f83c <_tx_byte_pool_create>
 80133ca:	0003      	movs	r3, r0
 80133cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 80133ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80133d0:	0018      	movs	r0, r3
 80133d2:	46bd      	mov	sp, r7
 80133d4:	b010      	add	sp, #64	@ 0x40
 80133d6:	bd80      	pop	{r7, pc}
 80133d8:	200112a8 	.word	0x200112a8
 80133dc:	20011200 	.word	0x20011200
 80133e0:	20011204 	.word	0x20011204
 80133e4:	20011210 	.word	0x20011210
 80133e8:	20011358 	.word	0x20011358
 80133ec:	20000010 	.word	0x20000010
 80133f0:	f0f0f0ef 	.word	0xf0f0f0ef

080133f4 <_txe_event_flags_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_create(TX_EVENT_FLAGS_GROUP *group_ptr, CHAR *name_ptr, UINT event_control_block_size)
{
 80133f4:	b580      	push	{r7, lr}
 80133f6:	b090      	sub	sp, #64	@ 0x40
 80133f8:	af00      	add	r7, sp, #0
 80133fa:	60f8      	str	r0, [r7, #12]
 80133fc:	60b9      	str	r1, [r7, #8]
 80133fe:	607a      	str	r2, [r7, #4]
TX_THREAD                   *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013400:	2300      	movs	r3, #0
 8013402:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid event flags group pointer.  */
    if (group_ptr == TX_NULL)
 8013404:	68fb      	ldr	r3, [r7, #12]
 8013406:	2b00      	cmp	r3, #0
 8013408:	d102      	bne.n	8013410 <_txe_event_flags_create+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 801340a:	2306      	movs	r3, #6
 801340c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801340e:	e064      	b.n	80134da <_txe_event_flags_create+0xe6>
    }

    /* Now check for proper control block size.  */
    else if (event_control_block_size != (sizeof(TX_EVENT_FLAGS_GROUP)))
 8013410:	687b      	ldr	r3, [r7, #4]
 8013412:	2b24      	cmp	r3, #36	@ 0x24
 8013414:	d002      	beq.n	801341c <_txe_event_flags_create+0x28>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 8013416:	2306      	movs	r3, #6
 8013418:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801341a:	e05e      	b.n	80134da <_txe_event_flags_create+0xe6>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801341c:	f3ef 8310 	mrs	r3, PRIMASK
 8013420:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013422:	b672      	cpsid	i
    return(primask_value);
 8013424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013426:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8013428:	4b34      	ldr	r3, [pc, #208]	@ (80134fc <_txe_event_flags_create+0x108>)
 801342a:	681b      	ldr	r3, [r3, #0]
 801342c:	1c5a      	adds	r2, r3, #1
 801342e:	4b33      	ldr	r3, [pc, #204]	@ (80134fc <_txe_event_flags_create+0x108>)
 8013430:	601a      	str	r2, [r3, #0]
 8013432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013434:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013438:	f383 8810 	msr	PRIMASK, r3
}
 801343c:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_group =   _tx_event_flags_created_ptr;
 801343e:	4b30      	ldr	r3, [pc, #192]	@ (8013500 <_txe_event_flags_create+0x10c>)
 8013440:	681b      	ldr	r3, [r3, #0]
 8013442:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 8013444:	2300      	movs	r3, #0
 8013446:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013448:	e009      	b.n	801345e <_txe_event_flags_create+0x6a>
        {

            /* Determine if this group matches the event flags group in the list.  */
            if (group_ptr == next_group)
 801344a:	68fa      	ldr	r2, [r7, #12]
 801344c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801344e:	429a      	cmp	r2, r3
 8013450:	d00b      	beq.n	801346a <_txe_event_flags_create+0x76>
            }
            else
            {

                /* Move to the next group.  */
                next_group =  next_group -> tx_event_flags_group_created_next;
 8013452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013454:	699b      	ldr	r3, [r3, #24]
 8013456:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_event_flags_created_count; i++)
 8013458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801345a:	3301      	adds	r3, #1
 801345c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801345e:	4b29      	ldr	r3, [pc, #164]	@ (8013504 <_txe_event_flags_create+0x110>)
 8013460:	681b      	ldr	r3, [r3, #0]
 8013462:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013464:	429a      	cmp	r2, r3
 8013466:	d3f0      	bcc.n	801344a <_txe_event_flags_create+0x56>
 8013468:	e000      	b.n	801346c <_txe_event_flags_create+0x78>
                break;
 801346a:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801346c:	f3ef 8310 	mrs	r3, PRIMASK
 8013470:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013472:	b672      	cpsid	i
    return(primask_value);
 8013474:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013476:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8013478:	4b20      	ldr	r3, [pc, #128]	@ (80134fc <_txe_event_flags_create+0x108>)
 801347a:	681b      	ldr	r3, [r3, #0]
 801347c:	1e5a      	subs	r2, r3, #1
 801347e:	4b1f      	ldr	r3, [pc, #124]	@ (80134fc <_txe_event_flags_create+0x108>)
 8013480:	601a      	str	r2, [r3, #0]
 8013482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013484:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013486:	6a3b      	ldr	r3, [r7, #32]
 8013488:	f383 8810 	msr	PRIMASK, r3
}
 801348c:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 801348e:	f7ff f859 	bl	8012544 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate event flag group.  */
        if (group_ptr == next_group)
 8013492:	68fa      	ldr	r2, [r7, #12]
 8013494:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013496:	429a      	cmp	r2, r3
 8013498:	d102      	bne.n	80134a0 <_txe_event_flags_create+0xac>
        {

            /* Group is already created, return appropriate error code.  */
            status =  TX_GROUP_ERROR;
 801349a:	2306      	movs	r3, #6
 801349c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801349e:	e01c      	b.n	80134da <_txe_event_flags_create+0xe6>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80134a0:	4b19      	ldr	r3, [pc, #100]	@ (8013508 <_txe_event_flags_create+0x114>)
 80134a2:	681b      	ldr	r3, [r3, #0]
 80134a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 80134a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80134a8:	4b18      	ldr	r3, [pc, #96]	@ (801350c <_txe_event_flags_create+0x118>)
 80134aa:	429a      	cmp	r2, r3
 80134ac:	d101      	bne.n	80134b2 <_txe_event_flags_create+0xbe>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80134ae:	2313      	movs	r3, #19
 80134b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80134b2:	f3ef 8305 	mrs	r3, IPSR
 80134b6:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80134b8:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80134ba:	4b15      	ldr	r3, [pc, #84]	@ (8013510 <_txe_event_flags_create+0x11c>)
 80134bc:	681b      	ldr	r3, [r3, #0]
 80134be:	4313      	orrs	r3, r2
 80134c0:	d00b      	beq.n	80134da <_txe_event_flags_create+0xe6>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80134c2:	f3ef 8305 	mrs	r3, IPSR
 80134c6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80134c8:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80134ca:	4b11      	ldr	r3, [pc, #68]	@ (8013510 <_txe_event_flags_create+0x11c>)
 80134cc:	681b      	ldr	r3, [r3, #0]
 80134ce:	4313      	orrs	r3, r2
 80134d0:	4a10      	ldr	r2, [pc, #64]	@ (8013514 <_txe_event_flags_create+0x120>)
 80134d2:	4293      	cmp	r3, r2
 80134d4:	d801      	bhi.n	80134da <_txe_event_flags_create+0xe6>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 80134d6:	2313      	movs	r3, #19
 80134d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80134da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80134dc:	2b00      	cmp	r3, #0
 80134de:	d107      	bne.n	80134f0 <_txe_event_flags_create+0xfc>
    {

        /* Call actual event flags create function.  */
        status =  _tx_event_flags_create(group_ptr, name_ptr);
 80134e0:	68ba      	ldr	r2, [r7, #8]
 80134e2:	68fb      	ldr	r3, [r7, #12]
 80134e4:	0011      	movs	r1, r2
 80134e6:	0018      	movs	r0, r3
 80134e8:	f7fc fbda 	bl	800fca0 <_tx_event_flags_create>
 80134ec:	0003      	movs	r3, r0
 80134ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 80134f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80134f2:	0018      	movs	r0, r3
 80134f4:	46bd      	mov	sp, r7
 80134f6:	b010      	add	sp, #64	@ 0x40
 80134f8:	bd80      	pop	{r7, pc}
 80134fa:	46c0      	nop			@ (mov r8, r8)
 80134fc:	200112a8 	.word	0x200112a8
 8013500:	200111e8 	.word	0x200111e8
 8013504:	200111ec 	.word	0x200111ec
 8013508:	20011210 	.word	0x20011210
 801350c:	20011358 	.word	0x20011358
 8013510:	20000010 	.word	0x20000010
 8013514:	f0f0f0ef 	.word	0xf0f0f0ef

08013518 <_txe_event_flags_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_delete(TX_EVENT_FLAGS_GROUP *group_ptr)
{
 8013518:	b580      	push	{r7, lr}
 801351a:	b086      	sub	sp, #24
 801351c:	af00      	add	r7, sp, #0
 801351e:	6078      	str	r0, [r7, #4]


#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013520:	2300      	movs	r3, #0
 8013522:	617b      	str	r3, [r7, #20]
#endif

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	2b00      	cmp	r3, #0
 8013528:	d102      	bne.n	8013530 <_txe_event_flags_delete+0x18>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 801352a:	2306      	movs	r3, #6
 801352c:	617b      	str	r3, [r7, #20]
 801352e:	e024      	b.n	801357a <_txe_event_flags_delete+0x62>
    }

    /* Now check for invalid event flag group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	681b      	ldr	r3, [r3, #0]
 8013534:	4a13      	ldr	r2, [pc, #76]	@ (8013584 <_txe_event_flags_delete+0x6c>)
 8013536:	4293      	cmp	r3, r2
 8013538:	d002      	beq.n	8013540 <_txe_event_flags_delete+0x28>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 801353a:	2306      	movs	r3, #6
 801353c:	617b      	str	r3, [r7, #20]
 801353e:	e01c      	b.n	801357a <_txe_event_flags_delete+0x62>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013540:	f3ef 8305 	mrs	r3, IPSR
 8013544:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8013546:	68fa      	ldr	r2, [r7, #12]
    }

    /* Check for invalid caller of this function.  */

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013548:	4b0f      	ldr	r3, [pc, #60]	@ (8013588 <_txe_event_flags_delete+0x70>)
 801354a:	681b      	ldr	r3, [r3, #0]
 801354c:	4313      	orrs	r3, r2
 801354e:	d002      	beq.n	8013556 <_txe_event_flags_delete+0x3e>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 8013550:	2313      	movs	r3, #19
 8013552:	617b      	str	r3, [r7, #20]
 8013554:	e011      	b.n	801357a <_txe_event_flags_delete+0x62>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8013556:	4b0d      	ldr	r3, [pc, #52]	@ (801358c <_txe_event_flags_delete+0x74>)
 8013558:	681b      	ldr	r3, [r3, #0]
 801355a:	613b      	str	r3, [r7, #16]

        /* Is the caller the system timer thread?  */
        if (thread_ptr == &_tx_timer_thread)
 801355c:	693a      	ldr	r2, [r7, #16]
 801355e:	4b0c      	ldr	r3, [pc, #48]	@ (8013590 <_txe_event_flags_delete+0x78>)
 8013560:	429a      	cmp	r2, r3
 8013562:	d101      	bne.n	8013568 <_txe_event_flags_delete+0x50>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8013564:	2313      	movs	r3, #19
 8013566:	617b      	str	r3, [r7, #20]
        }

        /* Determine if everything is okay.  */
        if (status == TX_SUCCESS)
 8013568:	697b      	ldr	r3, [r7, #20]
 801356a:	2b00      	cmp	r3, #0
 801356c:	d105      	bne.n	801357a <_txe_event_flags_delete+0x62>
        {
#endif

            /* Call actual event flag group delete function.  */
            status =  _tx_event_flags_delete(group_ptr);
 801356e:	687b      	ldr	r3, [r7, #4]
 8013570:	0018      	movs	r0, r3
 8013572:	f7fc fbf5 	bl	800fd60 <_tx_event_flags_delete>
 8013576:	0003      	movs	r3, r0
 8013578:	617b      	str	r3, [r7, #20]
        }
#endif
    }

    /* Return completion status.  */
    return(status);
 801357a:	697b      	ldr	r3, [r7, #20]
}
 801357c:	0018      	movs	r0, r3
 801357e:	46bd      	mov	sp, r7
 8013580:	b006      	add	sp, #24
 8013582:	bd80      	pop	{r7, pc}
 8013584:	4456444e 	.word	0x4456444e
 8013588:	20000010 	.word	0x20000010
 801358c:	20011210 	.word	0x20011210
 8013590:	20011358 	.word	0x20011358

08013594 <_txe_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_get(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG requested_flags,
                    UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 8013594:	b590      	push	{r4, r7, lr}
 8013596:	b08b      	sub	sp, #44	@ 0x2c
 8013598:	af02      	add	r7, sp, #8
 801359a:	60f8      	str	r0, [r7, #12]
 801359c:	60b9      	str	r1, [r7, #8]
 801359e:	607a      	str	r2, [r7, #4]
 80135a0:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80135a2:	2300      	movs	r3, #0
 80135a4:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	d102      	bne.n	80135b2 <_txe_event_flags_get+0x1e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 80135ac:	2306      	movs	r3, #6
 80135ae:	61fb      	str	r3, [r7, #28]
 80135b0:	e024      	b.n	80135fc <_txe_event_flags_get+0x68>
    }

    /* Now check for invalid event group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 80135b2:	68fb      	ldr	r3, [r7, #12]
 80135b4:	681b      	ldr	r3, [r3, #0]
 80135b6:	4a1f      	ldr	r2, [pc, #124]	@ (8013634 <_txe_event_flags_get+0xa0>)
 80135b8:	4293      	cmp	r3, r2
 80135ba:	d002      	beq.n	80135c2 <_txe_event_flags_get+0x2e>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 80135bc:	2306      	movs	r3, #6
 80135be:	61fb      	str	r3, [r7, #28]
 80135c0:	e01c      	b.n	80135fc <_txe_event_flags_get+0x68>
    }

    /* Check for an invalid destination for actual flags.  */
    else if (actual_flags_ptr == TX_NULL)
 80135c2:	683b      	ldr	r3, [r7, #0]
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d102      	bne.n	80135ce <_txe_event_flags_get+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 80135c8:	2303      	movs	r3, #3
 80135ca:	61fb      	str	r3, [r7, #28]
 80135cc:	e016      	b.n	80135fc <_txe_event_flags_get+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 80135ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135d0:	2b00      	cmp	r3, #0
 80135d2:	d013      	beq.n	80135fc <_txe_event_flags_get+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80135d4:	f3ef 8305 	mrs	r3, IPSR
 80135d8:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80135da:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80135dc:	4b16      	ldr	r3, [pc, #88]	@ (8013638 <_txe_event_flags_get+0xa4>)
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	4313      	orrs	r3, r2
 80135e2:	d002      	beq.n	80135ea <_txe_event_flags_get+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 80135e4:	2304      	movs	r3, #4
 80135e6:	61fb      	str	r3, [r7, #28]
 80135e8:	e008      	b.n	80135fc <_txe_event_flags_get+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 80135ea:	4b14      	ldr	r3, [pc, #80]	@ (801363c <_txe_event_flags_get+0xa8>)
 80135ec:	681b      	ldr	r3, [r3, #0]
 80135ee:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 80135f0:	69ba      	ldr	r2, [r7, #24]
 80135f2:	4b13      	ldr	r3, [pc, #76]	@ (8013640 <_txe_event_flags_get+0xac>)
 80135f4:	429a      	cmp	r2, r3
 80135f6:	d101      	bne.n	80135fc <_txe_event_flags_get+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 80135f8:	2304      	movs	r3, #4
 80135fa:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 80135fc:	69fb      	ldr	r3, [r7, #28]
 80135fe:	2b00      	cmp	r3, #0
 8013600:	d104      	bne.n	801360c <_txe_event_flags_get+0x78>
    {

        /* Check for invalid get option.  */
        if (get_option > TX_AND_CLEAR)
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	2b03      	cmp	r3, #3
 8013606:	d901      	bls.n	801360c <_txe_event_flags_get+0x78>
        {

            /* Invalid get events option, return appropriate error.  */
            status =  TX_OPTION_ERROR;
 8013608:	2308      	movs	r3, #8
 801360a:	61fb      	str	r3, [r7, #28]
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 801360c:	69fb      	ldr	r3, [r7, #28]
 801360e:	2b00      	cmp	r3, #0
 8013610:	d10a      	bne.n	8013628 <_txe_event_flags_get+0x94>
    {

        /* Call actual event flags get function.  */
        status =  _tx_event_flags_get(group_ptr, requested_flags, get_option, actual_flags_ptr, wait_option);
 8013612:	683c      	ldr	r4, [r7, #0]
 8013614:	687a      	ldr	r2, [r7, #4]
 8013616:	68b9      	ldr	r1, [r7, #8]
 8013618:	68f8      	ldr	r0, [r7, #12]
 801361a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801361c:	9300      	str	r3, [sp, #0]
 801361e:	0023      	movs	r3, r4
 8013620:	f7fc fc2a 	bl	800fe78 <_tx_event_flags_get>
 8013624:	0003      	movs	r3, r0
 8013626:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8013628:	69fb      	ldr	r3, [r7, #28]
}
 801362a:	0018      	movs	r0, r3
 801362c:	46bd      	mov	sp, r7
 801362e:	b009      	add	sp, #36	@ 0x24
 8013630:	bd90      	pop	{r4, r7, pc}
 8013632:	46c0      	nop			@ (mov r8, r8)
 8013634:	4456444e 	.word	0x4456444e
 8013638:	20000010 	.word	0x20000010
 801363c:	20011210 	.word	0x20011210
 8013640:	20011358 	.word	0x20011358

08013644 <_txe_event_flags_set>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_event_flags_set(TX_EVENT_FLAGS_GROUP *group_ptr, ULONG flags_to_set, UINT set_option)
{
 8013644:	b580      	push	{r7, lr}
 8013646:	b086      	sub	sp, #24
 8013648:	af00      	add	r7, sp, #0
 801364a:	60f8      	str	r0, [r7, #12]
 801364c:	60b9      	str	r1, [r7, #8]
 801364e:	607a      	str	r2, [r7, #4]

UINT        status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013650:	2300      	movs	r3, #0
 8013652:	617b      	str	r3, [r7, #20]

    /* Check for an invalid event flag group pointer.  */
    if (group_ptr == TX_NULL)
 8013654:	68fb      	ldr	r3, [r7, #12]
 8013656:	2b00      	cmp	r3, #0
 8013658:	d102      	bne.n	8013660 <_txe_event_flags_set+0x1c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 801365a:	2306      	movs	r3, #6
 801365c:	617b      	str	r3, [r7, #20]
 801365e:	e00f      	b.n	8013680 <_txe_event_flags_set+0x3c>
    }

    /* Now check for invalid event flag group ID.  */
    else if (group_ptr -> tx_event_flags_group_id != TX_EVENT_FLAGS_ID)
 8013660:	68fb      	ldr	r3, [r7, #12]
 8013662:	681b      	ldr	r3, [r3, #0]
 8013664:	4a0e      	ldr	r2, [pc, #56]	@ (80136a0 <_txe_event_flags_set+0x5c>)
 8013666:	4293      	cmp	r3, r2
 8013668:	d002      	beq.n	8013670 <_txe_event_flags_set+0x2c>
    {

        /* Event flags group pointer is invalid, return appropriate error code.  */
        status =  TX_GROUP_ERROR;
 801366a:	2306      	movs	r3, #6
 801366c:	617b      	str	r3, [r7, #20]
 801366e:	e007      	b.n	8013680 <_txe_event_flags_set+0x3c>
    }
    else
    {

        /* Check for invalid set option.  */
        if (set_option != TX_AND)
 8013670:	687b      	ldr	r3, [r7, #4]
 8013672:	2b02      	cmp	r3, #2
 8013674:	d004      	beq.n	8013680 <_txe_event_flags_set+0x3c>
        {

            if (set_option != TX_OR)
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	2b00      	cmp	r3, #0
 801367a:	d001      	beq.n	8013680 <_txe_event_flags_set+0x3c>
            {

                /* Invalid set events option, return appropriate error.  */
                status =  TX_OPTION_ERROR;
 801367c:	2308      	movs	r3, #8
 801367e:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013680:	697b      	ldr	r3, [r7, #20]
 8013682:	2b00      	cmp	r3, #0
 8013684:	d107      	bne.n	8013696 <_txe_event_flags_set+0x52>
    {

        /* Call actual event flags set function.  */
        status =  _tx_event_flags_set(group_ptr, flags_to_set, set_option);
 8013686:	687a      	ldr	r2, [r7, #4]
 8013688:	68b9      	ldr	r1, [r7, #8]
 801368a:	68fb      	ldr	r3, [r7, #12]
 801368c:	0018      	movs	r0, r3
 801368e:	f7fc fcd3 	bl	8010038 <_tx_event_flags_set>
 8013692:	0003      	movs	r3, r0
 8013694:	617b      	str	r3, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8013696:	697b      	ldr	r3, [r7, #20]
}
 8013698:	0018      	movs	r0, r3
 801369a:	46bd      	mov	sp, r7
 801369c:	b006      	add	sp, #24
 801369e:	bd80      	pop	{r7, pc}
 80136a0:	4456444e 	.word	0x4456444e

080136a4 <_txe_mutex_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_create(TX_MUTEX *mutex_ptr, CHAR *name_ptr, UINT inherit, UINT mutex_control_block_size)
{
 80136a4:	b580      	push	{r7, lr}
 80136a6:	b090      	sub	sp, #64	@ 0x40
 80136a8:	af00      	add	r7, sp, #0
 80136aa:	60f8      	str	r0, [r7, #12]
 80136ac:	60b9      	str	r1, [r7, #8]
 80136ae:	607a      	str	r2, [r7, #4]
 80136b0:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80136b2:	2300      	movs	r3, #0
 80136b4:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 80136b6:	68fb      	ldr	r3, [r7, #12]
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	d102      	bne.n	80136c2 <_txe_mutex_create+0x1e>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 80136bc:	231c      	movs	r3, #28
 80136be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80136c0:	e04f      	b.n	8013762 <_txe_mutex_create+0xbe>
    }

    /* Now check to make sure the control block is the correct size.  */
    else if (mutex_control_block_size != (sizeof(TX_MUTEX)))
 80136c2:	683b      	ldr	r3, [r7, #0]
 80136c4:	2b34      	cmp	r3, #52	@ 0x34
 80136c6:	d002      	beq.n	80136ce <_txe_mutex_create+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 80136c8:	231c      	movs	r3, #28
 80136ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80136cc:	e049      	b.n	8013762 <_txe_mutex_create+0xbe>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 80136ce:	f3ef 8310 	mrs	r3, PRIMASK
 80136d2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 80136d4:	b672      	cpsid	i
    return(primask_value);
 80136d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80136d8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80136da:	4b3a      	ldr	r3, [pc, #232]	@ (80137c4 <_txe_mutex_create+0x120>)
 80136dc:	681b      	ldr	r3, [r3, #0]
 80136de:	1c5a      	adds	r2, r3, #1
 80136e0:	4b38      	ldr	r3, [pc, #224]	@ (80137c4 <_txe_mutex_create+0x120>)
 80136e2:	601a      	str	r2, [r3, #0]
 80136e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80136e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80136e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80136ea:	f383 8810 	msr	PRIMASK, r3
}
 80136ee:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_mutex =   _tx_mutex_created_ptr;
 80136f0:	4b35      	ldr	r3, [pc, #212]	@ (80137c8 <_txe_mutex_create+0x124>)
 80136f2:	681b      	ldr	r3, [r3, #0]
 80136f4:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 80136f6:	2300      	movs	r3, #0
 80136f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80136fa:	e009      	b.n	8013710 <_txe_mutex_create+0x6c>
        {

            /* Determine if this mutex matches the mutex in the list.  */
            if (mutex_ptr == next_mutex)
 80136fc:	68fa      	ldr	r2, [r7, #12]
 80136fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013700:	429a      	cmp	r2, r3
 8013702:	d00b      	beq.n	801371c <_txe_mutex_create+0x78>
            }
            else
            {

                /* Move to the next mutex.  */
                next_mutex =  next_mutex -> tx_mutex_created_next;
 8013704:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013706:	6a1b      	ldr	r3, [r3, #32]
 8013708:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_mutex_created_count; i++)
 801370a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801370c:	3301      	adds	r3, #1
 801370e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013710:	4b2e      	ldr	r3, [pc, #184]	@ (80137cc <_txe_mutex_create+0x128>)
 8013712:	681b      	ldr	r3, [r3, #0]
 8013714:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013716:	429a      	cmp	r2, r3
 8013718:	d3f0      	bcc.n	80136fc <_txe_mutex_create+0x58>
 801371a:	e000      	b.n	801371e <_txe_mutex_create+0x7a>
                break;
 801371c:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801371e:	f3ef 8310 	mrs	r3, PRIMASK
 8013722:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013724:	b672      	cpsid	i
    return(primask_value);
 8013726:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013728:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 801372a:	4b26      	ldr	r3, [pc, #152]	@ (80137c4 <_txe_mutex_create+0x120>)
 801372c:	681b      	ldr	r3, [r3, #0]
 801372e:	1e5a      	subs	r2, r3, #1
 8013730:	4b24      	ldr	r3, [pc, #144]	@ (80137c4 <_txe_mutex_create+0x120>)
 8013732:	601a      	str	r2, [r3, #0]
 8013734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013736:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013738:	6a3b      	ldr	r3, [r7, #32]
 801373a:	f383 8810 	msr	PRIMASK, r3
}
 801373e:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013740:	f7fe ff00 	bl	8012544 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate mutex.  */
        if (mutex_ptr == next_mutex)
 8013744:	68fa      	ldr	r2, [r7, #12]
 8013746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013748:	429a      	cmp	r2, r3
 801374a:	d102      	bne.n	8013752 <_txe_mutex_create+0xae>
        {

            /* Mutex is already created, return appropriate error code.  */
            status =  TX_MUTEX_ERROR;
 801374c:	231c      	movs	r3, #28
 801374e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013750:	e007      	b.n	8013762 <_txe_mutex_create+0xbe>
        }
        else
        {

            /* Check for a valid inherit option.  */
            if (inherit != TX_INHERIT)
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	2b01      	cmp	r3, #1
 8013756:	d004      	beq.n	8013762 <_txe_mutex_create+0xbe>
            {

                if (inherit != TX_NO_INHERIT)
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	2b00      	cmp	r3, #0
 801375c:	d001      	beq.n	8013762 <_txe_mutex_create+0xbe>
                {

                    /* Inherit option is illegal.  */
                    status =  TX_INHERIT_ERROR;
 801375e:	231f      	movs	r3, #31
 8013760:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013762:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013764:	2b00      	cmp	r3, #0
 8013766:	d11c      	bne.n	80137a2 <_txe_mutex_create+0xfe>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8013768:	4b19      	ldr	r3, [pc, #100]	@ (80137d0 <_txe_mutex_create+0x12c>)
 801376a:	681b      	ldr	r3, [r3, #0]
 801376c:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 801376e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013770:	4b18      	ldr	r3, [pc, #96]	@ (80137d4 <_txe_mutex_create+0x130>)
 8013772:	429a      	cmp	r2, r3
 8013774:	d101      	bne.n	801377a <_txe_mutex_create+0xd6>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8013776:	2313      	movs	r3, #19
 8013778:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801377a:	f3ef 8305 	mrs	r3, IPSR
 801377e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013780:	69ba      	ldr	r2, [r7, #24]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013782:	4b15      	ldr	r3, [pc, #84]	@ (80137d8 <_txe_mutex_create+0x134>)
 8013784:	681b      	ldr	r3, [r3, #0]
 8013786:	4313      	orrs	r3, r2
 8013788:	d00b      	beq.n	80137a2 <_txe_mutex_create+0xfe>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801378a:	f3ef 8305 	mrs	r3, IPSR
 801378e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013790:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013792:	4b11      	ldr	r3, [pc, #68]	@ (80137d8 <_txe_mutex_create+0x134>)
 8013794:	681b      	ldr	r3, [r3, #0]
 8013796:	4313      	orrs	r3, r2
 8013798:	4a10      	ldr	r2, [pc, #64]	@ (80137dc <_txe_mutex_create+0x138>)
 801379a:	4293      	cmp	r3, r2
 801379c:	d801      	bhi.n	80137a2 <_txe_mutex_create+0xfe>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 801379e:	2313      	movs	r3, #19
 80137a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80137a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	d107      	bne.n	80137b8 <_txe_mutex_create+0x114>
    {

        /* Call actual mutex create function.  */
        status =  _tx_mutex_create(mutex_ptr, name_ptr, inherit);
 80137a8:	687a      	ldr	r2, [r7, #4]
 80137aa:	68b9      	ldr	r1, [r7, #8]
 80137ac:	68fb      	ldr	r3, [r7, #12]
 80137ae:	0018      	movs	r0, r3
 80137b0:	f7fc ff7e 	bl	80106b0 <_tx_mutex_create>
 80137b4:	0003      	movs	r3, r0
 80137b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 80137b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80137ba:	0018      	movs	r0, r3
 80137bc:	46bd      	mov	sp, r7
 80137be:	b010      	add	sp, #64	@ 0x40
 80137c0:	bd80      	pop	{r7, pc}
 80137c2:	46c0      	nop			@ (mov r8, r8)
 80137c4:	200112a8 	.word	0x200112a8
 80137c8:	200111f0 	.word	0x200111f0
 80137cc:	200111f4 	.word	0x200111f4
 80137d0:	20011210 	.word	0x20011210
 80137d4:	20011358 	.word	0x20011358
 80137d8:	20000010 	.word	0x20000010
 80137dc:	f0f0f0ef 	.word	0xf0f0f0ef

080137e0 <_txe_mutex_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_get(TX_MUTEX *mutex_ptr, ULONG wait_option)
{
 80137e0:	b580      	push	{r7, lr}
 80137e2:	b088      	sub	sp, #32
 80137e4:	af00      	add	r7, sp, #0
 80137e6:	6078      	str	r0, [r7, #4]
 80137e8:	6039      	str	r1, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80137ea:	2300      	movs	r3, #0
 80137ec:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	d102      	bne.n	80137fa <_txe_mutex_get+0x1a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 80137f4:	231c      	movs	r3, #28
 80137f6:	61fb      	str	r3, [r7, #28]
 80137f8:	e01e      	b.n	8013838 <_txe_mutex_get+0x58>
    }

    /* Now check for a valid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 80137fa:	687b      	ldr	r3, [r7, #4]
 80137fc:	681b      	ldr	r3, [r3, #0]
 80137fe:	4a22      	ldr	r2, [pc, #136]	@ (8013888 <_txe_mutex_get+0xa8>)
 8013800:	4293      	cmp	r3, r2
 8013802:	d002      	beq.n	801380a <_txe_mutex_get+0x2a>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 8013804:	231c      	movs	r3, #28
 8013806:	61fb      	str	r3, [r7, #28]
 8013808:	e016      	b.n	8013838 <_txe_mutex_get+0x58>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 801380a:	683b      	ldr	r3, [r7, #0]
 801380c:	2b00      	cmp	r3, #0
 801380e:	d013      	beq.n	8013838 <_txe_mutex_get+0x58>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013810:	f3ef 8305 	mrs	r3, IPSR
 8013814:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013816:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013818:	4b1c      	ldr	r3, [pc, #112]	@ (801388c <_txe_mutex_get+0xac>)
 801381a:	681b      	ldr	r3, [r3, #0]
 801381c:	4313      	orrs	r3, r2
 801381e:	d002      	beq.n	8013826 <_txe_mutex_get+0x46>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8013820:	2304      	movs	r3, #4
 8013822:	61fb      	str	r3, [r7, #28]
 8013824:	e008      	b.n	8013838 <_txe_mutex_get+0x58>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8013826:	4b1a      	ldr	r3, [pc, #104]	@ (8013890 <_txe_mutex_get+0xb0>)
 8013828:	681b      	ldr	r3, [r3, #0]
 801382a:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 801382c:	69ba      	ldr	r2, [r7, #24]
 801382e:	4b19      	ldr	r3, [pc, #100]	@ (8013894 <_txe_mutex_get+0xb4>)
 8013830:	429a      	cmp	r2, r3
 8013832:	d101      	bne.n	8013838 <_txe_mutex_get+0x58>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8013834:	2304      	movs	r3, #4
 8013836:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013838:	69fb      	ldr	r3, [r7, #28]
 801383a:	2b00      	cmp	r3, #0
 801383c:	d113      	bne.n	8013866 <_txe_mutex_get+0x86>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801383e:	f3ef 8305 	mrs	r3, IPSR
 8013842:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8013844:	693a      	ldr	r2, [r7, #16]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013846:	4b11      	ldr	r3, [pc, #68]	@ (801388c <_txe_mutex_get+0xac>)
 8013848:	681b      	ldr	r3, [r3, #0]
 801384a:	4313      	orrs	r3, r2
 801384c:	d00b      	beq.n	8013866 <_txe_mutex_get+0x86>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801384e:	f3ef 8305 	mrs	r3, IPSR
 8013852:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8013854:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013856:	4b0d      	ldr	r3, [pc, #52]	@ (801388c <_txe_mutex_get+0xac>)
 8013858:	681b      	ldr	r3, [r3, #0]
 801385a:	4313      	orrs	r3, r2
 801385c:	4a0e      	ldr	r2, [pc, #56]	@ (8013898 <_txe_mutex_get+0xb8>)
 801385e:	4293      	cmp	r3, r2
 8013860:	d801      	bhi.n	8013866 <_txe_mutex_get+0x86>
            {

                /* Yes, invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013862:	2313      	movs	r3, #19
 8013864:	61fb      	str	r3, [r7, #28]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013866:	69fb      	ldr	r3, [r7, #28]
 8013868:	2b00      	cmp	r3, #0
 801386a:	d107      	bne.n	801387c <_txe_mutex_get+0x9c>
    {

        /* Call actual get mutex function.  */
        status =  _tx_mutex_get(mutex_ptr, wait_option);
 801386c:	683a      	ldr	r2, [r7, #0]
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	0011      	movs	r1, r2
 8013872:	0018      	movs	r0, r3
 8013874:	f7fc ff88 	bl	8010788 <_tx_mutex_get>
 8013878:	0003      	movs	r3, r0
 801387a:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 801387c:	69fb      	ldr	r3, [r7, #28]
}
 801387e:	0018      	movs	r0, r3
 8013880:	46bd      	mov	sp, r7
 8013882:	b008      	add	sp, #32
 8013884:	bd80      	pop	{r7, pc}
 8013886:	46c0      	nop			@ (mov r8, r8)
 8013888:	4d555445 	.word	0x4d555445
 801388c:	20000010 	.word	0x20000010
 8013890:	20011210 	.word	0x20011210
 8013894:	20011358 	.word	0x20011358
 8013898:	f0f0f0ef 	.word	0xf0f0f0ef

0801389c <_txe_mutex_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_mutex_put(TX_MUTEX *mutex_ptr)
{
 801389c:	b580      	push	{r7, lr}
 801389e:	b086      	sub	sp, #24
 80138a0:	af00      	add	r7, sp, #0
 80138a2:	6078      	str	r0, [r7, #4]

UINT            status;


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80138a4:	2300      	movs	r3, #0
 80138a6:	617b      	str	r3, [r7, #20]

    /* Check for an invalid mutex pointer.  */
    if (mutex_ptr == TX_NULL)
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	2b00      	cmp	r3, #0
 80138ac:	d102      	bne.n	80138b4 <_txe_mutex_put+0x18>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 80138ae:	231c      	movs	r3, #28
 80138b0:	617b      	str	r3, [r7, #20]
 80138b2:	e01b      	b.n	80138ec <_txe_mutex_put+0x50>
    }

    /* Now check for invalid mutex ID.  */
    else if (mutex_ptr -> tx_mutex_id != TX_MUTEX_ID)
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	681b      	ldr	r3, [r3, #0]
 80138b8:	4a13      	ldr	r2, [pc, #76]	@ (8013908 <_txe_mutex_put+0x6c>)
 80138ba:	4293      	cmp	r3, r2
 80138bc:	d002      	beq.n	80138c4 <_txe_mutex_put+0x28>
    {

        /* Mutex pointer is invalid, return appropriate error code.  */
        status =  TX_MUTEX_ERROR;
 80138be:	231c      	movs	r3, #28
 80138c0:	617b      	str	r3, [r7, #20]
 80138c2:	e013      	b.n	80138ec <_txe_mutex_put+0x50>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80138c4:	f3ef 8305 	mrs	r3, IPSR
 80138c8:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80138ca:	693a      	ldr	r2, [r7, #16]
    }
    else
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80138cc:	4b0f      	ldr	r3, [pc, #60]	@ (801390c <_txe_mutex_put+0x70>)
 80138ce:	681b      	ldr	r3, [r3, #0]
 80138d0:	4313      	orrs	r3, r2
 80138d2:	d00b      	beq.n	80138ec <_txe_mutex_put+0x50>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80138d4:	f3ef 8305 	mrs	r3, IPSR
 80138d8:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 80138da:	68fa      	ldr	r2, [r7, #12]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80138dc:	4b0b      	ldr	r3, [pc, #44]	@ (801390c <_txe_mutex_put+0x70>)
 80138de:	681b      	ldr	r3, [r3, #0]
 80138e0:	4313      	orrs	r3, r2
 80138e2:	4a0b      	ldr	r2, [pc, #44]	@ (8013910 <_txe_mutex_put+0x74>)
 80138e4:	4293      	cmp	r3, r2
 80138e6:	d801      	bhi.n	80138ec <_txe_mutex_put+0x50>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80138e8:	2313      	movs	r3, #19
 80138ea:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80138ec:	697b      	ldr	r3, [r7, #20]
 80138ee:	2b00      	cmp	r3, #0
 80138f0:	d105      	bne.n	80138fe <_txe_mutex_put+0x62>
    {

        /* Call actual put mutex function.  */
        status =  _tx_mutex_put(mutex_ptr);
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	0018      	movs	r0, r3
 80138f6:	f7fd f9b7 	bl	8010c68 <_tx_mutex_put>
 80138fa:	0003      	movs	r3, r0
 80138fc:	617b      	str	r3, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 80138fe:	697b      	ldr	r3, [r7, #20]
}
 8013900:	0018      	movs	r0, r3
 8013902:	46bd      	mov	sp, r7
 8013904:	b006      	add	sp, #24
 8013906:	bd80      	pop	{r7, pc}
 8013908:	4d555445 	.word	0x4d555445
 801390c:	20000010 	.word	0x20000010
 8013910:	f0f0f0ef 	.word	0xf0f0f0ef

08013914 <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 8013914:	b590      	push	{r4, r7, lr}
 8013916:	b093      	sub	sp, #76	@ 0x4c
 8013918:	af02      	add	r7, sp, #8
 801391a:	60f8      	str	r0, [r7, #12]
 801391c:	60b9      	str	r1, [r7, #8]
 801391e:	607a      	str	r2, [r7, #4]
 8013920:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013922:	2300      	movs	r3, #0
 8013924:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8013926:	68fb      	ldr	r3, [r7, #12]
 8013928:	2b00      	cmp	r3, #0
 801392a:	d102      	bne.n	8013932 <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 801392c:	2309      	movs	r3, #9
 801392e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013930:	e07e      	b.n	8013a30 <_txe_queue_create+0x11c>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 8013932:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013934:	2b38      	cmp	r3, #56	@ 0x38
 8013936:	d002      	beq.n	801393e <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8013938:	2309      	movs	r3, #9
 801393a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801393c:	e078      	b.n	8013a30 <_txe_queue_create+0x11c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801393e:	f3ef 8310 	mrs	r3, PRIMASK
 8013942:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013944:	b672      	cpsid	i
    return(primask_value);
 8013946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013948:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 801394a:	4b43      	ldr	r3, [pc, #268]	@ (8013a58 <_txe_queue_create+0x144>)
 801394c:	681b      	ldr	r3, [r3, #0]
 801394e:	1c5a      	adds	r2, r3, #1
 8013950:	4b41      	ldr	r3, [pc, #260]	@ (8013a58 <_txe_queue_create+0x144>)
 8013952:	601a      	str	r2, [r3, #0]
 8013954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013956:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801395a:	f383 8810 	msr	PRIMASK, r3
}
 801395e:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 8013960:	4b3e      	ldr	r3, [pc, #248]	@ (8013a5c <_txe_queue_create+0x148>)
 8013962:	681b      	ldr	r3, [r3, #0]
 8013964:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 8013966:	2300      	movs	r3, #0
 8013968:	63bb      	str	r3, [r7, #56]	@ 0x38
 801396a:	e009      	b.n	8013980 <_txe_queue_create+0x6c>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 801396c:	68fa      	ldr	r2, [r7, #12]
 801396e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013970:	429a      	cmp	r2, r3
 8013972:	d00b      	beq.n	801398c <_txe_queue_create+0x78>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 8013974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013978:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 801397a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801397c:	3301      	adds	r3, #1
 801397e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013980:	4b37      	ldr	r3, [pc, #220]	@ (8013a60 <_txe_queue_create+0x14c>)
 8013982:	681b      	ldr	r3, [r3, #0]
 8013984:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013986:	429a      	cmp	r2, r3
 8013988:	d3f0      	bcc.n	801396c <_txe_queue_create+0x58>
 801398a:	e000      	b.n	801398e <_txe_queue_create+0x7a>
                break;
 801398c:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801398e:	f3ef 8310 	mrs	r3, PRIMASK
 8013992:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013994:	b672      	cpsid	i
    return(primask_value);
 8013996:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013998:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 801399a:	4b2f      	ldr	r3, [pc, #188]	@ (8013a58 <_txe_queue_create+0x144>)
 801399c:	681b      	ldr	r3, [r3, #0]
 801399e:	1e5a      	subs	r2, r3, #1
 80139a0:	4b2d      	ldr	r3, [pc, #180]	@ (8013a58 <_txe_queue_create+0x144>)
 80139a2:	601a      	str	r2, [r3, #0]
 80139a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80139a6:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 80139a8:	6a3b      	ldr	r3, [r7, #32]
 80139aa:	f383 8810 	msr	PRIMASK, r3
}
 80139ae:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80139b0:	f7fe fdc8 	bl	8012544 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 80139b4:	68fa      	ldr	r2, [r7, #12]
 80139b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80139b8:	429a      	cmp	r2, r3
 80139ba:	d102      	bne.n	80139c2 <_txe_queue_create+0xae>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 80139bc:	2309      	movs	r3, #9
 80139be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80139c0:	e036      	b.n	8013a30 <_txe_queue_create+0x11c>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 80139c2:	683b      	ldr	r3, [r7, #0]
 80139c4:	2b00      	cmp	r3, #0
 80139c6:	d102      	bne.n	80139ce <_txe_queue_create+0xba>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 80139c8:	2303      	movs	r3, #3
 80139ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80139cc:	e030      	b.n	8013a30 <_txe_queue_create+0x11c>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d102      	bne.n	80139da <_txe_queue_create+0xc6>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 80139d4:	2305      	movs	r3, #5
 80139d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80139d8:	e02a      	b.n	8013a30 <_txe_queue_create+0x11c>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	2b10      	cmp	r3, #16
 80139de:	d902      	bls.n	80139e6 <_txe_queue_create+0xd2>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 80139e0:	2305      	movs	r3, #5
 80139e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80139e4:	e024      	b.n	8013a30 <_txe_queue_create+0x11c>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 80139e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80139e8:	089b      	lsrs	r3, r3, #2
 80139ea:	687a      	ldr	r2, [r7, #4]
 80139ec:	429a      	cmp	r2, r3
 80139ee:	d902      	bls.n	80139f6 <_txe_queue_create+0xe2>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 80139f0:	2305      	movs	r3, #5
 80139f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80139f4:	e01c      	b.n	8013a30 <_txe_queue_create+0x11c>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80139f6:	4b1b      	ldr	r3, [pc, #108]	@ (8013a64 <_txe_queue_create+0x150>)
 80139f8:	681b      	ldr	r3, [r3, #0]
 80139fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 80139fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80139fe:	4b1a      	ldr	r3, [pc, #104]	@ (8013a68 <_txe_queue_create+0x154>)
 8013a00:	429a      	cmp	r2, r3
 8013a02:	d101      	bne.n	8013a08 <_txe_queue_create+0xf4>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013a04:	2313      	movs	r3, #19
 8013a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013a08:	f3ef 8305 	mrs	r3, IPSR
 8013a0c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013a0e:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013a10:	4b16      	ldr	r3, [pc, #88]	@ (8013a6c <_txe_queue_create+0x158>)
 8013a12:	681b      	ldr	r3, [r3, #0]
 8013a14:	4313      	orrs	r3, r2
 8013a16:	d00b      	beq.n	8013a30 <_txe_queue_create+0x11c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013a18:	f3ef 8305 	mrs	r3, IPSR
 8013a1c:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013a1e:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013a20:	4b12      	ldr	r3, [pc, #72]	@ (8013a6c <_txe_queue_create+0x158>)
 8013a22:	681b      	ldr	r3, [r3, #0]
 8013a24:	4313      	orrs	r3, r2
 8013a26:	4a12      	ldr	r2, [pc, #72]	@ (8013a70 <_txe_queue_create+0x15c>)
 8013a28:	4293      	cmp	r3, r2
 8013a2a:	d801      	bhi.n	8013a30 <_txe_queue_create+0x11c>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8013a2c:	2313      	movs	r3, #19
 8013a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013a30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013a32:	2b00      	cmp	r3, #0
 8013a34:	d10a      	bne.n	8013a4c <_txe_queue_create+0x138>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 8013a36:	683c      	ldr	r4, [r7, #0]
 8013a38:	687a      	ldr	r2, [r7, #4]
 8013a3a:	68b9      	ldr	r1, [r7, #8]
 8013a3c:	68f8      	ldr	r0, [r7, #12]
 8013a3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013a40:	9300      	str	r3, [sp, #0]
 8013a42:	0023      	movs	r3, r4
 8013a44:	f7fd fb78 	bl	8011138 <_tx_queue_create>
 8013a48:	0003      	movs	r3, r0
 8013a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 8013a4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8013a4e:	0018      	movs	r0, r3
 8013a50:	46bd      	mov	sp, r7
 8013a52:	b011      	add	sp, #68	@ 0x44
 8013a54:	bd90      	pop	{r4, r7, pc}
 8013a56:	46c0      	nop			@ (mov r8, r8)
 8013a58:	200112a8 	.word	0x200112a8
 8013a5c:	200111e0 	.word	0x200111e0
 8013a60:	200111e4 	.word	0x200111e4
 8013a64:	20011210 	.word	0x20011210
 8013a68:	20011358 	.word	0x20011358
 8013a6c:	20000010 	.word	0x20000010
 8013a70:	f0f0f0ef 	.word	0xf0f0f0ef

08013a74 <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 8013a74:	b580      	push	{r7, lr}
 8013a76:	b088      	sub	sp, #32
 8013a78:	af00      	add	r7, sp, #0
 8013a7a:	60f8      	str	r0, [r7, #12]
 8013a7c:	60b9      	str	r1, [r7, #8]
 8013a7e:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013a80:	2300      	movs	r3, #0
 8013a82:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8013a84:	68fb      	ldr	r3, [r7, #12]
 8013a86:	2b00      	cmp	r3, #0
 8013a88:	d102      	bne.n	8013a90 <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8013a8a:	2309      	movs	r3, #9
 8013a8c:	61fb      	str	r3, [r7, #28]
 8013a8e:	e024      	b.n	8013ada <_txe_queue_receive+0x66>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 8013a90:	68fb      	ldr	r3, [r7, #12]
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	4a19      	ldr	r2, [pc, #100]	@ (8013afc <_txe_queue_receive+0x88>)
 8013a96:	4293      	cmp	r3, r2
 8013a98:	d002      	beq.n	8013aa0 <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8013a9a:	2309      	movs	r3, #9
 8013a9c:	61fb      	str	r3, [r7, #28]
 8013a9e:	e01c      	b.n	8013ada <_txe_queue_receive+0x66>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 8013aa0:	68bb      	ldr	r3, [r7, #8]
 8013aa2:	2b00      	cmp	r3, #0
 8013aa4:	d102      	bne.n	8013aac <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8013aa6:	2303      	movs	r3, #3
 8013aa8:	61fb      	str	r3, [r7, #28]
 8013aaa:	e016      	b.n	8013ada <_txe_queue_receive+0x66>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	2b00      	cmp	r3, #0
 8013ab0:	d013      	beq.n	8013ada <_txe_queue_receive+0x66>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013ab2:	f3ef 8305 	mrs	r3, IPSR
 8013ab6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013ab8:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013aba:	4b11      	ldr	r3, [pc, #68]	@ (8013b00 <_txe_queue_receive+0x8c>)
 8013abc:	681b      	ldr	r3, [r3, #0]
 8013abe:	4313      	orrs	r3, r2
 8013ac0:	d002      	beq.n	8013ac8 <_txe_queue_receive+0x54>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8013ac2:	2304      	movs	r3, #4
 8013ac4:	61fb      	str	r3, [r7, #28]
 8013ac6:	e008      	b.n	8013ada <_txe_queue_receive+0x66>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8013ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8013b04 <_txe_queue_receive+0x90>)
 8013aca:	681b      	ldr	r3, [r3, #0]
 8013acc:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8013ace:	69ba      	ldr	r2, [r7, #24]
 8013ad0:	4b0d      	ldr	r3, [pc, #52]	@ (8013b08 <_txe_queue_receive+0x94>)
 8013ad2:	429a      	cmp	r2, r3
 8013ad4:	d101      	bne.n	8013ada <_txe_queue_receive+0x66>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8013ad6:	2304      	movs	r3, #4
 8013ad8:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013ada:	69fb      	ldr	r3, [r7, #28]
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	d107      	bne.n	8013af0 <_txe_queue_receive+0x7c>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 8013ae0:	687a      	ldr	r2, [r7, #4]
 8013ae2:	68b9      	ldr	r1, [r7, #8]
 8013ae4:	68fb      	ldr	r3, [r7, #12]
 8013ae6:	0018      	movs	r0, r3
 8013ae8:	f7fd fbae 	bl	8011248 <_tx_queue_receive>
 8013aec:	0003      	movs	r3, r0
 8013aee:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8013af0:	69fb      	ldr	r3, [r7, #28]
}
 8013af2:	0018      	movs	r0, r3
 8013af4:	46bd      	mov	sp, r7
 8013af6:	b008      	add	sp, #32
 8013af8:	bd80      	pop	{r7, pc}
 8013afa:	46c0      	nop			@ (mov r8, r8)
 8013afc:	51554555 	.word	0x51554555
 8013b00:	20000010 	.word	0x20000010
 8013b04:	20011210 	.word	0x20011210
 8013b08:	20011358 	.word	0x20011358

08013b0c <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 8013b0c:	b580      	push	{r7, lr}
 8013b0e:	b088      	sub	sp, #32
 8013b10:	af00      	add	r7, sp, #0
 8013b12:	60f8      	str	r0, [r7, #12]
 8013b14:	60b9      	str	r1, [r7, #8]
 8013b16:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013b18:	2300      	movs	r3, #0
 8013b1a:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 8013b1c:	68fb      	ldr	r3, [r7, #12]
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	d102      	bne.n	8013b28 <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8013b22:	2309      	movs	r3, #9
 8013b24:	61fb      	str	r3, [r7, #28]
 8013b26:	e024      	b.n	8013b72 <_txe_queue_send+0x66>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 8013b28:	68fb      	ldr	r3, [r7, #12]
 8013b2a:	681b      	ldr	r3, [r3, #0]
 8013b2c:	4a19      	ldr	r2, [pc, #100]	@ (8013b94 <_txe_queue_send+0x88>)
 8013b2e:	4293      	cmp	r3, r2
 8013b30:	d002      	beq.n	8013b38 <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8013b32:	2309      	movs	r3, #9
 8013b34:	61fb      	str	r3, [r7, #28]
 8013b36:	e01c      	b.n	8013b72 <_txe_queue_send+0x66>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 8013b38:	68bb      	ldr	r3, [r7, #8]
 8013b3a:	2b00      	cmp	r3, #0
 8013b3c:	d102      	bne.n	8013b44 <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 8013b3e:	2303      	movs	r3, #3
 8013b40:	61fb      	str	r3, [r7, #28]
 8013b42:	e016      	b.n	8013b72 <_txe_queue_send+0x66>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8013b44:	687b      	ldr	r3, [r7, #4]
 8013b46:	2b00      	cmp	r3, #0
 8013b48:	d013      	beq.n	8013b72 <_txe_queue_send+0x66>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013b4a:	f3ef 8305 	mrs	r3, IPSR
 8013b4e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013b50:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013b52:	4b11      	ldr	r3, [pc, #68]	@ (8013b98 <_txe_queue_send+0x8c>)
 8013b54:	681b      	ldr	r3, [r3, #0]
 8013b56:	4313      	orrs	r3, r2
 8013b58:	d002      	beq.n	8013b60 <_txe_queue_send+0x54>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8013b5a:	2304      	movs	r3, #4
 8013b5c:	61fb      	str	r3, [r7, #28]
 8013b5e:	e008      	b.n	8013b72 <_txe_queue_send+0x66>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8013b60:	4b0e      	ldr	r3, [pc, #56]	@ (8013b9c <_txe_queue_send+0x90>)
 8013b62:	681b      	ldr	r3, [r3, #0]
 8013b64:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8013b66:	69ba      	ldr	r2, [r7, #24]
 8013b68:	4b0d      	ldr	r3, [pc, #52]	@ (8013ba0 <_txe_queue_send+0x94>)
 8013b6a:	429a      	cmp	r2, r3
 8013b6c:	d101      	bne.n	8013b72 <_txe_queue_send+0x66>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8013b6e:	2304      	movs	r3, #4
 8013b70:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013b72:	69fb      	ldr	r3, [r7, #28]
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d107      	bne.n	8013b88 <_txe_queue_send+0x7c>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 8013b78:	687a      	ldr	r2, [r7, #4]
 8013b7a:	68b9      	ldr	r1, [r7, #8]
 8013b7c:	68fb      	ldr	r3, [r7, #12]
 8013b7e:	0018      	movs	r0, r3
 8013b80:	f7fd fd2a 	bl	80115d8 <_tx_queue_send>
 8013b84:	0003      	movs	r3, r0
 8013b86:	61fb      	str	r3, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8013b88:	69fb      	ldr	r3, [r7, #28]
}
 8013b8a:	0018      	movs	r0, r3
 8013b8c:	46bd      	mov	sp, r7
 8013b8e:	b008      	add	sp, #32
 8013b90:	bd80      	pop	{r7, pc}
 8013b92:	46c0      	nop			@ (mov r8, r8)
 8013b94:	51554555 	.word	0x51554555
 8013b98:	20000010 	.word	0x20000010
 8013b9c:	20011210 	.word	0x20011210
 8013ba0:	20011358 	.word	0x20011358

08013ba4 <_txe_semaphore_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_create(TX_SEMAPHORE *semaphore_ptr, CHAR *name_ptr, ULONG initial_count, UINT semaphore_control_block_size)
{
 8013ba4:	b580      	push	{r7, lr}
 8013ba6:	b090      	sub	sp, #64	@ 0x40
 8013ba8:	af00      	add	r7, sp, #0
 8013baa:	60f8      	str	r0, [r7, #12]
 8013bac:	60b9      	str	r1, [r7, #8]
 8013bae:	607a      	str	r2, [r7, #4]
 8013bb0:	603b      	str	r3, [r7, #0]
TX_THREAD           *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013bb2:	2300      	movs	r3, #0
 8013bb4:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8013bb6:	68fb      	ldr	r3, [r7, #12]
 8013bb8:	2b00      	cmp	r3, #0
 8013bba:	d102      	bne.n	8013bc2 <_txe_semaphore_create+0x1e>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8013bbc:	230c      	movs	r3, #12
 8013bbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013bc0:	e050      	b.n	8013c64 <_txe_semaphore_create+0xc0>
    }

    /* Now check for a valid semaphore ID.  */
    else if (semaphore_control_block_size != (sizeof(TX_SEMAPHORE)))
 8013bc2:	683b      	ldr	r3, [r7, #0]
 8013bc4:	2b1c      	cmp	r3, #28
 8013bc6:	d002      	beq.n	8013bce <_txe_semaphore_create+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8013bc8:	230c      	movs	r3, #12
 8013bca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013bcc:	e04a      	b.n	8013c64 <_txe_semaphore_create+0xc0>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013bce:	f3ef 8310 	mrs	r3, PRIMASK
 8013bd2:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013bd4:	b672      	cpsid	i
    return(primask_value);
 8013bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013bd8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8013bda:	4b36      	ldr	r3, [pc, #216]	@ (8013cb4 <_txe_semaphore_create+0x110>)
 8013bdc:	681b      	ldr	r3, [r3, #0]
 8013bde:	1c5a      	adds	r2, r3, #1
 8013be0:	4b34      	ldr	r3, [pc, #208]	@ (8013cb4 <_txe_semaphore_create+0x110>)
 8013be2:	601a      	str	r2, [r3, #0]
 8013be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013be6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013bea:	f383 8810 	msr	PRIMASK, r3
}
 8013bee:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_semaphore =  _tx_semaphore_created_ptr;
 8013bf0:	4b31      	ldr	r3, [pc, #196]	@ (8013cb8 <_txe_semaphore_create+0x114>)
 8013bf2:	681b      	ldr	r3, [r3, #0]
 8013bf4:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 8013bf6:	2300      	movs	r3, #0
 8013bf8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013bfa:	e009      	b.n	8013c10 <_txe_semaphore_create+0x6c>
        {

            /* Determine if this semaphore matches the current semaphore in the list.  */
            if (semaphore_ptr == next_semaphore)
 8013bfc:	68fa      	ldr	r2, [r7, #12]
 8013bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c00:	429a      	cmp	r2, r3
 8013c02:	d00b      	beq.n	8013c1c <_txe_semaphore_create+0x78>
            }
            else
            {

                /* Move to next semaphore.  */
                next_semaphore =  next_semaphore -> tx_semaphore_created_next;
 8013c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c06:	695b      	ldr	r3, [r3, #20]
 8013c08:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_semaphore_created_count; i++)
 8013c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013c0c:	3301      	adds	r3, #1
 8013c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013c10:	4b2a      	ldr	r3, [pc, #168]	@ (8013cbc <_txe_semaphore_create+0x118>)
 8013c12:	681b      	ldr	r3, [r3, #0]
 8013c14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013c16:	429a      	cmp	r2, r3
 8013c18:	d3f0      	bcc.n	8013bfc <_txe_semaphore_create+0x58>
 8013c1a:	e000      	b.n	8013c1e <_txe_semaphore_create+0x7a>
                break;
 8013c1c:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013c1e:	f3ef 8310 	mrs	r3, PRIMASK
 8013c22:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013c24:	b672      	cpsid	i
    return(primask_value);
 8013c26:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013c28:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8013c2a:	4b22      	ldr	r3, [pc, #136]	@ (8013cb4 <_txe_semaphore_create+0x110>)
 8013c2c:	681b      	ldr	r3, [r3, #0]
 8013c2e:	1e5a      	subs	r2, r3, #1
 8013c30:	4b20      	ldr	r3, [pc, #128]	@ (8013cb4 <_txe_semaphore_create+0x110>)
 8013c32:	601a      	str	r2, [r3, #0]
 8013c34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013c36:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013c38:	6a3b      	ldr	r3, [r7, #32]
 8013c3a:	f383 8810 	msr	PRIMASK, r3
}
 8013c3e:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013c40:	f7fe fc80 	bl	8012544 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate semaphore.  */
        if (semaphore_ptr == next_semaphore)
 8013c44:	68fa      	ldr	r2, [r7, #12]
 8013c46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013c48:	429a      	cmp	r2, r3
 8013c4a:	d102      	bne.n	8013c52 <_txe_semaphore_create+0xae>
        {

            /* Semaphore is already created, return appropriate error code.  */
            status =  TX_SEMAPHORE_ERROR;
 8013c4c:	230c      	movs	r3, #12
 8013c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013c50:	e008      	b.n	8013c64 <_txe_semaphore_create+0xc0>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8013c52:	4b1b      	ldr	r3, [pc, #108]	@ (8013cc0 <_txe_semaphore_create+0x11c>)
 8013c54:	681b      	ldr	r3, [r3, #0]
 8013c56:	62fb      	str	r3, [r7, #44]	@ 0x2c

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8013c58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8013cc4 <_txe_semaphore_create+0x120>)
 8013c5c:	429a      	cmp	r2, r3
 8013c5e:	d101      	bne.n	8013c64 <_txe_semaphore_create+0xc0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013c60:	2313      	movs	r3, #19
 8013c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013c64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d113      	bne.n	8013c92 <_txe_semaphore_create+0xee>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013c6a:	f3ef 8305 	mrs	r3, IPSR
 8013c6e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8013c70:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013c72:	4b15      	ldr	r3, [pc, #84]	@ (8013cc8 <_txe_semaphore_create+0x124>)
 8013c74:	681b      	ldr	r3, [r3, #0]
 8013c76:	4313      	orrs	r3, r2
 8013c78:	d00b      	beq.n	8013c92 <_txe_semaphore_create+0xee>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013c7a:	f3ef 8305 	mrs	r3, IPSR
 8013c7e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013c80:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013c82:	4b11      	ldr	r3, [pc, #68]	@ (8013cc8 <_txe_semaphore_create+0x124>)
 8013c84:	681b      	ldr	r3, [r3, #0]
 8013c86:	4313      	orrs	r3, r2
 8013c88:	4a10      	ldr	r2, [pc, #64]	@ (8013ccc <_txe_semaphore_create+0x128>)
 8013c8a:	4293      	cmp	r3, r2
 8013c8c:	d801      	bhi.n	8013c92 <_txe_semaphore_create+0xee>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013c8e:	2313      	movs	r3, #19
 8013c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013c92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d107      	bne.n	8013ca8 <_txe_semaphore_create+0x104>
    {

        /* Call actual semaphore create function.  */
        status =  _tx_semaphore_create(semaphore_ptr, name_ptr, initial_count);
 8013c98:	687a      	ldr	r2, [r7, #4]
 8013c9a:	68b9      	ldr	r1, [r7, #8]
 8013c9c:	68fb      	ldr	r3, [r7, #12]
 8013c9e:	0018      	movs	r0, r3
 8013ca0:	f7fd fe3e 	bl	8011920 <_tx_semaphore_create>
 8013ca4:	0003      	movs	r3, r0
 8013ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    /* Return completion status.  */
    return(status);
 8013ca8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8013caa:	0018      	movs	r0, r3
 8013cac:	46bd      	mov	sp, r7
 8013cae:	b010      	add	sp, #64	@ 0x40
 8013cb0:	bd80      	pop	{r7, pc}
 8013cb2:	46c0      	nop			@ (mov r8, r8)
 8013cb4:	200112a8 	.word	0x200112a8
 8013cb8:	200111d8 	.word	0x200111d8
 8013cbc:	200111dc 	.word	0x200111dc
 8013cc0:	20011210 	.word	0x20011210
 8013cc4:	20011358 	.word	0x20011358
 8013cc8:	20000010 	.word	0x20000010
 8013ccc:	f0f0f0ef 	.word	0xf0f0f0ef

08013cd0 <_txe_semaphore_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_delete(TX_SEMAPHORE *semaphore_ptr)
{
 8013cd0:	b580      	push	{r7, lr}
 8013cd2:	b086      	sub	sp, #24
 8013cd4:	af00      	add	r7, sp, #0
 8013cd6:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013cd8:	2300      	movs	r3, #0
 8013cda:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	2b00      	cmp	r3, #0
 8013ce0:	d102      	bne.n	8013ce8 <_txe_semaphore_delete+0x18>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8013ce2:	230c      	movs	r3, #12
 8013ce4:	617b      	str	r3, [r7, #20]
 8013ce6:	e01b      	b.n	8013d20 <_txe_semaphore_delete+0x50>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 8013ce8:	687b      	ldr	r3, [r7, #4]
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	4a13      	ldr	r2, [pc, #76]	@ (8013d3c <_txe_semaphore_delete+0x6c>)
 8013cee:	4293      	cmp	r3, r2
 8013cf0:	d002      	beq.n	8013cf8 <_txe_semaphore_delete+0x28>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8013cf2:	230c      	movs	r3, #12
 8013cf4:	617b      	str	r3, [r7, #20]
 8013cf6:	e013      	b.n	8013d20 <_txe_semaphore_delete+0x50>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013cf8:	f3ef 8305 	mrs	r3, IPSR
 8013cfc:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8013cfe:	68fa      	ldr	r2, [r7, #12]
    {

        /* Check for invalid caller of this function.  */

        /* Is the caller an ISR or Initialization?  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013d00:	4b0f      	ldr	r3, [pc, #60]	@ (8013d40 <_txe_semaphore_delete+0x70>)
 8013d02:	681b      	ldr	r3, [r3, #0]
 8013d04:	4313      	orrs	r3, r2
 8013d06:	d002      	beq.n	8013d0e <_txe_semaphore_delete+0x3e>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8013d08:	2313      	movs	r3, #19
 8013d0a:	617b      	str	r3, [r7, #20]
 8013d0c:	e008      	b.n	8013d20 <_txe_semaphore_delete+0x50>
#ifndef TX_TIMER_PROCESS_IN_ISR
        else
        {

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8013d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8013d44 <_txe_semaphore_delete+0x74>)
 8013d10:	681b      	ldr	r3, [r3, #0]
 8013d12:	613b      	str	r3, [r7, #16]

            /* Is the caller the system timer thread?  */
            if (thread_ptr == &_tx_timer_thread)
 8013d14:	693a      	ldr	r2, [r7, #16]
 8013d16:	4b0c      	ldr	r3, [pc, #48]	@ (8013d48 <_txe_semaphore_delete+0x78>)
 8013d18:	429a      	cmp	r2, r3
 8013d1a:	d101      	bne.n	8013d20 <_txe_semaphore_delete+0x50>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013d1c:	2313      	movs	r3, #19
 8013d1e:	617b      	str	r3, [r7, #20]
        }
#endif
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013d20:	697b      	ldr	r3, [r7, #20]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d105      	bne.n	8013d32 <_txe_semaphore_delete+0x62>
    {

        /* Call actual semaphore delete function.  */
        status =  _tx_semaphore_delete(semaphore_ptr);
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	0018      	movs	r0, r3
 8013d2a:	f7fd fe5d 	bl	80119e8 <_tx_semaphore_delete>
 8013d2e:	0003      	movs	r3, r0
 8013d30:	617b      	str	r3, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8013d32:	697b      	ldr	r3, [r7, #20]
}
 8013d34:	0018      	movs	r0, r3
 8013d36:	46bd      	mov	sp, r7
 8013d38:	b006      	add	sp, #24
 8013d3a:	bd80      	pop	{r7, pc}
 8013d3c:	53454d41 	.word	0x53454d41
 8013d40:	20000010 	.word	0x20000010
 8013d44:	20011210 	.word	0x20011210
 8013d48:	20011358 	.word	0x20011358

08013d4c <_txe_semaphore_get>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_get(TX_SEMAPHORE *semaphore_ptr, ULONG wait_option)
{
 8013d4c:	b580      	push	{r7, lr}
 8013d4e:	b086      	sub	sp, #24
 8013d50:	af00      	add	r7, sp, #0
 8013d52:	6078      	str	r0, [r7, #4]
 8013d54:	6039      	str	r1, [r7, #0]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013d56:	2300      	movs	r3, #0
 8013d58:	617b      	str	r3, [r7, #20]

    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	d102      	bne.n	8013d66 <_txe_semaphore_get+0x1a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8013d60:	230c      	movs	r3, #12
 8013d62:	617b      	str	r3, [r7, #20]
 8013d64:	e01e      	b.n	8013da4 <_txe_semaphore_get+0x58>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	681b      	ldr	r3, [r3, #0]
 8013d6a:	4a16      	ldr	r2, [pc, #88]	@ (8013dc4 <_txe_semaphore_get+0x78>)
 8013d6c:	4293      	cmp	r3, r2
 8013d6e:	d002      	beq.n	8013d76 <_txe_semaphore_get+0x2a>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8013d70:	230c      	movs	r3, #12
 8013d72:	617b      	str	r3, [r7, #20]
 8013d74:	e016      	b.n	8013da4 <_txe_semaphore_get+0x58>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8013d76:	683b      	ldr	r3, [r7, #0]
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d013      	beq.n	8013da4 <_txe_semaphore_get+0x58>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013d7c:	f3ef 8305 	mrs	r3, IPSR
 8013d80:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8013d82:	68fa      	ldr	r2, [r7, #12]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013d84:	4b10      	ldr	r3, [pc, #64]	@ (8013dc8 <_txe_semaphore_get+0x7c>)
 8013d86:	681b      	ldr	r3, [r3, #0]
 8013d88:	4313      	orrs	r3, r2
 8013d8a:	d002      	beq.n	8013d92 <_txe_semaphore_get+0x46>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8013d8c:	2304      	movs	r3, #4
 8013d8e:	617b      	str	r3, [r7, #20]
 8013d90:	e008      	b.n	8013da4 <_txe_semaphore_get+0x58>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 8013d92:	4b0e      	ldr	r3, [pc, #56]	@ (8013dcc <_txe_semaphore_get+0x80>)
 8013d94:	681b      	ldr	r3, [r3, #0]
 8013d96:	613b      	str	r3, [r7, #16]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8013d98:	693a      	ldr	r2, [r7, #16]
 8013d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8013dd0 <_txe_semaphore_get+0x84>)
 8013d9c:	429a      	cmp	r2, r3
 8013d9e:	d101      	bne.n	8013da4 <_txe_semaphore_get+0x58>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 8013da0:	2304      	movs	r3, #4
 8013da2:	617b      	str	r3, [r7, #20]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013da4:	697b      	ldr	r3, [r7, #20]
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	d107      	bne.n	8013dba <_txe_semaphore_get+0x6e>
    {

        /* Call actual get semaphore function.  */
        status =  _tx_semaphore_get(semaphore_ptr, wait_option);
 8013daa:	683a      	ldr	r2, [r7, #0]
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	0011      	movs	r1, r2
 8013db0:	0018      	movs	r0, r3
 8013db2:	f7fd fea5 	bl	8011b00 <_tx_semaphore_get>
 8013db6:	0003      	movs	r3, r0
 8013db8:	617b      	str	r3, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8013dba:	697b      	ldr	r3, [r7, #20]
}
 8013dbc:	0018      	movs	r0, r3
 8013dbe:	46bd      	mov	sp, r7
 8013dc0:	b006      	add	sp, #24
 8013dc2:	bd80      	pop	{r7, pc}
 8013dc4:	53454d41 	.word	0x53454d41
 8013dc8:	20000010 	.word	0x20000010
 8013dcc:	20011210 	.word	0x20011210
 8013dd0:	20011358 	.word	0x20011358

08013dd4 <_txe_semaphore_put>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_semaphore_put(TX_SEMAPHORE *semaphore_ptr)
{
 8013dd4:	b580      	push	{r7, lr}
 8013dd6:	b084      	sub	sp, #16
 8013dd8:	af00      	add	r7, sp, #0
 8013dda:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid semaphore pointer.  */
    if (semaphore_ptr == TX_NULL)
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	2b00      	cmp	r3, #0
 8013de0:	d102      	bne.n	8013de8 <_txe_semaphore_put+0x14>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8013de2:	230c      	movs	r3, #12
 8013de4:	60fb      	str	r3, [r7, #12]
 8013de6:	e00d      	b.n	8013e04 <_txe_semaphore_put+0x30>
    }

    /* Now check for invalid semaphore ID.  */
    else if (semaphore_ptr -> tx_semaphore_id != TX_SEMAPHORE_ID)
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	681b      	ldr	r3, [r3, #0]
 8013dec:	4a08      	ldr	r2, [pc, #32]	@ (8013e10 <_txe_semaphore_put+0x3c>)
 8013dee:	4293      	cmp	r3, r2
 8013df0:	d002      	beq.n	8013df8 <_txe_semaphore_put+0x24>
    {

        /* Semaphore pointer is invalid, return appropriate error code.  */
        status =  TX_SEMAPHORE_ERROR;
 8013df2:	230c      	movs	r3, #12
 8013df4:	60fb      	str	r3, [r7, #12]
 8013df6:	e005      	b.n	8013e04 <_txe_semaphore_put+0x30>
    }
    else
    {

        /* Call actual put semaphore function.  */
        status =  _tx_semaphore_put(semaphore_ptr);
 8013df8:	687b      	ldr	r3, [r7, #4]
 8013dfa:	0018      	movs	r0, r3
 8013dfc:	f7fd ff12 	bl	8011c24 <_tx_semaphore_put>
 8013e00:	0003      	movs	r3, r0
 8013e02:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8013e04:	68fb      	ldr	r3, [r7, #12]
}
 8013e06:	0018      	movs	r0, r3
 8013e08:	46bd      	mov	sp, r7
 8013e0a:	b004      	add	sp, #16
 8013e0c:	bd80      	pop	{r7, pc}
 8013e0e:	46c0      	nop			@ (mov r8, r8)
 8013e10:	53454d41 	.word	0x53454d41

08013e14 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8013e14:	b590      	push	{r4, r7, lr}
 8013e16:	b099      	sub	sp, #100	@ 0x64
 8013e18:	af06      	add	r7, sp, #24
 8013e1a:	60f8      	str	r0, [r7, #12]
 8013e1c:	60b9      	str	r1, [r7, #8]
 8013e1e:	607a      	str	r2, [r7, #4]
 8013e20:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8013e22:	2300      	movs	r3, #0
 8013e24:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8013e26:	68fb      	ldr	r3, [r7, #12]
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d102      	bne.n	8013e32 <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8013e2c:	230e      	movs	r3, #14
 8013e2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8013e30:	e0b6      	b.n	8013fa0 <_txe_thread_create+0x18c>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 8013e32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013e34:	2bb0      	cmp	r3, #176	@ 0xb0
 8013e36:	d002      	beq.n	8013e3e <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8013e38:	230e      	movs	r3, #14
 8013e3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8013e3c:	e0b0      	b.n	8013fa0 <_txe_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013e3e:	f3ef 8310 	mrs	r3, PRIMASK
 8013e42:	623b      	str	r3, [r7, #32]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013e44:	b672      	cpsid	i
    return(primask_value);
 8013e46:	6a3b      	ldr	r3, [r7, #32]
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8013e48:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8013e4a:	4b64      	ldr	r3, [pc, #400]	@ (8013fdc <_txe_thread_create+0x1c8>)
 8013e4c:	681b      	ldr	r3, [r3, #0]
 8013e4e:	1c5a      	adds	r2, r3, #1
 8013e50:	4b62      	ldr	r3, [pc, #392]	@ (8013fdc <_txe_thread_create+0x1c8>)
 8013e52:	601a      	str	r2, [r3, #0]
 8013e54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013e56:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e5a:	f383 8810 	msr	PRIMASK, r3
}
 8013e5e:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8013e60:	2300      	movs	r3, #0
 8013e62:	643b      	str	r3, [r7, #64]	@ 0x40
        next_thread =  _tx_thread_created_ptr;
 8013e64:	4b5e      	ldr	r3, [pc, #376]	@ (8013fe0 <_txe_thread_create+0x1cc>)
 8013e66:	681b      	ldr	r3, [r3, #0]
 8013e68:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 8013e6a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013e6c:	633b      	str	r3, [r7, #48]	@ 0x30
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 8013e6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013e70:	3b01      	subs	r3, #1
 8013e72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013e74:	18d3      	adds	r3, r2, r3
 8013e76:	633b      	str	r3, [r7, #48]	@ 0x30
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8013e78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8013e7c:	2300      	movs	r3, #0
 8013e7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013e80:	e02b      	b.n	8013eda <_txe_thread_create+0xc6>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 8013e82:	68fa      	ldr	r2, [r7, #12]
 8013e84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013e86:	429a      	cmp	r2, r3
 8013e88:	d101      	bne.n	8013e8e <_txe_thread_create+0x7a>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 8013e8a:	2301      	movs	r3, #1
 8013e8c:	643b      	str	r3, [r7, #64]	@ 0x40
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 8013e8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013e90:	2b01      	cmp	r3, #1
 8013e92:	d028      	beq.n	8013ee6 <_txe_thread_create+0xd2>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8013e94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013e96:	68db      	ldr	r3, [r3, #12]
 8013e98:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013e9a:	429a      	cmp	r2, r3
 8013e9c:	d308      	bcc.n	8013eb0 <_txe_thread_create+0x9c>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 8013e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ea0:	691b      	ldr	r3, [r3, #16]
 8013ea2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013ea4:	429a      	cmp	r2, r3
 8013ea6:	d203      	bcs.n	8013eb0 <_txe_thread_create+0x9c>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8013ea8:	2300      	movs	r3, #0
 8013eaa:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8013eac:	2301      	movs	r3, #1
 8013eae:	643b      	str	r3, [r7, #64]	@ 0x40
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 8013eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013eb2:	68db      	ldr	r3, [r3, #12]
 8013eb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013eb6:	429a      	cmp	r2, r3
 8013eb8:	d308      	bcc.n	8013ecc <_txe_thread_create+0xb8>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 8013eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ebc:	691b      	ldr	r3, [r3, #16]
 8013ebe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013ec0:	429a      	cmp	r2, r3
 8013ec2:	d203      	bcs.n	8013ecc <_txe_thread_create+0xb8>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8013ec4:	2300      	movs	r3, #0
 8013ec6:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8013ec8:	2301      	movs	r3, #1
 8013eca:	643b      	str	r3, [r7, #64]	@ 0x40
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8013ecc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ece:	2288      	movs	r2, #136	@ 0x88
 8013ed0:	589b      	ldr	r3, [r3, r2]
 8013ed2:	63bb      	str	r3, [r7, #56]	@ 0x38
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8013ed4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013ed6:	3301      	adds	r3, #1
 8013ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013eda:	4b42      	ldr	r3, [pc, #264]	@ (8013fe4 <_txe_thread_create+0x1d0>)
 8013edc:	681b      	ldr	r3, [r3, #0]
 8013ede:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013ee0:	429a      	cmp	r2, r3
 8013ee2:	d3ce      	bcc.n	8013e82 <_txe_thread_create+0x6e>
 8013ee4:	e000      	b.n	8013ee8 <_txe_thread_create+0xd4>
                break;
 8013ee6:	46c0      	nop			@ (mov r8, r8)
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 8013ee8:	f3ef 8310 	mrs	r3, PRIMASK
 8013eec:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 8013eee:	b672      	cpsid	i
    return(primask_value);
 8013ef0:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8013ef2:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8013ef4:	4b39      	ldr	r3, [pc, #228]	@ (8013fdc <_txe_thread_create+0x1c8>)
 8013ef6:	681b      	ldr	r3, [r3, #0]
 8013ef8:	1e5a      	subs	r2, r3, #1
 8013efa:	4b38      	ldr	r3, [pc, #224]	@ (8013fdc <_txe_thread_create+0x1c8>)
 8013efc:	601a      	str	r2, [r3, #0]
 8013efe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f00:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 8013f02:	69fb      	ldr	r3, [r7, #28]
 8013f04:	f383 8810 	msr	PRIMASK, r3
}
 8013f08:	46c0      	nop			@ (mov r8, r8)

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8013f0a:	f7fe fb1b 	bl	8012544 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 8013f0e:	68fa      	ldr	r2, [r7, #12]
 8013f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013f12:	429a      	cmp	r2, r3
 8013f14:	d102      	bne.n	8013f1c <_txe_thread_create+0x108>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8013f16:	230e      	movs	r3, #14
 8013f18:	647b      	str	r3, [r7, #68]	@ 0x44
 8013f1a:	e041      	b.n	8013fa0 <_txe_thread_create+0x18c>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 8013f1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d102      	bne.n	8013f28 <_txe_thread_create+0x114>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8013f22:	2303      	movs	r3, #3
 8013f24:	647b      	str	r3, [r7, #68]	@ 0x44
 8013f26:	e03b      	b.n	8013fa0 <_txe_thread_create+0x18c>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8013f28:	687b      	ldr	r3, [r7, #4]
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	d102      	bne.n	8013f34 <_txe_thread_create+0x120>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8013f2e:	2303      	movs	r3, #3
 8013f30:	647b      	str	r3, [r7, #68]	@ 0x44
 8013f32:	e035      	b.n	8013fa0 <_txe_thread_create+0x18c>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8013f34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013f36:	2bc7      	cmp	r3, #199	@ 0xc7
 8013f38:	d802      	bhi.n	8013f40 <_txe_thread_create+0x12c>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 8013f3a:	2305      	movs	r3, #5
 8013f3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8013f3e:	e02f      	b.n	8013fa0 <_txe_thread_create+0x18c>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 8013f40:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013f42:	2b1f      	cmp	r3, #31
 8013f44:	d902      	bls.n	8013f4c <_txe_thread_create+0x138>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8013f46:	230f      	movs	r3, #15
 8013f48:	647b      	str	r3, [r7, #68]	@ 0x44
 8013f4a:	e029      	b.n	8013fa0 <_txe_thread_create+0x18c>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8013f4c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013f4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013f50:	429a      	cmp	r2, r3
 8013f52:	d902      	bls.n	8013f5a <_txe_thread_create+0x146>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8013f54:	2318      	movs	r3, #24
 8013f56:	647b      	str	r3, [r7, #68]	@ 0x44
 8013f58:	e022      	b.n	8013fa0 <_txe_thread_create+0x18c>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8013f5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013f5c:	2b01      	cmp	r3, #1
 8013f5e:	d902      	bls.n	8013f66 <_txe_thread_create+0x152>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 8013f60:	2310      	movs	r3, #16
 8013f62:	647b      	str	r3, [r7, #68]	@ 0x44
 8013f64:	e01c      	b.n	8013fa0 <_txe_thread_create+0x18c>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8013f66:	4b20      	ldr	r3, [pc, #128]	@ (8013fe8 <_txe_thread_create+0x1d4>)
 8013f68:	681b      	ldr	r3, [r3, #0]
 8013f6a:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8013f6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013f6e:	4b1f      	ldr	r3, [pc, #124]	@ (8013fec <_txe_thread_create+0x1d8>)
 8013f70:	429a      	cmp	r2, r3
 8013f72:	d101      	bne.n	8013f78 <_txe_thread_create+0x164>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8013f74:	2313      	movs	r3, #19
 8013f76:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013f78:	f3ef 8305 	mrs	r3, IPSR
 8013f7c:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8013f7e:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8013f80:	4b1b      	ldr	r3, [pc, #108]	@ (8013ff0 <_txe_thread_create+0x1dc>)
 8013f82:	681b      	ldr	r3, [r3, #0]
 8013f84:	4313      	orrs	r3, r2
 8013f86:	d00b      	beq.n	8013fa0 <_txe_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8013f88:	f3ef 8305 	mrs	r3, IPSR
 8013f8c:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8013f8e:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8013f90:	4b17      	ldr	r3, [pc, #92]	@ (8013ff0 <_txe_thread_create+0x1dc>)
 8013f92:	681b      	ldr	r3, [r3, #0]
 8013f94:	4313      	orrs	r3, r2
 8013f96:	4a17      	ldr	r2, [pc, #92]	@ (8013ff4 <_txe_thread_create+0x1e0>)
 8013f98:	4293      	cmp	r3, r2
 8013f9a:	d801      	bhi.n	8013fa0 <_txe_thread_create+0x18c>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8013f9c:	2313      	movs	r3, #19
 8013f9e:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8013fa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013fa2:	2b00      	cmp	r3, #0
 8013fa4:	d114      	bne.n	8013fd0 <_txe_thread_create+0x1bc>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8013fa6:	683c      	ldr	r4, [r7, #0]
 8013fa8:	687a      	ldr	r2, [r7, #4]
 8013faa:	68b9      	ldr	r1, [r7, #8]
 8013fac:	68f8      	ldr	r0, [r7, #12]
 8013fae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013fb0:	9305      	str	r3, [sp, #20]
 8013fb2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013fb4:	9304      	str	r3, [sp, #16]
 8013fb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013fb8:	9303      	str	r3, [sp, #12]
 8013fba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013fbc:	9302      	str	r3, [sp, #8]
 8013fbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013fc0:	9301      	str	r3, [sp, #4]
 8013fc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8013fc4:	9300      	str	r3, [sp, #0]
 8013fc6:	0023      	movs	r3, r4
 8013fc8:	f7fd fe84 	bl	8011cd4 <_tx_thread_create>
 8013fcc:	0003      	movs	r3, r0
 8013fce:	647b      	str	r3, [r7, #68]	@ 0x44
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 8013fd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8013fd2:	0018      	movs	r0, r3
 8013fd4:	46bd      	mov	sp, r7
 8013fd6:	b013      	add	sp, #76	@ 0x4c
 8013fd8:	bd90      	pop	{r4, r7, pc}
 8013fda:	46c0      	nop			@ (mov r8, r8)
 8013fdc:	200112a8 	.word	0x200112a8
 8013fe0:	20011218 	.word	0x20011218
 8013fe4:	2001121c 	.word	0x2001121c
 8013fe8:	20011210 	.word	0x20011210
 8013fec:	20011358 	.word	0x20011358
 8013ff0:	20000010 	.word	0x20000010
 8013ff4:	f0f0f0ef 	.word	0xf0f0f0ef

08013ff8 <_txe_thread_delete>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_delete(TX_THREAD *thread_ptr)
{
 8013ff8:	b580      	push	{r7, lr}
 8013ffa:	b084      	sub	sp, #16
 8013ffc:	af00      	add	r7, sp, #0
 8013ffe:	6078      	str	r0, [r7, #4]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8014000:	f3ef 8305 	mrs	r3, IPSR
 8014004:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 8014006:	68ba      	ldr	r2, [r7, #8]

UINT        status;


    /* Check for invalid caller of this function.  */
    if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014008:	4b0f      	ldr	r3, [pc, #60]	@ (8014048 <_txe_thread_delete+0x50>)
 801400a:	681b      	ldr	r3, [r3, #0]
 801400c:	4313      	orrs	r3, r2
 801400e:	d002      	beq.n	8014016 <_txe_thread_delete+0x1e>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 8014010:	2313      	movs	r3, #19
 8014012:	60fb      	str	r3, [r7, #12]
 8014014:	e013      	b.n	801403e <_txe_thread_delete+0x46>
    }

    /* Check for an invalid thread pointer.  */
    else if (thread_ptr == TX_NULL)
 8014016:	687b      	ldr	r3, [r7, #4]
 8014018:	2b00      	cmp	r3, #0
 801401a:	d102      	bne.n	8014022 <_txe_thread_delete+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801401c:	230e      	movs	r3, #14
 801401e:	60fb      	str	r3, [r7, #12]
 8014020:	e00d      	b.n	801403e <_txe_thread_delete+0x46>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	681b      	ldr	r3, [r3, #0]
 8014026:	4a09      	ldr	r2, [pc, #36]	@ (801404c <_txe_thread_delete+0x54>)
 8014028:	4293      	cmp	r3, r2
 801402a:	d002      	beq.n	8014032 <_txe_thread_delete+0x3a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 801402c:	230e      	movs	r3, #14
 801402e:	60fb      	str	r3, [r7, #12]
 8014030:	e005      	b.n	801403e <_txe_thread_delete+0x46>
    }
    else
    {

        /* Call actual thread delete function.  */
        status =  _tx_thread_delete(thread_ptr);
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	0018      	movs	r0, r3
 8014036:	f7fd ff6d 	bl	8011f14 <_tx_thread_delete>
 801403a:	0003      	movs	r3, r0
 801403c:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 801403e:	68fb      	ldr	r3, [r7, #12]
}
 8014040:	0018      	movs	r0, r3
 8014042:	46bd      	mov	sp, r7
 8014044:	b004      	add	sp, #16
 8014046:	bd80      	pop	{r7, pc}
 8014048:	20000010 	.word	0x20000010
 801404c:	54485244 	.word	0x54485244

08014050 <_txe_thread_info_get>:
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_info_get(TX_THREAD *thread_ptr, CHAR **name, UINT *state, ULONG *run_count,
                UINT *priority, UINT *preemption_threshold, ULONG *time_slice,
                TX_THREAD **next_thread, TX_THREAD **next_suspended_thread)
{
 8014050:	b590      	push	{r4, r7, lr}
 8014052:	b08d      	sub	sp, #52	@ 0x34
 8014054:	af06      	add	r7, sp, #24
 8014056:	60f8      	str	r0, [r7, #12]
 8014058:	60b9      	str	r1, [r7, #8]
 801405a:	607a      	str	r2, [r7, #4]
 801405c:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 801405e:	68fb      	ldr	r3, [r7, #12]
 8014060:	2b00      	cmp	r3, #0
 8014062:	d102      	bne.n	801406a <_txe_thread_info_get+0x1a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8014064:	230e      	movs	r3, #14
 8014066:	617b      	str	r3, [r7, #20]
 8014068:	e01a      	b.n	80140a0 <_txe_thread_info_get+0x50>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 801406a:	68fb      	ldr	r3, [r7, #12]
 801406c:	681b      	ldr	r3, [r3, #0]
 801406e:	4a0f      	ldr	r2, [pc, #60]	@ (80140ac <_txe_thread_info_get+0x5c>)
 8014070:	4293      	cmp	r3, r2
 8014072:	d002      	beq.n	801407a <_txe_thread_info_get+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8014074:	230e      	movs	r3, #14
 8014076:	617b      	str	r3, [r7, #20]
 8014078:	e012      	b.n	80140a0 <_txe_thread_info_get+0x50>
    }
    else
    {

        /* Call the actual thread information get service.  */
        status =  _tx_thread_info_get(thread_ptr, name, state, run_count, priority, preemption_threshold,
 801407a:	683c      	ldr	r4, [r7, #0]
 801407c:	687a      	ldr	r2, [r7, #4]
 801407e:	68b9      	ldr	r1, [r7, #8]
 8014080:	68f8      	ldr	r0, [r7, #12]
 8014082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014084:	9304      	str	r3, [sp, #16]
 8014086:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014088:	9303      	str	r3, [sp, #12]
 801408a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801408c:	9302      	str	r3, [sp, #8]
 801408e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014090:	9301      	str	r3, [sp, #4]
 8014092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014094:	9300      	str	r3, [sp, #0]
 8014096:	0023      	movs	r3, r4
 8014098:	f7fd ffac 	bl	8011ff4 <_tx_thread_info_get>
 801409c:	0003      	movs	r3, r0
 801409e:	617b      	str	r3, [r7, #20]
                            time_slice, next_thread, next_suspended_thread);
    }

    /* Return completion status.  */
    return(status);
 80140a0:	697b      	ldr	r3, [r7, #20]
}
 80140a2:	0018      	movs	r0, r3
 80140a4:	46bd      	mov	sp, r7
 80140a6:	b007      	add	sp, #28
 80140a8:	bd90      	pop	{r4, r7, pc}
 80140aa:	46c0      	nop			@ (mov r8, r8)
 80140ac:	54485244 	.word	0x54485244

080140b0 <_txe_thread_relinquish>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _txe_thread_relinquish(VOID)
{
 80140b0:	b580      	push	{r7, lr}
 80140b2:	b082      	sub	sp, #8
 80140b4:	af00      	add	r7, sp, #0

TX_THREAD   *current_thread;


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 80140b6:	4b0a      	ldr	r3, [pc, #40]	@ (80140e0 <_txe_thread_relinquish+0x30>)
 80140b8:	681b      	ldr	r3, [r3, #0]
 80140ba:	607b      	str	r3, [r7, #4]

    /* Make sure a thread is executing.  */
    if (current_thread != TX_NULL)
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	2b00      	cmp	r3, #0
 80140c0:	d009      	beq.n	80140d6 <_txe_thread_relinquish+0x26>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80140c2:	f3ef 8305 	mrs	r3, IPSR
 80140c6:	603b      	str	r3, [r7, #0]
    return(ipsr_value);
 80140c8:	683a      	ldr	r2, [r7, #0]
    {

        /* Now make sure the call is not from an ISR or Initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 80140ca:	4b06      	ldr	r3, [pc, #24]	@ (80140e4 <_txe_thread_relinquish+0x34>)
 80140cc:	681b      	ldr	r3, [r3, #0]
 80140ce:	4313      	orrs	r3, r2
 80140d0:	d101      	bne.n	80140d6 <_txe_thread_relinquish+0x26>
        {

            /* Okay to call the real relinquish function.  */
            _tx_thread_relinquish();
 80140d2:	f7fe f84b 	bl	801216c <_tx_thread_relinquish>
        }
    }
}
 80140d6:	46c0      	nop			@ (mov r8, r8)
 80140d8:	46bd      	mov	sp, r7
 80140da:	b002      	add	sp, #8
 80140dc:	bd80      	pop	{r7, pc}
 80140de:	46c0      	nop			@ (mov r8, r8)
 80140e0:	20011210 	.word	0x20011210
 80140e4:	20000010 	.word	0x20000010

080140e8 <_txe_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_resume(TX_THREAD *thread_ptr)
{
 80140e8:	b580      	push	{r7, lr}
 80140ea:	b084      	sub	sp, #16
 80140ec:	af00      	add	r7, sp, #0
 80140ee:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 80140f0:	687b      	ldr	r3, [r7, #4]
 80140f2:	2b00      	cmp	r3, #0
 80140f4:	d102      	bne.n	80140fc <_txe_thread_resume+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 80140f6:	230e      	movs	r3, #14
 80140f8:	60fb      	str	r3, [r7, #12]
 80140fa:	e00d      	b.n	8014118 <_txe_thread_resume+0x30>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 80140fc:	687b      	ldr	r3, [r7, #4]
 80140fe:	681b      	ldr	r3, [r3, #0]
 8014100:	4a08      	ldr	r2, [pc, #32]	@ (8014124 <_txe_thread_resume+0x3c>)
 8014102:	4293      	cmp	r3, r2
 8014104:	d002      	beq.n	801410c <_txe_thread_resume+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8014106:	230e      	movs	r3, #14
 8014108:	60fb      	str	r3, [r7, #12]
 801410a:	e005      	b.n	8014118 <_txe_thread_resume+0x30>
    }
    else
    {

        /* Call actual thread resume function.  */
        status =  _tx_thread_resume(thread_ptr);
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	0018      	movs	r0, r3
 8014110:	f7fe f88e 	bl	8012230 <_tx_thread_resume>
 8014114:	0003      	movs	r3, r0
 8014116:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8014118:	68fb      	ldr	r3, [r7, #12]
}
 801411a:	0018      	movs	r0, r3
 801411c:	46bd      	mov	sp, r7
 801411e:	b004      	add	sp, #16
 8014120:	bd80      	pop	{r7, pc}
 8014122:	46c0      	nop			@ (mov r8, r8)
 8014124:	54485244 	.word	0x54485244

08014128 <_txe_thread_suspend>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_suspend(TX_THREAD *thread_ptr)
{
 8014128:	b580      	push	{r7, lr}
 801412a:	b084      	sub	sp, #16
 801412c:	af00      	add	r7, sp, #0
 801412e:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	2b00      	cmp	r3, #0
 8014134:	d102      	bne.n	801413c <_txe_thread_suspend+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8014136:	230e      	movs	r3, #14
 8014138:	60fb      	str	r3, [r7, #12]
 801413a:	e00d      	b.n	8014158 <_txe_thread_suspend+0x30>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	681b      	ldr	r3, [r3, #0]
 8014140:	4a08      	ldr	r2, [pc, #32]	@ (8014164 <_txe_thread_suspend+0x3c>)
 8014142:	4293      	cmp	r3, r2
 8014144:	d002      	beq.n	801414c <_txe_thread_suspend+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8014146:	230e      	movs	r3, #14
 8014148:	60fb      	str	r3, [r7, #12]
 801414a:	e005      	b.n	8014158 <_txe_thread_suspend+0x30>
    }
    else
    {

        /* Call actual thread suspend function.  */
        status =  _tx_thread_suspend(thread_ptr);
 801414c:	687b      	ldr	r3, [r7, #4]
 801414e:	0018      	movs	r0, r3
 8014150:	f7fe f98a 	bl	8012468 <_tx_thread_suspend>
 8014154:	0003      	movs	r3, r0
 8014156:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8014158:	68fb      	ldr	r3, [r7, #12]
}
 801415a:	0018      	movs	r0, r3
 801415c:	46bd      	mov	sp, r7
 801415e:	b004      	add	sp, #16
 8014160:	bd80      	pop	{r7, pc}
 8014162:	46c0      	nop			@ (mov r8, r8)
 8014164:	54485244 	.word	0x54485244

08014168 <_txe_thread_terminate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_terminate(TX_THREAD *thread_ptr)
{
 8014168:	b580      	push	{r7, lr}
 801416a:	b084      	sub	sp, #16
 801416c:	af00      	add	r7, sp, #0
 801416e:	6078      	str	r0, [r7, #4]

UINT        status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8014170:	687b      	ldr	r3, [r7, #4]
 8014172:	2b00      	cmp	r3, #0
 8014174:	d102      	bne.n	801417c <_txe_thread_terminate+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8014176:	230e      	movs	r3, #14
 8014178:	60fb      	str	r3, [r7, #12]
 801417a:	e018      	b.n	80141ae <_txe_thread_terminate+0x46>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	681b      	ldr	r3, [r3, #0]
 8014180:	4a0d      	ldr	r2, [pc, #52]	@ (80141b8 <_txe_thread_terminate+0x50>)
 8014182:	4293      	cmp	r3, r2
 8014184:	d002      	beq.n	801418c <_txe_thread_terminate+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8014186:	230e      	movs	r3, #14
 8014188:	60fb      	str	r3, [r7, #12]
 801418a:	e010      	b.n	80141ae <_txe_thread_terminate+0x46>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 801418c:	f3ef 8305 	mrs	r3, IPSR
 8014190:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 8014192:	68ba      	ldr	r2, [r7, #8]
    }

    /* Check for invalid caller of this function.  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8014194:	4b09      	ldr	r3, [pc, #36]	@ (80141bc <_txe_thread_terminate+0x54>)
 8014196:	681b      	ldr	r3, [r3, #0]
 8014198:	4313      	orrs	r3, r2
 801419a:	d002      	beq.n	80141a2 <_txe_thread_terminate+0x3a>
    {

        /* Invalid caller of this function, return appropriate error code.  */
        status =  TX_CALLER_ERROR;
 801419c:	2313      	movs	r3, #19
 801419e:	60fb      	str	r3, [r7, #12]
 80141a0:	e005      	b.n	80141ae <_txe_thread_terminate+0x46>
    }
    else
    {

        /* Call actual thread terminate function.  */
        status =  _tx_thread_terminate(thread_ptr);
 80141a2:	687b      	ldr	r3, [r7, #4]
 80141a4:	0018      	movs	r0, r3
 80141a6:	f7fe fc8d 	bl	8012ac4 <_tx_thread_terminate>
 80141aa:	0003      	movs	r3, r0
 80141ac:	60fb      	str	r3, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 80141ae:	68fb      	ldr	r3, [r7, #12]
}
 80141b0:	0018      	movs	r0, r3
 80141b2:	46bd      	mov	sp, r7
 80141b4:	b004      	add	sp, #16
 80141b6:	bd80      	pop	{r7, pc}
 80141b8:	54485244 	.word	0x54485244
 80141bc:	20000010 	.word	0x20000010

080141c0 <__NVIC_EnableIRQ>:
{
 80141c0:	b580      	push	{r7, lr}
 80141c2:	b082      	sub	sp, #8
 80141c4:	af00      	add	r7, sp, #0
 80141c6:	0002      	movs	r2, r0
 80141c8:	1dfb      	adds	r3, r7, #7
 80141ca:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80141cc:	1dfb      	adds	r3, r7, #7
 80141ce:	781b      	ldrb	r3, [r3, #0]
 80141d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80141d2:	d809      	bhi.n	80141e8 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80141d4:	1dfb      	adds	r3, r7, #7
 80141d6:	781b      	ldrb	r3, [r3, #0]
 80141d8:	001a      	movs	r2, r3
 80141da:	231f      	movs	r3, #31
 80141dc:	401a      	ands	r2, r3
 80141de:	4b04      	ldr	r3, [pc, #16]	@ (80141f0 <__NVIC_EnableIRQ+0x30>)
 80141e0:	2101      	movs	r1, #1
 80141e2:	4091      	lsls	r1, r2
 80141e4:	000a      	movs	r2, r1
 80141e6:	601a      	str	r2, [r3, #0]
}
 80141e8:	46c0      	nop			@ (mov r8, r8)
 80141ea:	46bd      	mov	sp, r7
 80141ec:	b002      	add	sp, #8
 80141ee:	bd80      	pop	{r7, pc}
 80141f0:	e000e100 	.word	0xe000e100

080141f4 <__NVIC_SetPriority>:
{
 80141f4:	b590      	push	{r4, r7, lr}
 80141f6:	b083      	sub	sp, #12
 80141f8:	af00      	add	r7, sp, #0
 80141fa:	0002      	movs	r2, r0
 80141fc:	6039      	str	r1, [r7, #0]
 80141fe:	1dfb      	adds	r3, r7, #7
 8014200:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8014202:	1dfb      	adds	r3, r7, #7
 8014204:	781b      	ldrb	r3, [r3, #0]
 8014206:	2b7f      	cmp	r3, #127	@ 0x7f
 8014208:	d828      	bhi.n	801425c <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801420a:	4a2f      	ldr	r2, [pc, #188]	@ (80142c8 <__NVIC_SetPriority+0xd4>)
 801420c:	1dfb      	adds	r3, r7, #7
 801420e:	781b      	ldrb	r3, [r3, #0]
 8014210:	b25b      	sxtb	r3, r3
 8014212:	089b      	lsrs	r3, r3, #2
 8014214:	33c0      	adds	r3, #192	@ 0xc0
 8014216:	009b      	lsls	r3, r3, #2
 8014218:	589b      	ldr	r3, [r3, r2]
 801421a:	1dfa      	adds	r2, r7, #7
 801421c:	7812      	ldrb	r2, [r2, #0]
 801421e:	0011      	movs	r1, r2
 8014220:	2203      	movs	r2, #3
 8014222:	400a      	ands	r2, r1
 8014224:	00d2      	lsls	r2, r2, #3
 8014226:	21ff      	movs	r1, #255	@ 0xff
 8014228:	4091      	lsls	r1, r2
 801422a:	000a      	movs	r2, r1
 801422c:	43d2      	mvns	r2, r2
 801422e:	401a      	ands	r2, r3
 8014230:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8014232:	683b      	ldr	r3, [r7, #0]
 8014234:	019b      	lsls	r3, r3, #6
 8014236:	22ff      	movs	r2, #255	@ 0xff
 8014238:	401a      	ands	r2, r3
 801423a:	1dfb      	adds	r3, r7, #7
 801423c:	781b      	ldrb	r3, [r3, #0]
 801423e:	0018      	movs	r0, r3
 8014240:	2303      	movs	r3, #3
 8014242:	4003      	ands	r3, r0
 8014244:	00db      	lsls	r3, r3, #3
 8014246:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8014248:	481f      	ldr	r0, [pc, #124]	@ (80142c8 <__NVIC_SetPriority+0xd4>)
 801424a:	1dfb      	adds	r3, r7, #7
 801424c:	781b      	ldrb	r3, [r3, #0]
 801424e:	b25b      	sxtb	r3, r3
 8014250:	089b      	lsrs	r3, r3, #2
 8014252:	430a      	orrs	r2, r1
 8014254:	33c0      	adds	r3, #192	@ 0xc0
 8014256:	009b      	lsls	r3, r3, #2
 8014258:	501a      	str	r2, [r3, r0]
}
 801425a:	e031      	b.n	80142c0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 801425c:	4a1b      	ldr	r2, [pc, #108]	@ (80142cc <__NVIC_SetPriority+0xd8>)
 801425e:	1dfb      	adds	r3, r7, #7
 8014260:	781b      	ldrb	r3, [r3, #0]
 8014262:	0019      	movs	r1, r3
 8014264:	230f      	movs	r3, #15
 8014266:	400b      	ands	r3, r1
 8014268:	3b08      	subs	r3, #8
 801426a:	089b      	lsrs	r3, r3, #2
 801426c:	3306      	adds	r3, #6
 801426e:	009b      	lsls	r3, r3, #2
 8014270:	18d3      	adds	r3, r2, r3
 8014272:	3304      	adds	r3, #4
 8014274:	681b      	ldr	r3, [r3, #0]
 8014276:	1dfa      	adds	r2, r7, #7
 8014278:	7812      	ldrb	r2, [r2, #0]
 801427a:	0011      	movs	r1, r2
 801427c:	2203      	movs	r2, #3
 801427e:	400a      	ands	r2, r1
 8014280:	00d2      	lsls	r2, r2, #3
 8014282:	21ff      	movs	r1, #255	@ 0xff
 8014284:	4091      	lsls	r1, r2
 8014286:	000a      	movs	r2, r1
 8014288:	43d2      	mvns	r2, r2
 801428a:	401a      	ands	r2, r3
 801428c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 801428e:	683b      	ldr	r3, [r7, #0]
 8014290:	019b      	lsls	r3, r3, #6
 8014292:	22ff      	movs	r2, #255	@ 0xff
 8014294:	401a      	ands	r2, r3
 8014296:	1dfb      	adds	r3, r7, #7
 8014298:	781b      	ldrb	r3, [r3, #0]
 801429a:	0018      	movs	r0, r3
 801429c:	2303      	movs	r3, #3
 801429e:	4003      	ands	r3, r0
 80142a0:	00db      	lsls	r3, r3, #3
 80142a2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80142a4:	4809      	ldr	r0, [pc, #36]	@ (80142cc <__NVIC_SetPriority+0xd8>)
 80142a6:	1dfb      	adds	r3, r7, #7
 80142a8:	781b      	ldrb	r3, [r3, #0]
 80142aa:	001c      	movs	r4, r3
 80142ac:	230f      	movs	r3, #15
 80142ae:	4023      	ands	r3, r4
 80142b0:	3b08      	subs	r3, #8
 80142b2:	089b      	lsrs	r3, r3, #2
 80142b4:	430a      	orrs	r2, r1
 80142b6:	3306      	adds	r3, #6
 80142b8:	009b      	lsls	r3, r3, #2
 80142ba:	18c3      	adds	r3, r0, r3
 80142bc:	3304      	adds	r3, #4
 80142be:	601a      	str	r2, [r3, #0]
}
 80142c0:	46c0      	nop			@ (mov r8, r8)
 80142c2:	46bd      	mov	sp, r7
 80142c4:	b003      	add	sp, #12
 80142c6:	bd90      	pop	{r4, r7, pc}
 80142c8:	e000e100 	.word	0xe000e100
 80142cc:	e000ed00 	.word	0xe000ed00

080142d0 <LL_UCPD_Enable>:
{
 80142d0:	b580      	push	{r7, lr}
 80142d2:	b082      	sub	sp, #8
 80142d4:	af00      	add	r7, sp, #0
 80142d6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 80142d8:	687b      	ldr	r3, [r7, #4]
 80142da:	681b      	ldr	r3, [r3, #0]
 80142dc:	2280      	movs	r2, #128	@ 0x80
 80142de:	0612      	lsls	r2, r2, #24
 80142e0:	431a      	orrs	r2, r3
 80142e2:	687b      	ldr	r3, [r7, #4]
 80142e4:	601a      	str	r2, [r3, #0]
}
 80142e6:	46c0      	nop			@ (mov r8, r8)
 80142e8:	46bd      	mov	sp, r7
 80142ea:	b002      	add	sp, #8
 80142ec:	bd80      	pop	{r7, pc}
	...

080142f0 <LL_UCPD_SetRxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT1
  *         @arg @ref LL_UCPD_ORDERSET_SOP_EXT2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetRxOrderSet(UCPD_TypeDef *UCPDx, uint32_t OrderSet)
{
 80142f0:	b580      	push	{r7, lr}
 80142f2:	b082      	sub	sp, #8
 80142f4:	af00      	add	r7, sp, #0
 80142f6:	6078      	str	r0, [r7, #4]
 80142f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CFG1, UCPD_CFG1_RXORDSETEN, OrderSet);
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	681b      	ldr	r3, [r3, #0]
 80142fe:	4a05      	ldr	r2, [pc, #20]	@ (8014314 <LL_UCPD_SetRxOrderSet+0x24>)
 8014300:	401a      	ands	r2, r3
 8014302:	683b      	ldr	r3, [r7, #0]
 8014304:	431a      	orrs	r2, r3
 8014306:	687b      	ldr	r3, [r7, #4]
 8014308:	601a      	str	r2, [r3, #0]
}
 801430a:	46c0      	nop			@ (mov r8, r8)
 801430c:	46bd      	mov	sp, r7
 801430e:	b002      	add	sp, #8
 8014310:	bd80      	pop	{r7, pc}
 8014312:	46c0      	nop			@ (mov r8, r8)
 8014314:	e00fffff 	.word	0xe00fffff

08014318 <LL_UCPD_SetccEnable>:
  *         @arg @ref LL_UCPD_CCENABLE_CC2
  *         @arg @ref LL_UCPD_CCENABLE_CC1CC2
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_SetccEnable(UCPD_TypeDef *UCPDx, uint32_t CCEnable)
{
 8014318:	b580      	push	{r7, lr}
 801431a:	b082      	sub	sp, #8
 801431c:	af00      	add	r7, sp, #0
 801431e:	6078      	str	r0, [r7, #4]
 8014320:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	68db      	ldr	r3, [r3, #12]
 8014326:	4a05      	ldr	r2, [pc, #20]	@ (801433c <LL_UCPD_SetccEnable+0x24>)
 8014328:	401a      	ands	r2, r3
 801432a:	683b      	ldr	r3, [r7, #0]
 801432c:	431a      	orrs	r2, r3
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	60da      	str	r2, [r3, #12]
}
 8014332:	46c0      	nop			@ (mov r8, r8)
 8014334:	46bd      	mov	sp, r7
 8014336:	b002      	add	sp, #8
 8014338:	bd80      	pop	{r7, pc}
 801433a:	46c0      	nop			@ (mov r8, r8)
 801433c:	fffff3ff 	.word	0xfffff3ff

08014340 <LL_UCPD_RxDisable>:
  * @rmtoll CR        PHYRXEN          LL_UCPD_RxDisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDisable(UCPD_TypeDef *UCPDx)
{
 8014340:	b580      	push	{r7, lr}
 8014342:	b082      	sub	sp, #8
 8014344:	af00      	add	r7, sp, #0
 8014346:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	68db      	ldr	r3, [r3, #12]
 801434c:	2220      	movs	r2, #32
 801434e:	4393      	bics	r3, r2
 8014350:	001a      	movs	r2, r3
 8014352:	687b      	ldr	r3, [r7, #4]
 8014354:	60da      	str	r2, [r3, #12]
}
 8014356:	46c0      	nop			@ (mov r8, r8)
 8014358:	46bd      	mov	sp, r7
 801435a:	b002      	add	sp, #8
 801435c:	bd80      	pop	{r7, pc}

0801435e <LL_UCPD_EnableIT_TypeCEventCC2>:
  * @rmtoll IMR          TYPECEVT2IE        LL_UCPD_EnableIT_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 801435e:	b580      	push	{r7, lr}
 8014360:	b082      	sub	sp, #8
 8014362:	af00      	add	r7, sp, #0
 8014364:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT2IE);
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	691b      	ldr	r3, [r3, #16]
 801436a:	2280      	movs	r2, #128	@ 0x80
 801436c:	0212      	lsls	r2, r2, #8
 801436e:	431a      	orrs	r2, r3
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	611a      	str	r2, [r3, #16]
}
 8014374:	46c0      	nop			@ (mov r8, r8)
 8014376:	46bd      	mov	sp, r7
 8014378:	b002      	add	sp, #8
 801437a:	bd80      	pop	{r7, pc}

0801437c <LL_UCPD_EnableIT_TypeCEventCC1>:
  * @rmtoll IMR          TYPECEVT1IE        LL_UCPD_EnableIT_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_EnableIT_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 801437c:	b580      	push	{r7, lr}
 801437e:	b082      	sub	sp, #8
 8014380:	af00      	add	r7, sp, #0
 8014382:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->IMR, UCPD_IMR_TYPECEVT1IE);
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	691b      	ldr	r3, [r3, #16]
 8014388:	2280      	movs	r2, #128	@ 0x80
 801438a:	01d2      	lsls	r2, r2, #7
 801438c:	431a      	orrs	r2, r3
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	611a      	str	r2, [r3, #16]
}
 8014392:	46c0      	nop			@ (mov r8, r8)
 8014394:	46bd      	mov	sp, r7
 8014396:	b002      	add	sp, #8
 8014398:	bd80      	pop	{r7, pc}
	...

0801439c <CAD_Init>:
  * @param  pParams       Pointer on PD params based on @ref USBPD_ParamsTypeDef
  * @param  WakeUp        Wake-up callback function used for waking up CAD
  * @retval None
  */
void CAD_Init(uint8_t PortNum, USBPD_SettingsTypeDef *pSettings, USBPD_ParamsTypeDef *pParams,  void (*WakeUp)(void))
{
 801439c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801439e:	b08b      	sub	sp, #44	@ 0x2c
 80143a0:	af00      	add	r7, sp, #0
 80143a2:	60b9      	str	r1, [r7, #8]
 80143a4:	607a      	str	r2, [r7, #4]
 80143a6:	603b      	str	r3, [r7, #0]
 80143a8:	240f      	movs	r4, #15
 80143aa:	193b      	adds	r3, r7, r4
 80143ac:	1c02      	adds	r2, r0, #0
 80143ae:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80143b0:	193b      	adds	r3, r7, r4
 80143b2:	781b      	ldrb	r3, [r3, #0]
 80143b4:	011a      	lsls	r2, r3, #4
 80143b6:	4b7b      	ldr	r3, [pc, #492]	@ (80145a4 <CAD_Init+0x208>)
 80143b8:	18d3      	adds	r3, r2, r3
 80143ba:	627b      	str	r3, [r7, #36]	@ 0x24
  LL_UCPD_InitTypeDef settings;

  Ports[PortNum].params = pParams;
 80143bc:	193b      	adds	r3, r7, r4
 80143be:	781a      	ldrb	r2, [r3, #0]
 80143c0:	4979      	ldr	r1, [pc, #484]	@ (80145a8 <CAD_Init+0x20c>)
 80143c2:	0013      	movs	r3, r2
 80143c4:	011b      	lsls	r3, r3, #4
 80143c6:	1a9b      	subs	r3, r3, r2
 80143c8:	009b      	lsls	r3, r3, #2
 80143ca:	18cb      	adds	r3, r1, r3
 80143cc:	3310      	adds	r3, #16
 80143ce:	687a      	ldr	r2, [r7, #4]
 80143d0:	601a      	str	r2, [r3, #0]
  Ports[PortNum].settings = pSettings;
 80143d2:	193b      	adds	r3, r7, r4
 80143d4:	781a      	ldrb	r2, [r3, #0]
 80143d6:	4974      	ldr	r1, [pc, #464]	@ (80145a8 <CAD_Init+0x20c>)
 80143d8:	0013      	movs	r3, r2
 80143da:	011b      	lsls	r3, r3, #4
 80143dc:	1a9b      	subs	r3, r3, r2
 80143de:	009b      	lsls	r3, r3, #2
 80143e0:	18cb      	adds	r3, r1, r3
 80143e2:	330c      	adds	r3, #12
 80143e4:	68ba      	ldr	r2, [r7, #8]
 80143e6:	601a      	str	r2, [r3, #0]
  Ports[PortNum].params->RpResistor = Ports[PortNum].settings->CAD_DefaultResistor;
 80143e8:	193b      	adds	r3, r7, r4
 80143ea:	781a      	ldrb	r2, [r3, #0]
 80143ec:	496e      	ldr	r1, [pc, #440]	@ (80145a8 <CAD_Init+0x20c>)
 80143ee:	0013      	movs	r3, r2
 80143f0:	011b      	lsls	r3, r3, #4
 80143f2:	1a9b      	subs	r3, r3, r2
 80143f4:	009b      	lsls	r3, r3, #2
 80143f6:	18cb      	adds	r3, r1, r3
 80143f8:	330c      	adds	r3, #12
 80143fa:	6819      	ldr	r1, [r3, #0]
 80143fc:	193b      	adds	r3, r7, r4
 80143fe:	781a      	ldrb	r2, [r3, #0]
 8014400:	4869      	ldr	r0, [pc, #420]	@ (80145a8 <CAD_Init+0x20c>)
 8014402:	0013      	movs	r3, r2
 8014404:	011b      	lsls	r3, r3, #4
 8014406:	1a9b      	subs	r3, r3, r2
 8014408:	009b      	lsls	r3, r3, #2
 801440a:	18c3      	adds	r3, r0, r3
 801440c:	3310      	adds	r3, #16
 801440e:	681b      	ldr	r3, [r3, #0]
 8014410:	794a      	ldrb	r2, [r1, #5]
 8014412:	0612      	lsls	r2, r2, #24
 8014414:	0f92      	lsrs	r2, r2, #30
 8014416:	b2d2      	uxtb	r2, r2
 8014418:	2103      	movs	r1, #3
 801441a:	400a      	ands	r2, r1
 801441c:	0010      	movs	r0, r2
 801441e:	789a      	ldrb	r2, [r3, #2]
 8014420:	2103      	movs	r1, #3
 8014422:	438a      	bics	r2, r1
 8014424:	1c11      	adds	r1, r2, #0
 8014426:	1c02      	adds	r2, r0, #0
 8014428:	430a      	orrs	r2, r1
 801442a:	709a      	strb	r2, [r3, #2]
  Ports[PortNum].params->SNKExposedRP_AtAttach = vRd_Undefined;
 801442c:	193b      	adds	r3, r7, r4
 801442e:	781a      	ldrb	r2, [r3, #0]
 8014430:	495d      	ldr	r1, [pc, #372]	@ (80145a8 <CAD_Init+0x20c>)
 8014432:	0013      	movs	r3, r2
 8014434:	011b      	lsls	r3, r3, #4
 8014436:	1a9b      	subs	r3, r3, r2
 8014438:	009b      	lsls	r3, r3, #2
 801443a:	18cb      	adds	r3, r1, r3
 801443c:	3310      	adds	r3, #16
 801443e:	681b      	ldr	r3, [r3, #0]
 8014440:	789a      	ldrb	r2, [r3, #2]
 8014442:	210c      	movs	r1, #12
 8014444:	438a      	bics	r2, r1
 8014446:	709a      	strb	r2, [r3, #2]

  memset(_handle, 0, sizeof(CAD_HW_HandleTypeDef));
 8014448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801444a:	2210      	movs	r2, #16
 801444c:	2100      	movs	r1, #0
 801444e:	0018      	movs	r0, r3
 8014450:	f00a fc20 	bl	801ec94 <memset>

  Ports[PortNum].USBPD_CAD_WakeUp = WakeUp;
 8014454:	193b      	adds	r3, r7, r4
 8014456:	781a      	ldrb	r2, [r3, #0]
 8014458:	4953      	ldr	r1, [pc, #332]	@ (80145a8 <CAD_Init+0x20c>)
 801445a:	0013      	movs	r3, r2
 801445c:	011b      	lsls	r3, r3, #4
 801445e:	1a9b      	subs	r3, r3, r2
 8014460:	009b      	lsls	r3, r3, #2
 8014462:	18cb      	adds	r3, r1, r3
 8014464:	332c      	adds	r3, #44	@ 0x2c
 8014466:	683a      	ldr	r2, [r7, #0]
 8014468:	601a      	str	r2, [r3, #0]

  /* Initialize the USBPD_IP */
  Ports[PortNum].husbpd = USBPD_HW_GetUSPDInstance(PortNum);
 801446a:	0025      	movs	r5, r4
 801446c:	193b      	adds	r3, r7, r4
 801446e:	781c      	ldrb	r4, [r3, #0]
 8014470:	197b      	adds	r3, r7, r5
 8014472:	781b      	ldrb	r3, [r3, #0]
 8014474:	0018      	movs	r0, r3
 8014476:	f001 f963 	bl	8015740 <USBPD_HW_GetUSPDInstance>
 801447a:	0001      	movs	r1, r0
 801447c:	4a4a      	ldr	r2, [pc, #296]	@ (80145a8 <CAD_Init+0x20c>)
 801447e:	0023      	movs	r3, r4
 8014480:	011b      	lsls	r3, r3, #4
 8014482:	1b1b      	subs	r3, r3, r4
 8014484:	009b      	lsls	r3, r3, #2
 8014486:	5099      	str	r1, [r3, r2]

  /* Initialize usbpd */
  LL_UCPD_StructInit(&settings);
 8014488:	2614      	movs	r6, #20
 801448a:	19bb      	adds	r3, r7, r6
 801448c:	0018      	movs	r0, r3
 801448e:	f7f9 f8b1 	bl	800d5f4 <LL_UCPD_StructInit>
  (void)LL_UCPD_Init(Ports[PortNum].husbpd, &settings);
 8014492:	002c      	movs	r4, r5
 8014494:	193b      	adds	r3, r7, r4
 8014496:	781a      	ldrb	r2, [r3, #0]
 8014498:	4943      	ldr	r1, [pc, #268]	@ (80145a8 <CAD_Init+0x20c>)
 801449a:	0013      	movs	r3, r2
 801449c:	011b      	lsls	r3, r3, #4
 801449e:	1a9b      	subs	r3, r3, r2
 80144a0:	009b      	lsls	r3, r3, #2
 80144a2:	585b      	ldr	r3, [r3, r1]
 80144a4:	19ba      	adds	r2, r7, r6
 80144a6:	0011      	movs	r1, r2
 80144a8:	0018      	movs	r0, r3
 80144aa:	f7f9 f869 	bl	800d580 <LL_UCPD_Init>
  LL_UCPD_SetRxOrderSet(Ports[PortNum].husbpd,
 80144ae:	193b      	adds	r3, r7, r4
 80144b0:	781a      	ldrb	r2, [r3, #0]
 80144b2:	493d      	ldr	r1, [pc, #244]	@ (80145a8 <CAD_Init+0x20c>)
 80144b4:	0013      	movs	r3, r2
 80144b6:	011b      	lsls	r3, r3, #4
 80144b8:	1a9b      	subs	r3, r3, r2
 80144ba:	009b      	lsls	r3, r3, #2
 80144bc:	585b      	ldr	r3, [r3, r1]
 80144be:	22f8      	movs	r2, #248	@ 0xf8
 80144c0:	0452      	lsls	r2, r2, #17
 80144c2:	0011      	movs	r1, r2
 80144c4:	0018      	movs	r0, r3
 80144c6:	f7ff ff13 	bl	80142f0 <LL_UCPD_SetRxOrderSet>
                        LL_UCPD_ORDERSET_SOP | LL_UCPD_ORDERSET_SOP1 | LL_UCPD_ORDERSET_SOP2 |
                        LL_UCPD_ORDERSET_CABLERST | LL_UCPD_ORDERSET_HARDRST);
  /* Controls whether pull-ups and pull-downs controls related to ANAMODE and ANASUBMODE
     should be applied to CC1 and CC2 analog PHYs */
  /* Should be done when UCPDEN is 1 */
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 80144ca:	193b      	adds	r3, r7, r4
 80144cc:	781a      	ldrb	r2, [r3, #0]
 80144ce:	4936      	ldr	r1, [pc, #216]	@ (80145a8 <CAD_Init+0x20c>)
 80144d0:	0013      	movs	r3, r2
 80144d2:	011b      	lsls	r3, r3, #4
 80144d4:	1a9b      	subs	r3, r3, r2
 80144d6:	009b      	lsls	r3, r3, #2
 80144d8:	585b      	ldr	r3, [r3, r1]
 80144da:	22c0      	movs	r2, #192	@ 0xc0
 80144dc:	0112      	lsls	r2, r2, #4
 80144de:	0011      	movs	r1, r2
 80144e0:	0018      	movs	r0, r3
 80144e2:	f7ff ff19 	bl	8014318 <LL_UCPD_SetccEnable>
  LL_UCPD_WakeUpEnable(Ports[PortNum].husbpd);
#endif /* _LOW_POWER */


  /* Init power */
  BSP_USBPD_PWR_Init(PortNum);
 80144e6:	193b      	adds	r3, r7, r4
 80144e8:	781b      	ldrb	r3, [r3, #0]
 80144ea:	0018      	movs	r0, r3
 80144ec:	f009 f99d 	bl	801d82a <BSP_USBPD_PWR_Init>
#ifdef USBPD_PWR_CAPTIVE_CABLE_ENABLED
  BSP_USBPD_PWR_CaptiveCablePreConfig(PortNum);
#endif /* USBPD_PWR_CAPTIVE_CABLE_ENABLED */

  /* Enable USBPD IP */
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 80144f0:	193b      	adds	r3, r7, r4
 80144f2:	781a      	ldrb	r2, [r3, #0]
 80144f4:	492c      	ldr	r1, [pc, #176]	@ (80145a8 <CAD_Init+0x20c>)
 80144f6:	0013      	movs	r3, r2
 80144f8:	011b      	lsls	r3, r3, #4
 80144fa:	1a9b      	subs	r3, r3, r2
 80144fc:	009b      	lsls	r3, r3, #2
 80144fe:	585b      	ldr	r3, [r3, r1]
 8014500:	0018      	movs	r0, r3
 8014502:	f7ff fee5 	bl	80142d0 <LL_UCPD_Enable>

#if defined(_SRC) || defined(_DRP)
  /* Initialize usbpd interrupt */
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 8014506:	0020      	movs	r0, r4
 8014508:	193b      	adds	r3, r7, r4
 801450a:	781a      	ldrb	r2, [r3, #0]
 801450c:	4926      	ldr	r1, [pc, #152]	@ (80145a8 <CAD_Init+0x20c>)
 801450e:	0013      	movs	r3, r2
 8014510:	011b      	lsls	r3, r3, #4
 8014512:	1a9b      	subs	r3, r3, r2
 8014514:	009b      	lsls	r3, r3, #2
 8014516:	18cb      	adds	r3, r1, r3
 8014518:	3310      	adds	r3, #16
 801451a:	681b      	ldr	r3, [r3, #0]
 801451c:	781b      	ldrb	r3, [r3, #0]
 801451e:	2204      	movs	r2, #4
 8014520:	4013      	ands	r3, r2
 8014522:	b2db      	uxtb	r3, r3
 8014524:	2b00      	cmp	r3, #0
 8014526:	d005      	beq.n	8014534 <CAD_Init+0x198>
  {
    USBPDM1_AssertRp(PortNum);
 8014528:	183b      	adds	r3, r7, r0
 801452a:	781b      	ldrb	r3, [r3, #0]
 801452c:	0018      	movs	r0, r3
 801452e:	f002 fa61 	bl	80169f4 <USBPDM1_AssertRp>
 8014532:	e005      	b.n	8014540 <CAD_Init+0x1a4>
#if defined(_DRP)
  else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
  {
    USBPDM1_AssertRd(PortNum);
 8014534:	230f      	movs	r3, #15
 8014536:	18fb      	adds	r3, r7, r3
 8014538:	781b      	ldrb	r3, [r3, #0]
 801453a:	0018      	movs	r0, r3
 801453c:	f002 fb1c 	bl	8016b78 <USBPDM1_AssertRd>
#endif /* USBPD_PWR_CAPTIVE_CABLE_ENABLED */

  /* Set the state machine according the SW configuration */
#if !defined(USBPDCORE_LIB_NO_PD)
#if defined(_DRP)
  if (Ports[PortNum].settings->CAD_RoleToggle == USBPD_TRUE)
 8014540:	200f      	movs	r0, #15
 8014542:	183b      	adds	r3, r7, r0
 8014544:	781a      	ldrb	r2, [r3, #0]
 8014546:	4918      	ldr	r1, [pc, #96]	@ (80145a8 <CAD_Init+0x20c>)
 8014548:	0013      	movs	r3, r2
 801454a:	011b      	lsls	r3, r3, #4
 801454c:	1a9b      	subs	r3, r3, r2
 801454e:	009b      	lsls	r3, r3, #2
 8014550:	18cb      	adds	r3, r1, r3
 8014552:	330c      	adds	r3, #12
 8014554:	681b      	ldr	r3, [r3, #0]
 8014556:	795b      	ldrb	r3, [r3, #5]
 8014558:	2220      	movs	r2, #32
 801455a:	4013      	ands	r3, r2
 801455c:	b2db      	uxtb	r3, r3
 801455e:	2b00      	cmp	r3, #0
 8014560:	d01b      	beq.n	801459a <CAD_Init+0x1fe>
  {
    _handle->CAD_PtrStateMachine = CAD_StateMachine_DRP;
 8014562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014564:	4a11      	ldr	r2, [pc, #68]	@ (80145ac <CAD_Init+0x210>)
 8014566:	60da      	str	r2, [r3, #12]
    _handle->CAD_Accessory_SRC = Ports[PortNum].settings->CAD_AccesorySupport;
 8014568:	183b      	adds	r3, r7, r0
 801456a:	781a      	ldrb	r2, [r3, #0]
 801456c:	490e      	ldr	r1, [pc, #56]	@ (80145a8 <CAD_Init+0x20c>)
 801456e:	0013      	movs	r3, r2
 8014570:	011b      	lsls	r3, r3, #4
 8014572:	1a9b      	subs	r3, r3, r2
 8014574:	009b      	lsls	r3, r3, #2
 8014576:	18cb      	adds	r3, r1, r3
 8014578:	330c      	adds	r3, #12
 801457a:	681b      	ldr	r3, [r3, #0]
 801457c:	795b      	ldrb	r3, [r3, #5]
 801457e:	06db      	lsls	r3, r3, #27
 8014580:	0fdb      	lsrs	r3, r3, #31
 8014582:	b2da      	uxtb	r2, r3
 8014584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014586:	2101      	movs	r1, #1
 8014588:	400a      	ands	r2, r1
 801458a:	0190      	lsls	r0, r2, #6
 801458c:	785a      	ldrb	r2, [r3, #1]
 801458e:	2140      	movs	r1, #64	@ 0x40
 8014590:	438a      	bics	r2, r1
 8014592:	1c11      	adds	r1, r2, #0
 8014594:	1c02      	adds	r2, r0, #0
 8014596:	430a      	orrs	r2, r1
 8014598:	705a      	strb	r2, [r3, #1]
    _handle->CAD_VPD_SNK = Ports[PortNum].settings->CAD_VPDSupport;
#endif /* USBPDCORE_VPD */
#endif /* _SNK */
  }
#endif  /* USBPDCORE_LIB_NO_PD */
}
 801459a:	46c0      	nop			@ (mov r8, r8)
 801459c:	46bd      	mov	sp, r7
 801459e:	b00b      	add	sp, #44	@ 0x2c
 80145a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80145a2:	46c0      	nop			@ (mov r8, r8)
 80145a4:	20011818 	.word	0x20011818
 80145a8:	2001184c 	.word	0x2001184c
 80145ac:	080146a5 	.word	0x080146a5

080145b0 <CAD_Enter_ErrorRecovery>:
  * @brief  function to force CAD state machine into error recovery state
  * @param  PortNum Index of current used port
  * @retval None
  */
void CAD_Enter_ErrorRecovery(uint8_t PortNum)
{
 80145b0:	b580      	push	{r7, lr}
 80145b2:	b082      	sub	sp, #8
 80145b4:	af00      	add	r7, sp, #0
 80145b6:	0002      	movs	r2, r0
 80145b8:	1dfb      	adds	r3, r7, #7
 80145ba:	701a      	strb	r2, [r3, #0]
  /* remove the ucpd resistor */
  USBPDM1_EnterErrorRecovery(PortNum);
 80145bc:	1dfb      	adds	r3, r7, #7
 80145be:	781b      	ldrb	r3, [r3, #0]
 80145c0:	0018      	movs	r0, r3
 80145c2:	f002 fb89 	bl	8016cd8 <USBPDM1_EnterErrorRecovery>
  /* set the error recovery flag to allow the stack to switch into errorRecovery Flag */
  CAD_HW_Handles[PortNum].CAD_ErrorRecoveryflag = USBPD_TRUE;
 80145c6:	1dfb      	adds	r3, r7, #7
 80145c8:	781a      	ldrb	r2, [r3, #0]
 80145ca:	4b0b      	ldr	r3, [pc, #44]	@ (80145f8 <CAD_Enter_ErrorRecovery+0x48>)
 80145cc:	0112      	lsls	r2, r2, #4
 80145ce:	5cd1      	ldrb	r1, [r2, r3]
 80145d0:	2080      	movs	r0, #128	@ 0x80
 80145d2:	4240      	negs	r0, r0
 80145d4:	4301      	orrs	r1, r0
 80145d6:	54d1      	strb	r1, [r2, r3]
  Ports[PortNum].USBPD_CAD_WakeUp();
 80145d8:	1dfb      	adds	r3, r7, #7
 80145da:	781a      	ldrb	r2, [r3, #0]
 80145dc:	4907      	ldr	r1, [pc, #28]	@ (80145fc <CAD_Enter_ErrorRecovery+0x4c>)
 80145de:	0013      	movs	r3, r2
 80145e0:	011b      	lsls	r3, r3, #4
 80145e2:	1a9b      	subs	r3, r3, r2
 80145e4:	009b      	lsls	r3, r3, #2
 80145e6:	18cb      	adds	r3, r1, r3
 80145e8:	332c      	adds	r3, #44	@ 0x2c
 80145ea:	681b      	ldr	r3, [r3, #0]
 80145ec:	4798      	blx	r3
}
 80145ee:	46c0      	nop			@ (mov r8, r8)
 80145f0:	46bd      	mov	sp, r7
 80145f2:	b002      	add	sp, #8
 80145f4:	bd80      	pop	{r7, pc}
 80145f6:	46c0      	nop			@ (mov r8, r8)
 80145f8:	20011818 	.word	0x20011818
 80145fc:	2001184c 	.word	0x2001184c

08014600 <CAD_SRC_Set_ResistorRp>:
  * @param  PortNum Index of current used port
  * @param  RpValue RP value to set in devices based on @ref CAD_RP_Source_Current_Adv_Typedef
  * @retval 0 success else error
  */
uint32_t CAD_SRC_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 8014600:	b580      	push	{r7, lr}
 8014602:	b082      	sub	sp, #8
 8014604:	af00      	add	r7, sp, #0
 8014606:	0002      	movs	r2, r0
 8014608:	6039      	str	r1, [r7, #0]
 801460a:	1dfb      	adds	r3, r7, #7
 801460c:	701a      	strb	r2, [r3, #0]
  /* update the information about the default resistor value presented in detach mode */
  Ports[PortNum].params->RpResistor = RpValue;
 801460e:	1dfb      	adds	r3, r7, #7
 8014610:	781a      	ldrb	r2, [r3, #0]
 8014612:	4918      	ldr	r1, [pc, #96]	@ (8014674 <CAD_SRC_Set_ResistorRp+0x74>)
 8014614:	0013      	movs	r3, r2
 8014616:	011b      	lsls	r3, r3, #4
 8014618:	1a9b      	subs	r3, r3, r2
 801461a:	009b      	lsls	r3, r3, #2
 801461c:	18cb      	adds	r3, r1, r3
 801461e:	3310      	adds	r3, #16
 8014620:	681b      	ldr	r3, [r3, #0]
 8014622:	683a      	ldr	r2, [r7, #0]
 8014624:	1c11      	adds	r1, r2, #0
 8014626:	2203      	movs	r2, #3
 8014628:	400a      	ands	r2, r1
 801462a:	b2d2      	uxtb	r2, r2
 801462c:	2103      	movs	r1, #3
 801462e:	400a      	ands	r2, r1
 8014630:	0010      	movs	r0, r2
 8014632:	789a      	ldrb	r2, [r3, #2]
 8014634:	2103      	movs	r1, #3
 8014636:	438a      	bics	r2, r1
 8014638:	1c11      	adds	r1, r2, #0
 801463a:	1c02      	adds	r2, r0, #0
 801463c:	430a      	orrs	r2, r1
 801463e:	709a      	strb	r2, [r3, #2]

  /* inform state machine about a resistor update */
  CAD_HW_Handles[PortNum].CAD_ResistorUpdateflag = USBPD_TRUE;
 8014640:	1dfb      	adds	r3, r7, #7
 8014642:	781b      	ldrb	r3, [r3, #0]
 8014644:	4a0c      	ldr	r2, [pc, #48]	@ (8014678 <CAD_SRC_Set_ResistorRp+0x78>)
 8014646:	011b      	lsls	r3, r3, #4
 8014648:	18d3      	adds	r3, r2, r3
 801464a:	785a      	ldrb	r2, [r3, #1]
 801464c:	2101      	movs	r1, #1
 801464e:	430a      	orrs	r2, r1
 8014650:	705a      	strb	r2, [r3, #1]
  Ports[PortNum].USBPD_CAD_WakeUp();
 8014652:	1dfb      	adds	r3, r7, #7
 8014654:	781a      	ldrb	r2, [r3, #0]
 8014656:	4907      	ldr	r1, [pc, #28]	@ (8014674 <CAD_SRC_Set_ResistorRp+0x74>)
 8014658:	0013      	movs	r3, r2
 801465a:	011b      	lsls	r3, r3, #4
 801465c:	1a9b      	subs	r3, r3, r2
 801465e:	009b      	lsls	r3, r3, #2
 8014660:	18cb      	adds	r3, r1, r3
 8014662:	332c      	adds	r3, #44	@ 0x2c
 8014664:	681b      	ldr	r3, [r3, #0]
 8014666:	4798      	blx	r3
  return 0;
 8014668:	2300      	movs	r3, #0
}
 801466a:	0018      	movs	r0, r3
 801466c:	46bd      	mov	sp, r7
 801466e:	b002      	add	sp, #8
 8014670:	bd80      	pop	{r7, pc}
 8014672:	46c0      	nop			@ (mov r8, r8)
 8014674:	2001184c 	.word	0x2001184c
 8014678:	20011818 	.word	0x20011818

0801467c <CAD_Set_ResistorRp>:

/* Keep for legacy */
uint32_t CAD_Set_ResistorRp(uint8_t PortNum, CAD_RP_Source_Current_Adv_Typedef RpValue)
{
 801467c:	b580      	push	{r7, lr}
 801467e:	b082      	sub	sp, #8
 8014680:	af00      	add	r7, sp, #0
 8014682:	0002      	movs	r2, r0
 8014684:	6039      	str	r1, [r7, #0]
 8014686:	1dfb      	adds	r3, r7, #7
 8014688:	701a      	strb	r2, [r3, #0]
  return CAD_SRC_Set_ResistorRp(PortNum, RpValue);
 801468a:	683a      	ldr	r2, [r7, #0]
 801468c:	1dfb      	adds	r3, r7, #7
 801468e:	781b      	ldrb	r3, [r3, #0]
 8014690:	0011      	movs	r1, r2
 8014692:	0018      	movs	r0, r3
 8014694:	f7ff ffb4 	bl	8014600 <CAD_SRC_Set_ResistorRp>
 8014698:	0003      	movs	r3, r0
}
 801469a:	0018      	movs	r0, r3
 801469c:	46bd      	mov	sp, r7
 801469e:	b002      	add	sp, #8
 80146a0:	bd80      	pop	{r7, pc}
	...

080146a4 <CAD_StateMachine_DRP>:
#endif /* _SRC */

#if defined(_DRP)
/* function to handle DRP */
uint32_t CAD_StateMachine_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 80146a4:	b590      	push	{r4, r7, lr}
 80146a6:	b087      	sub	sp, #28
 80146a8:	af00      	add	r7, sp, #0
 80146aa:	60b9      	str	r1, [r7, #8]
 80146ac:	607a      	str	r2, [r7, #4]
 80146ae:	210f      	movs	r1, #15
 80146b0:	187b      	adds	r3, r7, r1
 80146b2:	1c02      	adds	r2, r0, #0
 80146b4:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80146b6:	187b      	adds	r3, r7, r1
 80146b8:	781b      	ldrb	r3, [r3, #0]
 80146ba:	011a      	lsls	r2, r3, #4
 80146bc:	4b6b      	ldr	r3, [pc, #428]	@ (801486c <CAD_StateMachine_DRP+0x1c8>)
 80146be:	18d3      	adds	r3, r2, r3
 80146c0:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 80146c2:	2302      	movs	r3, #2
 80146c4:	617b      	str	r3, [r7, #20]

  /*Check CAD STATE*/
  switch (_handle->cstate)
 80146c6:	693b      	ldr	r3, [r7, #16]
 80146c8:	785b      	ldrb	r3, [r3, #1]
 80146ca:	069b      	lsls	r3, r3, #26
 80146cc:	0edb      	lsrs	r3, r3, #27
 80146ce:	b2db      	uxtb	r3, r3
 80146d0:	2b0b      	cmp	r3, #11
 80146d2:	d900      	bls.n	80146d6 <CAD_StateMachine_DRP+0x32>
 80146d4:	e0c4      	b.n	8014860 <CAD_StateMachine_DRP+0x1bc>
 80146d6:	009a      	lsls	r2, r3, #2
 80146d8:	4b65      	ldr	r3, [pc, #404]	@ (8014870 <CAD_StateMachine_DRP+0x1cc>)
 80146da:	18d3      	adds	r3, r2, r3
 80146dc:	681b      	ldr	r3, [r3, #0]
 80146de:	469f      	mov	pc, r3
#if defined(_VCONN_SUPPORT)
      /* DeInitialize Vconn management */
      (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
      /* DeInitialise VBUS power */
      (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 80146e0:	230f      	movs	r3, #15
 80146e2:	18fb      	adds	r3, r7, r3
 80146e4:	781b      	ldrb	r3, [r3, #0]
 80146e6:	0018      	movs	r0, r3
 80146e8:	f009 f8c1 	bl	801d86e <BSP_USBPD_PWR_VBUSDeInit>
      _timing = 0;
 80146ec:	2300      	movs	r3, #0
 80146ee:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 80146f0:	693b      	ldr	r3, [r7, #16]
 80146f2:	785a      	ldrb	r2, [r3, #1]
 80146f4:	213e      	movs	r1, #62	@ 0x3e
 80146f6:	438a      	bics	r2, r1
 80146f8:	1c11      	adds	r1, r2, #0
 80146fa:	2212      	movs	r2, #18
 80146fc:	430a      	orrs	r2, r1
 80146fe:	705a      	strb	r2, [r3, #1]
      break;
 8014700:	e0af      	b.n	8014862 <CAD_StateMachine_DRP+0x1be>
    }

    case USBPD_CAD_STATE_SWITCH_TO_SRC:
    case USBPD_CAD_STATE_SWITCH_TO_SNK:
    {
      LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8014702:	240f      	movs	r4, #15
 8014704:	193b      	adds	r3, r7, r4
 8014706:	781a      	ldrb	r2, [r3, #0]
 8014708:	495a      	ldr	r1, [pc, #360]	@ (8014874 <CAD_StateMachine_DRP+0x1d0>)
 801470a:	0013      	movs	r3, r2
 801470c:	011b      	lsls	r3, r3, #4
 801470e:	1a9b      	subs	r3, r3, r2
 8014710:	009b      	lsls	r3, r3, #2
 8014712:	585b      	ldr	r3, [r3, r1]
 8014714:	0018      	movs	r0, r3
 8014716:	f7ff fe13 	bl	8014340 <LL_UCPD_RxDisable>
      if (USBPD_CAD_STATE_SWITCH_TO_SRC == _handle->cstate)
 801471a:	693b      	ldr	r3, [r7, #16]
 801471c:	785b      	ldrb	r3, [r3, #1]
 801471e:	223e      	movs	r2, #62	@ 0x3e
 8014720:	4013      	ands	r3, r2
 8014722:	b2db      	uxtb	r3, r3
 8014724:	2b10      	cmp	r3, #16
 8014726:	d12d      	bne.n	8014784 <CAD_StateMachine_DRP+0xe0>
      {
        USBPDM1_AssertRp(PortNum);
 8014728:	193b      	adds	r3, r7, r4
 801472a:	781b      	ldrb	r3, [r3, #0]
 801472c:	0018      	movs	r0, r3
 801472e:	f002 f961 	bl	80169f4 <USBPDM1_AssertRp>
        Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SRC;
 8014732:	0020      	movs	r0, r4
 8014734:	183b      	adds	r3, r7, r0
 8014736:	781a      	ldrb	r2, [r3, #0]
 8014738:	494e      	ldr	r1, [pc, #312]	@ (8014874 <CAD_StateMachine_DRP+0x1d0>)
 801473a:	0013      	movs	r3, r2
 801473c:	011b      	lsls	r3, r3, #4
 801473e:	1a9b      	subs	r3, r3, r2
 8014740:	009b      	lsls	r3, r3, #2
 8014742:	18cb      	adds	r3, r1, r3
 8014744:	3310      	adds	r3, #16
 8014746:	681b      	ldr	r3, [r3, #0]
 8014748:	781a      	ldrb	r2, [r3, #0]
 801474a:	2104      	movs	r1, #4
 801474c:	430a      	orrs	r2, r1
 801474e:	701a      	strb	r2, [r3, #0]
        Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_DFP;
 8014750:	183b      	adds	r3, r7, r0
 8014752:	781a      	ldrb	r2, [r3, #0]
 8014754:	4947      	ldr	r1, [pc, #284]	@ (8014874 <CAD_StateMachine_DRP+0x1d0>)
 8014756:	0013      	movs	r3, r2
 8014758:	011b      	lsls	r3, r3, #4
 801475a:	1a9b      	subs	r3, r3, r2
 801475c:	009b      	lsls	r3, r3, #2
 801475e:	18cb      	adds	r3, r1, r3
 8014760:	3310      	adds	r3, #16
 8014762:	681b      	ldr	r3, [r3, #0]
 8014764:	781a      	ldrb	r2, [r3, #0]
 8014766:	2108      	movs	r1, #8
 8014768:	430a      	orrs	r2, r1
 801476a:	701a      	strb	r2, [r3, #0]
        _timing = Ports[PortNum].settings->CAD_SRCToggleTime;
 801476c:	183b      	adds	r3, r7, r0
 801476e:	781a      	ldrb	r2, [r3, #0]
 8014770:	4940      	ldr	r1, [pc, #256]	@ (8014874 <CAD_StateMachine_DRP+0x1d0>)
 8014772:	0013      	movs	r3, r2
 8014774:	011b      	lsls	r3, r3, #4
 8014776:	1a9b      	subs	r3, r3, r2
 8014778:	009b      	lsls	r3, r3, #2
 801477a:	18cb      	adds	r3, r1, r3
 801477c:	330c      	adds	r3, #12
 801477e:	681b      	ldr	r3, [r3, #0]
 8014780:	79db      	ldrb	r3, [r3, #7]
 8014782:	617b      	str	r3, [r7, #20]
      }
      if (USBPD_CAD_STATE_SWITCH_TO_SNK == _handle->cstate)
 8014784:	693b      	ldr	r3, [r7, #16]
 8014786:	785b      	ldrb	r3, [r3, #1]
 8014788:	223e      	movs	r2, #62	@ 0x3e
 801478a:	4013      	ands	r3, r2
 801478c:	b2db      	uxtb	r3, r3
 801478e:	2b12      	cmp	r3, #18
 8014790:	d12e      	bne.n	80147f0 <CAD_StateMachine_DRP+0x14c>
      {
        USBPDM1_AssertRd(PortNum);
 8014792:	240f      	movs	r4, #15
 8014794:	193b      	adds	r3, r7, r4
 8014796:	781b      	ldrb	r3, [r3, #0]
 8014798:	0018      	movs	r0, r3
 801479a:	f002 f9ed 	bl	8016b78 <USBPDM1_AssertRd>
        Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 801479e:	0020      	movs	r0, r4
 80147a0:	183b      	adds	r3, r7, r0
 80147a2:	781a      	ldrb	r2, [r3, #0]
 80147a4:	4933      	ldr	r1, [pc, #204]	@ (8014874 <CAD_StateMachine_DRP+0x1d0>)
 80147a6:	0013      	movs	r3, r2
 80147a8:	011b      	lsls	r3, r3, #4
 80147aa:	1a9b      	subs	r3, r3, r2
 80147ac:	009b      	lsls	r3, r3, #2
 80147ae:	18cb      	adds	r3, r1, r3
 80147b0:	3310      	adds	r3, #16
 80147b2:	681b      	ldr	r3, [r3, #0]
 80147b4:	781a      	ldrb	r2, [r3, #0]
 80147b6:	2104      	movs	r1, #4
 80147b8:	438a      	bics	r2, r1
 80147ba:	701a      	strb	r2, [r3, #0]
        Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_UFP;
 80147bc:	183b      	adds	r3, r7, r0
 80147be:	781a      	ldrb	r2, [r3, #0]
 80147c0:	492c      	ldr	r1, [pc, #176]	@ (8014874 <CAD_StateMachine_DRP+0x1d0>)
 80147c2:	0013      	movs	r3, r2
 80147c4:	011b      	lsls	r3, r3, #4
 80147c6:	1a9b      	subs	r3, r3, r2
 80147c8:	009b      	lsls	r3, r3, #2
 80147ca:	18cb      	adds	r3, r1, r3
 80147cc:	3310      	adds	r3, #16
 80147ce:	681b      	ldr	r3, [r3, #0]
 80147d0:	781a      	ldrb	r2, [r3, #0]
 80147d2:	2108      	movs	r1, #8
 80147d4:	438a      	bics	r2, r1
 80147d6:	701a      	strb	r2, [r3, #0]
        _timing = Ports[PortNum].settings->CAD_SNKToggleTime;
 80147d8:	183b      	adds	r3, r7, r0
 80147da:	781a      	ldrb	r2, [r3, #0]
 80147dc:	4925      	ldr	r1, [pc, #148]	@ (8014874 <CAD_StateMachine_DRP+0x1d0>)
 80147de:	0013      	movs	r3, r2
 80147e0:	011b      	lsls	r3, r3, #4
 80147e2:	1a9b      	subs	r3, r3, r2
 80147e4:	009b      	lsls	r3, r3, #2
 80147e6:	18cb      	adds	r3, r1, r3
 80147e8:	330c      	adds	r3, #12
 80147ea:	681b      	ldr	r3, [r3, #0]
 80147ec:	799b      	ldrb	r3, [r3, #6]
 80147ee:	617b      	str	r3, [r7, #20]
      }
      _handle->CAD_tToggle_start = HAL_GetTick();
 80147f0:	f7f3 feda 	bl	80085a8 <HAL_GetTick>
 80147f4:	0002      	movs	r2, r0
 80147f6:	693b      	ldr	r3, [r7, #16]
 80147f8:	605a      	str	r2, [r3, #4]
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 80147fa:	693b      	ldr	r3, [r7, #16]
 80147fc:	785a      	ldrb	r2, [r3, #1]
 80147fe:	213e      	movs	r1, #62	@ 0x3e
 8014800:	438a      	bics	r2, r1
 8014802:	1c11      	adds	r1, r2, #0
 8014804:	2202      	movs	r2, #2
 8014806:	430a      	orrs	r2, r1
 8014808:	705a      	strb	r2, [r3, #1]
    }
    break;
 801480a:	e02a      	b.n	8014862 <CAD_StateMachine_DRP+0x1be>

    case USBPD_CAD_STATE_DETACHED:
      _timing = ManageStateDetached_DRP(PortNum);
 801480c:	230f      	movs	r3, #15
 801480e:	18fb      	adds	r3, r7, r3
 8014810:	781b      	ldrb	r3, [r3, #0]
 8014812:	0018      	movs	r0, r3
 8014814:	f000 fb06 	bl	8014e24 <ManageStateDetached_DRP>
 8014818:	0003      	movs	r3, r0
 801481a:	617b      	str	r3, [r7, #20]
      break;
 801481c:	e021      	b.n	8014862 <CAD_StateMachine_DRP+0x1be>

    /*CAD STATE ATTACHED WAIT*/
    case USBPD_CAD_STATE_ATTACHED_WAIT:
      _timing = ManageStateAttachedWait_DRP(PortNum, pEvent, pCCXX);
 801481e:	687a      	ldr	r2, [r7, #4]
 8014820:	68b9      	ldr	r1, [r7, #8]
 8014822:	230f      	movs	r3, #15
 8014824:	18fb      	adds	r3, r7, r3
 8014826:	781b      	ldrb	r3, [r3, #0]
 8014828:	0018      	movs	r0, r3
 801482a:	f000 fd93 	bl	8015354 <ManageStateAttachedWait_DRP>
 801482e:	0003      	movs	r3, r0
 8014830:	617b      	str	r3, [r7, #20]
      break;
 8014832:	e016      	b.n	8014862 <CAD_StateMachine_DRP+0x1be>
    }
#endif /* _ACCESSORY_SRC */

    /* CAD ELECTRONIC CABLE ATTACHED */
    case USBPD_CAD_STATE_EMC :
      _timing = ManageStateEMC(PortNum, pEvent, pCCXX);
 8014834:	687a      	ldr	r2, [r7, #4]
 8014836:	68b9      	ldr	r1, [r7, #8]
 8014838:	230f      	movs	r3, #15
 801483a:	18fb      	adds	r3, r7, r3
 801483c:	781b      	ldrb	r3, [r3, #0]
 801483e:	0018      	movs	r0, r3
 8014840:	f000 fcbc 	bl	80151bc <ManageStateEMC>
 8014844:	0003      	movs	r3, r0
 8014846:	617b      	str	r3, [r7, #20]
      break;
 8014848:	e00b      	b.n	8014862 <CAD_StateMachine_DRP+0x1be>

    /*CAD electronic cable with Sink ATTACHED*/
    case USBPD_CAD_STATE_ATTEMC:
    case USBPD_CAD_STATE_ATTACHED:
      _timing = ManageStateAttached_DRP(PortNum, pEvent, pCCXX);
 801484a:	687a      	ldr	r2, [r7, #4]
 801484c:	68b9      	ldr	r1, [r7, #8]
 801484e:	230f      	movs	r3, #15
 8014850:	18fb      	adds	r3, r7, r3
 8014852:	781b      	ldrb	r3, [r3, #0]
 8014854:	0018      	movs	r0, r3
 8014856:	f000 fd2f 	bl	80152b8 <ManageStateAttached_DRP>
 801485a:	0003      	movs	r3, r0
 801485c:	617b      	str	r3, [r7, #20]
      break;
 801485e:	e000      	b.n	8014862 <CAD_StateMachine_DRP+0x1be>

    default :
      break;
 8014860:	46c0      	nop			@ (mov r8, r8)
  }

  return _timing;
 8014862:	697b      	ldr	r3, [r7, #20]
}
 8014864:	0018      	movs	r0, r3
 8014866:	46bd      	mov	sp, r7
 8014868:	b007      	add	sp, #28
 801486a:	bd90      	pop	{r4, r7, pc}
 801486c:	20011818 	.word	0x20011818
 8014870:	0801eff0 	.word	0x0801eff0
 8014874:	2001184c 	.word	0x2001184c

08014878 <CAD_StateMachine>:
#endif /* _DRP */

#if !defined(USBPDCORE_LIB_NO_PD)
uint32_t CAD_StateMachine(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8014878:	b590      	push	{r4, r7, lr}
 801487a:	b087      	sub	sp, #28
 801487c:	af00      	add	r7, sp, #0
 801487e:	60b9      	str	r1, [r7, #8]
 8014880:	607a      	str	r2, [r7, #4]
 8014882:	210f      	movs	r1, #15
 8014884:	187b      	adds	r3, r7, r1
 8014886:	1c02      	adds	r2, r0, #0
 8014888:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 801488a:	187b      	adds	r3, r7, r1
 801488c:	781b      	ldrb	r3, [r3, #0]
 801488e:	011a      	lsls	r2, r3, #4
 8014890:	4b72      	ldr	r3, [pc, #456]	@ (8014a5c <CAD_StateMachine+0x1e4>)
 8014892:	18d3      	adds	r3, r2, r3
 8014894:	613b      	str	r3, [r7, #16]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8014896:	2302      	movs	r3, #2
 8014898:	617b      	str	r3, [r7, #20]

  /* set by default event to none */
  *pEvent = USBPD_CAD_EVENT_NONE;
 801489a:	68bb      	ldr	r3, [r7, #8]
 801489c:	2200      	movs	r2, #0
 801489e:	701a      	strb	r2, [r3, #0]

  if (USBPD_TRUE == Ports[PortNum].params->PE_SwapOngoing)
 80148a0:	187b      	adds	r3, r7, r1
 80148a2:	781a      	ldrb	r2, [r3, #0]
 80148a4:	496e      	ldr	r1, [pc, #440]	@ (8014a60 <CAD_StateMachine+0x1e8>)
 80148a6:	0013      	movs	r3, r2
 80148a8:	011b      	lsls	r3, r3, #4
 80148aa:	1a9b      	subs	r3, r3, r2
 80148ac:	009b      	lsls	r3, r3, #2
 80148ae:	18cb      	adds	r3, r1, r3
 80148b0:	3310      	adds	r3, #16
 80148b2:	681b      	ldr	r3, [r3, #0]
 80148b4:	781b      	ldrb	r3, [r3, #0]
 80148b6:	2210      	movs	r2, #16
 80148b8:	4013      	ands	r3, r2
 80148ba:	b2db      	uxtb	r3, r3
 80148bc:	2b00      	cmp	r3, #0
 80148be:	d001      	beq.n	80148c4 <CAD_StateMachine+0x4c>
  {
    return _timing;
 80148c0:	697b      	ldr	r3, [r7, #20]
 80148c2:	e0c6      	b.n	8014a52 <CAD_StateMachine+0x1da>
  }

  if (_handle->CAD_ErrorRecoveryflag == USBPD_TRUE)
 80148c4:	693b      	ldr	r3, [r7, #16]
 80148c6:	781b      	ldrb	r3, [r3, #0]
 80148c8:	227f      	movs	r2, #127	@ 0x7f
 80148ca:	4393      	bics	r3, r2
 80148cc:	b2db      	uxtb	r3, r3
 80148ce:	2b00      	cmp	r3, #0
 80148d0:	d00c      	beq.n	80148ec <CAD_StateMachine+0x74>
  {
    /* Force the state error recovery */
    _handle->CAD_ErrorRecoveryflag = USBPD_FALSE;
 80148d2:	693b      	ldr	r3, [r7, #16]
 80148d4:	781a      	ldrb	r2, [r3, #0]
 80148d6:	217f      	movs	r1, #127	@ 0x7f
 80148d8:	400a      	ands	r2, r1
 80148da:	701a      	strb	r2, [r3, #0]
    _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY;
 80148dc:	693b      	ldr	r3, [r7, #16]
 80148de:	785a      	ldrb	r2, [r3, #1]
 80148e0:	213e      	movs	r1, #62	@ 0x3e
 80148e2:	438a      	bics	r2, r1
 80148e4:	1c11      	adds	r1, r2, #0
 80148e6:	2218      	movs	r2, #24
 80148e8:	430a      	orrs	r2, r1
 80148ea:	705a      	strb	r2, [r3, #1]
#if defined(_TRACE)
    USBPD_TRACE_Add(USBPD_TRACE_CAD_LOW, PortNum, (uint8_t)_handle->cstate, NULL, 0);
#endif /* _TRACE */
  }

  switch (_handle->cstate)
 80148ec:	693b      	ldr	r3, [r7, #16]
 80148ee:	785b      	ldrb	r3, [r3, #1]
 80148f0:	069b      	lsls	r3, r3, #26
 80148f2:	0edb      	lsrs	r3, r3, #27
 80148f4:	b2db      	uxtb	r3, r3
 80148f6:	2b0d      	cmp	r3, #13
 80148f8:	d06a      	beq.n	80149d0 <CAD_StateMachine+0x158>
 80148fa:	dd00      	ble.n	80148fe <CAD_StateMachine+0x86>
 80148fc:	e09b      	b.n	8014a36 <CAD_StateMachine+0x1be>
 80148fe:	2b00      	cmp	r3, #0
 8014900:	d002      	beq.n	8014908 <CAD_StateMachine+0x90>
 8014902:	2b0c      	cmp	r3, #12
 8014904:	d038      	beq.n	8014978 <CAD_StateMachine+0x100>
 8014906:	e096      	b.n	8014a36 <CAD_StateMachine+0x1be>
  {
    case USBPD_CAD_STATE_RESET:
    {
#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
      LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
 8014908:	240f      	movs	r4, #15
 801490a:	193b      	adds	r3, r7, r4
 801490c:	781a      	ldrb	r2, [r3, #0]
 801490e:	4954      	ldr	r1, [pc, #336]	@ (8014a60 <CAD_StateMachine+0x1e8>)
 8014910:	0013      	movs	r3, r2
 8014912:	011b      	lsls	r3, r3, #4
 8014914:	1a9b      	subs	r3, r3, r2
 8014916:	009b      	lsls	r3, r3, #2
 8014918:	585b      	ldr	r3, [r3, r1]
 801491a:	0018      	movs	r0, r3
 801491c:	f7ff fd1f 	bl	801435e <LL_UCPD_EnableIT_TypeCEventCC2>
      LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
 8014920:	193b      	adds	r3, r7, r4
 8014922:	781a      	ldrb	r2, [r3, #0]
 8014924:	494e      	ldr	r1, [pc, #312]	@ (8014a60 <CAD_StateMachine+0x1e8>)
 8014926:	0013      	movs	r3, r2
 8014928:	011b      	lsls	r3, r3, #4
 801492a:	1a9b      	subs	r3, r3, r2
 801492c:	009b      	lsls	r3, r3, #2
 801492e:	585b      	ldr	r3, [r3, r1]
 8014930:	0018      	movs	r0, r3
 8014932:	f7ff fd23 	bl	801437c <LL_UCPD_EnableIT_TypeCEventCC1>
        LL_UCPD_EnableIT_TypeCEventCC2(Ports[PortNum].husbpd);
        LL_UCPD_EnableIT_TypeCEventCC1(Ports[PortNum].husbpd);
      }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

      if (0 == PortNum)
 8014936:	193b      	adds	r3, r7, r4
 8014938:	781b      	ldrb	r3, [r3, #0]
 801493a:	2b00      	cmp	r3, #0
 801493c:	d107      	bne.n	801494e <CAD_StateMachine+0xd6>
      {
        UCPD_INSTANCE0_ENABLEIRQ;
 801493e:	2102      	movs	r1, #2
 8014940:	2008      	movs	r0, #8
 8014942:	f7ff fc57 	bl	80141f4 <__NVIC_SetPriority>
 8014946:	2008      	movs	r0, #8
 8014948:	f7ff fc3a 	bl	80141c0 <__NVIC_EnableIRQ>
 801494c:	e006      	b.n	801495c <CAD_StateMachine+0xe4>
      }
#if USBPD_PORT_COUNT > 1
      else
      {
        UCPD_INSTANCE1_ENABLEIRQ;
 801494e:	2102      	movs	r1, #2
 8014950:	2008      	movs	r0, #8
 8014952:	f7ff fc4f 	bl	80141f4 <__NVIC_SetPriority>
 8014956:	2008      	movs	r0, #8
 8014958:	f7ff fc32 	bl	80141c0 <__NVIC_EnableIRQ>
      }
#endif /* USBPD_PORT_COUNT > 1 */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
      _handle->CAD_tToggle_start = HAL_GetTick();
 801495c:	f7f3 fe24 	bl	80085a8 <HAL_GetTick>
 8014960:	0002      	movs	r2, r0
 8014962:	693b      	ldr	r3, [r7, #16]
 8014964:	605a      	str	r2, [r3, #4]
#endif /* _DRP || _ACCESSORY_SNK */
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8014966:	693b      	ldr	r3, [r7, #16]
 8014968:	785a      	ldrb	r2, [r3, #1]
 801496a:	213e      	movs	r1, #62	@ 0x3e
 801496c:	438a      	bics	r2, r1
 801496e:	1c11      	adds	r1, r2, #0
 8014970:	2202      	movs	r2, #2
 8014972:	430a      	orrs	r2, r1
 8014974:	705a      	strb	r2, [r3, #1]
      break;
 8014976:	e06b      	b.n	8014a50 <CAD_StateMachine+0x1d8>

    case USBPD_CAD_STATE_ERRORRECOVERY :
    {
      /* Remove the resistor */
      /* Enter recovery = Switch to SRC with no resistor */
      USBPDM1_EnterErrorRecovery(PortNum);
 8014978:	240f      	movs	r4, #15
 801497a:	193b      	adds	r3, r7, r4
 801497c:	781b      	ldrb	r3, [r3, #0]
 801497e:	0018      	movs	r0, r3
 8014980:	f002 f9aa 	bl	8016cd8 <USBPDM1_EnterErrorRecovery>

      /* forward detach event to DPM */
      Ports[PortNum].CCx = CCNONE;
 8014984:	193b      	adds	r3, r7, r4
 8014986:	781a      	ldrb	r2, [r3, #0]
 8014988:	4935      	ldr	r1, [pc, #212]	@ (8014a60 <CAD_StateMachine+0x1e8>)
 801498a:	0013      	movs	r3, r2
 801498c:	011b      	lsls	r3, r3, #4
 801498e:	1a9b      	subs	r3, r3, r2
 8014990:	009b      	lsls	r3, r3, #2
 8014992:	18cb      	adds	r3, r1, r3
 8014994:	3334      	adds	r3, #52	@ 0x34
 8014996:	2200      	movs	r2, #0
 8014998:	601a      	str	r2, [r3, #0]
      *pCCXX = CCNONE;
 801499a:	687b      	ldr	r3, [r7, #4]
 801499c:	2200      	movs	r2, #0
 801499e:	601a      	str	r2, [r3, #0]
      _handle->cc = CCNONE;
 80149a0:	693b      	ldr	r3, [r7, #16]
 80149a2:	781a      	ldrb	r2, [r3, #0]
 80149a4:	2103      	movs	r1, #3
 80149a6:	438a      	bics	r2, r1
 80149a8:	701a      	strb	r2, [r3, #0]
      *pEvent = USBPD_CAD_EVENT_DETACHED;
 80149aa:	68bb      	ldr	r3, [r7, #8]
 80149ac:	2201      	movs	r2, #1
 80149ae:	701a      	strb	r2, [r3, #0]

      /* start tErrorRecovery timeout */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 80149b0:	f7f3 fdfa 	bl	80085a8 <HAL_GetTick>
 80149b4:	0002      	movs	r2, r0
 80149b6:	693b      	ldr	r3, [r7, #16]
 80149b8:	609a      	str	r2, [r3, #8]
      _timing = CAD_TERROR_RECOVERY_TIME;
 80149ba:	231a      	movs	r3, #26
 80149bc:	617b      	str	r3, [r7, #20]
      _handle->cstate = USBPD_CAD_STATE_ERRORRECOVERY_EXIT;
 80149be:	693b      	ldr	r3, [r7, #16]
 80149c0:	785a      	ldrb	r2, [r3, #1]
 80149c2:	213e      	movs	r1, #62	@ 0x3e
 80149c4:	438a      	bics	r2, r1
 80149c6:	1c11      	adds	r1, r2, #0
 80149c8:	221a      	movs	r2, #26
 80149ca:	430a      	orrs	r2, r1
 80149cc:	705a      	strb	r2, [r3, #1]
      break;
 80149ce:	e03f      	b.n	8014a50 <CAD_StateMachine+0x1d8>
    }

    case USBPD_CAD_STATE_ERRORRECOVERY_EXIT :
    {
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start) >  CAD_TERROR_RECOVERY_TIME)
 80149d0:	f7f3 fdea 	bl	80085a8 <HAL_GetTick>
 80149d4:	0002      	movs	r2, r0
 80149d6:	693b      	ldr	r3, [r7, #16]
 80149d8:	689b      	ldr	r3, [r3, #8]
 80149da:	1ad3      	subs	r3, r2, r3
 80149dc:	2b1a      	cmp	r3, #26
 80149de:	d936      	bls.n	8014a4e <CAD_StateMachine+0x1d6>
        port source  to src
        port snk     to snk
        port drp     to src   */

#if defined(_SRC) || defined(_DRP)
        if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 80149e0:	200f      	movs	r0, #15
 80149e2:	183b      	adds	r3, r7, r0
 80149e4:	781a      	ldrb	r2, [r3, #0]
 80149e6:	491e      	ldr	r1, [pc, #120]	@ (8014a60 <CAD_StateMachine+0x1e8>)
 80149e8:	0013      	movs	r3, r2
 80149ea:	011b      	lsls	r3, r3, #4
 80149ec:	1a9b      	subs	r3, r3, r2
 80149ee:	009b      	lsls	r3, r3, #2
 80149f0:	18cb      	adds	r3, r1, r3
 80149f2:	3310      	adds	r3, #16
 80149f4:	681b      	ldr	r3, [r3, #0]
 80149f6:	781b      	ldrb	r3, [r3, #0]
 80149f8:	2204      	movs	r2, #4
 80149fa:	4013      	ands	r3, r2
 80149fc:	b2db      	uxtb	r3, r3
 80149fe:	2b00      	cmp	r3, #0
 8014a00:	d005      	beq.n	8014a0e <CAD_StateMachine+0x196>
        {
          USBPDM1_AssertRp(PortNum);
 8014a02:	183b      	adds	r3, r7, r0
 8014a04:	781b      	ldrb	r3, [r3, #0]
 8014a06:	0018      	movs	r0, r3
 8014a08:	f001 fff4 	bl	80169f4 <USBPDM1_AssertRp>
 8014a0c:	e005      	b.n	8014a1a <CAD_StateMachine+0x1a2>
#if defined(_DRP)
        else
#endif /* _DRP */
#if defined(_SNK) || defined(_DRP)
        {
          USBPDM1_AssertRd(PortNum);
 8014a0e:	230f      	movs	r3, #15
 8014a10:	18fb      	adds	r3, r7, r3
 8014a12:	781b      	ldrb	r3, [r3, #0]
 8014a14:	0018      	movs	r0, r3
 8014a16:	f002 f8af 	bl	8016b78 <USBPDM1_AssertRd>
        }
#endif /* _SNK || _DRP */
        /* switch to state detach */
#if defined(_DRP) || defined(_ACCESSORY_SNK)
        _handle->CAD_tToggle_start = HAL_GetTick();
 8014a1a:	f7f3 fdc5 	bl	80085a8 <HAL_GetTick>
 8014a1e:	0002      	movs	r2, r0
 8014a20:	693b      	ldr	r3, [r7, #16]
 8014a22:	605a      	str	r2, [r3, #4]
#endif /* _DRP || _ACCESSORY_SNK */
        _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8014a24:	693b      	ldr	r3, [r7, #16]
 8014a26:	785a      	ldrb	r2, [r3, #1]
 8014a28:	213e      	movs	r1, #62	@ 0x3e
 8014a2a:	438a      	bics	r2, r1
 8014a2c:	1c11      	adds	r1, r2, #0
 8014a2e:	2202      	movs	r2, #2
 8014a30:	430a      	orrs	r2, r1
 8014a32:	705a      	strb	r2, [r3, #1]
      }
      break;
 8014a34:	e00b      	b.n	8014a4e <CAD_StateMachine+0x1d6>
    }

    default:
    {
      /* call the state machine corresponding to the port SNK or SRC or DRP */
      _timing = _handle->CAD_PtrStateMachine(PortNum, pEvent, pCCXX);
 8014a36:	693b      	ldr	r3, [r7, #16]
 8014a38:	68db      	ldr	r3, [r3, #12]
 8014a3a:	687c      	ldr	r4, [r7, #4]
 8014a3c:	68b9      	ldr	r1, [r7, #8]
 8014a3e:	220f      	movs	r2, #15
 8014a40:	18ba      	adds	r2, r7, r2
 8014a42:	7810      	ldrb	r0, [r2, #0]
 8014a44:	0022      	movs	r2, r4
 8014a46:	4798      	blx	r3
 8014a48:	0003      	movs	r3, r0
 8014a4a:	617b      	str	r3, [r7, #20]
      break;
 8014a4c:	e000      	b.n	8014a50 <CAD_StateMachine+0x1d8>
      break;
 8014a4e:	46c0      	nop			@ (mov r8, r8)
    }
#endif /* CAD_DEBUG_TRACE */
  }
#endif /* _TRACE */

  return _timing;
 8014a50:	697b      	ldr	r3, [r7, #20]
}
 8014a52:	0018      	movs	r0, r3
 8014a54:	46bd      	mov	sp, r7
 8014a56:	b007      	add	sp, #28
 8014a58:	bd90      	pop	{r4, r7, pc}
 8014a5a:	46c0      	nop			@ (mov r8, r8)
 8014a5c:	20011818 	.word	0x20011818
 8014a60:	2001184c 	.word	0x2001184c

08014a64 <CAD_Check_HW_SNK>:
  * @param  PortNum                     port
  * @retval none
  */
#if defined(_DRP) || defined(_SNK)
void CAD_Check_HW_SNK(uint8_t PortNum)
{
 8014a64:	b580      	push	{r7, lr}
 8014a66:	b086      	sub	sp, #24
 8014a68:	af00      	add	r7, sp, #0
 8014a6a:	0002      	movs	r2, r0
 8014a6c:	1dfb      	adds	r3, r7, #7
 8014a6e:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8014a70:	1dfb      	adds	r3, r7, #7
 8014a72:	781b      	ldrb	r3, [r3, #0]
 8014a74:	011a      	lsls	r2, r3, #4
 8014a76:	4b45      	ldr	r3, [pc, #276]	@ (8014b8c <CAD_Check_HW_SNK+0x128>)
 8014a78:	18d3      	adds	r3, r2, r3
 8014a7a:	617b      	str	r3, [r7, #20]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;

  /* Disable the C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#else
  CC1_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1;
 8014a7c:	1dfb      	adds	r3, r7, #7
 8014a7e:	781a      	ldrb	r2, [r3, #0]
 8014a80:	4943      	ldr	r1, [pc, #268]	@ (8014b90 <CAD_Check_HW_SNK+0x12c>)
 8014a82:	0013      	movs	r3, r2
 8014a84:	011b      	lsls	r3, r3, #4
 8014a86:	1a9b      	subs	r3, r3, r2
 8014a88:	009b      	lsls	r3, r3, #2
 8014a8a:	585b      	ldr	r3, [r3, r1]
 8014a8c:	695a      	ldr	r2, [r3, #20]
 8014a8e:	23c0      	movs	r3, #192	@ 0xc0
 8014a90:	029b      	lsls	r3, r3, #10
 8014a92:	4013      	ands	r3, r2
 8014a94:	613b      	str	r3, [r7, #16]
  CC2_value = Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2;
 8014a96:	1dfb      	adds	r3, r7, #7
 8014a98:	781a      	ldrb	r2, [r3, #0]
 8014a9a:	493d      	ldr	r1, [pc, #244]	@ (8014b90 <CAD_Check_HW_SNK+0x12c>)
 8014a9c:	0013      	movs	r3, r2
 8014a9e:	011b      	lsls	r3, r3, #4
 8014aa0:	1a9b      	subs	r3, r3, r2
 8014aa2:	009b      	lsls	r3, r3, #2
 8014aa4:	585b      	ldr	r3, [r3, r1]
 8014aa6:	695a      	ldr	r2, [r3, #20]
 8014aa8:	23c0      	movs	r3, #192	@ 0xc0
 8014aaa:	031b      	lsls	r3, r3, #12
 8014aac:	4013      	ands	r3, r2
 8014aae:	60fb      	str	r3, [r7, #12]
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  _handle->cc  = CCNONE;
 8014ab0:	697b      	ldr	r3, [r7, #20]
 8014ab2:	781a      	ldrb	r2, [r3, #0]
 8014ab4:	2103      	movs	r1, #3
 8014ab6:	438a      	bics	r2, r1
 8014ab8:	701a      	strb	r2, [r3, #0]
  _handle->CurrentHWcondition     = HW_Detachment;
 8014aba:	697b      	ldr	r3, [r7, #20]
 8014abc:	781a      	ldrb	r2, [r3, #0]
 8014abe:	211c      	movs	r1, #28
 8014ac0:	438a      	bics	r2, r1
 8014ac2:	701a      	strb	r2, [r3, #0]

  if ((CC1_value != LL_UCPD_SNK_CC1_VOPEN) && (CC2_value == LL_UCPD_SNK_CC2_VOPEN))
 8014ac4:	693b      	ldr	r3, [r7, #16]
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	d02c      	beq.n	8014b24 <CAD_Check_HW_SNK+0xc0>
 8014aca:	68fb      	ldr	r3, [r7, #12]
 8014acc:	2b00      	cmp	r3, #0
 8014ace:	d129      	bne.n	8014b24 <CAD_Check_HW_SNK+0xc0>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 8014ad0:	697b      	ldr	r3, [r7, #20]
 8014ad2:	781a      	ldrb	r2, [r3, #0]
 8014ad4:	211c      	movs	r1, #28
 8014ad6:	438a      	bics	r2, r1
 8014ad8:	1c11      	adds	r1, r2, #0
 8014ada:	2204      	movs	r2, #4
 8014adc:	430a      	orrs	r2, r1
 8014ade:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC1;
 8014ae0:	697b      	ldr	r3, [r7, #20]
 8014ae2:	781a      	ldrb	r2, [r3, #0]
 8014ae4:	2103      	movs	r1, #3
 8014ae6:	438a      	bics	r2, r1
 8014ae8:	1c11      	adds	r1, r2, #0
 8014aea:	2201      	movs	r2, #1
 8014aec:	430a      	orrs	r2, r1
 8014aee:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC1_value >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 8014af0:	693b      	ldr	r3, [r7, #16]
 8014af2:	0c18      	lsrs	r0, r3, #16
 8014af4:	1dfb      	adds	r3, r7, #7
 8014af6:	781a      	ldrb	r2, [r3, #0]
 8014af8:	4925      	ldr	r1, [pc, #148]	@ (8014b90 <CAD_Check_HW_SNK+0x12c>)
 8014afa:	0013      	movs	r3, r2
 8014afc:	011b      	lsls	r3, r3, #4
 8014afe:	1a9b      	subs	r3, r3, r2
 8014b00:	009b      	lsls	r3, r3, #2
 8014b02:	18cb      	adds	r3, r1, r3
 8014b04:	3310      	adds	r3, #16
 8014b06:	681b      	ldr	r3, [r3, #0]
 8014b08:	1c01      	adds	r1, r0, #0
 8014b0a:	2203      	movs	r2, #3
 8014b0c:	400a      	ands	r2, r1
 8014b0e:	b2d2      	uxtb	r2, r2
 8014b10:	2103      	movs	r1, #3
 8014b12:	400a      	ands	r2, r1
 8014b14:	0090      	lsls	r0, r2, #2
 8014b16:	789a      	ldrb	r2, [r3, #2]
 8014b18:	210c      	movs	r1, #12
 8014b1a:	438a      	bics	r2, r1
 8014b1c:	1c11      	adds	r1, r2, #0
 8014b1e:	1c02      	adds	r2, r0, #0
 8014b20:	430a      	orrs	r2, r1
 8014b22:	709a      	strb	r2, [r3, #2]
  }

  if ((CC1_value == LL_UCPD_SNK_CC1_VOPEN) && (CC2_value != LL_UCPD_SNK_CC2_VOPEN))
 8014b24:	693b      	ldr	r3, [r7, #16]
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	d12c      	bne.n	8014b84 <CAD_Check_HW_SNK+0x120>
 8014b2a:	68fb      	ldr	r3, [r7, #12]
 8014b2c:	2b00      	cmp	r3, #0
 8014b2e:	d029      	beq.n	8014b84 <CAD_Check_HW_SNK+0x120>
  {
    _handle->CurrentHWcondition = HW_Attachment;
 8014b30:	697b      	ldr	r3, [r7, #20]
 8014b32:	781a      	ldrb	r2, [r3, #0]
 8014b34:	211c      	movs	r1, #28
 8014b36:	438a      	bics	r2, r1
 8014b38:	1c11      	adds	r1, r2, #0
 8014b3a:	2204      	movs	r2, #4
 8014b3c:	430a      	orrs	r2, r1
 8014b3e:	701a      	strb	r2, [r3, #0]
    _handle->cc = CC2;
 8014b40:	697b      	ldr	r3, [r7, #20]
 8014b42:	781a      	ldrb	r2, [r3, #0]
 8014b44:	2103      	movs	r1, #3
 8014b46:	438a      	bics	r2, r1
 8014b48:	1c11      	adds	r1, r2, #0
 8014b4a:	2202      	movs	r2, #2
 8014b4c:	430a      	orrs	r2, r1
 8014b4e:	701a      	strb	r2, [r3, #0]
    Ports[PortNum].params->SNKExposedRP_AtAttach = CC2_value >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;;
 8014b50:	68fb      	ldr	r3, [r7, #12]
 8014b52:	0c98      	lsrs	r0, r3, #18
 8014b54:	1dfb      	adds	r3, r7, #7
 8014b56:	781a      	ldrb	r2, [r3, #0]
 8014b58:	490d      	ldr	r1, [pc, #52]	@ (8014b90 <CAD_Check_HW_SNK+0x12c>)
 8014b5a:	0013      	movs	r3, r2
 8014b5c:	011b      	lsls	r3, r3, #4
 8014b5e:	1a9b      	subs	r3, r3, r2
 8014b60:	009b      	lsls	r3, r3, #2
 8014b62:	18cb      	adds	r3, r1, r3
 8014b64:	3310      	adds	r3, #16
 8014b66:	681b      	ldr	r3, [r3, #0]
 8014b68:	1c01      	adds	r1, r0, #0
 8014b6a:	2203      	movs	r2, #3
 8014b6c:	400a      	ands	r2, r1
 8014b6e:	b2d2      	uxtb	r2, r2
 8014b70:	2103      	movs	r1, #3
 8014b72:	400a      	ands	r2, r1
 8014b74:	0090      	lsls	r0, r2, #2
 8014b76:	789a      	ldrb	r2, [r3, #2]
 8014b78:	210c      	movs	r1, #12
 8014b7a:	438a      	bics	r2, r1
 8014b7c:	1c11      	adds	r1, r2, #0
 8014b7e:	1c02      	adds	r2, r0, #0
 8014b80:	430a      	orrs	r2, r1
 8014b82:	709a      	strb	r2, [r3, #2]
  }
}
 8014b84:	46c0      	nop			@ (mov r8, r8)
 8014b86:	46bd      	mov	sp, r7
 8014b88:	b006      	add	sp, #24
 8014b8a:	bd80      	pop	{r7, pc}
 8014b8c:	20011818 	.word	0x20011818
 8014b90:	2001184c 	.word	0x2001184c

08014b94 <CAD_Check_HW_SRC>:
#endif /* _DRP || _SNK */

#if defined(_DRP) || defined(_SRC)
void CAD_Check_HW_SRC(uint8_t PortNum)
{
 8014b94:	b5b0      	push	{r4, r5, r7, lr}
 8014b96:	b094      	sub	sp, #80	@ 0x50
 8014b98:	af00      	add	r7, sp, #0
 8014b9a:	0002      	movs	r2, r0
 8014b9c:	1dfb      	adds	r3, r7, #7
 8014b9e:	701a      	strb	r2, [r3, #0]
#if !defined(_RTOS)
  uint32_t CC1_value_temp;
  uint32_t CC2_value_temp;
#endif /* !_RTOS */
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8014ba0:	1dfb      	adds	r3, r7, #7
 8014ba2:	781b      	ldrb	r3, [r3, #0]
 8014ba4:	011a      	lsls	r2, r3, #4
 8014ba6:	4b45      	ldr	r3, [pc, #276]	@ (8014cbc <CAD_Check_HW_SRC+0x128>)
 8014ba8:	18d3      	adds	r3, r2, r3
 8014baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  -----------------------------------------------------------------------------
  | 1: Sink   |                   |             |xx vRa|vRdUSB| vRd1.5 |vRd3.0|
  -----------------------------------------------------------------------------
  */

  CC1_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 8014bac:	1dfb      	adds	r3, r7, #7
 8014bae:	781a      	ldrb	r2, [r3, #0]
 8014bb0:	4943      	ldr	r1, [pc, #268]	@ (8014cc0 <CAD_Check_HW_SRC+0x12c>)
 8014bb2:	0013      	movs	r3, r2
 8014bb4:	011b      	lsls	r3, r3, #4
 8014bb6:	1a9b      	subs	r3, r3, r2
 8014bb8:	009b      	lsls	r3, r3, #2
 8014bba:	585b      	ldr	r3, [r3, r1]
 8014bbc:	695b      	ldr	r3, [r3, #20]
 8014bbe:	0c1b      	lsrs	r3, r3, #16
 8014bc0:	2203      	movs	r2, #3
 8014bc2:	4013      	ands	r3, r2
 8014bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
  CC2_value = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;
 8014bc6:	1dfb      	adds	r3, r7, #7
 8014bc8:	781a      	ldrb	r2, [r3, #0]
 8014bca:	493d      	ldr	r1, [pc, #244]	@ (8014cc0 <CAD_Check_HW_SRC+0x12c>)
 8014bcc:	0013      	movs	r3, r2
 8014bce:	011b      	lsls	r3, r3, #4
 8014bd0:	1a9b      	subs	r3, r3, r2
 8014bd2:	009b      	lsls	r3, r3, #2
 8014bd4:	585b      	ldr	r3, [r3, r1]
 8014bd6:	695b      	ldr	r3, [r3, #20]
 8014bd8:	0c9b      	lsrs	r3, r3, #18
 8014bda:	2203      	movs	r2, #3
 8014bdc:	4013      	ands	r3, r2
 8014bde:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(_RTOS)
  /* Workaround linked to issue with Ellisys test TD.PC.E5
  - it seems that in NRTOS version, we detect a glitch during DRP transition SNK to SRC */
  CC1_value_temp = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) >> UCPD_SR_TYPEC_VSTATE_CC1_Pos;
 8014be0:	1dfb      	adds	r3, r7, #7
 8014be2:	781a      	ldrb	r2, [r3, #0]
 8014be4:	4936      	ldr	r1, [pc, #216]	@ (8014cc0 <CAD_Check_HW_SRC+0x12c>)
 8014be6:	0013      	movs	r3, r2
 8014be8:	011b      	lsls	r3, r3, #4
 8014bea:	1a9b      	subs	r3, r3, r2
 8014bec:	009b      	lsls	r3, r3, #2
 8014bee:	585b      	ldr	r3, [r3, r1]
 8014bf0:	695b      	ldr	r3, [r3, #20]
 8014bf2:	0c1b      	lsrs	r3, r3, #16
 8014bf4:	2203      	movs	r2, #3
 8014bf6:	4013      	ands	r3, r2
 8014bf8:	643b      	str	r3, [r7, #64]	@ 0x40
  CC2_value_temp = (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) >> UCPD_SR_TYPEC_VSTATE_CC2_Pos;
 8014bfa:	1dfb      	adds	r3, r7, #7
 8014bfc:	781a      	ldrb	r2, [r3, #0]
 8014bfe:	4930      	ldr	r1, [pc, #192]	@ (8014cc0 <CAD_Check_HW_SRC+0x12c>)
 8014c00:	0013      	movs	r3, r2
 8014c02:	011b      	lsls	r3, r3, #4
 8014c04:	1a9b      	subs	r3, r3, r2
 8014c06:	009b      	lsls	r3, r3, #2
 8014c08:	585b      	ldr	r3, [r3, r1]
 8014c0a:	695b      	ldr	r3, [r3, #20]
 8014c0c:	0c9b      	lsrs	r3, r3, #18
 8014c0e:	2203      	movs	r2, #3
 8014c10:	4013      	ands	r3, r2
 8014c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((CC1_value_temp != CC1_value) || (CC2_value_temp != CC2_value))
 8014c14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014c16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8014c18:	429a      	cmp	r2, r3
 8014c1a:	d14b      	bne.n	8014cb4 <CAD_Check_HW_SRC+0x120>
 8014c1c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014c1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014c20:	429a      	cmp	r2, r3
 8014c22:	d147      	bne.n	8014cb4 <CAD_Check_HW_SRC+0x120>
  {
    return;
  }
#endif /* !_RTOS */

  const CCxPin_TypeDef table_cc[] =
 8014c24:	2518      	movs	r5, #24
 8014c26:	197b      	adds	r3, r7, r5
 8014c28:	4a26      	ldr	r2, [pc, #152]	@ (8014cc4 <CAD_Check_HW_SRC+0x130>)
 8014c2a:	ca13      	ldmia	r2!, {r0, r1, r4}
 8014c2c:	c313      	stmia	r3!, {r0, r1, r4}
 8014c2e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8014c30:	c313      	stmia	r3!, {r0, r1, r4}
 8014c32:	ca13      	ldmia	r2!, {r0, r1, r4}
 8014c34:	c313      	stmia	r3!, {r0, r1, r4}
    CCNONE,  CC2,       CC2,
    CC1,     CCNONE,   CC1,
    CC1,     CC2,       CCNONE
  };

  const CAD_HW_Condition_TypeDef table_CurrentHWcondition[] =
 8014c36:	240c      	movs	r4, #12
 8014c38:	193b      	adds	r3, r7, r4
 8014c3a:	4a23      	ldr	r2, [pc, #140]	@ (8014cc8 <CAD_Check_HW_SRC+0x134>)
 8014c3c:	ca03      	ldmia	r2!, {r0, r1}
 8014c3e:	c303      	stmia	r3!, {r0, r1}
 8014c40:	7812      	ldrb	r2, [r2, #0]
 8014c42:	701a      	strb	r2, [r3, #0]
    HW_AudioAdapter_Attachment,  HW_PwrCable_Sink_Attachment, HW_PwrCable_NoSink_Attachment,
    HW_PwrCable_Sink_Attachment,         HW_Debug_Attachment,                 HW_Attachment,
    HW_PwrCable_NoSink_Attachment,             HW_Attachment,                 HW_Detachment
  };

  if (CC1_value * 3 + CC2_value < 9)
 8014c44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014c46:	0013      	movs	r3, r2
 8014c48:	005b      	lsls	r3, r3, #1
 8014c4a:	189a      	adds	r2, r3, r2
 8014c4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014c4e:	18d3      	adds	r3, r2, r3
 8014c50:	2b08      	cmp	r3, #8
 8014c52:	d830      	bhi.n	8014cb6 <CAD_Check_HW_SRC+0x122>
  {
    _handle->cc  = table_cc[CC1_value * 3 + CC2_value];
 8014c54:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014c56:	0013      	movs	r3, r2
 8014c58:	005b      	lsls	r3, r3, #1
 8014c5a:	189a      	adds	r2, r3, r2
 8014c5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014c5e:	18d2      	adds	r2, r2, r3
 8014c60:	197b      	adds	r3, r7, r5
 8014c62:	0092      	lsls	r2, r2, #2
 8014c64:	58d3      	ldr	r3, [r2, r3]
 8014c66:	1c1a      	adds	r2, r3, #0
 8014c68:	2303      	movs	r3, #3
 8014c6a:	4013      	ands	r3, r2
 8014c6c:	b2da      	uxtb	r2, r3
 8014c6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014c70:	2103      	movs	r1, #3
 8014c72:	400a      	ands	r2, r1
 8014c74:	0010      	movs	r0, r2
 8014c76:	781a      	ldrb	r2, [r3, #0]
 8014c78:	2103      	movs	r1, #3
 8014c7a:	438a      	bics	r2, r1
 8014c7c:	1c11      	adds	r1, r2, #0
 8014c7e:	1c02      	adds	r2, r0, #0
 8014c80:	430a      	orrs	r2, r1
 8014c82:	701a      	strb	r2, [r3, #0]
    _handle->CurrentHWcondition     = table_CurrentHWcondition[CC1_value * 3 + CC2_value];
 8014c84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8014c86:	0013      	movs	r3, r2
 8014c88:	005b      	lsls	r3, r3, #1
 8014c8a:	189a      	adds	r2, r3, r2
 8014c8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014c8e:	18d3      	adds	r3, r2, r3
 8014c90:	193a      	adds	r2, r7, r4
 8014c92:	5cd3      	ldrb	r3, [r2, r3]
 8014c94:	1c1a      	adds	r2, r3, #0
 8014c96:	2307      	movs	r3, #7
 8014c98:	4013      	ands	r3, r2
 8014c9a:	b2da      	uxtb	r2, r3
 8014c9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014c9e:	2107      	movs	r1, #7
 8014ca0:	400a      	ands	r2, r1
 8014ca2:	0090      	lsls	r0, r2, #2
 8014ca4:	781a      	ldrb	r2, [r3, #0]
 8014ca6:	211c      	movs	r1, #28
 8014ca8:	438a      	bics	r2, r1
 8014caa:	1c11      	adds	r1, r2, #0
 8014cac:	1c02      	adds	r2, r0, #0
 8014cae:	430a      	orrs	r2, r1
 8014cb0:	701a      	strb	r2, [r3, #0]
 8014cb2:	e000      	b.n	8014cb6 <CAD_Check_HW_SRC+0x122>
    return;
 8014cb4:	46c0      	nop			@ (mov r8, r8)
  }
}
 8014cb6:	46bd      	mov	sp, r7
 8014cb8:	b014      	add	sp, #80	@ 0x50
 8014cba:	bdb0      	pop	{r4, r5, r7, pc}
 8014cbc:	20011818 	.word	0x20011818
 8014cc0:	2001184c 	.word	0x2001184c
 8014cc4:	0801edf0 	.word	0x0801edf0
 8014cc8:	0801ee14 	.word	0x0801ee14

08014ccc <ManageStateDetached_SNK>:
#endif /* _DRP || _SRC */

#if defined(_DRP) || defined(_SNK)
static uint32_t ManageStateDetached_SNK(uint8_t PortNum)
{
 8014ccc:	b580      	push	{r7, lr}
 8014cce:	b084      	sub	sp, #16
 8014cd0:	af00      	add	r7, sp, #0
 8014cd2:	0002      	movs	r2, r0
 8014cd4:	1dfb      	adds	r3, r7, #7
 8014cd6:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8014cd8:	1dfb      	adds	r3, r7, #7
 8014cda:	781b      	ldrb	r3, [r3, #0]
 8014cdc:	011a      	lsls	r2, r3, #4
 8014cde:	4b22      	ldr	r3, [pc, #136]	@ (8014d68 <ManageStateDetached_SNK+0x9c>)
 8014ce0:	18d3      	adds	r3, r2, r3
 8014ce2:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8014ce4:	2302      	movs	r3, #2
 8014ce6:	60fb      	str	r3, [r7, #12]

  CAD_Check_HW_SNK(PortNum);
 8014ce8:	1dfb      	adds	r3, r7, #7
 8014cea:	781b      	ldrb	r3, [r3, #0]
 8014cec:	0018      	movs	r0, r3
 8014cee:	f7ff feb9 	bl	8014a64 <CAD_Check_HW_SNK>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 8014cf2:	68bb      	ldr	r3, [r7, #8]
 8014cf4:	781b      	ldrb	r3, [r3, #0]
 8014cf6:	221c      	movs	r2, #28
 8014cf8:	4013      	ands	r3, r2
 8014cfa:	b2db      	uxtb	r3, r3
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	d103      	bne.n	8014d08 <ManageStateDetached_SNK+0x3c>
    /* value returned by a SRC or a SINK */
    _timing = CAD_DETACH_POLLING; /* 100ms in the sink cases */
#elif defined(USBPDM1_VCC_FEATURE_ENABLED)
    _timing = CAD_DEFAULT_TIME;
#else
    _timing = CAD_INFINITE_TIME;
 8014d00:	2301      	movs	r3, #1
 8014d02:	425b      	negs	r3, r3
 8014d04:	60fb      	str	r3, [r7, #12]
 8014d06:	e029      	b.n	8014d5c <ManageStateDetached_SNK+0x90>
#endif /* _ACCESSORY_SNK */
  }
  else
  {
    /* Get the time of this event */
    _handle->CAD_tDebounce_start = HAL_GetTick();
 8014d08:	f7f3 fc4e 	bl	80085a8 <HAL_GetTick>
 8014d0c:	0002      	movs	r2, r0
 8014d0e:	68bb      	ldr	r3, [r7, #8]
 8014d10:	609a      	str	r2, [r3, #8]
    _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 8014d12:	68bb      	ldr	r3, [r7, #8]
 8014d14:	785a      	ldrb	r2, [r3, #1]
 8014d16:	213e      	movs	r1, #62	@ 0x3e
 8014d18:	438a      	bics	r2, r1
 8014d1a:	1c11      	adds	r1, r2, #0
 8014d1c:	2204      	movs	r2, #4
 8014d1e:	430a      	orrs	r2, r1
 8014d20:	705a      	strb	r2, [r3, #1]

    /* Temporary patch for test TD.PD 4.5.2 + rework for Patch TP.PD.C.E5 */
    HAL_Delay(1);
 8014d22:	2001      	movs	r0, #1
 8014d24:	f7f3 fc4a 	bl	80085bc <HAL_Delay>
    CAD_Check_HW_SNK(PortNum);
 8014d28:	1dfb      	adds	r3, r7, #7
 8014d2a:	781b      	ldrb	r3, [r3, #0]
 8014d2c:	0018      	movs	r0, r3
 8014d2e:	f7ff fe99 	bl	8014a64 <CAD_Check_HW_SNK>

    if (_handle->CurrentHWcondition == HW_Detachment)
 8014d32:	68bb      	ldr	r3, [r7, #8]
 8014d34:	781b      	ldrb	r3, [r3, #0]
 8014d36:	221c      	movs	r2, #28
 8014d38:	4013      	ands	r3, r2
 8014d3a:	b2db      	uxtb	r3, r3
 8014d3c:	2b00      	cmp	r3, #0
 8014d3e:	d108      	bne.n	8014d52 <ManageStateDetached_SNK+0x86>
    {
      _handle->cstate = USBPD_CAD_STATE_DETACHED;
 8014d40:	68bb      	ldr	r3, [r7, #8]
 8014d42:	785a      	ldrb	r2, [r3, #1]
 8014d44:	213e      	movs	r1, #62	@ 0x3e
 8014d46:	438a      	bics	r2, r1
 8014d48:	1c11      	adds	r1, r2, #0
 8014d4a:	2202      	movs	r2, #2
 8014d4c:	430a      	orrs	r2, r1
 8014d4e:	705a      	strb	r2, [r3, #1]
 8014d50:	e004      	b.n	8014d5c <ManageStateDetached_SNK+0x90>
    }
    else
    {
      BSP_USBPD_PWR_VBUSInit(PortNum);
 8014d52:	1dfb      	adds	r3, r7, #7
 8014d54:	781b      	ldrb	r3, [r3, #0]
 8014d56:	0018      	movs	r0, r3
 8014d58:	f008 fd78 	bl	801d84c <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 8014d5c:	68fb      	ldr	r3, [r7, #12]
}
 8014d5e:	0018      	movs	r0, r3
 8014d60:	46bd      	mov	sp, r7
 8014d62:	b004      	add	sp, #16
 8014d64:	bd80      	pop	{r7, pc}
 8014d66:	46c0      	nop			@ (mov r8, r8)
 8014d68:	20011818 	.word	0x20011818

08014d6c <ManageStateDetached_SRC>:
#endif /* _DRP || _SNK */

#if defined(_SRC) || defined(_DRP)
static uint32_t ManageStateDetached_SRC(uint8_t PortNum)
{
 8014d6c:	b580      	push	{r7, lr}
 8014d6e:	b084      	sub	sp, #16
 8014d70:	af00      	add	r7, sp, #0
 8014d72:	0002      	movs	r2, r0
 8014d74:	1dfb      	adds	r3, r7, #7
 8014d76:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8014d78:	1dfb      	adds	r3, r7, #7
 8014d7a:	781b      	ldrb	r3, [r3, #0]
 8014d7c:	011a      	lsls	r2, r3, #4
 8014d7e:	4b28      	ldr	r3, [pc, #160]	@ (8014e20 <ManageStateDetached_SRC+0xb4>)
 8014d80:	18d3      	adds	r3, r2, r3
 8014d82:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8014d84:	2302      	movs	r3, #2
 8014d86:	60fb      	str	r3, [r7, #12]

  if (_handle->CAD_ResistorUpdateflag == USBPD_TRUE)
 8014d88:	68bb      	ldr	r3, [r7, #8]
 8014d8a:	785b      	ldrb	r3, [r3, #1]
 8014d8c:	2201      	movs	r2, #1
 8014d8e:	4013      	ands	r3, r2
 8014d90:	b2db      	uxtb	r3, r3
 8014d92:	2b00      	cmp	r3, #0
 8014d94:	d00c      	beq.n	8014db0 <ManageStateDetached_SRC+0x44>
  {
    /* update the resistor value */
    USBPDM1_AssertRp(PortNum);
 8014d96:	1dfb      	adds	r3, r7, #7
 8014d98:	781b      	ldrb	r3, [r3, #0]
 8014d9a:	0018      	movs	r0, r3
 8014d9c:	f001 fe2a 	bl	80169f4 <USBPDM1_AssertRp>
    _handle->CAD_ResistorUpdateflag = USBPD_FALSE;
 8014da0:	68bb      	ldr	r3, [r7, #8]
 8014da2:	785a      	ldrb	r2, [r3, #1]
 8014da4:	2101      	movs	r1, #1
 8014da6:	438a      	bics	r2, r1
 8014da8:	705a      	strb	r2, [r3, #1]

    /* let time to internal state machine update */
    HAL_Delay(1);
 8014daa:	2001      	movs	r0, #1
 8014dac:	f7f3 fc06 	bl	80085bc <HAL_Delay>
  }

  CAD_Check_HW_SRC(PortNum);
 8014db0:	1dfb      	adds	r3, r7, #7
 8014db2:	781b      	ldrb	r3, [r3, #0]
 8014db4:	0018      	movs	r0, r3
 8014db6:	f7ff feed 	bl	8014b94 <CAD_Check_HW_SRC>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  if (_handle->CurrentHWcondition == HW_Detachment)
 8014dba:	68bb      	ldr	r3, [r7, #8]
 8014dbc:	781b      	ldrb	r3, [r3, #0]
 8014dbe:	221c      	movs	r2, #28
 8014dc0:	4013      	ands	r3, r2
 8014dc2:	b2db      	uxtb	r3, r3
 8014dc4:	2b00      	cmp	r3, #0
 8014dc6:	d103      	bne.n	8014dd0 <ManageStateDetached_SRC+0x64>
  {
#ifdef _LOW_POWER
    /* value returned for a SRC */
    _timing = CAD_DETACH_POLLING;
#else
    _timing = CAD_INFINITE_TIME;
 8014dc8:	2301      	movs	r3, #1
 8014dca:	425b      	negs	r3, r3
 8014dcc:	60fb      	str	r3, [r7, #12]
 8014dce:	e021      	b.n	8014e14 <ManageStateDetached_SRC+0xa8>
#endif /* _LOW_POWER */
  }
  else
  {
    if (_handle->CurrentHWcondition == HW_PwrCable_NoSink_Attachment)
 8014dd0:	68bb      	ldr	r3, [r7, #8]
 8014dd2:	781b      	ldrb	r3, [r3, #0]
 8014dd4:	221c      	movs	r2, #28
 8014dd6:	4013      	ands	r3, r2
 8014dd8:	b2db      	uxtb	r3, r3
 8014dda:	2b08      	cmp	r3, #8
 8014ddc:	d108      	bne.n	8014df0 <ManageStateDetached_SRC+0x84>
    {
      _handle->cstate = USBPD_CAD_STATE_EMC;
 8014dde:	68bb      	ldr	r3, [r7, #8]
 8014de0:	785a      	ldrb	r2, [r3, #1]
 8014de2:	213e      	movs	r1, #62	@ 0x3e
 8014de4:	438a      	bics	r2, r1
 8014de6:	1c11      	adds	r1, r2, #0
 8014de8:	2208      	movs	r2, #8
 8014dea:	430a      	orrs	r2, r1
 8014dec:	705a      	strb	r2, [r3, #1]
 8014dee:	e011      	b.n	8014e14 <ManageStateDetached_SRC+0xa8>
    }
    else
    {
      /* Get the time of this event */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 8014df0:	f7f3 fbda 	bl	80085a8 <HAL_GetTick>
 8014df4:	0002      	movs	r2, r0
 8014df6:	68bb      	ldr	r3, [r7, #8]
 8014df8:	609a      	str	r2, [r3, #8]
      _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 8014dfa:	68bb      	ldr	r3, [r7, #8]
 8014dfc:	785a      	ldrb	r2, [r3, #1]
 8014dfe:	213e      	movs	r1, #62	@ 0x3e
 8014e00:	438a      	bics	r2, r1
 8014e02:	1c11      	adds	r1, r2, #0
 8014e04:	2204      	movs	r2, #4
 8014e06:	430a      	orrs	r2, r1
 8014e08:	705a      	strb	r2, [r3, #1]

      BSP_USBPD_PWR_VBUSInit(PortNum);
 8014e0a:	1dfb      	adds	r3, r7, #7
 8014e0c:	781b      	ldrb	r3, [r3, #0]
 8014e0e:	0018      	movs	r0, r3
 8014e10:	f008 fd1c 	bl	801d84c <BSP_USBPD_PWR_VBUSInit>
    }
  }
  return _timing;
 8014e14:	68fb      	ldr	r3, [r7, #12]
}
 8014e16:	0018      	movs	r0, r3
 8014e18:	46bd      	mov	sp, r7
 8014e1a:	b004      	add	sp, #16
 8014e1c:	bd80      	pop	{r7, pc}
 8014e1e:	46c0      	nop			@ (mov r8, r8)
 8014e20:	20011818 	.word	0x20011818

08014e24 <ManageStateDetached_DRP>:
#endif /* _SRC || _DRP */

#if defined(_DRP)
static uint32_t ManageStateDetached_DRP(uint8_t PortNum)
{
 8014e24:	b580      	push	{r7, lr}
 8014e26:	b084      	sub	sp, #16
 8014e28:	af00      	add	r7, sp, #0
 8014e2a:	0002      	movs	r2, r0
 8014e2c:	1dfb      	adds	r3, r7, #7
 8014e2e:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8014e30:	1dfb      	adds	r3, r7, #7
 8014e32:	781b      	ldrb	r3, [r3, #0]
 8014e34:	011a      	lsls	r2, r3, #4
 8014e36:	4b68      	ldr	r3, [pc, #416]	@ (8014fd8 <ManageStateDetached_DRP+0x1b4>)
 8014e38:	18d3      	adds	r3, r2, r3
 8014e3a:	60bb      	str	r3, [r7, #8]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8014e3c:	2302      	movs	r3, #2
 8014e3e:	60fb      	str	r3, [r7, #12]

  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 8014e40:	1dfb      	adds	r3, r7, #7
 8014e42:	781a      	ldrb	r2, [r3, #0]
 8014e44:	4965      	ldr	r1, [pc, #404]	@ (8014fdc <ManageStateDetached_DRP+0x1b8>)
 8014e46:	0013      	movs	r3, r2
 8014e48:	011b      	lsls	r3, r3, #4
 8014e4a:	1a9b      	subs	r3, r3, r2
 8014e4c:	009b      	lsls	r3, r3, #2
 8014e4e:	18cb      	adds	r3, r1, r3
 8014e50:	3310      	adds	r3, #16
 8014e52:	681b      	ldr	r3, [r3, #0]
 8014e54:	781b      	ldrb	r3, [r3, #0]
 8014e56:	2204      	movs	r2, #4
 8014e58:	4013      	ands	r3, r2
 8014e5a:	b2db      	uxtb	r3, r3
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	d005      	beq.n	8014e6c <ManageStateDetached_DRP+0x48>
  {
    ManageStateDetached_SRC(PortNum);
 8014e60:	1dfb      	adds	r3, r7, #7
 8014e62:	781b      	ldrb	r3, [r3, #0]
 8014e64:	0018      	movs	r0, r3
 8014e66:	f7ff ff81 	bl	8014d6c <ManageStateDetached_SRC>
 8014e6a:	e004      	b.n	8014e76 <ManageStateDetached_DRP+0x52>
  }
  else
  {
    ManageStateDetached_SNK(PortNum);
 8014e6c:	1dfb      	adds	r3, r7, #7
 8014e6e:	781b      	ldrb	r3, [r3, #0]
 8014e70:	0018      	movs	r0, r3
 8014e72:	f7ff ff2b 	bl	8014ccc <ManageStateDetached_SNK>
  }

  /* Manage the toggle */
  if (_handle->CurrentHWcondition == HW_Detachment)
 8014e76:	68bb      	ldr	r3, [r7, #8]
 8014e78:	781b      	ldrb	r3, [r3, #0]
 8014e7a:	221c      	movs	r2, #28
 8014e7c:	4013      	ands	r3, r2
 8014e7e:	b2db      	uxtb	r3, r3
 8014e80:	2b00      	cmp	r3, #0
 8014e82:	d000      	beq.n	8014e86 <ManageStateDetached_DRP+0x62>
 8014e84:	e0a3      	b.n	8014fce <ManageStateDetached_DRP+0x1aa>
  {
    switch (Ports[PortNum].params->PE_PowerRole)
 8014e86:	1dfb      	adds	r3, r7, #7
 8014e88:	781a      	ldrb	r2, [r3, #0]
 8014e8a:	4954      	ldr	r1, [pc, #336]	@ (8014fdc <ManageStateDetached_DRP+0x1b8>)
 8014e8c:	0013      	movs	r3, r2
 8014e8e:	011b      	lsls	r3, r3, #4
 8014e90:	1a9b      	subs	r3, r3, r2
 8014e92:	009b      	lsls	r3, r3, #2
 8014e94:	18cb      	adds	r3, r1, r3
 8014e96:	3310      	adds	r3, #16
 8014e98:	681b      	ldr	r3, [r3, #0]
 8014e9a:	781b      	ldrb	r3, [r3, #0]
 8014e9c:	075b      	lsls	r3, r3, #29
 8014e9e:	0fdb      	lsrs	r3, r3, #31
 8014ea0:	b2db      	uxtb	r3, r3
 8014ea2:	2b00      	cmp	r3, #0
 8014ea4:	d048      	beq.n	8014f38 <ManageStateDetached_DRP+0x114>
 8014ea6:	2b01      	cmp	r3, #1
 8014ea8:	d000      	beq.n	8014eac <ManageStateDetached_DRP+0x88>
 8014eaa:	e08b      	b.n	8014fc4 <ManageStateDetached_DRP+0x1a0>
    {
      case USBPD_PORTPOWERROLE_SRC :
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SRCToggleTime)
 8014eac:	f7f3 fb7c 	bl	80085a8 <HAL_GetTick>
 8014eb0:	0002      	movs	r2, r0
 8014eb2:	68bb      	ldr	r3, [r7, #8]
 8014eb4:	685b      	ldr	r3, [r3, #4]
 8014eb6:	1ad1      	subs	r1, r2, r3
 8014eb8:	1dfb      	adds	r3, r7, #7
 8014eba:	781a      	ldrb	r2, [r3, #0]
 8014ebc:	4847      	ldr	r0, [pc, #284]	@ (8014fdc <ManageStateDetached_DRP+0x1b8>)
 8014ebe:	0013      	movs	r3, r2
 8014ec0:	011b      	lsls	r3, r3, #4
 8014ec2:	1a9b      	subs	r3, r3, r2
 8014ec4:	009b      	lsls	r3, r3, #2
 8014ec6:	18c3      	adds	r3, r0, r3
 8014ec8:	330c      	adds	r3, #12
 8014eca:	681b      	ldr	r3, [r3, #0]
 8014ecc:	79db      	ldrb	r3, [r3, #7]
 8014ece:	4299      	cmp	r1, r3
 8014ed0:	d97a      	bls.n	8014fc8 <ManageStateDetached_DRP+0x1a4>
        {
          _handle->CAD_tToggle_start = HAL_GetTick();
 8014ed2:	f7f3 fb69 	bl	80085a8 <HAL_GetTick>
 8014ed6:	0002      	movs	r2, r0
 8014ed8:	68bb      	ldr	r3, [r7, #8]
 8014eda:	605a      	str	r2, [r3, #4]
          Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SNK;
 8014edc:	1dfb      	adds	r3, r7, #7
 8014ede:	781a      	ldrb	r2, [r3, #0]
 8014ee0:	493e      	ldr	r1, [pc, #248]	@ (8014fdc <ManageStateDetached_DRP+0x1b8>)
 8014ee2:	0013      	movs	r3, r2
 8014ee4:	011b      	lsls	r3, r3, #4
 8014ee6:	1a9b      	subs	r3, r3, r2
 8014ee8:	009b      	lsls	r3, r3, #2
 8014eea:	18cb      	adds	r3, r1, r3
 8014eec:	3310      	adds	r3, #16
 8014eee:	681b      	ldr	r3, [r3, #0]
 8014ef0:	781a      	ldrb	r2, [r3, #0]
 8014ef2:	2104      	movs	r1, #4
 8014ef4:	438a      	bics	r2, r1
 8014ef6:	701a      	strb	r2, [r3, #0]
          Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_UFP;
 8014ef8:	1dfb      	adds	r3, r7, #7
 8014efa:	781a      	ldrb	r2, [r3, #0]
 8014efc:	4937      	ldr	r1, [pc, #220]	@ (8014fdc <ManageStateDetached_DRP+0x1b8>)
 8014efe:	0013      	movs	r3, r2
 8014f00:	011b      	lsls	r3, r3, #4
 8014f02:	1a9b      	subs	r3, r3, r2
 8014f04:	009b      	lsls	r3, r3, #2
 8014f06:	18cb      	adds	r3, r1, r3
 8014f08:	3310      	adds	r3, #16
 8014f0a:	681b      	ldr	r3, [r3, #0]
 8014f0c:	781a      	ldrb	r2, [r3, #0]
 8014f0e:	2108      	movs	r1, #8
 8014f10:	438a      	bics	r2, r1
 8014f12:	701a      	strb	r2, [r3, #0]
          _timing = Ports[PortNum].settings->CAD_SNKToggleTime;
 8014f14:	1dfb      	adds	r3, r7, #7
 8014f16:	781a      	ldrb	r2, [r3, #0]
 8014f18:	4930      	ldr	r1, [pc, #192]	@ (8014fdc <ManageStateDetached_DRP+0x1b8>)
 8014f1a:	0013      	movs	r3, r2
 8014f1c:	011b      	lsls	r3, r3, #4
 8014f1e:	1a9b      	subs	r3, r3, r2
 8014f20:	009b      	lsls	r3, r3, #2
 8014f22:	18cb      	adds	r3, r1, r3
 8014f24:	330c      	adds	r3, #12
 8014f26:	681b      	ldr	r3, [r3, #0]
 8014f28:	799b      	ldrb	r3, [r3, #6]
 8014f2a:	60fb      	str	r3, [r7, #12]
          USBPDM1_AssertRd(PortNum);
 8014f2c:	1dfb      	adds	r3, r7, #7
 8014f2e:	781b      	ldrb	r3, [r3, #0]
 8014f30:	0018      	movs	r0, r3
 8014f32:	f001 fe21 	bl	8016b78 <USBPDM1_AssertRd>
        }
        break;
 8014f36:	e047      	b.n	8014fc8 <ManageStateDetached_DRP+0x1a4>
      case USBPD_PORTPOWERROLE_SNK :
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SNKToggleTime)
 8014f38:	f7f3 fb36 	bl	80085a8 <HAL_GetTick>
 8014f3c:	0002      	movs	r2, r0
 8014f3e:	68bb      	ldr	r3, [r7, #8]
 8014f40:	685b      	ldr	r3, [r3, #4]
 8014f42:	1ad1      	subs	r1, r2, r3
 8014f44:	1dfb      	adds	r3, r7, #7
 8014f46:	781a      	ldrb	r2, [r3, #0]
 8014f48:	4824      	ldr	r0, [pc, #144]	@ (8014fdc <ManageStateDetached_DRP+0x1b8>)
 8014f4a:	0013      	movs	r3, r2
 8014f4c:	011b      	lsls	r3, r3, #4
 8014f4e:	1a9b      	subs	r3, r3, r2
 8014f50:	009b      	lsls	r3, r3, #2
 8014f52:	18c3      	adds	r3, r0, r3
 8014f54:	330c      	adds	r3, #12
 8014f56:	681b      	ldr	r3, [r3, #0]
 8014f58:	799b      	ldrb	r3, [r3, #6]
 8014f5a:	4299      	cmp	r1, r3
 8014f5c:	d936      	bls.n	8014fcc <ManageStateDetached_DRP+0x1a8>
        {
          _handle->CAD_tToggle_start = HAL_GetTick();
 8014f5e:	f7f3 fb23 	bl	80085a8 <HAL_GetTick>
 8014f62:	0002      	movs	r2, r0
 8014f64:	68bb      	ldr	r3, [r7, #8]
 8014f66:	605a      	str	r2, [r3, #4]
          Ports[PortNum].params->PE_PowerRole = USBPD_PORTPOWERROLE_SRC;
 8014f68:	1dfb      	adds	r3, r7, #7
 8014f6a:	781a      	ldrb	r2, [r3, #0]
 8014f6c:	491b      	ldr	r1, [pc, #108]	@ (8014fdc <ManageStateDetached_DRP+0x1b8>)
 8014f6e:	0013      	movs	r3, r2
 8014f70:	011b      	lsls	r3, r3, #4
 8014f72:	1a9b      	subs	r3, r3, r2
 8014f74:	009b      	lsls	r3, r3, #2
 8014f76:	18cb      	adds	r3, r1, r3
 8014f78:	3310      	adds	r3, #16
 8014f7a:	681b      	ldr	r3, [r3, #0]
 8014f7c:	781a      	ldrb	r2, [r3, #0]
 8014f7e:	2104      	movs	r1, #4
 8014f80:	430a      	orrs	r2, r1
 8014f82:	701a      	strb	r2, [r3, #0]
          Ports[PortNum].params->PE_DataRole = USBPD_PORTDATAROLE_DFP;
 8014f84:	1dfb      	adds	r3, r7, #7
 8014f86:	781a      	ldrb	r2, [r3, #0]
 8014f88:	4914      	ldr	r1, [pc, #80]	@ (8014fdc <ManageStateDetached_DRP+0x1b8>)
 8014f8a:	0013      	movs	r3, r2
 8014f8c:	011b      	lsls	r3, r3, #4
 8014f8e:	1a9b      	subs	r3, r3, r2
 8014f90:	009b      	lsls	r3, r3, #2
 8014f92:	18cb      	adds	r3, r1, r3
 8014f94:	3310      	adds	r3, #16
 8014f96:	681b      	ldr	r3, [r3, #0]
 8014f98:	781a      	ldrb	r2, [r3, #0]
 8014f9a:	2108      	movs	r1, #8
 8014f9c:	430a      	orrs	r2, r1
 8014f9e:	701a      	strb	r2, [r3, #0]
          _timing = Ports[PortNum].settings->CAD_SRCToggleTime;
 8014fa0:	1dfb      	adds	r3, r7, #7
 8014fa2:	781a      	ldrb	r2, [r3, #0]
 8014fa4:	490d      	ldr	r1, [pc, #52]	@ (8014fdc <ManageStateDetached_DRP+0x1b8>)
 8014fa6:	0013      	movs	r3, r2
 8014fa8:	011b      	lsls	r3, r3, #4
 8014faa:	1a9b      	subs	r3, r3, r2
 8014fac:	009b      	lsls	r3, r3, #2
 8014fae:	18cb      	adds	r3, r1, r3
 8014fb0:	330c      	adds	r3, #12
 8014fb2:	681b      	ldr	r3, [r3, #0]
 8014fb4:	79db      	ldrb	r3, [r3, #7]
 8014fb6:	60fb      	str	r3, [r7, #12]
          USBPDM1_AssertRp(PortNum);
 8014fb8:	1dfb      	adds	r3, r7, #7
 8014fba:	781b      	ldrb	r3, [r3, #0]
 8014fbc:	0018      	movs	r0, r3
 8014fbe:	f001 fd19 	bl	80169f4 <USBPDM1_AssertRp>
        }
        break;
 8014fc2:	e003      	b.n	8014fcc <ManageStateDetached_DRP+0x1a8>
      default:
        break;
 8014fc4:	46c0      	nop			@ (mov r8, r8)
 8014fc6:	e002      	b.n	8014fce <ManageStateDetached_DRP+0x1aa>
        break;
 8014fc8:	46c0      	nop			@ (mov r8, r8)
 8014fca:	e000      	b.n	8014fce <ManageStateDetached_DRP+0x1aa>
        break;
 8014fcc:	46c0      	nop			@ (mov r8, r8)
    }
  }

  return _timing;
 8014fce:	68fb      	ldr	r3, [r7, #12]
}
 8014fd0:	0018      	movs	r0, r3
 8014fd2:	46bd      	mov	sp, r7
 8014fd4:	b004      	add	sp, #16
 8014fd6:	bd80      	pop	{r7, pc}
 8014fd8:	20011818 	.word	0x20011818
 8014fdc:	2001184c 	.word	0x2001184c

08014fe0 <ManageStateAttachedWait_SRC>:
#endif /* _DRP */

#if defined(_DRP) || defined(_SRC)
static uint32_t ManageStateAttachedWait_SRC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8014fe0:	b590      	push	{r4, r7, lr}
 8014fe2:	b089      	sub	sp, #36	@ 0x24
 8014fe4:	af00      	add	r7, sp, #0
 8014fe6:	60b9      	str	r1, [r7, #8]
 8014fe8:	607a      	str	r2, [r7, #4]
 8014fea:	240f      	movs	r4, #15
 8014fec:	193b      	adds	r3, r7, r4
 8014fee:	1c02      	adds	r2, r0, #0
 8014ff0:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8014ff2:	193b      	adds	r3, r7, r4
 8014ff4:	781b      	ldrb	r3, [r3, #0]
 8014ff6:	011a      	lsls	r2, r3, #4
 8014ff8:	4b6f      	ldr	r3, [pc, #444]	@ (80151b8 <ManageStateAttachedWait_SRC+0x1d8>)
 8014ffa:	18d3      	adds	r3, r2, r3
 8014ffc:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = 2;
 8014ffe:	2302      	movs	r3, #2
 8015000:	61fb      	str	r3, [r7, #28]

  /* Evaluate elapsed time in Attach_Wait state */
  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 8015002:	f7f3 fad1 	bl	80085a8 <HAL_GetTick>
 8015006:	0002      	movs	r2, r0
 8015008:	69bb      	ldr	r3, [r7, #24]
 801500a:	689b      	ldr	r3, [r3, #8]
 801500c:	1ad3      	subs	r3, r2, r3
 801500e:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SRC(PortNum);
 8015010:	193b      	adds	r3, r7, r4
 8015012:	781b      	ldrb	r3, [r3, #0]
 8015014:	0018      	movs	r0, r3
 8015016:	f7ff fdbd 	bl	8014b94 <CAD_Check_HW_SRC>

  if ((_handle->CurrentHWcondition != HW_Detachment) && (_handle->CurrentHWcondition != HW_PwrCable_NoSink_Attachment))
 801501a:	69bb      	ldr	r3, [r7, #24]
 801501c:	781b      	ldrb	r3, [r3, #0]
 801501e:	221c      	movs	r2, #28
 8015020:	4013      	ands	r3, r2
 8015022:	b2db      	uxtb	r3, r3
 8015024:	2b00      	cmp	r3, #0
 8015026:	d100      	bne.n	801502a <ManageStateAttachedWait_SRC+0x4a>
 8015028:	e094      	b.n	8015154 <ManageStateAttachedWait_SRC+0x174>
 801502a:	69bb      	ldr	r3, [r7, #24]
 801502c:	781b      	ldrb	r3, [r3, #0]
 801502e:	221c      	movs	r2, #28
 8015030:	4013      	ands	r3, r2
 8015032:	b2db      	uxtb	r3, r3
 8015034:	2b08      	cmp	r3, #8
 8015036:	d100      	bne.n	801503a <ManageStateAttachedWait_SRC+0x5a>
 8015038:	e08c      	b.n	8015154 <ManageStateAttachedWait_SRC+0x174>
  {
    if (USBPD_FALSE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_BELOWVSAFE0V))
 801503a:	193b      	adds	r3, r7, r4
 801503c:	781b      	ldrb	r3, [r3, #0]
 801503e:	2100      	movs	r1, #0
 8015040:	0018      	movs	r0, r3
 8015042:	f008 fa6b 	bl	801d51c <USBPD_PWR_IF_GetVBUSStatus>
 8015046:	1e03      	subs	r3, r0, #0
 8015048:	d106      	bne.n	8015058 <ManageStateAttachedWait_SRC+0x78>
    {
      /* reset the timing because VBUS threshold not yet reach */
      _handle->CAD_tDebounce_start = HAL_GetTick();
 801504a:	f7f3 faad 	bl	80085a8 <HAL_GetTick>
 801504e:	0002      	movs	r2, r0
 8015050:	69bb      	ldr	r3, [r7, #24]
 8015052:	609a      	str	r2, [r3, #8]
      return CAD_TCCDEBOUCE_THRESHOLD;
 8015054:	2378      	movs	r3, #120	@ 0x78
 8015056:	e0ab      	b.n	80151b0 <ManageStateAttachedWait_SRC+0x1d0>
    }

    /* Check tCCDebounce */
    if (CAD_tDebounce > CAD_TCCDEBOUCE_THRESHOLD)
 8015058:	697b      	ldr	r3, [r7, #20]
 801505a:	2b78      	cmp	r3, #120	@ 0x78
 801505c:	d800      	bhi.n	8015060 <ManageStateAttachedWait_SRC+0x80>
 801505e:	e073      	b.n	8015148 <ManageStateAttachedWait_SRC+0x168>
    {
      switch (_handle->CurrentHWcondition)
 8015060:	69bb      	ldr	r3, [r7, #24]
 8015062:	781b      	ldrb	r3, [r3, #0]
 8015064:	06db      	lsls	r3, r3, #27
 8015066:	0f5b      	lsrs	r3, r3, #29
 8015068:	b2db      	uxtb	r3, r3
 801506a:	2b03      	cmp	r3, #3
 801506c:	d026      	beq.n	80150bc <ManageStateAttachedWait_SRC+0xdc>
 801506e:	dc58      	bgt.n	8015122 <ManageStateAttachedWait_SRC+0x142>
 8015070:	2b01      	cmp	r3, #1
 8015072:	d002      	beq.n	801507a <ManageStateAttachedWait_SRC+0x9a>
 8015074:	2b02      	cmp	r3, #2
 8015076:	d03a      	beq.n	80150ee <ManageStateAttachedWait_SRC+0x10e>
 8015078:	e053      	b.n	8015122 <ManageStateAttachedWait_SRC+0x142>
      {
        case HW_Attachment:
          HW_SignalAttachement(PortNum, _handle->cc);
 801507a:	69bb      	ldr	r3, [r7, #24]
 801507c:	781b      	ldrb	r3, [r3, #0]
 801507e:	079b      	lsls	r3, r3, #30
 8015080:	0f9b      	lsrs	r3, r3, #30
 8015082:	b2db      	uxtb	r3, r3
 8015084:	001a      	movs	r2, r3
 8015086:	230f      	movs	r3, #15
 8015088:	18fb      	adds	r3, r7, r3
 801508a:	781b      	ldrb	r3, [r3, #0]
 801508c:	0011      	movs	r1, r2
 801508e:	0018      	movs	r0, r3
 8015090:	f001 fec4 	bl	8016e1c <HW_SignalAttachement>
          _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 8015094:	69bb      	ldr	r3, [r7, #24]
 8015096:	785a      	ldrb	r2, [r3, #1]
 8015098:	213e      	movs	r1, #62	@ 0x3e
 801509a:	438a      	bics	r2, r1
 801509c:	1c11      	adds	r1, r2, #0
 801509e:	2206      	movs	r2, #6
 80150a0:	430a      	orrs	r2, r1
 80150a2:	705a      	strb	r2, [r3, #1]
          *pEvent = USBPD_CAD_EVENT_ATTACHED;
 80150a4:	68bb      	ldr	r3, [r7, #8]
 80150a6:	2202      	movs	r2, #2
 80150a8:	701a      	strb	r2, [r3, #0]
          *pCCXX = _handle->cc;
 80150aa:	69bb      	ldr	r3, [r7, #24]
 80150ac:	781b      	ldrb	r3, [r3, #0]
 80150ae:	079b      	lsls	r3, r3, #30
 80150b0:	0f9b      	lsrs	r3, r3, #30
 80150b2:	b2db      	uxtb	r3, r3
 80150b4:	001a      	movs	r2, r3
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	601a      	str	r2, [r3, #0]
          break;
 80150ba:	e03b      	b.n	8015134 <ManageStateAttachedWait_SRC+0x154>

        case HW_PwrCable_Sink_Attachment:
          HW_SignalAttachement(PortNum, _handle->cc);
 80150bc:	69bb      	ldr	r3, [r7, #24]
 80150be:	781b      	ldrb	r3, [r3, #0]
 80150c0:	079b      	lsls	r3, r3, #30
 80150c2:	0f9b      	lsrs	r3, r3, #30
 80150c4:	b2db      	uxtb	r3, r3
 80150c6:	001a      	movs	r2, r3
 80150c8:	230f      	movs	r3, #15
 80150ca:	18fb      	adds	r3, r7, r3
 80150cc:	781b      	ldrb	r3, [r3, #0]
 80150ce:	0011      	movs	r1, r2
 80150d0:	0018      	movs	r0, r3
 80150d2:	f001 fea3 	bl	8016e1c <HW_SignalAttachement>
          _handle->cstate = USBPD_CAD_STATE_ATTEMC;
 80150d6:	69bb      	ldr	r3, [r7, #24]
 80150d8:	785a      	ldrb	r2, [r3, #1]
 80150da:	213e      	movs	r1, #62	@ 0x3e
 80150dc:	438a      	bics	r2, r1
 80150de:	1c11      	adds	r1, r2, #0
 80150e0:	220a      	movs	r2, #10
 80150e2:	430a      	orrs	r2, r1
 80150e4:	705a      	strb	r2, [r3, #1]
          *pEvent = USBPD_CAD_EVENT_ATTEMC;
 80150e6:	68bb      	ldr	r3, [r7, #8]
 80150e8:	2204      	movs	r2, #4
 80150ea:	701a      	strb	r2, [r3, #0]
          break;
 80150ec:	e022      	b.n	8015134 <ManageStateAttachedWait_SRC+0x154>

        case HW_PwrCable_NoSink_Attachment:
          BSP_USBPD_PWR_VBUSDeInit(PortNum);
 80150ee:	230f      	movs	r3, #15
 80150f0:	18fb      	adds	r3, r7, r3
 80150f2:	781b      	ldrb	r3, [r3, #0]
 80150f4:	0018      	movs	r0, r3
 80150f6:	f008 fbba 	bl	801d86e <BSP_USBPD_PWR_VBUSDeInit>
          _handle->cstate = USBPD_CAD_STATE_EMC;
 80150fa:	69bb      	ldr	r3, [r7, #24]
 80150fc:	785a      	ldrb	r2, [r3, #1]
 80150fe:	213e      	movs	r1, #62	@ 0x3e
 8015100:	438a      	bics	r2, r1
 8015102:	1c11      	adds	r1, r2, #0
 8015104:	2208      	movs	r2, #8
 8015106:	430a      	orrs	r2, r1
 8015108:	705a      	strb	r2, [r3, #1]
          *pEvent = USBPD_CAD_EVENT_EMC;
 801510a:	68bb      	ldr	r3, [r7, #8]
 801510c:	2203      	movs	r2, #3
 801510e:	701a      	strb	r2, [r3, #0]
          *pCCXX = _handle->cc;
 8015110:	69bb      	ldr	r3, [r7, #24]
 8015112:	781b      	ldrb	r3, [r3, #0]
 8015114:	079b      	lsls	r3, r3, #30
 8015116:	0f9b      	lsrs	r3, r3, #30
 8015118:	b2db      	uxtb	r3, r3
 801511a:	001a      	movs	r2, r3
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	601a      	str	r2, [r3, #0]
          break;
 8015120:	e008      	b.n	8015134 <ManageStateAttachedWait_SRC+0x154>
#endif /* _ACCESSORY_SRC */

        case HW_Detachment:
        default:
#if !defined(_ACCESSORY_SRC)
          _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 8015122:	69bb      	ldr	r3, [r7, #24]
 8015124:	785a      	ldrb	r2, [r3, #1]
 8015126:	213e      	movs	r1, #62	@ 0x3e
 8015128:	438a      	bics	r2, r1
 801512a:	1c11      	adds	r1, r2, #0
 801512c:	2216      	movs	r2, #22
 801512e:	430a      	orrs	r2, r1
 8015130:	705a      	strb	r2, [r3, #1]
#endif /* _ACCESSORY_SRC */
          break;
 8015132:	46c0      	nop			@ (mov r8, r8)
      } /* end of switch */
      *pCCXX = _handle->cc;
 8015134:	69bb      	ldr	r3, [r7, #24]
 8015136:	781b      	ldrb	r3, [r3, #0]
 8015138:	079b      	lsls	r3, r3, #30
 801513a:	0f9b      	lsrs	r3, r3, #30
 801513c:	b2db      	uxtb	r3, r3
 801513e:	001a      	movs	r2, r3
 8015140:	687b      	ldr	r3, [r7, #4]
 8015142:	601a      	str	r2, [r3, #0]
      _timing = 2;
 8015144:	2302      	movs	r3, #2
 8015146:	61fb      	str	r3, [r7, #28]
    }
    /* reset the flag for CAD_tDebounce */
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 8015148:	69bb      	ldr	r3, [r7, #24]
 801514a:	781a      	ldrb	r2, [r3, #0]
 801514c:	2120      	movs	r1, #32
 801514e:	438a      	bics	r2, r1
 8015150:	701a      	strb	r2, [r3, #0]
 8015152:	e02c      	b.n	80151ae <ManageStateAttachedWait_SRC+0x1ce>
  }
  else /* CAD_HW_Condition[PortNum] = HW_Detachment */
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 8015154:	69bb      	ldr	r3, [r7, #24]
 8015156:	781b      	ldrb	r3, [r3, #0]
 8015158:	2220      	movs	r2, #32
 801515a:	4013      	ands	r3, r2
 801515c:	b2db      	uxtb	r3, r3
 801515e:	2b00      	cmp	r3, #0
 8015160:	d10c      	bne.n	801517c <ManageStateAttachedWait_SRC+0x19c>
    {
      _handle->CAD_tDebounce_start  = HAL_GetTick();
 8015162:	f7f3 fa21 	bl	80085a8 <HAL_GetTick>
 8015166:	0002      	movs	r2, r0
 8015168:	69bb      	ldr	r3, [r7, #24]
 801516a:	609a      	str	r2, [r3, #8]
      _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 801516c:	69bb      	ldr	r3, [r7, #24]
 801516e:	781a      	ldrb	r2, [r3, #0]
 8015170:	2120      	movs	r1, #32
 8015172:	430a      	orrs	r2, r1
 8015174:	701a      	strb	r2, [r3, #0]
      _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 8015176:	2302      	movs	r3, #2
 8015178:	61fb      	str	r3, [r7, #28]
 801517a:	e018      	b.n	80151ae <ManageStateAttachedWait_SRC+0x1ce>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 801517c:	f7f3 fa14 	bl	80085a8 <HAL_GetTick>
 8015180:	0002      	movs	r2, r0
 8015182:	69bb      	ldr	r3, [r7, #24]
 8015184:	689b      	ldr	r3, [r3, #8]
 8015186:	1ad3      	subs	r3, r2, r3
 8015188:	617b      	str	r3, [r7, #20]
      if (CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 801518a:	697b      	ldr	r3, [r7, #20]
 801518c:	2b02      	cmp	r3, #2
 801518e:	d90e      	bls.n	80151ae <ManageStateAttachedWait_SRC+0x1ce>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 8015190:	69bb      	ldr	r3, [r7, #24]
 8015192:	781a      	ldrb	r2, [r3, #0]
 8015194:	2120      	movs	r1, #32
 8015196:	438a      	bics	r2, r1
 8015198:	701a      	strb	r2, [r3, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 801519a:	69bb      	ldr	r3, [r7, #24]
 801519c:	785a      	ldrb	r2, [r3, #1]
 801519e:	213e      	movs	r1, #62	@ 0x3e
 80151a0:	438a      	bics	r2, r1
 80151a2:	1c11      	adds	r1, r2, #0
 80151a4:	2216      	movs	r2, #22
 80151a6:	430a      	orrs	r2, r1
 80151a8:	705a      	strb	r2, [r3, #1]
        _timing = 0;
 80151aa:	2300      	movs	r3, #0
 80151ac:	61fb      	str	r3, [r7, #28]
      }
    }
  }
  return _timing;
 80151ae:	69fb      	ldr	r3, [r7, #28]
}
 80151b0:	0018      	movs	r0, r3
 80151b2:	46bd      	mov	sp, r7
 80151b4:	b009      	add	sp, #36	@ 0x24
 80151b6:	bd90      	pop	{r4, r7, pc}
 80151b8:	20011818 	.word	0x20011818

080151bc <ManageStateEMC>:
#endif /* _DRP || _SRC || (_ACCESSORY && _SNK) */

#if defined(_DRP) || defined(_SRC)
static uint32_t ManageStateEMC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 80151bc:	b590      	push	{r4, r7, lr}
 80151be:	b087      	sub	sp, #28
 80151c0:	af00      	add	r7, sp, #0
 80151c2:	60b9      	str	r1, [r7, #8]
 80151c4:	607a      	str	r2, [r7, #4]
 80151c6:	210f      	movs	r1, #15
 80151c8:	187b      	adds	r3, r7, r1
 80151ca:	1c02      	adds	r2, r0, #0
 80151cc:	701a      	strb	r2, [r3, #0]
  uint32_t _timing = CAD_INFINITE_TIME;
 80151ce:	2301      	movs	r3, #1
 80151d0:	425b      	negs	r3, r3
 80151d2:	617b      	str	r3, [r7, #20]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80151d4:	187b      	adds	r3, r7, r1
 80151d6:	781b      	ldrb	r3, [r3, #0]
 80151d8:	011a      	lsls	r2, r3, #4
 80151da:	4b35      	ldr	r3, [pc, #212]	@ (80152b0 <ManageStateEMC+0xf4>)
 80151dc:	18d3      	adds	r3, r2, r3
 80151de:	613b      	str	r3, [r7, #16]

  CAD_Check_HW_SRC(PortNum);
 80151e0:	187b      	adds	r3, r7, r1
 80151e2:	781b      	ldrb	r3, [r3, #0]
 80151e4:	0018      	movs	r0, r3
 80151e6:	f7ff fcd5 	bl	8014b94 <CAD_Check_HW_SRC>
  /* Change the status on the basis of the HW event given by CAD_Check_HW() */
  switch (_handle->CurrentHWcondition)
 80151ea:	693b      	ldr	r3, [r7, #16]
 80151ec:	781b      	ldrb	r3, [r3, #0]
 80151ee:	06db      	lsls	r3, r3, #27
 80151f0:	0f5b      	lsrs	r3, r3, #29
 80151f2:	b2db      	uxtb	r3, r3
 80151f4:	2b03      	cmp	r3, #3
 80151f6:	d010      	beq.n	801521a <ManageStateEMC+0x5e>
 80151f8:	dc26      	bgt.n	8015248 <ManageStateEMC+0x8c>
 80151fa:	2b00      	cmp	r3, #0
 80151fc:	d002      	beq.n	8015204 <ManageStateEMC+0x48>
 80151fe:	2b01      	cmp	r3, #1
 8015200:	d00b      	beq.n	801521a <ManageStateEMC+0x5e>
 8015202:	e021      	b.n	8015248 <ManageStateEMC+0x8c>
  {
    case HW_Detachment :
      _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 8015204:	693b      	ldr	r3, [r7, #16]
 8015206:	785a      	ldrb	r2, [r3, #1]
 8015208:	213e      	movs	r1, #62	@ 0x3e
 801520a:	438a      	bics	r2, r1
 801520c:	1c11      	adds	r1, r2, #0
 801520e:	2212      	movs	r2, #18
 8015210:	430a      	orrs	r2, r1
 8015212:	705a      	strb	r2, [r3, #1]
      _timing = 1;
 8015214:	2301      	movs	r3, #1
 8015216:	617b      	str	r3, [r7, #20]
      break;
 8015218:	e045      	b.n	80152a6 <ManageStateEMC+0xea>
    case HW_PwrCable_Sink_Attachment:
    case HW_Attachment :
      _handle->cstate = USBPD_CAD_STATE_ATTACHED_WAIT;
 801521a:	693b      	ldr	r3, [r7, #16]
 801521c:	785a      	ldrb	r2, [r3, #1]
 801521e:	213e      	movs	r1, #62	@ 0x3e
 8015220:	438a      	bics	r2, r1
 8015222:	1c11      	adds	r1, r2, #0
 8015224:	2204      	movs	r2, #4
 8015226:	430a      	orrs	r2, r1
 8015228:	705a      	strb	r2, [r3, #1]
      _handle->CAD_tDebounce_start = HAL_GetTick() - 5u;  /* this is only to check cable presence */
 801522a:	f7f3 f9bd 	bl	80085a8 <HAL_GetTick>
 801522e:	0003      	movs	r3, r0
 8015230:	1f5a      	subs	r2, r3, #5
 8015232:	693b      	ldr	r3, [r7, #16]
 8015234:	609a      	str	r2, [r3, #8]
      BSP_USBPD_PWR_VBUSInit(PortNum);
 8015236:	230f      	movs	r3, #15
 8015238:	18fb      	adds	r3, r7, r3
 801523a:	781b      	ldrb	r3, [r3, #0]
 801523c:	0018      	movs	r0, r3
 801523e:	f008 fb05 	bl	801d84c <BSP_USBPD_PWR_VBUSInit>
      _timing = 2;
 8015242:	2302      	movs	r3, #2
 8015244:	617b      	str	r3, [r7, #20]
      break;
 8015246:	e02e      	b.n	80152a6 <ManageStateEMC+0xea>
    case HW_PwrCable_NoSink_Attachment:
    default :
      /* nothing to do still the same status */
#if defined(_DRP)
      if (USBPD_TRUE == Ports[PortNum].settings->CAD_RoleToggle)
 8015248:	240f      	movs	r4, #15
 801524a:	193b      	adds	r3, r7, r4
 801524c:	781a      	ldrb	r2, [r3, #0]
 801524e:	4919      	ldr	r1, [pc, #100]	@ (80152b4 <ManageStateEMC+0xf8>)
 8015250:	0013      	movs	r3, r2
 8015252:	011b      	lsls	r3, r3, #4
 8015254:	1a9b      	subs	r3, r3, r2
 8015256:	009b      	lsls	r3, r3, #2
 8015258:	18cb      	adds	r3, r1, r3
 801525a:	330c      	adds	r3, #12
 801525c:	681b      	ldr	r3, [r3, #0]
 801525e:	795b      	ldrb	r3, [r3, #5]
 8015260:	2220      	movs	r2, #32
 8015262:	4013      	ands	r3, r2
 8015264:	b2db      	uxtb	r3, r3
 8015266:	2b00      	cmp	r3, #0
 8015268:	d01c      	beq.n	80152a4 <ManageStateEMC+0xe8>
      {
        if ((HAL_GetTick() - _handle->CAD_tToggle_start) > Ports[PortNum].settings->CAD_SRCToggleTime)
 801526a:	f7f3 f99d 	bl	80085a8 <HAL_GetTick>
 801526e:	0002      	movs	r2, r0
 8015270:	693b      	ldr	r3, [r7, #16]
 8015272:	685b      	ldr	r3, [r3, #4]
 8015274:	1ad1      	subs	r1, r2, r3
 8015276:	193b      	adds	r3, r7, r4
 8015278:	781a      	ldrb	r2, [r3, #0]
 801527a:	480e      	ldr	r0, [pc, #56]	@ (80152b4 <ManageStateEMC+0xf8>)
 801527c:	0013      	movs	r3, r2
 801527e:	011b      	lsls	r3, r3, #4
 8015280:	1a9b      	subs	r3, r3, r2
 8015282:	009b      	lsls	r3, r3, #2
 8015284:	18c3      	adds	r3, r0, r3
 8015286:	330c      	adds	r3, #12
 8015288:	681b      	ldr	r3, [r3, #0]
 801528a:	79db      	ldrb	r3, [r3, #7]
 801528c:	4299      	cmp	r1, r3
 801528e:	d907      	bls.n	80152a0 <ManageStateEMC+0xe4>
        {
          _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SNK;
 8015290:	693b      	ldr	r3, [r7, #16]
 8015292:	785a      	ldrb	r2, [r3, #1]
 8015294:	213e      	movs	r1, #62	@ 0x3e
 8015296:	438a      	bics	r2, r1
 8015298:	1c11      	adds	r1, r2, #0
 801529a:	2212      	movs	r2, #18
 801529c:	430a      	orrs	r2, r1
 801529e:	705a      	strb	r2, [r3, #1]
        }
        _timing = 0;
 80152a0:	2300      	movs	r3, #0
 80152a2:	617b      	str	r3, [r7, #20]
      }
#else
      _timing = 2;
#endif /* _DRP */
      break;
 80152a4:	46c0      	nop			@ (mov r8, r8)
  }
  return _timing;
 80152a6:	697b      	ldr	r3, [r7, #20]
}
 80152a8:	0018      	movs	r0, r3
 80152aa:	46bd      	mov	sp, r7
 80152ac:	b007      	add	sp, #28
 80152ae:	bd90      	pop	{r4, r7, pc}
 80152b0:	20011818 	.word	0x20011818
 80152b4:	2001184c 	.word	0x2001184c

080152b8 <ManageStateAttached_DRP>:
#endif /* _DRP || _SRC */

#if defined(_DRP)
static uint32_t ManageStateAttached_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 80152b8:	b580      	push	{r7, lr}
 80152ba:	b086      	sub	sp, #24
 80152bc:	af00      	add	r7, sp, #0
 80152be:	60b9      	str	r1, [r7, #8]
 80152c0:	607a      	str	r2, [r7, #4]
 80152c2:	210f      	movs	r1, #15
 80152c4:	187b      	adds	r3, r7, r1
 80152c6:	1c02      	adds	r2, r0, #0
 80152c8:	701a      	strb	r2, [r3, #0]
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 80152ca:	0008      	movs	r0, r1
 80152cc:	187b      	adds	r3, r7, r1
 80152ce:	781a      	ldrb	r2, [r3, #0]
 80152d0:	491e      	ldr	r1, [pc, #120]	@ (801534c <ManageStateAttached_DRP+0x94>)
 80152d2:	0013      	movs	r3, r2
 80152d4:	011b      	lsls	r3, r3, #4
 80152d6:	1a9b      	subs	r3, r3, r2
 80152d8:	009b      	lsls	r3, r3, #2
 80152da:	18cb      	adds	r3, r1, r3
 80152dc:	3310      	adds	r3, #16
 80152de:	681b      	ldr	r3, [r3, #0]
 80152e0:	781b      	ldrb	r3, [r3, #0]
 80152e2:	2204      	movs	r2, #4
 80152e4:	4013      	ands	r3, r2
 80152e6:	b2db      	uxtb	r3, r3
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	d008      	beq.n	80152fe <ManageStateAttached_DRP+0x46>
  {
    return ManageStateAttached_SRC(PortNum, pEvent, pCCXX);
 80152ec:	687a      	ldr	r2, [r7, #4]
 80152ee:	68b9      	ldr	r1, [r7, #8]
 80152f0:	183b      	adds	r3, r7, r0
 80152f2:	781b      	ldrb	r3, [r3, #0]
 80152f4:	0018      	movs	r0, r3
 80152f6:	f000 f85f 	bl	80153b8 <ManageStateAttached_SRC>
 80152fa:	0003      	movs	r3, r0
 80152fc:	e021      	b.n	8015342 <ManageStateAttached_DRP+0x8a>
  }
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80152fe:	200f      	movs	r0, #15
 8015300:	183b      	adds	r3, r7, r0
 8015302:	781b      	ldrb	r3, [r3, #0]
 8015304:	011a      	lsls	r2, r3, #4
 8015306:	4b12      	ldr	r3, [pc, #72]	@ (8015350 <ManageStateAttached_DRP+0x98>)
 8015308:	18d3      	adds	r3, r2, r3
 801530a:	613b      	str	r3, [r7, #16]
  uint32_t _timing = ManageStateAttached_SNK(PortNum, pEvent, pCCXX);
 801530c:	687a      	ldr	r2, [r7, #4]
 801530e:	68b9      	ldr	r1, [r7, #8]
 8015310:	183b      	adds	r3, r7, r0
 8015312:	781b      	ldrb	r3, [r3, #0]
 8015314:	0018      	movs	r0, r3
 8015316:	f000 f98d 	bl	8015634 <ManageStateAttached_SNK>
 801531a:	0003      	movs	r3, r0
 801531c:	617b      	str	r3, [r7, #20]

  /* Toggle management */
  if (_handle->CurrentHWcondition == HW_Detachment)
 801531e:	693b      	ldr	r3, [r7, #16]
 8015320:	781b      	ldrb	r3, [r3, #0]
 8015322:	221c      	movs	r2, #28
 8015324:	4013      	ands	r3, r2
 8015326:	b2db      	uxtb	r3, r3
 8015328:	2b00      	cmp	r3, #0
 801532a:	d109      	bne.n	8015340 <ManageStateAttached_DRP+0x88>
  {
    _handle->cstate = USBPD_CAD_STATE_SWITCH_TO_SRC;
 801532c:	693b      	ldr	r3, [r7, #16]
 801532e:	785a      	ldrb	r2, [r3, #1]
 8015330:	213e      	movs	r1, #62	@ 0x3e
 8015332:	438a      	bics	r2, r1
 8015334:	1c11      	adds	r1, r2, #0
 8015336:	2210      	movs	r2, #16
 8015338:	430a      	orrs	r2, r1
 801533a:	705a      	strb	r2, [r3, #1]
    _timing = 0;
 801533c:	2300      	movs	r3, #0
 801533e:	617b      	str	r3, [r7, #20]
  }
  return _timing;
 8015340:	697b      	ldr	r3, [r7, #20]
}
 8015342:	0018      	movs	r0, r3
 8015344:	46bd      	mov	sp, r7
 8015346:	b006      	add	sp, #24
 8015348:	bd80      	pop	{r7, pc}
 801534a:	46c0      	nop			@ (mov r8, r8)
 801534c:	2001184c 	.word	0x2001184c
 8015350:	20011818 	.word	0x20011818

08015354 <ManageStateAttachedWait_DRP>:
#endif /* _DRP */

#if defined(_DRP) || (defined(_ACCESSORY) && defined(_SNK))
static uint32_t ManageStateAttachedWait_DRP(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8015354:	b580      	push	{r7, lr}
 8015356:	b084      	sub	sp, #16
 8015358:	af00      	add	r7, sp, #0
 801535a:	60b9      	str	r1, [r7, #8]
 801535c:	607a      	str	r2, [r7, #4]
 801535e:	210f      	movs	r1, #15
 8015360:	187b      	adds	r3, r7, r1
 8015362:	1c02      	adds	r2, r0, #0
 8015364:	701a      	strb	r2, [r3, #0]
  if (USBPD_PORTPOWERROLE_SRC == Ports[PortNum].params->PE_PowerRole)
 8015366:	0008      	movs	r0, r1
 8015368:	187b      	adds	r3, r7, r1
 801536a:	781a      	ldrb	r2, [r3, #0]
 801536c:	4911      	ldr	r1, [pc, #68]	@ (80153b4 <ManageStateAttachedWait_DRP+0x60>)
 801536e:	0013      	movs	r3, r2
 8015370:	011b      	lsls	r3, r3, #4
 8015372:	1a9b      	subs	r3, r3, r2
 8015374:	009b      	lsls	r3, r3, #2
 8015376:	18cb      	adds	r3, r1, r3
 8015378:	3310      	adds	r3, #16
 801537a:	681b      	ldr	r3, [r3, #0]
 801537c:	781b      	ldrb	r3, [r3, #0]
 801537e:	2204      	movs	r2, #4
 8015380:	4013      	ands	r3, r2
 8015382:	b2db      	uxtb	r3, r3
 8015384:	2b00      	cmp	r3, #0
 8015386:	d008      	beq.n	801539a <ManageStateAttachedWait_DRP+0x46>
  {
    return ManageStateAttachedWait_SRC(PortNum, pEvent, pCCXX);
 8015388:	687a      	ldr	r2, [r7, #4]
 801538a:	68b9      	ldr	r1, [r7, #8]
 801538c:	183b      	adds	r3, r7, r0
 801538e:	781b      	ldrb	r3, [r3, #0]
 8015390:	0018      	movs	r0, r3
 8015392:	f7ff fe25 	bl	8014fe0 <ManageStateAttachedWait_SRC>
 8015396:	0003      	movs	r3, r0
 8015398:	e008      	b.n	80153ac <ManageStateAttachedWait_DRP+0x58>
  }
  return ManageStateAttachedWait_SNK(PortNum, pEvent, pCCXX);
 801539a:	687a      	ldr	r2, [r7, #4]
 801539c:	68b9      	ldr	r1, [r7, #8]
 801539e:	230f      	movs	r3, #15
 80153a0:	18fb      	adds	r3, r7, r3
 80153a2:	781b      	ldrb	r3, [r3, #0]
 80153a4:	0018      	movs	r0, r3
 80153a6:	f000 f8b9 	bl	801551c <ManageStateAttachedWait_SNK>
 80153aa:	0003      	movs	r3, r0
}
 80153ac:	0018      	movs	r0, r3
 80153ae:	46bd      	mov	sp, r7
 80153b0:	b004      	add	sp, #16
 80153b2:	bd80      	pop	{r7, pc}
 80153b4:	2001184c 	.word	0x2001184c

080153b8 <ManageStateAttached_SRC>:
#endif /* _DRP || (_ACCESSORY && _SNK) */

#if defined(_SRC) || defined(_DRP)
static uint32_t ManageStateAttached_SRC(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 80153b8:	b590      	push	{r4, r7, lr}
 80153ba:	b08b      	sub	sp, #44	@ 0x2c
 80153bc:	af00      	add	r7, sp, #0
 80153be:	60b9      	str	r1, [r7, #8]
 80153c0:	607a      	str	r2, [r7, #4]
 80153c2:	210f      	movs	r1, #15
 80153c4:	187b      	adds	r3, r7, r1
 80153c6:	1c02      	adds	r2, r0, #0
 80153c8:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 80153ca:	0008      	movs	r0, r1
 80153cc:	183b      	adds	r3, r7, r0
 80153ce:	781b      	ldrb	r3, [r3, #0]
 80153d0:	011a      	lsls	r2, r3, #4
 80153d2:	4b50      	ldr	r3, [pc, #320]	@ (8015514 <ManageStateAttached_SRC+0x15c>)
 80153d4:	18d3      	adds	r3, r2, r3
 80153d6:	623b      	str	r3, [r7, #32]
  uint32_t _timing = CAD_DEFAULT_TIME;
 80153d8:	2302      	movs	r3, #2
 80153da:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) :
 80153dc:	183b      	adds	r3, r7, r0
 80153de:	781a      	ldrb	r2, [r3, #0]
 80153e0:	494d      	ldr	r1, [pc, #308]	@ (8015518 <ManageStateAttached_SRC+0x160>)
 80153e2:	0013      	movs	r3, r2
 80153e4:	011b      	lsls	r3, r3, #4
 80153e6:	1a9b      	subs	r3, r3, r2
 80153e8:	009b      	lsls	r3, r3, #2
 80153ea:	18cb      	adds	r3, r1, r3
 80153ec:	3334      	adds	r3, #52	@ 0x34
 80153ee:	681b      	ldr	r3, [r3, #0]
 80153f0:	2b01      	cmp	r3, #1
 80153f2:	d10c      	bne.n	801540e <ManageStateAttached_SRC+0x56>
 80153f4:	183b      	adds	r3, r7, r0
 80153f6:	781a      	ldrb	r2, [r3, #0]
 80153f8:	4947      	ldr	r1, [pc, #284]	@ (8015518 <ManageStateAttached_SRC+0x160>)
 80153fa:	0013      	movs	r3, r2
 80153fc:	011b      	lsls	r3, r3, #4
 80153fe:	1a9b      	subs	r3, r3, r2
 8015400:	009b      	lsls	r3, r3, #2
 8015402:	585b      	ldr	r3, [r3, r1]
 8015404:	695a      	ldr	r2, [r3, #20]
 8015406:	23c0      	movs	r3, #192	@ 0xc0
 8015408:	029b      	lsls	r3, r3, #10
 801540a:	4013      	ands	r3, r2
 801540c:	e00c      	b.n	8015428 <ManageStateAttached_SRC+0x70>
                  (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 801540e:	230f      	movs	r3, #15
 8015410:	18fb      	adds	r3, r7, r3
 8015412:	781a      	ldrb	r2, [r3, #0]
 8015414:	4940      	ldr	r1, [pc, #256]	@ (8015518 <ManageStateAttached_SRC+0x160>)
 8015416:	0013      	movs	r3, r2
 8015418:	011b      	lsls	r3, r3, #4
 801541a:	1a9b      	subs	r3, r3, r2
 801541c:	009b      	lsls	r3, r3, #2
 801541e:	585b      	ldr	r3, [r3, r1]
 8015420:	695a      	ldr	r2, [r3, #20]
  uint32_t ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) :
 8015422:	23c0      	movs	r3, #192	@ 0xc0
 8015424:	031b      	lsls	r3, r3, #12
 8015426:	4013      	ands	r3, r2
 8015428:	61fb      	str	r3, [r7, #28]
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SRC_CC1_VRD : LL_UCPD_SRC_CC2_VRD;
 801542a:	230f      	movs	r3, #15
 801542c:	18fb      	adds	r3, r7, r3
 801542e:	781a      	ldrb	r2, [r3, #0]
 8015430:	4939      	ldr	r1, [pc, #228]	@ (8015518 <ManageStateAttached_SRC+0x160>)
 8015432:	0013      	movs	r3, r2
 8015434:	011b      	lsls	r3, r3, #4
 8015436:	1a9b      	subs	r3, r3, r2
 8015438:	009b      	lsls	r3, r3, #2
 801543a:	18cb      	adds	r3, r1, r3
 801543c:	3334      	adds	r3, #52	@ 0x34
 801543e:	681b      	ldr	r3, [r3, #0]
 8015440:	2b01      	cmp	r3, #1
 8015442:	d102      	bne.n	801544a <ManageStateAttached_SRC+0x92>
 8015444:	2380      	movs	r3, #128	@ 0x80
 8015446:	025b      	lsls	r3, r3, #9
 8015448:	e001      	b.n	801544e <ManageStateAttached_SRC+0x96>
 801544a:	2380      	movs	r3, #128	@ 0x80
 801544c:	02db      	lsls	r3, r3, #11
 801544e:	61bb      	str	r3, [r7, #24]

  /* Check if CC lines is opened or switch to debug accessory */
  if (comp != ccx)
 8015450:	69ba      	ldr	r2, [r7, #24]
 8015452:	69fb      	ldr	r3, [r7, #28]
 8015454:	429a      	cmp	r2, r3
 8015456:	d04f      	beq.n	80154f8 <ManageStateAttached_SRC+0x140>
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 8015458:	6a3b      	ldr	r3, [r7, #32]
 801545a:	781b      	ldrb	r3, [r3, #0]
 801545c:	2220      	movs	r2, #32
 801545e:	4013      	ands	r3, r2
 8015460:	b2db      	uxtb	r3, r3
 8015462:	2b00      	cmp	r3, #0
 8015464:	d10c      	bne.n	8015480 <ManageStateAttached_SRC+0xc8>
    {
      _handle->CAD_tDebounce_flag   = USBPD_TRUE;
 8015466:	6a3b      	ldr	r3, [r7, #32]
 8015468:	781a      	ldrb	r2, [r3, #0]
 801546a:	2120      	movs	r1, #32
 801546c:	430a      	orrs	r2, r1
 801546e:	701a      	strb	r2, [r3, #0]
      _handle->CAD_tDebounce_start  = HAL_GetTick();
 8015470:	f7f3 f89a 	bl	80085a8 <HAL_GetTick>
 8015474:	0002      	movs	r2, r0
 8015476:	6a3b      	ldr	r3, [r7, #32]
 8015478:	609a      	str	r2, [r3, #8]
      _timing                       = CAD_TSRCDISCONNECT_THRESHOLD;
 801547a:	2302      	movs	r3, #2
 801547c:	627b      	str	r3, [r7, #36]	@ 0x24
 801547e:	e043      	b.n	8015508 <ManageStateAttached_SRC+0x150>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 8015480:	f7f3 f892 	bl	80085a8 <HAL_GetTick>
 8015484:	0002      	movs	r2, r0
 8015486:	6a3b      	ldr	r3, [r7, #32]
 8015488:	689b      	ldr	r3, [r3, #8]
 801548a:	1ad3      	subs	r3, r2, r3
 801548c:	617b      	str	r3, [r7, #20]
      if (CAD_tDebounce > CAD_TSRCDISCONNECT_THRESHOLD)
 801548e:	697b      	ldr	r3, [r7, #20]
 8015490:	2b02      	cmp	r3, #2
 8015492:	d939      	bls.n	8015508 <ManageStateAttached_SRC+0x150>
      {
        HW_SignalDetachment(PortNum);
 8015494:	240f      	movs	r4, #15
 8015496:	193b      	adds	r3, r7, r4
 8015498:	781b      	ldrb	r3, [r3, #0]
 801549a:	0018      	movs	r0, r3
 801549c:	f001 fe20 	bl	80170e0 <HW_SignalDetachment>
#ifdef _DRP
        if (USBPD_TRUE == Ports[PortNum].settings->CAD_RoleToggle)
 80154a0:	0020      	movs	r0, r4
 80154a2:	183b      	adds	r3, r7, r0
 80154a4:	781a      	ldrb	r2, [r3, #0]
 80154a6:	491c      	ldr	r1, [pc, #112]	@ (8015518 <ManageStateAttached_SRC+0x160>)
 80154a8:	0013      	movs	r3, r2
 80154aa:	011b      	lsls	r3, r3, #4
 80154ac:	1a9b      	subs	r3, r3, r2
 80154ae:	009b      	lsls	r3, r3, #2
 80154b0:	18cb      	adds	r3, r1, r3
 80154b2:	330c      	adds	r3, #12
 80154b4:	681b      	ldr	r3, [r3, #0]
 80154b6:	795b      	ldrb	r3, [r3, #5]
 80154b8:	2220      	movs	r2, #32
 80154ba:	4013      	ands	r3, r2
 80154bc:	b2db      	uxtb	r3, r3
 80154be:	2b00      	cmp	r3, #0
 80154c0:	d004      	beq.n	80154cc <ManageStateAttached_SRC+0x114>
        {
          USBPDM1_AssertRd(PortNum);
 80154c2:	183b      	adds	r3, r7, r0
 80154c4:	781b      	ldrb	r3, [r3, #0]
 80154c6:	0018      	movs	r0, r3
 80154c8:	f001 fb56 	bl	8016b78 <USBPDM1_AssertRd>
        }
#endif /* _DRP */
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 80154cc:	6a3b      	ldr	r3, [r7, #32]
 80154ce:	781a      	ldrb	r2, [r3, #0]
 80154d0:	2120      	movs	r1, #32
 80154d2:	438a      	bics	r2, r1
 80154d4:	701a      	strb	r2, [r3, #0]
        /* move inside state DETACH to avoid wrong VCONN level*/
        _handle->cstate             = USBPD_CAD_STATE_DETACH_SRC;
 80154d6:	6a3b      	ldr	r3, [r7, #32]
 80154d8:	785a      	ldrb	r2, [r3, #1]
 80154da:	213e      	movs	r1, #62	@ 0x3e
 80154dc:	438a      	bics	r2, r1
 80154de:	1c11      	adds	r1, r2, #0
 80154e0:	2216      	movs	r2, #22
 80154e2:	430a      	orrs	r2, r1
 80154e4:	705a      	strb	r2, [r3, #1]
        *pEvent                     = USBPD_CAD_EVENT_DETACHED;
 80154e6:	68bb      	ldr	r3, [r7, #8]
 80154e8:	2201      	movs	r2, #1
 80154ea:	701a      	strb	r2, [r3, #0]
        *pCCXX                      = CCNONE;
 80154ec:	687b      	ldr	r3, [r7, #4]
 80154ee:	2200      	movs	r2, #0
 80154f0:	601a      	str	r2, [r3, #0]
        _timing                     = 0;
 80154f2:	2300      	movs	r3, #0
 80154f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80154f6:	e007      	b.n	8015508 <ManageStateAttached_SRC+0x150>
    }
  }
  else
  {
    /* Reset tPDDebounce flag*/
    _handle->CAD_tDebounce_flag   = USBPD_FALSE;
 80154f8:	6a3b      	ldr	r3, [r7, #32]
 80154fa:	781a      	ldrb	r2, [r3, #0]
 80154fc:	2120      	movs	r1, #32
 80154fe:	438a      	bics	r2, r1
 8015500:	701a      	strb	r2, [r3, #0]
    _timing = CAD_INFINITE_TIME;
 8015502:	2301      	movs	r3, #1
 8015504:	425b      	negs	r3, r3
 8015506:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  return _timing;
 8015508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801550a:	0018      	movs	r0, r3
 801550c:	46bd      	mov	sp, r7
 801550e:	b00b      	add	sp, #44	@ 0x2c
 8015510:	bd90      	pop	{r4, r7, pc}
 8015512:	46c0      	nop			@ (mov r8, r8)
 8015514:	20011818 	.word	0x20011818
 8015518:	2001184c 	.word	0x2001184c

0801551c <ManageStateAttachedWait_SNK>:
#endif /* _SRC || _DRP */

#if defined(_SNK) || defined(_DRP)
static uint32_t ManageStateAttachedWait_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 801551c:	b590      	push	{r4, r7, lr}
 801551e:	b089      	sub	sp, #36	@ 0x24
 8015520:	af00      	add	r7, sp, #0
 8015522:	60b9      	str	r1, [r7, #8]
 8015524:	607a      	str	r2, [r7, #4]
 8015526:	240f      	movs	r4, #15
 8015528:	193b      	adds	r3, r7, r4
 801552a:	1c02      	adds	r2, r0, #0
 801552c:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 801552e:	193b      	adds	r3, r7, r4
 8015530:	781b      	ldrb	r3, [r3, #0]
 8015532:	011a      	lsls	r2, r3, #4
 8015534:	4b3e      	ldr	r3, [pc, #248]	@ (8015630 <ManageStateAttachedWait_SNK+0x114>)
 8015536:	18d3      	adds	r3, r2, r3
 8015538:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 801553a:	2302      	movs	r3, #2
 801553c:	61fb      	str	r3, [r7, #28]

  uint32_t CAD_tDebounce = HAL_GetTick() - _handle->CAD_tDebounce_start;
 801553e:	f7f3 f833 	bl	80085a8 <HAL_GetTick>
 8015542:	0002      	movs	r2, r0
 8015544:	69bb      	ldr	r3, [r7, #24]
 8015546:	689b      	ldr	r3, [r3, #8]
 8015548:	1ad3      	subs	r3, r2, r3
 801554a:	617b      	str	r3, [r7, #20]
  CAD_Check_HW_SNK(PortNum);
 801554c:	193b      	adds	r3, r7, r4
 801554e:	781b      	ldrb	r3, [r3, #0]
 8015550:	0018      	movs	r0, r3
 8015552:	f7ff fa87 	bl	8014a64 <CAD_Check_HW_SNK>
  if (_handle->CurrentHWcondition == HW_Attachment)
 8015556:	69bb      	ldr	r3, [r7, #24]
 8015558:	781b      	ldrb	r3, [r3, #0]
 801555a:	221c      	movs	r2, #28
 801555c:	4013      	ands	r3, r2
 801555e:	b2db      	uxtb	r3, r3
 8015560:	2b04      	cmp	r3, #4
 8015562:	d130      	bne.n	80155c6 <ManageStateAttachedWait_SNK+0xaa>
  {
    if (CAD_tDebounce > CAD_TCCDEBOUCE_THRESHOLD)
 8015564:	697b      	ldr	r3, [r7, #20]
 8015566:	2b78      	cmp	r3, #120	@ 0x78
 8015568:	d927      	bls.n	80155ba <ManageStateAttachedWait_SNK+0x9e>
    {
      if (USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum, USBPD_PWR_VSAFE5V)) /* Check if Vbus is on */
 801556a:	193b      	adds	r3, r7, r4
 801556c:	781b      	ldrb	r3, [r3, #0]
 801556e:	2101      	movs	r1, #1
 8015570:	0018      	movs	r0, r3
 8015572:	f007 ffd3 	bl	801d51c <USBPD_PWR_IF_GetVBUSStatus>
 8015576:	0003      	movs	r3, r0
 8015578:	2b01      	cmp	r3, #1
 801557a:	d11e      	bne.n	80155ba <ManageStateAttachedWait_SNK+0x9e>
      {
        HW_SignalAttachement(PortNum, _handle->cc);
 801557c:	69bb      	ldr	r3, [r7, #24]
 801557e:	781b      	ldrb	r3, [r3, #0]
 8015580:	079b      	lsls	r3, r3, #30
 8015582:	0f9b      	lsrs	r3, r3, #30
 8015584:	b2db      	uxtb	r3, r3
 8015586:	001a      	movs	r2, r3
 8015588:	193b      	adds	r3, r7, r4
 801558a:	781b      	ldrb	r3, [r3, #0]
 801558c:	0011      	movs	r1, r2
 801558e:	0018      	movs	r0, r3
 8015590:	f001 fc44 	bl	8016e1c <HW_SignalAttachement>
        _handle->cstate = USBPD_CAD_STATE_ATTACHED;
 8015594:	69bb      	ldr	r3, [r7, #24]
 8015596:	785a      	ldrb	r2, [r3, #1]
 8015598:	213e      	movs	r1, #62	@ 0x3e
 801559a:	438a      	bics	r2, r1
 801559c:	1c11      	adds	r1, r2, #0
 801559e:	2206      	movs	r2, #6
 80155a0:	430a      	orrs	r2, r1
 80155a2:	705a      	strb	r2, [r3, #1]
        *pEvent = USBPD_CAD_EVENT_ATTACHED;
 80155a4:	68bb      	ldr	r3, [r7, #8]
 80155a6:	2202      	movs	r2, #2
 80155a8:	701a      	strb	r2, [r3, #0]
        *pCCXX = _handle->cc;
 80155aa:	69bb      	ldr	r3, [r7, #24]
 80155ac:	781b      	ldrb	r3, [r3, #0]
 80155ae:	079b      	lsls	r3, r3, #30
 80155b0:	0f9b      	lsrs	r3, r3, #30
 80155b2:	b2db      	uxtb	r3, r3
 80155b4:	001a      	movs	r2, r3
 80155b6:	687b      	ldr	r3, [r7, #4]
 80155b8:	601a      	str	r2, [r3, #0]
      }
    }
    _handle->CAD_tDebounce_flag = USBPD_FALSE;
 80155ba:	69bb      	ldr	r3, [r7, #24]
 80155bc:	781a      	ldrb	r2, [r3, #0]
 80155be:	2120      	movs	r1, #32
 80155c0:	438a      	bics	r2, r1
 80155c2:	701a      	strb	r2, [r3, #0]
 80155c4:	e02e      	b.n	8015624 <ManageStateAttachedWait_SNK+0x108>
  }
  else
  {
    /* start counting of CAD_tDebounce */
    if (USBPD_FALSE == _handle->CAD_tDebounce_flag)
 80155c6:	69bb      	ldr	r3, [r7, #24]
 80155c8:	781b      	ldrb	r3, [r3, #0]
 80155ca:	2220      	movs	r2, #32
 80155cc:	4013      	ands	r3, r2
 80155ce:	b2db      	uxtb	r3, r3
 80155d0:	2b00      	cmp	r3, #0
 80155d2:	d10c      	bne.n	80155ee <ManageStateAttachedWait_SNK+0xd2>
    {
      _handle->CAD_tDebounce_start = HAL_GetTick();
 80155d4:	f7f2 ffe8 	bl	80085a8 <HAL_GetTick>
 80155d8:	0002      	movs	r2, r0
 80155da:	69bb      	ldr	r3, [r7, #24]
 80155dc:	609a      	str	r2, [r3, #8]
      _handle->CAD_tDebounce_flag = USBPD_TRUE;
 80155de:	69bb      	ldr	r3, [r7, #24]
 80155e0:	781a      	ldrb	r2, [r3, #0]
 80155e2:	2120      	movs	r1, #32
 80155e4:	430a      	orrs	r2, r1
 80155e6:	701a      	strb	r2, [r3, #0]
      _timing = CAD_TPDDEBOUCE_THRESHOLD;
 80155e8:	230c      	movs	r3, #12
 80155ea:	61fb      	str	r3, [r7, #28]
 80155ec:	e01a      	b.n	8015624 <ManageStateAttachedWait_SNK+0x108>
    }
    else /* CAD_tDebounce already running */
    {
      /* evaluate CAD_tDebounce */
      if ((HAL_GetTick() - _handle->CAD_tDebounce_start > CAD_TPDDEBOUCE_THRESHOLD))
 80155ee:	f7f2 ffdb 	bl	80085a8 <HAL_GetTick>
 80155f2:	0002      	movs	r2, r0
 80155f4:	69bb      	ldr	r3, [r7, #24]
 80155f6:	689b      	ldr	r3, [r3, #8]
 80155f8:	1ad3      	subs	r3, r2, r3
 80155fa:	2b0c      	cmp	r3, #12
 80155fc:	d912      	bls.n	8015624 <ManageStateAttachedWait_SNK+0x108>
      {
        _handle->CAD_tDebounce_flag = USBPD_FALSE;
 80155fe:	69bb      	ldr	r3, [r7, #24]
 8015600:	781a      	ldrb	r2, [r3, #0]
 8015602:	2120      	movs	r1, #32
 8015604:	438a      	bics	r2, r1
 8015606:	701a      	strb	r2, [r3, #0]
        _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 8015608:	69bb      	ldr	r3, [r7, #24]
 801560a:	785a      	ldrb	r2, [r3, #1]
 801560c:	213e      	movs	r1, #62	@ 0x3e
 801560e:	438a      	bics	r2, r1
 8015610:	1c11      	adds	r1, r2, #0
 8015612:	2202      	movs	r2, #2
 8015614:	430a      	orrs	r2, r1
 8015616:	705a      	strb	r2, [r3, #1]
        BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8015618:	230f      	movs	r3, #15
 801561a:	18fb      	adds	r3, r7, r3
 801561c:	781b      	ldrb	r3, [r3, #0]
 801561e:	0018      	movs	r0, r3
 8015620:	f008 f925 	bl	801d86e <BSP_USBPD_PWR_VBUSDeInit>
        }
#endif /* _ACCESSORY_SNK */
      }
    }
  }
  return _timing;
 8015624:	69fb      	ldr	r3, [r7, #28]
}
 8015626:	0018      	movs	r0, r3
 8015628:	46bd      	mov	sp, r7
 801562a:	b009      	add	sp, #36	@ 0x24
 801562c:	bd90      	pop	{r4, r7, pc}
 801562e:	46c0      	nop			@ (mov r8, r8)
 8015630:	20011818 	.word	0x20011818

08015634 <ManageStateAttached_SNK>:

static uint32_t ManageStateAttached_SNK(uint8_t PortNum, USBPD_CAD_EVENT *pEvent, CCxPin_TypeDef *pCCXX)
{
 8015634:	b590      	push	{r4, r7, lr}
 8015636:	b089      	sub	sp, #36	@ 0x24
 8015638:	af00      	add	r7, sp, #0
 801563a:	60b9      	str	r1, [r7, #8]
 801563c:	607a      	str	r2, [r7, #4]
 801563e:	210f      	movs	r1, #15
 8015640:	187b      	adds	r3, r7, r1
 8015642:	1c02      	adds	r2, r0, #0
 8015644:	701a      	strb	r2, [r3, #0]
  CAD_HW_HandleTypeDef *_handle = &CAD_HW_Handles[PortNum];
 8015646:	0008      	movs	r0, r1
 8015648:	183b      	adds	r3, r7, r0
 801564a:	781b      	ldrb	r3, [r3, #0]
 801564c:	011a      	lsls	r2, r3, #4
 801564e:	4b2f      	ldr	r3, [pc, #188]	@ (801570c <ManageStateAttached_SNK+0xd8>)
 8015650:	18d3      	adds	r3, r2, r3
 8015652:	61bb      	str	r3, [r7, #24]
  uint32_t _timing = CAD_DEFAULT_TIME;
 8015654:	2302      	movs	r3, #2
 8015656:	61fb      	str	r3, [r7, #28]

  uint32_t ccx;
  uint32_t comp = (Ports[PortNum].CCx == CC1) ? LL_UCPD_SNK_CC1_VOPEN : LL_UCPD_SNK_CC2_VOPEN;
 8015658:	2300      	movs	r3, #0
 801565a:	617b      	str	r3, [r7, #20]
  {
    __DSB();
  };
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 801565c:	183b      	adds	r3, r7, r0
 801565e:	781a      	ldrb	r2, [r3, #0]
 8015660:	492b      	ldr	r1, [pc, #172]	@ (8015710 <ManageStateAttached_SNK+0xdc>)
 8015662:	0013      	movs	r3, r2
 8015664:	011b      	lsls	r3, r3, #4
 8015666:	1a9b      	subs	r3, r3, r2
 8015668:	009b      	lsls	r3, r3, #2
 801566a:	18cb      	adds	r3, r1, r3
 801566c:	3334      	adds	r3, #52	@ 0x34
 801566e:	681b      	ldr	r3, [r3, #0]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 8015670:	2b01      	cmp	r3, #1
 8015672:	d10c      	bne.n	801568e <ManageStateAttached_SNK+0x5a>
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 8015674:	183b      	adds	r3, r7, r0
 8015676:	781a      	ldrb	r2, [r3, #0]
 8015678:	4925      	ldr	r1, [pc, #148]	@ (8015710 <ManageStateAttached_SNK+0xdc>)
 801567a:	0013      	movs	r3, r2
 801567c:	011b      	lsls	r3, r3, #4
 801567e:	1a9b      	subs	r3, r3, r2
 8015680:	009b      	lsls	r3, r3, #2
 8015682:	585b      	ldr	r3, [r3, r1]
 8015684:	695a      	ldr	r2, [r3, #20]
         : (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2);
 8015686:	23c0      	movs	r3, #192	@ 0xc0
 8015688:	029b      	lsls	r3, r3, #10
 801568a:	4013      	ands	r3, r2
 801568c:	e00c      	b.n	80156a8 <ManageStateAttached_SNK+0x74>
 801568e:	230f      	movs	r3, #15
 8015690:	18fb      	adds	r3, r7, r3
 8015692:	781a      	ldrb	r2, [r3, #0]
 8015694:	491e      	ldr	r1, [pc, #120]	@ (8015710 <ManageStateAttached_SNK+0xdc>)
 8015696:	0013      	movs	r3, r2
 8015698:	011b      	lsls	r3, r3, #4
 801569a:	1a9b      	subs	r3, r3, r2
 801569c:	009b      	lsls	r3, r3, #2
 801569e:	585b      	ldr	r3, [r3, r1]
 80156a0:	695a      	ldr	r2, [r3, #20]
 80156a2:	23c0      	movs	r3, #192	@ 0xc0
 80156a4:	031b      	lsls	r3, r3, #12
 80156a6:	4013      	ands	r3, r2
  ccx  = (Ports[PortNum].CCx == CC1) ? (Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1)
 80156a8:	613b      	str	r3, [r7, #16]
  if ((USBPD_TRUE == USBPD_PWR_IF_GetVBUSStatus(PortNum,
 80156aa:	240f      	movs	r4, #15
 80156ac:	193b      	adds	r3, r7, r4
 80156ae:	781b      	ldrb	r3, [r3, #0]
 80156b0:	2102      	movs	r1, #2
 80156b2:	0018      	movs	r0, r3
 80156b4:	f007 ff32 	bl	801d51c <USBPD_PWR_IF_GetVBUSStatus>
 80156b8:	0003      	movs	r3, r0
 80156ba:	2b01      	cmp	r3, #1
 80156bc:	d11e      	bne.n	80156fc <ManageStateAttached_SNK+0xc8>
                                                USBPD_PWR_SNKDETACH)) /* Check if Vbus is below disconnect threshold */
      &&
 80156be:	697a      	ldr	r2, [r7, #20]
 80156c0:	693b      	ldr	r3, [r7, #16]
 80156c2:	429a      	cmp	r2, r3
 80156c4:	d11a      	bne.n	80156fc <ManageStateAttached_SNK+0xc8>
      (comp == ccx)                                                   /* Confirm that there is no RP */
     )
  {
    HW_SignalDetachment(PortNum);
 80156c6:	193b      	adds	r3, r7, r4
 80156c8:	781b      	ldrb	r3, [r3, #0]
 80156ca:	0018      	movs	r0, r3
 80156cc:	f001 fd08 	bl	80170e0 <HW_SignalDetachment>
    /* Restart the toggle time */
    _handle->CurrentHWcondition = HW_Detachment;
 80156d0:	69bb      	ldr	r3, [r7, #24]
 80156d2:	781a      	ldrb	r2, [r3, #0]
 80156d4:	211c      	movs	r1, #28
 80156d6:	438a      	bics	r2, r1
 80156d8:	701a      	strb	r2, [r3, #0]
    _handle->cstate             = USBPD_CAD_STATE_DETACHED;
 80156da:	69bb      	ldr	r3, [r7, #24]
 80156dc:	785a      	ldrb	r2, [r3, #1]
 80156de:	213e      	movs	r1, #62	@ 0x3e
 80156e0:	438a      	bics	r2, r1
 80156e2:	1c11      	adds	r1, r2, #0
 80156e4:	2202      	movs	r2, #2
 80156e6:	430a      	orrs	r2, r1
 80156e8:	705a      	strb	r2, [r3, #1]
    if (USBPD_TRUE ==  _handle->CAD_Accessory_SNK)
    {
      _handle->CAD_tToggle_start = HAL_GetTick();
    }
#endif /* _ACCESSORY_SNK */
    *pEvent = USBPD_CAD_EVENT_DETACHED;
 80156ea:	68bb      	ldr	r3, [r7, #8]
 80156ec:	2201      	movs	r2, #1
 80156ee:	701a      	strb	r2, [r3, #0]
    *pCCXX = CCNONE;
 80156f0:	687b      	ldr	r3, [r7, #4]
 80156f2:	2200      	movs	r2, #0
 80156f4:	601a      	str	r2, [r3, #0]
    _timing = 0;
 80156f6:	2300      	movs	r3, #0
 80156f8:	61fb      	str	r3, [r7, #28]
 80156fa:	e001      	b.n	8015700 <ManageStateAttached_SNK+0xcc>
  }
  else
  {
    _timing = CAD_VBUS_POLLING_TIME;
 80156fc:	230a      	movs	r3, #10
 80156fe:	61fb      	str	r3, [r7, #28]
#if defined(_LOW_POWER) || defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS);
#endif /* _LOW_POWER || USBPDM1_VCC_FEATURE_ENABLED */

  return _timing;
 8015700:	69fb      	ldr	r3, [r7, #28]
}
 8015702:	0018      	movs	r0, r3
 8015704:	46bd      	mov	sp, r7
 8015706:	b009      	add	sp, #36	@ 0x24
 8015708:	bd90      	pop	{r4, r7, pc}
 801570a:	46c0      	nop			@ (mov r8, r8)
 801570c:	20011818 	.word	0x20011818
 8015710:	2001184c 	.word	0x2001184c

08015714 <LL_AHB1_GRP1_EnableClock>:
{
 8015714:	b580      	push	{r7, lr}
 8015716:	b084      	sub	sp, #16
 8015718:	af00      	add	r7, sp, #0
 801571a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 801571c:	4b07      	ldr	r3, [pc, #28]	@ (801573c <LL_AHB1_GRP1_EnableClock+0x28>)
 801571e:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8015720:	4b06      	ldr	r3, [pc, #24]	@ (801573c <LL_AHB1_GRP1_EnableClock+0x28>)
 8015722:	687a      	ldr	r2, [r7, #4]
 8015724:	430a      	orrs	r2, r1
 8015726:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8015728:	4b04      	ldr	r3, [pc, #16]	@ (801573c <LL_AHB1_GRP1_EnableClock+0x28>)
 801572a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801572c:	687a      	ldr	r2, [r7, #4]
 801572e:	4013      	ands	r3, r2
 8015730:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8015732:	68fb      	ldr	r3, [r7, #12]
}
 8015734:	46c0      	nop			@ (mov r8, r8)
 8015736:	46bd      	mov	sp, r7
 8015738:	b004      	add	sp, #16
 801573a:	bd80      	pop	{r7, pc}
 801573c:	40021000 	.word	0x40021000

08015740 <USBPD_HW_GetUSPDInstance>:
/* Variable containing ADC conversions results */
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/

UCPD_TypeDef *USBPD_HW_GetUSPDInstance(uint8_t PortNum)
{
 8015740:	b580      	push	{r7, lr}
 8015742:	b082      	sub	sp, #8
 8015744:	af00      	add	r7, sp, #0
 8015746:	0002      	movs	r2, r0
 8015748:	1dfb      	adds	r3, r7, #7
 801574a:	701a      	strb	r2, [r3, #0]
#if defined(UCPD_INSTANCE0) && defined(UCPD_INSTANCE1)
  return PortNum == 0u ? UCPD_INSTANCE0 : UCPD_INSTANCE1;
 801574c:	1dfb      	adds	r3, r7, #7
 801574e:	781b      	ldrb	r3, [r3, #0]
 8015750:	2b00      	cmp	r3, #0
 8015752:	d101      	bne.n	8015758 <USBPD_HW_GetUSPDInstance+0x18>
 8015754:	4b03      	ldr	r3, [pc, #12]	@ (8015764 <USBPD_HW_GetUSPDInstance+0x24>)
 8015756:	e000      	b.n	801575a <USBPD_HW_GetUSPDInstance+0x1a>
 8015758:	4b03      	ldr	r3, [pc, #12]	@ (8015768 <USBPD_HW_GetUSPDInstance+0x28>)
#else
  return UCPD_INSTANCE0;
#endif /* UCPD_INSTANCE0 && UCPD_INSTANCE1 */
}
 801575a:	0018      	movs	r0, r3
 801575c:	46bd      	mov	sp, r7
 801575e:	b002      	add	sp, #8
 8015760:	bd80      	pop	{r7, pc}
 8015762:	46c0      	nop			@ (mov r8, r8)
 8015764:	4000a000 	.word	0x4000a000
 8015768:	4000a400 	.word	0x4000a400

0801576c <USBPD_HW_Init_DMARxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMARxInstance(uint8_t PortNum)
{
 801576c:	b590      	push	{r4, r7, lr}
 801576e:	b08f      	sub	sp, #60	@ 0x3c
 8015770:	af00      	add	r7, sp, #0
 8015772:	0002      	movs	r2, r0
 8015774:	1dfb      	adds	r3, r7, #7
 8015776:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 8015778:	240c      	movs	r4, #12
 801577a:	193b      	adds	r3, r7, r4
 801577c:	0018      	movs	r0, r3
 801577e:	f7f7 fd9d 	bl	800d2bc <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8015782:	0021      	movs	r1, r4
 8015784:	187b      	adds	r3, r7, r1
 8015786:	2200      	movs	r2, #0
 8015788:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 801578a:	187b      	adds	r3, r7, r1
 801578c:	2200      	movs	r2, #0
 801578e:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 8015790:	187b      	adds	r3, r7, r1
 8015792:	2200      	movs	r2, #0
 8015794:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 8015796:	187b      	adds	r3, r7, r1
 8015798:	2280      	movs	r2, #128	@ 0x80
 801579a:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 801579c:	187b      	adds	r3, r7, r1
 801579e:	2200      	movs	r2, #0
 80157a0:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 80157a2:	187b      	adds	r3, r7, r1
 80157a4:	2200      	movs	r2, #0
 80157a6:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 80157a8:	187b      	adds	r3, r7, r1
 80157aa:	2200      	movs	r2, #0
 80157ac:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 80157ae:	187b      	adds	r3, r7, r1
 80157b0:	2200      	movs	r2, #0
 80157b2:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 80157b4:	187b      	adds	r3, r7, r1
 80157b6:	2200      	movs	r2, #0
 80157b8:	601a      	str	r2, [r3, #0]
  DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 80157ba:	187b      	adds	r3, r7, r1
 80157bc:	2280      	movs	r2, #128	@ 0x80
 80157be:	0192      	lsls	r2, r2, #6
 80157c0:	629a      	str	r2, [r3, #40]	@ 0x28

  switch (PortNum)
 80157c2:	1dfb      	adds	r3, r7, #7
 80157c4:	781b      	ldrb	r3, [r3, #0]
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d002      	beq.n	80157d0 <USBPD_HW_Init_DMARxInstance+0x64>
 80157ca:	2b01      	cmp	r3, #1
 80157cc:	d00e      	beq.n	80157ec <USBPD_HW_Init_DMARxInstance+0x80>

      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_RX, UCPDDMA_INSTANCE1_LL_CHANNEL_RX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 80157ce:	e01b      	b.n	8015808 <USBPD_HW_Init_DMARxInstance+0x9c>
      UCPDDMA_INSTANCE0_CLOCKENABLE_RX;
 80157d0:	2001      	movs	r0, #1
 80157d2:	f7ff ff9f 	bl	8015714 <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_RX;
 80157d6:	210c      	movs	r1, #12
 80157d8:	187b      	adds	r3, r7, r1
 80157da:	223a      	movs	r2, #58	@ 0x3a
 80157dc:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_RX, UCPDDMA_INSTANCE0_LL_CHANNEL_RX, &DMA_InitStruct);
 80157de:	187b      	adds	r3, r7, r1
 80157e0:	480f      	ldr	r0, [pc, #60]	@ (8015820 <USBPD_HW_Init_DMARxInstance+0xb4>)
 80157e2:	001a      	movs	r2, r3
 80157e4:	2100      	movs	r1, #0
 80157e6:	f7f7 fd29 	bl	800d23c <LL_DMA_Init>
      break;
 80157ea:	e00d      	b.n	8015808 <USBPD_HW_Init_DMARxInstance+0x9c>
      UCPDDMA_INSTANCE1_CLOCKENABLE_RX;
 80157ec:	2001      	movs	r0, #1
 80157ee:	f7ff ff91 	bl	8015714 <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE1_REQUEST_RX;
 80157f2:	210c      	movs	r1, #12
 80157f4:	187b      	adds	r3, r7, r1
 80157f6:	223c      	movs	r2, #60	@ 0x3c
 80157f8:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_RX, UCPDDMA_INSTANCE1_LL_CHANNEL_RX, &DMA_InitStruct);
 80157fa:	187b      	adds	r3, r7, r1
 80157fc:	4808      	ldr	r0, [pc, #32]	@ (8015820 <USBPD_HW_Init_DMARxInstance+0xb4>)
 80157fe:	001a      	movs	r2, r3
 8015800:	2102      	movs	r1, #2
 8015802:	f7f7 fd1b 	bl	800d23c <LL_DMA_Init>
      break;
 8015806:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_RX : UCPDDMA_INSTANCE1_CHANNEL_RX;
 8015808:	1dfb      	adds	r3, r7, #7
 801580a:	781b      	ldrb	r3, [r3, #0]
 801580c:	2b00      	cmp	r3, #0
 801580e:	d101      	bne.n	8015814 <USBPD_HW_Init_DMARxInstance+0xa8>
 8015810:	4b04      	ldr	r3, [pc, #16]	@ (8015824 <USBPD_HW_Init_DMARxInstance+0xb8>)
 8015812:	e000      	b.n	8015816 <USBPD_HW_Init_DMARxInstance+0xaa>
 8015814:	4b04      	ldr	r3, [pc, #16]	@ (8015828 <USBPD_HW_Init_DMARxInstance+0xbc>)
#else
  return UCPDDMA_INSTANCE0_CHANNEL_RX;
#endif /* UCPD_INSTANCE1 */
}
 8015816:	0018      	movs	r0, r3
 8015818:	46bd      	mov	sp, r7
 801581a:	b00f      	add	sp, #60	@ 0x3c
 801581c:	bd90      	pop	{r4, r7, pc}
 801581e:	46c0      	nop			@ (mov r8, r8)
 8015820:	40020000 	.word	0x40020000
 8015824:	40020008 	.word	0x40020008
 8015828:	40020030 	.word	0x40020030

0801582c <USBPD_HW_DeInit_DMARxInstance>:

void USBPD_HW_DeInit_DMARxInstance(uint8_t PortNum)
{
 801582c:	b580      	push	{r7, lr}
 801582e:	b082      	sub	sp, #8
 8015830:	af00      	add	r7, sp, #0
 8015832:	0002      	movs	r2, r0
 8015834:	1dfb      	adds	r3, r7, #7
 8015836:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 8015838:	46c0      	nop			@ (mov r8, r8)
 801583a:	46bd      	mov	sp, r7
 801583c:	b002      	add	sp, #8
 801583e:	bd80      	pop	{r7, pc}

08015840 <USBPD_HW_Init_DMATxInstance>:

DMA_Channel_TypeDef *USBPD_HW_Init_DMATxInstance(uint8_t PortNum)
{
 8015840:	b590      	push	{r4, r7, lr}
 8015842:	b08f      	sub	sp, #60	@ 0x3c
 8015844:	af00      	add	r7, sp, #0
 8015846:	0002      	movs	r2, r0
 8015848:	1dfb      	adds	r3, r7, #7
 801584a:	701a      	strb	r2, [r3, #0]
  LL_DMA_InitTypeDef DMA_InitStruct;

  /* Initialise the DMA */
  LL_DMA_StructInit(&DMA_InitStruct);
 801584c:	240c      	movs	r4, #12
 801584e:	193b      	adds	r3, r7, r4
 8015850:	0018      	movs	r0, r3
 8015852:	f7f7 fd33 	bl	800d2bc <LL_DMA_StructInit>
  DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 8015856:	0021      	movs	r1, r4
 8015858:	187b      	adds	r3, r7, r1
 801585a:	2210      	movs	r2, #16
 801585c:	609a      	str	r2, [r3, #8]
  DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 801585e:	187b      	adds	r3, r7, r1
 8015860:	2200      	movs	r2, #0
 8015862:	60da      	str	r2, [r3, #12]
  DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 8015864:	187b      	adds	r3, r7, r1
 8015866:	2200      	movs	r2, #0
 8015868:	611a      	str	r2, [r3, #16]
  DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 801586a:	187b      	adds	r3, r7, r1
 801586c:	2280      	movs	r2, #128	@ 0x80
 801586e:	615a      	str	r2, [r3, #20]
  DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 8015870:	187b      	adds	r3, r7, r1
 8015872:	2200      	movs	r2, #0
 8015874:	619a      	str	r2, [r3, #24]
  DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8015876:	187b      	adds	r3, r7, r1
 8015878:	2200      	movs	r2, #0
 801587a:	61da      	str	r2, [r3, #28]
  DMA_InitStruct.NbData = 0;
 801587c:	187b      	adds	r3, r7, r1
 801587e:	2200      	movs	r2, #0
 8015880:	621a      	str	r2, [r3, #32]
  DMA_InitStruct.MemoryOrM2MDstAddress = 0x0;
 8015882:	187b      	adds	r3, r7, r1
 8015884:	2200      	movs	r2, #0
 8015886:	605a      	str	r2, [r3, #4]
  DMA_InitStruct.PeriphOrM2MSrcAddress = 0x0;
 8015888:	187b      	adds	r3, r7, r1
 801588a:	2200      	movs	r2, #0
 801588c:	601a      	str	r2, [r3, #0]

  switch (PortNum)
 801588e:	1dfb      	adds	r3, r7, #7
 8015890:	781b      	ldrb	r3, [r3, #0]
 8015892:	2b00      	cmp	r3, #0
 8015894:	d002      	beq.n	801589c <USBPD_HW_Init_DMATxInstance+0x5c>
 8015896:	2b01      	cmp	r3, #1
 8015898:	d012      	beq.n	80158c0 <USBPD_HW_Init_DMATxInstance+0x80>
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_TX, UCPDDMA_INSTANCE1_LL_CHANNEL_TX, &DMA_InitStruct);
      break;
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 801589a:	e023      	b.n	80158e4 <USBPD_HW_Init_DMATxInstance+0xa4>
      UCPDDMA_INSTANCE0_CLOCKENABLE_TX;
 801589c:	2001      	movs	r0, #1
 801589e:	f7ff ff39 	bl	8015714 <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE0_REQUEST_TX;
 80158a2:	210c      	movs	r1, #12
 80158a4:	187b      	adds	r3, r7, r1
 80158a6:	223b      	movs	r2, #59	@ 0x3b
 80158a8:	625a      	str	r2, [r3, #36]	@ 0x24
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 80158aa:	187b      	adds	r3, r7, r1
 80158ac:	2280      	movs	r2, #128	@ 0x80
 80158ae:	0152      	lsls	r2, r2, #5
 80158b0:	629a      	str	r2, [r3, #40]	@ 0x28
      (void)LL_DMA_Init(UCPDDMA_INSTANCE0_DMA_TX, UCPDDMA_INSTANCE0_LL_CHANNEL_TX, &DMA_InitStruct);
 80158b2:	187b      	adds	r3, r7, r1
 80158b4:	4811      	ldr	r0, [pc, #68]	@ (80158fc <USBPD_HW_Init_DMATxInstance+0xbc>)
 80158b6:	001a      	movs	r2, r3
 80158b8:	2101      	movs	r1, #1
 80158ba:	f7f7 fcbf 	bl	800d23c <LL_DMA_Init>
      break;
 80158be:	e011      	b.n	80158e4 <USBPD_HW_Init_DMATxInstance+0xa4>
      UCPDDMA_INSTANCE1_CLOCKENABLE_TX;
 80158c0:	2001      	movs	r0, #1
 80158c2:	f7ff ff27 	bl	8015714 <LL_AHB1_GRP1_EnableClock>
      DMA_InitStruct.PeriphRequest = UCPDDMA_INSTANCE1_REQUEST_TX;
 80158c6:	210c      	movs	r1, #12
 80158c8:	187b      	adds	r3, r7, r1
 80158ca:	223d      	movs	r2, #61	@ 0x3d
 80158cc:	625a      	str	r2, [r3, #36]	@ 0x24
      DMA_InitStruct.Priority = LL_DMA_PRIORITY_MEDIUM;
 80158ce:	187b      	adds	r3, r7, r1
 80158d0:	2280      	movs	r2, #128	@ 0x80
 80158d2:	0152      	lsls	r2, r2, #5
 80158d4:	629a      	str	r2, [r3, #40]	@ 0x28
      (void)LL_DMA_Init(UCPDDMA_INSTANCE1_DMA_TX, UCPDDMA_INSTANCE1_LL_CHANNEL_TX, &DMA_InitStruct);
 80158d6:	187b      	adds	r3, r7, r1
 80158d8:	4808      	ldr	r0, [pc, #32]	@ (80158fc <USBPD_HW_Init_DMATxInstance+0xbc>)
 80158da:	001a      	movs	r2, r3
 80158dc:	2103      	movs	r1, #3
 80158de:	f7f7 fcad 	bl	800d23c <LL_DMA_Init>
      break;
 80158e2:	46c0      	nop			@ (mov r8, r8)
  }

#if defined(UCPD_INSTANCE1)
  return (PortNum == 0u) ? UCPDDMA_INSTANCE0_CHANNEL_TX : UCPDDMA_INSTANCE1_CHANNEL_TX;
 80158e4:	1dfb      	adds	r3, r7, #7
 80158e6:	781b      	ldrb	r3, [r3, #0]
 80158e8:	2b00      	cmp	r3, #0
 80158ea:	d101      	bne.n	80158f0 <USBPD_HW_Init_DMATxInstance+0xb0>
 80158ec:	4b04      	ldr	r3, [pc, #16]	@ (8015900 <USBPD_HW_Init_DMATxInstance+0xc0>)
 80158ee:	e000      	b.n	80158f2 <USBPD_HW_Init_DMATxInstance+0xb2>
 80158f0:	4b04      	ldr	r3, [pc, #16]	@ (8015904 <USBPD_HW_Init_DMATxInstance+0xc4>)
#else
  return UCPDDMA_INSTANCE0_CHANNEL_TX;
#endif /* UCPD_INSTANCE1 */
}
 80158f2:	0018      	movs	r0, r3
 80158f4:	46bd      	mov	sp, r7
 80158f6:	b00f      	add	sp, #60	@ 0x3c
 80158f8:	bd90      	pop	{r4, r7, pc}
 80158fa:	46c0      	nop			@ (mov r8, r8)
 80158fc:	40020000 	.word	0x40020000
 8015900:	4002001c 	.word	0x4002001c
 8015904:	40020044 	.word	0x40020044

08015908 <USBPD_HW_DeInit_DMATxInstance>:

void USBPD_HW_DeInit_DMATxInstance(uint8_t PortNum)
{
 8015908:	b580      	push	{r7, lr}
 801590a:	b082      	sub	sp, #8
 801590c:	af00      	add	r7, sp, #0
 801590e:	0002      	movs	r2, r0
 8015910:	1dfb      	adds	r3, r7, #7
 8015912:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
}
 8015914:	46c0      	nop			@ (mov r8, r8)
 8015916:	46bd      	mov	sp, r7
 8015918:	b002      	add	sp, #8
 801591a:	bd80      	pop	{r7, pc}

0801591c <USBPD_HW_SetFRSSignalling>:
  (void)PortNum;
  return LL_UCPD_RESISTOR_3_0A;
}

void USBPD_HW_SetFRSSignalling(uint8_t PortNum, uint8_t cc)
{
 801591c:	b580      	push	{r7, lr}
 801591e:	b082      	sub	sp, #8
 8015920:	af00      	add	r7, sp, #0
 8015922:	0002      	movs	r2, r0
 8015924:	1dfb      	adds	r3, r7, #7
 8015926:	701a      	strb	r2, [r3, #0]
 8015928:	1dbb      	adds	r3, r7, #6
 801592a:	1c0a      	adds	r2, r1, #0
 801592c:	701a      	strb	r2, [r3, #0]
  switch (PortNum)
 801592e:	1dfb      	adds	r3, r7, #7
 8015930:	781b      	ldrb	r3, [r3, #0]
 8015932:	2b00      	cmp	r3, #0
 8015934:	d002      	beq.n	801593c <USBPD_HW_SetFRSSignalling+0x20>
 8015936:	2b01      	cmp	r3, #1
 8015938:	d002      	beq.n	8015940 <USBPD_HW_SetFRSSignalling+0x24>
      }
      break;
    }
#endif /* UCPD_INSTANCE1 */
    default:
      break;
 801593a:	e002      	b.n	8015942 <USBPD_HW_SetFRSSignalling+0x26>
      break;
 801593c:	46c0      	nop			@ (mov r8, r8)
 801593e:	e000      	b.n	8015942 <USBPD_HW_SetFRSSignalling+0x26>
      break;
 8015940:	46c0      	nop			@ (mov r8, r8)
  }
}
 8015942:	46c0      	nop			@ (mov r8, r8)
 8015944:	46bd      	mov	sp, r7
 8015946:	b002      	add	sp, #8
 8015948:	bd80      	pop	{r7, pc}

0801594a <LL_UCPD_ClearFlag_TypeCEventCC2>:
  * @rmtoll IIMR          TYPECEVT2IE        LL_UCPD_ClearFlag_TypeCEventCC2
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC2(UCPD_TypeDef *UCPDx)
{
 801594a:	b580      	push	{r7, lr}
 801594c:	b082      	sub	sp, #8
 801594e:	af00      	add	r7, sp, #0
 8015950:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT2CF);
 8015952:	687b      	ldr	r3, [r7, #4]
 8015954:	699b      	ldr	r3, [r3, #24]
 8015956:	2280      	movs	r2, #128	@ 0x80
 8015958:	0212      	lsls	r2, r2, #8
 801595a:	431a      	orrs	r2, r3
 801595c:	687b      	ldr	r3, [r7, #4]
 801595e:	619a      	str	r2, [r3, #24]
}
 8015960:	46c0      	nop			@ (mov r8, r8)
 8015962:	46bd      	mov	sp, r7
 8015964:	b002      	add	sp, #8
 8015966:	bd80      	pop	{r7, pc}

08015968 <LL_UCPD_ClearFlag_TypeCEventCC1>:
  * @rmtoll IIMR          TYPECEVT1IE        LL_UCPD_ClearFlag_TypeCEventCC1
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TypeCEventCC1(UCPD_TypeDef *UCPDx)
{
 8015968:	b580      	push	{r7, lr}
 801596a:	b082      	sub	sp, #8
 801596c:	af00      	add	r7, sp, #0
 801596e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TYPECEVT1CF);
 8015970:	687b      	ldr	r3, [r7, #4]
 8015972:	699b      	ldr	r3, [r3, #24]
 8015974:	2280      	movs	r2, #128	@ 0x80
 8015976:	01d2      	lsls	r2, r2, #7
 8015978:	431a      	orrs	r2, r3
 801597a:	687b      	ldr	r3, [r7, #4]
 801597c:	619a      	str	r2, [r3, #24]
}
 801597e:	46c0      	nop			@ (mov r8, r8)
 8015980:	46bd      	mov	sp, r7
 8015982:	b002      	add	sp, #8
 8015984:	bd80      	pop	{r7, pc}

08015986 <LL_UCPD_ClearFlag_RxMsgEnd>:
  * @rmtoll ICR          RXMSGENDIE         LL_UCPD_ClearFlag_RxMsgEnd
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxMsgEnd(UCPD_TypeDef *UCPDx)
{
 8015986:	b580      	push	{r7, lr}
 8015988:	b082      	sub	sp, #8
 801598a:	af00      	add	r7, sp, #0
 801598c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXMSGENDCF);
 801598e:	687b      	ldr	r3, [r7, #4]
 8015990:	699b      	ldr	r3, [r3, #24]
 8015992:	2280      	movs	r2, #128	@ 0x80
 8015994:	0152      	lsls	r2, r2, #5
 8015996:	431a      	orrs	r2, r3
 8015998:	687b      	ldr	r3, [r7, #4]
 801599a:	619a      	str	r2, [r3, #24]
}
 801599c:	46c0      	nop			@ (mov r8, r8)
 801599e:	46bd      	mov	sp, r7
 80159a0:	b002      	add	sp, #8
 80159a2:	bd80      	pop	{r7, pc}

080159a4 <LL_UCPD_ClearFlag_RxOvr>:
  * @rmtoll ICR          RXOVRIE         LL_UCPD_ClearFlag_RxOvr
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOvr(UCPD_TypeDef *UCPDx)
{
 80159a4:	b580      	push	{r7, lr}
 80159a6:	b082      	sub	sp, #8
 80159a8:	af00      	add	r7, sp, #0
 80159aa:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXOVRCF);
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	699b      	ldr	r3, [r3, #24]
 80159b0:	2280      	movs	r2, #128	@ 0x80
 80159b2:	0112      	lsls	r2, r2, #4
 80159b4:	431a      	orrs	r2, r3
 80159b6:	687b      	ldr	r3, [r7, #4]
 80159b8:	619a      	str	r2, [r3, #24]
}
 80159ba:	46c0      	nop			@ (mov r8, r8)
 80159bc:	46bd      	mov	sp, r7
 80159be:	b002      	add	sp, #8
 80159c0:	bd80      	pop	{r7, pc}

080159c2 <LL_UCPD_ClearFlag_RxHRST>:
  * @rmtoll ICR          RXHRSTDETIE         LL_UCPD_ClearFlag_RxHRST
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxHRST(UCPD_TypeDef *UCPDx)
{
 80159c2:	b580      	push	{r7, lr}
 80159c4:	b082      	sub	sp, #8
 80159c6:	af00      	add	r7, sp, #0
 80159c8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXHRSTDETCF);
 80159ca:	687b      	ldr	r3, [r7, #4]
 80159cc:	699b      	ldr	r3, [r3, #24]
 80159ce:	2280      	movs	r2, #128	@ 0x80
 80159d0:	00d2      	lsls	r2, r2, #3
 80159d2:	431a      	orrs	r2, r3
 80159d4:	687b      	ldr	r3, [r7, #4]
 80159d6:	619a      	str	r2, [r3, #24]
}
 80159d8:	46c0      	nop			@ (mov r8, r8)
 80159da:	46bd      	mov	sp, r7
 80159dc:	b002      	add	sp, #8
 80159de:	bd80      	pop	{r7, pc}

080159e0 <LL_UCPD_ClearFlag_RxOrderSet>:
  * @rmtoll ICR          RXORDDETIE         LL_UCPD_ClearFlag_RxOrderSet
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_RxOrderSet(UCPD_TypeDef *UCPDx)
{
 80159e0:	b580      	push	{r7, lr}
 80159e2:	b082      	sub	sp, #8
 80159e4:	af00      	add	r7, sp, #0
 80159e6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_RXORDDETCF);
 80159e8:	687b      	ldr	r3, [r7, #4]
 80159ea:	699b      	ldr	r3, [r3, #24]
 80159ec:	2280      	movs	r2, #128	@ 0x80
 80159ee:	0092      	lsls	r2, r2, #2
 80159f0:	431a      	orrs	r2, r3
 80159f2:	687b      	ldr	r3, [r7, #4]
 80159f4:	619a      	str	r2, [r3, #24]
}
 80159f6:	46c0      	nop			@ (mov r8, r8)
 80159f8:	46bd      	mov	sp, r7
 80159fa:	b002      	add	sp, #8
 80159fc:	bd80      	pop	{r7, pc}

080159fe <LL_UCPD_ClearFlag_TxUND>:
  * @rmtoll ICR          TXUNDIE         LL_UCPD_ClearFlag_TxUND
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxUND(UCPD_TypeDef *UCPDx)
{
 80159fe:	b580      	push	{r7, lr}
 8015a00:	b082      	sub	sp, #8
 8015a02:	af00      	add	r7, sp, #0
 8015a04:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXUNDCF);
 8015a06:	687b      	ldr	r3, [r7, #4]
 8015a08:	699b      	ldr	r3, [r3, #24]
 8015a0a:	2240      	movs	r2, #64	@ 0x40
 8015a0c:	431a      	orrs	r2, r3
 8015a0e:	687b      	ldr	r3, [r7, #4]
 8015a10:	619a      	str	r2, [r3, #24]
}
 8015a12:	46c0      	nop			@ (mov r8, r8)
 8015a14:	46bd      	mov	sp, r7
 8015a16:	b002      	add	sp, #8
 8015a18:	bd80      	pop	{r7, pc}

08015a1a <LL_UCPD_ClearFlag_TxHRSTSENT>:
  * @rmtoll ICR          HRSTSENTIE         LL_UCPD_ClearFlag_TxHRSTSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTSENT(UCPD_TypeDef *UCPDx)
{
 8015a1a:	b580      	push	{r7, lr}
 8015a1c:	b082      	sub	sp, #8
 8015a1e:	af00      	add	r7, sp, #0
 8015a20:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTSENTCF);
 8015a22:	687b      	ldr	r3, [r7, #4]
 8015a24:	699b      	ldr	r3, [r3, #24]
 8015a26:	2220      	movs	r2, #32
 8015a28:	431a      	orrs	r2, r3
 8015a2a:	687b      	ldr	r3, [r7, #4]
 8015a2c:	619a      	str	r2, [r3, #24]
}
 8015a2e:	46c0      	nop			@ (mov r8, r8)
 8015a30:	46bd      	mov	sp, r7
 8015a32:	b002      	add	sp, #8
 8015a34:	bd80      	pop	{r7, pc}

08015a36 <LL_UCPD_ClearFlag_TxHRSTDISC>:
  * @rmtoll ICR          HRSTDISCIE         LL_UCPD_ClearFlag_TxHRSTDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxHRSTDISC(UCPD_TypeDef *UCPDx)
{
 8015a36:	b580      	push	{r7, lr}
 8015a38:	b082      	sub	sp, #8
 8015a3a:	af00      	add	r7, sp, #0
 8015a3c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_HRSTDISCCF);
 8015a3e:	687b      	ldr	r3, [r7, #4]
 8015a40:	699b      	ldr	r3, [r3, #24]
 8015a42:	2210      	movs	r2, #16
 8015a44:	431a      	orrs	r2, r3
 8015a46:	687b      	ldr	r3, [r7, #4]
 8015a48:	619a      	str	r2, [r3, #24]
}
 8015a4a:	46c0      	nop			@ (mov r8, r8)
 8015a4c:	46bd      	mov	sp, r7
 8015a4e:	b002      	add	sp, #8
 8015a50:	bd80      	pop	{r7, pc}

08015a52 <LL_UCPD_ClearFlag_TxMSGABT>:
  * @rmtoll ICR          TXMSGABTIE         LL_UCPD_ClearFlag_TxMSGABT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGABT(UCPD_TypeDef *UCPDx)
{
 8015a52:	b580      	push	{r7, lr}
 8015a54:	b082      	sub	sp, #8
 8015a56:	af00      	add	r7, sp, #0
 8015a58:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGABTCF);
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	699b      	ldr	r3, [r3, #24]
 8015a5e:	2208      	movs	r2, #8
 8015a60:	431a      	orrs	r2, r3
 8015a62:	687b      	ldr	r3, [r7, #4]
 8015a64:	619a      	str	r2, [r3, #24]
}
 8015a66:	46c0      	nop			@ (mov r8, r8)
 8015a68:	46bd      	mov	sp, r7
 8015a6a:	b002      	add	sp, #8
 8015a6c:	bd80      	pop	{r7, pc}

08015a6e <LL_UCPD_ClearFlag_TxMSGSENT>:
  * @rmtoll ICR          TXMSGSENTIE         LL_UCPD_ClearFlag_TxMSGSENT
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGSENT(UCPD_TypeDef *UCPDx)
{
 8015a6e:	b580      	push	{r7, lr}
 8015a70:	b082      	sub	sp, #8
 8015a72:	af00      	add	r7, sp, #0
 8015a74:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGSENTCF);
 8015a76:	687b      	ldr	r3, [r7, #4]
 8015a78:	699b      	ldr	r3, [r3, #24]
 8015a7a:	2204      	movs	r2, #4
 8015a7c:	431a      	orrs	r2, r3
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	619a      	str	r2, [r3, #24]
}
 8015a82:	46c0      	nop			@ (mov r8, r8)
 8015a84:	46bd      	mov	sp, r7
 8015a86:	b002      	add	sp, #8
 8015a88:	bd80      	pop	{r7, pc}

08015a8a <LL_UCPD_ClearFlag_TxMSGDISC>:
  * @rmtoll ICR          TXMSGDISCIE         LL_UCPD_ClearFlag_TxMSGDISC
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_ClearFlag_TxMSGDISC(UCPD_TypeDef *UCPDx)
{
 8015a8a:	b580      	push	{r7, lr}
 8015a8c:	b082      	sub	sp, #8
 8015a8e:	af00      	add	r7, sp, #0
 8015a90:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->ICR, UCPD_ICR_TXMSGDISCCF);
 8015a92:	687b      	ldr	r3, [r7, #4]
 8015a94:	699b      	ldr	r3, [r3, #24]
 8015a96:	2202      	movs	r2, #2
 8015a98:	431a      	orrs	r2, r3
 8015a9a:	687b      	ldr	r3, [r7, #4]
 8015a9c:	619a      	str	r2, [r3, #24]
}
 8015a9e:	46c0      	nop			@ (mov r8, r8)
 8015aa0:	46bd      	mov	sp, r7
 8015aa2:	b002      	add	sp, #8
 8015aa4:	bd80      	pop	{r7, pc}

08015aa6 <USBPD_PORT0_IRQHandler>:
/* Private function prototypes -----------------------------------------------*/
/* Private functions ---------------------------------------------------------*/
void PORTx_IRQHandler(uint8_t PortNum);

void USBPD_PORT0_IRQHandler(void)
{
 8015aa6:	b580      	push	{r7, lr}
 8015aa8:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_0);
 8015aaa:	2000      	movs	r0, #0
 8015aac:	f000 f80c 	bl	8015ac8 <PORTx_IRQHandler>
}
 8015ab0:	46c0      	nop			@ (mov r8, r8)
 8015ab2:	46bd      	mov	sp, r7
 8015ab4:	bd80      	pop	{r7, pc}

08015ab6 <USBPD_PORT1_IRQHandler>:

void USBPD_PORT1_IRQHandler(void)
{
 8015ab6:	b580      	push	{r7, lr}
 8015ab8:	af00      	add	r7, sp, #0
  PORTx_IRQHandler(USBPD_PORT_1);
 8015aba:	2001      	movs	r0, #1
 8015abc:	f000 f804 	bl	8015ac8 <PORTx_IRQHandler>
}
 8015ac0:	46c0      	nop			@ (mov r8, r8)
 8015ac2:	46bd      	mov	sp, r7
 8015ac4:	bd80      	pop	{r7, pc}
	...

08015ac8 <PORTx_IRQHandler>:

void PORTx_IRQHandler(uint8_t PortNum)
{
 8015ac8:	b580      	push	{r7, lr}
 8015aca:	b084      	sub	sp, #16
 8015acc:	af00      	add	r7, sp, #0
 8015ace:	0002      	movs	r2, r0
 8015ad0:	1dfb      	adds	r3, r7, #7
 8015ad2:	701a      	strb	r2, [r3, #0]
  UCPD_TypeDef *hucpd = Ports[PortNum].husbpd;
 8015ad4:	1dfb      	adds	r3, r7, #7
 8015ad6:	781a      	ldrb	r2, [r3, #0]
 8015ad8:	49a6      	ldr	r1, [pc, #664]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015ada:	0013      	movs	r3, r2
 8015adc:	011b      	lsls	r3, r3, #4
 8015ade:	1a9b      	subs	r3, r3, r2
 8015ae0:	009b      	lsls	r3, r3, #2
 8015ae2:	585b      	ldr	r3, [r3, r1]
 8015ae4:	60fb      	str	r3, [r7, #12]
  uint32_t _interrupt = LL_UCPD_ReadReg(hucpd, SR);
 8015ae6:	68fb      	ldr	r3, [r7, #12]
 8015ae8:	695b      	ldr	r3, [r3, #20]
 8015aea:	60bb      	str	r3, [r7, #8]
  static uint8_t ovrflag[2] = {0, 0};

  if ((hucpd->IMR & _interrupt) != 0u)
 8015aec:	68fb      	ldr	r3, [r7, #12]
 8015aee:	691b      	ldr	r3, [r3, #16]
 8015af0:	68ba      	ldr	r2, [r7, #8]
 8015af2:	4013      	ands	r3, r2
 8015af4:	d100      	bne.n	8015af8 <PORTx_IRQHandler+0x30>
 8015af6:	e1fc      	b.n	8015ef2 <PORTx_IRQHandler+0x42a>
  {
    /* TXIS no need to enable it all the transfer are done by DMA */
    if (UCPD_SR_TXMSGDISC == (_interrupt & UCPD_SR_TXMSGDISC))
 8015af8:	68bb      	ldr	r3, [r7, #8]
 8015afa:	2202      	movs	r2, #2
 8015afc:	4013      	ands	r3, r2
 8015afe:	d03c      	beq.n	8015b7a <PORTx_IRQHandler+0xb2>
    {
      /* Message has been discarded */
      LL_UCPD_ClearFlag_TxMSGDISC(hucpd);
 8015b00:	68fb      	ldr	r3, [r7, #12]
 8015b02:	0018      	movs	r0, r3
 8015b04:	f7ff ffc1 	bl	8015a8a <LL_UCPD_ClearFlag_TxMSGDISC>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8015b08:	1dfb      	adds	r3, r7, #7
 8015b0a:	781a      	ldrb	r2, [r3, #0]
 8015b0c:	4999      	ldr	r1, [pc, #612]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015b0e:	0013      	movs	r3, r2
 8015b10:	011b      	lsls	r3, r3, #4
 8015b12:	1a9b      	subs	r3, r3, r2
 8015b14:	009b      	lsls	r3, r3, #2
 8015b16:	18cb      	adds	r3, r1, r3
 8015b18:	3304      	adds	r3, #4
 8015b1a:	681b      	ldr	r3, [r3, #0]
 8015b1c:	6819      	ldr	r1, [r3, #0]
 8015b1e:	1dfb      	adds	r3, r7, #7
 8015b20:	781a      	ldrb	r2, [r3, #0]
 8015b22:	4894      	ldr	r0, [pc, #592]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015b24:	0013      	movs	r3, r2
 8015b26:	011b      	lsls	r3, r3, #4
 8015b28:	1a9b      	subs	r3, r3, r2
 8015b2a:	009b      	lsls	r3, r3, #2
 8015b2c:	18c3      	adds	r3, r0, r3
 8015b2e:	3304      	adds	r3, #4
 8015b30:	681b      	ldr	r3, [r3, #0]
 8015b32:	2201      	movs	r2, #1
 8015b34:	4391      	bics	r1, r2
 8015b36:	000a      	movs	r2, r1
 8015b38:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8015b3a:	46c0      	nop			@ (mov r8, r8)
 8015b3c:	1dfb      	adds	r3, r7, #7
 8015b3e:	781a      	ldrb	r2, [r3, #0]
 8015b40:	498c      	ldr	r1, [pc, #560]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015b42:	0013      	movs	r3, r2
 8015b44:	011b      	lsls	r3, r3, #4
 8015b46:	1a9b      	subs	r3, r3, r2
 8015b48:	009b      	lsls	r3, r3, #2
 8015b4a:	18cb      	adds	r3, r1, r3
 8015b4c:	3304      	adds	r3, #4
 8015b4e:	681b      	ldr	r3, [r3, #0]
 8015b50:	681b      	ldr	r3, [r3, #0]
 8015b52:	2201      	movs	r2, #1
 8015b54:	4013      	ands	r3, r2
 8015b56:	2b01      	cmp	r3, #1
 8015b58:	d0f0      	beq.n	8015b3c <PORTx_IRQHandler+0x74>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 1);
 8015b5a:	1dfb      	adds	r3, r7, #7
 8015b5c:	781a      	ldrb	r2, [r3, #0]
 8015b5e:	4985      	ldr	r1, [pc, #532]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015b60:	0013      	movs	r3, r2
 8015b62:	011b      	lsls	r3, r3, #4
 8015b64:	1a9b      	subs	r3, r3, r2
 8015b66:	009b      	lsls	r3, r3, #2
 8015b68:	18cb      	adds	r3, r1, r3
 8015b6a:	3314      	adds	r3, #20
 8015b6c:	681b      	ldr	r3, [r3, #0]
 8015b6e:	1dfa      	adds	r2, r7, #7
 8015b70:	7812      	ldrb	r2, [r2, #0]
 8015b72:	2101      	movs	r1, #1
 8015b74:	0010      	movs	r0, r2
 8015b76:	4798      	blx	r3
      return;
 8015b78:	e1bb      	b.n	8015ef2 <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGSENT == (_interrupt & UCPD_SR_TXMSGSENT))
 8015b7a:	68bb      	ldr	r3, [r7, #8]
 8015b7c:	2204      	movs	r2, #4
 8015b7e:	4013      	ands	r3, r2
 8015b80:	d03c      	beq.n	8015bfc <PORTx_IRQHandler+0x134>
    {
      /* Message has been fully transferred */
      LL_UCPD_ClearFlag_TxMSGSENT(hucpd);
 8015b82:	68fb      	ldr	r3, [r7, #12]
 8015b84:	0018      	movs	r0, r3
 8015b86:	f7ff ff72 	bl	8015a6e <LL_UCPD_ClearFlag_TxMSGSENT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8015b8a:	1dfb      	adds	r3, r7, #7
 8015b8c:	781a      	ldrb	r2, [r3, #0]
 8015b8e:	4979      	ldr	r1, [pc, #484]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015b90:	0013      	movs	r3, r2
 8015b92:	011b      	lsls	r3, r3, #4
 8015b94:	1a9b      	subs	r3, r3, r2
 8015b96:	009b      	lsls	r3, r3, #2
 8015b98:	18cb      	adds	r3, r1, r3
 8015b9a:	3304      	adds	r3, #4
 8015b9c:	681b      	ldr	r3, [r3, #0]
 8015b9e:	6819      	ldr	r1, [r3, #0]
 8015ba0:	1dfb      	adds	r3, r7, #7
 8015ba2:	781a      	ldrb	r2, [r3, #0]
 8015ba4:	4873      	ldr	r0, [pc, #460]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015ba6:	0013      	movs	r3, r2
 8015ba8:	011b      	lsls	r3, r3, #4
 8015baa:	1a9b      	subs	r3, r3, r2
 8015bac:	009b      	lsls	r3, r3, #2
 8015bae:	18c3      	adds	r3, r0, r3
 8015bb0:	3304      	adds	r3, #4
 8015bb2:	681b      	ldr	r3, [r3, #0]
 8015bb4:	2201      	movs	r2, #1
 8015bb6:	4391      	bics	r1, r2
 8015bb8:	000a      	movs	r2, r1
 8015bba:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8015bbc:	46c0      	nop			@ (mov r8, r8)
 8015bbe:	1dfb      	adds	r3, r7, #7
 8015bc0:	781a      	ldrb	r2, [r3, #0]
 8015bc2:	496c      	ldr	r1, [pc, #432]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015bc4:	0013      	movs	r3, r2
 8015bc6:	011b      	lsls	r3, r3, #4
 8015bc8:	1a9b      	subs	r3, r3, r2
 8015bca:	009b      	lsls	r3, r3, #2
 8015bcc:	18cb      	adds	r3, r1, r3
 8015bce:	3304      	adds	r3, #4
 8015bd0:	681b      	ldr	r3, [r3, #0]
 8015bd2:	681b      	ldr	r3, [r3, #0]
 8015bd4:	2201      	movs	r2, #1
 8015bd6:	4013      	ands	r3, r2
 8015bd8:	2b01      	cmp	r3, #1
 8015bda:	d0f0      	beq.n	8015bbe <PORTx_IRQHandler+0xf6>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 0);
 8015bdc:	1dfb      	adds	r3, r7, #7
 8015bde:	781a      	ldrb	r2, [r3, #0]
 8015be0:	4964      	ldr	r1, [pc, #400]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015be2:	0013      	movs	r3, r2
 8015be4:	011b      	lsls	r3, r3, #4
 8015be6:	1a9b      	subs	r3, r3, r2
 8015be8:	009b      	lsls	r3, r3, #2
 8015bea:	18cb      	adds	r3, r1, r3
 8015bec:	3314      	adds	r3, #20
 8015bee:	681b      	ldr	r3, [r3, #0]
 8015bf0:	1dfa      	adds	r2, r7, #7
 8015bf2:	7812      	ldrb	r2, [r2, #0]
 8015bf4:	2100      	movs	r1, #0
 8015bf6:	0010      	movs	r0, r2
 8015bf8:	4798      	blx	r3

#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */
      return;
 8015bfa:	e17a      	b.n	8015ef2 <PORTx_IRQHandler+0x42a>
    }

    if (UCPD_SR_TXMSGABT == (_interrupt & UCPD_SR_TXMSGABT))
 8015bfc:	68bb      	ldr	r3, [r7, #8]
 8015bfe:	2208      	movs	r2, #8
 8015c00:	4013      	ands	r3, r2
 8015c02:	d03c      	beq.n	8015c7e <PORTx_IRQHandler+0x1b6>
    {
      LL_UCPD_ClearFlag_TxMSGABT(hucpd);
 8015c04:	68fb      	ldr	r3, [r7, #12]
 8015c06:	0018      	movs	r0, r3
 8015c08:	f7ff ff23 	bl	8015a52 <LL_UCPD_ClearFlag_TxMSGABT>
      CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8015c0c:	1dfb      	adds	r3, r7, #7
 8015c0e:	781a      	ldrb	r2, [r3, #0]
 8015c10:	4958      	ldr	r1, [pc, #352]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015c12:	0013      	movs	r3, r2
 8015c14:	011b      	lsls	r3, r3, #4
 8015c16:	1a9b      	subs	r3, r3, r2
 8015c18:	009b      	lsls	r3, r3, #2
 8015c1a:	18cb      	adds	r3, r1, r3
 8015c1c:	3304      	adds	r3, #4
 8015c1e:	681b      	ldr	r3, [r3, #0]
 8015c20:	6819      	ldr	r1, [r3, #0]
 8015c22:	1dfb      	adds	r3, r7, #7
 8015c24:	781a      	ldrb	r2, [r3, #0]
 8015c26:	4853      	ldr	r0, [pc, #332]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015c28:	0013      	movs	r3, r2
 8015c2a:	011b      	lsls	r3, r3, #4
 8015c2c:	1a9b      	subs	r3, r3, r2
 8015c2e:	009b      	lsls	r3, r3, #2
 8015c30:	18c3      	adds	r3, r0, r3
 8015c32:	3304      	adds	r3, #4
 8015c34:	681b      	ldr	r3, [r3, #0]
 8015c36:	2201      	movs	r2, #1
 8015c38:	4391      	bics	r1, r2
 8015c3a:	000a      	movs	r2, r1
 8015c3c:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 8015c3e:	46c0      	nop			@ (mov r8, r8)
 8015c40:	1dfb      	adds	r3, r7, #7
 8015c42:	781a      	ldrb	r2, [r3, #0]
 8015c44:	494b      	ldr	r1, [pc, #300]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015c46:	0013      	movs	r3, r2
 8015c48:	011b      	lsls	r3, r3, #4
 8015c4a:	1a9b      	subs	r3, r3, r2
 8015c4c:	009b      	lsls	r3, r3, #2
 8015c4e:	18cb      	adds	r3, r1, r3
 8015c50:	3304      	adds	r3, #4
 8015c52:	681b      	ldr	r3, [r3, #0]
 8015c54:	681b      	ldr	r3, [r3, #0]
 8015c56:	2201      	movs	r2, #1
 8015c58:	4013      	ands	r3, r2
 8015c5a:	2b01      	cmp	r3, #1
 8015c5c:	d0f0      	beq.n	8015c40 <PORTx_IRQHandler+0x178>
      Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted(PortNum, 2);
 8015c5e:	1dfb      	adds	r3, r7, #7
 8015c60:	781a      	ldrb	r2, [r3, #0]
 8015c62:	4944      	ldr	r1, [pc, #272]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015c64:	0013      	movs	r3, r2
 8015c66:	011b      	lsls	r3, r3, #4
 8015c68:	1a9b      	subs	r3, r3, r2
 8015c6a:	009b      	lsls	r3, r3, #2
 8015c6c:	18cb      	adds	r3, r1, r3
 8015c6e:	3314      	adds	r3, #20
 8015c70:	681b      	ldr	r3, [r3, #0]
 8015c72:	1dfa      	adds	r2, r7, #7
 8015c74:	7812      	ldrb	r2, [r2, #0]
 8015c76:	2102      	movs	r1, #2
 8015c78:	0010      	movs	r0, r2
 8015c7a:	4798      	blx	r3
      return;
 8015c7c:	e139      	b.n	8015ef2 <PORTx_IRQHandler+0x42a>
    }

    /* HRSTDISC : hard reset sending has been discarded */
    if (UCPD_SR_HRSTDISC == (_interrupt & UCPD_SR_HRSTDISC))
 8015c7e:	68bb      	ldr	r3, [r7, #8]
 8015c80:	2210      	movs	r2, #16
 8015c82:	4013      	ands	r3, r2
 8015c84:	d004      	beq.n	8015c90 <PORTx_IRQHandler+0x1c8>
    {
      LL_UCPD_ClearFlag_TxHRSTDISC(hucpd);
 8015c86:	68fb      	ldr	r3, [r7, #12]
 8015c88:	0018      	movs	r0, r3
 8015c8a:	f7ff fed4 	bl	8015a36 <LL_UCPD_ClearFlag_TxHRSTDISC>
      return;
 8015c8e:	e130      	b.n	8015ef2 <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_HRSTSENT == (_interrupt & UCPD_SR_HRSTSENT))
 8015c90:	68bb      	ldr	r3, [r7, #8]
 8015c92:	2220      	movs	r2, #32
 8015c94:	4013      	ands	r3, r2
 8015c96:	d013      	beq.n	8015cc0 <PORTx_IRQHandler+0x1f8>
    {
      /* Answer not expected by the stack */
      LL_UCPD_ClearFlag_TxHRSTSENT(hucpd);
 8015c98:	68fb      	ldr	r3, [r7, #12]
 8015c9a:	0018      	movs	r0, r3
 8015c9c:	f7ff febd 	bl	8015a1a <LL_UCPD_ClearFlag_TxHRSTSENT>
      Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted(PortNum, USBPD_SOPTYPE_HARD_RESET);
 8015ca0:	1dfb      	adds	r3, r7, #7
 8015ca2:	781a      	ldrb	r2, [r3, #0]
 8015ca4:	4933      	ldr	r1, [pc, #204]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015ca6:	0013      	movs	r3, r2
 8015ca8:	011b      	lsls	r3, r3, #4
 8015caa:	1a9b      	subs	r3, r3, r2
 8015cac:	009b      	lsls	r3, r3, #2
 8015cae:	18cb      	adds	r3, r1, r3
 8015cb0:	3324      	adds	r3, #36	@ 0x24
 8015cb2:	681b      	ldr	r3, [r3, #0]
 8015cb4:	1dfa      	adds	r2, r7, #7
 8015cb6:	7812      	ldrb	r2, [r2, #0]
 8015cb8:	2105      	movs	r1, #5
 8015cba:	0010      	movs	r0, r2
 8015cbc:	4798      	blx	r3
      return;
 8015cbe:	e118      	b.n	8015ef2 <PORTx_IRQHandler+0x42a>
    }

    /* TXUND : tx underrun detected */
    if (UCPD_SR_TXUND == (_interrupt & UCPD_SR_TXUND))
 8015cc0:	68bb      	ldr	r3, [r7, #8]
 8015cc2:	2240      	movs	r2, #64	@ 0x40
 8015cc4:	4013      	ands	r3, r2
 8015cc6:	d004      	beq.n	8015cd2 <PORTx_IRQHandler+0x20a>
    {
      /* Nothing to do.
         The port partner checks the message integrity with CRC, so PRL will repeat the sending.
         Can be used for debugging purpose */
      LL_UCPD_ClearFlag_TxUND(hucpd);
 8015cc8:	68fb      	ldr	r3, [r7, #12]
 8015cca:	0018      	movs	r0, r3
 8015ccc:	f7ff fe97 	bl	80159fe <LL_UCPD_ClearFlag_TxUND>
      return;
 8015cd0:	e10f      	b.n	8015ef2 <PORTx_IRQHandler+0x42a>
    }

    /* RXNE : not needed the stack only perform transfer by DMA */
    /* RXORDDET: not needed so stack will not enabled this interrupt */
    if (UCPD_SR_RXORDDET == (_interrupt & UCPD_SR_RXORDDET))
 8015cd2:	68ba      	ldr	r2, [r7, #8]
 8015cd4:	2380      	movs	r3, #128	@ 0x80
 8015cd6:	009b      	lsls	r3, r3, #2
 8015cd8:	4013      	ands	r3, r2
 8015cda:	d023      	beq.n	8015d24 <PORTx_IRQHandler+0x25c>
    {
      if (LL_UCPD_RXORDSET_CABLE_RESET == hucpd->RX_ORDSET)
 8015cdc:	68fb      	ldr	r3, [r7, #12]
 8015cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015ce0:	2b05      	cmp	r3, #5
 8015ce2:	d10e      	bne.n	8015d02 <PORTx_IRQHandler+0x23a>
      {
        /* Cable reset detected */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 8015ce4:	1dfb      	adds	r3, r7, #7
 8015ce6:	781a      	ldrb	r2, [r3, #0]
 8015ce8:	4922      	ldr	r1, [pc, #136]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015cea:	0013      	movs	r3, r2
 8015cec:	011b      	lsls	r3, r3, #4
 8015cee:	1a9b      	subs	r3, r3, r2
 8015cf0:	009b      	lsls	r3, r3, #2
 8015cf2:	18cb      	adds	r3, r1, r3
 8015cf4:	331c      	adds	r3, #28
 8015cf6:	681b      	ldr	r3, [r3, #0]
 8015cf8:	1dfa      	adds	r2, r7, #7
 8015cfa:	7812      	ldrb	r2, [r2, #0]
 8015cfc:	2106      	movs	r1, #6
 8015cfe:	0010      	movs	r0, r2
 8015d00:	4798      	blx	r3
      }
      LL_UCPD_ClearFlag_RxOrderSet(hucpd);
 8015d02:	68fb      	ldr	r3, [r7, #12]
 8015d04:	0018      	movs	r0, r3
 8015d06:	f7ff fe6b 	bl	80159e0 <LL_UCPD_ClearFlag_RxOrderSet>
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */

      /* Forbid message sending */
      Ports[PortNum].RXStatus = USBPD_TRUE;
 8015d0a:	1dfb      	adds	r3, r7, #7
 8015d0c:	781a      	ldrb	r2, [r3, #0]
 8015d0e:	4919      	ldr	r1, [pc, #100]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015d10:	2038      	movs	r0, #56	@ 0x38
 8015d12:	0013      	movs	r3, r2
 8015d14:	011b      	lsls	r3, r3, #4
 8015d16:	1a9b      	subs	r3, r3, r2
 8015d18:	009b      	lsls	r3, r3, #2
 8015d1a:	18cb      	adds	r3, r1, r3
 8015d1c:	181b      	adds	r3, r3, r0
 8015d1e:	2201      	movs	r2, #1
 8015d20:	701a      	strb	r2, [r3, #0]
      return;
 8015d22:	e0e6      	b.n	8015ef2 <PORTx_IRQHandler+0x42a>
    }

    /* Check RXHRSTDET */
    if (UCPD_SR_RXHRSTDET == (_interrupt & UCPD_SR_RXHRSTDET))
 8015d24:	68ba      	ldr	r2, [r7, #8]
 8015d26:	2380      	movs	r3, #128	@ 0x80
 8015d28:	00db      	lsls	r3, r3, #3
 8015d2a:	4013      	ands	r3, r2
 8015d2c:	d013      	beq.n	8015d56 <PORTx_IRQHandler+0x28e>
    {
      Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_HARD_RESET);
 8015d2e:	1dfb      	adds	r3, r7, #7
 8015d30:	781a      	ldrb	r2, [r3, #0]
 8015d32:	4910      	ldr	r1, [pc, #64]	@ (8015d74 <PORTx_IRQHandler+0x2ac>)
 8015d34:	0013      	movs	r3, r2
 8015d36:	011b      	lsls	r3, r3, #4
 8015d38:	1a9b      	subs	r3, r3, r2
 8015d3a:	009b      	lsls	r3, r3, #2
 8015d3c:	18cb      	adds	r3, r1, r3
 8015d3e:	331c      	adds	r3, #28
 8015d40:	681b      	ldr	r3, [r3, #0]
 8015d42:	1dfa      	adds	r2, r7, #7
 8015d44:	7812      	ldrb	r2, [r2, #0]
 8015d46:	2105      	movs	r1, #5
 8015d48:	0010      	movs	r0, r2
 8015d4a:	4798      	blx	r3
      LL_UCPD_ClearFlag_RxHRST(hucpd);
 8015d4c:	68fb      	ldr	r3, [r7, #12]
 8015d4e:	0018      	movs	r0, r3
 8015d50:	f7ff fe37 	bl	80159c2 <LL_UCPD_ClearFlag_RxHRST>
      return;
 8015d54:	e0cd      	b.n	8015ef2 <PORTx_IRQHandler+0x42a>
    }

    /* Check RXOVR */
    if (UCPD_SR_RXOVR == (_interrupt & UCPD_SR_RXOVR))
 8015d56:	68ba      	ldr	r2, [r7, #8]
 8015d58:	2380      	movs	r3, #128	@ 0x80
 8015d5a:	011b      	lsls	r3, r3, #4
 8015d5c:	4013      	ands	r3, r2
 8015d5e:	d00d      	beq.n	8015d7c <PORTx_IRQHandler+0x2b4>
    {
      /* Nothing to do, the message will be discarded and port Partner will try sending again. */
      ovrflag[PortNum] = 1;
 8015d60:	1dfb      	adds	r3, r7, #7
 8015d62:	781b      	ldrb	r3, [r3, #0]
 8015d64:	4a04      	ldr	r2, [pc, #16]	@ (8015d78 <PORTx_IRQHandler+0x2b0>)
 8015d66:	2101      	movs	r1, #1
 8015d68:	54d1      	strb	r1, [r2, r3]
      LL_UCPD_ClearFlag_RxOvr(hucpd);
 8015d6a:	68fb      	ldr	r3, [r7, #12]
 8015d6c:	0018      	movs	r0, r3
 8015d6e:	f7ff fe19 	bl	80159a4 <LL_UCPD_ClearFlag_RxOvr>
      return;
 8015d72:	e0be      	b.n	8015ef2 <PORTx_IRQHandler+0x42a>
 8015d74:	2001184c 	.word	0x2001184c
 8015d78:	20011838 	.word	0x20011838
    }

    /* Check RXMSGEND an Rx message has been received */
    if (UCPD_SR_RXMSGEND == (_interrupt & UCPD_SR_RXMSGEND))
 8015d7c:	68ba      	ldr	r2, [r7, #8]
 8015d7e:	2380      	movs	r3, #128	@ 0x80
 8015d80:	015b      	lsls	r3, r3, #5
 8015d82:	4013      	ands	r3, r2
 8015d84:	d100      	bne.n	8015d88 <PORTx_IRQHandler+0x2c0>
 8015d86:	e096      	b.n	8015eb6 <PORTx_IRQHandler+0x3ee>
    {
      Ports[PortNum].RXStatus = USBPD_FALSE;
 8015d88:	1dfb      	adds	r3, r7, #7
 8015d8a:	781a      	ldrb	r2, [r3, #0]
 8015d8c:	495a      	ldr	r1, [pc, #360]	@ (8015ef8 <PORTx_IRQHandler+0x430>)
 8015d8e:	2038      	movs	r0, #56	@ 0x38
 8015d90:	0013      	movs	r3, r2
 8015d92:	011b      	lsls	r3, r3, #4
 8015d94:	1a9b      	subs	r3, r3, r2
 8015d96:	009b      	lsls	r3, r3, #2
 8015d98:	18cb      	adds	r3, r1, r3
 8015d9a:	181b      	adds	r3, r3, r0
 8015d9c:	2200      	movs	r2, #0
 8015d9e:	701a      	strb	r2, [r3, #0]

      /* For DMA mode, add a check to ensure the number of data received matches
         the number of data received by UCPD */
      LL_UCPD_ClearFlag_RxMsgEnd(hucpd);
 8015da0:	68fb      	ldr	r3, [r7, #12]
 8015da2:	0018      	movs	r0, r3
 8015da4:	f7ff fdef 	bl	8015986 <LL_UCPD_ClearFlag_RxMsgEnd>

      /* Disable DMA */
      CLEAR_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 8015da8:	1dfb      	adds	r3, r7, #7
 8015daa:	781a      	ldrb	r2, [r3, #0]
 8015dac:	4952      	ldr	r1, [pc, #328]	@ (8015ef8 <PORTx_IRQHandler+0x430>)
 8015dae:	0013      	movs	r3, r2
 8015db0:	011b      	lsls	r3, r3, #4
 8015db2:	1a9b      	subs	r3, r3, r2
 8015db4:	009b      	lsls	r3, r3, #2
 8015db6:	18cb      	adds	r3, r1, r3
 8015db8:	3308      	adds	r3, #8
 8015dba:	681b      	ldr	r3, [r3, #0]
 8015dbc:	6819      	ldr	r1, [r3, #0]
 8015dbe:	1dfb      	adds	r3, r7, #7
 8015dc0:	781a      	ldrb	r2, [r3, #0]
 8015dc2:	484d      	ldr	r0, [pc, #308]	@ (8015ef8 <PORTx_IRQHandler+0x430>)
 8015dc4:	0013      	movs	r3, r2
 8015dc6:	011b      	lsls	r3, r3, #4
 8015dc8:	1a9b      	subs	r3, r3, r2
 8015dca:	009b      	lsls	r3, r3, #2
 8015dcc:	18c3      	adds	r3, r0, r3
 8015dce:	3308      	adds	r3, #8
 8015dd0:	681b      	ldr	r3, [r3, #0]
 8015dd2:	2201      	movs	r2, #1
 8015dd4:	4391      	bics	r1, r2
 8015dd6:	000a      	movs	r2, r1
 8015dd8:	601a      	str	r2, [r3, #0]
      while ((Ports[PortNum].hdmarx->CCR & DMA_CCR_EN) == DMA_CCR_EN);
 8015dda:	46c0      	nop			@ (mov r8, r8)
 8015ddc:	1dfb      	adds	r3, r7, #7
 8015dde:	781a      	ldrb	r2, [r3, #0]
 8015de0:	4945      	ldr	r1, [pc, #276]	@ (8015ef8 <PORTx_IRQHandler+0x430>)
 8015de2:	0013      	movs	r3, r2
 8015de4:	011b      	lsls	r3, r3, #4
 8015de6:	1a9b      	subs	r3, r3, r2
 8015de8:	009b      	lsls	r3, r3, #2
 8015dea:	18cb      	adds	r3, r1, r3
 8015dec:	3308      	adds	r3, #8
 8015dee:	681b      	ldr	r3, [r3, #0]
 8015df0:	681b      	ldr	r3, [r3, #0]
 8015df2:	2201      	movs	r2, #1
 8015df4:	4013      	ands	r3, r2
 8015df6:	2b01      	cmp	r3, #1
 8015df8:	d0f0      	beq.n	8015ddc <PORTx_IRQHandler+0x314>

      /* Ready for next transaction */
      WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8015dfa:	1dfb      	adds	r3, r7, #7
 8015dfc:	781a      	ldrb	r2, [r3, #0]
 8015dfe:	493e      	ldr	r1, [pc, #248]	@ (8015ef8 <PORTx_IRQHandler+0x430>)
 8015e00:	0013      	movs	r3, r2
 8015e02:	011b      	lsls	r3, r3, #4
 8015e04:	1a9b      	subs	r3, r3, r2
 8015e06:	009b      	lsls	r3, r3, #2
 8015e08:	18cb      	adds	r3, r1, r3
 8015e0a:	3330      	adds	r3, #48	@ 0x30
 8015e0c:	6818      	ldr	r0, [r3, #0]
 8015e0e:	1dfb      	adds	r3, r7, #7
 8015e10:	781a      	ldrb	r2, [r3, #0]
 8015e12:	4939      	ldr	r1, [pc, #228]	@ (8015ef8 <PORTx_IRQHandler+0x430>)
 8015e14:	0013      	movs	r3, r2
 8015e16:	011b      	lsls	r3, r3, #4
 8015e18:	1a9b      	subs	r3, r3, r2
 8015e1a:	009b      	lsls	r3, r3, #2
 8015e1c:	18cb      	adds	r3, r1, r3
 8015e1e:	3308      	adds	r3, #8
 8015e20:	681b      	ldr	r3, [r3, #0]
 8015e22:	0002      	movs	r2, r0
 8015e24:	60da      	str	r2, [r3, #12]
      WRITE_REG(Ports[PortNum].hdmarx->CNDTR, SIZE_MAX_PD_TRANSACTION_UNCHUNK);
 8015e26:	1dfb      	adds	r3, r7, #7
 8015e28:	781a      	ldrb	r2, [r3, #0]
 8015e2a:	4933      	ldr	r1, [pc, #204]	@ (8015ef8 <PORTx_IRQHandler+0x430>)
 8015e2c:	0013      	movs	r3, r2
 8015e2e:	011b      	lsls	r3, r3, #4
 8015e30:	1a9b      	subs	r3, r3, r2
 8015e32:	009b      	lsls	r3, r3, #2
 8015e34:	18cb      	adds	r3, r1, r3
 8015e36:	3308      	adds	r3, #8
 8015e38:	681b      	ldr	r3, [r3, #0]
 8015e3a:	2284      	movs	r2, #132	@ 0x84
 8015e3c:	0052      	lsls	r2, r2, #1
 8015e3e:	605a      	str	r2, [r3, #4]

      /* Enable the DMA */
      SET_BIT(Ports[PortNum].hdmarx->CCR, DMA_CCR_EN);
 8015e40:	1dfb      	adds	r3, r7, #7
 8015e42:	781a      	ldrb	r2, [r3, #0]
 8015e44:	492c      	ldr	r1, [pc, #176]	@ (8015ef8 <PORTx_IRQHandler+0x430>)
 8015e46:	0013      	movs	r3, r2
 8015e48:	011b      	lsls	r3, r3, #4
 8015e4a:	1a9b      	subs	r3, r3, r2
 8015e4c:	009b      	lsls	r3, r3, #2
 8015e4e:	18cb      	adds	r3, r1, r3
 8015e50:	3308      	adds	r3, #8
 8015e52:	681b      	ldr	r3, [r3, #0]
 8015e54:	6819      	ldr	r1, [r3, #0]
 8015e56:	1dfb      	adds	r3, r7, #7
 8015e58:	781a      	ldrb	r2, [r3, #0]
 8015e5a:	4827      	ldr	r0, [pc, #156]	@ (8015ef8 <PORTx_IRQHandler+0x430>)
 8015e5c:	0013      	movs	r3, r2
 8015e5e:	011b      	lsls	r3, r3, #4
 8015e60:	1a9b      	subs	r3, r3, r2
 8015e62:	009b      	lsls	r3, r3, #2
 8015e64:	18c3      	adds	r3, r0, r3
 8015e66:	3308      	adds	r3, #8
 8015e68:	681b      	ldr	r3, [r3, #0]
 8015e6a:	2201      	movs	r2, #1
 8015e6c:	430a      	orrs	r2, r1
 8015e6e:	601a      	str	r2, [r3, #0]
#if defined(_LOW_POWER)
      UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_ENABLE);
#endif /* _LOW_POWER */

      if (((_interrupt & UCPD_SR_RXERR) == 0u) && (ovrflag[PortNum] == 0u))
 8015e70:	68ba      	ldr	r2, [r7, #8]
 8015e72:	2380      	movs	r3, #128	@ 0x80
 8015e74:	019b      	lsls	r3, r3, #6
 8015e76:	4013      	ands	r3, r2
 8015e78:	d117      	bne.n	8015eaa <PORTx_IRQHandler+0x3e2>
 8015e7a:	1dfb      	adds	r3, r7, #7
 8015e7c:	781b      	ldrb	r3, [r3, #0]
 8015e7e:	4a1f      	ldr	r2, [pc, #124]	@ (8015efc <PORTx_IRQHandler+0x434>)
 8015e80:	5cd3      	ldrb	r3, [r2, r3]
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	d111      	bne.n	8015eaa <PORTx_IRQHandler+0x3e2>
      {
        /* Rx message has been received without error */
        Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed(PortNum, hucpd->RX_ORDSET & UCPD_RX_ORDSET_RXORDSET);
 8015e86:	1dfb      	adds	r3, r7, #7
 8015e88:	781a      	ldrb	r2, [r3, #0]
 8015e8a:	491b      	ldr	r1, [pc, #108]	@ (8015ef8 <PORTx_IRQHandler+0x430>)
 8015e8c:	0013      	movs	r3, r2
 8015e8e:	011b      	lsls	r3, r3, #4
 8015e90:	1a9b      	subs	r3, r3, r2
 8015e92:	009b      	lsls	r3, r3, #2
 8015e94:	18cb      	adds	r3, r1, r3
 8015e96:	3320      	adds	r3, #32
 8015e98:	681a      	ldr	r2, [r3, #0]
 8015e9a:	68fb      	ldr	r3, [r7, #12]
 8015e9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015e9e:	2107      	movs	r1, #7
 8015ea0:	4019      	ands	r1, r3
 8015ea2:	1dfb      	adds	r3, r7, #7
 8015ea4:	781b      	ldrb	r3, [r3, #0]
 8015ea6:	0018      	movs	r0, r3
 8015ea8:	4790      	blx	r2
      }
      ovrflag[PortNum] = 0;
 8015eaa:	1dfb      	adds	r3, r7, #7
 8015eac:	781b      	ldrb	r3, [r3, #0]
 8015eae:	4a13      	ldr	r2, [pc, #76]	@ (8015efc <PORTx_IRQHandler+0x434>)
 8015eb0:	2100      	movs	r1, #0
 8015eb2:	54d1      	strb	r1, [r2, r3]
      return;
 8015eb4:	e01d      	b.n	8015ef2 <PORTx_IRQHandler+0x42a>
    }

    /* Check TYPECEVT1IE/TYPECEVT1IE || check TYPECEVT2IE/TYPECEVT2IE */
    if ((UCPD_SR_TYPECEVT1 == (_interrupt & UCPD_SR_TYPECEVT1))
 8015eb6:	68ba      	ldr	r2, [r7, #8]
 8015eb8:	2380      	movs	r3, #128	@ 0x80
 8015eba:	01db      	lsls	r3, r3, #7
 8015ebc:	4013      	ands	r3, r2
 8015ebe:	d104      	bne.n	8015eca <PORTx_IRQHandler+0x402>
        || (UCPD_SR_TYPECEVT2 == (_interrupt & UCPD_SR_TYPECEVT2)))
 8015ec0:	68ba      	ldr	r2, [r7, #8]
 8015ec2:	2380      	movs	r3, #128	@ 0x80
 8015ec4:	021b      	lsls	r3, r3, #8
 8015ec6:	4013      	ands	r3, r2
 8015ec8:	d013      	beq.n	8015ef2 <PORTx_IRQHandler+0x42a>
    {
      /* Clear both interrupt */
      LL_UCPD_ClearFlag_TypeCEventCC1(hucpd);
 8015eca:	68fb      	ldr	r3, [r7, #12]
 8015ecc:	0018      	movs	r0, r3
 8015ece:	f7ff fd4b 	bl	8015968 <LL_UCPD_ClearFlag_TypeCEventCC1>
      LL_UCPD_ClearFlag_TypeCEventCC2(hucpd);
 8015ed2:	68fb      	ldr	r3, [r7, #12]
 8015ed4:	0018      	movs	r0, r3
 8015ed6:	f7ff fd38 	bl	801594a <LL_UCPD_ClearFlag_TypeCEventCC2>
      Ports[PortNum].USBPD_CAD_WakeUp();
 8015eda:	1dfb      	adds	r3, r7, #7
 8015edc:	781a      	ldrb	r2, [r3, #0]
 8015ede:	4906      	ldr	r1, [pc, #24]	@ (8015ef8 <PORTx_IRQHandler+0x430>)
 8015ee0:	0013      	movs	r3, r2
 8015ee2:	011b      	lsls	r3, r3, #4
 8015ee4:	1a9b      	subs	r3, r3, r2
 8015ee6:	009b      	lsls	r3, r3, #2
 8015ee8:	18cb      	adds	r3, r1, r3
 8015eea:	332c      	adds	r3, #44	@ 0x2c
 8015eec:	681b      	ldr	r3, [r3, #0]
 8015eee:	4798      	blx	r3
      /* Wakeup CAD to check the detection event */
      return;
 8015ef0:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
#endif /* _FRS */
  }
}
 8015ef2:	46bd      	mov	sp, r7
 8015ef4:	b004      	add	sp, #16
 8015ef6:	bd80      	pop	{r7, pc}
 8015ef8:	2001184c 	.word	0x2001184c
 8015efc:	20011838 	.word	0x20011838

08015f00 <USBPD_PHY_Init>:
  * @param  SupportedSOP  bit field of the supported SOP
  * @retval status        @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Init(uint8_t PortNum, const USBPD_PHY_Callbacks *pCallbacks, uint8_t *pRxBuffer,
                                   USBPD_PortPowerRole_TypeDef PowerRole, uint32_t SupportedSOP)
{
 8015f00:	b590      	push	{r4, r7, lr}
 8015f02:	b085      	sub	sp, #20
 8015f04:	af00      	add	r7, sp, #0
 8015f06:	60b9      	str	r1, [r7, #8]
 8015f08:	607a      	str	r2, [r7, #4]
 8015f0a:	603b      	str	r3, [r7, #0]
 8015f0c:	240f      	movs	r4, #15
 8015f0e:	193b      	adds	r3, r7, r4
 8015f10:	1c02      	adds	r2, r0, #0
 8015f12:	701a      	strb	r2, [r3, #0]
  (void)PowerRole;

  /* set all callbacks */
  Ports[PortNum].cbs.USBPD_HW_IF_TxCompleted            = pCallbacks->USBPD_PHY_TxCompleted;
 8015f14:	193b      	adds	r3, r7, r4
 8015f16:	781a      	ldrb	r2, [r3, #0]
 8015f18:	68bb      	ldr	r3, [r7, #8]
 8015f1a:	6919      	ldr	r1, [r3, #16]
 8015f1c:	4830      	ldr	r0, [pc, #192]	@ (8015fe0 <USBPD_PHY_Init+0xe0>)
 8015f1e:	0013      	movs	r3, r2
 8015f20:	011b      	lsls	r3, r3, #4
 8015f22:	1a9b      	subs	r3, r3, r2
 8015f24:	009b      	lsls	r3, r3, #2
 8015f26:	18c3      	adds	r3, r0, r3
 8015f28:	3314      	adds	r3, #20
 8015f2a:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_BistCompleted          = pCallbacks->USBPD_PHY_BistCompleted;
 8015f2c:	193b      	adds	r3, r7, r4
 8015f2e:	781a      	ldrb	r2, [r3, #0]
 8015f30:	68bb      	ldr	r3, [r7, #8]
 8015f32:	68d9      	ldr	r1, [r3, #12]
 8015f34:	482a      	ldr	r0, [pc, #168]	@ (8015fe0 <USBPD_PHY_Init+0xe0>)
 8015f36:	0013      	movs	r3, r2
 8015f38:	011b      	lsls	r3, r3, #4
 8015f3a:	1a9b      	subs	r3, r3, r2
 8015f3c:	009b      	lsls	r3, r3, #2
 8015f3e:	18c3      	adds	r3, r0, r3
 8015f40:	3318      	adds	r3, #24
 8015f42:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication     = pCallbacks->USBPD_PHY_ResetIndication;
 8015f44:	193b      	adds	r3, r7, r4
 8015f46:	781a      	ldrb	r2, [r3, #0]
 8015f48:	68bb      	ldr	r3, [r7, #8]
 8015f4a:	6859      	ldr	r1, [r3, #4]
 8015f4c:	4824      	ldr	r0, [pc, #144]	@ (8015fe0 <USBPD_PHY_Init+0xe0>)
 8015f4e:	0013      	movs	r3, r2
 8015f50:	011b      	lsls	r3, r3, #4
 8015f52:	1a9b      	subs	r3, r3, r2
 8015f54:	009b      	lsls	r3, r3, #2
 8015f56:	18c3      	adds	r3, r0, r3
 8015f58:	331c      	adds	r3, #28
 8015f5a:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_RX_Completed           = PHY_Rx_Completed;
 8015f5c:	193b      	adds	r3, r7, r4
 8015f5e:	781a      	ldrb	r2, [r3, #0]
 8015f60:	491f      	ldr	r1, [pc, #124]	@ (8015fe0 <USBPD_PHY_Init+0xe0>)
 8015f62:	0013      	movs	r3, r2
 8015f64:	011b      	lsls	r3, r3, #4
 8015f66:	1a9b      	subs	r3, r3, r2
 8015f68:	009b      	lsls	r3, r3, #2
 8015f6a:	18cb      	adds	r3, r1, r3
 8015f6c:	3320      	adds	r3, #32
 8015f6e:	4a1d      	ldr	r2, [pc, #116]	@ (8015fe4 <USBPD_PHY_Init+0xe4>)
 8015f70:	601a      	str	r2, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_HardResetCompleted  = pCallbacks->USBPD_PHY_ResetCompleted;
 8015f72:	193b      	adds	r3, r7, r4
 8015f74:	781a      	ldrb	r2, [r3, #0]
 8015f76:	68bb      	ldr	r3, [r7, #8]
 8015f78:	6899      	ldr	r1, [r3, #8]
 8015f7a:	4819      	ldr	r0, [pc, #100]	@ (8015fe0 <USBPD_PHY_Init+0xe0>)
 8015f7c:	0013      	movs	r3, r2
 8015f7e:	011b      	lsls	r3, r3, #4
 8015f80:	1a9b      	subs	r3, r3, r2
 8015f82:	009b      	lsls	r3, r3, #2
 8015f84:	18c3      	adds	r3, r0, r3
 8015f86:	3324      	adds	r3, #36	@ 0x24
 8015f88:	6019      	str	r1, [r3, #0]
  Ports[PortNum].cbs.USBPD_HW_IF_TX_FRSReception        = pCallbacks->USBPD_PHY_FastRoleSwapReception;
 8015f8a:	193b      	adds	r3, r7, r4
 8015f8c:	781a      	ldrb	r2, [r3, #0]
 8015f8e:	68bb      	ldr	r3, [r7, #8]
 8015f90:	6959      	ldr	r1, [r3, #20]
 8015f92:	4813      	ldr	r0, [pc, #76]	@ (8015fe0 <USBPD_PHY_Init+0xe0>)
 8015f94:	0013      	movs	r3, r2
 8015f96:	011b      	lsls	r3, r3, #4
 8015f98:	1a9b      	subs	r3, r3, r2
 8015f9a:	009b      	lsls	r3, r3, #2
 8015f9c:	18c3      	adds	r3, r0, r3
 8015f9e:	3328      	adds	r3, #40	@ 0x28
 8015fa0:	6019      	str	r1, [r3, #0]
  /* Initialize the hardware for the port */
  Ports[PortNum].ptr_RxBuff = pRxBuffer;
 8015fa2:	193b      	adds	r3, r7, r4
 8015fa4:	781a      	ldrb	r2, [r3, #0]
 8015fa6:	490e      	ldr	r1, [pc, #56]	@ (8015fe0 <USBPD_PHY_Init+0xe0>)
 8015fa8:	0013      	movs	r3, r2
 8015faa:	011b      	lsls	r3, r3, #4
 8015fac:	1a9b      	subs	r3, r3, r2
 8015fae:	009b      	lsls	r3, r3, #2
 8015fb0:	18cb      	adds	r3, r1, r3
 8015fb2:	3330      	adds	r3, #48	@ 0x30
 8015fb4:	687a      	ldr	r2, [r7, #4]
 8015fb6:	601a      	str	r2, [r3, #0]

  /* Initialize port related functionalities inside this layer */
  PHY_Ports[PortNum].SupportedSOP = SupportedSOP;
 8015fb8:	193b      	adds	r3, r7, r4
 8015fba:	781b      	ldrb	r3, [r3, #0]
 8015fbc:	4a0a      	ldr	r2, [pc, #40]	@ (8015fe8 <USBPD_PHY_Init+0xe8>)
 8015fbe:	00db      	lsls	r3, r3, #3
 8015fc0:	18d3      	adds	r3, r2, r3
 8015fc2:	3304      	adds	r3, #4
 8015fc4:	6a3a      	ldr	r2, [r7, #32]
 8015fc6:	601a      	str	r2, [r3, #0]
  PHY_Ports[PortNum].USBPD_PHY_MessageReceived = pCallbacks->USBPD_PHY_MessageReceived;
 8015fc8:	193b      	adds	r3, r7, r4
 8015fca:	781a      	ldrb	r2, [r3, #0]
 8015fcc:	68bb      	ldr	r3, [r7, #8]
 8015fce:	6819      	ldr	r1, [r3, #0]
 8015fd0:	4b05      	ldr	r3, [pc, #20]	@ (8015fe8 <USBPD_PHY_Init+0xe8>)
 8015fd2:	00d2      	lsls	r2, r2, #3
 8015fd4:	50d1      	str	r1, [r2, r3]

  return USBPD_OK;
 8015fd6:	2300      	movs	r3, #0
}
 8015fd8:	0018      	movs	r0, r3
 8015fda:	46bd      	mov	sp, r7
 8015fdc:	b005      	add	sp, #20
 8015fde:	bd90      	pop	{r4, r7, pc}
 8015fe0:	2001184c 	.word	0x2001184c
 8015fe4:	080161d1 	.word	0x080161d1
 8015fe8:	2001183c 	.word	0x2001183c

08015fec <USBPD_PHY_GetRetryTimerValue>:
  * @note   time used to determine when the protocol layer must re-send a message not acknowledged by a goodCRC
  * @param  PortNum    Number of the port.
  * @retval retry counter value in us.
  */
uint16_t USBPD_PHY_GetRetryTimerValue(uint8_t PortNum)
{
 8015fec:	b580      	push	{r7, lr}
 8015fee:	b082      	sub	sp, #8
 8015ff0:	af00      	add	r7, sp, #0
 8015ff2:	0002      	movs	r2, r0
 8015ff4:	1dfb      	adds	r3, r7, #7
 8015ff6:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  return 905u;
 8015ff8:	4b02      	ldr	r3, [pc, #8]	@ (8016004 <USBPD_PHY_GetRetryTimerValue+0x18>)
}
 8015ffa:	0018      	movs	r0, r3
 8015ffc:	46bd      	mov	sp, r7
 8015ffe:	b002      	add	sp, #8
 8016000:	bd80      	pop	{r7, pc}
 8016002:	46c0      	nop			@ (mov r8, r8)
 8016004:	00000389 	.word	0x00000389

08016008 <USBPD_PHY_GetMinGOODCRCTimerValue>:
  * @note   time used to guarantee the min time of 26us between two PD message.
  * @param  PortNum    Number of the port.
  * @retval value in us.
  */
uint16_t USBPD_PHY_GetMinGOODCRCTimerValue(uint8_t PortNum)
{
 8016008:	b580      	push	{r7, lr}
 801600a:	b082      	sub	sp, #8
 801600c:	af00      	add	r7, sp, #0
 801600e:	0002      	movs	r2, r0
 8016010:	1dfb      	adds	r3, r7, #7
 8016012:	701a      	strb	r2, [r3, #0]
  return 30u;
 8016014:	231e      	movs	r3, #30
}
 8016016:	0018      	movs	r0, r3
 8016018:	46bd      	mov	sp, r7
 801601a:	b002      	add	sp, #8
 801601c:	bd80      	pop	{r7, pc}

0801601e <USBPD_PHY_Reset>:
  * @brief  Reset the PHY of a specified port.
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_Reset(uint8_t PortNum)
{
 801601e:	b580      	push	{r7, lr}
 8016020:	b082      	sub	sp, #8
 8016022:	af00      	add	r7, sp, #0
 8016024:	0002      	movs	r2, r0
 8016026:	1dfb      	adds	r3, r7, #7
 8016028:	701a      	strb	r2, [r3, #0]
  (void)PortNum;
  /* reset PHY layer   */
  /* reset HW_IF layer */
}
 801602a:	46c0      	nop			@ (mov r8, r8)
 801602c:	46bd      	mov	sp, r7
 801602e:	b002      	add	sp, #8
 8016030:	bd80      	pop	{r7, pc}

08016032 <USBPD_PHY_ResetRequest>:
  * @param  PortNum Number of the port
  * @param  Type    Type of reset (hard or cable reset) @ref USBPD_SOPTYPE_HARD_RESET or @ref USBPD_SOPTYPE_CABLE_RESET
  * @retval status  @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_ResetRequest(uint8_t PortNum, USBPD_SOPType_TypeDef Type)
{
 8016032:	b580      	push	{r7, lr}
 8016034:	b082      	sub	sp, #8
 8016036:	af00      	add	r7, sp, #0
 8016038:	0002      	movs	r2, r0
 801603a:	1dfb      	adds	r3, r7, #7
 801603c:	701a      	strb	r2, [r3, #0]
 801603e:	1dbb      	adds	r3, r7, #6
 8016040:	1c0a      	adds	r2, r1, #0
 8016042:	701a      	strb	r2, [r3, #0]
  /* Send the requested reset */
  return USBPD_PHY_SendMessage(PortNum, Type, NULL, 0);
 8016044:	1dbb      	adds	r3, r7, #6
 8016046:	7819      	ldrb	r1, [r3, #0]
 8016048:	1dfb      	adds	r3, r7, #7
 801604a:	7818      	ldrb	r0, [r3, #0]
 801604c:	2300      	movs	r3, #0
 801604e:	2200      	movs	r2, #0
 8016050:	f000 f805 	bl	801605e <USBPD_PHY_SendMessage>
 8016054:	0003      	movs	r3, r0
}
 8016056:	0018      	movs	r0, r3
 8016058:	46bd      	mov	sp, r7
 801605a:	b002      	add	sp, #8
 801605c:	bd80      	pop	{r7, pc}

0801605e <USBPD_PHY_SendMessage>:
  * @param  pBuffer   Pointer to the buffer to be transmitted
  * @param  Size      Size of the buffer (bytes)
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_SendMessage(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint16_t Size)
{
 801605e:	b590      	push	{r4, r7, lr}
 8016060:	b083      	sub	sp, #12
 8016062:	af00      	add	r7, sp, #0
 8016064:	0004      	movs	r4, r0
 8016066:	0008      	movs	r0, r1
 8016068:	603a      	str	r2, [r7, #0]
 801606a:	0019      	movs	r1, r3
 801606c:	1dfb      	adds	r3, r7, #7
 801606e:	1c22      	adds	r2, r4, #0
 8016070:	701a      	strb	r2, [r3, #0]
 8016072:	1dbb      	adds	r3, r7, #6
 8016074:	1c02      	adds	r2, r0, #0
 8016076:	701a      	strb	r2, [r3, #0]
 8016078:	1d3b      	adds	r3, r7, #4
 801607a:	1c0a      	adds	r2, r1, #0
 801607c:	801a      	strh	r2, [r3, #0]
  /* Trace to track message */
  return USBPD_HW_IF_SendBuffer(PortNum, Type, pBuffer,  Size);
 801607e:	1d3b      	adds	r3, r7, #4
 8016080:	881c      	ldrh	r4, [r3, #0]
 8016082:	683a      	ldr	r2, [r7, #0]
 8016084:	1dbb      	adds	r3, r7, #6
 8016086:	7819      	ldrb	r1, [r3, #0]
 8016088:	1dfb      	adds	r3, r7, #7
 801608a:	7818      	ldrb	r0, [r3, #0]
 801608c:	0023      	movs	r3, r4
 801608e:	f000 fb2f 	bl	80166f0 <USBPD_HW_IF_SendBuffer>
 8016092:	0003      	movs	r3, r0
}
 8016094:	0018      	movs	r0, r3
 8016096:	46bd      	mov	sp, r7
 8016098:	b003      	add	sp, #12
 801609a:	bd90      	pop	{r4, r7, pc}

0801609c <USBPD_PHY_Send_BIST_Pattern>:
  * @brief  Send BIST pattern.
  * @param  PortNum   Number of the port
  * @retval status    @ref USBPD_OK
  */
USBPD_StatusTypeDef USBPD_PHY_Send_BIST_Pattern(uint8_t PortNum)
{
 801609c:	b580      	push	{r7, lr}
 801609e:	b082      	sub	sp, #8
 80160a0:	af00      	add	r7, sp, #0
 80160a2:	0002      	movs	r2, r0
 80160a4:	1dfb      	adds	r3, r7, #7
 80160a6:	701a      	strb	r2, [r3, #0]
  /* Call the low-level function (HW_IF) to accomplish the BIST Carrier Mode Transmission */
  USBPD_HW_IF_Send_BIST_Pattern(PortNum);
 80160a8:	1dfb      	adds	r3, r7, #7
 80160aa:	781b      	ldrb	r3, [r3, #0]
 80160ac:	0018      	movs	r0, r3
 80160ae:	f000 fc7d 	bl	80169ac <USBPD_HW_IF_Send_BIST_Pattern>
  return USBPD_OK;
 80160b2:	2300      	movs	r3, #0
}
 80160b4:	0018      	movs	r0, r3
 80160b6:	46bd      	mov	sp, r7
 80160b8:	b002      	add	sp, #8
 80160ba:	bd80      	pop	{r7, pc}

080160bc <USBPD_PHY_ExitTransmit>:
  * @param  PortNum port number value
  * @param  mode    SOP BIST MODE 2
  * @retval USBPD   status
  */
USBPD_StatusTypeDef USBPD_PHY_ExitTransmit(uint8_t PortNum, USBPD_SOPType_TypeDef mode)
{
 80160bc:	b580      	push	{r7, lr}
 80160be:	b082      	sub	sp, #8
 80160c0:	af00      	add	r7, sp, #0
 80160c2:	0002      	movs	r2, r0
 80160c4:	1dfb      	adds	r3, r7, #7
 80160c6:	701a      	strb	r2, [r3, #0]
 80160c8:	1dbb      	adds	r3, r7, #6
 80160ca:	1c0a      	adds	r2, r1, #0
 80160cc:	701a      	strb	r2, [r3, #0]
  if (USBPD_SOPTYPE_BIST_MODE_2 == mode)
 80160ce:	1dbb      	adds	r3, r7, #6
 80160d0:	781b      	ldrb	r3, [r3, #0]
 80160d2:	2b07      	cmp	r3, #7
 80160d4:	d104      	bne.n	80160e0 <USBPD_PHY_ExitTransmit+0x24>
  {
    USBPD_HW_IF_StopBISTMode2(PortNum);
 80160d6:	1dfb      	adds	r3, r7, #7
 80160d8:	781b      	ldrb	r3, [r3, #0]
 80160da:	0018      	movs	r0, r3
 80160dc:	f000 fad0 	bl	8016680 <USBPD_HW_IF_StopBISTMode2>
  }
  return USBPD_OK;
 80160e0:	2300      	movs	r3, #0
}
 80160e2:	0018      	movs	r0, r3
 80160e4:	46bd      	mov	sp, r7
 80160e6:	b002      	add	sp, #8
 80160e8:	bd80      	pop	{r7, pc}

080160ea <USBPD_PHY_SetResistor_SinkTxNG>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port
  * @retval None
  */
void USBPD_PHY_SetResistor_SinkTxNG(uint8_t PortNum)
{
 80160ea:	b580      	push	{r7, lr}
 80160ec:	b082      	sub	sp, #8
 80160ee:	af00      	add	r7, sp, #0
 80160f0:	0002      	movs	r2, r0
 80160f2:	1dfb      	adds	r3, r7, #7
 80160f4:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxNG(PortNum);
 80160f6:	1dfb      	adds	r3, r7, #7
 80160f8:	781b      	ldrb	r3, [r3, #0]
 80160fa:	0018      	movs	r0, r3
 80160fc:	f001 f87e 	bl	80171fc <USBPD_HW_IF_SetResistor_SinkTxNG>
}
 8016100:	46c0      	nop			@ (mov r8, r8)
 8016102:	46bd      	mov	sp, r7
 8016104:	b002      	add	sp, #8
 8016106:	bd80      	pop	{r7, pc}

08016108 <USBPD_PHY_SetResistor_SinkTxOK>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval none.
  */
void USBPD_PHY_SetResistor_SinkTxOK(uint8_t PortNum)
{
 8016108:	b580      	push	{r7, lr}
 801610a:	b082      	sub	sp, #8
 801610c:	af00      	add	r7, sp, #0
 801610e:	0002      	movs	r2, r0
 8016110:	1dfb      	adds	r3, r7, #7
 8016112:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_SetResistor_SinkTxOK(PortNum);
 8016114:	1dfb      	adds	r3, r7, #7
 8016116:	781b      	ldrb	r3, [r3, #0]
 8016118:	0018      	movs	r0, r3
 801611a:	f001 f889 	bl	8017230 <USBPD_HW_IF_SetResistor_SinkTxOK>
}
 801611e:	46c0      	nop			@ (mov r8, r8)
 8016120:	46bd      	mov	sp, r7
 8016122:	b002      	add	sp, #8
 8016124:	bd80      	pop	{r7, pc}
	...

08016128 <USBPD_PHY_SOPSupported>:
  * @param  PortNum  Number of the port.
  * @param  SOPSupported  List of the supported SOP
  * @retval None.
  */
void USBPD_PHY_SOPSupported(uint8_t PortNum, uint32_t SOPSupported)
{
 8016128:	b580      	push	{r7, lr}
 801612a:	b082      	sub	sp, #8
 801612c:	af00      	add	r7, sp, #0
 801612e:	0002      	movs	r2, r0
 8016130:	6039      	str	r1, [r7, #0]
 8016132:	1dfb      	adds	r3, r7, #7
 8016134:	701a      	strb	r2, [r3, #0]
  PHY_Ports[PortNum].SupportedSOP = SOPSupported;
 8016136:	1dfb      	adds	r3, r7, #7
 8016138:	781b      	ldrb	r3, [r3, #0]
 801613a:	4a05      	ldr	r2, [pc, #20]	@ (8016150 <USBPD_PHY_SOPSupported+0x28>)
 801613c:	00db      	lsls	r3, r3, #3
 801613e:	18d3      	adds	r3, r2, r3
 8016140:	3304      	adds	r3, #4
 8016142:	683a      	ldr	r2, [r7, #0]
 8016144:	601a      	str	r2, [r3, #0]
}
 8016146:	46c0      	nop			@ (mov r8, r8)
 8016148:	46bd      	mov	sp, r7
 801614a:	b002      	add	sp, #8
 801614c:	bd80      	pop	{r7, pc}
 801614e:	46c0      	nop			@ (mov r8, r8)
 8016150:	2001183c 	.word	0x2001183c

08016154 <USBPD_PHY_IsResistor_SinkTxOk>:
  * @note   used to manage the collision avoidance
  * @param  PortNum  Number of the port.
  * @retval USBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PHY_IsResistor_SinkTxOk(uint8_t PortNum)
{
 8016154:	b580      	push	{r7, lr}
 8016156:	b082      	sub	sp, #8
 8016158:	af00      	add	r7, sp, #0
 801615a:	0002      	movs	r2, r0
 801615c:	1dfb      	adds	r3, r7, #7
 801615e:	701a      	strb	r2, [r3, #0]
  return USBPD_HW_IF_IsResistor_SinkTxOk(PortNum);
 8016160:	1dfb      	adds	r3, r7, #7
 8016162:	781b      	ldrb	r3, [r3, #0]
 8016164:	0018      	movs	r0, r3
 8016166:	f001 f87d 	bl	8017264 <USBPD_HW_IF_IsResistor_SinkTxOk>
 801616a:	0003      	movs	r3, r0
}
 801616c:	0018      	movs	r0, r3
 801616e:	46bd      	mov	sp, r7
 8016170:	b002      	add	sp, #8
 8016172:	bd80      	pop	{r7, pc}

08016174 <USBPD_PHY_FastRoleSwapSignalling>:
  * @brief  function to generate an FRS signalling
  * @param  PortNum  Number of the port.
  * @retval None.
  */
void USBPD_PHY_FastRoleSwapSignalling(uint8_t PortNum)
{
 8016174:	b580      	push	{r7, lr}
 8016176:	b082      	sub	sp, #8
 8016178:	af00      	add	r7, sp, #0
 801617a:	0002      	movs	r2, r0
 801617c:	1dfb      	adds	r3, r7, #7
 801617e:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_FastRoleSwapSignalling(PortNum);
 8016180:	1dfb      	adds	r3, r7, #7
 8016182:	781b      	ldrb	r3, [r3, #0]
 8016184:	0018      	movs	r0, r3
 8016186:	f001 f8b1 	bl	80172ec <USBPD_HW_IF_FastRoleSwapSignalling>
}
 801618a:	46c0      	nop			@ (mov r8, r8)
 801618c:	46bd      	mov	sp, r7
 801618e:	b002      	add	sp, #8
 8016190:	bd80      	pop	{r7, pc}

08016192 <USBPD_PHY_EnableRX>:
  * @brief  function used to enable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_EnableRX(uint8_t PortNum)
{
 8016192:	b580      	push	{r7, lr}
 8016194:	b082      	sub	sp, #8
 8016196:	af00      	add	r7, sp, #0
 8016198:	0002      	movs	r2, r0
 801619a:	1dfb      	adds	r3, r7, #7
 801619c:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_EnableRX(PortNum);
 801619e:	1dfb      	adds	r3, r7, #7
 80161a0:	781b      	ldrb	r3, [r3, #0]
 80161a2:	0018      	movs	r0, r3
 80161a4:	f000 fe0a 	bl	8016dbc <USBPD_HW_IF_EnableRX>
}
 80161a8:	46c0      	nop			@ (mov r8, r8)
 80161aa:	46bd      	mov	sp, r7
 80161ac:	b002      	add	sp, #8
 80161ae:	bd80      	pop	{r7, pc}

080161b0 <USBPD_PHY_DisableRX>:
  * @brief  function used to disable RX
  * @param  PortNum    Number of the port.
  * @retval None
  */
void USBPD_PHY_DisableRX(uint8_t PortNum)
{
 80161b0:	b580      	push	{r7, lr}
 80161b2:	b082      	sub	sp, #8
 80161b4:	af00      	add	r7, sp, #0
 80161b6:	0002      	movs	r2, r0
 80161b8:	1dfb      	adds	r3, r7, #7
 80161ba:	701a      	strb	r2, [r3, #0]
  USBPD_HW_IF_DisableRX(PortNum);
 80161bc:	1dfb      	adds	r3, r7, #7
 80161be:	781b      	ldrb	r3, [r3, #0]
 80161c0:	0018      	movs	r0, r3
 80161c2:	f000 fe13 	bl	8016dec <USBPD_HW_IF_DisableRX>
}
 80161c6:	46c0      	nop			@ (mov r8, r8)
 80161c8:	46bd      	mov	sp, r7
 80161ca:	b002      	add	sp, #8
 80161cc:	bd80      	pop	{r7, pc}
	...

080161d0 <PHY_Rx_Completed>:
  * @param  PortNum   Number of the port.
  * @param  MsgType   SOP Message Type
  * @retval None.
  */
void PHY_Rx_Completed(uint8_t PortNum, uint32_t MsgType)
{
 80161d0:	b590      	push	{r4, r7, lr}
 80161d2:	b085      	sub	sp, #20
 80161d4:	af00      	add	r7, sp, #0
 80161d6:	0002      	movs	r2, r0
 80161d8:	6039      	str	r1, [r7, #0]
 80161da:	1dfb      	adds	r3, r7, #7
 80161dc:	701a      	strb	r2, [r3, #0]
  const USBPD_SOPType_TypeDef tab_sop_value[] =
 80161de:	2008      	movs	r0, #8
 80161e0:	183b      	adds	r3, r7, r0
 80161e2:	4a2e      	ldr	r2, [pc, #184]	@ (801629c <PHY_Rx_Completed+0xcc>)
 80161e4:	6811      	ldr	r1, [r2, #0]
 80161e6:	6019      	str	r1, [r3, #0]
 80161e8:	8892      	ldrh	r2, [r2, #4]
 80161ea:	809a      	strh	r2, [r3, #4]
    USBPD_SOPTYPE_SOP, USBPD_SOPTYPE_SOP1, USBPD_SOPTYPE_SOP2,
    USBPD_SOPTYPE_SOP1_DEBUG, USBPD_SOPTYPE_SOP2_DEBUG, USBPD_SOPTYPE_CABLE_RESET
  };
  USBPD_SOPType_TypeDef _msgtype;

  _msgtype = tab_sop_value[MsgType];
 80161ec:	240f      	movs	r4, #15
 80161ee:	193b      	adds	r3, r7, r4
 80161f0:	1839      	adds	r1, r7, r0
 80161f2:	683a      	ldr	r2, [r7, #0]
 80161f4:	188a      	adds	r2, r1, r2
 80161f6:	7812      	ldrb	r2, [r2, #0]
 80161f8:	701a      	strb	r2, [r3, #0]

  /* check if the message must be forwarded to usbpd stack */
  switch (_msgtype)
 80161fa:	193b      	adds	r3, r7, r4
 80161fc:	781b      	ldrb	r3, [r3, #0]
 80161fe:	2b04      	cmp	r3, #4
 8016200:	dc02      	bgt.n	8016208 <PHY_Rx_Completed+0x38>
 8016202:	2b00      	cmp	r3, #0
 8016204:	da1d      	bge.n	8016242 <PHY_Rx_Completed+0x72>
                        2u + (header_rx.b.NumberOfDataObjects * 4u));
      }
#endif /* DEBUG_NOTFWD */
      break;
    default :
      break;
 8016206:	e040      	b.n	801628a <PHY_Rx_Completed+0xba>
  switch (_msgtype)
 8016208:	2b06      	cmp	r3, #6
 801620a:	d13e      	bne.n	801628a <PHY_Rx_Completed+0xba>
      if (0x1Eu == (PHY_Ports[PortNum].SupportedSOP & 0x1Eu))
 801620c:	1dfb      	adds	r3, r7, #7
 801620e:	781b      	ldrb	r3, [r3, #0]
 8016210:	4a23      	ldr	r2, [pc, #140]	@ (80162a0 <PHY_Rx_Completed+0xd0>)
 8016212:	00db      	lsls	r3, r3, #3
 8016214:	18d3      	adds	r3, r2, r3
 8016216:	3304      	adds	r3, #4
 8016218:	681b      	ldr	r3, [r3, #0]
 801621a:	221e      	movs	r2, #30
 801621c:	4013      	ands	r3, r2
 801621e:	2b1e      	cmp	r3, #30
 8016220:	d135      	bne.n	801628e <PHY_Rx_Completed+0xbe>
        Ports[PortNum].cbs.USBPD_HW_IF_RX_ResetIndication(PortNum, USBPD_SOPTYPE_CABLE_RESET);
 8016222:	1dfb      	adds	r3, r7, #7
 8016224:	781a      	ldrb	r2, [r3, #0]
 8016226:	491f      	ldr	r1, [pc, #124]	@ (80162a4 <PHY_Rx_Completed+0xd4>)
 8016228:	0013      	movs	r3, r2
 801622a:	011b      	lsls	r3, r3, #4
 801622c:	1a9b      	subs	r3, r3, r2
 801622e:	009b      	lsls	r3, r3, #2
 8016230:	18cb      	adds	r3, r1, r3
 8016232:	331c      	adds	r3, #28
 8016234:	681b      	ldr	r3, [r3, #0]
 8016236:	1dfa      	adds	r2, r7, #7
 8016238:	7812      	ldrb	r2, [r2, #0]
 801623a:	2106      	movs	r1, #6
 801623c:	0010      	movs	r0, r2
 801623e:	4798      	blx	r3
      break;
 8016240:	e025      	b.n	801628e <PHY_Rx_Completed+0xbe>
      if (!((uint8_t)(0x1u << _msgtype) != (PHY_Ports[PortNum].SupportedSOP & (uint8_t)(0x1u << _msgtype))))
 8016242:	240f      	movs	r4, #15
 8016244:	193b      	adds	r3, r7, r4
 8016246:	781b      	ldrb	r3, [r3, #0]
 8016248:	2201      	movs	r2, #1
 801624a:	409a      	lsls	r2, r3
 801624c:	0013      	movs	r3, r2
 801624e:	b2db      	uxtb	r3, r3
 8016250:	0018      	movs	r0, r3
 8016252:	1dfb      	adds	r3, r7, #7
 8016254:	781b      	ldrb	r3, [r3, #0]
 8016256:	4a12      	ldr	r2, [pc, #72]	@ (80162a0 <PHY_Rx_Completed+0xd0>)
 8016258:	00db      	lsls	r3, r3, #3
 801625a:	18d3      	adds	r3, r2, r3
 801625c:	3304      	adds	r3, #4
 801625e:	681b      	ldr	r3, [r3, #0]
 8016260:	193a      	adds	r2, r7, r4
 8016262:	7812      	ldrb	r2, [r2, #0]
 8016264:	2101      	movs	r1, #1
 8016266:	4091      	lsls	r1, r2
 8016268:	000a      	movs	r2, r1
 801626a:	b2d2      	uxtb	r2, r2
 801626c:	4013      	ands	r3, r2
 801626e:	4298      	cmp	r0, r3
 8016270:	d10f      	bne.n	8016292 <PHY_Rx_Completed+0xc2>
        PHY_Ports[PortNum].USBPD_PHY_MessageReceived(PortNum, _msgtype);
 8016272:	1dfb      	adds	r3, r7, #7
 8016274:	781a      	ldrb	r2, [r3, #0]
 8016276:	4b0a      	ldr	r3, [pc, #40]	@ (80162a0 <PHY_Rx_Completed+0xd0>)
 8016278:	00d2      	lsls	r2, r2, #3
 801627a:	58d3      	ldr	r3, [r2, r3]
 801627c:	193a      	adds	r2, r7, r4
 801627e:	7811      	ldrb	r1, [r2, #0]
 8016280:	1dfa      	adds	r2, r7, #7
 8016282:	7812      	ldrb	r2, [r2, #0]
 8016284:	0010      	movs	r0, r2
 8016286:	4798      	blx	r3
      break;
 8016288:	e003      	b.n	8016292 <PHY_Rx_Completed+0xc2>
      break;
 801628a:	46c0      	nop			@ (mov r8, r8)
 801628c:	e002      	b.n	8016294 <PHY_Rx_Completed+0xc4>
      break;
 801628e:	46c0      	nop			@ (mov r8, r8)
 8016290:	e000      	b.n	8016294 <PHY_Rx_Completed+0xc4>
      break;
 8016292:	46c0      	nop			@ (mov r8, r8)
  }
}
 8016294:	46c0      	nop			@ (mov r8, r8)
 8016296:	46bd      	mov	sp, r7
 8016298:	b005      	add	sp, #20
 801629a:	bd90      	pop	{r4, r7, pc}
 801629c:	0801ee20 	.word	0x0801ee20
 80162a0:	2001183c 	.word	0x2001183c
 80162a4:	2001184c 	.word	0x2001184c

080162a8 <LL_AHB1_GRP1_EnableClock>:
{
 80162a8:	b580      	push	{r7, lr}
 80162aa:	b084      	sub	sp, #16
 80162ac:	af00      	add	r7, sp, #0
 80162ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80162b0:	4b07      	ldr	r3, [pc, #28]	@ (80162d0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80162b2:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80162b4:	4b06      	ldr	r3, [pc, #24]	@ (80162d0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80162b6:	687a      	ldr	r2, [r7, #4]
 80162b8:	430a      	orrs	r2, r1
 80162ba:	639a      	str	r2, [r3, #56]	@ 0x38
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80162bc:	4b04      	ldr	r3, [pc, #16]	@ (80162d0 <LL_AHB1_GRP1_EnableClock+0x28>)
 80162be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80162c0:	687a      	ldr	r2, [r7, #4]
 80162c2:	4013      	ands	r3, r2
 80162c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80162c6:	68fb      	ldr	r3, [r7, #12]
}
 80162c8:	46c0      	nop			@ (mov r8, r8)
 80162ca:	46bd      	mov	sp, r7
 80162cc:	b004      	add	sp, #16
 80162ce:	bd80      	pop	{r7, pc}
 80162d0:	40021000 	.word	0x40021000

080162d4 <LL_APB1_GRP1_EnableClock>:
{
 80162d4:	b580      	push	{r7, lr}
 80162d6:	b084      	sub	sp, #16
 80162d8:	af00      	add	r7, sp, #0
 80162da:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR1, Periphs);
 80162dc:	4b07      	ldr	r3, [pc, #28]	@ (80162fc <LL_APB1_GRP1_EnableClock+0x28>)
 80162de:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80162e0:	4b06      	ldr	r3, [pc, #24]	@ (80162fc <LL_APB1_GRP1_EnableClock+0x28>)
 80162e2:	687a      	ldr	r2, [r7, #4]
 80162e4:	430a      	orrs	r2, r1
 80162e6:	63da      	str	r2, [r3, #60]	@ 0x3c
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 80162e8:	4b04      	ldr	r3, [pc, #16]	@ (80162fc <LL_APB1_GRP1_EnableClock+0x28>)
 80162ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80162ec:	687a      	ldr	r2, [r7, #4]
 80162ee:	4013      	ands	r3, r2
 80162f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80162f2:	68fb      	ldr	r3, [r7, #12]
}
 80162f4:	46c0      	nop			@ (mov r8, r8)
 80162f6:	46bd      	mov	sp, r7
 80162f8:	b004      	add	sp, #16
 80162fa:	bd80      	pop	{r7, pc}
 80162fc:	40021000 	.word	0x40021000

08016300 <LL_APB2_GRP1_EnableClock>:
{
 8016300:	b580      	push	{r7, lr}
 8016302:	b084      	sub	sp, #16
 8016304:	af00      	add	r7, sp, #0
 8016306:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 8016308:	4b07      	ldr	r3, [pc, #28]	@ (8016328 <LL_APB2_GRP1_EnableClock+0x28>)
 801630a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 801630c:	4b06      	ldr	r3, [pc, #24]	@ (8016328 <LL_APB2_GRP1_EnableClock+0x28>)
 801630e:	687a      	ldr	r2, [r7, #4]
 8016310:	430a      	orrs	r2, r1
 8016312:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8016314:	4b04      	ldr	r3, [pc, #16]	@ (8016328 <LL_APB2_GRP1_EnableClock+0x28>)
 8016316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016318:	687a      	ldr	r2, [r7, #4]
 801631a:	4013      	ands	r3, r2
 801631c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801631e:	68fb      	ldr	r3, [r7, #12]
}
 8016320:	46c0      	nop			@ (mov r8, r8)
 8016322:	46bd      	mov	sp, r7
 8016324:	b004      	add	sp, #16
 8016326:	bd80      	pop	{r7, pc}
 8016328:	40021000 	.word	0x40021000

0801632c <LL_UCPD_Enable>:
{
 801632c:	b580      	push	{r7, lr}
 801632e:	b082      	sub	sp, #8
 8016330:	af00      	add	r7, sp, #0
 8016332:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8016334:	687b      	ldr	r3, [r7, #4]
 8016336:	681b      	ldr	r3, [r3, #0]
 8016338:	2280      	movs	r2, #128	@ 0x80
 801633a:	0612      	lsls	r2, r2, #24
 801633c:	431a      	orrs	r2, r3
 801633e:	687b      	ldr	r3, [r7, #4]
 8016340:	601a      	str	r2, [r3, #0]
}
 8016342:	46c0      	nop			@ (mov r8, r8)
 8016344:	46bd      	mov	sp, r7
 8016346:	b002      	add	sp, #8
 8016348:	bd80      	pop	{r7, pc}

0801634a <LL_UCPD_Disable>:
{
 801634a:	b580      	push	{r7, lr}
 801634c:	b082      	sub	sp, #8
 801634e:	af00      	add	r7, sp, #0
 8016350:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_UCPDEN);
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	681b      	ldr	r3, [r3, #0]
 8016356:	005b      	lsls	r3, r3, #1
 8016358:	085a      	lsrs	r2, r3, #1
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	601a      	str	r2, [r3, #0]
}
 801635e:	46c0      	nop			@ (mov r8, r8)
 8016360:	46bd      	mov	sp, r7
 8016362:	b002      	add	sp, #8
 8016364:	bd80      	pop	{r7, pc}
	...

08016368 <LL_UCPD_TypeCDetectionCC2Enable>:
{
 8016368:	b580      	push	{r7, lr}
 801636a:	b082      	sub	sp, #8
 801636c:	af00      	add	r7, sp, #0
 801636e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8016370:	687b      	ldr	r3, [r7, #4]
 8016372:	68db      	ldr	r3, [r3, #12]
 8016374:	4a03      	ldr	r2, [pc, #12]	@ (8016384 <LL_UCPD_TypeCDetectionCC2Enable+0x1c>)
 8016376:	401a      	ands	r2, r3
 8016378:	687b      	ldr	r3, [r7, #4]
 801637a:	60da      	str	r2, [r3, #12]
}
 801637c:	46c0      	nop			@ (mov r8, r8)
 801637e:	46bd      	mov	sp, r7
 8016380:	b002      	add	sp, #8
 8016382:	bd80      	pop	{r7, pc}
 8016384:	ffdfffff 	.word	0xffdfffff

08016388 <LL_UCPD_TypeCDetectionCC2Disable>:
{
 8016388:	b580      	push	{r7, lr}
 801638a:	b082      	sub	sp, #8
 801638c:	af00      	add	r7, sp, #0
 801638e:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC2TCDIS);
 8016390:	687b      	ldr	r3, [r7, #4]
 8016392:	68db      	ldr	r3, [r3, #12]
 8016394:	2280      	movs	r2, #128	@ 0x80
 8016396:	0392      	lsls	r2, r2, #14
 8016398:	431a      	orrs	r2, r3
 801639a:	687b      	ldr	r3, [r7, #4]
 801639c:	60da      	str	r2, [r3, #12]
}
 801639e:	46c0      	nop			@ (mov r8, r8)
 80163a0:	46bd      	mov	sp, r7
 80163a2:	b002      	add	sp, #8
 80163a4:	bd80      	pop	{r7, pc}
	...

080163a8 <LL_UCPD_TypeCDetectionCC1Enable>:
{
 80163a8:	b580      	push	{r7, lr}
 80163aa:	b082      	sub	sp, #8
 80163ac:	af00      	add	r7, sp, #0
 80163ae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 80163b0:	687b      	ldr	r3, [r7, #4]
 80163b2:	68db      	ldr	r3, [r3, #12]
 80163b4:	4a03      	ldr	r2, [pc, #12]	@ (80163c4 <LL_UCPD_TypeCDetectionCC1Enable+0x1c>)
 80163b6:	401a      	ands	r2, r3
 80163b8:	687b      	ldr	r3, [r7, #4]
 80163ba:	60da      	str	r2, [r3, #12]
}
 80163bc:	46c0      	nop			@ (mov r8, r8)
 80163be:	46bd      	mov	sp, r7
 80163c0:	b002      	add	sp, #8
 80163c2:	bd80      	pop	{r7, pc}
 80163c4:	ffefffff 	.word	0xffefffff

080163c8 <LL_UCPD_TypeCDetectionCC1Disable>:
{
 80163c8:	b580      	push	{r7, lr}
 80163ca:	b082      	sub	sp, #8
 80163cc:	af00      	add	r7, sp, #0
 80163ce:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_CC1TCDIS);
 80163d0:	687b      	ldr	r3, [r7, #4]
 80163d2:	68db      	ldr	r3, [r3, #12]
 80163d4:	2280      	movs	r2, #128	@ 0x80
 80163d6:	0352      	lsls	r2, r2, #13
 80163d8:	431a      	orrs	r2, r3
 80163da:	687b      	ldr	r3, [r7, #4]
 80163dc:	60da      	str	r2, [r3, #12]
}
 80163de:	46c0      	nop			@ (mov r8, r8)
 80163e0:	46bd      	mov	sp, r7
 80163e2:	b002      	add	sp, #8
 80163e4:	bd80      	pop	{r7, pc}

080163e6 <LL_UCPD_SignalFRSTX>:
{
 80163e6:	b580      	push	{r7, lr}
 80163e8:	b082      	sub	sp, #8
 80163ea:	af00      	add	r7, sp, #0
 80163ec:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSTX);
 80163ee:	687b      	ldr	r3, [r7, #4]
 80163f0:	68db      	ldr	r3, [r3, #12]
 80163f2:	2280      	movs	r2, #128	@ 0x80
 80163f4:	0292      	lsls	r2, r2, #10
 80163f6:	431a      	orrs	r2, r3
 80163f8:	687b      	ldr	r3, [r7, #4]
 80163fa:	60da      	str	r2, [r3, #12]
}
 80163fc:	46c0      	nop			@ (mov r8, r8)
 80163fe:	46bd      	mov	sp, r7
 8016400:	b002      	add	sp, #8
 8016402:	bd80      	pop	{r7, pc}

08016404 <LL_UCPD_FRSDetectionEnable>:
{
 8016404:	b580      	push	{r7, lr}
 8016406:	b082      	sub	sp, #8
 8016408:	af00      	add	r7, sp, #0
 801640a:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 801640c:	687b      	ldr	r3, [r7, #4]
 801640e:	68db      	ldr	r3, [r3, #12]
 8016410:	2280      	movs	r2, #128	@ 0x80
 8016412:	0252      	lsls	r2, r2, #9
 8016414:	431a      	orrs	r2, r3
 8016416:	687b      	ldr	r3, [r7, #4]
 8016418:	60da      	str	r2, [r3, #12]
}
 801641a:	46c0      	nop			@ (mov r8, r8)
 801641c:	46bd      	mov	sp, r7
 801641e:	b002      	add	sp, #8
 8016420:	bd80      	pop	{r7, pc}
	...

08016424 <LL_UCPD_FRSDetectionDisable>:
{
 8016424:	b580      	push	{r7, lr}
 8016426:	b082      	sub	sp, #8
 8016428:	af00      	add	r7, sp, #0
 801642a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_FRSRXEN);
 801642c:	687b      	ldr	r3, [r7, #4]
 801642e:	68db      	ldr	r3, [r3, #12]
 8016430:	4a03      	ldr	r2, [pc, #12]	@ (8016440 <LL_UCPD_FRSDetectionDisable+0x1c>)
 8016432:	401a      	ands	r2, r3
 8016434:	687b      	ldr	r3, [r7, #4]
 8016436:	60da      	str	r2, [r3, #12]
}
 8016438:	46c0      	nop			@ (mov r8, r8)
 801643a:	46bd      	mov	sp, r7
 801643c:	b002      	add	sp, #8
 801643e:	bd80      	pop	{r7, pc}
 8016440:	fffeffff 	.word	0xfffeffff

08016444 <LL_UCPD_SetccEnable>:
{
 8016444:	b580      	push	{r7, lr}
 8016446:	b082      	sub	sp, #8
 8016448:	af00      	add	r7, sp, #0
 801644a:	6078      	str	r0, [r7, #4]
 801644c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_CCENABLE, CCEnable);
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	68db      	ldr	r3, [r3, #12]
 8016452:	4a05      	ldr	r2, [pc, #20]	@ (8016468 <LL_UCPD_SetccEnable+0x24>)
 8016454:	401a      	ands	r2, r3
 8016456:	683b      	ldr	r3, [r7, #0]
 8016458:	431a      	orrs	r2, r3
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	60da      	str	r2, [r3, #12]
}
 801645e:	46c0      	nop			@ (mov r8, r8)
 8016460:	46bd      	mov	sp, r7
 8016462:	b002      	add	sp, #8
 8016464:	bd80      	pop	{r7, pc}
 8016466:	46c0      	nop			@ (mov r8, r8)
 8016468:	fffff3ff 	.word	0xfffff3ff

0801646c <LL_UCPD_SetSNKRole>:
{
 801646c:	b580      	push	{r7, lr}
 801646e:	b082      	sub	sp, #8
 8016470:	af00      	add	r7, sp, #0
 8016472:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	68db      	ldr	r3, [r3, #12]
 8016478:	2280      	movs	r2, #128	@ 0x80
 801647a:	0092      	lsls	r2, r2, #2
 801647c:	431a      	orrs	r2, r3
 801647e:	687b      	ldr	r3, [r7, #4]
 8016480:	60da      	str	r2, [r3, #12]
}
 8016482:	46c0      	nop			@ (mov r8, r8)
 8016484:	46bd      	mov	sp, r7
 8016486:	b002      	add	sp, #8
 8016488:	bd80      	pop	{r7, pc}
	...

0801648c <LL_UCPD_SetSRCRole>:
{
 801648c:	b580      	push	{r7, lr}
 801648e:	b082      	sub	sp, #8
 8016490:	af00      	add	r7, sp, #0
 8016492:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_ANAMODE);
 8016494:	687b      	ldr	r3, [r7, #4]
 8016496:	68db      	ldr	r3, [r3, #12]
 8016498:	4a03      	ldr	r2, [pc, #12]	@ (80164a8 <LL_UCPD_SetSRCRole+0x1c>)
 801649a:	401a      	ands	r2, r3
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	60da      	str	r2, [r3, #12]
}
 80164a0:	46c0      	nop			@ (mov r8, r8)
 80164a2:	46bd      	mov	sp, r7
 80164a4:	b002      	add	sp, #8
 80164a6:	bd80      	pop	{r7, pc}
 80164a8:	fffffdff 	.word	0xfffffdff

080164ac <LL_UCPD_SetRpResistor>:
{
 80164ac:	b580      	push	{r7, lr}
 80164ae:	b082      	sub	sp, #8
 80164b0:	af00      	add	r7, sp, #0
 80164b2:	6078      	str	r0, [r7, #4]
 80164b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_ANASUBMODE,  Resistor);
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	68db      	ldr	r3, [r3, #12]
 80164ba:	4a05      	ldr	r2, [pc, #20]	@ (80164d0 <LL_UCPD_SetRpResistor+0x24>)
 80164bc:	401a      	ands	r2, r3
 80164be:	683b      	ldr	r3, [r7, #0]
 80164c0:	431a      	orrs	r2, r3
 80164c2:	687b      	ldr	r3, [r7, #4]
 80164c4:	60da      	str	r2, [r3, #12]
}
 80164c6:	46c0      	nop			@ (mov r8, r8)
 80164c8:	46bd      	mov	sp, r7
 80164ca:	b002      	add	sp, #8
 80164cc:	bd80      	pop	{r7, pc}
 80164ce:	46c0      	nop			@ (mov r8, r8)
 80164d0:	fffffe7f 	.word	0xfffffe7f

080164d4 <LL_UCPD_SetCCPin>:
{
 80164d4:	b580      	push	{r7, lr}
 80164d6:	b082      	sub	sp, #8
 80164d8:	af00      	add	r7, sp, #0
 80164da:	6078      	str	r0, [r7, #4]
 80164dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_PHYCCSEL,  CCPin);
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	68db      	ldr	r3, [r3, #12]
 80164e2:	2240      	movs	r2, #64	@ 0x40
 80164e4:	4393      	bics	r3, r2
 80164e6:	001a      	movs	r2, r3
 80164e8:	683b      	ldr	r3, [r7, #0]
 80164ea:	431a      	orrs	r2, r3
 80164ec:	687b      	ldr	r3, [r7, #4]
 80164ee:	60da      	str	r2, [r3, #12]
}
 80164f0:	46c0      	nop			@ (mov r8, r8)
 80164f2:	46bd      	mov	sp, r7
 80164f4:	b002      	add	sp, #8
 80164f6:	bd80      	pop	{r7, pc}

080164f8 <LL_UCPD_RxEnable>:
{
 80164f8:	b580      	push	{r7, lr}
 80164fa:	b082      	sub	sp, #8
 80164fc:	af00      	add	r7, sp, #0
 80164fe:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 8016500:	687b      	ldr	r3, [r7, #4]
 8016502:	68db      	ldr	r3, [r3, #12]
 8016504:	2220      	movs	r2, #32
 8016506:	431a      	orrs	r2, r3
 8016508:	687b      	ldr	r3, [r7, #4]
 801650a:	60da      	str	r2, [r3, #12]
}
 801650c:	46c0      	nop			@ (mov r8, r8)
 801650e:	46bd      	mov	sp, r7
 8016510:	b002      	add	sp, #8
 8016512:	bd80      	pop	{r7, pc}

08016514 <LL_UCPD_RxDisable>:
{
 8016514:	b580      	push	{r7, lr}
 8016516:	b082      	sub	sp, #8
 8016518:	af00      	add	r7, sp, #0
 801651a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CR, UCPD_CR_PHYRXEN);
 801651c:	687b      	ldr	r3, [r7, #4]
 801651e:	68db      	ldr	r3, [r3, #12]
 8016520:	2220      	movs	r2, #32
 8016522:	4393      	bics	r3, r2
 8016524:	001a      	movs	r2, r3
 8016526:	687b      	ldr	r3, [r7, #4]
 8016528:	60da      	str	r2, [r3, #12]
}
 801652a:	46c0      	nop			@ (mov r8, r8)
 801652c:	46bd      	mov	sp, r7
 801652e:	b002      	add	sp, #8
 8016530:	bd80      	pop	{r7, pc}

08016532 <LL_UCPD_SetRxMode>:
{
 8016532:	b580      	push	{r7, lr}
 8016534:	b082      	sub	sp, #8
 8016536:	af00      	add	r7, sp, #0
 8016538:	6078      	str	r0, [r7, #4]
 801653a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_RXMODE, RxMode);
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	68db      	ldr	r3, [r3, #12]
 8016540:	2210      	movs	r2, #16
 8016542:	4393      	bics	r3, r2
 8016544:	001a      	movs	r2, r3
 8016546:	683b      	ldr	r3, [r7, #0]
 8016548:	431a      	orrs	r2, r3
 801654a:	687b      	ldr	r3, [r7, #4]
 801654c:	60da      	str	r2, [r3, #12]
}
 801654e:	46c0      	nop			@ (mov r8, r8)
 8016550:	46bd      	mov	sp, r7
 8016552:	b002      	add	sp, #8
 8016554:	bd80      	pop	{r7, pc}

08016556 <LL_UCPD_SendHardReset>:
{
 8016556:	b580      	push	{r7, lr}
 8016558:	b082      	sub	sp, #8
 801655a:	af00      	add	r7, sp, #0
 801655c:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXHRST);
 801655e:	687b      	ldr	r3, [r7, #4]
 8016560:	68db      	ldr	r3, [r3, #12]
 8016562:	2208      	movs	r2, #8
 8016564:	431a      	orrs	r2, r3
 8016566:	687b      	ldr	r3, [r7, #4]
 8016568:	60da      	str	r2, [r3, #12]
}
 801656a:	46c0      	nop			@ (mov r8, r8)
 801656c:	46bd      	mov	sp, r7
 801656e:	b002      	add	sp, #8
 8016570:	bd80      	pop	{r7, pc}

08016572 <LL_UCPD_SendMessage>:
{
 8016572:	b580      	push	{r7, lr}
 8016574:	b082      	sub	sp, #8
 8016576:	af00      	add	r7, sp, #0
 8016578:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CR, UCPD_CR_TXSEND);
 801657a:	687b      	ldr	r3, [r7, #4]
 801657c:	68db      	ldr	r3, [r3, #12]
 801657e:	2204      	movs	r2, #4
 8016580:	431a      	orrs	r2, r3
 8016582:	687b      	ldr	r3, [r7, #4]
 8016584:	60da      	str	r2, [r3, #12]
}
 8016586:	46c0      	nop			@ (mov r8, r8)
 8016588:	46bd      	mov	sp, r7
 801658a:	b002      	add	sp, #8
 801658c:	bd80      	pop	{r7, pc}

0801658e <LL_UCPD_SetTxMode>:
{
 801658e:	b580      	push	{r7, lr}
 8016590:	b082      	sub	sp, #8
 8016592:	af00      	add	r7, sp, #0
 8016594:	6078      	str	r0, [r7, #4]
 8016596:	6039      	str	r1, [r7, #0]
  MODIFY_REG(UCPDx->CR, UCPD_CR_TXMODE, TxMode);
 8016598:	687b      	ldr	r3, [r7, #4]
 801659a:	68db      	ldr	r3, [r3, #12]
 801659c:	2203      	movs	r2, #3
 801659e:	4393      	bics	r3, r2
 80165a0:	001a      	movs	r2, r3
 80165a2:	683b      	ldr	r3, [r7, #0]
 80165a4:	431a      	orrs	r2, r3
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	60da      	str	r2, [r3, #12]
}
 80165aa:	46c0      	nop			@ (mov r8, r8)
 80165ac:	46bd      	mov	sp, r7
 80165ae:	b002      	add	sp, #8
 80165b0:	bd80      	pop	{r7, pc}

080165b2 <LL_UCPD_RxDMAEnable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMAEnable(UCPD_TypeDef *UCPDx)
{
 80165b2:	b580      	push	{r7, lr}
 80165b4:	b082      	sub	sp, #8
 80165b6:	af00      	add	r7, sp, #0
 80165b8:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 80165ba:	687b      	ldr	r3, [r7, #4]
 80165bc:	681b      	ldr	r3, [r3, #0]
 80165be:	2280      	movs	r2, #128	@ 0x80
 80165c0:	05d2      	lsls	r2, r2, #23
 80165c2:	431a      	orrs	r2, r3
 80165c4:	687b      	ldr	r3, [r7, #4]
 80165c6:	601a      	str	r2, [r3, #0]
}
 80165c8:	46c0      	nop			@ (mov r8, r8)
 80165ca:	46bd      	mov	sp, r7
 80165cc:	b002      	add	sp, #8
 80165ce:	bd80      	pop	{r7, pc}

080165d0 <LL_UCPD_RxDMADisable>:
  * @rmtoll CFG1          RXDMAEN          LL_UCPD_RxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_RxDMADisable(UCPD_TypeDef *UCPDx)
{
 80165d0:	b580      	push	{r7, lr}
 80165d2:	b082      	sub	sp, #8
 80165d4:	af00      	add	r7, sp, #0
 80165d6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_RXDMAEN);
 80165d8:	687b      	ldr	r3, [r7, #4]
 80165da:	681b      	ldr	r3, [r3, #0]
 80165dc:	4a03      	ldr	r2, [pc, #12]	@ (80165ec <LL_UCPD_RxDMADisable+0x1c>)
 80165de:	401a      	ands	r2, r3
 80165e0:	687b      	ldr	r3, [r7, #4]
 80165e2:	601a      	str	r2, [r3, #0]
}
 80165e4:	46c0      	nop			@ (mov r8, r8)
 80165e6:	46bd      	mov	sp, r7
 80165e8:	b002      	add	sp, #8
 80165ea:	bd80      	pop	{r7, pc}
 80165ec:	bfffffff 	.word	0xbfffffff

080165f0 <LL_UCPD_TxDMAEnable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMAEnable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMAEnable(UCPD_TypeDef *UCPDx)
{
 80165f0:	b580      	push	{r7, lr}
 80165f2:	b082      	sub	sp, #8
 80165f4:	af00      	add	r7, sp, #0
 80165f6:	6078      	str	r0, [r7, #4]
  SET_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 80165f8:	687b      	ldr	r3, [r7, #4]
 80165fa:	681b      	ldr	r3, [r3, #0]
 80165fc:	2280      	movs	r2, #128	@ 0x80
 80165fe:	0592      	lsls	r2, r2, #22
 8016600:	431a      	orrs	r2, r3
 8016602:	687b      	ldr	r3, [r7, #4]
 8016604:	601a      	str	r2, [r3, #0]
}
 8016606:	46c0      	nop			@ (mov r8, r8)
 8016608:	46bd      	mov	sp, r7
 801660a:	b002      	add	sp, #8
 801660c:	bd80      	pop	{r7, pc}
	...

08016610 <LL_UCPD_TxDMADisable>:
  * @rmtoll CFG1          TXDMAEN          LL_UCPD_TxDMADisable
  * @param  UCPDx UCPD Instance
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_TxDMADisable(UCPD_TypeDef *UCPDx)
{
 8016610:	b580      	push	{r7, lr}
 8016612:	b082      	sub	sp, #8
 8016614:	af00      	add	r7, sp, #0
 8016616:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(UCPDx->CFG1, UCPD_CFG1_TXDMAEN);
 8016618:	687b      	ldr	r3, [r7, #4]
 801661a:	681b      	ldr	r3, [r3, #0]
 801661c:	4a03      	ldr	r2, [pc, #12]	@ (801662c <LL_UCPD_TxDMADisable+0x1c>)
 801661e:	401a      	ands	r2, r3
 8016620:	687b      	ldr	r3, [r7, #4]
 8016622:	601a      	str	r2, [r3, #0]
}
 8016624:	46c0      	nop			@ (mov r8, r8)
 8016626:	46bd      	mov	sp, r7
 8016628:	b002      	add	sp, #8
 801662a:	bd80      	pop	{r7, pc}
 801662c:	dfffffff 	.word	0xdfffffff

08016630 <LL_UCPD_WriteTxOrderSet>:
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP1_DEBUG
  *         @arg @ref LL_UCPD_ORDERED_SET_SOP2_DEBUG
  * @retval None
  */
__STATIC_INLINE void LL_UCPD_WriteTxOrderSet(UCPD_TypeDef *UCPDx, uint32_t TxOrderSet)
{
 8016630:	b580      	push	{r7, lr}
 8016632:	b082      	sub	sp, #8
 8016634:	af00      	add	r7, sp, #0
 8016636:	6078      	str	r0, [r7, #4]
 8016638:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_ORDSET, TxOrderSet);
 801663a:	687b      	ldr	r3, [r7, #4]
 801663c:	683a      	ldr	r2, [r7, #0]
 801663e:	61da      	str	r2, [r3, #28]
}
 8016640:	46c0      	nop			@ (mov r8, r8)
 8016642:	46bd      	mov	sp, r7
 8016644:	b002      	add	sp, #8
 8016646:	bd80      	pop	{r7, pc}

08016648 <LL_UCPD_WriteTxPaySize>:
  * @param  UCPDx UCPD Instance
  * @param  TxPaySize
  * @retval None.
  */
__STATIC_INLINE void LL_UCPD_WriteTxPaySize(UCPD_TypeDef *UCPDx, uint32_t TxPaySize)
{
 8016648:	b580      	push	{r7, lr}
 801664a:	b082      	sub	sp, #8
 801664c:	af00      	add	r7, sp, #0
 801664e:	6078      	str	r0, [r7, #4]
 8016650:	6039      	str	r1, [r7, #0]
  WRITE_REG(UCPDx->TX_PAYSZ, TxPaySize);
 8016652:	687b      	ldr	r3, [r7, #4]
 8016654:	683a      	ldr	r2, [r7, #0]
 8016656:	621a      	str	r2, [r3, #32]
}
 8016658:	46c0      	nop			@ (mov r8, r8)
 801665a:	46bd      	mov	sp, r7
 801665c:	b002      	add	sp, #8
 801665e:	bd80      	pop	{r7, pc}

08016660 <USBPD_HW_IF_GlobalHwInit>:

/* Private functions ---------------------------------------------------------*/


void USBPD_HW_IF_GlobalHwInit(void)
{
 8016660:	b580      	push	{r7, lr}
 8016662:	af00      	add	r7, sp, #0
  /* PWR register access (for disabling dead battery feature) */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8016664:	2380      	movs	r3, #128	@ 0x80
 8016666:	055b      	lsls	r3, r3, #21
 8016668:	0018      	movs	r0, r3
 801666a:	f7ff fe33 	bl	80162d4 <LL_APB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC);
 801666e:	2380      	movs	r3, #128	@ 0x80
 8016670:	015b      	lsls	r3, r3, #5
 8016672:	0018      	movs	r0, r3
 8016674:	f7ff fe18 	bl	80162a8 <LL_AHB1_GRP1_EnableClock>
}
 8016678:	46c0      	nop			@ (mov r8, r8)
 801667a:	46bd      	mov	sp, r7
 801667c:	bd80      	pop	{r7, pc}
	...

08016680 <USBPD_HW_IF_StopBISTMode2>:

#if !defined(USBPDCORE_LIB_NO_PD)
void USBPD_HW_IF_StopBISTMode2(uint8_t PortNum)
{
 8016680:	b580      	push	{r7, lr}
 8016682:	b084      	sub	sp, #16
 8016684:	af00      	add	r7, sp, #0
 8016686:	0002      	movs	r2, r0
 8016688:	1dfb      	adds	r3, r7, #7
 801668a:	701a      	strb	r2, [r3, #0]
  uint32_t  _cr = READ_REG(Ports[PortNum].husbpd->CR) & ~(UCPD_CR_TXMODE | UCPD_CR_TXSEND);
 801668c:	1dfb      	adds	r3, r7, #7
 801668e:	781a      	ldrb	r2, [r3, #0]
 8016690:	4916      	ldr	r1, [pc, #88]	@ (80166ec <USBPD_HW_IF_StopBISTMode2+0x6c>)
 8016692:	0013      	movs	r3, r2
 8016694:	011b      	lsls	r3, r3, #4
 8016696:	1a9b      	subs	r3, r3, r2
 8016698:	009b      	lsls	r3, r3, #2
 801669a:	585b      	ldr	r3, [r3, r1]
 801669c:	68db      	ldr	r3, [r3, #12]
 801669e:	2207      	movs	r2, #7
 80166a0:	4393      	bics	r3, r2
 80166a2:	60fb      	str	r3, [r7, #12]

  LL_UCPD_Disable(Ports[PortNum].husbpd);
 80166a4:	1dfb      	adds	r3, r7, #7
 80166a6:	781a      	ldrb	r2, [r3, #0]
 80166a8:	4910      	ldr	r1, [pc, #64]	@ (80166ec <USBPD_HW_IF_StopBISTMode2+0x6c>)
 80166aa:	0013      	movs	r3, r2
 80166ac:	011b      	lsls	r3, r3, #4
 80166ae:	1a9b      	subs	r3, r3, r2
 80166b0:	009b      	lsls	r3, r3, #2
 80166b2:	585b      	ldr	r3, [r3, r1]
 80166b4:	0018      	movs	r0, r3
 80166b6:	f7ff fe48 	bl	801634a <LL_UCPD_Disable>
  LL_UCPD_Enable(Ports[PortNum].husbpd);
 80166ba:	1dfb      	adds	r3, r7, #7
 80166bc:	781a      	ldrb	r2, [r3, #0]
 80166be:	490b      	ldr	r1, [pc, #44]	@ (80166ec <USBPD_HW_IF_StopBISTMode2+0x6c>)
 80166c0:	0013      	movs	r3, r2
 80166c2:	011b      	lsls	r3, r3, #4
 80166c4:	1a9b      	subs	r3, r3, r2
 80166c6:	009b      	lsls	r3, r3, #2
 80166c8:	585b      	ldr	r3, [r3, r1]
 80166ca:	0018      	movs	r0, r3
 80166cc:	f7ff fe2e 	bl	801632c <LL_UCPD_Enable>

  Ports[PortNum].husbpd->CR = _cr;
 80166d0:	1dfb      	adds	r3, r7, #7
 80166d2:	781a      	ldrb	r2, [r3, #0]
 80166d4:	4905      	ldr	r1, [pc, #20]	@ (80166ec <USBPD_HW_IF_StopBISTMode2+0x6c>)
 80166d6:	0013      	movs	r3, r2
 80166d8:	011b      	lsls	r3, r3, #4
 80166da:	1a9b      	subs	r3, r3, r2
 80166dc:	009b      	lsls	r3, r3, #2
 80166de:	585b      	ldr	r3, [r3, r1]
 80166e0:	68fa      	ldr	r2, [r7, #12]
 80166e2:	60da      	str	r2, [r3, #12]
}
 80166e4:	46c0      	nop			@ (mov r8, r8)
 80166e6:	46bd      	mov	sp, r7
 80166e8:	b004      	add	sp, #16
 80166ea:	bd80      	pop	{r7, pc}
 80166ec:	2001184c 	.word	0x2001184c

080166f0 <USBPD_HW_IF_SendBuffer>:

USBPD_StatusTypeDef USBPD_HW_IF_SendBuffer(uint8_t PortNum, USBPD_SOPType_TypeDef Type, uint8_t *pBuffer, uint32_t Size)
{
 80166f0:	b590      	push	{r4, r7, lr}
 80166f2:	b08b      	sub	sp, #44	@ 0x2c
 80166f4:	af00      	add	r7, sp, #0
 80166f6:	60ba      	str	r2, [r7, #8]
 80166f8:	607b      	str	r3, [r7, #4]
 80166fa:	240f      	movs	r4, #15
 80166fc:	193b      	adds	r3, r7, r4
 80166fe:	1c02      	adds	r2, r0, #0
 8016700:	701a      	strb	r2, [r3, #0]
 8016702:	200e      	movs	r0, #14
 8016704:	183b      	adds	r3, r7, r0
 8016706:	1c0a      	adds	r2, r1, #0
 8016708:	701a      	strb	r2, [r3, #0]
  USBPD_StatusTypeDef _status = USBPD_OK;
 801670a:	2327      	movs	r3, #39	@ 0x27
 801670c:	18fb      	adds	r3, r7, r3
 801670e:	2200      	movs	r2, #0
 8016710:	701a      	strb	r2, [r3, #0]

  if (USBPD_SOPTYPE_HARD_RESET == Type)
 8016712:	183b      	adds	r3, r7, r0
 8016714:	781b      	ldrb	r3, [r3, #0]
 8016716:	2b05      	cmp	r3, #5
 8016718:	d10b      	bne.n	8016732 <USBPD_HW_IF_SendBuffer+0x42>
  {
    LL_UCPD_SendHardReset(Ports[PortNum].husbpd);
 801671a:	193b      	adds	r3, r7, r4
 801671c:	781a      	ldrb	r2, [r3, #0]
 801671e:	499e      	ldr	r1, [pc, #632]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016720:	0013      	movs	r3, r2
 8016722:	011b      	lsls	r3, r3, #4
 8016724:	1a9b      	subs	r3, r3, r2
 8016726:	009b      	lsls	r3, r3, #2
 8016728:	585b      	ldr	r3, [r3, r1]
 801672a:	0018      	movs	r0, r3
 801672c:	f7ff ff13 	bl	8016556 <LL_UCPD_SendHardReset>
 8016730:	e12a      	b.n	8016988 <USBPD_HW_IF_SendBuffer+0x298>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8016732:	f3ef 8310 	mrs	r3, PRIMASK
 8016736:	61fb      	str	r3, [r7, #28]
  return(result);
 8016738:	69fb      	ldr	r3, [r7, #28]
  }
  else
  {
    PHY_ENTER_CRITICAL_SECTION()
 801673a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801673c:	b672      	cpsid	i
}
 801673e:	46c0      	nop			@ (mov r8, r8)

    /* If RX is ongoing or if a DMA transfer is active then discard the buffer sending */
    if ((Ports[PortNum].RXStatus == USBPD_TRUE) || ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN))
 8016740:	240f      	movs	r4, #15
 8016742:	193b      	adds	r3, r7, r4
 8016744:	781a      	ldrb	r2, [r3, #0]
 8016746:	4994      	ldr	r1, [pc, #592]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016748:	2038      	movs	r0, #56	@ 0x38
 801674a:	0013      	movs	r3, r2
 801674c:	011b      	lsls	r3, r3, #4
 801674e:	1a9b      	subs	r3, r3, r2
 8016750:	009b      	lsls	r3, r3, #2
 8016752:	18cb      	adds	r3, r1, r3
 8016754:	181b      	adds	r3, r3, r0
 8016756:	781b      	ldrb	r3, [r3, #0]
 8016758:	b2db      	uxtb	r3, r3
 801675a:	2b01      	cmp	r3, #1
 801675c:	d00e      	beq.n	801677c <USBPD_HW_IF_SendBuffer+0x8c>
 801675e:	193b      	adds	r3, r7, r4
 8016760:	781a      	ldrb	r2, [r3, #0]
 8016762:	498d      	ldr	r1, [pc, #564]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016764:	0013      	movs	r3, r2
 8016766:	011b      	lsls	r3, r3, #4
 8016768:	1a9b      	subs	r3, r3, r2
 801676a:	009b      	lsls	r3, r3, #2
 801676c:	18cb      	adds	r3, r1, r3
 801676e:	3304      	adds	r3, #4
 8016770:	681b      	ldr	r3, [r3, #0]
 8016772:	681b      	ldr	r3, [r3, #0]
 8016774:	2201      	movs	r2, #1
 8016776:	4013      	ands	r3, r2
 8016778:	2b01      	cmp	r3, #1
 801677a:	d10a      	bne.n	8016792 <USBPD_HW_IF_SendBuffer+0xa2>
 801677c:	6a3b      	ldr	r3, [r7, #32]
 801677e:	61bb      	str	r3, [r7, #24]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016780:	69bb      	ldr	r3, [r7, #24]
 8016782:	f383 8810 	msr	PRIMASK, r3
}
 8016786:	46c0      	nop			@ (mov r8, r8)
    {
      PHY_LEAVE_CRITICAL_SECTION()
      _status = USBPD_ERROR;
 8016788:	2327      	movs	r3, #39	@ 0x27
 801678a:	18fb      	adds	r3, r7, r3
 801678c:	2202      	movs	r2, #2
 801678e:	701a      	strb	r2, [r3, #0]
 8016790:	e0fa      	b.n	8016988 <USBPD_HW_IF_SendBuffer+0x298>
 8016792:	6a3b      	ldr	r3, [r7, #32]
 8016794:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8016796:	697b      	ldr	r3, [r7, #20]
 8016798:	f383 8810 	msr	PRIMASK, r3
}
 801679c:	46c0      	nop			@ (mov r8, r8)
    }
    else
    {
      PHY_LEAVE_CRITICAL_SECTION()

      switch (Type)
 801679e:	230e      	movs	r3, #14
 80167a0:	18fb      	adds	r3, r7, r3
 80167a2:	781b      	ldrb	r3, [r3, #0]
 80167a4:	2b07      	cmp	r3, #7
 80167a6:	d871      	bhi.n	801688c <USBPD_HW_IF_SendBuffer+0x19c>
 80167a8:	009a      	lsls	r2, r3, #2
 80167aa:	4b7c      	ldr	r3, [pc, #496]	@ (801699c <USBPD_HW_IF_SendBuffer+0x2ac>)
 80167ac:	18d3      	adds	r3, r2, r3
 80167ae:	681b      	ldr	r3, [r3, #0]
 80167b0:	469f      	mov	pc, r3
      {
        case USBPD_SOPTYPE_SOP :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP);
 80167b2:	240f      	movs	r4, #15
 80167b4:	193b      	adds	r3, r7, r4
 80167b6:	781a      	ldrb	r2, [r3, #0]
 80167b8:	4977      	ldr	r1, [pc, #476]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80167ba:	0013      	movs	r3, r2
 80167bc:	011b      	lsls	r3, r3, #4
 80167be:	1a9b      	subs	r3, r3, r2
 80167c0:	009b      	lsls	r3, r3, #2
 80167c2:	585b      	ldr	r3, [r3, r1]
 80167c4:	4a76      	ldr	r2, [pc, #472]	@ (80169a0 <USBPD_HW_IF_SendBuffer+0x2b0>)
 80167c6:	0011      	movs	r1, r2
 80167c8:	0018      	movs	r0, r3
 80167ca:	f7ff ff31 	bl	8016630 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 80167ce:	193b      	adds	r3, r7, r4
 80167d0:	781a      	ldrb	r2, [r3, #0]
 80167d2:	4971      	ldr	r1, [pc, #452]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80167d4:	0013      	movs	r3, r2
 80167d6:	011b      	lsls	r3, r3, #4
 80167d8:	1a9b      	subs	r3, r3, r2
 80167da:	009b      	lsls	r3, r3, #2
 80167dc:	585b      	ldr	r3, [r3, r1]
 80167de:	2100      	movs	r1, #0
 80167e0:	0018      	movs	r0, r3
 80167e2:	f7ff fed4 	bl	801658e <LL_UCPD_SetTxMode>
          break;
 80167e6:	e056      	b.n	8016896 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP1 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP1);
 80167e8:	240f      	movs	r4, #15
 80167ea:	193b      	adds	r3, r7, r4
 80167ec:	781a      	ldrb	r2, [r3, #0]
 80167ee:	496a      	ldr	r1, [pc, #424]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80167f0:	0013      	movs	r3, r2
 80167f2:	011b      	lsls	r3, r3, #4
 80167f4:	1a9b      	subs	r3, r3, r2
 80167f6:	009b      	lsls	r3, r3, #2
 80167f8:	585b      	ldr	r3, [r3, r1]
 80167fa:	4a6a      	ldr	r2, [pc, #424]	@ (80169a4 <USBPD_HW_IF_SendBuffer+0x2b4>)
 80167fc:	0011      	movs	r1, r2
 80167fe:	0018      	movs	r0, r3
 8016800:	f7ff ff16 	bl	8016630 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 8016804:	193b      	adds	r3, r7, r4
 8016806:	781a      	ldrb	r2, [r3, #0]
 8016808:	4963      	ldr	r1, [pc, #396]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801680a:	0013      	movs	r3, r2
 801680c:	011b      	lsls	r3, r3, #4
 801680e:	1a9b      	subs	r3, r3, r2
 8016810:	009b      	lsls	r3, r3, #2
 8016812:	585b      	ldr	r3, [r3, r1]
 8016814:	2100      	movs	r1, #0
 8016816:	0018      	movs	r0, r3
 8016818:	f7ff feb9 	bl	801658e <LL_UCPD_SetTxMode>
          break;
 801681c:	e03b      	b.n	8016896 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_SOP2 :
        {
          LL_UCPD_WriteTxOrderSet(Ports[PortNum].husbpd, LL_UCPD_ORDERED_SET_SOP2);
 801681e:	240f      	movs	r4, #15
 8016820:	193b      	adds	r3, r7, r4
 8016822:	781a      	ldrb	r2, [r3, #0]
 8016824:	495c      	ldr	r1, [pc, #368]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016826:	0013      	movs	r3, r2
 8016828:	011b      	lsls	r3, r3, #4
 801682a:	1a9b      	subs	r3, r3, r2
 801682c:	009b      	lsls	r3, r3, #2
 801682e:	585b      	ldr	r3, [r3, r1]
 8016830:	4a5d      	ldr	r2, [pc, #372]	@ (80169a8 <USBPD_HW_IF_SendBuffer+0x2b8>)
 8016832:	0011      	movs	r1, r2
 8016834:	0018      	movs	r0, r3
 8016836:	f7ff fefb 	bl	8016630 <LL_UCPD_WriteTxOrderSet>
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_NORMAL);
 801683a:	193b      	adds	r3, r7, r4
 801683c:	781a      	ldrb	r2, [r3, #0]
 801683e:	4956      	ldr	r1, [pc, #344]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016840:	0013      	movs	r3, r2
 8016842:	011b      	lsls	r3, r3, #4
 8016844:	1a9b      	subs	r3, r3, r2
 8016846:	009b      	lsls	r3, r3, #2
 8016848:	585b      	ldr	r3, [r3, r1]
 801684a:	2100      	movs	r1, #0
 801684c:	0018      	movs	r0, r3
 801684e:	f7ff fe9e 	bl	801658e <LL_UCPD_SetTxMode>
          break;
 8016852:	e020      	b.n	8016896 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_CABLE_RESET :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_CABLE_RESET);
 8016854:	230f      	movs	r3, #15
 8016856:	18fb      	adds	r3, r7, r3
 8016858:	781a      	ldrb	r2, [r3, #0]
 801685a:	494f      	ldr	r1, [pc, #316]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801685c:	0013      	movs	r3, r2
 801685e:	011b      	lsls	r3, r3, #4
 8016860:	1a9b      	subs	r3, r3, r2
 8016862:	009b      	lsls	r3, r3, #2
 8016864:	585b      	ldr	r3, [r3, r1]
 8016866:	2101      	movs	r1, #1
 8016868:	0018      	movs	r0, r3
 801686a:	f7ff fe90 	bl	801658e <LL_UCPD_SetTxMode>
          break;
 801686e:	e012      	b.n	8016896 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        case USBPD_SOPTYPE_BIST_MODE_2 :
        {
          LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 8016870:	230f      	movs	r3, #15
 8016872:	18fb      	adds	r3, r7, r3
 8016874:	781a      	ldrb	r2, [r3, #0]
 8016876:	4948      	ldr	r1, [pc, #288]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016878:	0013      	movs	r3, r2
 801687a:	011b      	lsls	r3, r3, #4
 801687c:	1a9b      	subs	r3, r3, r2
 801687e:	009b      	lsls	r3, r3, #2
 8016880:	585b      	ldr	r3, [r3, r1]
 8016882:	2102      	movs	r1, #2
 8016884:	0018      	movs	r0, r3
 8016886:	f7ff fe82 	bl	801658e <LL_UCPD_SetTxMode>
          break;
 801688a:	e004      	b.n	8016896 <USBPD_HW_IF_SendBuffer+0x1a6>
        }
        default :
          _status = USBPD_ERROR;
 801688c:	2327      	movs	r3, #39	@ 0x27
 801688e:	18fb      	adds	r3, r7, r3
 8016890:	2202      	movs	r2, #2
 8016892:	701a      	strb	r2, [r3, #0]
          break;
 8016894:	46c0      	nop			@ (mov r8, r8)
      }

      if (USBPD_OK == _status)
 8016896:	2327      	movs	r3, #39	@ 0x27
 8016898:	18fb      	adds	r3, r7, r3
 801689a:	781b      	ldrb	r3, [r3, #0]
 801689c:	2b00      	cmp	r3, #0
 801689e:	d173      	bne.n	8016988 <USBPD_HW_IF_SendBuffer+0x298>
      {
#if defined(_LOW_POWER)
        UTIL_LPM_SetStopMode(0 == PortNum ? LPM_PE_0 : LPM_PE_1, UTIL_LPM_DISABLE);
#endif /* _LOW_POWER */
        CLEAR_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 80168a0:	200f      	movs	r0, #15
 80168a2:	183b      	adds	r3, r7, r0
 80168a4:	781a      	ldrb	r2, [r3, #0]
 80168a6:	493c      	ldr	r1, [pc, #240]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80168a8:	0013      	movs	r3, r2
 80168aa:	011b      	lsls	r3, r3, #4
 80168ac:	1a9b      	subs	r3, r3, r2
 80168ae:	009b      	lsls	r3, r3, #2
 80168b0:	18cb      	adds	r3, r1, r3
 80168b2:	3304      	adds	r3, #4
 80168b4:	681b      	ldr	r3, [r3, #0]
 80168b6:	6819      	ldr	r1, [r3, #0]
 80168b8:	183b      	adds	r3, r7, r0
 80168ba:	781a      	ldrb	r2, [r3, #0]
 80168bc:	4836      	ldr	r0, [pc, #216]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80168be:	0013      	movs	r3, r2
 80168c0:	011b      	lsls	r3, r3, #4
 80168c2:	1a9b      	subs	r3, r3, r2
 80168c4:	009b      	lsls	r3, r3, #2
 80168c6:	18c3      	adds	r3, r0, r3
 80168c8:	3304      	adds	r3, #4
 80168ca:	681b      	ldr	r3, [r3, #0]
 80168cc:	2201      	movs	r2, #1
 80168ce:	4391      	bics	r1, r2
 80168d0:	000a      	movs	r2, r1
 80168d2:	601a      	str	r2, [r3, #0]
        while ((Ports[PortNum].hdmatx->CCR &  DMA_CCR_EN) == DMA_CCR_EN);
 80168d4:	46c0      	nop			@ (mov r8, r8)
 80168d6:	200f      	movs	r0, #15
 80168d8:	183b      	adds	r3, r7, r0
 80168da:	781a      	ldrb	r2, [r3, #0]
 80168dc:	492e      	ldr	r1, [pc, #184]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80168de:	0013      	movs	r3, r2
 80168e0:	011b      	lsls	r3, r3, #4
 80168e2:	1a9b      	subs	r3, r3, r2
 80168e4:	009b      	lsls	r3, r3, #2
 80168e6:	18cb      	adds	r3, r1, r3
 80168e8:	3304      	adds	r3, #4
 80168ea:	681b      	ldr	r3, [r3, #0]
 80168ec:	681b      	ldr	r3, [r3, #0]
 80168ee:	2201      	movs	r2, #1
 80168f0:	4013      	ands	r3, r2
 80168f2:	2b01      	cmp	r3, #1
 80168f4:	d0ef      	beq.n	80168d6 <USBPD_HW_IF_SendBuffer+0x1e6>

        WRITE_REG(Ports[PortNum].hdmatx->CMAR, (uint32_t)pBuffer);
 80168f6:	0004      	movs	r4, r0
 80168f8:	193b      	adds	r3, r7, r4
 80168fa:	781a      	ldrb	r2, [r3, #0]
 80168fc:	4926      	ldr	r1, [pc, #152]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 80168fe:	0013      	movs	r3, r2
 8016900:	011b      	lsls	r3, r3, #4
 8016902:	1a9b      	subs	r3, r3, r2
 8016904:	009b      	lsls	r3, r3, #2
 8016906:	18cb      	adds	r3, r1, r3
 8016908:	3304      	adds	r3, #4
 801690a:	681b      	ldr	r3, [r3, #0]
 801690c:	68ba      	ldr	r2, [r7, #8]
 801690e:	60da      	str	r2, [r3, #12]
        WRITE_REG(Ports[PortNum].hdmatx->CNDTR, Size);
 8016910:	193b      	adds	r3, r7, r4
 8016912:	781a      	ldrb	r2, [r3, #0]
 8016914:	4920      	ldr	r1, [pc, #128]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016916:	0013      	movs	r3, r2
 8016918:	011b      	lsls	r3, r3, #4
 801691a:	1a9b      	subs	r3, r3, r2
 801691c:	009b      	lsls	r3, r3, #2
 801691e:	18cb      	adds	r3, r1, r3
 8016920:	3304      	adds	r3, #4
 8016922:	681b      	ldr	r3, [r3, #0]
 8016924:	687a      	ldr	r2, [r7, #4]
 8016926:	605a      	str	r2, [r3, #4]
        SET_BIT(Ports[PortNum].hdmatx->CCR, DMA_CCR_EN);
 8016928:	193b      	adds	r3, r7, r4
 801692a:	781a      	ldrb	r2, [r3, #0]
 801692c:	491a      	ldr	r1, [pc, #104]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801692e:	0013      	movs	r3, r2
 8016930:	011b      	lsls	r3, r3, #4
 8016932:	1a9b      	subs	r3, r3, r2
 8016934:	009b      	lsls	r3, r3, #2
 8016936:	18cb      	adds	r3, r1, r3
 8016938:	3304      	adds	r3, #4
 801693a:	681b      	ldr	r3, [r3, #0]
 801693c:	6819      	ldr	r1, [r3, #0]
 801693e:	193b      	adds	r3, r7, r4
 8016940:	781a      	ldrb	r2, [r3, #0]
 8016942:	4815      	ldr	r0, [pc, #84]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016944:	0013      	movs	r3, r2
 8016946:	011b      	lsls	r3, r3, #4
 8016948:	1a9b      	subs	r3, r3, r2
 801694a:	009b      	lsls	r3, r3, #2
 801694c:	18c3      	adds	r3, r0, r3
 801694e:	3304      	adds	r3, #4
 8016950:	681b      	ldr	r3, [r3, #0]
 8016952:	2201      	movs	r2, #1
 8016954:	430a      	orrs	r2, r1
 8016956:	601a      	str	r2, [r3, #0]

        LL_UCPD_WriteTxPaySize(Ports[PortNum].husbpd, Size);
 8016958:	193b      	adds	r3, r7, r4
 801695a:	781a      	ldrb	r2, [r3, #0]
 801695c:	490e      	ldr	r1, [pc, #56]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 801695e:	0013      	movs	r3, r2
 8016960:	011b      	lsls	r3, r3, #4
 8016962:	1a9b      	subs	r3, r3, r2
 8016964:	009b      	lsls	r3, r3, #2
 8016966:	585b      	ldr	r3, [r3, r1]
 8016968:	687a      	ldr	r2, [r7, #4]
 801696a:	0011      	movs	r1, r2
 801696c:	0018      	movs	r0, r3
 801696e:	f7ff fe6b 	bl	8016648 <LL_UCPD_WriteTxPaySize>
        LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 8016972:	193b      	adds	r3, r7, r4
 8016974:	781a      	ldrb	r2, [r3, #0]
 8016976:	4908      	ldr	r1, [pc, #32]	@ (8016998 <USBPD_HW_IF_SendBuffer+0x2a8>)
 8016978:	0013      	movs	r3, r2
 801697a:	011b      	lsls	r3, r3, #4
 801697c:	1a9b      	subs	r3, r3, r2
 801697e:	009b      	lsls	r3, r3, #2
 8016980:	585b      	ldr	r3, [r3, r1]
 8016982:	0018      	movs	r0, r3
 8016984:	f7ff fdf5 	bl	8016572 <LL_UCPD_SendMessage>
      }
    }
  }
  return _status;
 8016988:	2327      	movs	r3, #39	@ 0x27
 801698a:	18fb      	adds	r3, r7, r3
 801698c:	781b      	ldrb	r3, [r3, #0]
}
 801698e:	0018      	movs	r0, r3
 8016990:	46bd      	mov	sp, r7
 8016992:	b00b      	add	sp, #44	@ 0x2c
 8016994:	bd90      	pop	{r4, r7, pc}
 8016996:	46c0      	nop			@ (mov r8, r8)
 8016998:	2001184c 	.word	0x2001184c
 801699c:	0801f020 	.word	0x0801f020
 80169a0:	0008e318 	.word	0x0008e318
 80169a4:	00031b18 	.word	0x00031b18
 80169a8:	000360d8 	.word	0x000360d8

080169ac <USBPD_HW_IF_Send_BIST_Pattern>:

void USBPD_HW_IF_Send_BIST_Pattern(uint8_t PortNum)
{
 80169ac:	b580      	push	{r7, lr}
 80169ae:	b082      	sub	sp, #8
 80169b0:	af00      	add	r7, sp, #0
 80169b2:	0002      	movs	r2, r0
 80169b4:	1dfb      	adds	r3, r7, #7
 80169b6:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SetTxMode(Ports[PortNum].husbpd, LL_UCPD_TXMODE_BIST_CARRIER2);
 80169b8:	1dfb      	adds	r3, r7, #7
 80169ba:	781a      	ldrb	r2, [r3, #0]
 80169bc:	490c      	ldr	r1, [pc, #48]	@ (80169f0 <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 80169be:	0013      	movs	r3, r2
 80169c0:	011b      	lsls	r3, r3, #4
 80169c2:	1a9b      	subs	r3, r3, r2
 80169c4:	009b      	lsls	r3, r3, #2
 80169c6:	585b      	ldr	r3, [r3, r1]
 80169c8:	2102      	movs	r1, #2
 80169ca:	0018      	movs	r0, r3
 80169cc:	f7ff fddf 	bl	801658e <LL_UCPD_SetTxMode>
  LL_UCPD_SendMessage(Ports[PortNum].husbpd);
 80169d0:	1dfb      	adds	r3, r7, #7
 80169d2:	781a      	ldrb	r2, [r3, #0]
 80169d4:	4906      	ldr	r1, [pc, #24]	@ (80169f0 <USBPD_HW_IF_Send_BIST_Pattern+0x44>)
 80169d6:	0013      	movs	r3, r2
 80169d8:	011b      	lsls	r3, r3, #4
 80169da:	1a9b      	subs	r3, r3, r2
 80169dc:	009b      	lsls	r3, r3, #2
 80169de:	585b      	ldr	r3, [r3, r1]
 80169e0:	0018      	movs	r0, r3
 80169e2:	f7ff fdc6 	bl	8016572 <LL_UCPD_SendMessage>
}
 80169e6:	46c0      	nop			@ (mov r8, r8)
 80169e8:	46bd      	mov	sp, r7
 80169ea:	b002      	add	sp, #8
 80169ec:	bd80      	pop	{r7, pc}
 80169ee:	46c0      	nop			@ (mov r8, r8)
 80169f0:	2001184c 	.word	0x2001184c

080169f4 <USBPDM1_AssertRp>:
#endif /* !USBPDCORE_LIB_NO_PD */

void USBPDM1_AssertRp(uint8_t PortNum)
{
 80169f4:	b580      	push	{r7, lr}
 80169f6:	b082      	sub	sp, #8
 80169f8:	af00      	add	r7, sp, #0
 80169fa:	0002      	movs	r2, r0
 80169fc:	1dfb      	adds	r3, r7, #7
 80169fe:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8016a00:	2001      	movs	r0, #1
 8016a02:	f7ff fc7d 	bl	8016300 <LL_APB2_GRP1_EnableClock>
  switch (Ports[PortNum].params->RpResistor)
 8016a06:	1dfb      	adds	r3, r7, #7
 8016a08:	781a      	ldrb	r2, [r3, #0]
 8016a0a:	4953      	ldr	r1, [pc, #332]	@ (8016b58 <USBPDM1_AssertRp+0x164>)
 8016a0c:	0013      	movs	r3, r2
 8016a0e:	011b      	lsls	r3, r3, #4
 8016a10:	1a9b      	subs	r3, r3, r2
 8016a12:	009b      	lsls	r3, r3, #2
 8016a14:	18cb      	adds	r3, r1, r3
 8016a16:	3310      	adds	r3, #16
 8016a18:	681b      	ldr	r3, [r3, #0]
 8016a1a:	789b      	ldrb	r3, [r3, #2]
 8016a1c:	079b      	lsls	r3, r3, #30
 8016a1e:	0f9b      	lsrs	r3, r3, #30
 8016a20:	b2db      	uxtb	r3, r3
 8016a22:	2b02      	cmp	r3, #2
 8016a24:	d021      	beq.n	8016a6a <USBPDM1_AssertRp+0x76>
 8016a26:	dc2f      	bgt.n	8016a88 <USBPDM1_AssertRp+0x94>
 8016a28:	2b00      	cmp	r3, #0
 8016a2a:	d002      	beq.n	8016a32 <USBPDM1_AssertRp+0x3e>
 8016a2c:	2b01      	cmp	r3, #1
 8016a2e:	d00d      	beq.n	8016a4c <USBPDM1_AssertRp+0x58>
      break;
    case vRp_3_0A:
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
      break;
    default:
      break;
 8016a30:	e02a      	b.n	8016a88 <USBPDM1_AssertRp+0x94>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_DEFAULT);
 8016a32:	1dfb      	adds	r3, r7, #7
 8016a34:	781a      	ldrb	r2, [r3, #0]
 8016a36:	4948      	ldr	r1, [pc, #288]	@ (8016b58 <USBPDM1_AssertRp+0x164>)
 8016a38:	0013      	movs	r3, r2
 8016a3a:	011b      	lsls	r3, r3, #4
 8016a3c:	1a9b      	subs	r3, r3, r2
 8016a3e:	009b      	lsls	r3, r3, #2
 8016a40:	585b      	ldr	r3, [r3, r1]
 8016a42:	2180      	movs	r1, #128	@ 0x80
 8016a44:	0018      	movs	r0, r3
 8016a46:	f7ff fd31 	bl	80164ac <LL_UCPD_SetRpResistor>
      break;
 8016a4a:	e01e      	b.n	8016a8a <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8016a4c:	1dfb      	adds	r3, r7, #7
 8016a4e:	781a      	ldrb	r2, [r3, #0]
 8016a50:	4941      	ldr	r1, [pc, #260]	@ (8016b58 <USBPDM1_AssertRp+0x164>)
 8016a52:	0013      	movs	r3, r2
 8016a54:	011b      	lsls	r3, r3, #4
 8016a56:	1a9b      	subs	r3, r3, r2
 8016a58:	009b      	lsls	r3, r3, #2
 8016a5a:	585b      	ldr	r3, [r3, r1]
 8016a5c:	2280      	movs	r2, #128	@ 0x80
 8016a5e:	0052      	lsls	r2, r2, #1
 8016a60:	0011      	movs	r1, r2
 8016a62:	0018      	movs	r0, r3
 8016a64:	f7ff fd22 	bl	80164ac <LL_UCPD_SetRpResistor>
      break;
 8016a68:	e00f      	b.n	8016a8a <USBPDM1_AssertRp+0x96>
      LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 8016a6a:	1dfb      	adds	r3, r7, #7
 8016a6c:	781a      	ldrb	r2, [r3, #0]
 8016a6e:	493a      	ldr	r1, [pc, #232]	@ (8016b58 <USBPDM1_AssertRp+0x164>)
 8016a70:	0013      	movs	r3, r2
 8016a72:	011b      	lsls	r3, r3, #4
 8016a74:	1a9b      	subs	r3, r3, r2
 8016a76:	009b      	lsls	r3, r3, #2
 8016a78:	585b      	ldr	r3, [r3, r1]
 8016a7a:	22c0      	movs	r2, #192	@ 0xc0
 8016a7c:	0052      	lsls	r2, r2, #1
 8016a7e:	0011      	movs	r1, r2
 8016a80:	0018      	movs	r0, r3
 8016a82:	f7ff fd13 	bl	80164ac <LL_UCPD_SetRpResistor>
      break;
 8016a86:	e000      	b.n	8016a8a <USBPDM1_AssertRp+0x96>
      break;
 8016a88:	46c0      	nop			@ (mov r8, r8)
  }
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8016a8a:	1dfb      	adds	r3, r7, #7
 8016a8c:	781a      	ldrb	r2, [r3, #0]
 8016a8e:	4932      	ldr	r1, [pc, #200]	@ (8016b58 <USBPDM1_AssertRp+0x164>)
 8016a90:	0013      	movs	r3, r2
 8016a92:	011b      	lsls	r3, r3, #4
 8016a94:	1a9b      	subs	r3, r3, r2
 8016a96:	009b      	lsls	r3, r3, #2
 8016a98:	585b      	ldr	r3, [r3, r1]
 8016a9a:	2100      	movs	r1, #0
 8016a9c:	0018      	movs	r0, r3
 8016a9e:	f7ff fcd1 	bl	8016444 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8016aa2:	1dfb      	adds	r3, r7, #7
 8016aa4:	781a      	ldrb	r2, [r3, #0]
 8016aa6:	492c      	ldr	r1, [pc, #176]	@ (8016b58 <USBPDM1_AssertRp+0x164>)
 8016aa8:	0013      	movs	r3, r2
 8016aaa:	011b      	lsls	r3, r3, #4
 8016aac:	1a9b      	subs	r3, r3, r2
 8016aae:	009b      	lsls	r3, r3, #2
 8016ab0:	585b      	ldr	r3, [r3, r1]
 8016ab2:	0018      	movs	r0, r3
 8016ab4:	f7ff fcea 	bl	801648c <LL_UCPD_SetSRCRole>
  if (CCNONE == Ports[PortNum].CCx)
 8016ab8:	1dfb      	adds	r3, r7, #7
 8016aba:	781a      	ldrb	r2, [r3, #0]
 8016abc:	4926      	ldr	r1, [pc, #152]	@ (8016b58 <USBPDM1_AssertRp+0x164>)
 8016abe:	0013      	movs	r3, r2
 8016ac0:	011b      	lsls	r3, r3, #4
 8016ac2:	1a9b      	subs	r3, r3, r2
 8016ac4:	009b      	lsls	r3, r3, #2
 8016ac6:	18cb      	adds	r3, r1, r3
 8016ac8:	3334      	adds	r3, #52	@ 0x34
 8016aca:	681b      	ldr	r3, [r3, #0]
 8016acc:	2b00      	cmp	r3, #0
 8016ace:	d10e      	bne.n	8016aee <USBPDM1_AssertRp+0xfa>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8016ad0:	1dfb      	adds	r3, r7, #7
 8016ad2:	781a      	ldrb	r2, [r3, #0]
 8016ad4:	4920      	ldr	r1, [pc, #128]	@ (8016b58 <USBPDM1_AssertRp+0x164>)
 8016ad6:	0013      	movs	r3, r2
 8016ad8:	011b      	lsls	r3, r3, #4
 8016ada:	1a9b      	subs	r3, r3, r2
 8016adc:	009b      	lsls	r3, r3, #2
 8016ade:	585b      	ldr	r3, [r3, r1]
 8016ae0:	22c0      	movs	r2, #192	@ 0xc0
 8016ae2:	0112      	lsls	r2, r2, #4
 8016ae4:	0011      	movs	r1, r2
 8016ae6:	0018      	movs	r0, r3
 8016ae8:	f7ff fcac 	bl	8016444 <LL_UCPD_SetccEnable>
 8016aec:	e01b      	b.n	8016b26 <USBPDM1_AssertRp+0x132>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8016aee:	1dfb      	adds	r3, r7, #7
 8016af0:	781a      	ldrb	r2, [r3, #0]
 8016af2:	4919      	ldr	r1, [pc, #100]	@ (8016b58 <USBPDM1_AssertRp+0x164>)
 8016af4:	0013      	movs	r3, r2
 8016af6:	011b      	lsls	r3, r3, #4
 8016af8:	1a9b      	subs	r3, r3, r2
 8016afa:	009b      	lsls	r3, r3, #2
 8016afc:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 8016afe:	1dfb      	adds	r3, r7, #7
 8016b00:	781a      	ldrb	r2, [r3, #0]
 8016b02:	4915      	ldr	r1, [pc, #84]	@ (8016b58 <USBPDM1_AssertRp+0x164>)
 8016b04:	0013      	movs	r3, r2
 8016b06:	011b      	lsls	r3, r3, #4
 8016b08:	1a9b      	subs	r3, r3, r2
 8016b0a:	009b      	lsls	r3, r3, #2
 8016b0c:	18cb      	adds	r3, r1, r3
 8016b0e:	3334      	adds	r3, #52	@ 0x34
 8016b10:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8016b12:	2b01      	cmp	r3, #1
 8016b14:	d102      	bne.n	8016b1c <USBPDM1_AssertRp+0x128>
 8016b16:	2380      	movs	r3, #128	@ 0x80
 8016b18:	00db      	lsls	r3, r3, #3
 8016b1a:	e001      	b.n	8016b20 <USBPDM1_AssertRp+0x12c>
 8016b1c:	2380      	movs	r3, #128	@ 0x80
 8016b1e:	011b      	lsls	r3, r3, #4
 8016b20:	0019      	movs	r1, r3
 8016b22:	f7ff fc8f 	bl	8016444 <LL_UCPD_SetccEnable>
  }
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8016b26:	4b0d      	ldr	r3, [pc, #52]	@ (8016b5c <USBPDM1_AssertRp+0x168>)
 8016b28:	6819      	ldr	r1, [r3, #0]
 8016b2a:	1dfb      	adds	r3, r7, #7
 8016b2c:	781a      	ldrb	r2, [r3, #0]
 8016b2e:	480a      	ldr	r0, [pc, #40]	@ (8016b58 <USBPDM1_AssertRp+0x164>)
 8016b30:	0013      	movs	r3, r2
 8016b32:	011b      	lsls	r3, r3, #4
 8016b34:	1a9b      	subs	r3, r3, r2
 8016b36:	009b      	lsls	r3, r3, #2
 8016b38:	581b      	ldr	r3, [r3, r0]
 8016b3a:	4a09      	ldr	r2, [pc, #36]	@ (8016b60 <USBPDM1_AssertRp+0x16c>)
 8016b3c:	4293      	cmp	r3, r2
 8016b3e:	d102      	bne.n	8016b46 <USBPDM1_AssertRp+0x152>
 8016b40:	2380      	movs	r3, #128	@ 0x80
 8016b42:	009b      	lsls	r3, r3, #2
 8016b44:	e001      	b.n	8016b4a <USBPDM1_AssertRp+0x156>
 8016b46:	2380      	movs	r3, #128	@ 0x80
 8016b48:	00db      	lsls	r3, r3, #3
 8016b4a:	4a04      	ldr	r2, [pc, #16]	@ (8016b5c <USBPDM1_AssertRp+0x168>)
 8016b4c:	430b      	orrs	r3, r1
 8016b4e:	6013      	str	r3, [r2, #0]

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SOURCE);
#endif /* TCPP0203_SUPPORT */
}
 8016b50:	46c0      	nop			@ (mov r8, r8)
 8016b52:	46bd      	mov	sp, r7
 8016b54:	b002      	add	sp, #8
 8016b56:	bd80      	pop	{r7, pc}
 8016b58:	2001184c 	.word	0x2001184c
 8016b5c:	40010000 	.word	0x40010000
 8016b60:	4000a000 	.word	0x4000a000

08016b64 <USBPDM1_DeAssertRp>:

void USBPDM1_DeAssertRp(uint8_t PortNum)
{
 8016b64:	b580      	push	{r7, lr}
 8016b66:	b082      	sub	sp, #8
 8016b68:	af00      	add	r7, sp, #0
 8016b6a:	0002      	movs	r2, r0
 8016b6c:	1dfb      	adds	r3, r7, #7
 8016b6e:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 8016b70:	46c0      	nop			@ (mov r8, r8)
 8016b72:	46bd      	mov	sp, r7
 8016b74:	b002      	add	sp, #8
 8016b76:	bd80      	pop	{r7, pc}

08016b78 <USBPDM1_AssertRd>:

void USBPDM1_AssertRd(uint8_t PortNum)
{
 8016b78:	b580      	push	{r7, lr}
 8016b7a:	b082      	sub	sp, #8
 8016b7c:	af00      	add	r7, sp, #0
 8016b7e:	0002      	movs	r2, r0
 8016b80:	1dfb      	adds	r3, r7, #7
 8016b82:	701a      	strb	r2, [r3, #0]
  LL_UCPD_TypeCDetectionCC2Disable(Ports[PortNum].husbpd);
 8016b84:	1dfb      	adds	r3, r7, #7
 8016b86:	781a      	ldrb	r2, [r3, #0]
 8016b88:	494b      	ldr	r1, [pc, #300]	@ (8016cb8 <USBPDM1_AssertRd+0x140>)
 8016b8a:	0013      	movs	r3, r2
 8016b8c:	011b      	lsls	r3, r3, #4
 8016b8e:	1a9b      	subs	r3, r3, r2
 8016b90:	009b      	lsls	r3, r3, #2
 8016b92:	585b      	ldr	r3, [r3, r1]
 8016b94:	0018      	movs	r0, r3
 8016b96:	f7ff fbf7 	bl	8016388 <LL_UCPD_TypeCDetectionCC2Disable>
  LL_UCPD_TypeCDetectionCC1Disable(Ports[PortNum].husbpd);
 8016b9a:	1dfb      	adds	r3, r7, #7
 8016b9c:	781a      	ldrb	r2, [r3, #0]
 8016b9e:	4946      	ldr	r1, [pc, #280]	@ (8016cb8 <USBPDM1_AssertRd+0x140>)
 8016ba0:	0013      	movs	r3, r2
 8016ba2:	011b      	lsls	r3, r3, #4
 8016ba4:	1a9b      	subs	r3, r3, r2
 8016ba6:	009b      	lsls	r3, r3, #2
 8016ba8:	585b      	ldr	r3, [r3, r1]
 8016baa:	0018      	movs	r0, r3
 8016bac:	f7ff fc0c 	bl	80163c8 <LL_UCPD_TypeCDetectionCC1Disable>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8016bb0:	2001      	movs	r0, #1
 8016bb2:	f7ff fba5 	bl	8016300 <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8016bb6:	1dfb      	adds	r3, r7, #7
 8016bb8:	781a      	ldrb	r2, [r3, #0]
 8016bba:	493f      	ldr	r1, [pc, #252]	@ (8016cb8 <USBPDM1_AssertRd+0x140>)
 8016bbc:	0013      	movs	r3, r2
 8016bbe:	011b      	lsls	r3, r3, #4
 8016bc0:	1a9b      	subs	r3, r3, r2
 8016bc2:	009b      	lsls	r3, r3, #2
 8016bc4:	585b      	ldr	r3, [r3, r1]
 8016bc6:	2100      	movs	r1, #0
 8016bc8:	0018      	movs	r0, r3
 8016bca:	f7ff fc3b 	bl	8016444 <LL_UCPD_SetccEnable>
  LL_UCPD_SetSNKRole(Ports[PortNum].husbpd);
 8016bce:	1dfb      	adds	r3, r7, #7
 8016bd0:	781a      	ldrb	r2, [r3, #0]
 8016bd2:	4939      	ldr	r1, [pc, #228]	@ (8016cb8 <USBPDM1_AssertRd+0x140>)
 8016bd4:	0013      	movs	r3, r2
 8016bd6:	011b      	lsls	r3, r3, #4
 8016bd8:	1a9b      	subs	r3, r3, r2
 8016bda:	009b      	lsls	r3, r3, #2
 8016bdc:	585b      	ldr	r3, [r3, r1]
 8016bde:	0018      	movs	r0, r3
 8016be0:	f7ff fc44 	bl	801646c <LL_UCPD_SetSNKRole>
  if (CCNONE == Ports[PortNum].CCx)
 8016be4:	1dfb      	adds	r3, r7, #7
 8016be6:	781a      	ldrb	r2, [r3, #0]
 8016be8:	4933      	ldr	r1, [pc, #204]	@ (8016cb8 <USBPDM1_AssertRd+0x140>)
 8016bea:	0013      	movs	r3, r2
 8016bec:	011b      	lsls	r3, r3, #4
 8016bee:	1a9b      	subs	r3, r3, r2
 8016bf0:	009b      	lsls	r3, r3, #2
 8016bf2:	18cb      	adds	r3, r1, r3
 8016bf4:	3334      	adds	r3, #52	@ 0x34
 8016bf6:	681b      	ldr	r3, [r3, #0]
 8016bf8:	2b00      	cmp	r3, #0
 8016bfa:	d10e      	bne.n	8016c1a <USBPDM1_AssertRd+0xa2>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8016bfc:	1dfb      	adds	r3, r7, #7
 8016bfe:	781a      	ldrb	r2, [r3, #0]
 8016c00:	492d      	ldr	r1, [pc, #180]	@ (8016cb8 <USBPDM1_AssertRd+0x140>)
 8016c02:	0013      	movs	r3, r2
 8016c04:	011b      	lsls	r3, r3, #4
 8016c06:	1a9b      	subs	r3, r3, r2
 8016c08:	009b      	lsls	r3, r3, #2
 8016c0a:	585b      	ldr	r3, [r3, r1]
 8016c0c:	22c0      	movs	r2, #192	@ 0xc0
 8016c0e:	0112      	lsls	r2, r2, #4
 8016c10:	0011      	movs	r1, r2
 8016c12:	0018      	movs	r0, r3
 8016c14:	f7ff fc16 	bl	8016444 <LL_UCPD_SetccEnable>
 8016c18:	e01b      	b.n	8016c52 <USBPDM1_AssertRd+0xda>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8016c1a:	1dfb      	adds	r3, r7, #7
 8016c1c:	781a      	ldrb	r2, [r3, #0]
 8016c1e:	4926      	ldr	r1, [pc, #152]	@ (8016cb8 <USBPDM1_AssertRd+0x140>)
 8016c20:	0013      	movs	r3, r2
 8016c22:	011b      	lsls	r3, r3, #4
 8016c24:	1a9b      	subs	r3, r3, r2
 8016c26:	009b      	lsls	r3, r3, #2
 8016c28:	5858      	ldr	r0, [r3, r1]
                        (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCENABLE_CC1 : LL_UCPD_CCENABLE_CC2);
 8016c2a:	1dfb      	adds	r3, r7, #7
 8016c2c:	781a      	ldrb	r2, [r3, #0]
 8016c2e:	4922      	ldr	r1, [pc, #136]	@ (8016cb8 <USBPDM1_AssertRd+0x140>)
 8016c30:	0013      	movs	r3, r2
 8016c32:	011b      	lsls	r3, r3, #4
 8016c34:	1a9b      	subs	r3, r3, r2
 8016c36:	009b      	lsls	r3, r3, #2
 8016c38:	18cb      	adds	r3, r1, r3
 8016c3a:	3334      	adds	r3, #52	@ 0x34
 8016c3c:	681b      	ldr	r3, [r3, #0]
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd,
 8016c3e:	2b01      	cmp	r3, #1
 8016c40:	d102      	bne.n	8016c48 <USBPDM1_AssertRd+0xd0>
 8016c42:	2380      	movs	r3, #128	@ 0x80
 8016c44:	00db      	lsls	r3, r3, #3
 8016c46:	e001      	b.n	8016c4c <USBPDM1_AssertRd+0xd4>
 8016c48:	2380      	movs	r3, #128	@ 0x80
 8016c4a:	011b      	lsls	r3, r3, #4
 8016c4c:	0019      	movs	r1, r3
 8016c4e:	f7ff fbf9 	bl	8016444 <LL_UCPD_SetccEnable>
  }

  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8016c52:	4b1a      	ldr	r3, [pc, #104]	@ (8016cbc <USBPDM1_AssertRd+0x144>)
 8016c54:	6819      	ldr	r1, [r3, #0]
 8016c56:	1dfb      	adds	r3, r7, #7
 8016c58:	781a      	ldrb	r2, [r3, #0]
 8016c5a:	4817      	ldr	r0, [pc, #92]	@ (8016cb8 <USBPDM1_AssertRd+0x140>)
 8016c5c:	0013      	movs	r3, r2
 8016c5e:	011b      	lsls	r3, r3, #4
 8016c60:	1a9b      	subs	r3, r3, r2
 8016c62:	009b      	lsls	r3, r3, #2
 8016c64:	581b      	ldr	r3, [r3, r0]
 8016c66:	4a16      	ldr	r2, [pc, #88]	@ (8016cc0 <USBPDM1_AssertRd+0x148>)
 8016c68:	4293      	cmp	r3, r2
 8016c6a:	d102      	bne.n	8016c72 <USBPDM1_AssertRd+0xfa>
 8016c6c:	2380      	movs	r3, #128	@ 0x80
 8016c6e:	009b      	lsls	r3, r3, #2
 8016c70:	e001      	b.n	8016c76 <USBPDM1_AssertRd+0xfe>
 8016c72:	2380      	movs	r3, #128	@ 0x80
 8016c74:	00db      	lsls	r3, r3, #3
 8016c76:	4a11      	ldr	r2, [pc, #68]	@ (8016cbc <USBPDM1_AssertRd+0x144>)
 8016c78:	430b      	orrs	r3, r1
 8016c7a:	6013      	str	r3, [r2, #0]
  HAL_Delay(1);
 8016c7c:	2001      	movs	r0, #1
 8016c7e:	f7f1 fc9d 	bl	80085bc <HAL_Delay>

#ifndef _LOW_POWER
  LL_UCPD_TypeCDetectionCC2Enable(Ports[PortNum].husbpd);
 8016c82:	1dfb      	adds	r3, r7, #7
 8016c84:	781a      	ldrb	r2, [r3, #0]
 8016c86:	490c      	ldr	r1, [pc, #48]	@ (8016cb8 <USBPDM1_AssertRd+0x140>)
 8016c88:	0013      	movs	r3, r2
 8016c8a:	011b      	lsls	r3, r3, #4
 8016c8c:	1a9b      	subs	r3, r3, r2
 8016c8e:	009b      	lsls	r3, r3, #2
 8016c90:	585b      	ldr	r3, [r3, r1]
 8016c92:	0018      	movs	r0, r3
 8016c94:	f7ff fb68 	bl	8016368 <LL_UCPD_TypeCDetectionCC2Enable>
  LL_UCPD_TypeCDetectionCC1Enable(Ports[PortNum].husbpd);
 8016c98:	1dfb      	adds	r3, r7, #7
 8016c9a:	781a      	ldrb	r2, [r3, #0]
 8016c9c:	4906      	ldr	r1, [pc, #24]	@ (8016cb8 <USBPDM1_AssertRd+0x140>)
 8016c9e:	0013      	movs	r3, r2
 8016ca0:	011b      	lsls	r3, r3, #4
 8016ca2:	1a9b      	subs	r3, r3, r2
 8016ca4:	009b      	lsls	r3, r3, #2
 8016ca6:	585b      	ldr	r3, [r3, r1]
 8016ca8:	0018      	movs	r0, r3
 8016caa:	f7ff fb7d 	bl	80163a8 <LL_UCPD_TypeCDetectionCC1Enable>
#endif /* _LOW_POWER */

#if defined(TCPP0203_SUPPORT)
  BSP_USBPD_PWR_SetRole(PortNum, POWER_ROLE_SINK);
#endif /* TCPP0203_SUPPORT */
}
 8016cae:	46c0      	nop			@ (mov r8, r8)
 8016cb0:	46bd      	mov	sp, r7
 8016cb2:	b002      	add	sp, #8
 8016cb4:	bd80      	pop	{r7, pc}
 8016cb6:	46c0      	nop			@ (mov r8, r8)
 8016cb8:	2001184c 	.word	0x2001184c
 8016cbc:	40010000 	.word	0x40010000
 8016cc0:	4000a000 	.word	0x4000a000

08016cc4 <USBPDM1_DeAssertRd>:

void USBPDM1_DeAssertRd(uint8_t PortNum)
{
 8016cc4:	b580      	push	{r7, lr}
 8016cc6:	b082      	sub	sp, #8
 8016cc8:	af00      	add	r7, sp, #0
 8016cca:	0002      	movs	r2, r0
 8016ccc:	1dfb      	adds	r3, r7, #7
 8016cce:	701a      	strb	r2, [r3, #0]
  /* not needed on STM32G0xx, so nothing to do, keep only for compatibility */
  UNUSED(PortNum);
}
 8016cd0:	46c0      	nop			@ (mov r8, r8)
 8016cd2:	46bd      	mov	sp, r7
 8016cd4:	b002      	add	sp, #8
 8016cd6:	bd80      	pop	{r7, pc}

08016cd8 <USBPDM1_EnterErrorRecovery>:

void USBPDM1_EnterErrorRecovery(uint8_t PortNum)
{
 8016cd8:	b580      	push	{r7, lr}
 8016cda:	b082      	sub	sp, #8
 8016cdc:	af00      	add	r7, sp, #0
 8016cde:	0002      	movs	r2, r0
 8016ce0:	1dfb      	adds	r3, r7, #7
 8016ce2:	701a      	strb	r2, [r3, #0]
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8016ce4:	2001      	movs	r0, #1
 8016ce6:	f7ff fb0b 	bl	8016300 <LL_APB2_GRP1_EnableClock>
  LL_UCPD_SetSRCRole(Ports[PortNum].husbpd);
 8016cea:	1dfb      	adds	r3, r7, #7
 8016cec:	781a      	ldrb	r2, [r3, #0]
 8016cee:	4930      	ldr	r1, [pc, #192]	@ (8016db0 <USBPDM1_EnterErrorRecovery+0xd8>)
 8016cf0:	0013      	movs	r3, r2
 8016cf2:	011b      	lsls	r3, r3, #4
 8016cf4:	1a9b      	subs	r3, r3, r2
 8016cf6:	009b      	lsls	r3, r3, #2
 8016cf8:	585b      	ldr	r3, [r3, r1]
 8016cfa:	0018      	movs	r0, r3
 8016cfc:	f7ff fbc6 	bl	801648c <LL_UCPD_SetSRCRole>
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_NONE);
 8016d00:	1dfb      	adds	r3, r7, #7
 8016d02:	781a      	ldrb	r2, [r3, #0]
 8016d04:	492a      	ldr	r1, [pc, #168]	@ (8016db0 <USBPDM1_EnterErrorRecovery+0xd8>)
 8016d06:	0013      	movs	r3, r2
 8016d08:	011b      	lsls	r3, r3, #4
 8016d0a:	1a9b      	subs	r3, r3, r2
 8016d0c:	009b      	lsls	r3, r3, #2
 8016d0e:	585b      	ldr	r3, [r3, r1]
 8016d10:	2100      	movs	r1, #0
 8016d12:	0018      	movs	r0, r3
 8016d14:	f7ff fbca 	bl	80164ac <LL_UCPD_SetRpResistor>
  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_NONE);
 8016d18:	1dfb      	adds	r3, r7, #7
 8016d1a:	781a      	ldrb	r2, [r3, #0]
 8016d1c:	4924      	ldr	r1, [pc, #144]	@ (8016db0 <USBPDM1_EnterErrorRecovery+0xd8>)
 8016d1e:	0013      	movs	r3, r2
 8016d20:	011b      	lsls	r3, r3, #4
 8016d22:	1a9b      	subs	r3, r3, r2
 8016d24:	009b      	lsls	r3, r3, #2
 8016d26:	585b      	ldr	r3, [r3, r1]
 8016d28:	2100      	movs	r1, #0
 8016d2a:	0018      	movs	r0, r3
 8016d2c:	f7ff fb8a 	bl	8016444 <LL_UCPD_SetccEnable>
  SET_BIT(SYSCFG->CFGR1, (Ports[PortNum].husbpd == UCPD1) ? SYSCFG_CFGR1_UCPD1_STROBE : SYSCFG_CFGR1_UCPD2_STROBE);
 8016d30:	4b20      	ldr	r3, [pc, #128]	@ (8016db4 <USBPDM1_EnterErrorRecovery+0xdc>)
 8016d32:	6819      	ldr	r1, [r3, #0]
 8016d34:	1dfb      	adds	r3, r7, #7
 8016d36:	781a      	ldrb	r2, [r3, #0]
 8016d38:	481d      	ldr	r0, [pc, #116]	@ (8016db0 <USBPDM1_EnterErrorRecovery+0xd8>)
 8016d3a:	0013      	movs	r3, r2
 8016d3c:	011b      	lsls	r3, r3, #4
 8016d3e:	1a9b      	subs	r3, r3, r2
 8016d40:	009b      	lsls	r3, r3, #2
 8016d42:	581b      	ldr	r3, [r3, r0]
 8016d44:	4a1c      	ldr	r2, [pc, #112]	@ (8016db8 <USBPDM1_EnterErrorRecovery+0xe0>)
 8016d46:	4293      	cmp	r3, r2
 8016d48:	d102      	bne.n	8016d50 <USBPDM1_EnterErrorRecovery+0x78>
 8016d4a:	2380      	movs	r3, #128	@ 0x80
 8016d4c:	009b      	lsls	r3, r3, #2
 8016d4e:	e001      	b.n	8016d54 <USBPDM1_EnterErrorRecovery+0x7c>
 8016d50:	2380      	movs	r3, #128	@ 0x80
 8016d52:	00db      	lsls	r3, r3, #3
 8016d54:	4a17      	ldr	r2, [pc, #92]	@ (8016db4 <USBPDM1_EnterErrorRecovery+0xdc>)
 8016d56:	430b      	orrs	r3, r1
 8016d58:	6013      	str	r3, [r2, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8016d5a:	1dfb      	adds	r3, r7, #7
 8016d5c:	781a      	ldrb	r2, [r3, #0]
 8016d5e:	4914      	ldr	r1, [pc, #80]	@ (8016db0 <USBPDM1_EnterErrorRecovery+0xd8>)
 8016d60:	0013      	movs	r3, r2
 8016d62:	011b      	lsls	r3, r3, #4
 8016d64:	1a9b      	subs	r3, r3, r2
 8016d66:	009b      	lsls	r3, r3, #2
 8016d68:	585b      	ldr	r3, [r3, r1]
 8016d6a:	0018      	movs	r0, r3
 8016d6c:	f7ff fbd2 	bl	8016514 <LL_UCPD_RxDisable>

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8016d70:	1dfb      	adds	r3, r7, #7
 8016d72:	781a      	ldrb	r2, [r3, #0]
 8016d74:	490e      	ldr	r1, [pc, #56]	@ (8016db0 <USBPDM1_EnterErrorRecovery+0xd8>)
 8016d76:	0013      	movs	r3, r2
 8016d78:	011b      	lsls	r3, r3, #4
 8016d7a:	1a9b      	subs	r3, r3, r2
 8016d7c:	009b      	lsls	r3, r3, #2
 8016d7e:	18cb      	adds	r3, r1, r3
 8016d80:	330c      	adds	r3, #12
 8016d82:	681b      	ldr	r3, [r3, #0]
 8016d84:	7a1b      	ldrb	r3, [r3, #8]
 8016d86:	2202      	movs	r2, #2
 8016d88:	4013      	ands	r3, r2
 8016d8a:	b2db      	uxtb	r3, r3
 8016d8c:	2b00      	cmp	r3, #0
 8016d8e:	d00a      	beq.n	8016da6 <USBPDM1_EnterErrorRecovery+0xce>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 8016d90:	1dfb      	adds	r3, r7, #7
 8016d92:	781a      	ldrb	r2, [r3, #0]
 8016d94:	4906      	ldr	r1, [pc, #24]	@ (8016db0 <USBPDM1_EnterErrorRecovery+0xd8>)
 8016d96:	0013      	movs	r3, r2
 8016d98:	011b      	lsls	r3, r3, #4
 8016d9a:	1a9b      	subs	r3, r3, r2
 8016d9c:	009b      	lsls	r3, r3, #2
 8016d9e:	585b      	ldr	r3, [r3, r1]
 8016da0:	0018      	movs	r0, r3
 8016da2:	f7ff fb3f 	bl	8016424 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */
}
 8016da6:	46c0      	nop			@ (mov r8, r8)
 8016da8:	46bd      	mov	sp, r7
 8016daa:	b002      	add	sp, #8
 8016dac:	bd80      	pop	{r7, pc}
 8016dae:	46c0      	nop			@ (mov r8, r8)
 8016db0:	2001184c 	.word	0x2001184c
 8016db4:	40010000 	.word	0x40010000
 8016db8:	4000a000 	.word	0x4000a000

08016dbc <USBPD_HW_IF_EnableRX>:
             UCPD_IMR_RXORDDETIE | UCPD_IMR_RXHRSTDETIE | UCPD_IMR_RXOVRIE | UCPD_IMR_RXMSGENDIE);
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
}

void USBPD_HW_IF_EnableRX(uint8_t PortNum)
{
 8016dbc:	b580      	push	{r7, lr}
 8016dbe:	b082      	sub	sp, #8
 8016dc0:	af00      	add	r7, sp, #0
 8016dc2:	0002      	movs	r2, r0
 8016dc4:	1dfb      	adds	r3, r7, #7
 8016dc6:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxEnable(Ports[PortNum].husbpd);
 8016dc8:	1dfb      	adds	r3, r7, #7
 8016dca:	781a      	ldrb	r2, [r3, #0]
 8016dcc:	4906      	ldr	r1, [pc, #24]	@ (8016de8 <USBPD_HW_IF_EnableRX+0x2c>)
 8016dce:	0013      	movs	r3, r2
 8016dd0:	011b      	lsls	r3, r3, #4
 8016dd2:	1a9b      	subs	r3, r3, r2
 8016dd4:	009b      	lsls	r3, r3, #2
 8016dd6:	585b      	ldr	r3, [r3, r1]
 8016dd8:	0018      	movs	r0, r3
 8016dda:	f7ff fb8d 	bl	80164f8 <LL_UCPD_RxEnable>
}
 8016dde:	46c0      	nop			@ (mov r8, r8)
 8016de0:	46bd      	mov	sp, r7
 8016de2:	b002      	add	sp, #8
 8016de4:	bd80      	pop	{r7, pc}
 8016de6:	46c0      	nop			@ (mov r8, r8)
 8016de8:	2001184c 	.word	0x2001184c

08016dec <USBPD_HW_IF_DisableRX>:

void USBPD_HW_IF_DisableRX(uint8_t PortNum)
{
 8016dec:	b580      	push	{r7, lr}
 8016dee:	b082      	sub	sp, #8
 8016df0:	af00      	add	r7, sp, #0
 8016df2:	0002      	movs	r2, r0
 8016df4:	1dfb      	adds	r3, r7, #7
 8016df6:	701a      	strb	r2, [r3, #0]
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8016df8:	1dfb      	adds	r3, r7, #7
 8016dfa:	781a      	ldrb	r2, [r3, #0]
 8016dfc:	4906      	ldr	r1, [pc, #24]	@ (8016e18 <USBPD_HW_IF_DisableRX+0x2c>)
 8016dfe:	0013      	movs	r3, r2
 8016e00:	011b      	lsls	r3, r3, #4
 8016e02:	1a9b      	subs	r3, r3, r2
 8016e04:	009b      	lsls	r3, r3, #2
 8016e06:	585b      	ldr	r3, [r3, r1]
 8016e08:	0018      	movs	r0, r3
 8016e0a:	f7ff fb83 	bl	8016514 <LL_UCPD_RxDisable>
}
 8016e0e:	46c0      	nop			@ (mov r8, r8)
 8016e10:	46bd      	mov	sp, r7
 8016e12:	b002      	add	sp, #8
 8016e14:	bd80      	pop	{r7, pc}
 8016e16:	46c0      	nop			@ (mov r8, r8)
 8016e18:	2001184c 	.word	0x2001184c

08016e1c <HW_SignalAttachement>:

void HW_SignalAttachement(uint8_t PortNum, CCxPin_TypeDef cc)
{
 8016e1c:	b590      	push	{r4, r7, lr}
 8016e1e:	b085      	sub	sp, #20
 8016e20:	af00      	add	r7, sp, #0
 8016e22:	0002      	movs	r2, r0
 8016e24:	6039      	str	r1, [r7, #0]
 8016e26:	1dfb      	adds	r3, r7, #7
 8016e28:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  uint32_t _temp;

  /* Init timer to detect the reception of goodCRC */
  USBPD_TIM_Init();
 8016e2a:	f000 fc51 	bl	80176d0 <USBPD_TIM_Init>

  /* Prepare ucpd to handle PD message
            RX message start listen
            TX prepare the DMA to be transfer ready
            Detection listen only the line corresponding CC=Rd for SRC/SNK */
  Ports[PortNum].hdmatx = USBPD_HW_Init_DMATxInstance(PortNum);
 8016e2e:	1dfb      	adds	r3, r7, #7
 8016e30:	781c      	ldrb	r4, [r3, #0]
 8016e32:	1dfb      	adds	r3, r7, #7
 8016e34:	781b      	ldrb	r3, [r3, #0]
 8016e36:	0018      	movs	r0, r3
 8016e38:	f7fe fd02 	bl	8015840 <USBPD_HW_Init_DMATxInstance>
 8016e3c:	0001      	movs	r1, r0
 8016e3e:	4aa6      	ldr	r2, [pc, #664]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016e40:	0023      	movs	r3, r4
 8016e42:	011b      	lsls	r3, r3, #4
 8016e44:	1b1b      	subs	r3, r3, r4
 8016e46:	009b      	lsls	r3, r3, #2
 8016e48:	18d3      	adds	r3, r2, r3
 8016e4a:	3304      	adds	r3, #4
 8016e4c:	6019      	str	r1, [r3, #0]
  Ports[PortNum].hdmarx = USBPD_HW_Init_DMARxInstance(PortNum);
 8016e4e:	1dfb      	adds	r3, r7, #7
 8016e50:	781c      	ldrb	r4, [r3, #0]
 8016e52:	1dfb      	adds	r3, r7, #7
 8016e54:	781b      	ldrb	r3, [r3, #0]
 8016e56:	0018      	movs	r0, r3
 8016e58:	f7fe fc88 	bl	801576c <USBPD_HW_Init_DMARxInstance>
 8016e5c:	0001      	movs	r1, r0
 8016e5e:	4a9e      	ldr	r2, [pc, #632]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016e60:	0023      	movs	r3, r4
 8016e62:	011b      	lsls	r3, r3, #4
 8016e64:	1b1b      	subs	r3, r3, r4
 8016e66:	009b      	lsls	r3, r3, #2
 8016e68:	18d3      	adds	r3, r2, r3
 8016e6a:	3308      	adds	r3, #8
 8016e6c:	6019      	str	r1, [r3, #0]

  /* Set the RX dma to allow reception */
  _temp = (uint32_t)&Ports[PortNum].husbpd->RXDR;
 8016e6e:	1dfb      	adds	r3, r7, #7
 8016e70:	781a      	ldrb	r2, [r3, #0]
 8016e72:	4999      	ldr	r1, [pc, #612]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016e74:	0013      	movs	r3, r2
 8016e76:	011b      	lsls	r3, r3, #4
 8016e78:	1a9b      	subs	r3, r3, r2
 8016e7a:	009b      	lsls	r3, r3, #2
 8016e7c:	585b      	ldr	r3, [r3, r1]
 8016e7e:	3330      	adds	r3, #48	@ 0x30
 8016e80:	60fb      	str	r3, [r7, #12]
  WRITE_REG(Ports[PortNum].hdmarx->CPAR, _temp);
 8016e82:	1dfb      	adds	r3, r7, #7
 8016e84:	781a      	ldrb	r2, [r3, #0]
 8016e86:	4994      	ldr	r1, [pc, #592]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016e88:	0013      	movs	r3, r2
 8016e8a:	011b      	lsls	r3, r3, #4
 8016e8c:	1a9b      	subs	r3, r3, r2
 8016e8e:	009b      	lsls	r3, r3, #2
 8016e90:	18cb      	adds	r3, r1, r3
 8016e92:	3308      	adds	r3, #8
 8016e94:	681b      	ldr	r3, [r3, #0]
 8016e96:	68fa      	ldr	r2, [r7, #12]
 8016e98:	609a      	str	r2, [r3, #8]
  WRITE_REG(Ports[PortNum].hdmarx->CMAR, (uint32_t)Ports[PortNum].ptr_RxBuff);
 8016e9a:	1dfb      	adds	r3, r7, #7
 8016e9c:	781a      	ldrb	r2, [r3, #0]
 8016e9e:	498e      	ldr	r1, [pc, #568]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016ea0:	0013      	movs	r3, r2
 8016ea2:	011b      	lsls	r3, r3, #4
 8016ea4:	1a9b      	subs	r3, r3, r2
 8016ea6:	009b      	lsls	r3, r3, #2
 8016ea8:	18cb      	adds	r3, r1, r3
 8016eaa:	3330      	adds	r3, #48	@ 0x30
 8016eac:	6818      	ldr	r0, [r3, #0]
 8016eae:	1dfb      	adds	r3, r7, #7
 8016eb0:	781a      	ldrb	r2, [r3, #0]
 8016eb2:	4989      	ldr	r1, [pc, #548]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016eb4:	0013      	movs	r3, r2
 8016eb6:	011b      	lsls	r3, r3, #4
 8016eb8:	1a9b      	subs	r3, r3, r2
 8016eba:	009b      	lsls	r3, r3, #2
 8016ebc:	18cb      	adds	r3, r1, r3
 8016ebe:	3308      	adds	r3, #8
 8016ec0:	681b      	ldr	r3, [r3, #0]
 8016ec2:	0002      	movs	r2, r0
 8016ec4:	60da      	str	r2, [r3, #12]
  Ports[PortNum].hdmarx->CNDTR = SIZE_MAX_PD_TRANSACTION_UNCHUNK;
 8016ec6:	1dfb      	adds	r3, r7, #7
 8016ec8:	781a      	ldrb	r2, [r3, #0]
 8016eca:	4983      	ldr	r1, [pc, #524]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016ecc:	0013      	movs	r3, r2
 8016ece:	011b      	lsls	r3, r3, #4
 8016ed0:	1a9b      	subs	r3, r3, r2
 8016ed2:	009b      	lsls	r3, r3, #2
 8016ed4:	18cb      	adds	r3, r1, r3
 8016ed6:	3308      	adds	r3, #8
 8016ed8:	681b      	ldr	r3, [r3, #0]
 8016eda:	2284      	movs	r2, #132	@ 0x84
 8016edc:	0052      	lsls	r2, r2, #1
 8016ede:	605a      	str	r2, [r3, #4]
  Ports[PortNum].hdmarx->CCR |= DMA_CCR_EN;
 8016ee0:	1dfb      	adds	r3, r7, #7
 8016ee2:	781a      	ldrb	r2, [r3, #0]
 8016ee4:	497c      	ldr	r1, [pc, #496]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016ee6:	0013      	movs	r3, r2
 8016ee8:	011b      	lsls	r3, r3, #4
 8016eea:	1a9b      	subs	r3, r3, r2
 8016eec:	009b      	lsls	r3, r3, #2
 8016eee:	18cb      	adds	r3, r1, r3
 8016ef0:	3308      	adds	r3, #8
 8016ef2:	681b      	ldr	r3, [r3, #0]
 8016ef4:	6819      	ldr	r1, [r3, #0]
 8016ef6:	1dfb      	adds	r3, r7, #7
 8016ef8:	781a      	ldrb	r2, [r3, #0]
 8016efa:	4877      	ldr	r0, [pc, #476]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016efc:	0013      	movs	r3, r2
 8016efe:	011b      	lsls	r3, r3, #4
 8016f00:	1a9b      	subs	r3, r3, r2
 8016f02:	009b      	lsls	r3, r3, #2
 8016f04:	18c3      	adds	r3, r0, r3
 8016f06:	3308      	adds	r3, #8
 8016f08:	681b      	ldr	r3, [r3, #0]
 8016f0a:	2201      	movs	r2, #1
 8016f0c:	430a      	orrs	r2, r1
 8016f0e:	601a      	str	r2, [r3, #0]

  /* Set the TX dma only UCPD address */
  _temp = (uint32_t)&Ports[PortNum].husbpd->TXDR;
 8016f10:	1dfb      	adds	r3, r7, #7
 8016f12:	781a      	ldrb	r2, [r3, #0]
 8016f14:	4970      	ldr	r1, [pc, #448]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016f16:	0013      	movs	r3, r2
 8016f18:	011b      	lsls	r3, r3, #4
 8016f1a:	1a9b      	subs	r3, r3, r2
 8016f1c:	009b      	lsls	r3, r3, #2
 8016f1e:	585b      	ldr	r3, [r3, r1]
 8016f20:	3324      	adds	r3, #36	@ 0x24
 8016f22:	60fb      	str	r3, [r7, #12]
  Ports[PortNum].hdmatx->CPAR = _temp;
 8016f24:	1dfb      	adds	r3, r7, #7
 8016f26:	781a      	ldrb	r2, [r3, #0]
 8016f28:	496b      	ldr	r1, [pc, #428]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016f2a:	0013      	movs	r3, r2
 8016f2c:	011b      	lsls	r3, r3, #4
 8016f2e:	1a9b      	subs	r3, r3, r2
 8016f30:	009b      	lsls	r3, r3, #2
 8016f32:	18cb      	adds	r3, r1, r3
 8016f34:	3304      	adds	r3, #4
 8016f36:	681b      	ldr	r3, [r3, #0]
 8016f38:	68fa      	ldr	r2, [r7, #12]
 8016f3a:	609a      	str	r2, [r3, #8]
  /* disabled non Rd line set CC line enable */
#define INTERRUPT_MASK  UCPD_IMR_TXMSGDISCIE | UCPD_IMR_TXMSGSENTIE | UCPD_IMR_HRSTDISCIE  | UCPD_IMR_HRSTSENTIE |  \
  UCPD_IMR_TXMSGABTIE  | UCPD_IMR_TXUNDIE     | UCPD_IMR_RXORDDETIE  | UCPD_IMR_RXHRSTDETIE | \
  UCPD_IMR_RXOVRIE     | UCPD_IMR_RXMSGENDIE

  MODIFY_REG(Ports[PortNum].husbpd->IMR, INTERRUPT_MASK, INTERRUPT_MASK);
 8016f3c:	1dfb      	adds	r3, r7, #7
 8016f3e:	781a      	ldrb	r2, [r3, #0]
 8016f40:	4965      	ldr	r1, [pc, #404]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016f42:	0013      	movs	r3, r2
 8016f44:	011b      	lsls	r3, r3, #4
 8016f46:	1a9b      	subs	r3, r3, r2
 8016f48:	009b      	lsls	r3, r3, #2
 8016f4a:	585b      	ldr	r3, [r3, r1]
 8016f4c:	6919      	ldr	r1, [r3, #16]
 8016f4e:	1dfb      	adds	r3, r7, #7
 8016f50:	781a      	ldrb	r2, [r3, #0]
 8016f52:	4861      	ldr	r0, [pc, #388]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016f54:	0013      	movs	r3, r2
 8016f56:	011b      	lsls	r3, r3, #4
 8016f58:	1a9b      	subs	r3, r3, r2
 8016f5a:	009b      	lsls	r3, r3, #2
 8016f5c:	581b      	ldr	r3, [r3, r0]
 8016f5e:	4a5f      	ldr	r2, [pc, #380]	@ (80170dc <HW_SignalAttachement+0x2c0>)
 8016f60:	430a      	orrs	r2, r1
 8016f62:	611a      	str	r2, [r3, #16]
#endif /* !USBPDCORE_LIB_NO_PD */

  /* Handle CC enable */
  Ports[PortNum].CCx = cc;
 8016f64:	1dfb      	adds	r3, r7, #7
 8016f66:	781a      	ldrb	r2, [r3, #0]
 8016f68:	495b      	ldr	r1, [pc, #364]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016f6a:	0013      	movs	r3, r2
 8016f6c:	011b      	lsls	r3, r3, #4
 8016f6e:	1a9b      	subs	r3, r3, r2
 8016f70:	009b      	lsls	r3, r3, #2
 8016f72:	18cb      	adds	r3, r1, r3
 8016f74:	3334      	adds	r3, #52	@ 0x34
 8016f76:	683a      	ldr	r2, [r7, #0]
 8016f78:	601a      	str	r2, [r3, #0]

#if !defined(USBPDCORE_LIB_NO_PD)
  /* Set CC pin for PD message */
  LL_UCPD_SetCCPin(Ports[PortNum].husbpd, (Ports[PortNum].CCx == CC1) ? LL_UCPD_CCPIN_CC1 : LL_UCPD_CCPIN_CC2);
 8016f7a:	1dfb      	adds	r3, r7, #7
 8016f7c:	781a      	ldrb	r2, [r3, #0]
 8016f7e:	4956      	ldr	r1, [pc, #344]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016f80:	0013      	movs	r3, r2
 8016f82:	011b      	lsls	r3, r3, #4
 8016f84:	1a9b      	subs	r3, r3, r2
 8016f86:	009b      	lsls	r3, r3, #2
 8016f88:	5858      	ldr	r0, [r3, r1]
 8016f8a:	1dfb      	adds	r3, r7, #7
 8016f8c:	781a      	ldrb	r2, [r3, #0]
 8016f8e:	4952      	ldr	r1, [pc, #328]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016f90:	0013      	movs	r3, r2
 8016f92:	011b      	lsls	r3, r3, #4
 8016f94:	1a9b      	subs	r3, r3, r2
 8016f96:	009b      	lsls	r3, r3, #2
 8016f98:	18cb      	adds	r3, r1, r3
 8016f9a:	3334      	adds	r3, #52	@ 0x34
 8016f9c:	681b      	ldr	r3, [r3, #0]
 8016f9e:	2b01      	cmp	r3, #1
 8016fa0:	d101      	bne.n	8016fa6 <HW_SignalAttachement+0x18a>
 8016fa2:	2300      	movs	r3, #0
 8016fa4:	e000      	b.n	8016fa8 <HW_SignalAttachement+0x18c>
 8016fa6:	2340      	movs	r3, #64	@ 0x40
 8016fa8:	0019      	movs	r1, r3
 8016faa:	f7ff fa93 	bl	80164d4 <LL_UCPD_SetCCPin>
  /* Initialize Vconn management */
  (void)BSP_USBPD_PWR_VCONNInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 8016fae:	1dfb      	adds	r3, r7, #7
 8016fb0:	781a      	ldrb	r2, [r3, #0]
 8016fb2:	4949      	ldr	r1, [pc, #292]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016fb4:	0013      	movs	r3, r2
 8016fb6:	011b      	lsls	r3, r3, #4
 8016fb8:	1a9b      	subs	r3, r3, r2
 8016fba:	009b      	lsls	r3, r3, #2
 8016fbc:	18cb      	adds	r3, r1, r3
 8016fbe:	330c      	adds	r3, #12
 8016fc0:	681b      	ldr	r3, [r3, #0]
 8016fc2:	7a1b      	ldrb	r3, [r3, #8]
 8016fc4:	2202      	movs	r2, #2
 8016fc6:	4013      	ands	r3, r2
 8016fc8:	b2db      	uxtb	r3, r3
 8016fca:	2b00      	cmp	r3, #0
 8016fcc:	d034      	beq.n	8017038 <HW_SignalAttachement+0x21c>
  {
    /* Set GPIO to allow the FRSTX handling */
    USBPD_HW_SetFRSSignalling(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
 8016fce:	1dfb      	adds	r3, r7, #7
 8016fd0:	781a      	ldrb	r2, [r3, #0]
 8016fd2:	4941      	ldr	r1, [pc, #260]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016fd4:	0013      	movs	r3, r2
 8016fd6:	011b      	lsls	r3, r3, #4
 8016fd8:	1a9b      	subs	r3, r3, r2
 8016fda:	009b      	lsls	r3, r3, #2
 8016fdc:	18cb      	adds	r3, r1, r3
 8016fde:	3334      	adds	r3, #52	@ 0x34
 8016fe0:	681b      	ldr	r3, [r3, #0]
 8016fe2:	2b01      	cmp	r3, #1
 8016fe4:	d101      	bne.n	8016fea <HW_SignalAttachement+0x1ce>
 8016fe6:	2301      	movs	r3, #1
 8016fe8:	e000      	b.n	8016fec <HW_SignalAttachement+0x1d0>
 8016fea:	2302      	movs	r3, #2
 8016fec:	1dfa      	adds	r2, r7, #7
 8016fee:	7812      	ldrb	r2, [r2, #0]
 8016ff0:	0019      	movs	r1, r3
 8016ff2:	0010      	movs	r0, r2
 8016ff4:	f7fe fc92 	bl	801591c <USBPD_HW_SetFRSSignalling>
    LL_UCPD_FRSDetectionEnable(Ports[PortNum].husbpd);
 8016ff8:	1dfb      	adds	r3, r7, #7
 8016ffa:	781a      	ldrb	r2, [r3, #0]
 8016ffc:	4936      	ldr	r1, [pc, #216]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8016ffe:	0013      	movs	r3, r2
 8017000:	011b      	lsls	r3, r3, #4
 8017002:	1a9b      	subs	r3, r3, r2
 8017004:	009b      	lsls	r3, r3, #2
 8017006:	585b      	ldr	r3, [r3, r1]
 8017008:	0018      	movs	r0, r3
 801700a:	f7ff f9fb 	bl	8016404 <LL_UCPD_FRSDetectionEnable>
    Ports[PortNum].husbpd->IMR |= UCPD_IMR_FRSEVTIE;
 801700e:	1dfb      	adds	r3, r7, #7
 8017010:	781a      	ldrb	r2, [r3, #0]
 8017012:	4931      	ldr	r1, [pc, #196]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8017014:	0013      	movs	r3, r2
 8017016:	011b      	lsls	r3, r3, #4
 8017018:	1a9b      	subs	r3, r3, r2
 801701a:	009b      	lsls	r3, r3, #2
 801701c:	585b      	ldr	r3, [r3, r1]
 801701e:	6919      	ldr	r1, [r3, #16]
 8017020:	1dfb      	adds	r3, r7, #7
 8017022:	781a      	ldrb	r2, [r3, #0]
 8017024:	482c      	ldr	r0, [pc, #176]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8017026:	0013      	movs	r3, r2
 8017028:	011b      	lsls	r3, r3, #4
 801702a:	1a9b      	subs	r3, r3, r2
 801702c:	009b      	lsls	r3, r3, #2
 801702e:	581b      	ldr	r3, [r3, r0]
 8017030:	2280      	movs	r2, #128	@ 0x80
 8017032:	0352      	lsls	r2, r2, #13
 8017034:	430a      	orrs	r2, r1
 8017036:	611a      	str	r2, [r3, #16]
  }
#endif /* USBPD_REV30_SUPPORT */

  /* Disable the Resistor on Vconn PIN */
  if (Ports[PortNum].CCx == CC1)
 8017038:	1dfb      	adds	r3, r7, #7
 801703a:	781a      	ldrb	r2, [r3, #0]
 801703c:	4926      	ldr	r1, [pc, #152]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 801703e:	0013      	movs	r3, r2
 8017040:	011b      	lsls	r3, r3, #4
 8017042:	1a9b      	subs	r3, r3, r2
 8017044:	009b      	lsls	r3, r3, #2
 8017046:	18cb      	adds	r3, r1, r3
 8017048:	3334      	adds	r3, #52	@ 0x34
 801704a:	681b      	ldr	r3, [r3, #0]
 801704c:	2b01      	cmp	r3, #1
 801704e:	d10e      	bne.n	801706e <HW_SignalAttachement+0x252>
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1);
 8017050:	1dfb      	adds	r3, r7, #7
 8017052:	781a      	ldrb	r2, [r3, #0]
 8017054:	4920      	ldr	r1, [pc, #128]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8017056:	0013      	movs	r3, r2
 8017058:	011b      	lsls	r3, r3, #4
 801705a:	1a9b      	subs	r3, r3, r2
 801705c:	009b      	lsls	r3, r3, #2
 801705e:	585b      	ldr	r3, [r3, r1]
 8017060:	2280      	movs	r2, #128	@ 0x80
 8017062:	00d2      	lsls	r2, r2, #3
 8017064:	0011      	movs	r1, r2
 8017066:	0018      	movs	r0, r3
 8017068:	f7ff f9ec 	bl	8016444 <LL_UCPD_SetccEnable>
 801706c:	e00d      	b.n	801708a <HW_SignalAttachement+0x26e>
  }
  else
  {
    LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC2);
 801706e:	1dfb      	adds	r3, r7, #7
 8017070:	781a      	ldrb	r2, [r3, #0]
 8017072:	4919      	ldr	r1, [pc, #100]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8017074:	0013      	movs	r3, r2
 8017076:	011b      	lsls	r3, r3, #4
 8017078:	1a9b      	subs	r3, r3, r2
 801707a:	009b      	lsls	r3, r3, #2
 801707c:	585b      	ldr	r3, [r3, r1]
 801707e:	2280      	movs	r2, #128	@ 0x80
 8017080:	0112      	lsls	r2, r2, #4
 8017082:	0011      	movs	r1, r2
 8017084:	0018      	movs	r0, r3
 8017086:	f7ff f9dd 	bl	8016444 <LL_UCPD_SetccEnable>
  }

  /* Prepare the rx processing */
  LL_UCPD_SetRxMode(Ports[PortNum].husbpd, LL_UCPD_RXMODE_NORMAL);
 801708a:	1dfb      	adds	r3, r7, #7
 801708c:	781a      	ldrb	r2, [r3, #0]
 801708e:	4912      	ldr	r1, [pc, #72]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 8017090:	0013      	movs	r3, r2
 8017092:	011b      	lsls	r3, r3, #4
 8017094:	1a9b      	subs	r3, r3, r2
 8017096:	009b      	lsls	r3, r3, #2
 8017098:	585b      	ldr	r3, [r3, r1]
 801709a:	2100      	movs	r1, #0
 801709c:	0018      	movs	r0, r3
 801709e:	f7ff fa48 	bl	8016532 <LL_UCPD_SetRxMode>
  LL_UCPD_RxDMAEnable(Ports[PortNum].husbpd);
 80170a2:	1dfb      	adds	r3, r7, #7
 80170a4:	781a      	ldrb	r2, [r3, #0]
 80170a6:	490c      	ldr	r1, [pc, #48]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 80170a8:	0013      	movs	r3, r2
 80170aa:	011b      	lsls	r3, r3, #4
 80170ac:	1a9b      	subs	r3, r3, r2
 80170ae:	009b      	lsls	r3, r3, #2
 80170b0:	585b      	ldr	r3, [r3, r1]
 80170b2:	0018      	movs	r0, r3
 80170b4:	f7ff fa7d 	bl	80165b2 <LL_UCPD_RxDMAEnable>
  LL_UCPD_TxDMAEnable(Ports[PortNum].husbpd);
 80170b8:	1dfb      	adds	r3, r7, #7
 80170ba:	781a      	ldrb	r2, [r3, #0]
 80170bc:	4906      	ldr	r1, [pc, #24]	@ (80170d8 <HW_SignalAttachement+0x2bc>)
 80170be:	0013      	movs	r3, r2
 80170c0:	011b      	lsls	r3, r3, #4
 80170c2:	1a9b      	subs	r3, r3, r2
 80170c4:	009b      	lsls	r3, r3, #2
 80170c6:	585b      	ldr	r3, [r3, r1]
 80170c8:	0018      	movs	r0, r3
 80170ca:	f7ff fa91 	bl	80165f0 <LL_UCPD_TxDMAEnable>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 80170ce:	46c0      	nop			@ (mov r8, r8)
 80170d0:	46bd      	mov	sp, r7
 80170d2:	b005      	add	sp, #20
 80170d4:	bd90      	pop	{r4, r7, pc}
 80170d6:	46c0      	nop			@ (mov r8, r8)
 80170d8:	2001184c 	.word	0x2001184c
 80170dc:	00001e7e 	.word	0x00001e7e

080170e0 <HW_SignalDetachment>:


void HW_SignalDetachment(uint8_t PortNum)
{
 80170e0:	b580      	push	{r7, lr}
 80170e2:	b082      	sub	sp, #8
 80170e4:	af00      	add	r7, sp, #0
 80170e6:	0002      	movs	r2, r0
 80170e8:	1dfb      	adds	r3, r7, #7
 80170ea:	701a      	strb	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* stop DMA RX/TX */
  LL_UCPD_RxDMADisable(Ports[PortNum].husbpd);
 80170ec:	1dfb      	adds	r3, r7, #7
 80170ee:	781a      	ldrb	r2, [r3, #0]
 80170f0:	4941      	ldr	r1, [pc, #260]	@ (80171f8 <HW_SignalDetachment+0x118>)
 80170f2:	0013      	movs	r3, r2
 80170f4:	011b      	lsls	r3, r3, #4
 80170f6:	1a9b      	subs	r3, r3, r2
 80170f8:	009b      	lsls	r3, r3, #2
 80170fa:	585b      	ldr	r3, [r3, r1]
 80170fc:	0018      	movs	r0, r3
 80170fe:	f7ff fa67 	bl	80165d0 <LL_UCPD_RxDMADisable>
  LL_UCPD_TxDMADisable(Ports[PortNum].husbpd);
 8017102:	1dfb      	adds	r3, r7, #7
 8017104:	781a      	ldrb	r2, [r3, #0]
 8017106:	493c      	ldr	r1, [pc, #240]	@ (80171f8 <HW_SignalDetachment+0x118>)
 8017108:	0013      	movs	r3, r2
 801710a:	011b      	lsls	r3, r3, #4
 801710c:	1a9b      	subs	r3, r3, r2
 801710e:	009b      	lsls	r3, r3, #2
 8017110:	585b      	ldr	r3, [r3, r1]
 8017112:	0018      	movs	r0, r3
 8017114:	f7ff fa7c 	bl	8016610 <LL_UCPD_TxDMADisable>
  LL_UCPD_RxDisable(Ports[PortNum].husbpd);
 8017118:	1dfb      	adds	r3, r7, #7
 801711a:	781a      	ldrb	r2, [r3, #0]
 801711c:	4936      	ldr	r1, [pc, #216]	@ (80171f8 <HW_SignalDetachment+0x118>)
 801711e:	0013      	movs	r3, r2
 8017120:	011b      	lsls	r3, r3, #4
 8017122:	1a9b      	subs	r3, r3, r2
 8017124:	009b      	lsls	r3, r3, #2
 8017126:	585b      	ldr	r3, [r3, r1]
 8017128:	0018      	movs	r0, r3
 801712a:	f7ff f9f3 	bl	8016514 <LL_UCPD_RxDisable>

#if !defined(_LOW_POWER) && !defined(USBPDM1_VCC_FEATURE_ENABLED)
  /* Enable only detection interrupt */
  WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
 801712e:	1dfb      	adds	r3, r7, #7
 8017130:	781a      	ldrb	r2, [r3, #0]
 8017132:	4931      	ldr	r1, [pc, #196]	@ (80171f8 <HW_SignalDetachment+0x118>)
 8017134:	0013      	movs	r3, r2
 8017136:	011b      	lsls	r3, r3, #4
 8017138:	1a9b      	subs	r3, r3, r2
 801713a:	009b      	lsls	r3, r3, #2
 801713c:	585b      	ldr	r3, [r3, r1]
 801713e:	22c0      	movs	r2, #192	@ 0xc0
 8017140:	0212      	lsls	r2, r2, #8
 8017142:	611a      	str	r2, [r3, #16]
    /* Enable detection interrupt */
    WRITE_REG(Ports[PortNum].husbpd->IMR, UCPD_IMR_TYPECEVT1IE | UCPD_IMR_TYPECEVT2IE);
  }
#endif /* !_LOW_POWER && !USBPDM1_VCC_FEATURE_ENABLED */

  USBPD_HW_DeInit_DMATxInstance(PortNum);
 8017144:	1dfb      	adds	r3, r7, #7
 8017146:	781b      	ldrb	r3, [r3, #0]
 8017148:	0018      	movs	r0, r3
 801714a:	f7fe fbdd 	bl	8015908 <USBPD_HW_DeInit_DMATxInstance>
  USBPD_HW_DeInit_DMARxInstance(PortNum);
 801714e:	1dfb      	adds	r3, r7, #7
 8017150:	781b      	ldrb	r3, [r3, #0]
 8017152:	0018      	movs	r0, r3
 8017154:	f7fe fb6a 	bl	801582c <USBPD_HW_DeInit_DMARxInstance>

  LL_UCPD_SetccEnable(Ports[PortNum].husbpd, LL_UCPD_CCENABLE_CC1CC2);
 8017158:	1dfb      	adds	r3, r7, #7
 801715a:	781a      	ldrb	r2, [r3, #0]
 801715c:	4926      	ldr	r1, [pc, #152]	@ (80171f8 <HW_SignalDetachment+0x118>)
 801715e:	0013      	movs	r3, r2
 8017160:	011b      	lsls	r3, r3, #4
 8017162:	1a9b      	subs	r3, r3, r2
 8017164:	009b      	lsls	r3, r3, #2
 8017166:	585b      	ldr	r3, [r3, r1]
 8017168:	22c0      	movs	r2, #192	@ 0xc0
 801716a:	0112      	lsls	r2, r2, #4
 801716c:	0011      	movs	r1, r2
 801716e:	0018      	movs	r0, r3
 8017170:	f7ff f968 	bl	8016444 <LL_UCPD_SetccEnable>

  if (USBPD_PORTPOWERROLE_SNK == Ports[PortNum].params->PE_PowerRole)
 8017174:	1dfb      	adds	r3, r7, #7
 8017176:	781a      	ldrb	r2, [r3, #0]
 8017178:	491f      	ldr	r1, [pc, #124]	@ (80171f8 <HW_SignalDetachment+0x118>)
 801717a:	0013      	movs	r3, r2
 801717c:	011b      	lsls	r3, r3, #4
 801717e:	1a9b      	subs	r3, r3, r2
 8017180:	009b      	lsls	r3, r3, #2
 8017182:	18cb      	adds	r3, r1, r3
 8017184:	3310      	adds	r3, #16
 8017186:	681b      	ldr	r3, [r3, #0]
 8017188:	781b      	ldrb	r3, [r3, #0]
 801718a:	2204      	movs	r2, #4
 801718c:	4013      	ands	r3, r2
 801718e:	b2db      	uxtb	r3, r3
 8017190:	2b00      	cmp	r3, #0
 8017192:	d104      	bne.n	801719e <HW_SignalDetachment+0xbe>
#if defined(_VCONN_SUPPORT)
    /* DeInitialize Vconn management */
    (void)BSP_USBPD_PWR_VCONNDeInit(PortNum, (Ports[PortNum].CCx == CC1) ? 1u : 2u);
#endif /* _VCONN_SUPPORT */
    /* DeInitialise VBUS power */
    (void)BSP_USBPD_PWR_VBUSDeInit(PortNum);
 8017194:	1dfb      	adds	r3, r7, #7
 8017196:	781b      	ldrb	r3, [r3, #0]
 8017198:	0018      	movs	r0, r3
 801719a:	f006 fb68 	bl	801d86e <BSP_USBPD_PWR_VBUSDeInit>
  }

#if defined(USBPD_REV30_SUPPORT)
  if (Ports[PortNum].settings->PE_PD3_Support.d.PE_FastRoleSwapSupport == USBPD_TRUE)
 801719e:	1dfb      	adds	r3, r7, #7
 80171a0:	781a      	ldrb	r2, [r3, #0]
 80171a2:	4915      	ldr	r1, [pc, #84]	@ (80171f8 <HW_SignalDetachment+0x118>)
 80171a4:	0013      	movs	r3, r2
 80171a6:	011b      	lsls	r3, r3, #4
 80171a8:	1a9b      	subs	r3, r3, r2
 80171aa:	009b      	lsls	r3, r3, #2
 80171ac:	18cb      	adds	r3, r1, r3
 80171ae:	330c      	adds	r3, #12
 80171b0:	681b      	ldr	r3, [r3, #0]
 80171b2:	7a1b      	ldrb	r3, [r3, #8]
 80171b4:	2202      	movs	r2, #2
 80171b6:	4013      	ands	r3, r2
 80171b8:	b2db      	uxtb	r3, r3
 80171ba:	2b00      	cmp	r3, #0
 80171bc:	d00a      	beq.n	80171d4 <HW_SignalDetachment+0xf4>
  {
    /* Set GPIO to disallow the FRSTX handling */
    LL_UCPD_FRSDetectionDisable(Ports[PortNum].husbpd);
 80171be:	1dfb      	adds	r3, r7, #7
 80171c0:	781a      	ldrb	r2, [r3, #0]
 80171c2:	490d      	ldr	r1, [pc, #52]	@ (80171f8 <HW_SignalDetachment+0x118>)
 80171c4:	0013      	movs	r3, r2
 80171c6:	011b      	lsls	r3, r3, #4
 80171c8:	1a9b      	subs	r3, r3, r2
 80171ca:	009b      	lsls	r3, r3, #2
 80171cc:	585b      	ldr	r3, [r3, r1]
 80171ce:	0018      	movs	r0, r3
 80171d0:	f7ff f928 	bl	8016424 <LL_UCPD_FRSDetectionDisable>
  }
#endif /* USBPD_REV30_SUPPORT */

#endif /* !USBPDCORE_LIB_NO_PD */
  Ports[PortNum].CCx = CCNONE;
 80171d4:	1dfb      	adds	r3, r7, #7
 80171d6:	781a      	ldrb	r2, [r3, #0]
 80171d8:	4907      	ldr	r1, [pc, #28]	@ (80171f8 <HW_SignalDetachment+0x118>)
 80171da:	0013      	movs	r3, r2
 80171dc:	011b      	lsls	r3, r3, #4
 80171de:	1a9b      	subs	r3, r3, r2
 80171e0:	009b      	lsls	r3, r3, #2
 80171e2:	18cb      	adds	r3, r1, r3
 80171e4:	3334      	adds	r3, #52	@ 0x34
 80171e6:	2200      	movs	r2, #0
 80171e8:	601a      	str	r2, [r3, #0]
#if !defined(USBPDCORE_LIB_NO_PD)
  /* DeInit timer to detect the reception of goodCRC */
  USBPD_TIM_DeInit();
 80171ea:	f000 fb11 	bl	8017810 <USBPD_TIM_DeInit>
#endif /* !USBPDCORE_LIB_NO_PD */
}
 80171ee:	46c0      	nop			@ (mov r8, r8)
 80171f0:	46bd      	mov	sp, r7
 80171f2:	b002      	add	sp, #8
 80171f4:	bd80      	pop	{r7, pc}
 80171f6:	46c0      	nop			@ (mov r8, r8)
 80171f8:	2001184c 	.word	0x2001184c

080171fc <USBPD_HW_IF_SetResistor_SinkTxNG>:

void USBPD_HW_IF_SetResistor_SinkTxNG(uint8_t PortNum)
{
 80171fc:	b580      	push	{r7, lr}
 80171fe:	b082      	sub	sp, #8
 8017200:	af00      	add	r7, sp, #0
 8017202:	0002      	movs	r2, r0
 8017204:	1dfb      	adds	r3, r7, #7
 8017206:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 1.5A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_1_5A);
 8017208:	1dfb      	adds	r3, r7, #7
 801720a:	781a      	ldrb	r2, [r3, #0]
 801720c:	4907      	ldr	r1, [pc, #28]	@ (801722c <USBPD_HW_IF_SetResistor_SinkTxNG+0x30>)
 801720e:	0013      	movs	r3, r2
 8017210:	011b      	lsls	r3, r3, #4
 8017212:	1a9b      	subs	r3, r3, r2
 8017214:	009b      	lsls	r3, r3, #2
 8017216:	585b      	ldr	r3, [r3, r1]
 8017218:	2280      	movs	r2, #128	@ 0x80
 801721a:	0052      	lsls	r2, r2, #1
 801721c:	0011      	movs	r1, r2
 801721e:	0018      	movs	r0, r3
 8017220:	f7ff f944 	bl	80164ac <LL_UCPD_SetRpResistor>
}
 8017224:	46c0      	nop			@ (mov r8, r8)
 8017226:	46bd      	mov	sp, r7
 8017228:	b002      	add	sp, #8
 801722a:	bd80      	pop	{r7, pc}
 801722c:	2001184c 	.word	0x2001184c

08017230 <USBPD_HW_IF_SetResistor_SinkTxOK>:

void USBPD_HW_IF_SetResistor_SinkTxOK(uint8_t PortNum)
{
 8017230:	b580      	push	{r7, lr}
 8017232:	b082      	sub	sp, #8
 8017234:	af00      	add	r7, sp, #0
 8017236:	0002      	movs	r2, r0
 8017238:	1dfb      	adds	r3, r7, #7
 801723a:	701a      	strb	r2, [r3, #0]
  /* set the resistor SinkTxNG 3.0A5V */
  LL_UCPD_SetRpResistor(Ports[PortNum].husbpd, LL_UCPD_RESISTOR_3_0A);
 801723c:	1dfb      	adds	r3, r7, #7
 801723e:	781a      	ldrb	r2, [r3, #0]
 8017240:	4907      	ldr	r1, [pc, #28]	@ (8017260 <USBPD_HW_IF_SetResistor_SinkTxOK+0x30>)
 8017242:	0013      	movs	r3, r2
 8017244:	011b      	lsls	r3, r3, #4
 8017246:	1a9b      	subs	r3, r3, r2
 8017248:	009b      	lsls	r3, r3, #2
 801724a:	585b      	ldr	r3, [r3, r1]
 801724c:	22c0      	movs	r2, #192	@ 0xc0
 801724e:	0052      	lsls	r2, r2, #1
 8017250:	0011      	movs	r1, r2
 8017252:	0018      	movs	r0, r3
 8017254:	f7ff f92a 	bl	80164ac <LL_UCPD_SetRpResistor>
}
 8017258:	46c0      	nop			@ (mov r8, r8)
 801725a:	46bd      	mov	sp, r7
 801725c:	b002      	add	sp, #8
 801725e:	bd80      	pop	{r7, pc}
 8017260:	2001184c 	.word	0x2001184c

08017264 <USBPD_HW_IF_IsResistor_SinkTxOk>:

uint8_t USBPD_HW_IF_IsResistor_SinkTxOk(uint8_t PortNum)
{
 8017264:	b580      	push	{r7, lr}
 8017266:	b082      	sub	sp, #8
 8017268:	af00      	add	r7, sp, #0
 801726a:	0002      	movs	r2, r0
 801726c:	1dfb      	adds	r3, r7, #7
 801726e:	701a      	strb	r2, [r3, #0]

  /* Disable type C state machine */
  SET_BIT(Ports[PortNum].husbpd->CR, (UCPD_CR_CC1TCDIS | UCPD_CR_CC2TCDIS));
#endif /* _LOW_POWER */

  switch (Ports[PortNum].CCx)
 8017270:	1dfb      	adds	r3, r7, #7
 8017272:	781a      	ldrb	r2, [r3, #0]
 8017274:	491c      	ldr	r1, [pc, #112]	@ (80172e8 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8017276:	0013      	movs	r3, r2
 8017278:	011b      	lsls	r3, r3, #4
 801727a:	1a9b      	subs	r3, r3, r2
 801727c:	009b      	lsls	r3, r3, #2
 801727e:	18cb      	adds	r3, r1, r3
 8017280:	3334      	adds	r3, #52	@ 0x34
 8017282:	681b      	ldr	r3, [r3, #0]
 8017284:	2b01      	cmp	r3, #1
 8017286:	d002      	beq.n	801728e <USBPD_HW_IF_IsResistor_SinkTxOk+0x2a>
 8017288:	2b02      	cmp	r3, #2
 801728a:	d012      	beq.n	80172b2 <USBPD_HW_IF_IsResistor_SinkTxOk+0x4e>
      {
        return USBPD_TRUE;
      }
      break;
    default:
      break;
 801728c:	e026      	b.n	80172dc <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC1) == LL_UCPD_SNK_CC1_VRP30A)
 801728e:	1dfb      	adds	r3, r7, #7
 8017290:	781a      	ldrb	r2, [r3, #0]
 8017292:	4915      	ldr	r1, [pc, #84]	@ (80172e8 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 8017294:	0013      	movs	r3, r2
 8017296:	011b      	lsls	r3, r3, #4
 8017298:	1a9b      	subs	r3, r3, r2
 801729a:	009b      	lsls	r3, r3, #2
 801729c:	585b      	ldr	r3, [r3, r1]
 801729e:	695a      	ldr	r2, [r3, #20]
 80172a0:	23c0      	movs	r3, #192	@ 0xc0
 80172a2:	029b      	lsls	r3, r3, #10
 80172a4:	401a      	ands	r2, r3
 80172a6:	23c0      	movs	r3, #192	@ 0xc0
 80172a8:	029b      	lsls	r3, r3, #10
 80172aa:	429a      	cmp	r2, r3
 80172ac:	d113      	bne.n	80172d6 <USBPD_HW_IF_IsResistor_SinkTxOk+0x72>
        return USBPD_TRUE;
 80172ae:	2301      	movs	r3, #1
 80172b0:	e015      	b.n	80172de <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      if ((Ports[PortNum].husbpd->SR & UCPD_SR_TYPEC_VSTATE_CC2) == LL_UCPD_SNK_CC2_VRP30A)
 80172b2:	1dfb      	adds	r3, r7, #7
 80172b4:	781a      	ldrb	r2, [r3, #0]
 80172b6:	490c      	ldr	r1, [pc, #48]	@ (80172e8 <USBPD_HW_IF_IsResistor_SinkTxOk+0x84>)
 80172b8:	0013      	movs	r3, r2
 80172ba:	011b      	lsls	r3, r3, #4
 80172bc:	1a9b      	subs	r3, r3, r2
 80172be:	009b      	lsls	r3, r3, #2
 80172c0:	585b      	ldr	r3, [r3, r1]
 80172c2:	695a      	ldr	r2, [r3, #20]
 80172c4:	23c0      	movs	r3, #192	@ 0xc0
 80172c6:	031b      	lsls	r3, r3, #12
 80172c8:	401a      	ands	r2, r3
 80172ca:	23c0      	movs	r3, #192	@ 0xc0
 80172cc:	031b      	lsls	r3, r3, #12
 80172ce:	429a      	cmp	r2, r3
 80172d0:	d103      	bne.n	80172da <USBPD_HW_IF_IsResistor_SinkTxOk+0x76>
        return USBPD_TRUE;
 80172d2:	2301      	movs	r3, #1
 80172d4:	e003      	b.n	80172de <USBPD_HW_IF_IsResistor_SinkTxOk+0x7a>
      break;
 80172d6:	46c0      	nop			@ (mov r8, r8)
 80172d8:	e000      	b.n	80172dc <USBPD_HW_IF_IsResistor_SinkTxOk+0x78>
      break;
 80172da:	46c0      	nop			@ (mov r8, r8)
  }

  return USBPD_FALSE;
 80172dc:	2300      	movs	r3, #0
}
 80172de:	0018      	movs	r0, r3
 80172e0:	46bd      	mov	sp, r7
 80172e2:	b002      	add	sp, #8
 80172e4:	bd80      	pop	{r7, pc}
 80172e6:	46c0      	nop			@ (mov r8, r8)
 80172e8:	2001184c 	.word	0x2001184c

080172ec <USBPD_HW_IF_FastRoleSwapSignalling>:

void USBPD_HW_IF_FastRoleSwapSignalling(uint8_t PortNum)
{
 80172ec:	b580      	push	{r7, lr}
 80172ee:	b082      	sub	sp, #8
 80172f0:	af00      	add	r7, sp, #0
 80172f2:	0002      	movs	r2, r0
 80172f4:	1dfb      	adds	r3, r7, #7
 80172f6:	701a      	strb	r2, [r3, #0]
  LL_UCPD_SignalFRSTX(Ports[PortNum].husbpd);
 80172f8:	1dfb      	adds	r3, r7, #7
 80172fa:	781a      	ldrb	r2, [r3, #0]
 80172fc:	4906      	ldr	r1, [pc, #24]	@ (8017318 <USBPD_HW_IF_FastRoleSwapSignalling+0x2c>)
 80172fe:	0013      	movs	r3, r2
 8017300:	011b      	lsls	r3, r3, #4
 8017302:	1a9b      	subs	r3, r3, r2
 8017304:	009b      	lsls	r3, r3, #2
 8017306:	585b      	ldr	r3, [r3, r1]
 8017308:	0018      	movs	r0, r3
 801730a:	f7ff f86c 	bl	80163e6 <LL_UCPD_SignalFRSTX>
}
 801730e:	46c0      	nop			@ (mov r8, r8)
 8017310:	46bd      	mov	sp, r7
 8017312:	b002      	add	sp, #8
 8017314:	bd80      	pop	{r7, pc}
 8017316:	46c0      	nop			@ (mov r8, r8)
 8017318:	2001184c 	.word	0x2001184c

0801731c <HW_IF_PWR_GetVoltage>:
  UNUSED(voltage);
  return USBPD_OK;
}

uint16_t HW_IF_PWR_GetVoltage(uint8_t PortNum)
{
 801731c:	b580      	push	{r7, lr}
 801731e:	b084      	sub	sp, #16
 8017320:	af00      	add	r7, sp, #0
 8017322:	0002      	movs	r2, r0
 8017324:	1dfb      	adds	r3, r7, #7
 8017326:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;
  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 8017328:	1dfb      	adds	r3, r7, #7
 801732a:	781b      	ldrb	r3, [r3, #0]
 801732c:	220c      	movs	r2, #12
 801732e:	18ba      	adds	r2, r7, r2
 8017330:	0011      	movs	r1, r2
 8017332:	0018      	movs	r0, r3
 8017334:	f006 faad 	bl	801d892 <BSP_USBPD_PWR_VBUSGetVoltage>
  return (uint16_t)_voltage;
 8017338:	68fb      	ldr	r3, [r7, #12]
 801733a:	b29b      	uxth	r3, r3
}
 801733c:	0018      	movs	r0, r3
 801733e:	46bd      	mov	sp, r7
 8017340:	b004      	add	sp, #16
 8017342:	bd80      	pop	{r7, pc}

08017344 <LL_APB2_GRP1_EnableClock>:
{
 8017344:	b580      	push	{r7, lr}
 8017346:	b084      	sub	sp, #16
 8017348:	af00      	add	r7, sp, #0
 801734a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APBENR2, Periphs);
 801734c:	4b07      	ldr	r3, [pc, #28]	@ (801736c <LL_APB2_GRP1_EnableClock+0x28>)
 801734e:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8017350:	4b06      	ldr	r3, [pc, #24]	@ (801736c <LL_APB2_GRP1_EnableClock+0x28>)
 8017352:	687a      	ldr	r2, [r7, #4]
 8017354:	430a      	orrs	r2, r1
 8017356:	641a      	str	r2, [r3, #64]	@ 0x40
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 8017358:	4b04      	ldr	r3, [pc, #16]	@ (801736c <LL_APB2_GRP1_EnableClock+0x28>)
 801735a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801735c:	687a      	ldr	r2, [r7, #4]
 801735e:	4013      	ands	r3, r2
 8017360:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8017362:	68fb      	ldr	r3, [r7, #12]
}
 8017364:	46c0      	nop			@ (mov r8, r8)
 8017366:	46bd      	mov	sp, r7
 8017368:	b004      	add	sp, #16
 801736a:	bd80      	pop	{r7, pc}
 801736c:	40021000 	.word	0x40021000

08017370 <LL_APB2_GRP1_DisableClock>:
{
 8017370:	b580      	push	{r7, lr}
 8017372:	b082      	sub	sp, #8
 8017374:	af00      	add	r7, sp, #0
 8017376:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APBENR2, Periphs);
 8017378:	4b05      	ldr	r3, [pc, #20]	@ (8017390 <LL_APB2_GRP1_DisableClock+0x20>)
 801737a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801737c:	687b      	ldr	r3, [r7, #4]
 801737e:	43d9      	mvns	r1, r3
 8017380:	4b03      	ldr	r3, [pc, #12]	@ (8017390 <LL_APB2_GRP1_DisableClock+0x20>)
 8017382:	400a      	ands	r2, r1
 8017384:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8017386:	46c0      	nop			@ (mov r8, r8)
 8017388:	46bd      	mov	sp, r7
 801738a:	b002      	add	sp, #8
 801738c:	bd80      	pop	{r7, pc}
 801738e:	46c0      	nop			@ (mov r8, r8)
 8017390:	40021000 	.word	0x40021000

08017394 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8017394:	b580      	push	{r7, lr}
 8017396:	b082      	sub	sp, #8
 8017398:	af00      	add	r7, sp, #0
 801739a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 801739c:	687b      	ldr	r3, [r7, #4]
 801739e:	681b      	ldr	r3, [r3, #0]
 80173a0:	2201      	movs	r2, #1
 80173a2:	431a      	orrs	r2, r3
 80173a4:	687b      	ldr	r3, [r7, #4]
 80173a6:	601a      	str	r2, [r3, #0]
}
 80173a8:	46c0      	nop			@ (mov r8, r8)
 80173aa:	46bd      	mov	sp, r7
 80173ac:	b002      	add	sp, #8
 80173ae:	bd80      	pop	{r7, pc}

080173b0 <LL_TIM_SetCounterMode>:
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
{
 80173b0:	b580      	push	{r7, lr}
 80173b2:	b082      	sub	sp, #8
 80173b4:	af00      	add	r7, sp, #0
 80173b6:	6078      	str	r0, [r7, #4]
 80173b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 80173ba:	687b      	ldr	r3, [r7, #4]
 80173bc:	681b      	ldr	r3, [r3, #0]
 80173be:	2270      	movs	r2, #112	@ 0x70
 80173c0:	4393      	bics	r3, r2
 80173c2:	001a      	movs	r2, r3
 80173c4:	683b      	ldr	r3, [r7, #0]
 80173c6:	431a      	orrs	r2, r3
 80173c8:	687b      	ldr	r3, [r7, #4]
 80173ca:	601a      	str	r2, [r3, #0]
}
 80173cc:	46c0      	nop			@ (mov r8, r8)
 80173ce:	46bd      	mov	sp, r7
 80173d0:	b002      	add	sp, #8
 80173d2:	bd80      	pop	{r7, pc}

080173d4 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 80173d4:	b580      	push	{r7, lr}
 80173d6:	b082      	sub	sp, #8
 80173d8:	af00      	add	r7, sp, #0
 80173da:	6078      	str	r0, [r7, #4]
 80173dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80173de:	687b      	ldr	r3, [r7, #4]
 80173e0:	683a      	ldr	r2, [r7, #0]
 80173e2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80173e4:	46c0      	nop			@ (mov r8, r8)
 80173e6:	46bd      	mov	sp, r7
 80173e8:	b002      	add	sp, #8
 80173ea:	bd80      	pop	{r7, pc}

080173ec <LL_TIM_GetPrescaler>:
  * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
  * @param  TIMx Timer instance
  * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
  */
__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(const TIM_TypeDef *TIMx)
{
 80173ec:	b580      	push	{r7, lr}
 80173ee:	b082      	sub	sp, #8
 80173f0:	af00      	add	r7, sp, #0
 80173f2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->PSC));
 80173f4:	687b      	ldr	r3, [r7, #4]
 80173f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
}
 80173f8:	0018      	movs	r0, r3
 80173fa:	46bd      	mov	sp, r7
 80173fc:	b002      	add	sp, #8
 80173fe:	bd80      	pop	{r7, pc}

08017400 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8017400:	b580      	push	{r7, lr}
 8017402:	b082      	sub	sp, #8
 8017404:	af00      	add	r7, sp, #0
 8017406:	6078      	str	r0, [r7, #4]
 8017408:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 801740a:	687b      	ldr	r3, [r7, #4]
 801740c:	683a      	ldr	r2, [r7, #0]
 801740e:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8017410:	46c0      	nop			@ (mov r8, r8)
 8017412:	46bd      	mov	sp, r7
 8017414:	b002      	add	sp, #8
 8017416:	bd80      	pop	{r7, pc}

08017418 <LL_TIM_OC_SetMode>:
  *         @arg @ref LL_TIM_OCMODE_ASYMMETRIC_PWM1
  *         @arg @ref LL_TIM_OCMODE_ASYMMETRIC_PWM2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
{
 8017418:	b580      	push	{r7, lr}
 801741a:	b086      	sub	sp, #24
 801741c:	af00      	add	r7, sp, #0
 801741e:	60f8      	str	r0, [r7, #12]
 8017420:	60b9      	str	r1, [r7, #8]
 8017422:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8017424:	68bb      	ldr	r3, [r7, #8]
 8017426:	2b01      	cmp	r3, #1
 8017428:	d02c      	beq.n	8017484 <LL_TIM_OC_SetMode+0x6c>
 801742a:	68bb      	ldr	r3, [r7, #8]
 801742c:	2b04      	cmp	r3, #4
 801742e:	d027      	beq.n	8017480 <LL_TIM_OC_SetMode+0x68>
 8017430:	68bb      	ldr	r3, [r7, #8]
 8017432:	2b10      	cmp	r3, #16
 8017434:	d022      	beq.n	801747c <LL_TIM_OC_SetMode+0x64>
 8017436:	68bb      	ldr	r3, [r7, #8]
 8017438:	2b40      	cmp	r3, #64	@ 0x40
 801743a:	d01d      	beq.n	8017478 <LL_TIM_OC_SetMode+0x60>
 801743c:	68ba      	ldr	r2, [r7, #8]
 801743e:	2380      	movs	r3, #128	@ 0x80
 8017440:	005b      	lsls	r3, r3, #1
 8017442:	429a      	cmp	r2, r3
 8017444:	d016      	beq.n	8017474 <LL_TIM_OC_SetMode+0x5c>
 8017446:	68ba      	ldr	r2, [r7, #8]
 8017448:	2380      	movs	r3, #128	@ 0x80
 801744a:	00db      	lsls	r3, r3, #3
 801744c:	429a      	cmp	r2, r3
 801744e:	d00f      	beq.n	8017470 <LL_TIM_OC_SetMode+0x58>
 8017450:	68ba      	ldr	r2, [r7, #8]
 8017452:	2380      	movs	r3, #128	@ 0x80
 8017454:	015b      	lsls	r3, r3, #5
 8017456:	429a      	cmp	r2, r3
 8017458:	d008      	beq.n	801746c <LL_TIM_OC_SetMode+0x54>
 801745a:	68ba      	ldr	r2, [r7, #8]
 801745c:	2380      	movs	r3, #128	@ 0x80
 801745e:	025b      	lsls	r3, r3, #9
 8017460:	429a      	cmp	r2, r3
 8017462:	d101      	bne.n	8017468 <LL_TIM_OC_SetMode+0x50>
 8017464:	2307      	movs	r3, #7
 8017466:	e00e      	b.n	8017486 <LL_TIM_OC_SetMode+0x6e>
 8017468:	2308      	movs	r3, #8
 801746a:	e00c      	b.n	8017486 <LL_TIM_OC_SetMode+0x6e>
 801746c:	2306      	movs	r3, #6
 801746e:	e00a      	b.n	8017486 <LL_TIM_OC_SetMode+0x6e>
 8017470:	2305      	movs	r3, #5
 8017472:	e008      	b.n	8017486 <LL_TIM_OC_SetMode+0x6e>
 8017474:	2304      	movs	r3, #4
 8017476:	e006      	b.n	8017486 <LL_TIM_OC_SetMode+0x6e>
 8017478:	2303      	movs	r3, #3
 801747a:	e004      	b.n	8017486 <LL_TIM_OC_SetMode+0x6e>
 801747c:	2302      	movs	r3, #2
 801747e:	e002      	b.n	8017486 <LL_TIM_OC_SetMode+0x6e>
 8017480:	2301      	movs	r3, #1
 8017482:	e000      	b.n	8017486 <LL_TIM_OC_SetMode+0x6e>
 8017484:	2300      	movs	r3, #0
 8017486:	2017      	movs	r0, #23
 8017488:	183a      	adds	r2, r7, r0
 801748a:	7013      	strb	r3, [r2, #0]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 801748c:	68fb      	ldr	r3, [r7, #12]
 801748e:	3318      	adds	r3, #24
 8017490:	0019      	movs	r1, r3
 8017492:	183b      	adds	r3, r7, r0
 8017494:	781b      	ldrb	r3, [r3, #0]
 8017496:	4a0e      	ldr	r2, [pc, #56]	@ (80174d0 <LL_TIM_OC_SetMode+0xb8>)
 8017498:	5cd3      	ldrb	r3, [r2, r3]
 801749a:	18cb      	adds	r3, r1, r3
 801749c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
 801749e:	693b      	ldr	r3, [r7, #16]
 80174a0:	681b      	ldr	r3, [r3, #0]
 80174a2:	183a      	adds	r2, r7, r0
 80174a4:	7812      	ldrb	r2, [r2, #0]
 80174a6:	490b      	ldr	r1, [pc, #44]	@ (80174d4 <LL_TIM_OC_SetMode+0xbc>)
 80174a8:	5c8a      	ldrb	r2, [r1, r2]
 80174aa:	0011      	movs	r1, r2
 80174ac:	4a0a      	ldr	r2, [pc, #40]	@ (80174d8 <LL_TIM_OC_SetMode+0xc0>)
 80174ae:	408a      	lsls	r2, r1
 80174b0:	43d2      	mvns	r2, r2
 80174b2:	401a      	ands	r2, r3
 80174b4:	183b      	adds	r3, r7, r0
 80174b6:	781b      	ldrb	r3, [r3, #0]
 80174b8:	4906      	ldr	r1, [pc, #24]	@ (80174d4 <LL_TIM_OC_SetMode+0xbc>)
 80174ba:	5ccb      	ldrb	r3, [r1, r3]
 80174bc:	0019      	movs	r1, r3
 80174be:	687b      	ldr	r3, [r7, #4]
 80174c0:	408b      	lsls	r3, r1
 80174c2:	431a      	orrs	r2, r3
 80174c4:	693b      	ldr	r3, [r7, #16]
 80174c6:	601a      	str	r2, [r3, #0]
}
 80174c8:	46c0      	nop			@ (mov r8, r8)
 80174ca:	46bd      	mov	sp, r7
 80174cc:	b006      	add	sp, #24
 80174ce:	bd80      	pop	{r7, pc}
 80174d0:	0801f040 	.word	0x0801f040
 80174d4:	0801f04c 	.word	0x0801f04c
 80174d8:	00010073 	.word	0x00010073

080174dc <LL_TIM_OC_SetPolarity>:
  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
  *         @arg @ref LL_TIM_OCPOLARITY_LOW
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
{
 80174dc:	b580      	push	{r7, lr}
 80174de:	b086      	sub	sp, #24
 80174e0:	af00      	add	r7, sp, #0
 80174e2:	60f8      	str	r0, [r7, #12]
 80174e4:	60b9      	str	r1, [r7, #8]
 80174e6:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80174e8:	68bb      	ldr	r3, [r7, #8]
 80174ea:	2b01      	cmp	r3, #1
 80174ec:	d02c      	beq.n	8017548 <LL_TIM_OC_SetPolarity+0x6c>
 80174ee:	68bb      	ldr	r3, [r7, #8]
 80174f0:	2b04      	cmp	r3, #4
 80174f2:	d027      	beq.n	8017544 <LL_TIM_OC_SetPolarity+0x68>
 80174f4:	68bb      	ldr	r3, [r7, #8]
 80174f6:	2b10      	cmp	r3, #16
 80174f8:	d022      	beq.n	8017540 <LL_TIM_OC_SetPolarity+0x64>
 80174fa:	68bb      	ldr	r3, [r7, #8]
 80174fc:	2b40      	cmp	r3, #64	@ 0x40
 80174fe:	d01d      	beq.n	801753c <LL_TIM_OC_SetPolarity+0x60>
 8017500:	68ba      	ldr	r2, [r7, #8]
 8017502:	2380      	movs	r3, #128	@ 0x80
 8017504:	005b      	lsls	r3, r3, #1
 8017506:	429a      	cmp	r2, r3
 8017508:	d016      	beq.n	8017538 <LL_TIM_OC_SetPolarity+0x5c>
 801750a:	68ba      	ldr	r2, [r7, #8]
 801750c:	2380      	movs	r3, #128	@ 0x80
 801750e:	00db      	lsls	r3, r3, #3
 8017510:	429a      	cmp	r2, r3
 8017512:	d00f      	beq.n	8017534 <LL_TIM_OC_SetPolarity+0x58>
 8017514:	68ba      	ldr	r2, [r7, #8]
 8017516:	2380      	movs	r3, #128	@ 0x80
 8017518:	015b      	lsls	r3, r3, #5
 801751a:	429a      	cmp	r2, r3
 801751c:	d008      	beq.n	8017530 <LL_TIM_OC_SetPolarity+0x54>
 801751e:	68ba      	ldr	r2, [r7, #8]
 8017520:	2380      	movs	r3, #128	@ 0x80
 8017522:	025b      	lsls	r3, r3, #9
 8017524:	429a      	cmp	r2, r3
 8017526:	d101      	bne.n	801752c <LL_TIM_OC_SetPolarity+0x50>
 8017528:	2307      	movs	r3, #7
 801752a:	e00e      	b.n	801754a <LL_TIM_OC_SetPolarity+0x6e>
 801752c:	2308      	movs	r3, #8
 801752e:	e00c      	b.n	801754a <LL_TIM_OC_SetPolarity+0x6e>
 8017530:	2306      	movs	r3, #6
 8017532:	e00a      	b.n	801754a <LL_TIM_OC_SetPolarity+0x6e>
 8017534:	2305      	movs	r3, #5
 8017536:	e008      	b.n	801754a <LL_TIM_OC_SetPolarity+0x6e>
 8017538:	2304      	movs	r3, #4
 801753a:	e006      	b.n	801754a <LL_TIM_OC_SetPolarity+0x6e>
 801753c:	2303      	movs	r3, #3
 801753e:	e004      	b.n	801754a <LL_TIM_OC_SetPolarity+0x6e>
 8017540:	2302      	movs	r3, #2
 8017542:	e002      	b.n	801754a <LL_TIM_OC_SetPolarity+0x6e>
 8017544:	2301      	movs	r3, #1
 8017546:	e000      	b.n	801754a <LL_TIM_OC_SetPolarity+0x6e>
 8017548:	2300      	movs	r3, #0
 801754a:	2017      	movs	r0, #23
 801754c:	183a      	adds	r2, r7, r0
 801754e:	7013      	strb	r3, [r2, #0]
  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
 8017550:	68fb      	ldr	r3, [r7, #12]
 8017552:	6a1b      	ldr	r3, [r3, #32]
 8017554:	183a      	adds	r2, r7, r0
 8017556:	7812      	ldrb	r2, [r2, #0]
 8017558:	490a      	ldr	r1, [pc, #40]	@ (8017584 <LL_TIM_OC_SetPolarity+0xa8>)
 801755a:	5c8a      	ldrb	r2, [r1, r2]
 801755c:	0011      	movs	r1, r2
 801755e:	2202      	movs	r2, #2
 8017560:	408a      	lsls	r2, r1
 8017562:	43d2      	mvns	r2, r2
 8017564:	401a      	ands	r2, r3
 8017566:	183b      	adds	r3, r7, r0
 8017568:	781b      	ldrb	r3, [r3, #0]
 801756a:	4906      	ldr	r1, [pc, #24]	@ (8017584 <LL_TIM_OC_SetPolarity+0xa8>)
 801756c:	5ccb      	ldrb	r3, [r1, r3]
 801756e:	0019      	movs	r1, r3
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	408b      	lsls	r3, r1
 8017574:	431a      	orrs	r2, r3
 8017576:	68fb      	ldr	r3, [r7, #12]
 8017578:	621a      	str	r2, [r3, #32]
}
 801757a:	46c0      	nop			@ (mov r8, r8)
 801757c:	46bd      	mov	sp, r7
 801757e:	b006      	add	sp, #24
 8017580:	bd80      	pop	{r7, pc}
 8017582:	46c0      	nop			@ (mov r8, r8)
 8017584:	0801f058 	.word	0x0801f058

08017588 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8017588:	b580      	push	{r7, lr}
 801758a:	b082      	sub	sp, #8
 801758c:	af00      	add	r7, sp, #0
 801758e:	6078      	str	r0, [r7, #4]
 8017590:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8017592:	687b      	ldr	r3, [r7, #4]
 8017594:	683a      	ldr	r2, [r7, #0]
 8017596:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8017598:	46c0      	nop			@ (mov r8, r8)
 801759a:	46bd      	mov	sp, r7
 801759c:	b002      	add	sp, #8
 801759e:	bd80      	pop	{r7, pc}

080175a0 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80175a0:	b580      	push	{r7, lr}
 80175a2:	b082      	sub	sp, #8
 80175a4:	af00      	add	r7, sp, #0
 80175a6:	6078      	str	r0, [r7, #4]
 80175a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80175aa:	687b      	ldr	r3, [r7, #4]
 80175ac:	683a      	ldr	r2, [r7, #0]
 80175ae:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80175b0:	46c0      	nop			@ (mov r8, r8)
 80175b2:	46bd      	mov	sp, r7
 80175b4:	b002      	add	sp, #8
 80175b6:	bd80      	pop	{r7, pc}

080175b8 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80175b8:	b580      	push	{r7, lr}
 80175ba:	b082      	sub	sp, #8
 80175bc:	af00      	add	r7, sp, #0
 80175be:	6078      	str	r0, [r7, #4]
 80175c0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	683a      	ldr	r2, [r7, #0]
 80175c6:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80175c8:	46c0      	nop			@ (mov r8, r8)
 80175ca:	46bd      	mov	sp, r7
 80175cc:	b002      	add	sp, #8
 80175ce:	bd80      	pop	{r7, pc}

080175d0 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80175d0:	b580      	push	{r7, lr}
 80175d2:	b082      	sub	sp, #8
 80175d4:	af00      	add	r7, sp, #0
 80175d6:	6078      	str	r0, [r7, #4]
 80175d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80175da:	687b      	ldr	r3, [r7, #4]
 80175dc:	683a      	ldr	r2, [r7, #0]
 80175de:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80175e0:	46c0      	nop			@ (mov r8, r8)
 80175e2:	46bd      	mov	sp, r7
 80175e4:	b002      	add	sp, #8
 80175e6:	bd80      	pop	{r7, pc}

080175e8 <LL_TIM_ClearFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
{
 80175e8:	b580      	push	{r7, lr}
 80175ea:	b082      	sub	sp, #8
 80175ec:	af00      	add	r7, sp, #0
 80175ee:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 80175f0:	687b      	ldr	r3, [r7, #4]
 80175f2:	2203      	movs	r2, #3
 80175f4:	4252      	negs	r2, r2
 80175f6:	611a      	str	r2, [r3, #16]
}
 80175f8:	46c0      	nop			@ (mov r8, r8)
 80175fa:	46bd      	mov	sp, r7
 80175fc:	b002      	add	sp, #8
 80175fe:	bd80      	pop	{r7, pc}

08017600 <LL_TIM_IsActiveFlag_CC1>:
  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
{
 8017600:	b580      	push	{r7, lr}
 8017602:	b082      	sub	sp, #8
 8017604:	af00      	add	r7, sp, #0
 8017606:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	691b      	ldr	r3, [r3, #16]
 801760c:	2202      	movs	r2, #2
 801760e:	4013      	ands	r3, r2
 8017610:	2b02      	cmp	r3, #2
 8017612:	d101      	bne.n	8017618 <LL_TIM_IsActiveFlag_CC1+0x18>
 8017614:	2301      	movs	r3, #1
 8017616:	e000      	b.n	801761a <LL_TIM_IsActiveFlag_CC1+0x1a>
 8017618:	2300      	movs	r3, #0
}
 801761a:	0018      	movs	r0, r3
 801761c:	46bd      	mov	sp, r7
 801761e:	b002      	add	sp, #8
 8017620:	bd80      	pop	{r7, pc}

08017622 <LL_TIM_ClearFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
{
 8017622:	b580      	push	{r7, lr}
 8017624:	b082      	sub	sp, #8
 8017626:	af00      	add	r7, sp, #0
 8017628:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
 801762a:	687b      	ldr	r3, [r7, #4]
 801762c:	2205      	movs	r2, #5
 801762e:	4252      	negs	r2, r2
 8017630:	611a      	str	r2, [r3, #16]
}
 8017632:	46c0      	nop			@ (mov r8, r8)
 8017634:	46bd      	mov	sp, r7
 8017636:	b002      	add	sp, #8
 8017638:	bd80      	pop	{r7, pc}

0801763a <LL_TIM_IsActiveFlag_CC2>:
  * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx)
{
 801763a:	b580      	push	{r7, lr}
 801763c:	b082      	sub	sp, #8
 801763e:	af00      	add	r7, sp, #0
 8017640:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
 8017642:	687b      	ldr	r3, [r7, #4]
 8017644:	691b      	ldr	r3, [r3, #16]
 8017646:	2204      	movs	r2, #4
 8017648:	4013      	ands	r3, r2
 801764a:	2b04      	cmp	r3, #4
 801764c:	d101      	bne.n	8017652 <LL_TIM_IsActiveFlag_CC2+0x18>
 801764e:	2301      	movs	r3, #1
 8017650:	e000      	b.n	8017654 <LL_TIM_IsActiveFlag_CC2+0x1a>
 8017652:	2300      	movs	r3, #0
}
 8017654:	0018      	movs	r0, r3
 8017656:	46bd      	mov	sp, r7
 8017658:	b002      	add	sp, #8
 801765a:	bd80      	pop	{r7, pc}

0801765c <LL_TIM_ClearFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
{
 801765c:	b580      	push	{r7, lr}
 801765e:	b082      	sub	sp, #8
 8017660:	af00      	add	r7, sp, #0
 8017662:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
 8017664:	687b      	ldr	r3, [r7, #4]
 8017666:	2209      	movs	r2, #9
 8017668:	4252      	negs	r2, r2
 801766a:	611a      	str	r2, [r3, #16]
}
 801766c:	46c0      	nop			@ (mov r8, r8)
 801766e:	46bd      	mov	sp, r7
 8017670:	b002      	add	sp, #8
 8017672:	bd80      	pop	{r7, pc}

08017674 <LL_TIM_IsActiveFlag_CC3>:
  * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx)
{
 8017674:	b580      	push	{r7, lr}
 8017676:	b082      	sub	sp, #8
 8017678:	af00      	add	r7, sp, #0
 801767a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	691b      	ldr	r3, [r3, #16]
 8017680:	2208      	movs	r2, #8
 8017682:	4013      	ands	r3, r2
 8017684:	2b08      	cmp	r3, #8
 8017686:	d101      	bne.n	801768c <LL_TIM_IsActiveFlag_CC3+0x18>
 8017688:	2301      	movs	r3, #1
 801768a:	e000      	b.n	801768e <LL_TIM_IsActiveFlag_CC3+0x1a>
 801768c:	2300      	movs	r3, #0
}
 801768e:	0018      	movs	r0, r3
 8017690:	46bd      	mov	sp, r7
 8017692:	b002      	add	sp, #8
 8017694:	bd80      	pop	{r7, pc}

08017696 <LL_TIM_ClearFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
{
 8017696:	b580      	push	{r7, lr}
 8017698:	b082      	sub	sp, #8
 801769a:	af00      	add	r7, sp, #0
 801769c:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
 801769e:	687b      	ldr	r3, [r7, #4]
 80176a0:	2211      	movs	r2, #17
 80176a2:	4252      	negs	r2, r2
 80176a4:	611a      	str	r2, [r3, #16]
}
 80176a6:	46c0      	nop			@ (mov r8, r8)
 80176a8:	46bd      	mov	sp, r7
 80176aa:	b002      	add	sp, #8
 80176ac:	bd80      	pop	{r7, pc}

080176ae <LL_TIM_IsActiveFlag_CC4>:
  * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx)
{
 80176ae:	b580      	push	{r7, lr}
 80176b0:	b082      	sub	sp, #8
 80176b2:	af00      	add	r7, sp, #0
 80176b4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
 80176b6:	687b      	ldr	r3, [r7, #4]
 80176b8:	691b      	ldr	r3, [r3, #16]
 80176ba:	2210      	movs	r2, #16
 80176bc:	4013      	ands	r3, r2
 80176be:	2b10      	cmp	r3, #16
 80176c0:	d101      	bne.n	80176c6 <LL_TIM_IsActiveFlag_CC4+0x18>
 80176c2:	2301      	movs	r3, #1
 80176c4:	e000      	b.n	80176c8 <LL_TIM_IsActiveFlag_CC4+0x1a>
 80176c6:	2300      	movs	r3, #0
}
 80176c8:	0018      	movs	r0, r3
 80176ca:	46bd      	mov	sp, r7
 80176cc:	b002      	add	sp, #8
 80176ce:	bd80      	pop	{r7, pc}

080176d0 <USBPD_TIM_Init>:
/**
  * @brief  Initialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_Init(void)
{
 80176d0:	b5b0      	push	{r4, r5, r7, lr}
 80176d2:	af00      	add	r7, sp, #0
  if (0 == timer_initcounter)
 80176d4:	4b48      	ldr	r3, [pc, #288]	@ (80177f8 <USBPD_TIM_Init+0x128>)
 80176d6:	781b      	ldrb	r3, [r3, #0]
 80176d8:	b25b      	sxtb	r3, r3
 80176da:	2b00      	cmp	r3, #0
 80176dc:	d000      	beq.n	80176e0 <USBPD_TIM_Init+0x10>
 80176de:	e07e      	b.n	80177de <USBPD_TIM_Init+0x10e>
  {
    TIMX_CLK_ENABLE;
 80176e0:	2380      	movs	r3, #128	@ 0x80
 80176e2:	011b      	lsls	r3, r3, #4
 80176e4:	0018      	movs	r0, r3
 80176e6:	f7ff fe2d 	bl	8017344 <LL_APB2_GRP1_EnableClock>
    /***************************/
    /* Time base configuration */
    /***************************/
    /* Counter mode: select up-counting mode */
    LL_TIM_SetCounterMode(TIMX, LL_TIM_COUNTERMODE_UP);
 80176ea:	4b44      	ldr	r3, [pc, #272]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 80176ec:	2100      	movs	r1, #0
 80176ee:	0018      	movs	r0, r3
 80176f0:	f7ff fe5e 	bl	80173b0 <LL_TIM_SetCounterMode>

    /* Set the pre-scaler value to have TIMx counter clock equal to 1 MHz */
    LL_TIM_SetPrescaler(TIMX, __LL_TIM_CALC_PSC(SystemCoreClock, 1000000u));
 80176f4:	4b42      	ldr	r3, [pc, #264]	@ (8017800 <USBPD_TIM_Init+0x130>)
 80176f6:	681b      	ldr	r3, [r3, #0]
 80176f8:	4a42      	ldr	r2, [pc, #264]	@ (8017804 <USBPD_TIM_Init+0x134>)
 80176fa:	4293      	cmp	r3, r2
 80176fc:	d90b      	bls.n	8017716 <USBPD_TIM_Init+0x46>
 80176fe:	4b40      	ldr	r3, [pc, #256]	@ (8017800 <USBPD_TIM_Init+0x130>)
 8017700:	681b      	ldr	r3, [r3, #0]
 8017702:	4a41      	ldr	r2, [pc, #260]	@ (8017808 <USBPD_TIM_Init+0x138>)
 8017704:	4694      	mov	ip, r2
 8017706:	4463      	add	r3, ip
 8017708:	4940      	ldr	r1, [pc, #256]	@ (801780c <USBPD_TIM_Init+0x13c>)
 801770a:	0018      	movs	r0, r3
 801770c:	f7ee fe9a 	bl	8006444 <__udivsi3>
 8017710:	0003      	movs	r3, r0
 8017712:	3b01      	subs	r3, #1
 8017714:	e000      	b.n	8017718 <USBPD_TIM_Init+0x48>
 8017716:	2300      	movs	r3, #0
 8017718:	4a38      	ldr	r2, [pc, #224]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 801771a:	0019      	movs	r1, r3
 801771c:	0010      	movs	r0, r2
 801771e:	f7ff fe59 	bl	80173d4 <LL_TIM_SetPrescaler>

    /* Set the auto-reload value to have a counter frequency of 100Hz */
    LL_TIM_SetAutoReload(TIMX, __LL_TIM_CALC_ARR(SystemCoreClock, LL_TIM_GetPrescaler(TIMX), 100u));
 8017722:	4b37      	ldr	r3, [pc, #220]	@ (8017800 <USBPD_TIM_Init+0x130>)
 8017724:	681c      	ldr	r4, [r3, #0]
 8017726:	4b35      	ldr	r3, [pc, #212]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 8017728:	0018      	movs	r0, r3
 801772a:	f7ff fe5f 	bl	80173ec <LL_TIM_GetPrescaler>
 801772e:	0003      	movs	r3, r0
 8017730:	3301      	adds	r3, #1
 8017732:	0019      	movs	r1, r3
 8017734:	0020      	movs	r0, r4
 8017736:	f7ee fe85 	bl	8006444 <__udivsi3>
 801773a:	0003      	movs	r3, r0
 801773c:	2b63      	cmp	r3, #99	@ 0x63
 801773e:	d910      	bls.n	8017762 <USBPD_TIM_Init+0x92>
 8017740:	4b2f      	ldr	r3, [pc, #188]	@ (8017800 <USBPD_TIM_Init+0x130>)
 8017742:	681c      	ldr	r4, [r3, #0]
 8017744:	4b2d      	ldr	r3, [pc, #180]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 8017746:	0018      	movs	r0, r3
 8017748:	f7ff fe50 	bl	80173ec <LL_TIM_GetPrescaler>
 801774c:	0003      	movs	r3, r0
 801774e:	3301      	adds	r3, #1
 8017750:	2264      	movs	r2, #100	@ 0x64
 8017752:	4353      	muls	r3, r2
 8017754:	0019      	movs	r1, r3
 8017756:	0020      	movs	r0, r4
 8017758:	f7ee fe74 	bl	8006444 <__udivsi3>
 801775c:	0003      	movs	r3, r0
 801775e:	3b01      	subs	r3, #1
 8017760:	e000      	b.n	8017764 <USBPD_TIM_Init+0x94>
 8017762:	2300      	movs	r3, #0
 8017764:	4a25      	ldr	r2, [pc, #148]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 8017766:	0019      	movs	r1, r3
 8017768:	0010      	movs	r0, r2
 801776a:	f7ff fe49 	bl	8017400 <LL_TIM_SetAutoReload>

    /*********************************/
    /* Output waveform configuration */
    /*********************************/
    /* Set output compare mode: TOGGLE */
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCMODE_TOGGLE);
 801776e:	4b23      	ldr	r3, [pc, #140]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 8017770:	2230      	movs	r2, #48	@ 0x30
 8017772:	2101      	movs	r1, #1
 8017774:	0018      	movs	r0, r3
 8017776:	f7ff fe4f 	bl	8017418 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCMODE_TOGGLE);
 801777a:	4b20      	ldr	r3, [pc, #128]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 801777c:	2230      	movs	r2, #48	@ 0x30
 801777e:	2110      	movs	r1, #16
 8017780:	0018      	movs	r0, r3
 8017782:	f7ff fe49 	bl	8017418 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCMODE_TOGGLE);
 8017786:	2380      	movs	r3, #128	@ 0x80
 8017788:	005b      	lsls	r3, r3, #1
 801778a:	481c      	ldr	r0, [pc, #112]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 801778c:	2230      	movs	r2, #48	@ 0x30
 801778e:	0019      	movs	r1, r3
 8017790:	f7ff fe42 	bl	8017418 <LL_TIM_OC_SetMode>
    LL_TIM_OC_SetMode(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCMODE_TOGGLE);
 8017794:	2380      	movs	r3, #128	@ 0x80
 8017796:	015b      	lsls	r3, r3, #5
 8017798:	4818      	ldr	r0, [pc, #96]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 801779a:	2230      	movs	r2, #48	@ 0x30
 801779c:	0019      	movs	r1, r3
 801779e:	f7ff fe3b 	bl	8017418 <LL_TIM_OC_SetMode>

    /* Set output channel polarity: OC is active high */
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH1, LL_TIM_OCPOLARITY_HIGH);
 80177a2:	4b16      	ldr	r3, [pc, #88]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 80177a4:	2200      	movs	r2, #0
 80177a6:	2101      	movs	r1, #1
 80177a8:	0018      	movs	r0, r3
 80177aa:	f7ff fe97 	bl	80174dc <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH2, LL_TIM_OCPOLARITY_HIGH);
 80177ae:	4b13      	ldr	r3, [pc, #76]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 80177b0:	2200      	movs	r2, #0
 80177b2:	2110      	movs	r1, #16
 80177b4:	0018      	movs	r0, r3
 80177b6:	f7ff fe91 	bl	80174dc <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH3, LL_TIM_OCPOLARITY_HIGH);
 80177ba:	2380      	movs	r3, #128	@ 0x80
 80177bc:	005b      	lsls	r3, r3, #1
 80177be:	480f      	ldr	r0, [pc, #60]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 80177c0:	2200      	movs	r2, #0
 80177c2:	0019      	movs	r1, r3
 80177c4:	f7ff fe8a 	bl	80174dc <LL_TIM_OC_SetPolarity>
    LL_TIM_OC_SetPolarity(TIMX, TIMX_CHANNEL_CH4, LL_TIM_OCPOLARITY_HIGH);
 80177c8:	2380      	movs	r3, #128	@ 0x80
 80177ca:	015b      	lsls	r3, r3, #5
 80177cc:	480b      	ldr	r0, [pc, #44]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 80177ce:	2200      	movs	r2, #0
 80177d0:	0019      	movs	r1, r3
 80177d2:	f7ff fe83 	bl	80174dc <LL_TIM_OC_SetPolarity>

    /* Enable counter */
    LL_TIM_EnableCounter(TIMX);
 80177d6:	4b09      	ldr	r3, [pc, #36]	@ (80177fc <USBPD_TIM_Init+0x12c>)
 80177d8:	0018      	movs	r0, r3
 80177da:	f7ff fddb 	bl	8017394 <LL_TIM_EnableCounter>
  }

  /* Enable the timer counter */
  timer_initcounter++;
 80177de:	4b06      	ldr	r3, [pc, #24]	@ (80177f8 <USBPD_TIM_Init+0x128>)
 80177e0:	781b      	ldrb	r3, [r3, #0]
 80177e2:	b25b      	sxtb	r3, r3
 80177e4:	b2db      	uxtb	r3, r3
 80177e6:	3301      	adds	r3, #1
 80177e8:	b2db      	uxtb	r3, r3
 80177ea:	b25a      	sxtb	r2, r3
 80177ec:	4b02      	ldr	r3, [pc, #8]	@ (80177f8 <USBPD_TIM_Init+0x128>)
 80177ee:	701a      	strb	r2, [r3, #0]
}
 80177f0:	46c0      	nop			@ (mov r8, r8)
 80177f2:	46bd      	mov	sp, r7
 80177f4:	bdb0      	pop	{r4, r5, r7, pc}
 80177f6:	46c0      	nop			@ (mov r8, r8)
 80177f8:	200118c4 	.word	0x200118c4
 80177fc:	40012c00 	.word	0x40012c00
 8017800:	20000004 	.word	0x20000004
 8017804:	000f423f 	.word	0x000f423f
 8017808:	0007a120 	.word	0x0007a120
 801780c:	000f4240 	.word	0x000f4240

08017810 <USBPD_TIM_DeInit>:
/**
  * @brief  UnInitialize a timer to manage timing in us
  * @retval None
  */
void USBPD_TIM_DeInit(void)
{
 8017810:	b580      	push	{r7, lr}
 8017812:	af00      	add	r7, sp, #0
  timer_initcounter--;
 8017814:	4b0a      	ldr	r3, [pc, #40]	@ (8017840 <USBPD_TIM_DeInit+0x30>)
 8017816:	781b      	ldrb	r3, [r3, #0]
 8017818:	b25b      	sxtb	r3, r3
 801781a:	b2db      	uxtb	r3, r3
 801781c:	3b01      	subs	r3, #1
 801781e:	b2db      	uxtb	r3, r3
 8017820:	b25a      	sxtb	r2, r3
 8017822:	4b07      	ldr	r3, [pc, #28]	@ (8017840 <USBPD_TIM_DeInit+0x30>)
 8017824:	701a      	strb	r2, [r3, #0]
  if (0 == timer_initcounter)
 8017826:	4b06      	ldr	r3, [pc, #24]	@ (8017840 <USBPD_TIM_DeInit+0x30>)
 8017828:	781b      	ldrb	r3, [r3, #0]
 801782a:	b25b      	sxtb	r3, r3
 801782c:	2b00      	cmp	r3, #0
 801782e:	d104      	bne.n	801783a <USBPD_TIM_DeInit+0x2a>
  {
    TIMX_CLK_DISABLE;
 8017830:	2380      	movs	r3, #128	@ 0x80
 8017832:	011b      	lsls	r3, r3, #4
 8017834:	0018      	movs	r0, r3
 8017836:	f7ff fd9b 	bl	8017370 <LL_APB2_GRP1_DisableClock>
  }
}
 801783a:	46c0      	nop			@ (mov r8, r8)
 801783c:	46bd      	mov	sp, r7
 801783e:	bd80      	pop	{r7, pc}
 8017840:	200118c4 	.word	0x200118c4

08017844 <USBPD_TIM_Start>:
  * @param  timer id @TIM_identifier
  * @param  time in us
  * @retval None
  */
void USBPD_TIM_Start(TIM_identifier Id, uint32_t TimeUs)
{
 8017844:	b580      	push	{r7, lr}
 8017846:	b082      	sub	sp, #8
 8017848:	af00      	add	r7, sp, #0
 801784a:	0002      	movs	r2, r0
 801784c:	6039      	str	r1, [r7, #0]
 801784e:	1dfb      	adds	r3, r7, #7
 8017850:	701a      	strb	r2, [r3, #0]
  /* Positionne l'evenement pour sa detection */
  switch (Id)
 8017852:	1dfb      	adds	r3, r7, #7
 8017854:	781b      	ldrb	r3, [r3, #0]
 8017856:	2b03      	cmp	r3, #3
 8017858:	d044      	beq.n	80178e4 <USBPD_TIM_Start+0xa0>
 801785a:	dc57      	bgt.n	801790c <USBPD_TIM_Start+0xc8>
 801785c:	2b02      	cmp	r3, #2
 801785e:	d02d      	beq.n	80178bc <USBPD_TIM_Start+0x78>
 8017860:	dc54      	bgt.n	801790c <USBPD_TIM_Start+0xc8>
 8017862:	2b00      	cmp	r3, #0
 8017864:	d002      	beq.n	801786c <USBPD_TIM_Start+0x28>
 8017866:	2b01      	cmp	r3, #1
 8017868:	d014      	beq.n	8017894 <USBPD_TIM_Start+0x50>
      break;
    case TIM_PORT1_RETRY:
      TIMX_CHANNEL4_SETEVENT;
      break;
    default:
      break;
 801786a:	e04f      	b.n	801790c <USBPD_TIM_Start+0xc8>
      TIMX_CHANNEL1_SETEVENT;
 801786c:	4b2a      	ldr	r3, [pc, #168]	@ (8017918 <USBPD_TIM_Start+0xd4>)
 801786e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017870:	683b      	ldr	r3, [r7, #0]
 8017872:	18d3      	adds	r3, r2, r3
 8017874:	4929      	ldr	r1, [pc, #164]	@ (801791c <USBPD_TIM_Start+0xd8>)
 8017876:	0018      	movs	r0, r3
 8017878:	f7ee fe6a 	bl	8006550 <__aeabi_uidivmod>
 801787c:	000b      	movs	r3, r1
 801787e:	001a      	movs	r2, r3
 8017880:	4b25      	ldr	r3, [pc, #148]	@ (8017918 <USBPD_TIM_Start+0xd4>)
 8017882:	0011      	movs	r1, r2
 8017884:	0018      	movs	r0, r3
 8017886:	f7ff fe7f 	bl	8017588 <LL_TIM_OC_SetCompareCH1>
 801788a:	4b23      	ldr	r3, [pc, #140]	@ (8017918 <USBPD_TIM_Start+0xd4>)
 801788c:	0018      	movs	r0, r3
 801788e:	f7ff feab 	bl	80175e8 <LL_TIM_ClearFlag_CC1>
      break;
 8017892:	e03c      	b.n	801790e <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL2_SETEVENT;
 8017894:	4b20      	ldr	r3, [pc, #128]	@ (8017918 <USBPD_TIM_Start+0xd4>)
 8017896:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017898:	683b      	ldr	r3, [r7, #0]
 801789a:	18d3      	adds	r3, r2, r3
 801789c:	491f      	ldr	r1, [pc, #124]	@ (801791c <USBPD_TIM_Start+0xd8>)
 801789e:	0018      	movs	r0, r3
 80178a0:	f7ee fe56 	bl	8006550 <__aeabi_uidivmod>
 80178a4:	000b      	movs	r3, r1
 80178a6:	001a      	movs	r2, r3
 80178a8:	4b1b      	ldr	r3, [pc, #108]	@ (8017918 <USBPD_TIM_Start+0xd4>)
 80178aa:	0011      	movs	r1, r2
 80178ac:	0018      	movs	r0, r3
 80178ae:	f7ff fe77 	bl	80175a0 <LL_TIM_OC_SetCompareCH2>
 80178b2:	4b19      	ldr	r3, [pc, #100]	@ (8017918 <USBPD_TIM_Start+0xd4>)
 80178b4:	0018      	movs	r0, r3
 80178b6:	f7ff feb4 	bl	8017622 <LL_TIM_ClearFlag_CC2>
      break;
 80178ba:	e028      	b.n	801790e <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL3_SETEVENT;
 80178bc:	4b16      	ldr	r3, [pc, #88]	@ (8017918 <USBPD_TIM_Start+0xd4>)
 80178be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80178c0:	683b      	ldr	r3, [r7, #0]
 80178c2:	18d3      	adds	r3, r2, r3
 80178c4:	4915      	ldr	r1, [pc, #84]	@ (801791c <USBPD_TIM_Start+0xd8>)
 80178c6:	0018      	movs	r0, r3
 80178c8:	f7ee fe42 	bl	8006550 <__aeabi_uidivmod>
 80178cc:	000b      	movs	r3, r1
 80178ce:	001a      	movs	r2, r3
 80178d0:	4b11      	ldr	r3, [pc, #68]	@ (8017918 <USBPD_TIM_Start+0xd4>)
 80178d2:	0011      	movs	r1, r2
 80178d4:	0018      	movs	r0, r3
 80178d6:	f7ff fe6f 	bl	80175b8 <LL_TIM_OC_SetCompareCH3>
 80178da:	4b0f      	ldr	r3, [pc, #60]	@ (8017918 <USBPD_TIM_Start+0xd4>)
 80178dc:	0018      	movs	r0, r3
 80178de:	f7ff febd 	bl	801765c <LL_TIM_ClearFlag_CC3>
      break;
 80178e2:	e014      	b.n	801790e <USBPD_TIM_Start+0xca>
      TIMX_CHANNEL4_SETEVENT;
 80178e4:	4b0c      	ldr	r3, [pc, #48]	@ (8017918 <USBPD_TIM_Start+0xd4>)
 80178e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80178e8:	683b      	ldr	r3, [r7, #0]
 80178ea:	18d3      	adds	r3, r2, r3
 80178ec:	490b      	ldr	r1, [pc, #44]	@ (801791c <USBPD_TIM_Start+0xd8>)
 80178ee:	0018      	movs	r0, r3
 80178f0:	f7ee fe2e 	bl	8006550 <__aeabi_uidivmod>
 80178f4:	000b      	movs	r3, r1
 80178f6:	001a      	movs	r2, r3
 80178f8:	4b07      	ldr	r3, [pc, #28]	@ (8017918 <USBPD_TIM_Start+0xd4>)
 80178fa:	0011      	movs	r1, r2
 80178fc:	0018      	movs	r0, r3
 80178fe:	f7ff fe67 	bl	80175d0 <LL_TIM_OC_SetCompareCH4>
 8017902:	4b05      	ldr	r3, [pc, #20]	@ (8017918 <USBPD_TIM_Start+0xd4>)
 8017904:	0018      	movs	r0, r3
 8017906:	f7ff fec6 	bl	8017696 <LL_TIM_ClearFlag_CC4>
      break;
 801790a:	e000      	b.n	801790e <USBPD_TIM_Start+0xca>
      break;
 801790c:	46c0      	nop			@ (mov r8, r8)
  }
}
 801790e:	46c0      	nop			@ (mov r8, r8)
 8017910:	46bd      	mov	sp, r7
 8017912:	b002      	add	sp, #8
 8017914:	bd80      	pop	{r7, pc}
 8017916:	46c0      	nop			@ (mov r8, r8)
 8017918:	40012c00 	.word	0x40012c00
 801791c:	00002710 	.word	0x00002710

08017920 <USBPD_TIM_IsExpired>:
  * @brief  check timer expiration
  * @param  timer id @TIM_identifier
  * @retval None
  */
uint32_t USBPD_TIM_IsExpired(TIM_identifier Id)
{
 8017920:	b580      	push	{r7, lr}
 8017922:	b084      	sub	sp, #16
 8017924:	af00      	add	r7, sp, #0
 8017926:	0002      	movs	r2, r0
 8017928:	1dfb      	adds	r3, r7, #7
 801792a:	701a      	strb	r2, [r3, #0]
  uint32_t _expired = 1u;
 801792c:	2301      	movs	r3, #1
 801792e:	60fb      	str	r3, [r7, #12]
  switch (Id)
 8017930:	1dfb      	adds	r3, r7, #7
 8017932:	781b      	ldrb	r3, [r3, #0]
 8017934:	2b03      	cmp	r3, #3
 8017936:	d01d      	beq.n	8017974 <USBPD_TIM_IsExpired+0x54>
 8017938:	dc23      	bgt.n	8017982 <USBPD_TIM_IsExpired+0x62>
 801793a:	2b02      	cmp	r3, #2
 801793c:	d013      	beq.n	8017966 <USBPD_TIM_IsExpired+0x46>
 801793e:	dc20      	bgt.n	8017982 <USBPD_TIM_IsExpired+0x62>
 8017940:	2b00      	cmp	r3, #0
 8017942:	d002      	beq.n	801794a <USBPD_TIM_IsExpired+0x2a>
 8017944:	2b01      	cmp	r3, #1
 8017946:	d007      	beq.n	8017958 <USBPD_TIM_IsExpired+0x38>
      break;
    case TIM_PORT1_RETRY:
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
      break;
    default:
      break;
 8017948:	e01b      	b.n	8017982 <USBPD_TIM_IsExpired+0x62>
      _expired = TIMX_CHANNEL1_GETFLAG(TIMX);
 801794a:	4b11      	ldr	r3, [pc, #68]	@ (8017990 <USBPD_TIM_IsExpired+0x70>)
 801794c:	0018      	movs	r0, r3
 801794e:	f7ff fe57 	bl	8017600 <LL_TIM_IsActiveFlag_CC1>
 8017952:	0003      	movs	r3, r0
 8017954:	60fb      	str	r3, [r7, #12]
      break;
 8017956:	e015      	b.n	8017984 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL2_GETFLAG(TIMX);
 8017958:	4b0d      	ldr	r3, [pc, #52]	@ (8017990 <USBPD_TIM_IsExpired+0x70>)
 801795a:	0018      	movs	r0, r3
 801795c:	f7ff fe6d 	bl	801763a <LL_TIM_IsActiveFlag_CC2>
 8017960:	0003      	movs	r3, r0
 8017962:	60fb      	str	r3, [r7, #12]
      break;
 8017964:	e00e      	b.n	8017984 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL3_GETFLAG(TIMX);
 8017966:	4b0a      	ldr	r3, [pc, #40]	@ (8017990 <USBPD_TIM_IsExpired+0x70>)
 8017968:	0018      	movs	r0, r3
 801796a:	f7ff fe83 	bl	8017674 <LL_TIM_IsActiveFlag_CC3>
 801796e:	0003      	movs	r3, r0
 8017970:	60fb      	str	r3, [r7, #12]
      break;
 8017972:	e007      	b.n	8017984 <USBPD_TIM_IsExpired+0x64>
      _expired = TIMX_CHANNEL4_GETFLAG(TIMX);
 8017974:	4b06      	ldr	r3, [pc, #24]	@ (8017990 <USBPD_TIM_IsExpired+0x70>)
 8017976:	0018      	movs	r0, r3
 8017978:	f7ff fe99 	bl	80176ae <LL_TIM_IsActiveFlag_CC4>
 801797c:	0003      	movs	r3, r0
 801797e:	60fb      	str	r3, [r7, #12]
      break;
 8017980:	e000      	b.n	8017984 <USBPD_TIM_IsExpired+0x64>
      break;
 8017982:	46c0      	nop			@ (mov r8, r8)
  }
  return _expired;
 8017984:	68fb      	ldr	r3, [r7, #12]
}
 8017986:	0018      	movs	r0, r3
 8017988:	46bd      	mov	sp, r7
 801798a:	b004      	add	sp, #16
 801798c:	bd80      	pop	{r7, pc}
 801798e:	46c0      	nop			@ (mov r8, r8)
 8017990:	40012c00 	.word	0x40012c00

08017994 <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 8017994:	b580      	push	{r7, lr}
 8017996:	b084      	sub	sp, #16
 8017998:	af00      	add	r7, sp, #0
 801799a:	60f8      	str	r0, [r7, #12]
 801799c:	60b9      	str	r1, [r7, #8]
 801799e:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 80179a0:	4b0c      	ldr	r3, [pc, #48]	@ (80179d4 <_ux_system_error_handler+0x40>)
 80179a2:	681b      	ldr	r3, [r3, #0]
 80179a4:	687a      	ldr	r2, [r7, #4]
 80179a6:	651a      	str	r2, [r3, #80]	@ 0x50
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 80179a8:	4b0a      	ldr	r3, [pc, #40]	@ (80179d4 <_ux_system_error_handler+0x40>)
 80179aa:	681b      	ldr	r3, [r3, #0]
 80179ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80179ae:	3201      	adds	r2, #1
 80179b0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 80179b2:	4b08      	ldr	r3, [pc, #32]	@ (80179d4 <_ux_system_error_handler+0x40>)
 80179b4:	681b      	ldr	r3, [r3, #0]
 80179b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80179b8:	2b00      	cmp	r3, #0
 80179ba:	d006      	beq.n	80179ca <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 80179bc:	4b05      	ldr	r3, [pc, #20]	@ (80179d4 <_ux_system_error_handler+0x40>)
 80179be:	681b      	ldr	r3, [r3, #0]
 80179c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80179c2:	687a      	ldr	r2, [r7, #4]
 80179c4:	68b9      	ldr	r1, [r7, #8]
 80179c6:	68f8      	ldr	r0, [r7, #12]
 80179c8:	4798      	blx	r3
    }
}
 80179ca:	46c0      	nop			@ (mov r8, r8)
 80179cc:	46bd      	mov	sp, r7
 80179ce:	b004      	add	sp, #16
 80179d0:	bd80      	pop	{r7, pc}
 80179d2:	46c0      	nop			@ (mov r8, r8)
 80179d4:	200118c8 	.word	0x200118c8

080179d8 <_ux_system_initialize>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size, 
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 80179d8:	b580      	push	{r7, lr}
 80179da:	b08a      	sub	sp, #40	@ 0x28
 80179dc:	af00      	add	r7, sp, #0
 80179de:	60f8      	str	r0, [r7, #12]
 80179e0:	60b9      	str	r1, [r7, #8]
 80179e2:	607a      	str	r2, [r7, #4]
 80179e4:	603b      	str	r3, [r7, #0]
UINT                status;
#endif


    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 80179e6:	68ba      	ldr	r2, [r7, #8]
 80179e8:	68fb      	ldr	r3, [r7, #12]
 80179ea:	2100      	movs	r1, #0
 80179ec:	0018      	movs	r0, r3
 80179ee:	f000 fc27 	bl	8018240 <_ux_utility_memory_set>

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 80179f2:	4b50      	ldr	r3, [pc, #320]	@ (8017b34 <_ux_system_initialize+0x15c>)
 80179f4:	68fa      	ldr	r2, [r7, #12]
 80179f6:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset = sizeof(UX_SYSTEM);
 80179f8:	235c      	movs	r3, #92	@ 0x5c
 80179fa:	627b      	str	r3, [r7, #36]	@ 0x24
#endif 

#ifndef UX_HOST_SIDE_ONLY

    /* Set the _ux_system_slave structure.  */
    _ux_system_slave =  (UX_SYSTEM_SLAVE *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 80179fc:	68fa      	ldr	r2, [r7, #12]
 80179fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017a00:	18d2      	adds	r2, r2, r3
 8017a02:	4b4d      	ldr	r3, [pc, #308]	@ (8017b38 <_ux_system_initialize+0x160>)
 8017a04:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_SLAVE);
 8017a06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017a08:	33d1      	adds	r3, #209	@ 0xd1
 8017a0a:	33ff      	adds	r3, #255	@ 0xff
 8017a0c:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif 


    /* Set the cache safe memory for the dynamic pool */
    _ux_system -> ux_system_regular_memory_pool_start =  (UX_MEMORY_BLOCK *) (((UCHAR *) regular_memory_pool_start) 
 8017a0e:	4b49      	ldr	r3, [pc, #292]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017a10:	681b      	ldr	r3, [r3, #0]
 8017a12:	68f9      	ldr	r1, [r7, #12]
 8017a14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017a16:	188a      	adds	r2, r1, r2
 8017a18:	601a      	str	r2, [r3, #0]
                                                            + memory_pool_offset);

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start =   (ALIGN_TYPE) _ux_system -> ux_system_regular_memory_pool_start;
 8017a1a:	4b46      	ldr	r3, [pc, #280]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017a1c:	681b      	ldr	r3, [r3, #0]
 8017a1e:	681b      	ldr	r3, [r3, #0]
 8017a20:	623b      	str	r3, [r7, #32]
    int_memory_pool_start +=  UX_ALIGN_MIN;
 8017a22:	6a3b      	ldr	r3, [r7, #32]
 8017a24:	330f      	adds	r3, #15
 8017a26:	623b      	str	r3, [r7, #32]
    int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8017a28:	6a3b      	ldr	r3, [r7, #32]
 8017a2a:	220f      	movs	r2, #15
 8017a2c:	4393      	bics	r3, r2
 8017a2e:	623b      	str	r3, [r7, #32]
    
    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 8017a30:	68fa      	ldr	r2, [r7, #12]
 8017a32:	68bb      	ldr	r3, [r7, #8]
 8017a34:	18d3      	adds	r3, r2, r3
 8017a36:	61fb      	str	r3, [r7, #28]

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 8017a38:	69fb      	ldr	r3, [r7, #28]
 8017a3a:	6a3a      	ldr	r2, [r7, #32]
 8017a3c:	429a      	cmp	r2, r3
 8017a3e:	d301      	bcc.n	8017a44 <_ux_system_initialize+0x6c>
    {

        /* No memory available.  */
        return(UX_MEMORY_INSUFFICIENT);
 8017a40:	2312      	movs	r3, #18
 8017a42:	e073      	b.n	8017b2c <_ux_system_initialize+0x154>
    }

    /* Now, we have a project structure allocated, save the regular memory allocation details */
    _ux_system -> ux_system_regular_memory_pool_size =     (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);
 8017a44:	69f9      	ldr	r1, [r7, #28]
 8017a46:	4b3b      	ldr	r3, [pc, #236]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017a48:	681b      	ldr	r3, [r3, #0]
 8017a4a:	6a3a      	ldr	r2, [r7, #32]
 8017a4c:	1a8a      	subs	r2, r1, r2
 8017a4e:	605a      	str	r2, [r3, #4]
    _ux_system -> ux_system_regular_memory_pool_free =     _ux_system -> ux_system_regular_memory_pool_size;
 8017a50:	4b38      	ldr	r3, [pc, #224]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017a52:	681a      	ldr	r2, [r3, #0]
 8017a54:	4b37      	ldr	r3, [pc, #220]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017a56:	681b      	ldr	r3, [r3, #0]
 8017a58:	6852      	ldr	r2, [r2, #4]
 8017a5a:	609a      	str	r2, [r3, #8]
    _ux_system -> ux_system_regular_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 8017a5c:	4b35      	ldr	r3, [pc, #212]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017a5e:	681b      	ldr	r3, [r3, #0]
 8017a60:	6a3a      	ldr	r2, [r7, #32]
 8017a62:	601a      	str	r2, [r3, #0]

    /* Build the first free memory block */
    memory_block =                             _ux_system -> ux_system_regular_memory_pool_start;
 8017a64:	4b33      	ldr	r3, [pc, #204]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017a66:	681b      	ldr	r3, [r3, #0]
 8017a68:	681b      	ldr	r3, [r3, #0]
 8017a6a:	61bb      	str	r3, [r7, #24]
    memory_block -> ux_memory_block_size =     _ux_system -> ux_system_regular_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8017a6c:	4b31      	ldr	r3, [pc, #196]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017a6e:	681b      	ldr	r3, [r3, #0]
 8017a70:	685b      	ldr	r3, [r3, #4]
 8017a72:	3b10      	subs	r3, #16
 8017a74:	001a      	movs	r2, r3
 8017a76:	69bb      	ldr	r3, [r7, #24]
 8017a78:	601a      	str	r2, [r3, #0]
    memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 8017a7a:	69bb      	ldr	r3, [r7, #24]
 8017a7c:	2200      	movs	r2, #0
 8017a7e:	605a      	str	r2, [r3, #4]

    /* Check the definition of the cache safe pool. If the application or controller do not require any cache safe memory,
       define the cached safe memory region as the regular memory region.  */
    if (cache_safe_memory_pool_start == UX_NULL)
 8017a80:	687b      	ldr	r3, [r7, #4]
 8017a82:	2b00      	cmp	r3, #0
 8017a84:	d112      	bne.n	8017aac <_ux_system_initialize+0xd4>
    {

        /* Cache safe memory is the same as regular memory.  */
        _ux_system -> ux_system_cache_safe_memory_pool_size =  _ux_system -> ux_system_regular_memory_pool_size;
 8017a86:	4b2b      	ldr	r3, [pc, #172]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017a88:	681a      	ldr	r2, [r3, #0]
 8017a8a:	4b2a      	ldr	r3, [pc, #168]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017a8c:	681b      	ldr	r3, [r3, #0]
 8017a8e:	6852      	ldr	r2, [r2, #4]
 8017a90:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =  _ux_system -> ux_system_regular_memory_pool_free;
 8017a92:	4b28      	ldr	r3, [pc, #160]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017a94:	681a      	ldr	r2, [r3, #0]
 8017a96:	4b27      	ldr	r3, [pc, #156]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017a98:	681b      	ldr	r3, [r3, #0]
 8017a9a:	6892      	ldr	r2, [r2, #8]
 8017a9c:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start = _ux_system -> ux_system_regular_memory_pool_start;
 8017a9e:	4b25      	ldr	r3, [pc, #148]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017aa0:	681a      	ldr	r2, [r3, #0]
 8017aa2:	4b24      	ldr	r3, [pc, #144]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017aa4:	681b      	ldr	r3, [r3, #0]
 8017aa6:	6812      	ldr	r2, [r2, #0]
 8017aa8:	60da      	str	r2, [r3, #12]
 8017aaa:	e02f      	b.n	8017b0c <_ux_system_initialize+0x134>
    }
    else
    {
    
        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
 8017aac:	687b      	ldr	r3, [r7, #4]
 8017aae:	623b      	str	r3, [r7, #32]
        int_memory_pool_start +=  UX_ALIGN_MIN;
 8017ab0:	6a3b      	ldr	r3, [r7, #32]
 8017ab2:	330f      	adds	r3, #15
 8017ab4:	623b      	str	r3, [r7, #32]
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 8017ab6:	6a3b      	ldr	r3, [r7, #32]
 8017ab8:	220f      	movs	r2, #15
 8017aba:	4393      	bics	r3, r2
 8017abc:	623b      	str	r3, [r7, #32]
    
        /* Save the cache safe memory allocation details */
        _ux_system -> ux_system_cache_safe_memory_pool_size =     cache_safe_memory_size - UX_ALIGN_MIN;
 8017abe:	4b1d      	ldr	r3, [pc, #116]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017ac0:	681b      	ldr	r3, [r3, #0]
 8017ac2:	683a      	ldr	r2, [r7, #0]
 8017ac4:	3a0f      	subs	r2, #15
 8017ac6:	611a      	str	r2, [r3, #16]
        _ux_system -> ux_system_cache_safe_memory_pool_free =     _ux_system -> ux_system_cache_safe_memory_pool_size;
 8017ac8:	4b1a      	ldr	r3, [pc, #104]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017aca:	681a      	ldr	r2, [r3, #0]
 8017acc:	4b19      	ldr	r3, [pc, #100]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017ace:	681b      	ldr	r3, [r3, #0]
 8017ad0:	6912      	ldr	r2, [r2, #16]
 8017ad2:	615a      	str	r2, [r3, #20]
        _ux_system -> ux_system_cache_safe_memory_pool_start =    (UX_MEMORY_BLOCK *) int_memory_pool_start;
 8017ad4:	4b17      	ldr	r3, [pc, #92]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017ad6:	681b      	ldr	r3, [r3, #0]
 8017ad8:	6a3a      	ldr	r2, [r7, #32]
 8017ada:	60da      	str	r2, [r3, #12]
    
        /* Reset this memory block */
        _ux_utility_memory_set(_ux_system -> ux_system_cache_safe_memory_pool_start, 0, _ux_system -> ux_system_cache_safe_memory_pool_size); /* Use case of memset is verified. */
 8017adc:	4b15      	ldr	r3, [pc, #84]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017ade:	681b      	ldr	r3, [r3, #0]
 8017ae0:	68d8      	ldr	r0, [r3, #12]
 8017ae2:	4b14      	ldr	r3, [pc, #80]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017ae4:	681b      	ldr	r3, [r3, #0]
 8017ae6:	691b      	ldr	r3, [r3, #16]
 8017ae8:	001a      	movs	r2, r3
 8017aea:	2100      	movs	r1, #0
 8017aec:	f000 fba8 	bl	8018240 <_ux_utility_memory_set>
    
        /* Build the first free memory block */
        memory_block =                             _ux_system -> ux_system_cache_safe_memory_pool_start;
 8017af0:	4b10      	ldr	r3, [pc, #64]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017af2:	681b      	ldr	r3, [r3, #0]
 8017af4:	68db      	ldr	r3, [r3, #12]
 8017af6:	61bb      	str	r3, [r7, #24]
        memory_block -> ux_memory_block_size =     _ux_system -> ux_system_cache_safe_memory_pool_size - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8017af8:	4b0e      	ldr	r3, [pc, #56]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017afa:	681b      	ldr	r3, [r3, #0]
 8017afc:	691b      	ldr	r3, [r3, #16]
 8017afe:	3b10      	subs	r3, #16
 8017b00:	001a      	movs	r2, r3
 8017b02:	69bb      	ldr	r3, [r7, #24]
 8017b04:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_status =   UX_MEMORY_UNUSED;
 8017b06:	69bb      	ldr	r3, [r7, #24]
 8017b08:	2200      	movs	r2, #0
 8017b0a:	605a      	str	r2, [r3, #4]
#endif

#if !defined(UX_STANDALONE)

    /* Create the Mutex object used by USBX to control critical sections.  */
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
 8017b0c:	4b09      	ldr	r3, [pc, #36]	@ (8017b34 <_ux_system_initialize+0x15c>)
 8017b0e:	681b      	ldr	r3, [r3, #0]
 8017b10:	331c      	adds	r3, #28
 8017b12:	4a0a      	ldr	r2, [pc, #40]	@ (8017b3c <_ux_system_initialize+0x164>)
 8017b14:	0011      	movs	r1, r2
 8017b16:	0018      	movs	r0, r3
 8017b18:	f000 fbae 	bl	8018278 <_ux_utility_mutex_create>
 8017b1c:	0003      	movs	r3, r0
 8017b1e:	617b      	str	r3, [r7, #20]
    if(status != UX_SUCCESS)
 8017b20:	697b      	ldr	r3, [r7, #20]
 8017b22:	2b00      	cmp	r3, #0
 8017b24:	d001      	beq.n	8017b2a <_ux_system_initialize+0x152>
        return(UX_MUTEX_ERROR);
 8017b26:	2317      	movs	r3, #23
 8017b28:	e000      	b.n	8017b2c <_ux_system_initialize+0x154>
#endif

    return(UX_SUCCESS);
 8017b2a:	2300      	movs	r3, #0
}
 8017b2c:	0018      	movs	r0, r3
 8017b2e:	46bd      	mov	sp, r7
 8017b30:	b00a      	add	sp, #40	@ 0x28
 8017b32:	bd80      	pop	{r7, pc}
 8017b34:	200118c8 	.word	0x200118c8
 8017b38:	200118cc 	.word	0x200118cc
 8017b3c:	0801ee28 	.word	0x0801ee28

08017b40 <_ux_utility_delay_ms>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_delay_ms(ULONG ms_wait)
{
 8017b40:	b580      	push	{r7, lr}
 8017b42:	b084      	sub	sp, #16
 8017b44:	af00      	add	r7, sp, #0
 8017b46:	6078      	str	r0, [r7, #4]
    while(_ux_utility_time_elapsed(ticks, _ux_utility_time_get()) <
            UX_MS_TO_TICK_NON_ZERO(ms_wait));
#else

    /* translate ms into ticks. */
    ticks = (ULONG)(ms_wait * UX_PERIODIC_RATE) / 1000;
 8017b48:	687b      	ldr	r3, [r7, #4]
 8017b4a:	2264      	movs	r2, #100	@ 0x64
 8017b4c:	4353      	muls	r3, r2
 8017b4e:	22fa      	movs	r2, #250	@ 0xfa
 8017b50:	0091      	lsls	r1, r2, #2
 8017b52:	0018      	movs	r0, r3
 8017b54:	f7ee fc76 	bl	8006444 <__udivsi3>
 8017b58:	0003      	movs	r3, r0
 8017b5a:	60fb      	str	r3, [r7, #12]
    
    /* For safety add 1 to ticks.  */
    ticks++;
 8017b5c:	68fb      	ldr	r3, [r7, #12]
 8017b5e:	3301      	adds	r3, #1
 8017b60:	60fb      	str	r3, [r7, #12]

    /* Call ThreadX sleep function.  */
    tx_thread_sleep(ticks);
 8017b62:	68fb      	ldr	r3, [r7, #12]
 8017b64:	0018      	movs	r0, r3
 8017b66:	f7fa fc01 	bl	801236c <_tx_thread_sleep>
#endif

    /* Return completion status.  */
    return;
 8017b6a:	46c0      	nop			@ (mov r8, r8)
}
 8017b6c:	46bd      	mov	sp, r7
 8017b6e:	b004      	add	sp, #16
 8017b70:	bd80      	pop	{r7, pc}

08017b72 <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 8017b72:	b580      	push	{r7, lr}
 8017b74:	b084      	sub	sp, #16
 8017b76:	af00      	add	r7, sp, #0
 8017b78:	60f8      	str	r0, [r7, #12]
 8017b7a:	60b9      	str	r1, [r7, #8]
 8017b7c:	607a      	str	r2, [r7, #4]
 8017b7e:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 8017b80:	e028      	b.n	8017bd4 <_ux_utility_descriptor_parse+0x62>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 8017b82:	68bb      	ldr	r3, [r7, #8]
 8017b84:	1c5a      	adds	r2, r3, #1
 8017b86:	60ba      	str	r2, [r7, #8]
 8017b88:	781b      	ldrb	r3, [r3, #0]
 8017b8a:	2b02      	cmp	r3, #2
 8017b8c:	d00c      	beq.n	8017ba8 <_ux_utility_descriptor_parse+0x36>
 8017b8e:	2b04      	cmp	r3, #4
 8017b90:	d115      	bne.n	8017bbe <_ux_utility_descriptor_parse+0x4c>

        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 8017b92:	68fb      	ldr	r3, [r7, #12]
 8017b94:	0018      	movs	r0, r3
 8017b96:	f000 f87d 	bl	8017c94 <_ux_utility_long_get>
 8017b9a:	0002      	movs	r2, r0
 8017b9c:	683b      	ldr	r3, [r7, #0]
 8017b9e:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 8017ba0:	68fb      	ldr	r3, [r7, #12]
 8017ba2:	3304      	adds	r3, #4
 8017ba4:	60fb      	str	r3, [r7, #12]
            break;                   
 8017ba6:	e012      	b.n	8017bce <_ux_utility_descriptor_parse+0x5c>

        case 2:

            *((ULONG *) descriptor) = (ULONG) _ux_utility_short_get(raw_descriptor);
 8017ba8:	68fb      	ldr	r3, [r7, #12]
 8017baa:	0018      	movs	r0, r3
 8017bac:	f000 fc1d 	bl	80183ea <_ux_utility_short_get>
 8017bb0:	0002      	movs	r2, r0
 8017bb2:	683b      	ldr	r3, [r7, #0]
 8017bb4:	601a      	str	r2, [r3, #0]
            raw_descriptor += 2;
 8017bb6:	68fb      	ldr	r3, [r7, #12]
 8017bb8:	3302      	adds	r3, #2
 8017bba:	60fb      	str	r3, [r7, #12]
            break;                   
 8017bbc:	e007      	b.n	8017bce <_ux_utility_descriptor_parse+0x5c>

        default:

            *((ULONG *) descriptor) =  (ULONG) *raw_descriptor;
 8017bbe:	68fb      	ldr	r3, [r7, #12]
 8017bc0:	781b      	ldrb	r3, [r3, #0]
 8017bc2:	001a      	movs	r2, r3
 8017bc4:	683b      	ldr	r3, [r7, #0]
 8017bc6:	601a      	str	r2, [r3, #0]
            raw_descriptor++;
 8017bc8:	68fb      	ldr	r3, [r7, #12]
 8017bca:	3301      	adds	r3, #1
 8017bcc:	60fb      	str	r3, [r7, #12]
        }

        /* Add the size of the component to the destination.  */
        descriptor +=  4;
 8017bce:	683b      	ldr	r3, [r7, #0]
 8017bd0:	3304      	adds	r3, #4
 8017bd2:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 8017bd4:	687b      	ldr	r3, [r7, #4]
 8017bd6:	1e5a      	subs	r2, r3, #1
 8017bd8:	607a      	str	r2, [r7, #4]
 8017bda:	2b00      	cmp	r3, #0
 8017bdc:	d1d1      	bne.n	8017b82 <_ux_utility_descriptor_parse+0x10>
    }

    /* Return to caller.  */
    return;
 8017bde:	46c0      	nop			@ (mov r8, r8)
}
 8017be0:	46bd      	mov	sp, r7
 8017be2:	b004      	add	sp, #16
 8017be4:	bd80      	pop	{r7, pc}

08017be6 <_ux_utility_event_flags_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_event_flags_create(UX_EVENT_FLAGS_GROUP*group_ptr, CHAR *name)
{
 8017be6:	b580      	push	{r7, lr}
 8017be8:	b084      	sub	sp, #16
 8017bea:	af00      	add	r7, sp, #0
 8017bec:	6078      	str	r0, [r7, #4]
 8017bee:	6039      	str	r1, [r7, #0]

UINT    status;

    /* Call ThreadX to create the event flags.  */
    status =  tx_event_flags_create(group_ptr, name);
 8017bf0:	6839      	ldr	r1, [r7, #0]
 8017bf2:	687b      	ldr	r3, [r7, #4]
 8017bf4:	2224      	movs	r2, #36	@ 0x24
 8017bf6:	0018      	movs	r0, r3
 8017bf8:	f7fb fbfc 	bl	80133f4 <_txe_event_flags_create>
 8017bfc:	0003      	movs	r3, r0
 8017bfe:	60fb      	str	r3, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8017c00:	68fb      	ldr	r3, [r7, #12]
 8017c02:	2b00      	cmp	r3, #0
 8017c04:	d004      	beq.n	8017c10 <_ux_utility_event_flags_create+0x2a>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_EVENT_ERROR);
 8017c06:	2218      	movs	r2, #24
 8017c08:	2108      	movs	r1, #8
 8017c0a:	2002      	movs	r0, #2
 8017c0c:	f7ff fec2 	bl	8017994 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_EVENT_ERROR, group_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 8017c10:	68fb      	ldr	r3, [r7, #12]
}
 8017c12:	0018      	movs	r0, r3
 8017c14:	46bd      	mov	sp, r7
 8017c16:	b004      	add	sp, #16
 8017c18:	bd80      	pop	{r7, pc}

08017c1a <_ux_utility_event_flags_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_event_flags_delete(UX_EVENT_FLAGS_GROUP*group_ptr)            
{
 8017c1a:	b580      	push	{r7, lr}
 8017c1c:	b084      	sub	sp, #16
 8017c1e:	af00      	add	r7, sp, #0
 8017c20:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX to delete the event flags.  */
    status =  tx_event_flags_delete(group_ptr);
 8017c22:	687b      	ldr	r3, [r7, #4]
 8017c24:	0018      	movs	r0, r3
 8017c26:	f7fb fc77 	bl	8013518 <_txe_event_flags_delete>
 8017c2a:	0003      	movs	r3, r0
 8017c2c:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 8017c2e:	68fb      	ldr	r3, [r7, #12]
}
 8017c30:	0018      	movs	r0, r3
 8017c32:	46bd      	mov	sp, r7
 8017c34:	b004      	add	sp, #16
 8017c36:	bd80      	pop	{r7, pc}

08017c38 <_ux_utility_event_flags_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_event_flags_get(UX_EVENT_FLAGS_GROUP*group_ptr, ULONG requested_flags, 
                                        UINT get_option, ULONG *actual_flags_ptr, ULONG wait_option)
{
 8017c38:	b590      	push	{r4, r7, lr}
 8017c3a:	b089      	sub	sp, #36	@ 0x24
 8017c3c:	af02      	add	r7, sp, #8
 8017c3e:	60f8      	str	r0, [r7, #12]
 8017c40:	60b9      	str	r1, [r7, #8]
 8017c42:	607a      	str	r2, [r7, #4]
 8017c44:	603b      	str	r3, [r7, #0]

UINT    status;
ULONG   local_actual_flags_ptr;

    /* Call ThreadX to get the event flags.  */
    status =  tx_event_flags_get(group_ptr, requested_flags, get_option, &local_actual_flags_ptr, wait_option);
 8017c46:	2310      	movs	r3, #16
 8017c48:	18fc      	adds	r4, r7, r3
 8017c4a:	687a      	ldr	r2, [r7, #4]
 8017c4c:	68b9      	ldr	r1, [r7, #8]
 8017c4e:	68f8      	ldr	r0, [r7, #12]
 8017c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017c52:	9300      	str	r3, [sp, #0]
 8017c54:	0023      	movs	r3, r4
 8017c56:	f7fb fc9d 	bl	8013594 <_txe_event_flags_get>
 8017c5a:	0003      	movs	r3, r0
 8017c5c:	617b      	str	r3, [r7, #20]

    /* Update the actual flags.  */
    *actual_flags_ptr = local_actual_flags_ptr;
 8017c5e:	693a      	ldr	r2, [r7, #16]
 8017c60:	683b      	ldr	r3, [r7, #0]
 8017c62:	601a      	str	r2, [r3, #0]
    
    /* Return completion status.  */
    return(status);
 8017c64:	697b      	ldr	r3, [r7, #20]
}
 8017c66:	0018      	movs	r0, r3
 8017c68:	46bd      	mov	sp, r7
 8017c6a:	b007      	add	sp, #28
 8017c6c:	bd90      	pop	{r4, r7, pc}

08017c6e <_ux_utility_event_flags_set>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_event_flags_set(UX_EVENT_FLAGS_GROUP*group_ptr, ULONG flags_to_set,
                                  UINT set_option)
{
 8017c6e:	b580      	push	{r7, lr}
 8017c70:	b086      	sub	sp, #24
 8017c72:	af00      	add	r7, sp, #0
 8017c74:	60f8      	str	r0, [r7, #12]
 8017c76:	60b9      	str	r1, [r7, #8]
 8017c78:	607a      	str	r2, [r7, #4]

UINT    status;

    /* Call ThreadX to set the event flags.  */
    status =  tx_event_flags_set(group_ptr, flags_to_set, set_option);
 8017c7a:	687a      	ldr	r2, [r7, #4]
 8017c7c:	68b9      	ldr	r1, [r7, #8]
 8017c7e:	68fb      	ldr	r3, [r7, #12]
 8017c80:	0018      	movs	r0, r3
 8017c82:	f7fb fcdf 	bl	8013644 <_txe_event_flags_set>
 8017c86:	0003      	movs	r3, r0
 8017c88:	617b      	str	r3, [r7, #20]

    /* Return completion status.  */
    return(status);
 8017c8a:	697b      	ldr	r3, [r7, #20]
}
 8017c8c:	0018      	movs	r0, r3
 8017c8e:	46bd      	mov	sp, r7
 8017c90:	b006      	add	sp, #24
 8017c92:	bd80      	pop	{r7, pc}

08017c94 <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 8017c94:	b580      	push	{r7, lr}
 8017c96:	b084      	sub	sp, #16
 8017c98:	af00      	add	r7, sp, #0
 8017c9a:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 8017c9c:	687b      	ldr	r3, [r7, #4]
 8017c9e:	1c5a      	adds	r2, r3, #1
 8017ca0:	607a      	str	r2, [r7, #4]
 8017ca2:	781b      	ldrb	r3, [r3, #0]
 8017ca4:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 8017ca6:	687b      	ldr	r3, [r7, #4]
 8017ca8:	1c5a      	adds	r2, r3, #1
 8017caa:	607a      	str	r2, [r7, #4]
 8017cac:	781b      	ldrb	r3, [r3, #0]
 8017cae:	021b      	lsls	r3, r3, #8
 8017cb0:	68fa      	ldr	r2, [r7, #12]
 8017cb2:	4313      	orrs	r3, r2
 8017cb4:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 8017cb6:	687b      	ldr	r3, [r7, #4]
 8017cb8:	1c5a      	adds	r2, r3, #1
 8017cba:	607a      	str	r2, [r7, #4]
 8017cbc:	781b      	ldrb	r3, [r3, #0]
 8017cbe:	041b      	lsls	r3, r3, #16
 8017cc0:	68fa      	ldr	r2, [r7, #12]
 8017cc2:	4313      	orrs	r3, r2
 8017cc4:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 8017cc6:	687b      	ldr	r3, [r7, #4]
 8017cc8:	781b      	ldrb	r3, [r3, #0]
 8017cca:	061b      	lsls	r3, r3, #24
 8017ccc:	68fa      	ldr	r2, [r7, #12]
 8017cce:	4313      	orrs	r3, r2
 8017cd0:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 8017cd2:	68fb      	ldr	r3, [r7, #12]
}
 8017cd4:	0018      	movs	r0, r3
 8017cd6:	46bd      	mov	sp, r7
 8017cd8:	b004      	add	sp, #16
 8017cda:	bd80      	pop	{r7, pc}

08017cdc <_ux_utility_long_get_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get_big_endian(UCHAR * address)
{
 8017cdc:	b580      	push	{r7, lr}
 8017cde:	b084      	sub	sp, #16
 8017ce0:	af00      	add	r7, sp, #0
 8017ce2:	6078      	str	r0, [r7, #4]

ULONG  value;


    /* We read a byte at a time from the address.  */
    value =  (ULONG) ((*address++) << 24);
 8017ce4:	687b      	ldr	r3, [r7, #4]
 8017ce6:	1c5a      	adds	r2, r3, #1
 8017ce8:	607a      	str	r2, [r7, #4]
 8017cea:	781b      	ldrb	r3, [r3, #0]
 8017cec:	061b      	lsls	r3, r3, #24
 8017cee:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG) ((*address++) << 16);
 8017cf0:	687b      	ldr	r3, [r7, #4]
 8017cf2:	1c5a      	adds	r2, r3, #1
 8017cf4:	607a      	str	r2, [r7, #4]
 8017cf6:	781b      	ldrb	r3, [r3, #0]
 8017cf8:	041b      	lsls	r3, r3, #16
 8017cfa:	68fa      	ldr	r2, [r7, #12]
 8017cfc:	4313      	orrs	r3, r2
 8017cfe:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG) ((*address++) << 8);
 8017d00:	687b      	ldr	r3, [r7, #4]
 8017d02:	1c5a      	adds	r2, r3, #1
 8017d04:	607a      	str	r2, [r7, #4]
 8017d06:	781b      	ldrb	r3, [r3, #0]
 8017d08:	021b      	lsls	r3, r3, #8
 8017d0a:	68fa      	ldr	r2, [r7, #12]
 8017d0c:	4313      	orrs	r3, r2
 8017d0e:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG) *address;
 8017d10:	687b      	ldr	r3, [r7, #4]
 8017d12:	781b      	ldrb	r3, [r3, #0]
 8017d14:	001a      	movs	r2, r3
 8017d16:	68fb      	ldr	r3, [r7, #12]
 8017d18:	4313      	orrs	r3, r2
 8017d1a:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 8017d1c:	68fb      	ldr	r3, [r7, #12]
}
 8017d1e:	0018      	movs	r0, r3
 8017d20:	46bd      	mov	sp, r7
 8017d22:	b004      	add	sp, #16
 8017d24:	bd80      	pop	{r7, pc}

08017d26 <_ux_utility_long_put>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_long_put(UCHAR * address, ULONG value)
{
 8017d26:	b580      	push	{r7, lr}
 8017d28:	b082      	sub	sp, #8
 8017d2a:	af00      	add	r7, sp, #0
 8017d2c:	6078      	str	r0, [r7, #4]
 8017d2e:	6039      	str	r1, [r7, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 8017d30:	687b      	ldr	r3, [r7, #4]
 8017d32:	1c5a      	adds	r2, r3, #1
 8017d34:	607a      	str	r2, [r7, #4]
 8017d36:	683a      	ldr	r2, [r7, #0]
 8017d38:	b2d2      	uxtb	r2, r2
 8017d3a:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 8017d3c:	683b      	ldr	r3, [r7, #0]
 8017d3e:	0a19      	lsrs	r1, r3, #8
 8017d40:	687b      	ldr	r3, [r7, #4]
 8017d42:	1c5a      	adds	r2, r3, #1
 8017d44:	607a      	str	r2, [r7, #4]
 8017d46:	b2ca      	uxtb	r2, r1
 8017d48:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 8017d4a:	683b      	ldr	r3, [r7, #0]
 8017d4c:	0c19      	lsrs	r1, r3, #16
 8017d4e:	687b      	ldr	r3, [r7, #4]
 8017d50:	1c5a      	adds	r2, r3, #1
 8017d52:	607a      	str	r2, [r7, #4]
 8017d54:	b2ca      	uxtb	r2, r1
 8017d56:	701a      	strb	r2, [r3, #0]
    *address =    (UCHAR) ((value >> 24) & 0xff);
 8017d58:	683b      	ldr	r3, [r7, #0]
 8017d5a:	0e1b      	lsrs	r3, r3, #24
 8017d5c:	b2da      	uxtb	r2, r3
 8017d5e:	687b      	ldr	r3, [r7, #4]
 8017d60:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 8017d62:	46c0      	nop			@ (mov r8, r8)
}
 8017d64:	46bd      	mov	sp, r7
 8017d66:	b002      	add	sp, #8
 8017d68:	bd80      	pop	{r7, pc}

08017d6a <_ux_utility_long_put_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_long_put_big_endian(UCHAR * address, ULONG value)
{
 8017d6a:	b580      	push	{r7, lr}
 8017d6c:	b084      	sub	sp, #16
 8017d6e:	af00      	add	r7, sp, #0
 8017d70:	6078      	str	r0, [r7, #4]
 8017d72:	6039      	str	r1, [r7, #0]

ULONG   low_word_value;
ULONG   high_word_value;

    /* First we swap the value words.  */
    low_word_value =  value >> 16;
 8017d74:	683b      	ldr	r3, [r7, #0]
 8017d76:	0c1b      	lsrs	r3, r3, #16
 8017d78:	60fb      	str	r3, [r7, #12]
    high_word_value =  value << 16;
 8017d7a:	683b      	ldr	r3, [r7, #0]
 8017d7c:	041b      	lsls	r3, r3, #16
 8017d7e:	60bb      	str	r3, [r7, #8]
    value =  high_word_value | low_word_value;
 8017d80:	68ba      	ldr	r2, [r7, #8]
 8017d82:	68fb      	ldr	r3, [r7, #12]
 8017d84:	4313      	orrs	r3, r2
 8017d86:	603b      	str	r3, [r7, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 8017d88:	683b      	ldr	r3, [r7, #0]
 8017d8a:	0a19      	lsrs	r1, r3, #8
 8017d8c:	687b      	ldr	r3, [r7, #4]
 8017d8e:	1c5a      	adds	r2, r3, #1
 8017d90:	607a      	str	r2, [r7, #4]
 8017d92:	b2ca      	uxtb	r2, r1
 8017d94:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) (value & 0xff);
 8017d96:	687b      	ldr	r3, [r7, #4]
 8017d98:	1c5a      	adds	r2, r3, #1
 8017d9a:	607a      	str	r2, [r7, #4]
 8017d9c:	683a      	ldr	r2, [r7, #0]
 8017d9e:	b2d2      	uxtb	r2, r2
 8017da0:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 24 ) & 0xff);
 8017da2:	683b      	ldr	r3, [r7, #0]
 8017da4:	0e19      	lsrs	r1, r3, #24
 8017da6:	687b      	ldr	r3, [r7, #4]
 8017da8:	1c5a      	adds	r2, r3, #1
 8017daa:	607a      	str	r2, [r7, #4]
 8017dac:	b2ca      	uxtb	r2, r1
 8017dae:	701a      	strb	r2, [r3, #0]
    *address   =  (UCHAR) ((value >> 16) & 0xff);
 8017db0:	683b      	ldr	r3, [r7, #0]
 8017db2:	0c1b      	lsrs	r3, r3, #16
 8017db4:	b2da      	uxtb	r2, r3
 8017db6:	687b      	ldr	r3, [r7, #4]
 8017db8:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 8017dba:	46c0      	nop			@ (mov r8, r8)
}
 8017dbc:	46bd      	mov	sp, r7
 8017dbe:	b004      	add	sp, #16
 8017dc0:	bd80      	pop	{r7, pc}
	...

08017dc4 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 8017dc4:	b580      	push	{r7, lr}
 8017dc6:	b08c      	sub	sp, #48	@ 0x30
 8017dc8:	af00      	add	r7, sp, #0
 8017dca:	60f8      	str	r0, [r7, #12]
 8017dcc:	60b9      	str	r1, [r7, #8]
 8017dce:	607a      	str	r2, [r7, #4]
UCHAR               *memory_buffer;
ALIGN_TYPE          int_memory_buffer;


    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 8017dd0:	4b7f      	ldr	r3, [pc, #508]	@ (8017fd0 <_ux_utility_memory_allocate+0x20c>)
 8017dd2:	681b      	ldr	r3, [r3, #0]
 8017dd4:	331c      	adds	r3, #28
 8017dd6:	0018      	movs	r0, r3
 8017dd8:	f000 fa75 	bl	80182c6 <_ux_utility_mutex_on>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 8017ddc:	68fb      	ldr	r3, [r7, #12]
 8017dde:	3301      	adds	r3, #1
 8017de0:	d101      	bne.n	8017de6 <_ux_utility_memory_allocate+0x22>
        memory_alignment = UX_NO_ALIGN;
 8017de2:	2300      	movs	r3, #0
 8017de4:	60fb      	str	r3, [r7, #12]
    
#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 8017de6:	68fb      	ldr	r3, [r7, #12]
 8017de8:	2b0e      	cmp	r3, #14
 8017dea:	d801      	bhi.n	8017df0 <_ux_utility_memory_allocate+0x2c>
        memory_alignment =  UX_ALIGN_MIN;
 8017dec:	230f      	movs	r3, #15
 8017dee:	60fb      	str	r3, [r7, #12]

    /* Adjust the memory alignment since our macros are one minus the desired alignment.
       Also determine the amount of extra memory we need for the alignment, which is one
       minus the actual alignment.  */
    memory_for_alignment =  memory_alignment;
 8017df0:	68fb      	ldr	r3, [r7, #12]
 8017df2:	627b      	str	r3, [r7, #36]	@ 0x24
    memory_alignment++;
 8017df4:	68fb      	ldr	r3, [r7, #12]
 8017df6:	3301      	adds	r3, #1
 8017df8:	60fb      	str	r3, [r7, #12]
       now is that the memory block might not be a size that is a multiple of 16, so we need
       to add the amount of memory required such that the memory buffer after the block has 
       the correct alignment. For example, if the memory block has a size of 24, then we need
       to make sure it is placed on an 8-byte alignment that is after a 16-byte alignment so
       that the memory right after the memory block is 16-byte aligned (8 + 24 = 32).  */
    memory_size_requested =  (memory_size_requested +    UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 8017dfa:	687b      	ldr	r3, [r7, #4]
 8017dfc:	330f      	adds	r3, #15
 8017dfe:	220f      	movs	r2, #15
 8017e00:	4393      	bics	r3, r2
 8017e02:	607b      	str	r3, [r7, #4]
    /* Try to find the best block for this memory by requesting the maximum amount of
       memory we'll need which is calculated as follows: the amount memory requested by
       the caller plus the maximum amount of memory wasted due to alignment plus 2 memory
       blocks structs - one for the new memory block we'll create for the user block and one
       that we might create if there is extra memory after doing the alignment.  */
    memory_block =  _ux_utility_memory_free_block_best_get(memory_cache_flag, memory_size_requested + memory_for_alignment + (ULONG)sizeof(UX_MEMORY_BLOCK));
 8017e04:	687a      	ldr	r2, [r7, #4]
 8017e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017e08:	18d3      	adds	r3, r2, r3
 8017e0a:	3310      	adds	r3, #16
 8017e0c:	001a      	movs	r2, r3
 8017e0e:	68bb      	ldr	r3, [r7, #8]
 8017e10:	0011      	movs	r1, r2
 8017e12:	0018      	movs	r0, r3
 8017e14:	f000 f9d4 	bl	80181c0 <_ux_utility_memory_free_block_best_get>
 8017e18:	0003      	movs	r3, r0
 8017e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* If the block returned is NULL, there is no free memory in the pool
       for that size. */
    if (memory_block == UX_NULL)
 8017e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e1e:	2b00      	cmp	r3, #0
 8017e20:	d10c      	bne.n	8017e3c <_ux_utility_memory_allocate+0x78>
    {

        /* Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 8017e22:	4b6b      	ldr	r3, [pc, #428]	@ (8017fd0 <_ux_utility_memory_allocate+0x20c>)
 8017e24:	681b      	ldr	r3, [r3, #0]
 8017e26:	331c      	adds	r3, #28
 8017e28:	0018      	movs	r0, r3
 8017e2a:	f000 fa40 	bl	80182ae <_ux_utility_mutex_off>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, memory_size_requested, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 8017e2e:	2212      	movs	r2, #18
 8017e30:	2108      	movs	r1, #8
 8017e32:	2002      	movs	r0, #2
 8017e34:	f7ff fdae 	bl	8017994 <_ux_system_error_handler>

        /* Return NULL to indicate no block was found.  */
        return(UX_NULL);
 8017e38:	2300      	movs	r3, #0
 8017e3a:	e0c5      	b.n	8017fc8 <_ux_utility_memory_allocate+0x204>
    }

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 8017e3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e3e:	3310      	adds	r3, #16
 8017e40:	623b      	str	r3, [r7, #32]

    /* Are we already aligned?  */
    if ((int_memory_buffer & (memory_alignment - 1)) == 0)
 8017e42:	68fb      	ldr	r3, [r7, #12]
 8017e44:	3b01      	subs	r3, #1
 8017e46:	6a3a      	ldr	r2, [r7, #32]
 8017e48:	4013      	ands	r3, r2
 8017e4a:	d127      	bne.n	8017e9c <_ux_utility_memory_allocate+0xd8>
    {

        /* Setup the new memory block.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 8017e4c:	687b      	ldr	r3, [r7, #4]
 8017e4e:	3310      	adds	r3, #16
 8017e50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017e52:	18d3      	adds	r3, r2, r3
 8017e54:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 8017e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e58:	689a      	ldr	r2, [r3, #8]
 8017e5a:	69fb      	ldr	r3, [r7, #28]
 8017e5c:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 8017e5e:	69fb      	ldr	r3, [r7, #28]
 8017e60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017e62:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size - memory_size_requested - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8017e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e66:	681a      	ldr	r2, [r3, #0]
 8017e68:	687b      	ldr	r3, [r7, #4]
 8017e6a:	1ad3      	subs	r3, r2, r3
 8017e6c:	3b10      	subs	r3, #16
 8017e6e:	001a      	movs	r2, r3
 8017e70:	69fb      	ldr	r3, [r7, #28]
 8017e72:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 8017e74:	69fb      	ldr	r3, [r7, #28]
 8017e76:	2200      	movs	r2, #0
 8017e78:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        memory_block -> ux_memory_block_size =  memory_size_requested;
 8017e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e7c:	687a      	ldr	r2, [r7, #4]
 8017e7e:	601a      	str	r2, [r3, #0]
        memory_block -> ux_memory_block_next =  new_memory_block;
 8017e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e82:	69fa      	ldr	r2, [r7, #28]
 8017e84:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 8017e86:	68bb      	ldr	r3, [r7, #8]
 8017e88:	2280      	movs	r2, #128	@ 0x80
 8017e8a:	0612      	lsls	r2, r2, #24
 8017e8c:	431a      	orrs	r2, r3
 8017e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e90:	605a      	str	r2, [r3, #4]

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8017e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e94:	681b      	ldr	r3, [r3, #0]
 8017e96:	3310      	adds	r3, #16
 8017e98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8017e9a:	e05f      	b.n	8017f5c <_ux_utility_memory_allocate+0x198>
    {

        /* Align the buffer. The first thing we do is increment by the size of a
           memory block because we have to make sure we have enough memory for at
           least that.  */
        int_memory_buffer +=  (ULONG)sizeof(UX_MEMORY_BLOCK);
 8017e9c:	6a3b      	ldr	r3, [r7, #32]
 8017e9e:	3310      	adds	r3, #16
 8017ea0:	623b      	str	r3, [r7, #32]
        int_memory_buffer +=  memory_alignment - 1;
 8017ea2:	68fa      	ldr	r2, [r7, #12]
 8017ea4:	6a3b      	ldr	r3, [r7, #32]
 8017ea6:	18d3      	adds	r3, r2, r3
 8017ea8:	3b01      	subs	r3, #1
 8017eaa:	623b      	str	r3, [r7, #32]
        int_memory_buffer &=  ~(((ALIGN_TYPE) memory_alignment) - 1);
 8017eac:	68fb      	ldr	r3, [r7, #12]
 8017eae:	425a      	negs	r2, r3
 8017eb0:	6a3b      	ldr	r3, [r7, #32]
 8017eb2:	4013      	ands	r3, r2
 8017eb4:	623b      	str	r3, [r7, #32]

        /* Setup the new memory block. Note that its size is updated again later.  */
        new_memory_block =  (UX_MEMORY_BLOCK *) (int_memory_buffer - (ULONG)sizeof(UX_MEMORY_BLOCK));
 8017eb6:	6a3b      	ldr	r3, [r7, #32]
 8017eb8:	3b10      	subs	r3, #16
 8017eba:	61fb      	str	r3, [r7, #28]
        new_memory_block -> ux_memory_block_previous =  memory_block;
 8017ebc:	69fb      	ldr	r3, [r7, #28]
 8017ebe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017ec0:	60da      	str	r2, [r3, #12]
        new_memory_block -> ux_memory_block_next =  memory_block -> ux_memory_block_next;
 8017ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ec4:	689a      	ldr	r2, [r3, #8]
 8017ec6:	69fb      	ldr	r3, [r7, #28]
 8017ec8:	609a      	str	r2, [r3, #8]
        new_memory_block -> ux_memory_block_size =  memory_block -> ux_memory_block_size;
 8017eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ecc:	681a      	ldr	r2, [r3, #0]
 8017ece:	69fb      	ldr	r3, [r7, #28]
 8017ed0:	601a      	str	r2, [r3, #0]
        new_memory_block -> ux_memory_block_status =  UX_MEMORY_USED | memory_cache_flag;
 8017ed2:	68bb      	ldr	r3, [r7, #8]
 8017ed4:	2280      	movs	r2, #128	@ 0x80
 8017ed6:	0612      	lsls	r2, r2, #24
 8017ed8:	431a      	orrs	r2, r3
 8017eda:	69fb      	ldr	r3, [r7, #28]
 8017edc:	605a      	str	r2, [r3, #4]

        /* Update the current memory block.  */
        int_memory_buffer =  (ALIGN_TYPE) ((UCHAR *) memory_block + sizeof(UX_MEMORY_BLOCK));
 8017ede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ee0:	3310      	adds	r3, #16
 8017ee2:	623b      	str	r3, [r7, #32]
        memory_block -> ux_memory_block_next =  new_memory_block;
 8017ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ee6:	69fa      	ldr	r2, [r7, #28]
 8017ee8:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size =  (ULONG) ((ALIGN_TYPE) new_memory_block - int_memory_buffer);
 8017eea:	69fa      	ldr	r2, [r7, #28]
 8017eec:	6a3b      	ldr	r3, [r7, #32]
 8017eee:	1ad2      	subs	r2, r2, r3
 8017ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ef2:	601a      	str	r2, [r3, #0]

        /* Update the new memory block's size.  */
        new_memory_block -> ux_memory_block_size -=  (memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK));
 8017ef4:	69fb      	ldr	r3, [r7, #28]
 8017ef6:	681a      	ldr	r2, [r3, #0]
 8017ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017efa:	681b      	ldr	r3, [r3, #0]
 8017efc:	1ad3      	subs	r3, r2, r3
 8017efe:	3b10      	subs	r3, #16
 8017f00:	001a      	movs	r2, r3
 8017f02:	69fb      	ldr	r3, [r7, #28]
 8017f04:	601a      	str	r2, [r3, #0]

        /* Calculate how much memory is leftover in the new memory block after doing
           the alignment.  */
        leftover =  new_memory_block -> ux_memory_block_size - memory_size_requested;
 8017f06:	69fb      	ldr	r3, [r7, #28]
 8017f08:	681a      	ldr	r2, [r3, #0]
 8017f0a:	687b      	ldr	r3, [r7, #4]
 8017f0c:	1ad3      	subs	r3, r2, r3
 8017f0e:	61bb      	str	r3, [r7, #24]

        /* Can we fit another block after the new block? */
        if (leftover > sizeof(UX_MEMORY_BLOCK))
 8017f10:	69bb      	ldr	r3, [r7, #24]
 8017f12:	2b10      	cmp	r3, #16
 8017f14:	d91c      	bls.n	8017f50 <_ux_utility_memory_allocate+0x18c>
        {

            /* Setup the leftover memory block.  */
            leftover_memory_block = (UX_MEMORY_BLOCK *) ((ALIGN_TYPE) new_memory_block + sizeof(UX_MEMORY_BLOCK) + memory_size_requested);
 8017f16:	69fa      	ldr	r2, [r7, #28]
 8017f18:	687b      	ldr	r3, [r7, #4]
 8017f1a:	18d3      	adds	r3, r2, r3
 8017f1c:	3310      	adds	r3, #16
 8017f1e:	617b      	str	r3, [r7, #20]
            leftover_memory_block -> ux_memory_block_next =  new_memory_block -> ux_memory_block_next;
 8017f20:	69fb      	ldr	r3, [r7, #28]
 8017f22:	689a      	ldr	r2, [r3, #8]
 8017f24:	697b      	ldr	r3, [r7, #20]
 8017f26:	609a      	str	r2, [r3, #8]
            leftover_memory_block -> ux_memory_block_previous =  new_memory_block;
 8017f28:	697b      	ldr	r3, [r7, #20]
 8017f2a:	69fa      	ldr	r2, [r7, #28]
 8017f2c:	60da      	str	r2, [r3, #12]
            leftover_memory_block -> ux_memory_block_size =  leftover - (ULONG)sizeof(UX_MEMORY_BLOCK);
 8017f2e:	69bb      	ldr	r3, [r7, #24]
 8017f30:	3b10      	subs	r3, #16
 8017f32:	001a      	movs	r2, r3
 8017f34:	697b      	ldr	r3, [r7, #20]
 8017f36:	601a      	str	r2, [r3, #0]
            leftover_memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 8017f38:	697b      	ldr	r3, [r7, #20]
 8017f3a:	2200      	movs	r2, #0
 8017f3c:	605a      	str	r2, [r3, #4]

            new_memory_block -> ux_memory_block_next =  leftover_memory_block;
 8017f3e:	69fb      	ldr	r3, [r7, #28]
 8017f40:	697a      	ldr	r2, [r7, #20]
 8017f42:	609a      	str	r2, [r3, #8]
            new_memory_block -> ux_memory_block_size -=  leftover;
 8017f44:	69fb      	ldr	r3, [r7, #28]
 8017f46:	681a      	ldr	r2, [r3, #0]
 8017f48:	69bb      	ldr	r3, [r7, #24]
 8017f4a:	1ad2      	subs	r2, r2, r3
 8017f4c:	69fb      	ldr	r3, [r7, #28]
 8017f4e:	601a      	str	r2, [r3, #0]
        }

        /* Declare how much memory we removed from the pool.  */
        memory_removed_from_pool =  new_memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8017f50:	69fb      	ldr	r3, [r7, #28]
 8017f52:	681b      	ldr	r3, [r3, #0]
 8017f54:	3310      	adds	r3, #16
 8017f56:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* The new memory block is the one we give to the user.  */
        memory_block =  new_memory_block;
 8017f58:	69fb      	ldr	r3, [r7, #28]
 8017f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* The memory to be returned is after the block header.  */
    memory_buffer =  ((UCHAR *) memory_block) + sizeof(UX_MEMORY_BLOCK);
 8017f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017f5e:	3310      	adds	r3, #16
 8017f60:	613b      	str	r3, [r7, #16]

    /* Clear the memory block.  */
    _ux_utility_memory_set(memory_buffer, 0, memory_size_requested); /* Use case of memset is verified. */
 8017f62:	687a      	ldr	r2, [r7, #4]
 8017f64:	693b      	ldr	r3, [r7, #16]
 8017f66:	2100      	movs	r1, #0
 8017f68:	0018      	movs	r0, r3
 8017f6a:	f000 f969 	bl	8018240 <_ux_utility_memory_set>

    /* Update the memory free in the pool.  */
    if (_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 8017f6e:	4b18      	ldr	r3, [pc, #96]	@ (8017fd0 <_ux_utility_memory_allocate+0x20c>)
 8017f70:	681b      	ldr	r3, [r3, #0]
 8017f72:	68da      	ldr	r2, [r3, #12]
 8017f74:	4b16      	ldr	r3, [pc, #88]	@ (8017fd0 <_ux_utility_memory_allocate+0x20c>)
 8017f76:	681b      	ldr	r3, [r3, #0]
 8017f78:	681b      	ldr	r3, [r3, #0]
 8017f7a:	429a      	cmp	r2, r3
 8017f7c:	d108      	bne.n	8017f90 <_ux_utility_memory_allocate+0x1cc>
    {

        /* There is only one memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 8017f7e:	4b14      	ldr	r3, [pc, #80]	@ (8017fd0 <_ux_utility_memory_allocate+0x20c>)
 8017f80:	681b      	ldr	r3, [r3, #0]
 8017f82:	6899      	ldr	r1, [r3, #8]
 8017f84:	4b12      	ldr	r3, [pc, #72]	@ (8017fd0 <_ux_utility_memory_allocate+0x20c>)
 8017f86:	681b      	ldr	r3, [r3, #0]
 8017f88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017f8a:	1a8a      	subs	r2, r1, r2
 8017f8c:	609a      	str	r2, [r3, #8]
 8017f8e:	e014      	b.n	8017fba <_ux_utility_memory_allocate+0x1f6>
    }
    else
    {

       switch (memory_cache_flag)
 8017f90:	68bb      	ldr	r3, [r7, #8]
 8017f92:	2b01      	cmp	r3, #1
 8017f94:	d108      	bne.n	8017fa8 <_ux_utility_memory_allocate+0x1e4>
       {

            case UX_CACHE_SAFE_MEMORY:
                /* Update the amount of free memory in the cache safe memory pool.  */
                _ux_system -> ux_system_cache_safe_memory_pool_free -= memory_removed_from_pool;
 8017f96:	4b0e      	ldr	r3, [pc, #56]	@ (8017fd0 <_ux_utility_memory_allocate+0x20c>)
 8017f98:	681b      	ldr	r3, [r3, #0]
 8017f9a:	6959      	ldr	r1, [r3, #20]
 8017f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8017fd0 <_ux_utility_memory_allocate+0x20c>)
 8017f9e:	681b      	ldr	r3, [r3, #0]
 8017fa0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017fa2:	1a8a      	subs	r2, r1, r2
 8017fa4:	615a      	str	r2, [r3, #20]

            break;
 8017fa6:	e008      	b.n	8017fba <_ux_utility_memory_allocate+0x1f6>

            default:
                /* Update the amount of free memory in the regular memory pool.  */
                _ux_system -> ux_system_regular_memory_pool_free -= memory_removed_from_pool;
 8017fa8:	4b09      	ldr	r3, [pc, #36]	@ (8017fd0 <_ux_utility_memory_allocate+0x20c>)
 8017faa:	681b      	ldr	r3, [r3, #0]
 8017fac:	6899      	ldr	r1, [r3, #8]
 8017fae:	4b08      	ldr	r3, [pc, #32]	@ (8017fd0 <_ux_utility_memory_allocate+0x20c>)
 8017fb0:	681b      	ldr	r3, [r3, #0]
 8017fb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017fb4:	1a8a      	subs	r2, r1, r2
 8017fb6:	609a      	str	r2, [r3, #8]
            break;
 8017fb8:	46c0      	nop			@ (mov r8, r8)
        _ux_system -> ux_system_cache_safe_memory_pool_min_free = _ux_system -> ux_system_cache_safe_memory_pool_free;

#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 8017fba:	4b05      	ldr	r3, [pc, #20]	@ (8017fd0 <_ux_utility_memory_allocate+0x20c>)
 8017fbc:	681b      	ldr	r3, [r3, #0]
 8017fbe:	331c      	adds	r3, #28
 8017fc0:	0018      	movs	r0, r3
 8017fc2:	f000 f974 	bl	80182ae <_ux_utility_mutex_off>

    /* The memory block pointer contains a memory area properly
       aligned.  */
    return(memory_buffer);
 8017fc6:	693b      	ldr	r3, [r7, #16]
}                                
 8017fc8:	0018      	movs	r0, r3
 8017fca:	46bd      	mov	sp, r7
 8017fcc:	b00c      	add	sp, #48	@ 0x30
 8017fce:	bd80      	pop	{r7, pc}
 8017fd0:	200118c8 	.word	0x200118c8

08017fd4 <_ux_utility_memory_allocate_mulc_safe>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID* _ux_utility_memory_allocate_mulc_safe(ULONG align,ULONG cache,ULONG size_mul_v,ULONG size_mul_c)
{
 8017fd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8017fd6:	b085      	sub	sp, #20
 8017fd8:	af00      	add	r7, sp, #0
 8017fda:	60f8      	str	r0, [r7, #12]
 8017fdc:	60b9      	str	r1, [r7, #8]
 8017fde:	607a      	str	r2, [r7, #4]
 8017fe0:	603b      	str	r3, [r7, #0]
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 8017fe2:	683b      	ldr	r3, [r7, #0]
 8017fe4:	2b00      	cmp	r3, #0
 8017fe6:	d024      	beq.n	8018032 <_ux_utility_memory_allocate_mulc_safe+0x5e>
 8017fe8:	2000      	movs	r0, #0
 8017fea:	687b      	ldr	r3, [r7, #4]
 8017fec:	0c19      	lsrs	r1, r3, #16
 8017fee:	687b      	ldr	r3, [r7, #4]
 8017ff0:	1c1e      	adds	r6, r3, #0
 8017ff2:	683b      	ldr	r3, [r7, #0]
 8017ff4:	0c1b      	lsrs	r3, r3, #16
 8017ff6:	683a      	ldr	r2, [r7, #0]
 8017ff8:	1c15      	adds	r5, r2, #0
 8017ffa:	b28a      	uxth	r2, r1
 8017ffc:	2a00      	cmp	r2, #0
 8017ffe:	d105      	bne.n	801800c <_ux_utility_memory_allocate_mulc_safe+0x38>
 8018000:	b29a      	uxth	r2, r3
 8018002:	2a00      	cmp	r2, #0
 8018004:	d013      	beq.n	801802e <_ux_utility_memory_allocate_mulc_safe+0x5a>
 8018006:	1c19      	adds	r1, r3, #0
 8018008:	1c34      	adds	r4, r6, #0
 801800a:	e003      	b.n	8018014 <_ux_utility_memory_allocate_mulc_safe+0x40>
 801800c:	b29b      	uxth	r3, r3
 801800e:	2b00      	cmp	r3, #0
 8018010:	d10c      	bne.n	801802c <_ux_utility_memory_allocate_mulc_safe+0x58>
 8018012:	1c2c      	adds	r4, r5, #0
 8018014:	b2b3      	uxth	r3, r6
 8018016:	b2aa      	uxth	r2, r5
 8018018:	435a      	muls	r2, r3
 801801a:	b2a3      	uxth	r3, r4
 801801c:	b289      	uxth	r1, r1
 801801e:	434b      	muls	r3, r1
 8018020:	0c12      	lsrs	r2, r2, #16
 8018022:	189b      	adds	r3, r3, r2
 8018024:	141b      	asrs	r3, r3, #16
 8018026:	b29b      	uxth	r3, r3
 8018028:	2b00      	cmp	r3, #0
 801802a:	d000      	beq.n	801802e <_ux_utility_memory_allocate_mulc_safe+0x5a>
 801802c:	2001      	movs	r0, #1
 801802e:	1e03      	subs	r3, r0, #0
 8018030:	d109      	bne.n	8018046 <_ux_utility_memory_allocate_mulc_safe+0x72>
 8018032:	687b      	ldr	r3, [r7, #4]
 8018034:	683a      	ldr	r2, [r7, #0]
 8018036:	435a      	muls	r2, r3
 8018038:	68b9      	ldr	r1, [r7, #8]
 801803a:	68fb      	ldr	r3, [r7, #12]
 801803c:	0018      	movs	r0, r3
 801803e:	f7ff fec1 	bl	8017dc4 <_ux_utility_memory_allocate>
 8018042:	0003      	movs	r3, r0
 8018044:	e000      	b.n	8018048 <_ux_utility_memory_allocate_mulc_safe+0x74>
 8018046:	2300      	movs	r3, #0
}
 8018048:	0018      	movs	r0, r3
 801804a:	46bd      	mov	sp, r7
 801804c:	b005      	add	sp, #20
 801804e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018050 <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 8018050:	b580      	push	{r7, lr}
 8018052:	b086      	sub	sp, #24
 8018054:	af00      	add	r7, sp, #0
 8018056:	60f8      	str	r0, [r7, #12]
 8018058:	60b9      	str	r1, [r7, #8]
 801805a:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 801805c:	68bb      	ldr	r3, [r7, #8]
 801805e:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 8018060:	68fb      	ldr	r3, [r7, #12]
 8018062:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 8018064:	e007      	b.n	8018076 <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 8018066:	697a      	ldr	r2, [r7, #20]
 8018068:	1c53      	adds	r3, r2, #1
 801806a:	617b      	str	r3, [r7, #20]
 801806c:	693b      	ldr	r3, [r7, #16]
 801806e:	1c59      	adds	r1, r3, #1
 8018070:	6139      	str	r1, [r7, #16]
 8018072:	7812      	ldrb	r2, [r2, #0]
 8018074:	701a      	strb	r2, [r3, #0]
    while(length--)
 8018076:	687b      	ldr	r3, [r7, #4]
 8018078:	1e5a      	subs	r2, r3, #1
 801807a:	607a      	str	r2, [r7, #4]
 801807c:	2b00      	cmp	r3, #0
 801807e:	d1f2      	bne.n	8018066 <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 8018080:	46c0      	nop			@ (mov r8, r8)
}
 8018082:	46bd      	mov	sp, r7
 8018084:	b006      	add	sp, #24
 8018086:	bd80      	pop	{r7, pc}

08018088 <_ux_utility_memory_free>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 8018088:	b580      	push	{r7, lr}
 801808a:	b086      	sub	sp, #24
 801808c:	af00      	add	r7, sp, #0
 801808e:	6078      	str	r0, [r7, #4]
UCHAR               *regular_start, *regular_end;
UCHAR               *cache_safe_start, *cache_safe_end;
#endif

    /* Get the mutex as this is a critical section.  */
    _ux_system_mutex_on(&_ux_system -> ux_system_mutex);
 8018090:	4b49      	ldr	r3, [pc, #292]	@ (80181b8 <_ux_utility_memory_free+0x130>)
 8018092:	681b      	ldr	r3, [r3, #0]
 8018094:	331c      	adds	r3, #28
 8018096:	0018      	movs	r0, r3
 8018098:	f000 f915 	bl	80182c6 <_ux_utility_mutex_on>
    }
#endif

    /* The memory block for this memory pointer is located right before the
       memory.  */
    memory_block =  (UX_MEMORY_BLOCK *) (((UCHAR *) memory) - sizeof(UX_MEMORY_BLOCK));
 801809c:	687b      	ldr	r3, [r7, #4]
 801809e:	3b10      	subs	r3, #16
 80180a0:	617b      	str	r3, [r7, #20]
    
    /* Keep track of the memory returned to the pool.  */
    memory_size_returned = memory_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 80180a2:	697b      	ldr	r3, [r7, #20]
 80180a4:	681b      	ldr	r3, [r3, #0]
 80180a6:	3310      	adds	r3, #16
 80180a8:	60fb      	str	r3, [r7, #12]

    /* Check this memory block to see if it valid.  */
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 80180aa:	697b      	ldr	r3, [r7, #20]
 80180ac:	685a      	ldr	r2, [r3, #4]
 80180ae:	2380      	movs	r3, #128	@ 0x80
 80180b0:	061b      	lsls	r3, r3, #24
 80180b2:	429a      	cmp	r2, r3
 80180b4:	d010      	beq.n	80180d8 <_ux_utility_memory_free+0x50>
        memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_CACHE_SAFE_MEMORY))
 80180b6:	697b      	ldr	r3, [r7, #20]
 80180b8:	685b      	ldr	r3, [r3, #4]
    if (memory_block -> ux_memory_block_status != (UX_MEMORY_USED | UX_REGULAR_MEMORY) &&
 80180ba:	4a40      	ldr	r2, [pc, #256]	@ (80181bc <_ux_utility_memory_free+0x134>)
 80180bc:	4293      	cmp	r3, r2
 80180be:	d00b      	beq.n	80180d8 <_ux_utility_memory_free+0x50>
    {

        /* Not valid. Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 80180c0:	4b3d      	ldr	r3, [pc, #244]	@ (80181b8 <_ux_utility_memory_free+0x130>)
 80180c2:	681b      	ldr	r3, [r3, #0]
 80180c4:	331c      	adds	r3, #28
 80180c6:	0018      	movs	r0, r3
 80180c8:	f000 f8f1 	bl	80182ae <_ux_utility_mutex_off>

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);
 80180cc:	2219      	movs	r2, #25
 80180ce:	2108      	movs	r1, #8
 80180d0:	2002      	movs	r0, #2
 80180d2:	f7ff fc5f 	bl	8017994 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_CORRUPTED, memory, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return to caller.  */
        return;
 80180d6:	e06c      	b.n	80181b2 <_ux_utility_memory_free+0x12a>
        _ux_system -> ux_system_cache_safe_memory_pool_alloc_total -= memory_block -> ux_memory_block_size;
    }
#endif

    /* We mark this memory block as being unused.  */
    memory_block -> ux_memory_block_status =  UX_MEMORY_UNUSED;
 80180d8:	697b      	ldr	r3, [r7, #20]
 80180da:	2200      	movs	r2, #0
 80180dc:	605a      	str	r2, [r3, #4]
    
    /* Now we must concatenate as many free blocks as possible,
       that include the blocks before and the blocks after the current
       block.  Scan memory backwards.  */

     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 80180de:	e007      	b.n	80180f0 <_ux_utility_memory_free+0x68>
     {

        /* Check if the block is free.  */            
        if (memory_block -> ux_memory_block_previous -> ux_memory_block_status == UX_MEMORY_UNUSED)
 80180e0:	697b      	ldr	r3, [r7, #20]
 80180e2:	68db      	ldr	r3, [r3, #12]
 80180e4:	685b      	ldr	r3, [r3, #4]
 80180e6:	2b00      	cmp	r3, #0
 80180e8:	d107      	bne.n	80180fa <_ux_utility_memory_free+0x72>

            /* The memory block before is free. This will be our starting point to 
               concatenate memory.  */
            memory_block =  memory_block -> ux_memory_block_previous;
 80180ea:	697b      	ldr	r3, [r7, #20]
 80180ec:	68db      	ldr	r3, [r3, #12]
 80180ee:	617b      	str	r3, [r7, #20]
     while (memory_block -> ux_memory_block_previous !=UX_NULL)
 80180f0:	697b      	ldr	r3, [r7, #20]
 80180f2:	68db      	ldr	r3, [r3, #12]
 80180f4:	2b00      	cmp	r3, #0
 80180f6:	d1f3      	bne.n	80180e0 <_ux_utility_memory_free+0x58>
 80180f8:	e000      	b.n	80180fc <_ux_utility_memory_free+0x74>

        else

            /* The previous memory block is not free.  */
            break;
 80180fa:	46c0      	nop			@ (mov r8, r8)
    }

    /* The pointer to the memory block is now our first free block. We use this 
       starting address to concatenate all the contiguous memory block.  */
    next_block =  memory_block -> ux_memory_block_next;
 80180fc:	697b      	ldr	r3, [r7, #20]
 80180fe:	689b      	ldr	r3, [r3, #8]
 8018100:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 8018102:	e01a      	b.n	801813a <_ux_utility_memory_free+0xb2>
    {

        /* Determine if the memory block is used.  */
        if (next_block -> ux_memory_block_status != UX_MEMORY_UNUSED)
 8018104:	693b      	ldr	r3, [r7, #16]
 8018106:	685b      	ldr	r3, [r3, #4]
 8018108:	2b00      	cmp	r3, #0
 801810a:	d006      	beq.n	801811a <_ux_utility_memory_free+0x92>
        {

            /* Yes, move to next block.  */
            memory_block -> ux_memory_block_next =  next_block;
 801810c:	697b      	ldr	r3, [r7, #20]
 801810e:	693a      	ldr	r2, [r7, #16]
 8018110:	609a      	str	r2, [r3, #8]
            next_block -> ux_memory_block_previous =  memory_block;
 8018112:	693b      	ldr	r3, [r7, #16]
 8018114:	697a      	ldr	r2, [r7, #20]
 8018116:	60da      	str	r2, [r3, #12]
            break;
 8018118:	e012      	b.n	8018140 <_ux_utility_memory_free+0xb8>
        }

        memory_block -> ux_memory_block_next =  next_block -> ux_memory_block_next;
 801811a:	693b      	ldr	r3, [r7, #16]
 801811c:	689a      	ldr	r2, [r3, #8]
 801811e:	697b      	ldr	r3, [r7, #20]
 8018120:	609a      	str	r2, [r3, #8]
        memory_block -> ux_memory_block_size +=  next_block -> ux_memory_block_size + (ULONG)sizeof(UX_MEMORY_BLOCK);
 8018122:	697b      	ldr	r3, [r7, #20]
 8018124:	681a      	ldr	r2, [r3, #0]
 8018126:	693b      	ldr	r3, [r7, #16]
 8018128:	681b      	ldr	r3, [r3, #0]
 801812a:	18d3      	adds	r3, r2, r3
 801812c:	3310      	adds	r3, #16
 801812e:	001a      	movs	r2, r3
 8018130:	697b      	ldr	r3, [r7, #20]
 8018132:	601a      	str	r2, [r3, #0]
        next_block =  next_block -> ux_memory_block_next;                       
 8018134:	693b      	ldr	r3, [r7, #16]
 8018136:	689b      	ldr	r3, [r3, #8]
 8018138:	613b      	str	r3, [r7, #16]
    while (next_block != UX_NULL)
 801813a:	693b      	ldr	r3, [r7, #16]
 801813c:	2b00      	cmp	r3, #0
 801813e:	d1e1      	bne.n	8018104 <_ux_utility_memory_free+0x7c>
    }

    /* Update the memory free in the appropriate pool.  We need to know if this 
       block is in regular memory or cache safe memory.  */
    if(_ux_system -> ux_system_cache_safe_memory_pool_start == _ux_system -> ux_system_regular_memory_pool_start)
 8018140:	4b1d      	ldr	r3, [pc, #116]	@ (80181b8 <_ux_utility_memory_free+0x130>)
 8018142:	681b      	ldr	r3, [r3, #0]
 8018144:	68da      	ldr	r2, [r3, #12]
 8018146:	4b1c      	ldr	r3, [pc, #112]	@ (80181b8 <_ux_utility_memory_free+0x130>)
 8018148:	681b      	ldr	r3, [r3, #0]
 801814a:	681b      	ldr	r3, [r3, #0]
 801814c:	429a      	cmp	r2, r3
 801814e:	d108      	bne.n	8018162 <_ux_utility_memory_free+0xda>
    {

        /* There is only one regular memory pool.  */
        _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 8018150:	4b19      	ldr	r3, [pc, #100]	@ (80181b8 <_ux_utility_memory_free+0x130>)
 8018152:	681b      	ldr	r3, [r3, #0]
 8018154:	6899      	ldr	r1, [r3, #8]
 8018156:	4b18      	ldr	r3, [pc, #96]	@ (80181b8 <_ux_utility_memory_free+0x130>)
 8018158:	681b      	ldr	r3, [r3, #0]
 801815a:	68fa      	ldr	r2, [r7, #12]
 801815c:	188a      	adds	r2, r1, r2
 801815e:	609a      	str	r2, [r3, #8]
 8018160:	e020      	b.n	80181a4 <_ux_utility_memory_free+0x11c>
    }
    else
    {

        /* Which pool is this memory in ?  */
        memory_address = (UCHAR *) _ux_system -> ux_system_regular_memory_pool_start;
 8018162:	4b15      	ldr	r3, [pc, #84]	@ (80181b8 <_ux_utility_memory_free+0x130>)
 8018164:	681b      	ldr	r3, [r3, #0]
 8018166:	681b      	ldr	r3, [r3, #0]
 8018168:	60bb      	str	r3, [r7, #8]
        
        /* If the memory address is in this range, we are in the regular memory pool.  */
        if ((UCHAR *) memory_block >= memory_address && (UCHAR *) memory_block < (memory_address + _ux_system -> ux_system_regular_memory_pool_size))
 801816a:	697a      	ldr	r2, [r7, #20]
 801816c:	68bb      	ldr	r3, [r7, #8]
 801816e:	429a      	cmp	r2, r3
 8018170:	d310      	bcc.n	8018194 <_ux_utility_memory_free+0x10c>
 8018172:	4b11      	ldr	r3, [pc, #68]	@ (80181b8 <_ux_utility_memory_free+0x130>)
 8018174:	681b      	ldr	r3, [r3, #0]
 8018176:	685b      	ldr	r3, [r3, #4]
 8018178:	68ba      	ldr	r2, [r7, #8]
 801817a:	18d3      	adds	r3, r2, r3
 801817c:	697a      	ldr	r2, [r7, #20]
 801817e:	429a      	cmp	r2, r3
 8018180:	d208      	bcs.n	8018194 <_ux_utility_memory_free+0x10c>

            /* Update the regular memory pool.  */
            _ux_system -> ux_system_regular_memory_pool_free += memory_size_returned;
 8018182:	4b0d      	ldr	r3, [pc, #52]	@ (80181b8 <_ux_utility_memory_free+0x130>)
 8018184:	681b      	ldr	r3, [r3, #0]
 8018186:	6899      	ldr	r1, [r3, #8]
 8018188:	4b0b      	ldr	r3, [pc, #44]	@ (80181b8 <_ux_utility_memory_free+0x130>)
 801818a:	681b      	ldr	r3, [r3, #0]
 801818c:	68fa      	ldr	r2, [r7, #12]
 801818e:	188a      	adds	r2, r1, r2
 8018190:	609a      	str	r2, [r3, #8]
 8018192:	e007      	b.n	80181a4 <_ux_utility_memory_free+0x11c>

        else
        
            /* Update the cache safe memory pool.  */
            _ux_system -> ux_system_cache_safe_memory_pool_free += memory_size_returned;
 8018194:	4b08      	ldr	r3, [pc, #32]	@ (80181b8 <_ux_utility_memory_free+0x130>)
 8018196:	681b      	ldr	r3, [r3, #0]
 8018198:	6959      	ldr	r1, [r3, #20]
 801819a:	4b07      	ldr	r3, [pc, #28]	@ (80181b8 <_ux_utility_memory_free+0x130>)
 801819c:	681b      	ldr	r3, [r3, #0]
 801819e:	68fa      	ldr	r2, [r7, #12]
 80181a0:	188a      	adds	r2, r1, r2
 80181a2:	615a      	str	r2, [r3, #20]
        
    }

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);
 80181a4:	4b04      	ldr	r3, [pc, #16]	@ (80181b8 <_ux_utility_memory_free+0x130>)
 80181a6:	681b      	ldr	r3, [r3, #0]
 80181a8:	331c      	adds	r3, #28
 80181aa:	0018      	movs	r0, r3
 80181ac:	f000 f87f 	bl	80182ae <_ux_utility_mutex_off>

    /* Return to caller.  */
    return;
 80181b0:	46c0      	nop			@ (mov r8, r8)
}
 80181b2:	46bd      	mov	sp, r7
 80181b4:	b006      	add	sp, #24
 80181b6:	bd80      	pop	{r7, pc}
 80181b8:	200118c8 	.word	0x200118c8
 80181bc:	80000001 	.word	0x80000001

080181c0 <_ux_utility_memory_free_block_best_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UX_MEMORY_BLOCK  *_ux_utility_memory_free_block_best_get(ULONG memory_cache_flag, 
                                                        ULONG memory_size_requested)
{
 80181c0:	b580      	push	{r7, lr}
 80181c2:	b084      	sub	sp, #16
 80181c4:	af00      	add	r7, sp, #0
 80181c6:	6078      	str	r0, [r7, #4]
 80181c8:	6039      	str	r1, [r7, #0]
UX_MEMORY_BLOCK     *memory_block;
UX_MEMORY_BLOCK     *best_memory_block;
    

    /* Reset the free memory block.  */
    best_memory_block =  UX_NULL;
 80181ca:	2300      	movs	r3, #0
 80181cc:	60bb      	str	r3, [r7, #8]
    
    /* Check the type of memory we need.  */
    switch (memory_cache_flag)
 80181ce:	687b      	ldr	r3, [r7, #4]
 80181d0:	2b00      	cmp	r3, #0
 80181d2:	d003      	beq.n	80181dc <_ux_utility_memory_free_block_best_get+0x1c>
 80181d4:	687b      	ldr	r3, [r7, #4]
 80181d6:	2b01      	cmp	r3, #1
 80181d8:	d005      	beq.n	80181e6 <_ux_utility_memory_free_block_best_get+0x26>
 80181da:	e009      	b.n	80181f0 <_ux_utility_memory_free_block_best_get+0x30>
    {

        case UX_REGULAR_MEMORY            :

            /* Start at the beginning of the regular memory pool.  */
            memory_block =  _ux_system -> ux_system_regular_memory_pool_start;
 80181dc:	4b17      	ldr	r3, [pc, #92]	@ (801823c <_ux_utility_memory_free_block_best_get+0x7c>)
 80181de:	681b      	ldr	r3, [r3, #0]
 80181e0:	681b      	ldr	r3, [r3, #0]
 80181e2:	60fb      	str	r3, [r7, #12]
            break;
 80181e4:	e006      	b.n	80181f4 <_ux_utility_memory_free_block_best_get+0x34>
            
        case UX_CACHE_SAFE_MEMORY       :

            /* Start at the beginning of the cache safe memory pool.  */
            memory_block =  _ux_system -> ux_system_cache_safe_memory_pool_start;
 80181e6:	4b15      	ldr	r3, [pc, #84]	@ (801823c <_ux_utility_memory_free_block_best_get+0x7c>)
 80181e8:	681b      	ldr	r3, [r3, #0]
 80181ea:	68db      	ldr	r3, [r3, #12]
 80181ec:	60fb      	str	r3, [r7, #12]
            break;
 80181ee:	e001      	b.n	80181f4 <_ux_utility_memory_free_block_best_get+0x34>
        
        default                            :
        
            /* Wrong memory type.  */
            return(UX_NULL);
 80181f0:	2300      	movs	r3, #0
 80181f2:	e01e      	b.n	8018232 <_ux_utility_memory_free_block_best_get+0x72>

    }

    /* Loop on all memory blocks from the beginning.  */
    while (memory_block != UX_NULL)
 80181f4:	e019      	b.n	801822a <_ux_utility_memory_free_block_best_get+0x6a>
    {

        /* Check the memory block status.  */
        if (memory_block -> ux_memory_block_status == UX_MEMORY_UNUSED)
 80181f6:	68fb      	ldr	r3, [r7, #12]
 80181f8:	685b      	ldr	r3, [r3, #4]
 80181fa:	2b00      	cmp	r3, #0
 80181fc:	d112      	bne.n	8018224 <_ux_utility_memory_free_block_best_get+0x64>
        {

            /* Check the size of this free block and see if it will 
               fit the memory requirement.  */
            if (memory_block -> ux_memory_block_size > memory_size_requested)
 80181fe:	68fb      	ldr	r3, [r7, #12]
 8018200:	681b      	ldr	r3, [r3, #0]
 8018202:	683a      	ldr	r2, [r7, #0]
 8018204:	429a      	cmp	r2, r3
 8018206:	d20d      	bcs.n	8018224 <_ux_utility_memory_free_block_best_get+0x64>
            {
                
                /* This memory block will do. Now see if it is the best.
                   The best memory block is the one whose memory is closest
                   to the memory requested.  */
                if (best_memory_block == UX_NULL)
 8018208:	68bb      	ldr	r3, [r7, #8]
 801820a:	2b00      	cmp	r3, #0
 801820c:	d102      	bne.n	8018214 <_ux_utility_memory_free_block_best_get+0x54>

                    /* Initialize the best block with the first free one.  */
                    best_memory_block =  memory_block;
 801820e:	68fb      	ldr	r3, [r7, #12]
 8018210:	60bb      	str	r3, [r7, #8]
 8018212:	e007      	b.n	8018224 <_ux_utility_memory_free_block_best_get+0x64>
                else
                {

                    if (memory_block -> ux_memory_block_size < best_memory_block -> ux_memory_block_size)
 8018214:	68fb      	ldr	r3, [r7, #12]
 8018216:	681a      	ldr	r2, [r3, #0]
 8018218:	68bb      	ldr	r3, [r7, #8]
 801821a:	681b      	ldr	r3, [r3, #0]
 801821c:	429a      	cmp	r2, r3
 801821e:	d201      	bcs.n	8018224 <_ux_utility_memory_free_block_best_get+0x64>

                        /* We have discovered a better fit block.  */
                        best_memory_block =  memory_block;
 8018220:	68fb      	ldr	r3, [r7, #12]
 8018222:	60bb      	str	r3, [r7, #8]
                }                    
            }
        }

        /* Search the next free block until the end.  */            
        memory_block =  memory_block -> ux_memory_block_next;
 8018224:	68fb      	ldr	r3, [r7, #12]
 8018226:	689b      	ldr	r3, [r3, #8]
 8018228:	60fb      	str	r3, [r7, #12]
    while (memory_block != UX_NULL)
 801822a:	68fb      	ldr	r3, [r7, #12]
 801822c:	2b00      	cmp	r3, #0
 801822e:	d1e2      	bne.n	80181f6 <_ux_utility_memory_free_block_best_get+0x36>
    }

    /* If no free memory block was found, the return value will be NULL.  */
    return(best_memory_block);        
 8018230:	68bb      	ldr	r3, [r7, #8]
}                                
 8018232:	0018      	movs	r0, r3
 8018234:	46bd      	mov	sp, r7
 8018236:	b004      	add	sp, #16
 8018238:	bd80      	pop	{r7, pc}
 801823a:	46c0      	nop			@ (mov r8, r8)
 801823c:	200118c8 	.word	0x200118c8

08018240 <_ux_utility_memory_set>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_set(VOID *destination, UCHAR value, ULONG length)
{
 8018240:	b580      	push	{r7, lr}
 8018242:	b086      	sub	sp, #24
 8018244:	af00      	add	r7, sp, #0
 8018246:	60f8      	str	r0, [r7, #12]
 8018248:	607a      	str	r2, [r7, #4]
 801824a:	230b      	movs	r3, #11
 801824c:	18fb      	adds	r3, r7, r3
 801824e:	1c0a      	adds	r2, r1, #0
 8018250:	701a      	strb	r2, [r3, #0]

UCHAR *    work_ptr;


    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;
 8018252:	68fb      	ldr	r3, [r7, #12]
 8018254:	617b      	str	r3, [r7, #20]

    /* Loop to set the memory.  */
    while(length--)
 8018256:	e006      	b.n	8018266 <_ux_utility_memory_set+0x26>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 8018258:	697b      	ldr	r3, [r7, #20]
 801825a:	1c5a      	adds	r2, r3, #1
 801825c:	617a      	str	r2, [r7, #20]
 801825e:	220b      	movs	r2, #11
 8018260:	18ba      	adds	r2, r7, r2
 8018262:	7812      	ldrb	r2, [r2, #0]
 8018264:	701a      	strb	r2, [r3, #0]
    while(length--)
 8018266:	687b      	ldr	r3, [r7, #4]
 8018268:	1e5a      	subs	r2, r3, #1
 801826a:	607a      	str	r2, [r7, #4]
 801826c:	2b00      	cmp	r3, #0
 801826e:	d1f3      	bne.n	8018258 <_ux_utility_memory_set+0x18>
    }

    /* Return to caller.  */
    return; 
 8018270:	46c0      	nop			@ (mov r8, r8)
}
 8018272:	46bd      	mov	sp, r7
 8018274:	b006      	add	sp, #24
 8018276:	bd80      	pop	{r7, pc}

08018278 <_ux_utility_mutex_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_mutex_create(UX_MUTEX *mutex, CHAR *mutex_name)
{
 8018278:	b580      	push	{r7, lr}
 801827a:	b084      	sub	sp, #16
 801827c:	af00      	add	r7, sp, #0
 801827e:	6078      	str	r0, [r7, #4]
 8018280:	6039      	str	r1, [r7, #0]

UINT    status;


    /* Call ThreadX to create the Mutex object.  */
    status =  tx_mutex_create(mutex, (CHAR *) mutex_name, TX_NO_INHERIT);   
 8018282:	6839      	ldr	r1, [r7, #0]
 8018284:	6878      	ldr	r0, [r7, #4]
 8018286:	2334      	movs	r3, #52	@ 0x34
 8018288:	2200      	movs	r2, #0
 801828a:	f7fb fa0b 	bl	80136a4 <_txe_mutex_create>
 801828e:	0003      	movs	r3, r0
 8018290:	60fb      	str	r3, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8018292:	68fb      	ldr	r3, [r7, #12]
 8018294:	2b00      	cmp	r3, #0
 8018296:	d005      	beq.n	80182a4 <_ux_utility_mutex_create+0x2c>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8018298:	68fb      	ldr	r3, [r7, #12]
 801829a:	001a      	movs	r2, r3
 801829c:	2108      	movs	r1, #8
 801829e:	2002      	movs	r0, #2
 80182a0:	f7ff fb78 	bl	8017994 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MUTEX_ERROR, mutex, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 80182a4:	68fb      	ldr	r3, [r7, #12]
}
 80182a6:	0018      	movs	r0, r3
 80182a8:	46bd      	mov	sp, r7
 80182aa:	b004      	add	sp, #16
 80182ac:	bd80      	pop	{r7, pc}

080182ae <_ux_utility_mutex_off>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_off(UX_MUTEX *mutex)
{
 80182ae:	b580      	push	{r7, lr}
 80182b0:	b082      	sub	sp, #8
 80182b2:	af00      	add	r7, sp, #0
 80182b4:	6078      	str	r0, [r7, #4]

    /* Call ThreadX to release protection.  */
    tx_mutex_put(mutex);
 80182b6:	687b      	ldr	r3, [r7, #4]
 80182b8:	0018      	movs	r0, r3
 80182ba:	f7fb faef 	bl	801389c <_txe_mutex_put>

    /* Return to caller.  */
    return;
 80182be:	46c0      	nop			@ (mov r8, r8)
}
 80182c0:	46bd      	mov	sp, r7
 80182c2:	b002      	add	sp, #8
 80182c4:	bd80      	pop	{r7, pc}

080182c6 <_ux_utility_mutex_on>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_mutex_on(UX_MUTEX *mutex)
{
 80182c6:	b580      	push	{r7, lr}
 80182c8:	b084      	sub	sp, #16
 80182ca:	af00      	add	r7, sp, #0
 80182cc:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX to get system mutex.  */
    status =  tx_mutex_get(mutex, TX_WAIT_FOREVER);
 80182ce:	2301      	movs	r3, #1
 80182d0:	425a      	negs	r2, r3
 80182d2:	687b      	ldr	r3, [r7, #4]
 80182d4:	0011      	movs	r1, r2
 80182d6:	0018      	movs	r0, r3
 80182d8:	f7fb fa82 	bl	80137e0 <_txe_mutex_get>
 80182dc:	0003      	movs	r3, r0
 80182de:	60fb      	str	r3, [r7, #12]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 80182e0:	68fb      	ldr	r3, [r7, #12]
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	d006      	beq.n	80182f4 <_ux_utility_mutex_on+0x2e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 80182e6:	68fb      	ldr	r3, [r7, #12]
 80182e8:	001a      	movs	r2, r3
 80182ea:	2108      	movs	r1, #8
 80182ec:	2002      	movs	r0, #2
 80182ee:	f7ff fb51 	bl	8017994 <_ux_system_error_handler>
    }

    /* Return to caller.  */
    return;
 80182f2:	46c0      	nop			@ (mov r8, r8)
 80182f4:	46c0      	nop			@ (mov r8, r8)
}
 80182f6:	46bd      	mov	sp, r7
 80182f8:	b004      	add	sp, #16
 80182fa:	bd80      	pop	{r7, pc}

080182fc <_ux_utility_semaphore_create>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_create(UX_SEMAPHORE *semaphore, CHAR *semaphore_name, UINT initial_count)
{
 80182fc:	b580      	push	{r7, lr}
 80182fe:	b086      	sub	sp, #24
 8018300:	af00      	add	r7, sp, #0
 8018302:	60f8      	str	r0, [r7, #12]
 8018304:	60b9      	str	r1, [r7, #8]
 8018306:	607a      	str	r2, [r7, #4]

UINT    status;

    /* Call ThreadX to create the semaphore.  */
    status =  tx_semaphore_create(semaphore, (CHAR *) semaphore_name, initial_count);
 8018308:	687a      	ldr	r2, [r7, #4]
 801830a:	68b9      	ldr	r1, [r7, #8]
 801830c:	68f8      	ldr	r0, [r7, #12]
 801830e:	231c      	movs	r3, #28
 8018310:	f7fb fc48 	bl	8013ba4 <_txe_semaphore_create>
 8018314:	0003      	movs	r3, r0
 8018316:	617b      	str	r3, [r7, #20]

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8018318:	697b      	ldr	r3, [r7, #20]
 801831a:	2b00      	cmp	r3, #0
 801831c:	d005      	beq.n	801832a <_ux_utility_semaphore_create+0x2e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 801831e:	697b      	ldr	r3, [r7, #20]
 8018320:	001a      	movs	r2, r3
 8018322:	2108      	movs	r1, #8
 8018324:	2002      	movs	r0, #2
 8018326:	f7ff fb35 	bl	8017994 <_ux_system_error_handler>
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_SEMAPHORE_ERROR, semaphore, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }

    /* Return completion status.  */
    return(status);
 801832a:	697b      	ldr	r3, [r7, #20]
}
 801832c:	0018      	movs	r0, r3
 801832e:	46bd      	mov	sp, r7
 8018330:	b006      	add	sp, #24
 8018332:	bd80      	pop	{r7, pc}

08018334 <_ux_utility_semaphore_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_delete(UX_SEMAPHORE *semaphore)
{
 8018334:	b580      	push	{r7, lr}
 8018336:	b084      	sub	sp, #16
 8018338:	af00      	add	r7, sp, #0
 801833a:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Call ThreadX Semaphore delete function.  */
    status =  tx_semaphore_delete(semaphore);
 801833c:	687b      	ldr	r3, [r7, #4]
 801833e:	0018      	movs	r0, r3
 8018340:	f7fb fcc6 	bl	8013cd0 <_txe_semaphore_delete>
 8018344:	0003      	movs	r3, r0
 8018346:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 8018348:	68fb      	ldr	r3, [r7, #12]
}
 801834a:	0018      	movs	r0, r3
 801834c:	46bd      	mov	sp, r7
 801834e:	b004      	add	sp, #16
 8018350:	bd80      	pop	{r7, pc}
	...

08018354 <_ux_utility_semaphore_get>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_get(UX_SEMAPHORE *semaphore, ULONG semaphore_signal)
{
 8018354:	b590      	push	{r4, r7, lr}
 8018356:	b093      	sub	sp, #76	@ 0x4c
 8018358:	af06      	add	r7, sp, #24
 801835a:	6078      	str	r0, [r7, #4]
 801835c:	6039      	str	r1, [r7, #0]
ULONG       time_slice;
UX_THREAD   *next_thread;
UX_THREAD   *suspended_thread;

    /* Call TX to know my own tread.  */
    my_thread = tx_thread_identify();
 801835e:	f7f9 fe2f 	bl	8011fc0 <_tx_thread_identify>
 8018362:	0003      	movs	r3, r0
 8018364:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Retrieve information about the previously created thread "my_thread." */
    tx_thread_info_get(my_thread, &name, &state, &run_count,
 8018366:	231c      	movs	r3, #28
 8018368:	18fc      	adds	r4, r7, r3
 801836a:	2320      	movs	r3, #32
 801836c:	18fa      	adds	r2, r7, r3
 801836e:	2324      	movs	r3, #36	@ 0x24
 8018370:	18f9      	adds	r1, r7, r3
 8018372:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8018374:	2308      	movs	r3, #8
 8018376:	18fb      	adds	r3, r7, r3
 8018378:	9304      	str	r3, [sp, #16]
 801837a:	230c      	movs	r3, #12
 801837c:	18fb      	adds	r3, r7, r3
 801837e:	9303      	str	r3, [sp, #12]
 8018380:	2310      	movs	r3, #16
 8018382:	18fb      	adds	r3, r7, r3
 8018384:	9302      	str	r3, [sp, #8]
 8018386:	2314      	movs	r3, #20
 8018388:	18fb      	adds	r3, r7, r3
 801838a:	9301      	str	r3, [sp, #4]
 801838c:	2318      	movs	r3, #24
 801838e:	18fb      	adds	r3, r7, r3
 8018390:	9300      	str	r3, [sp, #0]
 8018392:	0023      	movs	r3, r4
 8018394:	f7fb fe5c 	bl	8014050 <_txe_thread_info_get>
                       &priority, &preemption_threshold,
                       &time_slice, &next_thread,&suspended_thread);

    /* Is this the lowest priority thread in the system trying to use TX services ? */
    if (priority > _ux_system -> ux_system_thread_lowest_priority)
 8018398:	4b0b      	ldr	r3, [pc, #44]	@ (80183c8 <_ux_utility_semaphore_get+0x74>)
 801839a:	681b      	ldr	r3, [r3, #0]
 801839c:	699a      	ldr	r2, [r3, #24]
 801839e:	69bb      	ldr	r3, [r7, #24]
 80183a0:	429a      	cmp	r2, r3
 80183a2:	d203      	bcs.n	80183ac <_ux_utility_semaphore_get+0x58>
    {

        /* We need to remember this thread priority.  */
        _ux_system -> ux_system_thread_lowest_priority = priority;
 80183a4:	4b08      	ldr	r3, [pc, #32]	@ (80183c8 <_ux_utility_semaphore_get+0x74>)
 80183a6:	681b      	ldr	r3, [r3, #0]
 80183a8:	69ba      	ldr	r2, [r7, #24]
 80183aa:	619a      	str	r2, [r3, #24]
        
    }

    /* Get ThreadX semaphore instance.  */
    status =  tx_semaphore_get(semaphore, semaphore_signal);
 80183ac:	683a      	ldr	r2, [r7, #0]
 80183ae:	687b      	ldr	r3, [r7, #4]
 80183b0:	0011      	movs	r1, r2
 80183b2:	0018      	movs	r0, r3
 80183b4:	f7fb fcca 	bl	8013d4c <_txe_semaphore_get>
 80183b8:	0003      	movs	r3, r0
 80183ba:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Return completion status.  */
    return(status);
 80183bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 80183be:	0018      	movs	r0, r3
 80183c0:	46bd      	mov	sp, r7
 80183c2:	b00d      	add	sp, #52	@ 0x34
 80183c4:	bd90      	pop	{r4, r7, pc}
 80183c6:	46c0      	nop			@ (mov r8, r8)
 80183c8:	200118c8 	.word	0x200118c8

080183cc <_ux_utility_semaphore_put>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_semaphore_put(UX_SEMAPHORE *semaphore)
{
 80183cc:	b580      	push	{r7, lr}
 80183ce:	b084      	sub	sp, #16
 80183d0:	af00      	add	r7, sp, #0
 80183d2:	6078      	str	r0, [r7, #4]

UINT    status;

    /* Put a ThreadX semaphore.  */
    status =  tx_semaphore_put(semaphore);
 80183d4:	687b      	ldr	r3, [r7, #4]
 80183d6:	0018      	movs	r0, r3
 80183d8:	f7fb fcfc 	bl	8013dd4 <_txe_semaphore_put>
 80183dc:	0003      	movs	r3, r0
 80183de:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 80183e0:	68fb      	ldr	r3, [r7, #12]
}
 80183e2:	0018      	movs	r0, r3
 80183e4:	46bd      	mov	sp, r7
 80183e6:	b004      	add	sp, #16
 80183e8:	bd80      	pop	{r7, pc}

080183ea <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 80183ea:	b580      	push	{r7, lr}
 80183ec:	b084      	sub	sp, #16
 80183ee:	af00      	add	r7, sp, #0
 80183f0:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 80183f2:	687b      	ldr	r3, [r7, #4]
 80183f4:	1c5a      	adds	r2, r3, #1
 80183f6:	607a      	str	r2, [r7, #4]
 80183f8:	781a      	ldrb	r2, [r3, #0]
 80183fa:	200e      	movs	r0, #14
 80183fc:	183b      	adds	r3, r7, r0
 80183fe:	801a      	strh	r2, [r3, #0]
    value |=  (USHORT)(*address << 8);
 8018400:	687b      	ldr	r3, [r7, #4]
 8018402:	781b      	ldrb	r3, [r3, #0]
 8018404:	021b      	lsls	r3, r3, #8
 8018406:	b299      	uxth	r1, r3
 8018408:	183b      	adds	r3, r7, r0
 801840a:	183a      	adds	r2, r7, r0
 801840c:	8812      	ldrh	r2, [r2, #0]
 801840e:	430a      	orrs	r2, r1
 8018410:	801a      	strh	r2, [r3, #0]

    /* Return to caller.  */
    return((ULONG) value);
 8018412:	183b      	adds	r3, r7, r0
 8018414:	881b      	ldrh	r3, [r3, #0]
}
 8018416:	0018      	movs	r0, r3
 8018418:	46bd      	mov	sp, r7
 801841a:	b004      	add	sp, #16
 801841c:	bd80      	pop	{r7, pc}

0801841e <_ux_utility_short_get_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG   _ux_utility_short_get_big_endian(UCHAR * address)
{
 801841e:	b580      	push	{r7, lr}
 8018420:	b084      	sub	sp, #16
 8018422:	af00      	add	r7, sp, #0
 8018424:	6078      	str	r0, [r7, #4]

USHORT  value;

    /* We read a byte at a time from the address.  */
    value =  (USHORT)((*address++) << 8);
 8018426:	687b      	ldr	r3, [r7, #4]
 8018428:	1c5a      	adds	r2, r3, #1
 801842a:	607a      	str	r2, [r7, #4]
 801842c:	781b      	ldrb	r3, [r3, #0]
 801842e:	001a      	movs	r2, r3
 8018430:	200e      	movs	r0, #14
 8018432:	183b      	adds	r3, r7, r0
 8018434:	0212      	lsls	r2, r2, #8
 8018436:	801a      	strh	r2, [r3, #0]
    value =  (USHORT)(value | *address);
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	781b      	ldrb	r3, [r3, #0]
 801843c:	0019      	movs	r1, r3
 801843e:	183b      	adds	r3, r7, r0
 8018440:	183a      	adds	r2, r7, r0
 8018442:	8812      	ldrh	r2, [r2, #0]
 8018444:	430a      	orrs	r2, r1
 8018446:	801a      	strh	r2, [r3, #0]

    /* Return 16-bit value.  */
    return((ULONG) value);
 8018448:	183b      	adds	r3, r7, r0
 801844a:	881b      	ldrh	r3, [r3, #0]
}
 801844c:	0018      	movs	r0, r3
 801844e:	46bd      	mov	sp, r7
 8018450:	b004      	add	sp, #16
 8018452:	bd80      	pop	{r7, pc}

08018454 <_ux_utility_short_put_big_endian>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_short_put_big_endian(UCHAR * address, USHORT value)
{
 8018454:	b580      	push	{r7, lr}
 8018456:	b084      	sub	sp, #16
 8018458:	af00      	add	r7, sp, #0
 801845a:	6078      	str	r0, [r7, #4]
 801845c:	000a      	movs	r2, r1
 801845e:	1cbb      	adds	r3, r7, #2
 8018460:	801a      	strh	r2, [r3, #0]
USHORT  low_byte_value;
USHORT  high_byte_value;

    
    /* First we swap the value bytes. */
    low_byte_value =  value >> 8;
 8018462:	200e      	movs	r0, #14
 8018464:	183b      	adds	r3, r7, r0
 8018466:	1cba      	adds	r2, r7, #2
 8018468:	8812      	ldrh	r2, [r2, #0]
 801846a:	0a12      	lsrs	r2, r2, #8
 801846c:	801a      	strh	r2, [r3, #0]
    high_byte_value =  (USHORT)(value<< 8);
 801846e:	210c      	movs	r1, #12
 8018470:	187b      	adds	r3, r7, r1
 8018472:	1cba      	adds	r2, r7, #2
 8018474:	8812      	ldrh	r2, [r2, #0]
 8018476:	0212      	lsls	r2, r2, #8
 8018478:	801a      	strh	r2, [r3, #0]
    value =  high_byte_value | low_byte_value;
 801847a:	1cbb      	adds	r3, r7, #2
 801847c:	1879      	adds	r1, r7, r1
 801847e:	183a      	adds	r2, r7, r0
 8018480:	8809      	ldrh	r1, [r1, #0]
 8018482:	8812      	ldrh	r2, [r2, #0]
 8018484:	430a      	orrs	r2, r1
 8018486:	801a      	strh	r2, [r3, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 8018488:	687b      	ldr	r3, [r7, #4]
 801848a:	1c5a      	adds	r2, r3, #1
 801848c:	607a      	str	r2, [r7, #4]
 801848e:	1cba      	adds	r2, r7, #2
 8018490:	8812      	ldrh	r2, [r2, #0]
 8018492:	b2d2      	uxtb	r2, r2
 8018494:	701a      	strb	r2, [r3, #0]
    *address=     (UCHAR) ((value >> 8) & 0xff);
 8018496:	1cbb      	adds	r3, r7, #2
 8018498:	881b      	ldrh	r3, [r3, #0]
 801849a:	0a1b      	lsrs	r3, r3, #8
 801849c:	b29b      	uxth	r3, r3
 801849e:	b2da      	uxtb	r2, r3
 80184a0:	687b      	ldr	r3, [r7, #4]
 80184a2:	701a      	strb	r2, [r3, #0]

    /* Return to caller. */
    return;
 80184a4:	46c0      	nop			@ (mov r8, r8)
}
 80184a6:	46bd      	mov	sp, r7
 80184a8:	b004      	add	sp, #16
 80184aa:	bd80      	pop	{r7, pc}

080184ac <_ux_utility_string_length_check>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_string_length_check(UCHAR *string, UINT *string_length_ptr, UINT max_string_length)
{
 80184ac:	b580      	push	{r7, lr}
 80184ae:	b086      	sub	sp, #24
 80184b0:	af00      	add	r7, sp, #0
 80184b2:	60f8      	str	r0, [r7, #12]
 80184b4:	60b9      	str	r1, [r7, #8]
 80184b6:	607a      	str	r2, [r7, #4]

UINT    string_length;


    if (string == UX_NULL)
 80184b8:	68fb      	ldr	r3, [r7, #12]
 80184ba:	2b00      	cmp	r3, #0
 80184bc:	d101      	bne.n	80184c2 <_ux_utility_string_length_check+0x16>
        return(UX_ERROR);
 80184be:	23ff      	movs	r3, #255	@ 0xff
 80184c0:	e01d      	b.n	80184fe <_ux_utility_string_length_check+0x52>

    string_length = 0;
 80184c2:	2300      	movs	r3, #0
 80184c4:	617b      	str	r3, [r7, #20]

    while (1)
    {

        if (string[string_length] == '\0')
 80184c6:	68fa      	ldr	r2, [r7, #12]
 80184c8:	697b      	ldr	r3, [r7, #20]
 80184ca:	18d3      	adds	r3, r2, r3
 80184cc:	781b      	ldrb	r3, [r3, #0]
 80184ce:	2b00      	cmp	r3, #0
 80184d0:	d00d      	beq.n	80184ee <_ux_utility_string_length_check+0x42>
            break;

        string_length++;
 80184d2:	697b      	ldr	r3, [r7, #20]
 80184d4:	3301      	adds	r3, #1
 80184d6:	617b      	str	r3, [r7, #20]
        if (string_length > max_string_length)
 80184d8:	697a      	ldr	r2, [r7, #20]
 80184da:	687b      	ldr	r3, [r7, #4]
 80184dc:	429a      	cmp	r2, r3
 80184de:	d9f2      	bls.n	80184c6 <_ux_utility_string_length_check+0x1a>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 80184e0:	22ff      	movs	r2, #255	@ 0xff
 80184e2:	2108      	movs	r1, #8
 80184e4:	2002      	movs	r0, #2
 80184e6:	f7ff fa55 	bl	8017994 <_ux_system_error_handler>

            return(UX_ERROR);
 80184ea:	23ff      	movs	r3, #255	@ 0xff
 80184ec:	e007      	b.n	80184fe <_ux_utility_string_length_check+0x52>
            break;
 80184ee:	46c0      	nop			@ (mov r8, r8)
        }
    }

    if (string_length_ptr)
 80184f0:	68bb      	ldr	r3, [r7, #8]
 80184f2:	2b00      	cmp	r3, #0
 80184f4:	d002      	beq.n	80184fc <_ux_utility_string_length_check+0x50>
        *string_length_ptr = string_length;
 80184f6:	68bb      	ldr	r3, [r7, #8]
 80184f8:	697a      	ldr	r2, [r7, #20]
 80184fa:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS); 
 80184fc:	2300      	movs	r3, #0
}
 80184fe:	0018      	movs	r0, r3
 8018500:	46bd      	mov	sp, r7
 8018502:	b006      	add	sp, #24
 8018504:	bd80      	pop	{r7, pc}

08018506 <_ux_utility_thread_create>:
UINT  _ux_utility_thread_create(UX_THREAD *thread_ptr, CHAR *name, 
                VOID (*entry_function)(ULONG), ULONG entry_input,
                VOID *stack_start, ULONG stack_size, 
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start)
{
 8018506:	b590      	push	{r4, r7, lr}
 8018508:	b08f      	sub	sp, #60	@ 0x3c
 801850a:	af08      	add	r7, sp, #32
 801850c:	60f8      	str	r0, [r7, #12]
 801850e:	60b9      	str	r1, [r7, #8]
 8018510:	607a      	str	r2, [r7, #4]
 8018512:	603b      	str	r3, [r7, #0]

UINT    status;


    /* Call ThreadX to create USBX thread.  */
    status =  tx_thread_create(thread_ptr,name,entry_function,entry_input,
 8018514:	683c      	ldr	r4, [r7, #0]
 8018516:	687a      	ldr	r2, [r7, #4]
 8018518:	68b9      	ldr	r1, [r7, #8]
 801851a:	68f8      	ldr	r0, [r7, #12]
 801851c:	23b0      	movs	r3, #176	@ 0xb0
 801851e:	9306      	str	r3, [sp, #24]
 8018520:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018522:	9305      	str	r3, [sp, #20]
 8018524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018526:	9304      	str	r3, [sp, #16]
 8018528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801852a:	9303      	str	r3, [sp, #12]
 801852c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801852e:	9302      	str	r3, [sp, #8]
 8018530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018532:	9301      	str	r3, [sp, #4]
 8018534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018536:	9300      	str	r3, [sp, #0]
 8018538:	0023      	movs	r3, r4
 801853a:	f7fb fc6b 	bl	8013e14 <_txe_thread_create>
 801853e:	0003      	movs	r3, r0
 8018540:	617b      	str	r3, [r7, #20]
                    stack_start,stack_size, priority,preempt_threshold,time_slice,auto_start);

    /* Check for status.  */
    if (status != UX_SUCCESS)
 8018542:	697b      	ldr	r3, [r7, #20]
 8018544:	2b00      	cmp	r3, #0
 8018546:	d005      	beq.n	8018554 <_ux_utility_thread_create+0x4e>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, status);
 8018548:	697b      	ldr	r3, [r7, #20]
 801854a:	001a      	movs	r2, r3
 801854c:	2108      	movs	r1, #8
 801854e:	2002      	movs	r0, #2
 8018550:	f7ff fa20 	bl	8017994 <_ux_system_error_handler>
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_THREAD_ERROR, thread_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

    }
    /* Return completion status.  */
    return(status);
 8018554:	697b      	ldr	r3, [r7, #20]
}
 8018556:	0018      	movs	r0, r3
 8018558:	46bd      	mov	sp, r7
 801855a:	b007      	add	sp, #28
 801855c:	bd90      	pop	{r4, r7, pc}

0801855e <_ux_utility_thread_delete>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_delete(UX_THREAD *thread_ptr)
{
 801855e:	b580      	push	{r7, lr}
 8018560:	b084      	sub	sp, #16
 8018562:	af00      	add	r7, sp, #0
 8018564:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to terminate the USBX thread.  */
    tx_thread_terminate(thread_ptr);
 8018566:	687b      	ldr	r3, [r7, #4]
 8018568:	0018      	movs	r0, r3
 801856a:	f7fb fdfd 	bl	8014168 <_txe_thread_terminate>

    /* Call ThreadX to delete the USBX thread.  */
    status =  tx_thread_delete(thread_ptr);
 801856e:	687b      	ldr	r3, [r7, #4]
 8018570:	0018      	movs	r0, r3
 8018572:	f7fb fd41 	bl	8013ff8 <_txe_thread_delete>
 8018576:	0003      	movs	r3, r0
 8018578:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 801857a:	68fb      	ldr	r3, [r7, #12]
}
 801857c:	0018      	movs	r0, r3
 801857e:	46bd      	mov	sp, r7
 8018580:	b004      	add	sp, #16
 8018582:	bd80      	pop	{r7, pc}

08018584 <_ux_utility_thread_relinquish>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_thread_relinquish(VOID)
{
 8018584:	b580      	push	{r7, lr}
 8018586:	af00      	add	r7, sp, #0

    /* Call ThreadX to relinquish a USBX thread.  */
    tx_thread_relinquish();
 8018588:	f7fb fd92 	bl	80140b0 <_txe_thread_relinquish>

}
 801858c:	46c0      	nop			@ (mov r8, r8)
 801858e:	46bd      	mov	sp, r7
 8018590:	bd80      	pop	{r7, pc}

08018592 <_ux_utility_thread_resume>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_resume(UX_THREAD *thread_ptr)
{
 8018592:	b580      	push	{r7, lr}
 8018594:	b084      	sub	sp, #16
 8018596:	af00      	add	r7, sp, #0
 8018598:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to resume USBX thread.  */
    status =  tx_thread_resume(thread_ptr);
 801859a:	687b      	ldr	r3, [r7, #4]
 801859c:	0018      	movs	r0, r3
 801859e:	f7fb fda3 	bl	80140e8 <_txe_thread_resume>
 80185a2:	0003      	movs	r3, r0
 80185a4:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 80185a6:	68fb      	ldr	r3, [r7, #12]
}
 80185a8:	0018      	movs	r0, r3
 80185aa:	46bd      	mov	sp, r7
 80185ac:	b004      	add	sp, #16
 80185ae:	bd80      	pop	{r7, pc}

080185b0 <_ux_utility_thread_suspend>:
/*                                            them directly,              */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_thread_suspend(UX_THREAD *thread_ptr)
{
 80185b0:	b580      	push	{r7, lr}
 80185b2:	b084      	sub	sp, #16
 80185b4:	af00      	add	r7, sp, #0
 80185b6:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Call ThreadX to suspend USBX thread.  */
    status =  tx_thread_suspend(thread_ptr);
 80185b8:	687b      	ldr	r3, [r7, #4]
 80185ba:	0018      	movs	r0, r3
 80185bc:	f7fb fdb4 	bl	8014128 <_txe_thread_suspend>
 80185c0:	0003      	movs	r3, r0
 80185c2:	60fb      	str	r3, [r7, #12]

    /* Return completion status.  */
    return(status);
 80185c4:	68fb      	ldr	r3, [r7, #12]
}
 80185c6:	0018      	movs	r0, r3
 80185c8:	46bd      	mov	sp, r7
 80185ca:	b004      	add	sp, #16
 80185cc:	bd80      	pop	{r7, pc}

080185ce <_ux_device_class_hid_activate>:
/*                                            added packet size assert,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_activate(UX_SLAVE_CLASS_COMMAND *command)
{
 80185ce:	b580      	push	{r7, lr}
 80185d0:	b088      	sub	sp, #32
 80185d2:	af00      	add	r7, sp, #0
 80185d4:	6078      	str	r0, [r7, #4]

UX_SLAVE_INTERFACE                      *interface;
UX_SLAVE_CLASS_HID                      *hid;
UX_SLAVE_CLASS                          *class_inst;
UX_SLAVE_ENDPOINT                       *endpoint_interrupt;
UX_SLAVE_ENDPOINT                       *endpoint_in = UX_NULL;
 80185d6:	2300      	movs	r3, #0
 80185d8:	61bb      	str	r3, [r7, #24]
#if defined(UX_DEVICE_CLASS_HID_INTERRUPT_OUT_SUPPORT)
UX_SLAVE_ENDPOINT                       *endpoint_out = UX_NULL;
#endif

    /* Get the class container.  */
    class_inst =  command -> ux_slave_class_command_class_ptr;
 80185da:	687b      	ldr	r3, [r7, #4]
 80185dc:	6a1b      	ldr	r3, [r3, #32]
 80185de:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    hid =  (UX_SLAVE_CLASS_HID *) class_inst -> ux_slave_class_instance;
 80185e0:	697b      	ldr	r3, [r7, #20]
 80185e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80185e4:	613b      	str	r3, [r7, #16]

    /* Get the interface that owns this instance.  */
    interface =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 80185e6:	687b      	ldr	r3, [r7, #4]
 80185e8:	689b      	ldr	r3, [r3, #8]
 80185ea:	60fb      	str	r3, [r7, #12]

    /* Store the class instance into the interface.  */
    interface -> ux_slave_interface_class_instance =  (VOID *)hid;
 80185ec:	68fb      	ldr	r3, [r7, #12]
 80185ee:	693a      	ldr	r2, [r7, #16]
 80185f0:	609a      	str	r2, [r3, #8]

    /* Now the opposite, store the interface in the class instance.  */
    hid -> ux_slave_class_hid_interface =  interface;
 80185f2:	693b      	ldr	r3, [r7, #16]
 80185f4:	68fa      	ldr	r2, [r7, #12]
 80185f6:	601a      	str	r2, [r3, #0]

    /* Locate the endpoints.  */
    endpoint_interrupt =  interface -> ux_slave_interface_first_endpoint;
 80185f8:	68fb      	ldr	r3, [r7, #12]
 80185fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80185fc:	61fb      	str	r3, [r7, #28]

    /* Check if interrupt IN endpoint exists.  */
    while (endpoint_interrupt != UX_NULL)
 80185fe:	e010      	b.n	8018622 <_ux_device_class_hid_activate+0x54>
    {
        if ((endpoint_interrupt -> ux_slave_endpoint_descriptor.bmAttributes &
 8018600:	69fb      	ldr	r3, [r7, #28]
 8018602:	699b      	ldr	r3, [r3, #24]
 8018604:	2203      	movs	r2, #3
 8018606:	4013      	ands	r3, r2
 8018608:	2b03      	cmp	r3, #3
 801860a:	d107      	bne.n	801861c <_ux_device_class_hid_activate+0x4e>
             UX_MASK_ENDPOINT_TYPE) == UX_INTERRUPT_ENDPOINT)
        {
            if ((endpoint_interrupt -> ux_slave_endpoint_descriptor.bEndpointAddress &
 801860c:	69fb      	ldr	r3, [r7, #28]
 801860e:	695b      	ldr	r3, [r3, #20]
 8018610:	2280      	movs	r2, #128	@ 0x80
 8018612:	4013      	ands	r3, r2
 8018614:	d002      	beq.n	801861c <_ux_device_class_hid_activate+0x4e>
                 UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
            {

                /* It's interrupt IN endpoint we need.  */
                endpoint_in = endpoint_interrupt;
 8018616:	69fb      	ldr	r3, [r7, #28]
 8018618:	61bb      	str	r3, [r7, #24]
#if defined(UX_DEVICE_CLASS_HID_INTERRUPT_OUT_SUPPORT)
                if (endpoint_out != UX_NULL)
#endif
                    break;
 801861a:	e005      	b.n	8018628 <_ux_device_class_hid_activate+0x5a>
            }
#endif
        }

        /* Try next endpoint.  */
        endpoint_interrupt =  endpoint_interrupt -> ux_slave_endpoint_next_endpoint;
 801861c:	69fb      	ldr	r3, [r7, #28]
 801861e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018620:	61fb      	str	r3, [r7, #28]
    while (endpoint_interrupt != UX_NULL)
 8018622:	69fb      	ldr	r3, [r7, #28]
 8018624:	2b00      	cmp	r3, #0
 8018626:	d1eb      	bne.n	8018600 <_ux_device_class_hid_activate+0x32>
    }

    /* Check if we found right endpoint.  */
    if (endpoint_in == UX_NULL)
 8018628:	69bb      	ldr	r3, [r7, #24]
 801862a:	2b00      	cmp	r3, #0
 801862c:	d101      	bne.n	8018632 <_ux_device_class_hid_activate+0x64>
        return (UX_ERROR);
 801862e:	23ff      	movs	r3, #255	@ 0xff
 8018630:	e014      	b.n	801865c <_ux_device_class_hid_activate+0x8e>
    UX_ASSERT(UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH >=
              endpoint_in -> ux_slave_endpoint_transfer_request.
                            ux_slave_transfer_request_transfer_length);

    /* Default HID protocol is report protocol.  */
    hid -> ux_device_class_hid_protocol = UX_DEVICE_CLASS_HID_PROTOCOL_REPORT;
 8018632:	693b      	ldr	r3, [r7, #16]
 8018634:	2201      	movs	r2, #1
 8018636:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Save the endpoints in the hid instance.  */
    hid -> ux_device_class_hid_interrupt_endpoint         = endpoint_in;
 8018638:	693b      	ldr	r3, [r7, #16]
 801863a:	69ba      	ldr	r2, [r7, #24]
 801863c:	605a      	str	r2, [r3, #4]
#endif

#if !defined(UX_DEVICE_STANDALONE)

    /* Resume thread.  */
    _ux_device_thread_resume(&class_inst -> ux_slave_class_thread);
 801863e:	697b      	ldr	r3, [r7, #20]
 8018640:	3350      	adds	r3, #80	@ 0x50
 8018642:	0018      	movs	r0, r3
 8018644:	f7ff ffa5 	bl	8018592 <_ux_utility_thread_resume>
    hid -> ux_device_class_hid_event_state = UX_STATE_RESET;
#endif


    /* If there is a activate function call it.  */
    if (hid -> ux_slave_class_hid_instance_activate != UX_NULL)
 8018648:	693b      	ldr	r3, [r7, #16]
 801864a:	695b      	ldr	r3, [r3, #20]
 801864c:	2b00      	cmp	r3, #0
 801864e:	d004      	beq.n	801865a <_ux_device_class_hid_activate+0x8c>
    {

        /* Invoke the application.  */
        hid -> ux_slave_class_hid_instance_activate(hid);
 8018650:	693b      	ldr	r3, [r7, #16]
 8018652:	695b      	ldr	r3, [r3, #20]
 8018654:	693a      	ldr	r2, [r7, #16]
 8018656:	0010      	movs	r0, r2
 8018658:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, hid, 0, 0, 0)

    /* Return completion status.  */
    return(UX_SUCCESS);
 801865a:	2300      	movs	r3, #0
}
 801865c:	0018      	movs	r0, r3
 801865e:	46bd      	mov	sp, r7
 8018660:	b008      	add	sp, #32
 8018662:	bd80      	pop	{r7, pc}

08018664 <_ux_device_class_hid_control_request>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 8018664:	b580      	push	{r7, lr}
 8018666:	b08c      	sub	sp, #48	@ 0x30
 8018668:	af00      	add	r7, sp, #0
 801866a:	6078      	str	r0, [r7, #4]
ULONG                       descriptor_type;
UCHAR                       duration;
UX_SLAVE_CLASS_HID          *hid;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801866c:	4b5a      	ldr	r3, [pc, #360]	@ (80187d8 <_ux_device_class_hid_control_request+0x174>)
 801866e:	681b      	ldr	r3, [r3, #0]
 8018670:	3320      	adds	r3, #32
 8018672:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the pointer to the transfer request associated with the control endpoint.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 8018674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018676:	336c      	adds	r3, #108	@ 0x6c
 8018678:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Extract all necessary fields of the request.  */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 801867a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801867c:	2255      	movs	r2, #85	@ 0x55
 801867e:	5c9b      	ldrb	r3, [r3, r2]
 8018680:	627b      	str	r3, [r7, #36]	@ 0x24
    request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 8018682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018684:	3354      	adds	r3, #84	@ 0x54
 8018686:	3302      	adds	r3, #2
 8018688:	0018      	movs	r0, r3
 801868a:	f7ff feae 	bl	80183ea <_ux_utility_short_get>
 801868e:	0003      	movs	r3, r0
 8018690:	623b      	str	r3, [r7, #32]
    request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 8018692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018694:	3354      	adds	r3, #84	@ 0x54
 8018696:	3304      	adds	r3, #4
 8018698:	0018      	movs	r0, r3
 801869a:	f7ff fea6 	bl	80183ea <_ux_utility_short_get>
 801869e:	0003      	movs	r3, r0
 80186a0:	61fb      	str	r3, [r7, #28]
    request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 80186a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80186a4:	3354      	adds	r3, #84	@ 0x54
 80186a6:	3306      	adds	r3, #6
 80186a8:	0018      	movs	r0, r3
 80186aa:	f7ff fe9e 	bl	80183ea <_ux_utility_short_get>
 80186ae:	0003      	movs	r3, r0
 80186b0:	61bb      	str	r3, [r7, #24]

    /* Duration - upper byte of wValue.  */
    duration       =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE + 1);
 80186b2:	2317      	movs	r3, #23
 80186b4:	18fb      	adds	r3, r7, r3
 80186b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80186b8:	2157      	movs	r1, #87	@ 0x57
 80186ba:	5c52      	ldrb	r2, [r2, r1]
 80186bc:	701a      	strb	r2, [r3, #0]
    
     /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 80186be:	687b      	ldr	r3, [r7, #4]
 80186c0:	6a1b      	ldr	r3, [r3, #32]
 80186c2:	613b      	str	r3, [r7, #16]
    
    /* Get the storage instance from this class container.  */
    hid =  (UX_SLAVE_CLASS_HID *) class -> ux_slave_class_instance;
 80186c4:	693b      	ldr	r3, [r7, #16]
 80186c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80186c8:	60fb      	str	r3, [r7, #12]

    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 80186ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80186cc:	2b0b      	cmp	r3, #11
 80186ce:	d900      	bls.n	80186d2 <_ux_device_class_hid_control_request+0x6e>
 80186d0:	e079      	b.n	80187c6 <_ux_device_class_hid_control_request+0x162>
 80186d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80186d4:	009a      	lsls	r2, r3, #2
 80186d6:	4b41      	ldr	r3, [pc, #260]	@ (80187dc <_ux_device_class_hid_control_request+0x178>)
 80186d8:	18d3      	adds	r3, r2, r3
 80186da:	681b      	ldr	r3, [r3, #0]
 80186dc:	469f      	mov	pc, r3
    {

        case UX_DEVICE_CLASS_HID_COMMAND_GET_REPORT:

            /* Send the requested report to the host.  */
            _ux_device_class_hid_report_get(hid, request_value, request_index, request_length);
 80186de:	69bb      	ldr	r3, [r7, #24]
 80186e0:	69fa      	ldr	r2, [r7, #28]
 80186e2:	6a39      	ldr	r1, [r7, #32]
 80186e4:	68f8      	ldr	r0, [r7, #12]
 80186e6:	f000 fbc1 	bl	8018e6c <_ux_device_class_hid_report_get>
            break;
 80186ea:	e06f      	b.n	80187cc <_ux_device_class_hid_control_request+0x168>

        case UX_DEVICE_CLASS_HID_COMMAND_SET_REPORT:

            /* Extract the descriptor type.  */
            descriptor_type =  (request_value & 0xff00) >> 8;
 80186ec:	6a3b      	ldr	r3, [r7, #32]
 80186ee:	0a1b      	lsrs	r3, r3, #8
 80186f0:	22ff      	movs	r2, #255	@ 0xff
 80186f2:	4013      	ands	r3, r2
 80186f4:	60bb      	str	r3, [r7, #8]

            /* Get the requested report from the host.  */
            _ux_device_class_hid_report_set(hid, descriptor_type, request_index, request_length);
 80186f6:	69bb      	ldr	r3, [r7, #24]
 80186f8:	69fa      	ldr	r2, [r7, #28]
 80186fa:	68b9      	ldr	r1, [r7, #8]
 80186fc:	68f8      	ldr	r0, [r7, #12]
 80186fe:	f000 fc4b 	bl	8018f98 <_ux_device_class_hid_report_set>
            break;
 8018702:	e063      	b.n	80187cc <_ux_device_class_hid_control_request+0x168>

        case UX_GET_DESCRIPTOR:

            /* Send the requested descriptor to the host.  */
            _ux_device_class_hid_descriptor_send(hid, request_value, request_index, request_length);
 8018704:	69bb      	ldr	r3, [r7, #24]
 8018706:	69fa      	ldr	r2, [r7, #28]
 8018708:	6a39      	ldr	r1, [r7, #32]
 801870a:	68f8      	ldr	r0, [r7, #12]
 801870c:	f000 f886 	bl	801881c <_ux_device_class_hid_descriptor_send>
            break;            
 8018710:	e05c      	b.n	80187cc <_ux_device_class_hid_control_request+0x168>
        case UX_DEVICE_CLASS_HID_COMMAND_GET_IDLE:
        case UX_DEVICE_CLASS_HID_COMMAND_SET_IDLE:

            /* Ignore Report ID for now.  */

            if (request == UX_DEVICE_CLASS_HID_COMMAND_GET_IDLE)
 8018712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018714:	2b02      	cmp	r3, #2
 8018716:	d10c      	bne.n	8018732 <_ux_device_class_hid_control_request+0xce>
            {

                /* Send the idle rate.  */
                *transfer_request -> ux_slave_transfer_request_data_pointer = (UCHAR)hid -> ux_device_class_hid_event_idle_rate;
 8018718:	68fb      	ldr	r3, [r7, #12]
 801871a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 801871c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801871e:	68db      	ldr	r3, [r3, #12]
 8018720:	b2d2      	uxtb	r2, r2
 8018722:	701a      	strb	r2, [r3, #0]
                _ux_device_stack_transfer_request(transfer_request, 1, request_length);
 8018724:	69ba      	ldr	r2, [r7, #24]
 8018726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018728:	2101      	movs	r1, #1
 801872a:	0018      	movs	r0, r3
 801872c:	f004 fc56 	bl	801cfdc <_ux_device_stack_transfer_request>
                        _ux_utility_event_flags_set(&hid -> ux_device_class_hid_event_flags_group, UX_DEVICE_CLASS_HID_NEW_IDLE_RATE, UX_OR);
#endif
                    }
                }
            }
            break;
 8018730:	e04b      	b.n	80187ca <_ux_device_class_hid_control_request+0x166>
                if ((UCHAR)hid -> ux_device_class_hid_event_idle_rate != duration)
 8018732:	68fb      	ldr	r3, [r7, #12]
 8018734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8018736:	b2db      	uxtb	r3, r3
 8018738:	2117      	movs	r1, #23
 801873a:	187a      	adds	r2, r7, r1
 801873c:	7812      	ldrb	r2, [r2, #0]
 801873e:	429a      	cmp	r2, r3
 8018740:	d043      	beq.n	80187ca <_ux_device_class_hid_control_request+0x166>
                    hid -> ux_device_class_hid_event_idle_rate = duration;
 8018742:	187b      	adds	r3, r7, r1
 8018744:	781a      	ldrb	r2, [r3, #0]
 8018746:	68fb      	ldr	r3, [r7, #12]
 8018748:	64da      	str	r2, [r3, #76]	@ 0x4c
                    if (duration == 0)
 801874a:	187b      	adds	r3, r7, r1
 801874c:	781b      	ldrb	r3, [r3, #0]
 801874e:	2b00      	cmp	r3, #0
 8018750:	d104      	bne.n	801875c <_ux_device_class_hid_control_request+0xf8>
                        hid -> ux_device_class_hid_event_wait_timeout = UX_WAIT_FOREVER;
 8018752:	68fb      	ldr	r3, [r7, #12]
 8018754:	2201      	movs	r2, #1
 8018756:	4252      	negs	r2, r2
 8018758:	651a      	str	r2, [r3, #80]	@ 0x50
            break;
 801875a:	e036      	b.n	80187ca <_ux_device_class_hid_control_request+0x166>
                        hid -> ux_device_class_hid_event_wait_timeout = (ULONG)UX_MS_TO_TICK((ULONG)duration << 2u);
 801875c:	2317      	movs	r3, #23
 801875e:	18fb      	adds	r3, r7, r3
 8018760:	781a      	ldrb	r2, [r3, #0]
 8018762:	0013      	movs	r3, r2
 8018764:	009b      	lsls	r3, r3, #2
 8018766:	189b      	adds	r3, r3, r2
 8018768:	009a      	lsls	r2, r3, #2
 801876a:	189b      	adds	r3, r3, r2
 801876c:	011b      	lsls	r3, r3, #4
 801876e:	001a      	movs	r2, r3
 8018770:	23fa      	movs	r3, #250	@ 0xfa
 8018772:	0099      	lsls	r1, r3, #2
 8018774:	0010      	movs	r0, r2
 8018776:	f7ed fe65 	bl	8006444 <__udivsi3>
 801877a:	0003      	movs	r3, r0
 801877c:	001a      	movs	r2, r3
 801877e:	68fb      	ldr	r3, [r7, #12]
 8018780:	651a      	str	r2, [r3, #80]	@ 0x50
                        if (hid -> ux_device_class_hid_event_wait_timeout == 0)
 8018782:	68fb      	ldr	r3, [r7, #12]
 8018784:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018786:	2b00      	cmp	r3, #0
 8018788:	d104      	bne.n	8018794 <_ux_device_class_hid_control_request+0x130>
                            hid -> ux_device_class_hid_event_wait_timeout ++;
 801878a:	68fb      	ldr	r3, [r7, #12]
 801878c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801878e:	1c5a      	adds	r2, r3, #1
 8018790:	68fb      	ldr	r3, [r7, #12]
 8018792:	651a      	str	r2, [r3, #80]	@ 0x50
                        _ux_utility_event_flags_set(&hid -> ux_device_class_hid_event_flags_group, UX_DEVICE_CLASS_HID_NEW_IDLE_RATE, UX_OR);
 8018794:	68fb      	ldr	r3, [r7, #12]
 8018796:	3328      	adds	r3, #40	@ 0x28
 8018798:	2200      	movs	r2, #0
 801879a:	2102      	movs	r1, #2
 801879c:	0018      	movs	r0, r3
 801879e:	f7ff fa66 	bl	8017c6e <_ux_utility_event_flags_set>
            break;
 80187a2:	e012      	b.n	80187ca <_ux_device_class_hid_control_request+0x166>

        case UX_DEVICE_CLASS_HID_COMMAND_GET_PROTOCOL:

            /* Send the protocol.  */
            *transfer_request -> ux_slave_transfer_request_data_pointer = (UCHAR)hid -> ux_device_class_hid_protocol;
 80187a4:	68fb      	ldr	r3, [r7, #12]
 80187a6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80187a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187aa:	68db      	ldr	r3, [r3, #12]
 80187ac:	b2d2      	uxtb	r2, r2
 80187ae:	701a      	strb	r2, [r3, #0]
            _ux_device_stack_transfer_request(transfer_request, 1, request_length);
 80187b0:	69ba      	ldr	r2, [r7, #24]
 80187b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80187b4:	2101      	movs	r1, #1
 80187b6:	0018      	movs	r0, r3
 80187b8:	f004 fc10 	bl	801cfdc <_ux_device_stack_transfer_request>
            break;
 80187bc:	e006      	b.n	80187cc <_ux_device_class_hid_control_request+0x168>

        case UX_DEVICE_CLASS_HID_COMMAND_SET_PROTOCOL:

            /* Accept the protocol.  */
            hid -> ux_device_class_hid_protocol = request_value;
 80187be:	68fb      	ldr	r3, [r7, #12]
 80187c0:	6a3a      	ldr	r2, [r7, #32]
 80187c2:	655a      	str	r2, [r3, #84]	@ 0x54
            break;
 80187c4:	e002      	b.n	80187cc <_ux_device_class_hid_control_request+0x168>

        default:

            /* Unknown function. It's not handled.  */
            return(UX_ERROR);
 80187c6:	23ff      	movs	r3, #255	@ 0xff
 80187c8:	e001      	b.n	80187ce <_ux_device_class_hid_control_request+0x16a>
            break;
 80187ca:	46c0      	nop			@ (mov r8, r8)
    }

    /* It's handled.  */
    return(UX_SUCCESS);
 80187cc:	2300      	movs	r3, #0
}
 80187ce:	0018      	movs	r0, r3
 80187d0:	46bd      	mov	sp, r7
 80187d2:	b00c      	add	sp, #48	@ 0x30
 80187d4:	bd80      	pop	{r7, pc}
 80187d6:	46c0      	nop			@ (mov r8, r8)
 80187d8:	200118cc 	.word	0x200118cc
 80187dc:	0801f064 	.word	0x0801f064

080187e0 <_ux_device_class_hid_deactivate>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 80187e0:	b580      	push	{r7, lr}
 80187e2:	b084      	sub	sp, #16
 80187e4:	af00      	add	r7, sp, #0
 80187e6:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_HID         *hid;
UX_SLAVE_CLASS             *class;

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 80187e8:	687b      	ldr	r3, [r7, #4]
 80187ea:	6a1b      	ldr	r3, [r3, #32]
 80187ec:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    hid = (UX_SLAVE_CLASS_HID *) class -> ux_slave_class_instance;
 80187ee:	68fb      	ldr	r3, [r7, #12]
 80187f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80187f2:	60bb      	str	r3, [r7, #8]

    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(hid -> ux_device_class_hid_interrupt_endpoint, UX_TRANSFER_BUS_RESET);
 80187f4:	68bb      	ldr	r3, [r7, #8]
 80187f6:	685b      	ldr	r3, [r3, #4]
 80187f8:	2126      	movs	r1, #38	@ 0x26
 80187fa:	0018      	movs	r0, r3
 80187fc:	f004 fbda 	bl	801cfb4 <_ux_device_stack_transfer_all_request_abort>

    /* If there is a deactivate function call it.  */
    if (hid -> ux_slave_class_hid_instance_deactivate != UX_NULL)
 8018800:	68bb      	ldr	r3, [r7, #8]
 8018802:	699b      	ldr	r3, [r3, #24]
 8018804:	2b00      	cmp	r3, #0
 8018806:	d004      	beq.n	8018812 <_ux_device_class_hid_deactivate+0x32>
    {
        /* Invoke the application.  */
        hid -> ux_slave_class_hid_instance_deactivate(hid);
 8018808:	68bb      	ldr	r3, [r7, #8]
 801880a:	699b      	ldr	r3, [r3, #24]
 801880c:	68ba      	ldr	r2, [r7, #8]
 801880e:	0010      	movs	r0, r2
 8018810:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(hid);

    /* Return completion status.  */
    return(UX_SUCCESS);
 8018812:	2300      	movs	r3, #0
}
 8018814:	0018      	movs	r0, r3
 8018816:	46bd      	mov	sp, r7
 8018818:	b004      	add	sp, #16
 801881a:	bd80      	pop	{r7, pc}

0801881c <_ux_device_class_hid_descriptor_send>:
/*                                            resulting in version 6.1.8  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_descriptor_send(UX_SLAVE_CLASS_HID *hid, ULONG descriptor_type, 
                                            ULONG request_index, ULONG host_length)
{
 801881c:	b580      	push	{r7, lr}
 801881e:	b08e      	sub	sp, #56	@ 0x38
 8018820:	af00      	add	r7, sp, #0
 8018822:	60f8      	str	r0, [r7, #12]
 8018824:	60b9      	str	r1, [r7, #8]
 8018826:	607a      	str	r2, [r7, #4]
 8018828:	603b      	str	r3, [r7, #0]
UX_SLAVE_TRANSFER               *transfer_request;
UX_SLAVE_ENDPOINT               *endpoint;
UCHAR *                         device_framework;
UCHAR *                         device_framework_end;
ULONG                           descriptor_length;
UINT                            status =  UX_ERROR;
 801882a:	23ff      	movs	r3, #255	@ 0xff
 801882c:	633b      	str	r3, [r7, #48]	@ 0x30
ULONG                           length;
UCHAR                           interface_number = 0xFF;
 801882e:	232b      	movs	r3, #43	@ 0x2b
 8018830:	18fb      	adds	r3, r7, r3
 8018832:	22ff      	movs	r2, #255	@ 0xff
 8018834:	701a      	strb	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_DESCRIPTOR_SEND, hid, descriptor_type, request_index, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 8018836:	4b61      	ldr	r3, [pc, #388]	@ (80189bc <_ux_device_class_hid_descriptor_send+0x1a0>)
 8018838:	681b      	ldr	r3, [r3, #0]
 801883a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801883c:	4b5f      	ldr	r3, [pc, #380]	@ (80189bc <_ux_device_class_hid_descriptor_send+0x1a0>)
 801883e:	681b      	ldr	r3, [r3, #0]
 8018840:	3320      	adds	r3, #32
 8018842:	623b      	str	r3, [r7, #32]
    
    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8018844:	6a3b      	ldr	r3, [r7, #32]
 8018846:	333c      	adds	r3, #60	@ 0x3c
 8018848:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801884a:	69fb      	ldr	r3, [r7, #28]
 801884c:	3330      	adds	r3, #48	@ 0x30
 801884e:	61bb      	str	r3, [r7, #24]

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8018850:	69bb      	ldr	r3, [r7, #24]
 8018852:	2203      	movs	r2, #3
 8018854:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Shift the descriptor type in the low byte field.  */
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 8018856:	68bb      	ldr	r3, [r7, #8]
 8018858:	0a1b      	lsrs	r3, r3, #8
 801885a:	b2db      	uxtb	r3, r3
 801885c:	60bb      	str	r3, [r7, #8]

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 801885e:	68bb      	ldr	r3, [r7, #8]
 8018860:	2b21      	cmp	r3, #33	@ 0x21
 8018862:	d003      	beq.n	801886c <_ux_device_class_hid_descriptor_send+0x50>
 8018864:	68bb      	ldr	r3, [r7, #8]
 8018866:	2b22      	cmp	r3, #34	@ 0x22
 8018868:	d069      	beq.n	801893e <_ux_device_class_hid_descriptor_send+0x122>
 801886a:	e098      	b.n	801899e <_ux_device_class_hid_descriptor_send+0x182>
    {

    case UX_DEVICE_CLASS_HID_DESCRIPTOR_HID:
    
        /* We should have a HID descriptor as part of the config descriptor.  */
        device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801886c:	4b53      	ldr	r3, [pc, #332]	@ (80189bc <_ux_device_class_hid_descriptor_send+0x1a0>)
 801886e:	681a      	ldr	r2, [r3, #0]
 8018870:	2394      	movs	r3, #148	@ 0x94
 8018872:	005b      	lsls	r3, r3, #1
 8018874:	58d3      	ldr	r3, [r2, r3]
 8018876:	637b      	str	r3, [r7, #52]	@ 0x34
        device_framework_end = device_framework + _ux_system_slave -> ux_system_slave_device_framework_length;
 8018878:	4b50      	ldr	r3, [pc, #320]	@ (80189bc <_ux_device_class_hid_descriptor_send+0x1a0>)
 801887a:	681a      	ldr	r2, [r3, #0]
 801887c:	2396      	movs	r3, #150	@ 0x96
 801887e:	005b      	lsls	r3, r3, #1
 8018880:	58d3      	ldr	r3, [r2, r3]
 8018882:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018884:	18d3      	adds	r3, r2, r3
 8018886:	613b      	str	r3, [r7, #16]

        /* Parse the device framework and locate the HID descriptor.  
           There is only one HID descriptor.  */
        while (device_framework < device_framework_end)
 8018888:	e048      	b.n	801891c <_ux_device_class_hid_descriptor_send+0x100>
        {

            /* Get the type of the current descriptor.  */
            descriptor_type =  *(device_framework + 1);
 801888a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801888c:	3301      	adds	r3, #1
 801888e:	781b      	ldrb	r3, [r3, #0]
 8018890:	60bb      	str	r3, [r7, #8]

            /* And its length.  */
            descriptor_length =  (ULONG) *device_framework;
 8018892:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018894:	781b      	ldrb	r3, [r3, #0]
 8018896:	617b      	str	r3, [r7, #20]

            /* Save interface number for later check.  */
            if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 8018898:	68bb      	ldr	r3, [r7, #8]
 801889a:	2b04      	cmp	r3, #4
 801889c:	d104      	bne.n	80188a8 <_ux_device_class_hid_descriptor_send+0x8c>
                interface_number = *(device_framework + 2);
 801889e:	232b      	movs	r3, #43	@ 0x2b
 80188a0:	18fb      	adds	r3, r7, r3
 80188a2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80188a4:	7892      	ldrb	r2, [r2, #2]
 80188a6:	701a      	strb	r2, [r3, #0]

            /* Check if this is a HID report descriptor.  */
            if ((descriptor_type == UX_DEVICE_CLASS_HID_DESCRIPTOR_HID) &&
 80188a8:	68bb      	ldr	r3, [r7, #8]
 80188aa:	2b21      	cmp	r3, #33	@ 0x21
 80188ac:	d132      	bne.n	8018914 <_ux_device_class_hid_descriptor_send+0xf8>
                (interface_number == (UCHAR)request_index))
 80188ae:	687b      	ldr	r3, [r7, #4]
 80188b0:	b2db      	uxtb	r3, r3
            if ((descriptor_type == UX_DEVICE_CLASS_HID_DESCRIPTOR_HID) &&
 80188b2:	222b      	movs	r2, #43	@ 0x2b
 80188b4:	18ba      	adds	r2, r7, r2
 80188b6:	7812      	ldrb	r2, [r2, #0]
 80188b8:	429a      	cmp	r2, r3
 80188ba:	d12b      	bne.n	8018914 <_ux_device_class_hid_descriptor_send+0xf8>
            {

                /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
                   and do not return more than what is allowed.  */
                if (descriptor_length < host_length)
 80188bc:	697a      	ldr	r2, [r7, #20]
 80188be:	683b      	ldr	r3, [r7, #0]
 80188c0:	429a      	cmp	r2, r3
 80188c2:	d202      	bcs.n	80188ca <_ux_device_class_hid_descriptor_send+0xae>
                    length =  descriptor_length;
 80188c4:	697b      	ldr	r3, [r7, #20]
 80188c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80188c8:	e001      	b.n	80188ce <_ux_device_class_hid_descriptor_send+0xb2>
                else                            
                    length =  host_length;                
 80188ca:	683b      	ldr	r3, [r7, #0]
 80188cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

                /* Check buffer length, since descriptor length may exceed buffer...  */
                if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 80188ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80188d0:	2380      	movs	r3, #128	@ 0x80
 80188d2:	005b      	lsls	r3, r3, #1
 80188d4:	429a      	cmp	r2, r3
 80188d6:	d90d      	bls.n	80188f4 <_ux_device_class_hid_descriptor_send+0xd8>
                {

                    /* Error trap. */
                    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_MEMORY_INSUFFICIENT);
 80188d8:	2212      	movs	r2, #18
 80188da:	2107      	movs	r1, #7
 80188dc:	2002      	movs	r0, #2
 80188de:	f7ff f859 	bl	8017994 <_ux_system_error_handler>

                    /* If trace is enabled, insert this event into the trace buffer.  */
                    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, hid, 0, 0, UX_TRACE_ERRORS, 0, 0)

                    /* Stall the endpoint.  */
                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 80188e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80188e4:	699b      	ldr	r3, [r3, #24]
 80188e6:	69fa      	ldr	r2, [r7, #28]
 80188e8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80188ea:	2114      	movs	r1, #20
 80188ec:	4798      	blx	r3
 80188ee:	0003      	movs	r3, r0
 80188f0:	633b      	str	r3, [r7, #48]	@ 0x30
                    break;
 80188f2:	e017      	b.n	8018924 <_ux_device_class_hid_descriptor_send+0x108>
                }

                /* Copy the device descriptor into the transfer request memory.  */
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 80188f4:	69bb      	ldr	r3, [r7, #24]
 80188f6:	68db      	ldr	r3, [r3, #12]
 80188f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80188fa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80188fc:	0018      	movs	r0, r3
 80188fe:	f7ff fba7 	bl	8018050 <_ux_utility_memory_copy>
                                            device_framework, length); /* Use case of memcpy is verified. */

                /* We can return the configuration descriptor.  */
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 8018902:	683a      	ldr	r2, [r7, #0]
 8018904:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8018906:	69bb      	ldr	r3, [r7, #24]
 8018908:	0018      	movs	r0, r3
 801890a:	f004 fb67 	bl	801cfdc <_ux_device_stack_transfer_request>
 801890e:	0003      	movs	r3, r0
 8018910:	633b      	str	r3, [r7, #48]	@ 0x30
                break;
 8018912:	e007      	b.n	8018924 <_ux_device_class_hid_descriptor_send+0x108>
                
            }

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 8018914:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018916:	697b      	ldr	r3, [r7, #20]
 8018918:	18d3      	adds	r3, r2, r3
 801891a:	637b      	str	r3, [r7, #52]	@ 0x34
        while (device_framework < device_framework_end)
 801891c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801891e:	693b      	ldr	r3, [r7, #16]
 8018920:	429a      	cmp	r2, r3
 8018922:	d3b2      	bcc.n	801888a <_ux_device_class_hid_descriptor_send+0x6e>
        }

        /* Stall the endpoint if not found or corrupt.  */
        if (device_framework >= device_framework_end)
 8018924:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8018926:	693b      	ldr	r3, [r7, #16]
 8018928:	429a      	cmp	r2, r3
 801892a:	d340      	bcc.n	80189ae <_ux_device_class_hid_descriptor_send+0x192>
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801892c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801892e:	699b      	ldr	r3, [r3, #24]
 8018930:	69fa      	ldr	r2, [r7, #28]
 8018932:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8018934:	2114      	movs	r1, #20
 8018936:	4798      	blx	r3
 8018938:	0003      	movs	r3, r0
 801893a:	633b      	str	r3, [r7, #48]	@ 0x30

        break;
 801893c:	e037      	b.n	80189ae <_ux_device_class_hid_descriptor_send+0x192>

    case UX_DEVICE_CLASS_HID_DESCRIPTOR_REPORT:
        
        /* Get the length of entire configuration descriptor.  */
        descriptor_length =  hid -> ux_device_class_hid_report_length;
 801893e:	68fb      	ldr	r3, [r7, #12]
 8018940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018942:	617b      	str	r3, [r7, #20]

        /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
           and do not return more than what is allowed.  */
        if (descriptor_length < host_length)
 8018944:	697a      	ldr	r2, [r7, #20]
 8018946:	683b      	ldr	r3, [r7, #0]
 8018948:	429a      	cmp	r2, r3
 801894a:	d202      	bcs.n	8018952 <_ux_device_class_hid_descriptor_send+0x136>
            length =  descriptor_length;
 801894c:	697b      	ldr	r3, [r7, #20]
 801894e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018950:	e001      	b.n	8018956 <_ux_device_class_hid_descriptor_send+0x13a>
        else                            
            length =  host_length;                
 8018952:	683b      	ldr	r3, [r7, #0]
 8018954:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Check buffer length, since total descriptors length may exceed buffer...  */
        if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8018956:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018958:	2380      	movs	r3, #128	@ 0x80
 801895a:	005b      	lsls	r3, r3, #1
 801895c:	429a      	cmp	r2, r3
 801895e:	d90d      	bls.n	801897c <_ux_device_class_hid_descriptor_send+0x160>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_MEMORY_INSUFFICIENT);
 8018960:	2212      	movs	r2, #18
 8018962:	2107      	movs	r1, #7
 8018964:	2002      	movs	r0, #2
 8018966:	f7ff f815 	bl	8017994 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, hid, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* Stall the endpoint.  */
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801896a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801896c:	699b      	ldr	r3, [r3, #24]
 801896e:	69fa      	ldr	r2, [r7, #28]
 8018970:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8018972:	2114      	movs	r1, #20
 8018974:	4798      	blx	r3
 8018976:	0003      	movs	r3, r0
 8018978:	633b      	str	r3, [r7, #48]	@ 0x30
            break;
 801897a:	e019      	b.n	80189b0 <_ux_device_class_hid_descriptor_send+0x194>
        }

        /* Copy the device descriptor into the transfer request memory.  */
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 801897c:	69bb      	ldr	r3, [r7, #24]
 801897e:	68d8      	ldr	r0, [r3, #12]
                                    hid -> ux_device_class_hid_report_address, length); /* Use case of memcpy is verified. */
 8018980:	68fb      	ldr	r3, [r7, #12]
 8018982:	69db      	ldr	r3, [r3, #28]
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 8018984:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018986:	0019      	movs	r1, r3
 8018988:	f7ff fb62 	bl	8018050 <_ux_utility_memory_copy>

        /* We can return the report descriptor.  */
        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801898c:	683a      	ldr	r2, [r7, #0]
 801898e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8018990:	69bb      	ldr	r3, [r7, #24]
 8018992:	0018      	movs	r0, r3
 8018994:	f004 fb22 	bl	801cfdc <_ux_device_stack_transfer_request>
 8018998:	0003      	movs	r3, r0
 801899a:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801899c:	e008      	b.n	80189b0 <_ux_device_class_hid_descriptor_send+0x194>
        /* Not treated for now.  Fall through and Stall endpoint.  */
        
    default:

        /* Stall the endpoint.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801899e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80189a0:	699b      	ldr	r3, [r3, #24]
 80189a2:	69fa      	ldr	r2, [r7, #28]
 80189a4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80189a6:	2114      	movs	r1, #20
 80189a8:	4798      	blx	r3
        return(UX_ERROR);
 80189aa:	23ff      	movs	r3, #255	@ 0xff
 80189ac:	e001      	b.n	80189b2 <_ux_device_class_hid_descriptor_send+0x196>
        break;
 80189ae:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the status to the caller.  */
    return(status);
 80189b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 80189b2:	0018      	movs	r0, r3
 80189b4:	46bd      	mov	sp, r7
 80189b6:	b00e      	add	sp, #56	@ 0x38
 80189b8:	bd80      	pop	{r7, pc}
 80189ba:	46c0      	nop			@ (mov r8, r8)
 80189bc:	200118cc 	.word	0x200118cc

080189c0 <_ux_device_class_hid_entry>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_entry(UX_SLAVE_CLASS_COMMAND *command)
{
 80189c0:	b580      	push	{r7, lr}
 80189c2:	b084      	sub	sp, #16
 80189c4:	af00      	add	r7, sp, #0
 80189c6:	6078      	str	r0, [r7, #4]
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 80189c8:	687b      	ldr	r3, [r7, #4]
 80189ca:	681b      	ldr	r3, [r3, #0]
 80189cc:	2b07      	cmp	r3, #7
 80189ce:	d834      	bhi.n	8018a3a <_ux_device_class_hid_entry+0x7a>
 80189d0:	009a      	lsls	r2, r3, #2
 80189d2:	4b1c      	ldr	r3, [pc, #112]	@ (8018a44 <_ux_device_class_hid_entry+0x84>)
 80189d4:	18d3      	adds	r3, r2, r3
 80189d6:	681b      	ldr	r3, [r3, #0]
 80189d8:	469f      	mov	pc, r3
    {

    case UX_SLAVE_CLASS_COMMAND_INITIALIZE:

        /* Call the init function of the HID class.  */
        status =  _ux_device_class_hid_initialize(command);
 80189da:	687b      	ldr	r3, [r7, #4]
 80189dc:	0018      	movs	r0, r3
 80189de:	f000 f8e7 	bl	8018bb0 <_ux_device_class_hid_initialize>
 80189e2:	0003      	movs	r3, r0
 80189e4:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 80189e6:	68fb      	ldr	r3, [r7, #12]
 80189e8:	e028      	b.n	8018a3c <_ux_device_class_hid_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the init function of the HID class.  */
        status =  _ux_device_class_hid_uninitialize(command);
 80189ea:	687b      	ldr	r3, [r7, #4]
 80189ec:	0018      	movs	r0, r3
 80189ee:	f000 fb27 	bl	8019040 <_ux_device_class_hid_uninitialize>
 80189f2:	0003      	movs	r3, r0
 80189f4:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 80189f6:	68fb      	ldr	r3, [r7, #12]
 80189f8:	e020      	b.n	8018a3c <_ux_device_class_hid_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_DEVICE_CLASS_HID_CLASS)
 80189fa:	687b      	ldr	r3, [r7, #4]
 80189fc:	695b      	ldr	r3, [r3, #20]
 80189fe:	2b03      	cmp	r3, #3
 8018a00:	d101      	bne.n	8018a06 <_ux_device_class_hid_entry+0x46>
            return(UX_SUCCESS);
 8018a02:	2300      	movs	r3, #0
 8018a04:	e01a      	b.n	8018a3c <_ux_device_class_hid_entry+0x7c>
        else
            return(UX_NO_CLASS_MATCH);
 8018a06:	2357      	movs	r3, #87	@ 0x57
 8018a08:	e018      	b.n	8018a3c <_ux_device_class_hid_entry+0x7c>
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the hid thread needs to be activated.  */
        status =  _ux_device_class_hid_activate(command);
 8018a0a:	687b      	ldr	r3, [r7, #4]
 8018a0c:	0018      	movs	r0, r3
 8018a0e:	f7ff fdde 	bl	80185ce <_ux_device_class_hid_activate>
 8018a12:	0003      	movs	r3, r0
 8018a14:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 8018a16:	68fb      	ldr	r3, [r7, #12]
 8018a18:	e010      	b.n	8018a3c <_ux_device_class_hid_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the hid thread canceled.  */
        status =  _ux_device_class_hid_deactivate(command);
 8018a1a:	687b      	ldr	r3, [r7, #4]
 8018a1c:	0018      	movs	r0, r3
 8018a1e:	f7ff fedf 	bl	80187e0 <_ux_device_class_hid_deactivate>
 8018a22:	0003      	movs	r3, r0
 8018a24:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8018a26:	68fb      	ldr	r3, [r7, #12]
 8018a28:	e008      	b.n	8018a3c <_ux_device_class_hid_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_hid_control_request(command);
 8018a2a:	687b      	ldr	r3, [r7, #4]
 8018a2c:	0018      	movs	r0, r3
 8018a2e:	f7ff fe19 	bl	8018664 <_ux_device_class_hid_control_request>
 8018a32:	0003      	movs	r3, r0
 8018a34:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 8018a36:	68fb      	ldr	r3, [r7, #12]
 8018a38:	e000      	b.n	8018a3c <_ux_device_class_hid_entry+0x7c>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 8018a3a:	2354      	movs	r3, #84	@ 0x54
    }   
}
 8018a3c:	0018      	movs	r0, r3
 8018a3e:	46bd      	mov	sp, r7
 8018a40:	b004      	add	sp, #16
 8018a42:	bd80      	pop	{r7, pc}
 8018a44:	0801f094 	.word	0x0801f094

08018a48 <_ux_device_class_hid_event_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_event_get(UX_SLAVE_CLASS_HID *hid, 
                                      UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 8018a48:	b580      	push	{r7, lr}
 8018a4a:	b084      	sub	sp, #16
 8018a4c:	af00      	add	r7, sp, #0
 8018a4e:	6078      	str	r0, [r7, #4]
 8018a50:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_EVENT_GET, hid, hid_event, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Get the pointer to the device.  */                   
    device =  &_ux_system_slave -> ux_system_slave_device;
 8018a52:	4b21      	ldr	r3, [pc, #132]	@ (8018ad8 <_ux_device_class_hid_event_get+0x90>)
 8018a54:	681b      	ldr	r3, [r3, #0]
 8018a56:	3320      	adds	r3, #32
 8018a58:	60fb      	str	r3, [r7, #12]
    
    /* Check the device state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 8018a5a:	68fb      	ldr	r3, [r7, #12]
 8018a5c:	681b      	ldr	r3, [r3, #0]
 8018a5e:	2b03      	cmp	r3, #3
 8018a60:	d001      	beq.n	8018a66 <_ux_device_class_hid_event_get+0x1e>
        return(UX_DEVICE_HANDLE_UNKNOWN);
 8018a62:	2350      	movs	r3, #80	@ 0x50
 8018a64:	e033      	b.n	8018ace <_ux_device_class_hid_event_get+0x86>

    /* Check if the head and the tail of the event array is the same.  */
    if (hid -> ux_device_class_hid_event_array_head == 
 8018a66:	687b      	ldr	r3, [r7, #4]
 8018a68:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
        hid -> ux_device_class_hid_event_array_tail)
 8018a6a:	687b      	ldr	r3, [r7, #4]
 8018a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
    if (hid -> ux_device_class_hid_event_array_head == 
 8018a6e:	429a      	cmp	r2, r3
 8018a70:	d101      	bne.n	8018a76 <_ux_device_class_hid_event_get+0x2e>

        /* No event to report.  */
        return(UX_ERROR);        
 8018a72:	23ff      	movs	r3, #255	@ 0xff
 8018a74:	e02b      	b.n	8018ace <_ux_device_class_hid_event_get+0x86>

    /* There is an event to report, get the current pointer to the event.  */
    current_hid_event =  hid -> ux_device_class_hid_event_array_tail;
 8018a76:	687b      	ldr	r3, [r7, #4]
 8018a78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018a7a:	60bb      	str	r3, [r7, #8]

    /* Keep the event data length inside buffer area.  */
    if (current_hid_event -> ux_device_class_hid_event_length > UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH)
 8018a7c:	68bb      	ldr	r3, [r7, #8]
 8018a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018a80:	2b20      	cmp	r3, #32
 8018a82:	d902      	bls.n	8018a8a <_ux_device_class_hid_event_get+0x42>
        current_hid_event -> ux_device_class_hid_event_length = UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH;
 8018a84:	68bb      	ldr	r3, [r7, #8]
 8018a86:	2220      	movs	r2, #32
 8018a88:	629a      	str	r2, [r3, #40]	@ 0x28

    /* fill in the event structure from the user.  */
    hid_event -> ux_device_class_hid_event_length =  current_hid_event -> ux_device_class_hid_event_length;
 8018a8a:	68bb      	ldr	r3, [r7, #8]
 8018a8c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8018a8e:	683b      	ldr	r3, [r7, #0]
 8018a90:	629a      	str	r2, [r3, #40]	@ 0x28
    _ux_utility_memory_copy(hid_event -> ux_device_class_hid_event_buffer, current_hid_event -> ux_device_class_hid_event_buffer,
 8018a92:	683b      	ldr	r3, [r7, #0]
 8018a94:	3308      	adds	r3, #8
 8018a96:	0018      	movs	r0, r3
 8018a98:	68bb      	ldr	r3, [r7, #8]
 8018a9a:	3308      	adds	r3, #8
 8018a9c:	0019      	movs	r1, r3
 8018a9e:	68bb      	ldr	r3, [r7, #8]
 8018aa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018aa2:	001a      	movs	r2, r3
 8018aa4:	f7ff fad4 	bl	8018050 <_ux_utility_memory_copy>
                                current_hid_event -> ux_device_class_hid_event_length); /* Use case of memcpy is verified. */

    /* Adjust the tail pointer.  Check if we are at the end.  */
    if ((current_hid_event + 1) == hid -> ux_device_class_hid_event_array_end)
 8018aa8:	68bb      	ldr	r3, [r7, #8]
 8018aaa:	332c      	adds	r3, #44	@ 0x2c
 8018aac:	001a      	movs	r2, r3
 8018aae:	687b      	ldr	r3, [r7, #4]
 8018ab0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8018ab2:	429a      	cmp	r2, r3
 8018ab4:	d104      	bne.n	8018ac0 <_ux_device_class_hid_event_get+0x78>

        /* We are at the end, go back to the beginning.  */
        hid -> ux_device_class_hid_event_array_tail =  hid -> ux_device_class_hid_event_array;
 8018ab6:	687b      	ldr	r3, [r7, #4]
 8018ab8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018aba:	687b      	ldr	r3, [r7, #4]
 8018abc:	661a      	str	r2, [r3, #96]	@ 0x60
 8018abe:	e005      	b.n	8018acc <_ux_device_class_hid_event_get+0x84>
        
    else        
        /* We are not at the end, increment the tail position.  */
        hid -> ux_device_class_hid_event_array_tail++;
 8018ac0:	687b      	ldr	r3, [r7, #4]
 8018ac2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018ac4:	332c      	adds	r3, #44	@ 0x2c
 8018ac6:	001a      	movs	r2, r3
 8018ac8:	687b      	ldr	r3, [r7, #4]
 8018aca:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return event status to the user.  */
    return(UX_SUCCESS);
 8018acc:	2300      	movs	r3, #0
}
 8018ace:	0018      	movs	r0, r3
 8018ad0:	46bd      	mov	sp, r7
 8018ad2:	b004      	add	sp, #16
 8018ad4:	bd80      	pop	{r7, pc}
 8018ad6:	46c0      	nop			@ (mov r8, r8)
 8018ad8:	200118cc 	.word	0x200118cc

08018adc <_ux_device_class_hid_event_set>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_event_set(UX_SLAVE_CLASS_HID *hid, 
                                      UX_SLAVE_CLASS_HID_EVENT *hid_event)
{
 8018adc:	b580      	push	{r7, lr}
 8018ade:	b084      	sub	sp, #16
 8018ae0:	af00      	add	r7, sp, #0
 8018ae2:	6078      	str	r0, [r7, #4]
 8018ae4:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_EVENT_SET, hid, hid_event, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Current position of the head.  */
    current_hid_event =  hid -> ux_device_class_hid_event_array_head;
 8018ae6:	687b      	ldr	r3, [r7, #4]
 8018ae8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018aea:	60bb      	str	r3, [r7, #8]
    
    /* If the pointer is NULL, the round robin buffer has not been activated.  */
    if (current_hid_event == UX_NULL)
 8018aec:	68bb      	ldr	r3, [r7, #8]
 8018aee:	2b00      	cmp	r3, #0
 8018af0:	d101      	bne.n	8018af6 <_ux_device_class_hid_event_set+0x1a>
        return (UX_ERROR);
 8018af2:	23ff      	movs	r3, #255	@ 0xff
 8018af4:	e057      	b.n	8018ba6 <_ux_device_class_hid_event_set+0xca>
    
    /* Calculate the next position.  */
    if ((current_hid_event + 1) == hid -> ux_device_class_hid_event_array_end)
 8018af6:	68bb      	ldr	r3, [r7, #8]
 8018af8:	332c      	adds	r3, #44	@ 0x2c
 8018afa:	001a      	movs	r2, r3
 8018afc:	687b      	ldr	r3, [r7, #4]
 8018afe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8018b00:	429a      	cmp	r2, r3
 8018b02:	d103      	bne.n	8018b0c <_ux_device_class_hid_event_set+0x30>

        /* We are at the end, go back to the beginning.  */
        next_hid_event =  hid -> ux_device_class_hid_event_array;
 8018b04:	687b      	ldr	r3, [r7, #4]
 8018b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018b08:	60fb      	str	r3, [r7, #12]
 8018b0a:	e002      	b.n	8018b12 <_ux_device_class_hid_event_set+0x36>
        
    else        

        /* We are not at the end, increment the head position.  */
        next_hid_event = current_hid_event + 1;
 8018b0c:	68bb      	ldr	r3, [r7, #8]
 8018b0e:	332c      	adds	r3, #44	@ 0x2c
 8018b10:	60fb      	str	r3, [r7, #12]
    

    /* Any place left for this event ? */
    if (next_hid_event == hid -> ux_device_class_hid_event_array_tail)
 8018b12:	687b      	ldr	r3, [r7, #4]
 8018b14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018b16:	68fa      	ldr	r2, [r7, #12]
 8018b18:	429a      	cmp	r2, r3
 8018b1a:	d101      	bne.n	8018b20 <_ux_device_class_hid_event_set+0x44>
        return (UX_ERROR);
 8018b1c:	23ff      	movs	r3, #255	@ 0xff
 8018b1e:	e042      	b.n	8018ba6 <_ux_device_class_hid_event_set+0xca>

    /* There is an event to report, get the current pointer to the event.  */
    current_hid_event =  hid -> ux_device_class_hid_event_array_head;
 8018b20:	687b      	ldr	r3, [r7, #4]
 8018b22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8018b24:	60bb      	str	r3, [r7, #8]

    /* Update the head.  */
    hid -> ux_device_class_hid_event_array_head = next_hid_event;
 8018b26:	687b      	ldr	r3, [r7, #4]
 8018b28:	68fa      	ldr	r2, [r7, #12]
 8018b2a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Check if this event has a report ID.  */
    if (hid -> ux_device_class_hid_report_id == UX_TRUE)
 8018b2c:	687b      	ldr	r3, [r7, #4]
 8018b2e:	6a1b      	ldr	r3, [r3, #32]
 8018b30:	2b01      	cmp	r3, #1
 8018b32:	d121      	bne.n	8018b78 <_ux_device_class_hid_event_set+0x9c>
    {

        /* Yes, there's a report ID. Check to see if our event buffer can also
           fit the extra byte.  */
        if (hid_event -> ux_device_class_hid_event_length + 1 > UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH)
 8018b34:	683b      	ldr	r3, [r7, #0]
 8018b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018b38:	3301      	adds	r3, #1
 8018b3a:	2b20      	cmp	r3, #32
 8018b3c:	d906      	bls.n	8018b4c <_ux_device_class_hid_event_set+0x70>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_MEMORY_INSUFFICIENT);
 8018b3e:	2212      	movs	r2, #18
 8018b40:	2107      	movs	r1, #7
 8018b42:	2002      	movs	r0, #2
 8018b44:	f7fe ff26 	bl	8017994 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

            /* Return overflow error.  */
            return(UX_MEMORY_INSUFFICIENT);
 8018b48:	2312      	movs	r3, #18
 8018b4a:	e02c      	b.n	8018ba6 <_ux_device_class_hid_event_set+0xca>
        }

        /* Store the report ID.  */
        *current_hid_event -> ux_device_class_hid_event_buffer =  (UCHAR)(hid_event -> ux_device_class_hid_event_report_id);  
 8018b4c:	683b      	ldr	r3, [r7, #0]
 8018b4e:	681b      	ldr	r3, [r3, #0]
 8018b50:	b2da      	uxtb	r2, r3
 8018b52:	68bb      	ldr	r3, [r7, #8]
 8018b54:	721a      	strb	r2, [r3, #8]
                
        /* Store the data itself.  */
        _ux_utility_memory_copy(current_hid_event -> ux_device_class_hid_event_buffer + 1, hid_event -> ux_device_class_hid_event_buffer,
 8018b56:	68bb      	ldr	r3, [r7, #8]
 8018b58:	3308      	adds	r3, #8
 8018b5a:	1c58      	adds	r0, r3, #1
 8018b5c:	683b      	ldr	r3, [r7, #0]
 8018b5e:	3308      	adds	r3, #8
 8018b60:	0019      	movs	r1, r3
 8018b62:	683b      	ldr	r3, [r7, #0]
 8018b64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018b66:	001a      	movs	r2, r3
 8018b68:	f7ff fa72 	bl	8018050 <_ux_utility_memory_copy>
                                hid_event -> ux_device_class_hid_event_length); /* Use case of memcpy is verified. */
    
        /* fill in the event structure from the user.  */
        current_hid_event -> ux_device_class_hid_event_length =  hid_event -> ux_device_class_hid_event_length + 1;    
 8018b6c:	683b      	ldr	r3, [r7, #0]
 8018b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018b70:	1c5a      	adds	r2, r3, #1
 8018b72:	68bb      	ldr	r3, [r7, #8]
 8018b74:	629a      	str	r2, [r3, #40]	@ 0x28
 8018b76:	e00e      	b.n	8018b96 <_ux_device_class_hid_event_set+0xba>
    }
    else
    {
    
        /* No report ID to consider.  */
        _ux_utility_memory_copy(current_hid_event -> ux_device_class_hid_event_buffer, hid_event -> ux_device_class_hid_event_buffer,
 8018b78:	68bb      	ldr	r3, [r7, #8]
 8018b7a:	3308      	adds	r3, #8
 8018b7c:	0018      	movs	r0, r3
 8018b7e:	683b      	ldr	r3, [r7, #0]
 8018b80:	3308      	adds	r3, #8
 8018b82:	0019      	movs	r1, r3
 8018b84:	683b      	ldr	r3, [r7, #0]
 8018b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018b88:	001a      	movs	r2, r3
 8018b8a:	f7ff fa61 	bl	8018050 <_ux_utility_memory_copy>
                                hid_event -> ux_device_class_hid_event_length); /* Use case of memcpy is verified. */

        /* fill in the event structure from the user.  */
        current_hid_event -> ux_device_class_hid_event_length = hid_event -> ux_device_class_hid_event_length;    
 8018b8e:	683b      	ldr	r3, [r7, #0]
 8018b90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8018b92:	68bb      	ldr	r3, [r7, #8]
 8018b94:	629a      	str	r2, [r3, #40]	@ 0x28
        hid -> ux_device_class_hid_event_state != UX_STATE_EXIT)
        hid -> ux_device_class_hid_event_state = UX_STATE_RESET;
#else

    /* Set an event to wake up the interrupt thread.  */
    _ux_device_event_flags_set(&hid -> ux_device_class_hid_event_flags_group, UX_DEVICE_CLASS_HID_NEW_EVENT, UX_OR);                
 8018b96:	687b      	ldr	r3, [r7, #4]
 8018b98:	3328      	adds	r3, #40	@ 0x28
 8018b9a:	2200      	movs	r2, #0
 8018b9c:	2101      	movs	r1, #1
 8018b9e:	0018      	movs	r0, r3
 8018ba0:	f7ff f865 	bl	8017c6e <_ux_utility_event_flags_set>
#endif

    /* Return event status to the user.  */
    return(UX_SUCCESS);
 8018ba4:	2300      	movs	r3, #0
}
 8018ba6:	0018      	movs	r0, r3
 8018ba8:	46bd      	mov	sp, r7
 8018baa:	b004      	add	sp, #16
 8018bac:	bd80      	pop	{r7, pc}
	...

08018bb0 <_ux_device_class_hid_initialize>:
/*                                            added interrupt OUT support,*/
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_initialize(UX_SLAVE_CLASS_COMMAND *command)
{
 8018bb0:	b5b0      	push	{r4, r5, r7, lr}
 8018bb2:	b08c      	sub	sp, #48	@ 0x30
 8018bb4:	af06      	add	r7, sp, #24
 8018bb6:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_HID                      *hid;
UX_SLAVE_CLASS_HID_PARAMETER            *hid_parameter;
UX_SLAVE_CLASS                          *class;
UINT                                    status = UX_SUCCESS;
 8018bb8:	2300      	movs	r3, #0
 8018bba:	617b      	str	r3, [r7, #20]


    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8018bbc:	687b      	ldr	r3, [r7, #4]
 8018bbe:	6a1b      	ldr	r3, [r3, #32]
 8018bc0:	613b      	str	r3, [r7, #16]

    /* Create an instance of the device hid class.  */
    hid =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_HID));
 8018bc2:	2268      	movs	r2, #104	@ 0x68
 8018bc4:	2100      	movs	r1, #0
 8018bc6:	2000      	movs	r0, #0
 8018bc8:	f7ff f8fc 	bl	8017dc4 <_ux_utility_memory_allocate>
 8018bcc:	0003      	movs	r3, r0
 8018bce:	60fb      	str	r3, [r7, #12]

    /* Check for successful allocation.  */
    if (hid == UX_NULL)
 8018bd0:	68fb      	ldr	r3, [r7, #12]
 8018bd2:	2b00      	cmp	r3, #0
 8018bd4:	d101      	bne.n	8018bda <_ux_device_class_hid_initialize+0x2a>
        return(UX_MEMORY_INSUFFICIENT);
 8018bd6:	2312      	movs	r3, #18
 8018bd8:	e0ac      	b.n	8018d34 <_ux_device_class_hid_initialize+0x184>

    /* Save the address of the HID instance inside the HID container.  */
    class -> ux_slave_class_instance = (VOID *) hid;
 8018bda:	693b      	ldr	r3, [r7, #16]
 8018bdc:	68fa      	ldr	r2, [r7, #12]
 8018bde:	649a      	str	r2, [r3, #72]	@ 0x48

#if !defined(UX_DEVICE_STANDALONE)

    /* Allocate some memory for the thread stack. */
    class -> ux_slave_class_thread_stack =  
            _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, UX_DEVICE_CLASS_HID_THREAD_STACK_SIZE);
 8018be0:	2380      	movs	r3, #128	@ 0x80
 8018be2:	00db      	lsls	r3, r3, #3
 8018be4:	001a      	movs	r2, r3
 8018be6:	2100      	movs	r1, #0
 8018be8:	2000      	movs	r0, #0
 8018bea:	f7ff f8eb 	bl	8017dc4 <_ux_utility_memory_allocate>
 8018bee:	0001      	movs	r1, r0
    class -> ux_slave_class_thread_stack =  
 8018bf0:	693a      	ldr	r2, [r7, #16]
 8018bf2:	2380      	movs	r3, #128	@ 0x80
 8018bf4:	005b      	lsls	r3, r3, #1
 8018bf6:	50d1      	str	r1, [r2, r3]
    
    /* Check for successful allocation.  */
    if (class -> ux_slave_class_thread_stack == UX_NULL)
 8018bf8:	693a      	ldr	r2, [r7, #16]
 8018bfa:	2380      	movs	r3, #128	@ 0x80
 8018bfc:	005b      	lsls	r3, r3, #1
 8018bfe:	58d3      	ldr	r3, [r2, r3]
 8018c00:	2b00      	cmp	r3, #0
 8018c02:	d101      	bne.n	8018c08 <_ux_device_class_hid_initialize+0x58>
        status = UX_MEMORY_INSUFFICIENT;
 8018c04:	2312      	movs	r3, #18
 8018c06:	617b      	str	r3, [r7, #20]

    /* This instance needs to be running in a different thread. So start
       a new thread. We pass a pointer to the class to the new thread.  This thread
       does not start until we have a instance of the class. */
    if (status == UX_SUCCESS)
 8018c08:	697b      	ldr	r3, [r7, #20]
 8018c0a:	2b00      	cmp	r3, #0
 8018c0c:	d11b      	bne.n	8018c46 <_ux_device_class_hid_initialize+0x96>
        status =  _ux_device_thread_create(&class -> ux_slave_class_thread, "ux_slave_hid_thread", 
 8018c0e:	693b      	ldr	r3, [r7, #16]
 8018c10:	3350      	adds	r3, #80	@ 0x50
 8018c12:	0018      	movs	r0, r3
 8018c14:	693d      	ldr	r5, [r7, #16]
 8018c16:	693a      	ldr	r2, [r7, #16]
 8018c18:	2380      	movs	r3, #128	@ 0x80
 8018c1a:	005b      	lsls	r3, r3, #1
 8018c1c:	58d3      	ldr	r3, [r2, r3]
 8018c1e:	4c47      	ldr	r4, [pc, #284]	@ (8018d3c <_ux_device_class_hid_initialize+0x18c>)
 8018c20:	4947      	ldr	r1, [pc, #284]	@ (8018d40 <_ux_device_class_hid_initialize+0x190>)
 8018c22:	2200      	movs	r2, #0
 8018c24:	9205      	str	r2, [sp, #20]
 8018c26:	2200      	movs	r2, #0
 8018c28:	9204      	str	r2, [sp, #16]
 8018c2a:	2214      	movs	r2, #20
 8018c2c:	9203      	str	r2, [sp, #12]
 8018c2e:	2214      	movs	r2, #20
 8018c30:	9202      	str	r2, [sp, #8]
 8018c32:	2280      	movs	r2, #128	@ 0x80
 8018c34:	00d2      	lsls	r2, r2, #3
 8018c36:	9201      	str	r2, [sp, #4]
 8018c38:	9300      	str	r3, [sp, #0]
 8018c3a:	002b      	movs	r3, r5
 8018c3c:	0022      	movs	r2, r4
 8018c3e:	f7ff fc62 	bl	8018506 <_ux_utility_thread_create>
 8018c42:	0003      	movs	r3, r0
 8018c44:	617b      	str	r3, [r7, #20]
    /* Set task function.  */
    class -> ux_slave_class_task_function = _ux_device_class_hid_tasks_run;
#endif

    /* Check the creation of this thread.  */
    if (status == UX_SUCCESS)
 8018c46:	697b      	ldr	r3, [r7, #20]
 8018c48:	2b00      	cmp	r3, #0
 8018c4a:	d15c      	bne.n	8018d06 <_ux_device_class_hid_initialize+0x156>
#if !defined(UX_DEVICE_STANDALONE)
        UX_THREAD_EXTENSION_PTR_SET(&(class -> ux_slave_class_thread), class)
#endif

        /* Get the pointer to the application parameters for the hid class.  */
        hid_parameter =  command -> ux_slave_class_command_parameter;
 8018c4c:	687b      	ldr	r3, [r7, #4]
 8018c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018c50:	60bb      	str	r3, [r7, #8]

        /* Store all the application parameter information about the report.  */
        hid -> ux_device_class_hid_report_address             = hid_parameter -> ux_device_class_hid_parameter_report_address;
 8018c52:	68bb      	ldr	r3, [r7, #8]
 8018c54:	689a      	ldr	r2, [r3, #8]
 8018c56:	68fb      	ldr	r3, [r7, #12]
 8018c58:	61da      	str	r2, [r3, #28]
        hid -> ux_device_class_hid_report_length              = hid_parameter -> ux_device_class_hid_parameter_report_length;
 8018c5a:	68bb      	ldr	r3, [r7, #8]
 8018c5c:	691a      	ldr	r2, [r3, #16]
 8018c5e:	68fb      	ldr	r3, [r7, #12]
 8018c60:	625a      	str	r2, [r3, #36]	@ 0x24
        hid -> ux_device_class_hid_report_id                  = hid_parameter -> ux_device_class_hid_parameter_report_id;
 8018c62:	68bb      	ldr	r3, [r7, #8]
 8018c64:	68da      	ldr	r2, [r3, #12]
 8018c66:	68fb      	ldr	r3, [r7, #12]
 8018c68:	621a      	str	r2, [r3, #32]

        /* Store the callback function.  */
        hid -> ux_device_class_hid_callback                   = hid_parameter -> ux_device_class_hid_parameter_callback;
 8018c6a:	68bb      	ldr	r3, [r7, #8]
 8018c6c:	695a      	ldr	r2, [r3, #20]
 8018c6e:	68fb      	ldr	r3, [r7, #12]
 8018c70:	60da      	str	r2, [r3, #12]
        hid -> ux_device_class_hid_get_callback               = hid_parameter -> ux_device_class_hid_parameter_get_callback;
 8018c72:	68bb      	ldr	r3, [r7, #8]
 8018c74:	699a      	ldr	r2, [r3, #24]
 8018c76:	68fb      	ldr	r3, [r7, #12]
 8018c78:	611a      	str	r2, [r3, #16]

        /* Create the event array.  */
        hid -> ux_device_class_hid_event_array =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_HID_EVENT), UX_DEVICE_CLASS_HID_MAX_EVENTS_QUEUE);
 8018c7a:	2310      	movs	r3, #16
 8018c7c:	222c      	movs	r2, #44	@ 0x2c
 8018c7e:	2100      	movs	r1, #0
 8018c80:	2000      	movs	r0, #0
 8018c82:	f7ff f9a7 	bl	8017fd4 <_ux_utility_memory_allocate_mulc_safe>
 8018c86:	0002      	movs	r2, r0
 8018c88:	68fb      	ldr	r3, [r7, #12]
 8018c8a:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Check for successful allocation.  */
        if (hid -> ux_device_class_hid_event_array != UX_NULL)
 8018c8c:	68fb      	ldr	r3, [r7, #12]
 8018c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018c90:	2b00      	cmp	r3, #0
 8018c92:	d030      	beq.n	8018cf6 <_ux_device_class_hid_initialize+0x146>
        {

            /* Initialize the head and tail of the notification round robin buffers. 
               At first, the head and tail are pointing to the beginning of the array.  */
            hid -> ux_device_class_hid_event_array_head =  hid -> ux_device_class_hid_event_array;
 8018c94:	68fb      	ldr	r3, [r7, #12]
 8018c96:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018c98:	68fb      	ldr	r3, [r7, #12]
 8018c9a:	65da      	str	r2, [r3, #92]	@ 0x5c
            hid -> ux_device_class_hid_event_array_tail =  hid -> ux_device_class_hid_event_array;
 8018c9c:	68fb      	ldr	r3, [r7, #12]
 8018c9e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8018ca0:	68fb      	ldr	r3, [r7, #12]
 8018ca2:	661a      	str	r2, [r3, #96]	@ 0x60
            hid -> ux_device_class_hid_event_array_end  =  hid -> ux_device_class_hid_event_array + UX_DEVICE_CLASS_HID_MAX_EVENTS_QUEUE;
 8018ca4:	68fb      	ldr	r3, [r7, #12]
 8018ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018ca8:	22b0      	movs	r2, #176	@ 0xb0
 8018caa:	0092      	lsls	r2, r2, #2
 8018cac:	189a      	adds	r2, r3, r2
 8018cae:	68fb      	ldr	r3, [r7, #12]
 8018cb0:	665a      	str	r2, [r3, #100]	@ 0x64

            /* Store the start and stop signals if needed by the application.  */
            hid -> ux_slave_class_hid_instance_activate = hid_parameter -> ux_slave_class_hid_instance_activate;
 8018cb2:	68bb      	ldr	r3, [r7, #8]
 8018cb4:	681a      	ldr	r2, [r3, #0]
 8018cb6:	68fb      	ldr	r3, [r7, #12]
 8018cb8:	615a      	str	r2, [r3, #20]
            hid -> ux_slave_class_hid_instance_deactivate = hid_parameter -> ux_slave_class_hid_instance_deactivate;
 8018cba:	68bb      	ldr	r3, [r7, #8]
 8018cbc:	685a      	ldr	r2, [r3, #4]
 8018cbe:	68fb      	ldr	r3, [r7, #12]
 8018cc0:	619a      	str	r2, [r3, #24]

            /* By default no event wait timeout.  */
            hid -> ux_device_class_hid_event_wait_timeout = UX_WAIT_FOREVER;
 8018cc2:	68fb      	ldr	r3, [r7, #12]
 8018cc4:	2201      	movs	r2, #1
 8018cc6:	4252      	negs	r2, r2
 8018cc8:	651a      	str	r2, [r3, #80]	@ 0x50

            return(UX_SUCCESS);
#else

            /* Create a event flag group for the hid class to synchronize with the event interrupt thread.  */
            status =  _ux_utility_event_flags_create(&hid -> ux_device_class_hid_event_flags_group, "ux_device_class_hid_event_flag");
 8018cca:	68fb      	ldr	r3, [r7, #12]
 8018ccc:	3328      	adds	r3, #40	@ 0x28
 8018cce:	4a1d      	ldr	r2, [pc, #116]	@ (8018d44 <_ux_device_class_hid_initialize+0x194>)
 8018cd0:	0011      	movs	r1, r2
 8018cd2:	0018      	movs	r0, r3
 8018cd4:	f7fe ff87 	bl	8017be6 <_ux_utility_event_flags_create>
 8018cd8:	0003      	movs	r3, r0
 8018cda:	617b      	str	r3, [r7, #20]

            /* Check status.  */
            if (status == UX_SUCCESS)
 8018cdc:	697b      	ldr	r3, [r7, #20]
 8018cde:	2b00      	cmp	r3, #0
 8018ce0:	d101      	bne.n	8018ce6 <_ux_device_class_hid_initialize+0x136>

                /* There is error, delete event flags.  */
                _ux_utility_event_flags_delete(&hid -> ux_device_class_hid_event_flags_group);
#endif
#else
                return(status);
 8018ce2:	697b      	ldr	r3, [r7, #20]
 8018ce4:	e026      	b.n	8018d34 <_ux_device_class_hid_initialize+0x184>

            }
            else

                /* It's event error. */
                status =  UX_EVENT_ERROR;
 8018ce6:	2318      	movs	r3, #24
 8018ce8:	617b      	str	r3, [r7, #20]

            /* Free allocated event array memory.  */
            _ux_utility_memory_free(hid -> ux_device_class_hid_event_array);
 8018cea:	68fb      	ldr	r3, [r7, #12]
 8018cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018cee:	0018      	movs	r0, r3
 8018cf0:	f7ff f9ca 	bl	8018088 <_ux_utility_memory_free>
 8018cf4:	e001      	b.n	8018cfa <_ux_device_class_hid_initialize+0x14a>
#endif
        }
        else
            status =  UX_MEMORY_INSUFFICIENT;
 8018cf6:	2312      	movs	r3, #18
 8018cf8:	617b      	str	r3, [r7, #20]

#if !defined(UX_DEVICE_STANDALONE)

        /* Delete thread.  */
        _ux_device_thread_delete(&class -> ux_slave_class_thread);
 8018cfa:	693b      	ldr	r3, [r7, #16]
 8018cfc:	3350      	adds	r3, #80	@ 0x50
 8018cfe:	0018      	movs	r0, r3
 8018d00:	f7ff fc2d 	bl	801855e <_ux_utility_thread_delete>
 8018d04:	e001      	b.n	8018d0a <_ux_device_class_hid_initialize+0x15a>
#endif
    }
    else
        status = (UX_THREAD_ERROR);
 8018d06:	2316      	movs	r3, #22
 8018d08:	617b      	str	r3, [r7, #20]

#if !defined(UX_DEVICE_STANDALONE)

    /* Free stack. */
    if (class -> ux_slave_class_thread_stack)
 8018d0a:	693a      	ldr	r2, [r7, #16]
 8018d0c:	2380      	movs	r3, #128	@ 0x80
 8018d0e:	005b      	lsls	r3, r3, #1
 8018d10:	58d3      	ldr	r3, [r2, r3]
 8018d12:	2b00      	cmp	r3, #0
 8018d14:	d006      	beq.n	8018d24 <_ux_device_class_hid_initialize+0x174>
        _ux_utility_memory_free(class -> ux_slave_class_thread_stack);
 8018d16:	693a      	ldr	r2, [r7, #16]
 8018d18:	2380      	movs	r3, #128	@ 0x80
 8018d1a:	005b      	lsls	r3, r3, #1
 8018d1c:	58d3      	ldr	r3, [r2, r3]
 8018d1e:	0018      	movs	r0, r3
 8018d20:	f7ff f9b2 	bl	8018088 <_ux_utility_memory_free>
#endif

    /* Unmount instance. */
    class -> ux_slave_class_instance =  UX_NULL;
 8018d24:	693b      	ldr	r3, [r7, #16]
 8018d26:	2200      	movs	r2, #0
 8018d28:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Free HID instance. */
    _ux_utility_memory_free(hid);
 8018d2a:	68fb      	ldr	r3, [r7, #12]
 8018d2c:	0018      	movs	r0, r3
 8018d2e:	f7ff f9ab 	bl	8018088 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 8018d32:	697b      	ldr	r3, [r7, #20]
}
 8018d34:	0018      	movs	r0, r3
 8018d36:	46bd      	mov	sp, r7
 8018d38:	b006      	add	sp, #24
 8018d3a:	bdb0      	pop	{r4, r5, r7, pc}
 8018d3c:	08018d49 	.word	0x08018d49
 8018d40:	0801ee38 	.word	0x0801ee38
 8018d44:	0801ee4c 	.word	0x0801ee4c

08018d48 <_ux_device_class_hid_interrupt_thread>:
/*                                            off for standalone compile, */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_device_class_hid_interrupt_thread(ULONG hid_class)
{
 8018d48:	b590      	push	{r4, r7, lr}
 8018d4a:	b097      	sub	sp, #92	@ 0x5c
 8018d4c:	af02      	add	r7, sp, #8
 8018d4e:	6078      	str	r0, [r7, #4]
UCHAR                       *buffer;
ULONG                       actual_flags;


    /* Cast properly the hid instance.  */
    UX_THREAD_EXTENSION_PTR_GET(class, UX_SLAVE_CLASS, hid_class)
 8018d50:	687b      	ldr	r3, [r7, #4]
 8018d52:	64fb      	str	r3, [r7, #76]	@ 0x4c
    
    /* Get the hid instance from this class container.  */
    hid =  (UX_SLAVE_CLASS_HID *) class -> ux_slave_class_instance;
 8018d54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018d56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8018d58:	64bb      	str	r3, [r7, #72]	@ 0x48
    
    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8018d5a:	4b43      	ldr	r3, [pc, #268]	@ (8018e68 <_ux_device_class_hid_interrupt_thread+0x120>)
 8018d5c:	681b      	ldr	r3, [r3, #0]
 8018d5e:	3320      	adds	r3, #32
 8018d60:	647b      	str	r3, [r7, #68]	@ 0x44
    /* This thread runs forever but can be suspended or resumed.  */
    while(1)
    {

        /* All HID events are on the interrupt endpoint IN, from the host.  */
        transfer_request_in =  &hid -> ux_device_class_hid_interrupt_endpoint -> ux_slave_endpoint_transfer_request;
 8018d62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018d64:	685b      	ldr	r3, [r3, #4]
 8018d66:	3330      	adds	r3, #48	@ 0x30
 8018d68:	643b      	str	r3, [r7, #64]	@ 0x40

        /* As long as the device is in the CONFIGURED state.  */
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8018d6a:	e070      	b.n	8018e4e <_ux_device_class_hid_interrupt_thread+0x106>
        { 

            /* Wait until we have a event sent by the application
               or a change in the idle state to send last or empty report.  */
            status =  _ux_utility_event_flags_get(&hid -> ux_device_class_hid_event_flags_group,
 8018d6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018d6e:	3328      	adds	r3, #40	@ 0x28
 8018d70:	0018      	movs	r0, r3
 8018d72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018d74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8018d76:	2208      	movs	r2, #8
 8018d78:	18ba      	adds	r2, r7, r2
 8018d7a:	9300      	str	r3, [sp, #0]
 8018d7c:	0013      	movs	r3, r2
 8018d7e:	2201      	movs	r2, #1
 8018d80:	2103      	movs	r1, #3
 8018d82:	f7fe ff59 	bl	8017c38 <_ux_utility_event_flags_get>
 8018d86:	0003      	movs	r3, r0
 8018d88:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                                    UX_DEVICE_CLASS_HID_EVENTS_MASK, UX_OR_CLEAR, &actual_flags,
                                                    hid -> ux_device_class_hid_event_wait_timeout);

            /* If there is no event, check if we have timeout defined.  */
            if (status == UX_NO_EVENTS)
 8018d8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018d8c:	2b07      	cmp	r3, #7
 8018d8e:	d126      	bne.n	8018dde <_ux_device_class_hid_interrupt_thread+0x96>
            {

                /* There is no event exists on timeout, insert last.  */

                /* Check if no request been ready.  */
                if (transfer_request_in -> ux_slave_transfer_request_requested_length == 0)
 8018d90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018d92:	695b      	ldr	r3, [r3, #20]
 8018d94:	2b00      	cmp	r3, #0
 8018d96:	d10b      	bne.n	8018db0 <_ux_device_class_hid_interrupt_thread+0x68>
                {

                    /* Assume the request use whole interrupt transfer payload.  */
                    transfer_request_in -> ux_slave_transfer_request_requested_length =
                            transfer_request_in -> ux_slave_transfer_request_transfer_length;
 8018d98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018d9a:	6a1a      	ldr	r2, [r3, #32]
                    transfer_request_in -> ux_slave_transfer_request_requested_length =
 8018d9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018d9e:	615a      	str	r2, [r3, #20]

                    /* Set the data to zeros.  */
                    _ux_utility_memory_set(
                        transfer_request_in -> ux_slave_transfer_request_data_pointer, 0,
 8018da0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018da2:	68d8      	ldr	r0, [r3, #12]
                    _ux_utility_memory_set(
 8018da4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018da6:	695b      	ldr	r3, [r3, #20]
 8018da8:	001a      	movs	r2, r3
 8018daa:	2100      	movs	r1, #0
 8018dac:	f7ff fa48 	bl	8018240 <_ux_utility_memory_set>
                        transfer_request_in -> ux_slave_transfer_request_requested_length); /* Use case of memset is verified. */
                }

                /* Send the request to the device controller.  */
                status =  _ux_device_stack_transfer_request(transfer_request_in, 
 8018db0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018db2:	6959      	ldr	r1, [r3, #20]
 8018db4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018db6:	695a      	ldr	r2, [r3, #20]
 8018db8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018dba:	0018      	movs	r0, r3
 8018dbc:	f004 f90e 	bl	801cfdc <_ux_device_stack_transfer_request>
 8018dc0:	0003      	movs	r3, r0
 8018dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                transfer_request_in -> ux_slave_transfer_request_requested_length,
                                transfer_request_in -> ux_slave_transfer_request_requested_length);

                /* Check error code. We don't want to invoke the error callback
                   if the device was disconnected, since that's expected.  */
                if (status != UX_SUCCESS && status != UX_TRANSFER_BUS_RESET)
 8018dc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018dc6:	2b00      	cmp	r3, #0
 8018dc8:	d040      	beq.n	8018e4c <_ux_device_class_hid_interrupt_thread+0x104>
 8018dca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018dcc:	2b26      	cmp	r3, #38	@ 0x26
 8018dce:	d03d      	beq.n	8018e4c <_ux_device_class_hid_interrupt_thread+0x104>

                    /* Error trap. */
                    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 8018dd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018dd2:	001a      	movs	r2, r3
 8018dd4:	2107      	movs	r1, #7
 8018dd6:	2002      	movs	r0, #2
 8018dd8:	f7fe fddc 	bl	8017994 <_ux_system_error_handler>

                /* Next: check events.  */
                continue;
 8018ddc:	e036      	b.n	8018e4c <_ux_device_class_hid_interrupt_thread+0x104>
            }

            /* Check the completion code. */
            if (status != UX_SUCCESS)
 8018dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018de0:	2b00      	cmp	r3, #0
 8018de2:	d029      	beq.n	8018e38 <_ux_device_class_hid_interrupt_thread+0xf0>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 8018de4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018de6:	001a      	movs	r2, r3
 8018de8:	2107      	movs	r1, #7
 8018dea:	2002      	movs	r0, #2
 8018dec:	f7fe fdd2 	bl	8017994 <_ux_system_error_handler>

                /* Do not proceed.  */
                return;
 8018df0:	e037      	b.n	8018e62 <_ux_device_class_hid_interrupt_thread+0x11a>
            /* Check if we have an event to report.  */
            while (_ux_device_class_hid_event_get(hid, &hid_event) == UX_SUCCESS)
            {

                /* Prepare the event data payload from the hid event structure.  Get a pointer to the buffer area.  */
                buffer =  transfer_request_in -> ux_slave_transfer_request_data_pointer;
 8018df2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018df4:	68db      	ldr	r3, [r3, #12]
 8018df6:	63bb      	str	r3, [r7, #56]	@ 0x38
            
                /* Copy the event buffer into the target buffer.  */
                _ux_utility_memory_copy(buffer, hid_event.ux_device_class_hid_event_buffer, hid_event.ux_device_class_hid_event_length); /* Use case of memcpy is verified. */
 8018df8:	240c      	movs	r4, #12
 8018dfa:	193b      	adds	r3, r7, r4
 8018dfc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8018dfe:	193b      	adds	r3, r7, r4
 8018e00:	3308      	adds	r3, #8
 8018e02:	0019      	movs	r1, r3
 8018e04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018e06:	0018      	movs	r0, r3
 8018e08:	f7ff f922 	bl	8018050 <_ux_utility_memory_copy>
            
                /* Send the request to the device controller.  */
                status =  _ux_device_stack_transfer_request(transfer_request_in, hid_event.ux_device_class_hid_event_length, 
 8018e0c:	193b      	adds	r3, r7, r4
 8018e0e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8018e10:	193b      	adds	r3, r7, r4
 8018e12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8018e14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018e16:	0018      	movs	r0, r3
 8018e18:	f004 f8e0 	bl	801cfdc <_ux_device_stack_transfer_request>
 8018e1c:	0003      	movs	r3, r0
 8018e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                                                hid_event.ux_device_class_hid_event_length);
                
                /* Check error code. We don't want to invoke the error callback
                   if the device was disconnected, since that's expected.  */
                if (status != UX_SUCCESS && status != UX_TRANSFER_BUS_RESET)
 8018e20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018e22:	2b00      	cmp	r3, #0
 8018e24:	d008      	beq.n	8018e38 <_ux_device_class_hid_interrupt_thread+0xf0>
 8018e26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018e28:	2b26      	cmp	r3, #38	@ 0x26
 8018e2a:	d005      	beq.n	8018e38 <_ux_device_class_hid_interrupt_thread+0xf0>

                    /* Error trap. */
                    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 8018e2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018e2e:	001a      	movs	r2, r3
 8018e30:	2107      	movs	r1, #7
 8018e32:	2002      	movs	r0, #2
 8018e34:	f7fe fdae 	bl	8017994 <_ux_system_error_handler>
            while (_ux_device_class_hid_event_get(hid, &hid_event) == UX_SUCCESS)
 8018e38:	230c      	movs	r3, #12
 8018e3a:	18fa      	adds	r2, r7, r3
 8018e3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018e3e:	0011      	movs	r1, r2
 8018e40:	0018      	movs	r0, r3
 8018e42:	f7ff fe01 	bl	8018a48 <_ux_device_class_hid_event_get>
 8018e46:	1e03      	subs	r3, r0, #0
 8018e48:	d0d3      	beq.n	8018df2 <_ux_device_class_hid_interrupt_thread+0xaa>
 8018e4a:	e000      	b.n	8018e4e <_ux_device_class_hid_interrupt_thread+0x106>
                continue;
 8018e4c:	46c0      	nop			@ (mov r8, r8)
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 8018e4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018e50:	681b      	ldr	r3, [r3, #0]
 8018e52:	2b03      	cmp	r3, #3
 8018e54:	d08a      	beq.n	8018d6c <_ux_device_class_hid_interrupt_thread+0x24>
            }                
        }
             
        /* We need to suspend ourselves. We will be resumed by the device enumeration module.  */
        _ux_device_thread_suspend(&class -> ux_slave_class_thread);
 8018e56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018e58:	3350      	adds	r3, #80	@ 0x50
 8018e5a:	0018      	movs	r0, r3
 8018e5c:	f7ff fba8 	bl	80185b0 <_ux_utility_thread_suspend>
        transfer_request_in =  &hid -> ux_device_class_hid_interrupt_endpoint -> ux_slave_endpoint_transfer_request;
 8018e60:	e77f      	b.n	8018d62 <_ux_device_class_hid_interrupt_thread+0x1a>
    }
}
 8018e62:	46bd      	mov	sp, r7
 8018e64:	b015      	add	sp, #84	@ 0x54
 8018e66:	bd90      	pop	{r4, r7, pc}
 8018e68:	200118cc 	.word	0x200118cc

08018e6c <_ux_device_class_hid_report_get>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_report_get(UX_SLAVE_CLASS_HID *hid, ULONG descriptor_type, 
                                            ULONG request_index, ULONG host_length)
{
 8018e6c:	b590      	push	{r4, r7, lr}
 8018e6e:	b097      	sub	sp, #92	@ 0x5c
 8018e70:	af00      	add	r7, sp, #0
 8018e72:	60f8      	str	r0, [r7, #12]
 8018e74:	60b9      	str	r1, [r7, #8]
 8018e76:	607a      	str	r2, [r7, #4]
 8018e78:	603b      	str	r3, [r7, #0]
UCHAR                           report_id;
UCHAR                           report_type;
UX_SLAVE_CLASS_HID_EVENT        hid_event;
ULONG                           hid_event_length;
UCHAR                           *buffer;
UINT                            status =  UX_ERROR;
 8018e7a:	23ff      	movs	r3, #255	@ 0xff
 8018e7c:	653b      	str	r3, [r7, #80]	@ 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_REPORT_GET, hid, descriptor_type, request_index, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8018e7e:	4b45      	ldr	r3, [pc, #276]	@ (8018f94 <_ux_device_class_hid_report_get+0x128>)
 8018e80:	681b      	ldr	r3, [r3, #0]
 8018e82:	3320      	adds	r3, #32
 8018e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
    
    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8018e86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018e88:	333c      	adds	r3, #60	@ 0x3c
 8018e8a:	64bb      	str	r3, [r7, #72]	@ 0x48

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8018e8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018e8e:	3330      	adds	r3, #48	@ 0x30
 8018e90:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Get report ID (wValue.lower) and report type (wValue.higher).  */
    report_id   = *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE + 0);
 8018e92:	2443      	movs	r4, #67	@ 0x43
 8018e94:	193b      	adds	r3, r7, r4
 8018e96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018e98:	2156      	movs	r1, #86	@ 0x56
 8018e9a:	5c52      	ldrb	r2, [r2, r1]
 8018e9c:	701a      	strb	r2, [r3, #0]
    report_type = *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE + 1);
 8018e9e:	2042      	movs	r0, #66	@ 0x42
 8018ea0:	183b      	adds	r3, r7, r0
 8018ea2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018ea4:	2157      	movs	r1, #87	@ 0x57
 8018ea6:	5c52      	ldrb	r2, [r2, r1]
 8018ea8:	701a      	strb	r2, [r3, #0]

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 8018eaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018eac:	2203      	movs	r2, #3
 8018eae:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Prepare the event data payload from the hid event structure.  Get a pointer to the buffer area.  */
    buffer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 8018eb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018eb2:	68db      	ldr	r3, [r3, #12]
 8018eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Initialize event fields.  */
    hid_event.ux_device_class_hid_event_report_id   = report_id;
 8018eb6:	193b      	adds	r3, r7, r4
 8018eb8:	781a      	ldrb	r2, [r3, #0]
 8018eba:	2110      	movs	r1, #16
 8018ebc:	187b      	adds	r3, r7, r1
 8018ebe:	601a      	str	r2, [r3, #0]
    hid_event.ux_device_class_hid_event_report_type = report_type;
 8018ec0:	183b      	adds	r3, r7, r0
 8018ec2:	781a      	ldrb	r2, [r3, #0]
 8018ec4:	187b      	adds	r3, r7, r1
 8018ec6:	605a      	str	r2, [r3, #4]
    hid_event.ux_device_class_hid_event_length      = UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH;
 8018ec8:	187b      	adds	r3, r7, r1
 8018eca:	2220      	movs	r2, #32
 8018ecc:	629a      	str	r2, [r3, #40]	@ 0x28

    /* If it's input report without ID try to get it from event queue head.  */
    if (report_type == UX_DEVICE_CLASS_HID_REPORT_TYPE_INPUT &&
 8018ece:	183b      	adds	r3, r7, r0
 8018ed0:	781b      	ldrb	r3, [r3, #0]
 8018ed2:	2b01      	cmp	r3, #1
 8018ed4:	d10c      	bne.n	8018ef0 <_ux_device_class_hid_report_get+0x84>
        hid -> ux_device_class_hid_report_id != UX_TRUE)
 8018ed6:	68fb      	ldr	r3, [r7, #12]
 8018ed8:	6a1b      	ldr	r3, [r3, #32]
    if (report_type == UX_DEVICE_CLASS_HID_REPORT_TYPE_INPUT &&
 8018eda:	2b01      	cmp	r3, #1
 8018edc:	d008      	beq.n	8018ef0 <_ux_device_class_hid_report_get+0x84>

        /* Check if we have an event to report.  */
        status = _ux_device_class_hid_event_get(hid, &hid_event);
 8018ede:	187a      	adds	r2, r7, r1
 8018ee0:	68fb      	ldr	r3, [r7, #12]
 8018ee2:	0011      	movs	r1, r2
 8018ee4:	0018      	movs	r0, r3
 8018ee6:	f7ff fdaf 	bl	8018a48 <_ux_device_class_hid_event_get>
 8018eea:	0003      	movs	r3, r0
 8018eec:	653b      	str	r3, [r7, #80]	@ 0x50
 8018eee:	e00c      	b.n	8018f0a <_ux_device_class_hid_report_get+0x9e>
    /* Try to get event from application callback.  */
    else
    {
        
        /* Let application fill event.  */
        if (hid -> ux_device_class_hid_get_callback != UX_NULL)
 8018ef0:	68fb      	ldr	r3, [r7, #12]
 8018ef2:	691b      	ldr	r3, [r3, #16]
 8018ef4:	2b00      	cmp	r3, #0
 8018ef6:	d008      	beq.n	8018f0a <_ux_device_class_hid_report_get+0x9e>
            status = hid -> ux_device_class_hid_get_callback(hid, &hid_event);
 8018ef8:	68fb      	ldr	r3, [r7, #12]
 8018efa:	691b      	ldr	r3, [r3, #16]
 8018efc:	2210      	movs	r2, #16
 8018efe:	18b9      	adds	r1, r7, r2
 8018f00:	68fa      	ldr	r2, [r7, #12]
 8018f02:	0010      	movs	r0, r2
 8018f04:	4798      	blx	r3
 8018f06:	0003      	movs	r3, r0
 8018f08:	653b      	str	r3, [r7, #80]	@ 0x50
    }

    if (status == UX_SUCCESS)
 8018f0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018f0c:	2b00      	cmp	r3, #0
 8018f0e:	d124      	bne.n	8018f5a <_ux_device_class_hid_report_get+0xee>
    {

        /* Get the length to send back to the host.  */
        if (host_length < hid_event.ux_device_class_hid_event_length)
 8018f10:	2310      	movs	r3, #16
 8018f12:	18fb      	adds	r3, r7, r3
 8018f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018f16:	683a      	ldr	r2, [r7, #0]
 8018f18:	429a      	cmp	r2, r3
 8018f1a:	d202      	bcs.n	8018f22 <_ux_device_class_hid_report_get+0xb6>
            hid_event_length =  host_length;
 8018f1c:	683b      	ldr	r3, [r7, #0]
 8018f1e:	657b      	str	r3, [r7, #84]	@ 0x54
 8018f20:	e003      	b.n	8018f2a <_ux_device_class_hid_report_get+0xbe>
        else
            hid_event_length =  hid_event.ux_device_class_hid_event_length;
 8018f22:	2310      	movs	r3, #16
 8018f24:	18fb      	adds	r3, r7, r3
 8018f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018f28:	657b      	str	r3, [r7, #84]	@ 0x54
        if (hid_event_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8018f2a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8018f2c:	2380      	movs	r3, #128	@ 0x80
 8018f2e:	005b      	lsls	r3, r3, #1
 8018f30:	429a      	cmp	r2, r3
 8018f32:	d902      	bls.n	8018f3a <_ux_device_class_hid_report_get+0xce>
            hid_event_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 8018f34:	2380      	movs	r3, #128	@ 0x80
 8018f36:	005b      	lsls	r3, r3, #1
 8018f38:	657b      	str	r3, [r7, #84]	@ 0x54

        /* First reset it.  */
        _ux_utility_memory_set(buffer, 0, hid_event_length); /* Use case of memset is verified. */
 8018f3a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8018f3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018f3e:	2100      	movs	r1, #0
 8018f40:	0018      	movs	r0, r3
 8018f42:	f7ff f97d 	bl	8018240 <_ux_utility_memory_set>

        /* Copy the event buffer into the target buffer.  */
        _ux_utility_memory_copy(buffer, hid_event.ux_device_class_hid_event_buffer, hid_event_length); /* Use case of memcpy is verified. */
 8018f46:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8018f48:	2310      	movs	r3, #16
 8018f4a:	18fb      	adds	r3, r7, r3
 8018f4c:	3308      	adds	r3, #8
 8018f4e:	0019      	movs	r1, r3
 8018f50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018f52:	0018      	movs	r0, r3
 8018f54:	f7ff f87c 	bl	8018050 <_ux_utility_memory_copy>
 8018f58:	e00e      	b.n	8018f78 <_ux_device_class_hid_report_get+0x10c>
    {

        /* There's no event, so send back zero'd memory.  */

        /* Get the length to send back to the host.  */
        if (host_length < UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 8018f5a:	683b      	ldr	r3, [r7, #0]
 8018f5c:	2bff      	cmp	r3, #255	@ 0xff
 8018f5e:	d802      	bhi.n	8018f66 <_ux_device_class_hid_report_get+0xfa>
            hid_event_length =  host_length;
 8018f60:	683b      	ldr	r3, [r7, #0]
 8018f62:	657b      	str	r3, [r7, #84]	@ 0x54
 8018f64:	e002      	b.n	8018f6c <_ux_device_class_hid_report_get+0x100>
        else
            hid_event_length =  UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 8018f66:	2380      	movs	r3, #128	@ 0x80
 8018f68:	005b      	lsls	r3, r3, #1
 8018f6a:	657b      	str	r3, [r7, #84]	@ 0x54

        /* Reset it.  */
        _ux_utility_memory_set(buffer, 0, hid_event_length); /* Use case of memset is verified. */
 8018f6c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8018f6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018f70:	2100      	movs	r1, #0
 8018f72:	0018      	movs	r0, r3
 8018f74:	f7ff f964 	bl	8018240 <_ux_utility_memory_set>
    }

    /* We can send the report.  */
    status =  _ux_device_stack_transfer_request(transfer_request, hid_event_length, host_length);
 8018f78:	683a      	ldr	r2, [r7, #0]
 8018f7a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8018f7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018f7e:	0018      	movs	r0, r3
 8018f80:	f004 f82c 	bl	801cfdc <_ux_device_stack_transfer_request>
 8018f84:	0003      	movs	r3, r0
 8018f86:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Return the status to the caller.  */
    return(status);
 8018f88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 8018f8a:	0018      	movs	r0, r3
 8018f8c:	46bd      	mov	sp, r7
 8018f8e:	b017      	add	sp, #92	@ 0x5c
 8018f90:	bd90      	pop	{r4, r7, pc}
 8018f92:	46c0      	nop			@ (mov r8, r8)
 8018f94:	200118cc 	.word	0x200118cc

08018f98 <_ux_device_class_hid_report_set>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_report_set(UX_SLAVE_CLASS_HID *hid, ULONG descriptor_type, 
                                            ULONG request_index, ULONG host_length)
{
 8018f98:	b590      	push	{r4, r7, lr}
 8018f9a:	b095      	sub	sp, #84	@ 0x54
 8018f9c:	af00      	add	r7, sp, #0
 8018f9e:	60f8      	str	r0, [r7, #12]
 8018fa0:	60b9      	str	r1, [r7, #8]
 8018fa2:	607a      	str	r2, [r7, #4]
 8018fa4:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_HID_REPORT_SET, hid, descriptor_type, request_index, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 8018fa6:	4b25      	ldr	r3, [pc, #148]	@ (801903c <_ux_device_class_hid_report_set+0xa4>)
 8018fa8:	681b      	ldr	r3, [r3, #0]
 8018faa:	3320      	adds	r3, #32
 8018fac:	64bb      	str	r3, [r7, #72]	@ 0x48
    
    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 8018fae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8018fb0:	333c      	adds	r3, #60	@ 0x3c
 8018fb2:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 8018fb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018fb6:	3330      	adds	r3, #48	@ 0x30
 8018fb8:	643b      	str	r3, [r7, #64]	@ 0x40
    
    /* Set the event type to OUTPUT.  */
    hid_event.ux_device_class_hid_event_report_type =  descriptor_type;
 8018fba:	2114      	movs	r1, #20
 8018fbc:	187b      	adds	r3, r7, r1
 8018fbe:	68ba      	ldr	r2, [r7, #8]
 8018fc0:	605a      	str	r2, [r3, #4]
    
    /* Get HID data address.  */
    hid_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 8018fc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018fc4:	68db      	ldr	r3, [r3, #12]
 8018fc6:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for report ID in this HID descriptor.  */
    if (hid -> ux_device_class_hid_report_id == UX_TRUE)
 8018fc8:	68fb      	ldr	r3, [r7, #12]
 8018fca:	6a1b      	ldr	r3, [r3, #32]
 8018fcc:	2b01      	cmp	r3, #1
 8018fce:	d10d      	bne.n	8018fec <_ux_device_class_hid_report_set+0x54>
    {
        /* Set the report ID, First byte of data payload.  */
        hid_event.ux_device_class_hid_event_report_id = (ULONG) *hid_buffer;
 8018fd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018fd2:	781b      	ldrb	r3, [r3, #0]
 8018fd4:	001a      	movs	r2, r3
 8018fd6:	187b      	adds	r3, r7, r1
 8018fd8:	601a      	str	r2, [r3, #0]

        /* Set the length = total length - report ID. */
        hid_event.ux_device_class_hid_event_length = transfer_request -> ux_slave_transfer_request_actual_length -1;
 8018fda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018fdc:	699b      	ldr	r3, [r3, #24]
 8018fde:	1e5a      	subs	r2, r3, #1
 8018fe0:	187b      	adds	r3, r7, r1
 8018fe2:	629a      	str	r2, [r3, #40]	@ 0x28
    
        /* Set HID data after report ID.  */
        hid_buffer++;
 8018fe4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018fe6:	3301      	adds	r3, #1
 8018fe8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8018fea:	e007      	b.n	8018ffc <_ux_device_class_hid_report_set+0x64>
    }
        
    else
    {    
        /* Set the report ID, not used here.  */
        hid_event.ux_device_class_hid_event_report_id = 0;
 8018fec:	2114      	movs	r1, #20
 8018fee:	187b      	adds	r3, r7, r1
 8018ff0:	2200      	movs	r2, #0
 8018ff2:	601a      	str	r2, [r3, #0]

        /* Set the length.  */
        hid_event.ux_device_class_hid_event_length = transfer_request -> ux_slave_transfer_request_actual_length;
 8018ff4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8018ff6:	699a      	ldr	r2, [r3, #24]
 8018ff8:	187b      	adds	r3, r7, r1
 8018ffa:	629a      	str	r2, [r3, #40]	@ 0x28
    }
        
    /* Copy the buffer received from the host.  Check for overflow. */
    if (hid_event.ux_device_class_hid_event_length > UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH)
 8018ffc:	2214      	movs	r2, #20
 8018ffe:	18bb      	adds	r3, r7, r2
 8019000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019002:	2b20      	cmp	r3, #32
 8019004:	d902      	bls.n	801900c <_ux_device_class_hid_report_set+0x74>
    
        /* Overflow detected.  */
        hid_event.ux_device_class_hid_event_length = UX_DEVICE_CLASS_HID_EVENT_BUFFER_LENGTH;        
 8019006:	18bb      	adds	r3, r7, r2
 8019008:	2220      	movs	r2, #32
 801900a:	629a      	str	r2, [r3, #40]	@ 0x28
        
    /* Now we can safely copy the payload.  */
    _ux_utility_memory_copy(hid_event.ux_device_class_hid_event_buffer, hid_buffer, 
 801900c:	2414      	movs	r4, #20
 801900e:	193b      	adds	r3, r7, r4
 8019010:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8019012:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8019014:	193b      	adds	r3, r7, r4
 8019016:	3308      	adds	r3, #8
 8019018:	0018      	movs	r0, r3
 801901a:	f7ff f819 	bl	8018050 <_ux_utility_memory_copy>
                                hid_event.ux_device_class_hid_event_length); /* Use case of memcpy is verified. */

    /* If there is a callback defined by the application, send the hid event to it.  */
    if (hid -> ux_device_class_hid_callback != UX_NULL)
 801901e:	68fb      	ldr	r3, [r7, #12]
 8019020:	68db      	ldr	r3, [r3, #12]
 8019022:	2b00      	cmp	r3, #0
 8019024:	d005      	beq.n	8019032 <_ux_device_class_hid_report_set+0x9a>
    
        /* Callback exists. */
        hid -> ux_device_class_hid_callback(hid, &hid_event);
 8019026:	68fb      	ldr	r3, [r7, #12]
 8019028:	68db      	ldr	r3, [r3, #12]
 801902a:	1939      	adds	r1, r7, r4
 801902c:	68fa      	ldr	r2, [r7, #12]
 801902e:	0010      	movs	r0, r2
 8019030:	4798      	blx	r3
        
    /* Return the status to the caller.  */
    return(UX_SUCCESS);
 8019032:	2300      	movs	r3, #0
}
 8019034:	0018      	movs	r0, r3
 8019036:	46bd      	mov	sp, r7
 8019038:	b015      	add	sp, #84	@ 0x54
 801903a:	bd90      	pop	{r4, r7, pc}
 801903c:	200118cc 	.word	0x200118cc

08019040 <_ux_device_class_hid_uninitialize>:
/*                                            added interrupt OUT support,*/
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_hid_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 8019040:	b580      	push	{r7, lr}
 8019042:	b084      	sub	sp, #16
 8019044:	af00      	add	r7, sp, #0
 8019046:	6078      	str	r0, [r7, #4]
UX_SLAVE_CLASS_HID                      *hid;
UX_SLAVE_CLASS                          *class;


    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8019048:	687b      	ldr	r3, [r7, #4]
 801904a:	6a1b      	ldr	r3, [r3, #32]
 801904c:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    hid = (UX_SLAVE_CLASS_HID *) class -> ux_slave_class_instance;
 801904e:	68fb      	ldr	r3, [r7, #12]
 8019050:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019052:	60bb      	str	r3, [r7, #8]

#if !defined(UX_DEVICE_STANDALONE)

    /* Remove HID thread.  */
    _ux_device_thread_delete(&class -> ux_slave_class_thread);
 8019054:	68fb      	ldr	r3, [r7, #12]
 8019056:	3350      	adds	r3, #80	@ 0x50
 8019058:	0018      	movs	r0, r3
 801905a:	f7ff fa80 	bl	801855e <_ux_utility_thread_delete>

    /* Remove the thread used by HID.  */
    _ux_utility_memory_free(class -> ux_slave_class_thread_stack);
 801905e:	68fa      	ldr	r2, [r7, #12]
 8019060:	2380      	movs	r3, #128	@ 0x80
 8019062:	005b      	lsls	r3, r3, #1
 8019064:	58d3      	ldr	r3, [r2, r3]
 8019066:	0018      	movs	r0, r3
 8019068:	f7ff f80e 	bl	8018088 <_ux_utility_memory_free>

    /* Delete the event flag group for the hid class.  */
    _ux_device_event_flags_delete(&hid -> ux_device_class_hid_event_flags_group);
 801906c:	68bb      	ldr	r3, [r7, #8]
 801906e:	3328      	adds	r3, #40	@ 0x28
 8019070:	0018      	movs	r0, r3
 8019072:	f7fe fdd2 	bl	8017c1a <_ux_utility_event_flags_delete>
#endif

    /* Free memory for the array. */
    _ux_utility_memory_free(hid -> ux_device_class_hid_event_array);
 8019076:	68bb      	ldr	r3, [r7, #8]
 8019078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801907a:	0018      	movs	r0, r3
 801907c:	f7ff f804 	bl	8018088 <_ux_utility_memory_free>
        hid -> ux_device_class_hid_receiver ->
            ux_device_class_hid_receiver_uninitialize(hid -> ux_device_class_hid_receiver);
#endif

    /* Free the resources.  */
    _ux_utility_memory_free(hid);
 8019080:	68bb      	ldr	r3, [r7, #8]
 8019082:	0018      	movs	r0, r3
 8019084:	f7ff f800 	bl	8018088 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(UX_SUCCESS);
 8019088:	2300      	movs	r3, #0
}
 801908a:	0018      	movs	r0, r3
 801908c:	46bd      	mov	sp, r7
 801908e:	b004      	add	sp, #16
 8019090:	bd80      	pop	{r7, pc}

08019092 <_ux_device_class_storage_activate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_activate(UX_SLAVE_CLASS_COMMAND *command)
{
 8019092:	b580      	push	{r7, lr}
 8019094:	b086      	sub	sp, #24
 8019096:	af00      	add	r7, sp, #0
 8019098:	6078      	str	r0, [r7, #4]
                                          
UINT                                    status = UX_SUCCESS;
 801909a:	2300      	movs	r3, #0
 801909c:	617b      	str	r3, [r7, #20]
UX_SLAVE_ENDPOINT                       *endpoint;
#endif


    /* Get the class container.  */
    class_inst =  command -> ux_slave_class_command_class_ptr;
 801909e:	687b      	ldr	r3, [r7, #4]
 80190a0:	6a1b      	ldr	r3, [r3, #32]
 80190a2:	613b      	str	r3, [r7, #16]

    /* Get the class instance in the container.  */
    storage = (UX_SLAVE_CLASS_STORAGE *)class_inst -> ux_slave_class_instance;
 80190a4:	693b      	ldr	r3, [r7, #16]
 80190a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80190a8:	60fb      	str	r3, [r7, #12]

    /* Get the interface that owns this instance.  */
    interface =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 80190aa:	687b      	ldr	r3, [r7, #4]
 80190ac:	689b      	ldr	r3, [r3, #8]
 80190ae:	60bb      	str	r3, [r7, #8]
    
    /* Store the class instance into the interface.  */
    interface -> ux_slave_interface_class_instance =  (VOID *)storage;
 80190b0:	68bb      	ldr	r3, [r7, #8]
 80190b2:	68fa      	ldr	r2, [r7, #12]
 80190b4:	609a      	str	r2, [r3, #8]
         
    /* Now the opposite, store the interface in the class instance.  */
    storage -> ux_slave_class_storage_interface =  interface;
 80190b6:	68fb      	ldr	r3, [r7, #12]
 80190b8:	68ba      	ldr	r2, [r7, #8]
 80190ba:	601a      	str	r2, [r3, #0]

#if !defined(UX_DEVICE_STANDALONE)

    /* Resume thread.  */
    _ux_device_thread_resume(&class_inst -> ux_slave_class_thread); 
 80190bc:	693b      	ldr	r3, [r7, #16]
 80190be:	3350      	adds	r3, #80	@ 0x50
 80190c0:	0018      	movs	r0, r3
 80190c2:	f7ff fa66 	bl	8018592 <_ux_utility_thread_resume>

    status = UX_SUCCESS;
#endif

    /* If there is a activate function call it.  */
    if (storage -> ux_slave_class_storage_instance_activate != UX_NULL)
 80190c6:	68fb      	ldr	r3, [r7, #12]
 80190c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80190ca:	2b00      	cmp	r3, #0
 80190cc:	d004      	beq.n	80190d8 <_ux_device_class_storage_activate+0x46>
    {        
        /* Invoke the application.  */
        storage -> ux_slave_class_storage_instance_activate(storage);
 80190ce:	68fb      	ldr	r3, [r7, #12]
 80190d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80190d2:	68fa      	ldr	r2, [r7, #12]
 80190d4:	0010      	movs	r0, r2
 80190d6:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, storage, 0, 0, 0)

    /* Return completion status.  */
    return(status);
 80190d8:	697b      	ldr	r3, [r7, #20]
}
 80190da:	0018      	movs	r0, r3
 80190dc:	46bd      	mov	sp, r7
 80190de:	b006      	add	sp, #24
 80190e0:	bd80      	pop	{r7, pc}
	...

080190e4 <_ux_device_class_storage_control_request>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 80190e4:	b580      	push	{r7, lr}
 80190e6:	b08c      	sub	sp, #48	@ 0x30
 80190e8:	af00      	add	r7, sp, #0
 80190ea:	6078      	str	r0, [r7, #4]
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;


    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 80190ec:	4b3b      	ldr	r3, [pc, #236]	@ (80191dc <_ux_device_class_storage_control_request+0xf8>)
 80190ee:	681b      	ldr	r3, [r3, #0]
 80190f0:	3320      	adds	r3, #32
 80190f2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the pointer to the transfer request associated with the control endpoint.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 80190f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80190f6:	336c      	adds	r3, #108	@ 0x6c
 80190f8:	623b      	str	r3, [r7, #32]
    
    /* Extract the request type from the SETUP packet..   */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 80190fa:	6a3b      	ldr	r3, [r7, #32]
 80190fc:	2255      	movs	r2, #85	@ 0x55
 80190fe:	5c9b      	ldrb	r3, [r3, r2]
 8019100:	61fb      	str	r3, [r7, #28]
    request_value = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 8019102:	6a3b      	ldr	r3, [r7, #32]
 8019104:	3354      	adds	r3, #84	@ 0x54
 8019106:	3302      	adds	r3, #2
 8019108:	0018      	movs	r0, r3
 801910a:	f7ff f96e 	bl	80183ea <_ux_utility_short_get>
 801910e:	0003      	movs	r3, r0
 8019110:	61bb      	str	r3, [r7, #24]
    request_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 8019112:	6a3b      	ldr	r3, [r7, #32]
 8019114:	3354      	adds	r3, #84	@ 0x54
 8019116:	3306      	adds	r3, #6
 8019118:	0018      	movs	r0, r3
 801911a:	f7ff f966 	bl	80183ea <_ux_utility_short_get>
 801911e:	0003      	movs	r3, r0
 8019120:	617b      	str	r3, [r7, #20]

    /* Check if wValue is valid.  */
    if (request_value != 0)
 8019122:	69bb      	ldr	r3, [r7, #24]
 8019124:	2b00      	cmp	r3, #0
 8019126:	d001      	beq.n	801912c <_ux_device_class_storage_control_request+0x48>
        return(UX_ERROR);
 8019128:	23ff      	movs	r3, #255	@ 0xff
 801912a:	e052      	b.n	80191d2 <_ux_device_class_storage_control_request+0xee>

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 801912c:	687b      	ldr	r3, [r7, #4]
 801912e:	6a1b      	ldr	r3, [r3, #32]
 8019130:	613b      	str	r3, [r7, #16]
    
    /* Get the storage instance from this class container.  */
    storage =  (UX_SLAVE_CLASS_STORAGE *) class -> ux_slave_class_instance;
 8019132:	693b      	ldr	r3, [r7, #16]
 8019134:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019136:	60fb      	str	r3, [r7, #12]

    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 8019138:	69fb      	ldr	r3, [r7, #28]
 801913a:	2bfe      	cmp	r3, #254	@ 0xfe
 801913c:	d02f      	beq.n	801919e <_ux_device_class_storage_control_request+0xba>
 801913e:	69fb      	ldr	r3, [r7, #28]
 8019140:	2bff      	cmp	r3, #255	@ 0xff
 8019142:	d143      	bne.n	80191cc <_ux_device_class_storage_control_request+0xe8>
    {

    case UX_SLAVE_CLASS_STORAGE_RESET:

        /* Check if wLength is valid.  */
        if (request_length != 0)
 8019144:	697b      	ldr	r3, [r7, #20]
 8019146:	2b00      	cmp	r3, #0
 8019148:	d001      	beq.n	801914e <_ux_device_class_storage_control_request+0x6a>
            return(UX_ERROR);
 801914a:	23ff      	movs	r3, #255	@ 0xff
 801914c:	e041      	b.n	80191d2 <_ux_device_class_storage_control_request+0xee>
        endpoint_in = storage -> ux_device_class_storage_ep_in;
        endpoint_out = storage -> ux_device_class_storage_ep_out;
#else

        /* We need the interface to the class.  */
        interface =  storage -> ux_slave_class_storage_interface;
 801914e:	68fb      	ldr	r3, [r7, #12]
 8019150:	681b      	ldr	r3, [r3, #0]
 8019152:	60bb      	str	r3, [r7, #8]
        
        /* Locate the endpoints.  */
        endpoint_in =  interface -> ux_slave_interface_first_endpoint;
 8019154:	68bb      	ldr	r3, [r7, #8]
 8019156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019158:	62fb      	str	r3, [r7, #44]	@ 0x2c
        
        /* Check the endpoint direction, if IN we have the correct endpoint.  */
        if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801915a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801915c:	695b      	ldr	r3, [r3, #20]
 801915e:	2280      	movs	r2, #128	@ 0x80
 8019160:	4013      	ands	r3, r2
 8019162:	d105      	bne.n	8019170 <_ux_device_class_storage_control_request+0x8c>
        {

            /* Wrong direction, we found the OUT endpoint first.  */
            endpoint_out =  endpoint_in;
 8019164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019166:	62bb      	str	r3, [r7, #40]	@ 0x28
                
            /* So the next endpoint has to be the IN endpoint.  */
            endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 8019168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801916a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801916c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801916e:	e002      	b.n	8019176 <_ux_device_class_storage_control_request+0x92>
        }
        else
        {

            /* We found the endpoint IN first, so next endpoint is OUT.  */
            endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 8019170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019174:	62bb      	str	r3, [r7, #40]	@ 0x28
        }
#endif
            
        /* First cancel any transfer on the endpoint OUT, from the host.  */
        transfer_request =  &endpoint_out -> ux_slave_endpoint_transfer_request;
 8019176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019178:	3330      	adds	r3, #48	@ 0x30
 801917a:	623b      	str	r3, [r7, #32]
        _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_APPLICATION_RESET);
 801917c:	6a3b      	ldr	r3, [r7, #32]
 801917e:	2128      	movs	r1, #40	@ 0x28
 8019180:	0018      	movs	r0, r3
 8019182:	f003 fedf 	bl	801cf44 <_ux_device_stack_transfer_abort>

        /* Then cancel any transfer on the endpoint IN, from the host.  */
        transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 8019186:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019188:	3330      	adds	r3, #48	@ 0x30
 801918a:	623b      	str	r3, [r7, #32]
        _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_APPLICATION_RESET);
 801918c:	6a3b      	ldr	r3, [r7, #32]
 801918e:	2128      	movs	r1, #40	@ 0x28
 8019190:	0018      	movs	r0, r3
 8019192:	f003 fed7 	bl	801cf44 <_ux_device_stack_transfer_abort>

        /* Reset phase error.  */
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 8019196:	68fb      	ldr	r3, [r7, #12]
 8019198:	2200      	movs	r2, #0
 801919a:	651a      	str	r2, [r3, #80]	@ 0x50

        break;
 801919c:	e018      	b.n	80191d0 <_ux_device_class_storage_control_request+0xec>

    case UX_SLAVE_CLASS_STORAGE_GET_MAX_LUN:

        /* Check if wLength is valid.  */
        if (request_length < 1)
 801919e:	697b      	ldr	r3, [r7, #20]
 80191a0:	2b00      	cmp	r3, #0
 80191a2:	d101      	bne.n	80191a8 <_ux_device_class_storage_control_request+0xc4>
            return(UX_ERROR);
 80191a4:	23ff      	movs	r3, #255	@ 0xff
 80191a6:	e014      	b.n	80191d2 <_ux_device_class_storage_control_request+0xee>

        /* Set the value of the number of LUN in the buffer. The max number of LUN is the
           number of declared LUN - 1.  */
        *transfer_request -> ux_slave_transfer_request_data_pointer =  (UCHAR)(storage -> ux_slave_class_storage_number_lun -1);
 80191a8:	68fb      	ldr	r3, [r7, #12]
 80191aa:	685b      	ldr	r3, [r3, #4]
 80191ac:	b2da      	uxtb	r2, r3
 80191ae:	6a3b      	ldr	r3, [r7, #32]
 80191b0:	68db      	ldr	r3, [r3, #12]
 80191b2:	3a01      	subs	r2, #1
 80191b4:	b2d2      	uxtb	r2, r2
 80191b6:	701a      	strb	r2, [r3, #0]

        /* Set the phase of the transfer to data out.  */
        transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 80191b8:	6a3b      	ldr	r3, [r7, #32]
 80191ba:	2203      	movs	r2, #3
 80191bc:	629a      	str	r2, [r3, #40]	@ 0x28

        /* We can return the LUN number.  */
        _ux_device_stack_transfer_request(transfer_request, 1, 1);
 80191be:	6a3b      	ldr	r3, [r7, #32]
 80191c0:	2201      	movs	r2, #1
 80191c2:	2101      	movs	r1, #1
 80191c4:	0018      	movs	r0, r3
 80191c6:	f003 ff09 	bl	801cfdc <_ux_device_stack_transfer_request>
        break;
 80191ca:	e001      	b.n	80191d0 <_ux_device_class_storage_control_request+0xec>

    default:

        /* Unknown function. It's not handled.  */
        return(UX_ERROR);
 80191cc:	23ff      	movs	r3, #255	@ 0xff
 80191ce:	e000      	b.n	80191d2 <_ux_device_class_storage_control_request+0xee>
    }

    /* It's handled.  */
    return(UX_SUCCESS);
 80191d0:	2300      	movs	r3, #0
}
 80191d2:	0018      	movs	r0, r3
 80191d4:	46bd      	mov	sp, r7
 80191d6:	b00c      	add	sp, #48	@ 0x30
 80191d8:	bd80      	pop	{r7, pc}
 80191da:	46c0      	nop			@ (mov r8, r8)
 80191dc:	200118cc 	.word	0x200118cc

080191e0 <_ux_device_class_storage_csw_send>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_csw_send(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                UX_SLAVE_ENDPOINT *endpoint_in, UCHAR csw_status)
{
 80191e0:	b580      	push	{r7, lr}
 80191e2:	b088      	sub	sp, #32
 80191e4:	af00      	add	r7, sp, #0
 80191e6:	60f8      	str	r0, [r7, #12]
 80191e8:	60b9      	str	r1, [r7, #8]
 80191ea:	607a      	str	r2, [r7, #4]
 80191ec:	001a      	movs	r2, r3
 80191ee:	1cfb      	adds	r3, r7, #3
 80191f0:	701a      	strb	r2, [r3, #0]

UINT                    status = UX_SUCCESS;
 80191f2:	2300      	movs	r3, #0
 80191f4:	61fb      	str	r3, [r7, #28]
    storage -> ux_device_class_storage_ep_in -> ux_slave_endpoint_transfer_request.
            ux_slave_transfer_request_data_pointer = storage -> ux_device_class_storage_buffer[1];
#endif

    /* If CSW skipped, just return.  */
    if (UX_DEVICE_CLASS_STORAGE_CSW_SKIP(&storage -> ux_slave_class_storage_csw_status))
 80191f6:	68fb      	ldr	r3, [r7, #12]
 80191f8:	3350      	adds	r3, #80	@ 0x50
 80191fa:	3303      	adds	r3, #3
 80191fc:	781b      	ldrb	r3, [r3, #0]
 80191fe:	2b00      	cmp	r3, #0
 8019200:	d001      	beq.n	8019206 <_ux_device_class_storage_csw_send+0x26>
        return(UX_SUCCESS);
 8019202:	2300      	movs	r3, #0
 8019204:	e031      	b.n	801926a <_ux_device_class_storage_csw_send+0x8a>

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 8019206:	687b      	ldr	r3, [r7, #4]
 8019208:	3330      	adds	r3, #48	@ 0x30
 801920a:	61bb      	str	r3, [r7, #24]

    /* Get CSW buffer pointer.  */
    csw_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 801920c:	69bb      	ldr	r3, [r7, #24]
 801920e:	68db      	ldr	r3, [r3, #12]
 8019210:	617b      	str	r3, [r7, #20]

    /* Ensure it is cleaned.  */
    _ux_utility_memory_set(csw_buffer, 0, UX_SLAVE_CLASS_STORAGE_CSW_LENGTH); /* Use case of memset is verified. */
 8019212:	697b      	ldr	r3, [r7, #20]
 8019214:	220d      	movs	r2, #13
 8019216:	2100      	movs	r1, #0
 8019218:	0018      	movs	r0, r3
 801921a:	f7ff f811 	bl	8018240 <_ux_utility_memory_set>

    /* Store the signature of the CSW.  */
    _ux_utility_long_put(&csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_SIGNATURE], UX_SLAVE_CLASS_STORAGE_CSW_SIGNATURE_MASK);
 801921e:	4a15      	ldr	r2, [pc, #84]	@ (8019274 <_ux_device_class_storage_csw_send+0x94>)
 8019220:	697b      	ldr	r3, [r7, #20]
 8019222:	0011      	movs	r1, r2
 8019224:	0018      	movs	r0, r3
 8019226:	f7fe fd7e 	bl	8017d26 <_ux_utility_long_put>

    /* Store the SCSI tag from the CBW.  */
    _ux_utility_long_put(&csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_TAG], storage -> ux_slave_class_storage_scsi_tag);
 801922a:	697b      	ldr	r3, [r7, #20]
 801922c:	1d1a      	adds	r2, r3, #4
 801922e:	68fb      	ldr	r3, [r7, #12]
 8019230:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019232:	0019      	movs	r1, r3
 8019234:	0010      	movs	r0, r2
 8019236:	f7fe fd76 	bl	8017d26 <_ux_utility_long_put>

    /* Store the dCSWDataResidue.  */
    _ux_utility_long_put(&csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_DATA_RESIDUE], storage -> ux_slave_class_storage_csw_residue);
 801923a:	697b      	ldr	r3, [r7, #20]
 801923c:	3308      	adds	r3, #8
 801923e:	001a      	movs	r2, r3
 8019240:	68fb      	ldr	r3, [r7, #12]
 8019242:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8019244:	0019      	movs	r1, r3
 8019246:	0010      	movs	r0, r2
 8019248:	f7fe fd6d 	bl	8017d26 <_ux_utility_long_put>

    /* Store the status of the previous operation.  */
    csw_buffer[UX_SLAVE_CLASS_STORAGE_CSW_STATUS] = (UCHAR)storage -> ux_slave_class_storage_csw_status;
 801924c:	68fb      	ldr	r3, [r7, #12]
 801924e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019250:	697b      	ldr	r3, [r7, #20]
 8019252:	330c      	adds	r3, #12
 8019254:	b2d2      	uxtb	r2, r2
 8019256:	701a      	strb	r2, [r3, #0]

    /* We may be in a special state machine condition where the endpoint is stalled waiting for
       a CLEAR_FEATURE.  We will wait until the host clears the endpoint.  
       The transfer_request function does that.  */
    /* Send the CSW back to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, UX_SLAVE_CLASS_STORAGE_CSW_LENGTH, 
 8019258:	69bb      	ldr	r3, [r7, #24]
 801925a:	220d      	movs	r2, #13
 801925c:	210d      	movs	r1, #13
 801925e:	0018      	movs	r0, r3
 8019260:	f003 febc 	bl	801cfdc <_ux_device_stack_transfer_request>
 8019264:	0003      	movs	r3, r0
 8019266:	61fb      	str	r3, [r7, #28]
                                    UX_SLAVE_CLASS_STORAGE_CSW_LENGTH);
#endif

    /* Return completion status.  */
    return(status);
 8019268:	69fb      	ldr	r3, [r7, #28]
}
 801926a:	0018      	movs	r0, r3
 801926c:	46bd      	mov	sp, r7
 801926e:	b008      	add	sp, #32
 8019270:	bd80      	pop	{r7, pc}
 8019272:	46c0      	nop			@ (mov r8, r8)
 8019274:	53425355 	.word	0x53425355

08019278 <_ux_device_class_storage_deactivate>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 8019278:	b580      	push	{r7, lr}
 801927a:	b086      	sub	sp, #24
 801927c:	af00      	add	r7, sp, #0
 801927e:	6078      	str	r0, [r7, #4]
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;
UX_SLAVE_CLASS              *class;

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 8019280:	687b      	ldr	r3, [r7, #4]
 8019282:	6a1b      	ldr	r3, [r3, #32]
 8019284:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    storage = (UX_SLAVE_CLASS_STORAGE *)class -> ux_slave_class_instance;
 8019286:	68fb      	ldr	r3, [r7, #12]
 8019288:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801928a:	60bb      	str	r3, [r7, #8]
    endpoint_in -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer =
                                storage -> ux_device_class_storage_buffer[1];
#else

    /* Locate the endpoints.  */
    endpoint_in =  storage -> ux_slave_class_storage_interface -> ux_slave_interface_first_endpoint;
 801928c:	68bb      	ldr	r3, [r7, #8]
 801928e:	681b      	ldr	r3, [r3, #0]
 8019290:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019292:	617b      	str	r3, [r7, #20]
    
    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 8019294:	697b      	ldr	r3, [r7, #20]
 8019296:	695b      	ldr	r3, [r3, #20]
 8019298:	2280      	movs	r2, #128	@ 0x80
 801929a:	4013      	ands	r3, r2
 801929c:	d105      	bne.n	80192aa <_ux_device_class_storage_deactivate+0x32>
    {

        /* Wrong direction, we found the OUT endpoint first.  */
        endpoint_out =  endpoint_in;
 801929e:	697b      	ldr	r3, [r7, #20]
 80192a0:	613b      	str	r3, [r7, #16]
            
        /* So the next endpoint has to be the IN endpoint.  */
        endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 80192a2:	693b      	ldr	r3, [r7, #16]
 80192a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80192a6:	617b      	str	r3, [r7, #20]
 80192a8:	e002      	b.n	80192b0 <_ux_device_class_storage_deactivate+0x38>
    }
    else
    {

        /* We found the endpoint IN first, so next endpoint is OUT.  */
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 80192aa:	697b      	ldr	r3, [r7, #20]
 80192ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80192ae:	613b      	str	r3, [r7, #16]
    }
        
    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 80192b0:	697b      	ldr	r3, [r7, #20]
 80192b2:	2126      	movs	r1, #38	@ 0x26
 80192b4:	0018      	movs	r0, r3
 80192b6:	f003 fe7d 	bl	801cfb4 <_ux_device_stack_transfer_all_request_abort>
    _ux_device_stack_transfer_all_request_abort(endpoint_out, UX_TRANSFER_BUS_RESET);
 80192ba:	693b      	ldr	r3, [r7, #16]
 80192bc:	2126      	movs	r1, #38	@ 0x26
 80192be:	0018      	movs	r0, r3
 80192c0:	f003 fe78 	bl	801cfb4 <_ux_device_stack_transfer_all_request_abort>
#endif

    /* If there is a deactivate function call it.  */
    if (storage -> ux_slave_class_storage_instance_deactivate != UX_NULL)
 80192c4:	68bb      	ldr	r3, [r7, #8]
 80192c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80192c8:	2b00      	cmp	r3, #0
 80192ca:	d004      	beq.n	80192d6 <_ux_device_class_storage_deactivate+0x5e>
    {

        /* Invoke the application.  */
        storage -> ux_slave_class_storage_instance_deactivate(storage);
 80192cc:	68bb      	ldr	r3, [r7, #8]
 80192ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80192d0:	68ba      	ldr	r2, [r7, #8]
 80192d2:	0010      	movs	r0, r2
 80192d4:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(storage);

    /* Return completion status.  */
    return(UX_SUCCESS);
 80192d6:	2300      	movs	r3, #0
}
 80192d8:	0018      	movs	r0, r3
 80192da:	46bd      	mov	sp, r7
 80192dc:	b006      	add	sp, #24
 80192de:	bd80      	pop	{r7, pc}

080192e0 <_ux_device_class_storage_entry>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_entry(UX_SLAVE_CLASS_COMMAND *command)
{
 80192e0:	b580      	push	{r7, lr}
 80192e2:	b084      	sub	sp, #16
 80192e4:	af00      	add	r7, sp, #0
 80192e6:	6078      	str	r0, [r7, #4]
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 80192e8:	687b      	ldr	r3, [r7, #4]
 80192ea:	681b      	ldr	r3, [r3, #0]
 80192ec:	2b07      	cmp	r3, #7
 80192ee:	d834      	bhi.n	801935a <_ux_device_class_storage_entry+0x7a>
 80192f0:	009a      	lsls	r2, r3, #2
 80192f2:	4b1f      	ldr	r3, [pc, #124]	@ (8019370 <_ux_device_class_storage_entry+0x90>)
 80192f4:	18d3      	adds	r3, r2, r3
 80192f6:	681b      	ldr	r3, [r3, #0]
 80192f8:	469f      	mov	pc, r3
    {

    case UX_SLAVE_CLASS_COMMAND_INITIALIZE:

        /* Call the init function of the Storage class.  */
        status =  _ux_device_class_storage_initialize(command);
 80192fa:	687b      	ldr	r3, [r7, #4]
 80192fc:	0018      	movs	r0, r3
 80192fe:	f000 f859 	bl	80193b4 <_ux_device_class_storage_initialize>
 8019302:	0003      	movs	r3, r0
 8019304:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8019306:	68fb      	ldr	r3, [r7, #12]
 8019308:	e02d      	b.n	8019366 <_ux_device_class_storage_entry+0x86>
        
    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the init function of the Storage class.  */
        status =  _ux_device_class_storage_uninitialize(command);
 801930a:	687b      	ldr	r3, [r7, #4]
 801930c:	0018      	movs	r0, r3
 801930e:	f001 f8bd 	bl	801a48c <_ux_device_class_storage_uninitialize>
 8019312:	0003      	movs	r3, r0
 8019314:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8019316:	68fb      	ldr	r3, [r7, #12]
 8019318:	e025      	b.n	8019366 <_ux_device_class_storage_entry+0x86>
        

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_SLAVE_CLASS_STORAGE_CLASS)
 801931a:	687b      	ldr	r3, [r7, #4]
 801931c:	695b      	ldr	r3, [r3, #20]
 801931e:	2b08      	cmp	r3, #8
 8019320:	d101      	bne.n	8019326 <_ux_device_class_storage_entry+0x46>
            return(UX_SUCCESS);
 8019322:	2300      	movs	r3, #0
 8019324:	e01f      	b.n	8019366 <_ux_device_class_storage_entry+0x86>
        else
            return(UX_NO_CLASS_MATCH);
 8019326:	2357      	movs	r3, #87	@ 0x57
 8019328:	e01d      	b.n	8019366 <_ux_device_class_storage_entry+0x86>
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the storage thread needs to be activated.  */
        status =  _ux_device_class_storage_activate(command);
 801932a:	687b      	ldr	r3, [r7, #4]
 801932c:	0018      	movs	r0, r3
 801932e:	f7ff feb0 	bl	8019092 <_ux_device_class_storage_activate>
 8019332:	0003      	movs	r3, r0
 8019334:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 8019336:	68fb      	ldr	r3, [r7, #12]
 8019338:	e015      	b.n	8019366 <_ux_device_class_storage_entry+0x86>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the storage thread canceled.  */
        status =  _ux_device_class_storage_deactivate(command);
 801933a:	687b      	ldr	r3, [r7, #4]
 801933c:	0018      	movs	r0, r3
 801933e:	f7ff ff9b 	bl	8019278 <_ux_device_class_storage_deactivate>
 8019342:	0003      	movs	r3, r0
 8019344:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 8019346:	68fb      	ldr	r3, [r7, #12]
 8019348:	e00d      	b.n	8019366 <_ux_device_class_storage_entry+0x86>

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_storage_control_request(command);
 801934a:	687b      	ldr	r3, [r7, #4]
 801934c:	0018      	movs	r0, r3
 801934e:	f7ff fec9 	bl	80190e4 <_ux_device_class_storage_control_request>
 8019352:	0003      	movs	r3, r0
 8019354:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 8019356:	68fb      	ldr	r3, [r7, #12]
 8019358:	e005      	b.n	8019366 <_ux_device_class_storage_entry+0x86>

    default: 

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 801935a:	2254      	movs	r2, #84	@ 0x54
 801935c:	2107      	movs	r1, #7
 801935e:	2002      	movs	r0, #2
 8019360:	f7fe fb18 	bl	8017994 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 8019364:	2354      	movs	r3, #84	@ 0x54
    }   
}
 8019366:	0018      	movs	r0, r3
 8019368:	46bd      	mov	sp, r7
 801936a:	b004      	add	sp, #16
 801936c:	bd80      	pop	{r7, pc}
 801936e:	46c0      	nop			@ (mov r8, r8)
 8019370:	0801f0b4 	.word	0x0801f0b4

08019374 <_ux_device_class_storage_format>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_format(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR *cbwcb)
{
 8019374:	b580      	push	{r7, lr}
 8019376:	b084      	sub	sp, #16
 8019378:	af00      	add	r7, sp, #0
 801937a:	60f8      	str	r0, [r7, #12]
 801937c:	60b9      	str	r1, [r7, #8]
 801937e:	607a      	str	r2, [r7, #4]
 8019380:	603b      	str	r3, [r7, #0]

#if !defined(UX_DEVICE_STANDALONE)

    /* This command is not yet supported. So Stall the endpoint. We stall the
       OUT endpoint because we expect the host to send parameters.  */
    _ux_device_stack_endpoint_stall(endpoint_out);
 8019382:	683b      	ldr	r3, [r7, #0]
 8019384:	0018      	movs	r0, r3
 8019386:	f003 f93d 	bl	801c604 <_ux_device_stack_endpoint_stall>

    UX_PARAMETER_NOT_USED(endpoint_out);
#endif

    /* And update the REQUEST_SENSE codes.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801938a:	68f9      	ldr	r1, [r7, #12]
 801938c:	68ba      	ldr	r2, [r7, #8]
 801938e:	0013      	movs	r3, r2
 8019390:	00db      	lsls	r3, r3, #3
 8019392:	1a9b      	subs	r3, r3, r2
 8019394:	00db      	lsls	r3, r3, #3
 8019396:	18cb      	adds	r3, r1, r3
 8019398:	3320      	adds	r3, #32
 801939a:	4a05      	ldr	r2, [pc, #20]	@ (80193b0 <_ux_device_class_storage_format+0x3c>)
 801939c:	601a      	str	r2, [r3, #0]
                                               UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x05,0x26,0x01);

    /* Now we set the CSW with failure.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801939e:	68fb      	ldr	r3, [r7, #12]
 80193a0:	2201      	movs	r2, #1
 80193a2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return not supported error.  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 80193a4:	2354      	movs	r3, #84	@ 0x54
}
 80193a6:	0018      	movs	r0, r3
 80193a8:	46bd      	mov	sp, r7
 80193aa:	b004      	add	sp, #16
 80193ac:	bd80      	pop	{r7, pc}
 80193ae:	46c0      	nop			@ (mov r8, r8)
 80193b0:	00012605 	.word	0x00012605

080193b4 <_ux_device_class_storage_initialize>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_initialize(UX_SLAVE_CLASS_COMMAND *command)
{
 80193b4:	b5b0      	push	{r4, r5, r7, lr}
 80193b6:	b08e      	sub	sp, #56	@ 0x38
 80193b8:	af06      	add	r7, sp, #24
 80193ba:	6078      	str	r0, [r7, #4]

UINT                                    status = UX_SUCCESS;
 80193bc:	2300      	movs	r3, #0
 80193be:	61fb      	str	r3, [r7, #28]
UX_SLAVE_CLASS                          *class_inst;
ULONG                                   lun_index;


    /* Get the pointer to the application parameters for the storage class.  */
    storage_parameter =  command -> ux_slave_class_command_parameter;
 80193c0:	687b      	ldr	r3, [r7, #4]
 80193c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80193c4:	617b      	str	r3, [r7, #20]

    /* Ensure the number of LUN declared by the caller does not exceed the
       max number allowed for LUN storage.  */
    if (storage_parameter -> ux_slave_class_storage_parameter_number_lun > UX_MAX_SLAVE_LUN)
 80193c6:	697b      	ldr	r3, [r7, #20]
 80193c8:	689b      	ldr	r3, [r3, #8]
 80193ca:	2b01      	cmp	r3, #1
 80193cc:	d901      	bls.n	80193d2 <_ux_device_class_storage_initialize+0x1e>
        return UX_ERROR;
 80193ce:	23ff      	movs	r3, #255	@ 0xff
 80193d0:	e16f      	b.n	80196b2 <_ux_device_class_storage_initialize+0x2fe>

    /* Get the class container.  */
    class_inst =  command -> ux_slave_class_command_class_ptr;
 80193d2:	687b      	ldr	r3, [r7, #4]
 80193d4:	6a1b      	ldr	r3, [r3, #32]
 80193d6:	613b      	str	r3, [r7, #16]

    /* Create an instance of the device storage class.  */
    storage =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_STORAGE));
 80193d8:	226c      	movs	r2, #108	@ 0x6c
 80193da:	2100      	movs	r1, #0
 80193dc:	2000      	movs	r0, #0
 80193de:	f7fe fcf1 	bl	8017dc4 <_ux_utility_memory_allocate>
 80193e2:	0003      	movs	r3, r0
 80193e4:	60fb      	str	r3, [r7, #12]

    /* Check for successful allocation.  */
    if (storage == UX_NULL)
 80193e6:	68fb      	ldr	r3, [r7, #12]
 80193e8:	2b00      	cmp	r3, #0
 80193ea:	d101      	bne.n	80193f0 <_ux_device_class_storage_initialize+0x3c>
        return(UX_MEMORY_INSUFFICIENT);
 80193ec:	2312      	movs	r3, #18
 80193ee:	e160      	b.n	80196b2 <_ux_device_class_storage_initialize+0x2fe>

#if !defined(UX_DEVICE_STANDALONE)

    /* Allocate some memory for the thread stack. */
    class_inst -> ux_slave_class_thread_stack = _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, UX_THREAD_STACK_SIZE);
 80193f0:	2380      	movs	r3, #128	@ 0x80
 80193f2:	00db      	lsls	r3, r3, #3
 80193f4:	001a      	movs	r2, r3
 80193f6:	2100      	movs	r1, #0
 80193f8:	2000      	movs	r0, #0
 80193fa:	f7fe fce3 	bl	8017dc4 <_ux_utility_memory_allocate>
 80193fe:	0001      	movs	r1, r0
 8019400:	693a      	ldr	r2, [r7, #16]
 8019402:	2380      	movs	r3, #128	@ 0x80
 8019404:	005b      	lsls	r3, r3, #1
 8019406:	50d1      	str	r1, [r2, r3]

    /* If it's OK, create thread.  */
    if (class_inst -> ux_slave_class_thread_stack != UX_NULL)
 8019408:	693a      	ldr	r2, [r7, #16]
 801940a:	2380      	movs	r3, #128	@ 0x80
 801940c:	005b      	lsls	r3, r3, #1
 801940e:	58d3      	ldr	r3, [r2, r3]
 8019410:	2b00      	cmp	r3, #0
 8019412:	d01c      	beq.n	801944e <_ux_device_class_storage_initialize+0x9a>

        /* This instance needs to be running in a different thread. So start
           a new thread. We pass a pointer to the class to the new thread.  This thread
           does not start until we have a instance of the class. */
        status =  _ux_device_thread_create(&class_inst -> ux_slave_class_thread, "ux_slave_storage_thread",
 8019414:	693b      	ldr	r3, [r7, #16]
 8019416:	3350      	adds	r3, #80	@ 0x50
 8019418:	0018      	movs	r0, r3
 801941a:	693d      	ldr	r5, [r7, #16]
 801941c:	693a      	ldr	r2, [r7, #16]
 801941e:	2380      	movs	r3, #128	@ 0x80
 8019420:	005b      	lsls	r3, r3, #1
 8019422:	58d3      	ldr	r3, [r2, r3]
 8019424:	4ca5      	ldr	r4, [pc, #660]	@ (80196bc <_ux_device_class_storage_initialize+0x308>)
 8019426:	49a6      	ldr	r1, [pc, #664]	@ (80196c0 <_ux_device_class_storage_initialize+0x30c>)
 8019428:	2200      	movs	r2, #0
 801942a:	9205      	str	r2, [sp, #20]
 801942c:	2200      	movs	r2, #0
 801942e:	9204      	str	r2, [sp, #16]
 8019430:	2214      	movs	r2, #20
 8019432:	9203      	str	r2, [sp, #12]
 8019434:	2214      	movs	r2, #20
 8019436:	9202      	str	r2, [sp, #8]
 8019438:	2280      	movs	r2, #128	@ 0x80
 801943a:	00d2      	lsls	r2, r2, #3
 801943c:	9201      	str	r2, [sp, #4]
 801943e:	9300      	str	r3, [sp, #0]
 8019440:	002b      	movs	r3, r5
 8019442:	0022      	movs	r2, r4
 8019444:	f7ff f85f 	bl	8018506 <_ux_utility_thread_create>
 8019448:	0003      	movs	r3, r0
 801944a:	61fb      	str	r3, [r7, #28]
 801944c:	e001      	b.n	8019452 <_ux_device_class_storage_initialize+0x9e>
                    _ux_device_class_storage_thread,
                    (ULONG) (ALIGN_TYPE) class_inst, (VOID *) class_inst -> ux_slave_class_thread_stack,
                    UX_THREAD_STACK_SIZE, UX_THREAD_PRIORITY_CLASS,
                    UX_THREAD_PRIORITY_CLASS, UX_NO_TIME_SLICE, UX_DONT_START);
    else
        status = UX_MEMORY_INSUFFICIENT;
 801944e:	2312      	movs	r3, #18
 8019450:	61fb      	str	r3, [r7, #28]

    status = UX_SUCCESS;
#endif

    /* If thread resources allocated, go on.  */
    if (status == UX_SUCCESS)
 8019452:	69fb      	ldr	r3, [r7, #28]
 8019454:	2b00      	cmp	r3, #0
 8019456:	d000      	beq.n	801945a <_ux_device_class_storage_initialize+0xa6>
 8019458:	e11a      	b.n	8019690 <_ux_device_class_storage_initialize+0x2dc>
    {

        UX_THREAD_EXTENSION_PTR_SET(&(class_inst -> ux_slave_class_thread), class_inst)

        /* Store the number of LUN declared.  */
        storage -> ux_slave_class_storage_number_lun = storage_parameter -> ux_slave_class_storage_parameter_number_lun;
 801945a:	697b      	ldr	r3, [r7, #20]
 801945c:	689a      	ldr	r2, [r3, #8]
 801945e:	68fb      	ldr	r3, [r7, #12]
 8019460:	605a      	str	r2, [r3, #4]

        /* Copy each individual LUN parameters.  */
        for (lun_index = 0; lun_index < storage -> ux_slave_class_storage_number_lun; lun_index++)
 8019462:	2300      	movs	r3, #0
 8019464:	61bb      	str	r3, [r7, #24]
 8019466:	e0c8      	b.n	80195fa <_ux_device_class_storage_initialize+0x246>
        {

            /* Check block length size. */
            if (storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_block_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 8019468:	6979      	ldr	r1, [r7, #20]
 801946a:	69ba      	ldr	r2, [r7, #24]
 801946c:	0013      	movs	r3, r2
 801946e:	00db      	lsls	r3, r3, #3
 8019470:	1a9b      	subs	r3, r3, r2
 8019472:	00db      	lsls	r3, r3, #3
 8019474:	18cb      	adds	r3, r1, r3
 8019476:	3310      	adds	r3, #16
 8019478:	681a      	ldr	r2, [r3, #0]
 801947a:	2380      	movs	r3, #128	@ 0x80
 801947c:	011b      	lsls	r3, r3, #4
 801947e:	429a      	cmp	r2, r3
 8019480:	d902      	bls.n	8019488 <_ux_device_class_storage_initialize+0xd4>
            {
                /* Cannot proceed.  */
                status = (UX_MEMORY_INSUFFICIENT);
 8019482:	2312      	movs	r3, #18
 8019484:	61fb      	str	r3, [r7, #28]
                break;
 8019486:	e0be      	b.n	8019606 <_ux_device_class_storage_initialize+0x252>
            }

            /* Store all the application parameter information about the media.  */
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_last_lba       = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_last_lba;
 8019488:	6979      	ldr	r1, [r7, #20]
 801948a:	69ba      	ldr	r2, [r7, #24]
 801948c:	0013      	movs	r3, r2
 801948e:	00db      	lsls	r3, r3, #3
 8019490:	1a9b      	subs	r3, r3, r2
 8019492:	00db      	lsls	r3, r3, #3
 8019494:	18cb      	adds	r3, r1, r3
 8019496:	330c      	adds	r3, #12
 8019498:	6819      	ldr	r1, [r3, #0]
 801949a:	68f8      	ldr	r0, [r7, #12]
 801949c:	69ba      	ldr	r2, [r7, #24]
 801949e:	0013      	movs	r3, r2
 80194a0:	00db      	lsls	r3, r3, #3
 80194a2:	1a9b      	subs	r3, r3, r2
 80194a4:	00db      	lsls	r3, r3, #3
 80194a6:	18c3      	adds	r3, r0, r3
 80194a8:	3308      	adds	r3, #8
 80194aa:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_block_length   = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_block_length;
 80194ac:	6979      	ldr	r1, [r7, #20]
 80194ae:	69ba      	ldr	r2, [r7, #24]
 80194b0:	0013      	movs	r3, r2
 80194b2:	00db      	lsls	r3, r3, #3
 80194b4:	1a9b      	subs	r3, r3, r2
 80194b6:	00db      	lsls	r3, r3, #3
 80194b8:	18cb      	adds	r3, r1, r3
 80194ba:	3310      	adds	r3, #16
 80194bc:	6819      	ldr	r1, [r3, #0]
 80194be:	68f8      	ldr	r0, [r7, #12]
 80194c0:	69ba      	ldr	r2, [r7, #24]
 80194c2:	0013      	movs	r3, r2
 80194c4:	00db      	lsls	r3, r3, #3
 80194c6:	1a9b      	subs	r3, r3, r2
 80194c8:	00db      	lsls	r3, r3, #3
 80194ca:	18c3      	adds	r3, r0, r3
 80194cc:	330c      	adds	r3, #12
 80194ce:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_type           = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_type;
 80194d0:	6979      	ldr	r1, [r7, #20]
 80194d2:	69ba      	ldr	r2, [r7, #24]
 80194d4:	0013      	movs	r3, r2
 80194d6:	00db      	lsls	r3, r3, #3
 80194d8:	1a9b      	subs	r3, r3, r2
 80194da:	00db      	lsls	r3, r3, #3
 80194dc:	18cb      	adds	r3, r1, r3
 80194de:	3314      	adds	r3, #20
 80194e0:	6819      	ldr	r1, [r3, #0]
 80194e2:	68f8      	ldr	r0, [r7, #12]
 80194e4:	69ba      	ldr	r2, [r7, #24]
 80194e6:	0013      	movs	r3, r2
 80194e8:	00db      	lsls	r3, r3, #3
 80194ea:	1a9b      	subs	r3, r3, r2
 80194ec:	00db      	lsls	r3, r3, #3
 80194ee:	18c3      	adds	r3, r0, r3
 80194f0:	3310      	adds	r3, #16
 80194f2:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_removable_flag = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_removable_flag;
 80194f4:	6979      	ldr	r1, [r7, #20]
 80194f6:	69ba      	ldr	r2, [r7, #24]
 80194f8:	0013      	movs	r3, r2
 80194fa:	00db      	lsls	r3, r3, #3
 80194fc:	1a9b      	subs	r3, r3, r2
 80194fe:	00db      	lsls	r3, r3, #3
 8019500:	18cb      	adds	r3, r1, r3
 8019502:	3318      	adds	r3, #24
 8019504:	6819      	ldr	r1, [r3, #0]
 8019506:	68f8      	ldr	r0, [r7, #12]
 8019508:	69ba      	ldr	r2, [r7, #24]
 801950a:	0013      	movs	r3, r2
 801950c:	00db      	lsls	r3, r3, #3
 801950e:	1a9b      	subs	r3, r3, r2
 8019510:	00db      	lsls	r3, r3, #3
 8019512:	18c3      	adds	r3, r0, r3
 8019514:	3314      	adds	r3, #20
 8019516:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_read_only_flag = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_read_only_flag;
 8019518:	6979      	ldr	r1, [r7, #20]
 801951a:	69ba      	ldr	r2, [r7, #24]
 801951c:	0013      	movs	r3, r2
 801951e:	00db      	lsls	r3, r3, #3
 8019520:	1a9b      	subs	r3, r3, r2
 8019522:	00db      	lsls	r3, r3, #3
 8019524:	18cb      	adds	r3, r1, r3
 8019526:	331c      	adds	r3, #28
 8019528:	6819      	ldr	r1, [r3, #0]
 801952a:	68f8      	ldr	r0, [r7, #12]
 801952c:	69ba      	ldr	r2, [r7, #24]
 801952e:	0013      	movs	r3, r2
 8019530:	00db      	lsls	r3, r3, #3
 8019532:	1a9b      	subs	r3, r3, r2
 8019534:	00db      	lsls	r3, r3, #3
 8019536:	18c3      	adds	r3, r0, r3
 8019538:	3318      	adds	r3, #24
 801953a:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_read           = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_read;
 801953c:	6979      	ldr	r1, [r7, #20]
 801953e:	69ba      	ldr	r2, [r7, #24]
 8019540:	0013      	movs	r3, r2
 8019542:	00db      	lsls	r3, r3, #3
 8019544:	1a9b      	subs	r3, r3, r2
 8019546:	00db      	lsls	r3, r3, #3
 8019548:	18cb      	adds	r3, r1, r3
 801954a:	3330      	adds	r3, #48	@ 0x30
 801954c:	6819      	ldr	r1, [r3, #0]
 801954e:	68f8      	ldr	r0, [r7, #12]
 8019550:	69ba      	ldr	r2, [r7, #24]
 8019552:	0013      	movs	r3, r2
 8019554:	00db      	lsls	r3, r3, #3
 8019556:	1a9b      	subs	r3, r3, r2
 8019558:	00db      	lsls	r3, r3, #3
 801955a:	18c3      	adds	r3, r0, r3
 801955c:	332c      	adds	r3, #44	@ 0x2c
 801955e:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_flush          = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_flush;
 8019560:	6979      	ldr	r1, [r7, #20]
 8019562:	69ba      	ldr	r2, [r7, #24]
 8019564:	0013      	movs	r3, r2
 8019566:	00db      	lsls	r3, r3, #3
 8019568:	1a9b      	subs	r3, r3, r2
 801956a:	00db      	lsls	r3, r3, #3
 801956c:	18cb      	adds	r3, r1, r3
 801956e:	3338      	adds	r3, #56	@ 0x38
 8019570:	6819      	ldr	r1, [r3, #0]
 8019572:	68f8      	ldr	r0, [r7, #12]
 8019574:	69ba      	ldr	r2, [r7, #24]
 8019576:	0013      	movs	r3, r2
 8019578:	00db      	lsls	r3, r3, #3
 801957a:	1a9b      	subs	r3, r3, r2
 801957c:	00db      	lsls	r3, r3, #3
 801957e:	18c3      	adds	r3, r0, r3
 8019580:	3334      	adds	r3, #52	@ 0x34
 8019582:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_write          = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_write;
 8019584:	6979      	ldr	r1, [r7, #20]
 8019586:	69ba      	ldr	r2, [r7, #24]
 8019588:	0013      	movs	r3, r2
 801958a:	00db      	lsls	r3, r3, #3
 801958c:	1a9b      	subs	r3, r3, r2
 801958e:	00db      	lsls	r3, r3, #3
 8019590:	18cb      	adds	r3, r1, r3
 8019592:	3334      	adds	r3, #52	@ 0x34
 8019594:	6819      	ldr	r1, [r3, #0]
 8019596:	68f8      	ldr	r0, [r7, #12]
 8019598:	69ba      	ldr	r2, [r7, #24]
 801959a:	0013      	movs	r3, r2
 801959c:	00db      	lsls	r3, r3, #3
 801959e:	1a9b      	subs	r3, r3, r2
 80195a0:	00db      	lsls	r3, r3, #3
 80195a2:	18c3      	adds	r3, r0, r3
 80195a4:	3330      	adds	r3, #48	@ 0x30
 80195a6:	6019      	str	r1, [r3, #0]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_status         = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_status;
 80195a8:	6979      	ldr	r1, [r7, #20]
 80195aa:	69bb      	ldr	r3, [r7, #24]
 80195ac:	1c5a      	adds	r2, r3, #1
 80195ae:	0013      	movs	r3, r2
 80195b0:	00db      	lsls	r3, r3, #3
 80195b2:	1a9b      	subs	r3, r3, r2
 80195b4:	00db      	lsls	r3, r3, #3
 80195b6:	18cb      	adds	r3, r1, r3
 80195b8:	3304      	adds	r3, #4
 80195ba:	6818      	ldr	r0, [r3, #0]
 80195bc:	68f9      	ldr	r1, [r7, #12]
 80195be:	69bb      	ldr	r3, [r7, #24]
 80195c0:	1c5a      	adds	r2, r3, #1
 80195c2:	0013      	movs	r3, r2
 80195c4:	00db      	lsls	r3, r3, #3
 80195c6:	1a9b      	subs	r3, r3, r2
 80195c8:	00db      	lsls	r3, r3, #3
 80195ca:	5058      	str	r0, [r3, r1]
            storage -> ux_slave_class_storage_lun[lun_index].ux_slave_class_storage_media_notification   = storage_parameter -> ux_slave_class_storage_parameter_lun[lun_index].ux_slave_class_storage_media_notification;
 80195cc:	6979      	ldr	r1, [r7, #20]
 80195ce:	69bb      	ldr	r3, [r7, #24]
 80195d0:	1c5a      	adds	r2, r3, #1
 80195d2:	0013      	movs	r3, r2
 80195d4:	00db      	lsls	r3, r3, #3
 80195d6:	1a9b      	subs	r3, r3, r2
 80195d8:	00db      	lsls	r3, r3, #3
 80195da:	18cb      	adds	r3, r1, r3
 80195dc:	3308      	adds	r3, #8
 80195de:	6819      	ldr	r1, [r3, #0]
 80195e0:	68f8      	ldr	r0, [r7, #12]
 80195e2:	69bb      	ldr	r3, [r7, #24]
 80195e4:	1c5a      	adds	r2, r3, #1
 80195e6:	0013      	movs	r3, r2
 80195e8:	00db      	lsls	r3, r3, #3
 80195ea:	1a9b      	subs	r3, r3, r2
 80195ec:	00db      	lsls	r3, r3, #3
 80195ee:	18c3      	adds	r3, r0, r3
 80195f0:	3304      	adds	r3, #4
 80195f2:	6019      	str	r1, [r3, #0]
        for (lun_index = 0; lun_index < storage -> ux_slave_class_storage_number_lun; lun_index++)
 80195f4:	69bb      	ldr	r3, [r7, #24]
 80195f6:	3301      	adds	r3, #1
 80195f8:	61bb      	str	r3, [r7, #24]
 80195fa:	68fb      	ldr	r3, [r7, #12]
 80195fc:	685b      	ldr	r3, [r3, #4]
 80195fe:	69ba      	ldr	r2, [r7, #24]
 8019600:	429a      	cmp	r2, r3
 8019602:	d200      	bcs.n	8019606 <_ux_device_class_storage_initialize+0x252>
 8019604:	e730      	b.n	8019468 <_ux_device_class_storage_initialize+0xb4>
        }

        /* If it's OK, complete it.  */
        if (status == UX_SUCCESS)
 8019606:	69fb      	ldr	r3, [r7, #28]
 8019608:	2b00      	cmp	r3, #0
 801960a:	d13c      	bne.n	8019686 <_ux_device_class_storage_initialize+0x2d2>
        {

            /* Store the start and stop signals if needed by the application.  */
            storage -> ux_slave_class_storage_instance_activate = storage_parameter -> ux_slave_class_storage_instance_activate;
 801960c:	697b      	ldr	r3, [r7, #20]
 801960e:	681a      	ldr	r2, [r3, #0]
 8019610:	68fb      	ldr	r3, [r7, #12]
 8019612:	655a      	str	r2, [r3, #84]	@ 0x54
            storage -> ux_slave_class_storage_instance_deactivate = storage_parameter -> ux_slave_class_storage_instance_deactivate;
 8019614:	697b      	ldr	r3, [r7, #20]
 8019616:	685a      	ldr	r2, [r3, #4]
 8019618:	68fb      	ldr	r3, [r7, #12]
 801961a:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Store the vendor id, product id, product revision and product serial.  */
            if (storage_parameter -> ux_slave_class_storage_parameter_vendor_id)
 801961c:	697b      	ldr	r3, [r7, #20]
 801961e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019620:	2b00      	cmp	r3, #0
 8019622:	d004      	beq.n	801962e <_ux_device_class_storage_initialize+0x27a>
                storage -> ux_slave_class_storage_vendor_id = storage_parameter -> ux_slave_class_storage_parameter_vendor_id;
 8019624:	697b      	ldr	r3, [r7, #20]
 8019626:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8019628:	68fb      	ldr	r3, [r7, #12]
 801962a:	65da      	str	r2, [r3, #92]	@ 0x5c
 801962c:	e002      	b.n	8019634 <_ux_device_class_storage_initialize+0x280>
            else
                storage -> ux_slave_class_storage_vendor_id = _ux_system_slave_class_storage_vendor_id;
 801962e:	68fb      	ldr	r3, [r7, #12]
 8019630:	4a24      	ldr	r2, [pc, #144]	@ (80196c4 <_ux_device_class_storage_initialize+0x310>)
 8019632:	65da      	str	r2, [r3, #92]	@ 0x5c

            if (storage_parameter -> ux_slave_class_storage_parameter_product_id)
 8019634:	697b      	ldr	r3, [r7, #20]
 8019636:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8019638:	2b00      	cmp	r3, #0
 801963a:	d004      	beq.n	8019646 <_ux_device_class_storage_initialize+0x292>
                storage -> ux_slave_class_storage_product_id = storage_parameter -> ux_slave_class_storage_parameter_product_id;
 801963c:	697b      	ldr	r3, [r7, #20]
 801963e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8019640:	68fb      	ldr	r3, [r7, #12]
 8019642:	661a      	str	r2, [r3, #96]	@ 0x60
 8019644:	e002      	b.n	801964c <_ux_device_class_storage_initialize+0x298>
            else
                storage -> ux_slave_class_storage_product_id = _ux_system_slave_class_storage_product_id;
 8019646:	68fb      	ldr	r3, [r7, #12]
 8019648:	4a1f      	ldr	r2, [pc, #124]	@ (80196c8 <_ux_device_class_storage_initialize+0x314>)
 801964a:	661a      	str	r2, [r3, #96]	@ 0x60

            if (storage_parameter -> ux_slave_class_storage_parameter_product_rev)
 801964c:	697b      	ldr	r3, [r7, #20]
 801964e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8019650:	2b00      	cmp	r3, #0
 8019652:	d004      	beq.n	801965e <_ux_device_class_storage_initialize+0x2aa>
                storage -> ux_slave_class_storage_product_rev = storage_parameter -> ux_slave_class_storage_parameter_product_rev;
 8019654:	697b      	ldr	r3, [r7, #20]
 8019656:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8019658:	68fb      	ldr	r3, [r7, #12]
 801965a:	665a      	str	r2, [r3, #100]	@ 0x64
 801965c:	e002      	b.n	8019664 <_ux_device_class_storage_initialize+0x2b0>
            else
                storage -> ux_slave_class_storage_product_rev = _ux_system_slave_class_storage_product_rev;
 801965e:	68fb      	ldr	r3, [r7, #12]
 8019660:	4a1a      	ldr	r2, [pc, #104]	@ (80196cc <_ux_device_class_storage_initialize+0x318>)
 8019662:	665a      	str	r2, [r3, #100]	@ 0x64

            if (storage_parameter -> ux_slave_class_storage_parameter_product_serial)
 8019664:	697b      	ldr	r3, [r7, #20]
 8019666:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019668:	2b00      	cmp	r3, #0
 801966a:	d004      	beq.n	8019676 <_ux_device_class_storage_initialize+0x2c2>
                storage -> ux_slave_class_storage_product_serial = storage_parameter -> ux_slave_class_storage_parameter_product_serial;
 801966c:	697b      	ldr	r3, [r7, #20]
 801966e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019670:	68fb      	ldr	r3, [r7, #12]
 8019672:	669a      	str	r2, [r3, #104]	@ 0x68
 8019674:	e002      	b.n	801967c <_ux_device_class_storage_initialize+0x2c8>
            else
                storage -> ux_slave_class_storage_product_serial = _ux_system_slave_class_storage_product_serial;
 8019676:	68fb      	ldr	r3, [r7, #12]
 8019678:	4a15      	ldr	r2, [pc, #84]	@ (80196d0 <_ux_device_class_storage_initialize+0x31c>)
 801967a:	669a      	str	r2, [r3, #104]	@ 0x68

            /* Save the address of the STORAGE instance inside the STORAGE container.  */
            class_inst -> ux_slave_class_instance = (VOID *) storage;
 801967c:	693b      	ldr	r3, [r7, #16]
 801967e:	68fa      	ldr	r2, [r7, #12]
 8019680:	649a      	str	r2, [r3, #72]	@ 0x48

            return(UX_SUCCESS);
 8019682:	2300      	movs	r3, #0
 8019684:	e015      	b.n	80196b2 <_ux_device_class_storage_initialize+0x2fe>
        }

        /* Free thread resources.  */
        _ux_device_thread_delete(&class_inst -> ux_slave_class_thread);
 8019686:	693b      	ldr	r3, [r7, #16]
 8019688:	3350      	adds	r3, #80	@ 0x50
 801968a:	0018      	movs	r0, r3
 801968c:	f7fe ff67 	bl	801855e <_ux_utility_thread_delete>
    }

#if !defined(UX_DEVICE_STANDALONE)
    if (class_inst -> ux_slave_class_thread_stack != UX_NULL)
 8019690:	693a      	ldr	r2, [r7, #16]
 8019692:	2380      	movs	r3, #128	@ 0x80
 8019694:	005b      	lsls	r3, r3, #1
 8019696:	58d3      	ldr	r3, [r2, r3]
 8019698:	2b00      	cmp	r3, #0
 801969a:	d005      	beq.n	80196a8 <_ux_device_class_storage_initialize+0x2f4>
        _ux_utility_memory_free(&class_inst -> ux_slave_class_thread_stack);
 801969c:	693b      	ldr	r3, [r7, #16]
 801969e:	3301      	adds	r3, #1
 80196a0:	33ff      	adds	r3, #255	@ 0xff
 80196a2:	0018      	movs	r0, r3
 80196a4:	f7fe fcf0 	bl	8018088 <_ux_utility_memory_free>
#endif

    /* Free instance.  */
    _ux_utility_memory_free(storage);
 80196a8:	68fb      	ldr	r3, [r7, #12]
 80196aa:	0018      	movs	r0, r3
 80196ac:	f7fe fcec 	bl	8018088 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 80196b0:	69fb      	ldr	r3, [r7, #28]
}
 80196b2:	0018      	movs	r0, r3
 80196b4:	46bd      	mov	sp, r7
 80196b6:	b008      	add	sp, #32
 80196b8:	bdb0      	pop	{r4, r5, r7, pc}
 80196ba:	46c0      	nop			@ (mov r8, r8)
 80196bc:	0801a119 	.word	0x0801a119
 80196c0:	0801ee6c 	.word	0x0801ee6c
 80196c4:	20000044 	.word	0x20000044
 80196c8:	20000050 	.word	0x20000050
 80196cc:	20000064 	.word	0x20000064
 80196d0:	2000006c 	.word	0x2000006c

080196d4 <_ux_device_class_storage_inquiry>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_inquiry(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 80196d4:	b580      	push	{r7, lr}
 80196d6:	b08a      	sub	sp, #40	@ 0x28
 80196d8:	af00      	add	r7, sp, #0
 80196da:	60f8      	str	r0, [r7, #12]
 80196dc:	60b9      	str	r1, [r7, #8]
 80196de:	607a      	str	r2, [r7, #4]
 80196e0:	603b      	str	r3, [r7, #0]

UINT                    status = UX_SUCCESS;
 80196e2:	2300      	movs	r3, #0
 80196e4:	627b      	str	r3, [r7, #36]	@ 0x24
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_INQUIRY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

#if !defined(UX_DEVICE_STANDALONE)

    /* Check direction.  */
    if (storage -> ux_slave_class_storage_host_length &&
 80196e6:	68fb      	ldr	r3, [r7, #12]
 80196e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80196ea:	2b00      	cmp	r3, #0
 80196ec:	d00e      	beq.n	801970c <_ux_device_class_storage_inquiry+0x38>
        (storage -> ux_slave_class_storage_cbw_flags & 0x80) == 0)
 80196ee:	68fb      	ldr	r3, [r7, #12]
 80196f0:	2244      	movs	r2, #68	@ 0x44
 80196f2:	5c9b      	ldrb	r3, [r3, r2]
 80196f4:	b25b      	sxtb	r3, r3
    if (storage -> ux_slave_class_storage_host_length &&
 80196f6:	2b00      	cmp	r3, #0
 80196f8:	db08      	blt.n	801970c <_ux_device_class_storage_inquiry+0x38>
    {
        _ux_device_stack_endpoint_stall(endpoint_out);
 80196fa:	683b      	ldr	r3, [r7, #0]
 80196fc:	0018      	movs	r0, r3
 80196fe:	f002 ff81 	bl	801c604 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 8019702:	68fb      	ldr	r3, [r7, #12]
 8019704:	2202      	movs	r2, #2
 8019706:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 8019708:	23ff      	movs	r3, #255	@ 0xff
 801970a:	e0c9      	b.n	80198a0 <_ux_device_class_storage_inquiry+0x1cc>
    }
#endif

    /* From the SCSI Inquiry payload, get the page code.  */
    inquiry_page_code =  *(cbwcb + UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE);
 801970c:	231f      	movs	r3, #31
 801970e:	18fb      	adds	r3, r7, r3
 8019710:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019712:	7892      	ldrb	r2, [r2, #2]
 8019714:	701a      	strb	r2, [r3, #0]
    
    /* And the length to be returned. */
    inquiry_length =  storage -> ux_slave_class_storage_host_length;
 8019716:	68fb      	ldr	r3, [r7, #12]
 8019718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801971a:	623b      	str	r3, [r7, #32]

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 801971c:	687b      	ldr	r3, [r7, #4]
 801971e:	3330      	adds	r3, #48	@ 0x30
 8019720:	61bb      	str	r3, [r7, #24]

    /* Obtain inquiry buffer pointer.  */
    inquiry_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 8019722:	69bb      	ldr	r3, [r7, #24]
 8019724:	68db      	ldr	r3, [r3, #12]
 8019726:	617b      	str	r3, [r7, #20]

    /* Ensure the data buffer is cleaned.  */
    _ux_utility_memory_set(inquiry_buffer, 0, UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH); /* Use case of memset is verified. */
 8019728:	697b      	ldr	r3, [r7, #20]
 801972a:	2224      	movs	r2, #36	@ 0x24
 801972c:	2100      	movs	r1, #0
 801972e:	0018      	movs	r0, r3
 8019730:	f7fe fd86 	bl	8018240 <_ux_utility_memory_set>

    /* Check for the maximum length to be returned. */
    if (inquiry_length > UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH)
 8019734:	6a3b      	ldr	r3, [r7, #32]
 8019736:	2b24      	cmp	r3, #36	@ 0x24
 8019738:	d901      	bls.n	801973e <_ux_device_class_storage_inquiry+0x6a>
        inquiry_length = UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH;
 801973a:	2324      	movs	r3, #36	@ 0x24
 801973c:	623b      	str	r3, [r7, #32]

    /* Default CSW to passed.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801973e:	68fb      	ldr	r3, [r7, #12]
 8019740:	2200      	movs	r2, #0
 8019742:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Ensure we know about the page code.  */
    switch (inquiry_page_code)
 8019744:	231f      	movs	r3, #31
 8019746:	18fb      	adds	r3, r7, r3
 8019748:	781b      	ldrb	r3, [r3, #0]
 801974a:	2b00      	cmp	r3, #0
 801974c:	d002      	beq.n	8019754 <_ux_device_class_storage_inquiry+0x80>
 801974e:	2b80      	cmp	r3, #128	@ 0x80
 8019750:	d05d      	beq.n	801980e <_ux_device_class_storage_inquiry+0x13a>
 8019752:	e078      	b.n	8019846 <_ux_device_class_storage_inquiry+0x172>
    {

    case UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE_STANDARD:
            
        /* Store the product type.  */
        inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PERIPHERAL_TYPE] =  (UCHAR)storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_type;
 8019754:	68f9      	ldr	r1, [r7, #12]
 8019756:	68ba      	ldr	r2, [r7, #8]
 8019758:	0013      	movs	r3, r2
 801975a:	00db      	lsls	r3, r3, #3
 801975c:	1a9b      	subs	r3, r3, r2
 801975e:	00db      	lsls	r3, r3, #3
 8019760:	18cb      	adds	r3, r1, r3
 8019762:	3310      	adds	r3, #16
 8019764:	681b      	ldr	r3, [r3, #0]
 8019766:	b2da      	uxtb	r2, r3
 8019768:	697b      	ldr	r3, [r7, #20]
 801976a:	701a      	strb	r2, [r3, #0]

        /* Store the Media Removable bit.  */
        inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_REMOVABLE_MEDIA] =  (UCHAR)storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_removable_flag;
 801976c:	68f9      	ldr	r1, [r7, #12]
 801976e:	68ba      	ldr	r2, [r7, #8]
 8019770:	0013      	movs	r3, r2
 8019772:	00db      	lsls	r3, r3, #3
 8019774:	1a9b      	subs	r3, r3, r2
 8019776:	00db      	lsls	r3, r3, #3
 8019778:	18cb      	adds	r3, r1, r3
 801977a:	3314      	adds	r3, #20
 801977c:	681a      	ldr	r2, [r3, #0]
 801977e:	697b      	ldr	r3, [r7, #20]
 8019780:	3301      	adds	r3, #1
 8019782:	b2d2      	uxtb	r2, r2
 8019784:	701a      	strb	r2, [r3, #0]

        /* Store the Data Format bit.  */
        if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_type == UX_SLAVE_CLASS_STORAGE_MEDIA_CDROM)
 8019786:	68f9      	ldr	r1, [r7, #12]
 8019788:	68ba      	ldr	r2, [r7, #8]
 801978a:	0013      	movs	r3, r2
 801978c:	00db      	lsls	r3, r3, #3
 801978e:	1a9b      	subs	r3, r3, r2
 8019790:	00db      	lsls	r3, r3, #3
 8019792:	18cb      	adds	r3, r1, r3
 8019794:	3310      	adds	r3, #16
 8019796:	681b      	ldr	r3, [r3, #0]
 8019798:	2b05      	cmp	r3, #5
 801979a:	d104      	bne.n	80197a6 <_ux_device_class_storage_inquiry+0xd2>
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_DATA_FORMAT] =  0x32;
 801979c:	697b      	ldr	r3, [r7, #20]
 801979e:	3303      	adds	r3, #3
 80197a0:	2232      	movs	r2, #50	@ 0x32
 80197a2:	701a      	strb	r2, [r3, #0]
 80197a4:	e003      	b.n	80197ae <_ux_device_class_storage_inquiry+0xda>
        else
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_DATA_FORMAT] =  0x00;
 80197a6:	697b      	ldr	r3, [r7, #20]
 80197a8:	3303      	adds	r3, #3
 80197aa:	2200      	movs	r2, #0
 80197ac:	701a      	strb	r2, [r3, #0]

        /* Store the length of the response.  There is a hack here. For CD-ROM, the data lg is fixed to 0x5B !  */
        if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_type != UX_SLAVE_CLASS_STORAGE_MEDIA_CDROM)
 80197ae:	68f9      	ldr	r1, [r7, #12]
 80197b0:	68ba      	ldr	r2, [r7, #8]
 80197b2:	0013      	movs	r3, r2
 80197b4:	00db      	lsls	r3, r3, #3
 80197b6:	1a9b      	subs	r3, r3, r2
 80197b8:	00db      	lsls	r3, r3, #3
 80197ba:	18cb      	adds	r3, r1, r3
 80197bc:	3310      	adds	r3, #16
 80197be:	681b      	ldr	r3, [r3, #0]
 80197c0:	2b05      	cmp	r3, #5
 80197c2:	d004      	beq.n	80197ce <_ux_device_class_storage_inquiry+0xfa>
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_ADDITIONAL_LENGTH] =  UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH;
 80197c4:	697b      	ldr	r3, [r7, #20]
 80197c6:	3304      	adds	r3, #4
 80197c8:	2224      	movs	r2, #36	@ 0x24
 80197ca:	701a      	strb	r2, [r3, #0]
 80197cc:	e003      	b.n	80197d6 <_ux_device_class_storage_inquiry+0x102>
        else            
            inquiry_buffer[UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_ADDITIONAL_LENGTH] =  UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_LENGTH_CD_ROM;
 80197ce:	697b      	ldr	r3, [r7, #20]
 80197d0:	3304      	adds	r3, #4
 80197d2:	225b      	movs	r2, #91	@ 0x5b
 80197d4:	701a      	strb	r2, [r3, #0]

        /* Fill in the storage vendor ID.  */
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_VENDOR_INFORMATION,
 80197d6:	697b      	ldr	r3, [r7, #20]
 80197d8:	3308      	adds	r3, #8
 80197da:	0018      	movs	r0, r3
                                                                    storage -> ux_slave_class_storage_vendor_id, 8); /* Use case of memcpy is verified. */
 80197dc:	68fb      	ldr	r3, [r7, #12]
 80197de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_VENDOR_INFORMATION,
 80197e0:	2208      	movs	r2, #8
 80197e2:	0019      	movs	r1, r3
 80197e4:	f7fe fc34 	bl	8018050 <_ux_utility_memory_copy>

        /* Fill in the product vendor ID.  */
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_ID,
 80197e8:	697b      	ldr	r3, [r7, #20]
 80197ea:	3310      	adds	r3, #16
 80197ec:	0018      	movs	r0, r3
                                                                    storage -> ux_slave_class_storage_product_id, 16); /* Use case of memcpy is verified. */
 80197ee:	68fb      	ldr	r3, [r7, #12]
 80197f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_ID,
 80197f2:	2210      	movs	r2, #16
 80197f4:	0019      	movs	r1, r3
 80197f6:	f7fe fc2b 	bl	8018050 <_ux_utility_memory_copy>

        /* Fill in the product revision number.  */
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_REVISION,
 80197fa:	697b      	ldr	r3, [r7, #20]
 80197fc:	3320      	adds	r3, #32
 80197fe:	0018      	movs	r0, r3
                                                                    storage -> ux_slave_class_storage_product_rev, 4); /* Use case of memcpy is verified. */
 8019800:	68fb      	ldr	r3, [r7, #12]
 8019802:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
        _ux_utility_memory_copy(inquiry_buffer + UX_SLAVE_CLASS_STORAGE_INQUIRY_RESPONSE_PRODUCT_REVISION,
 8019804:	2204      	movs	r2, #4
 8019806:	0019      	movs	r1, r3
 8019808:	f7fe fc22 	bl	8018050 <_ux_utility_memory_copy>

        break;
 801980c:	e030      	b.n	8019870 <_ux_device_class_storage_inquiry+0x19c>

    case UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE_SERIAL:

        /* Initialize the page code in response buffer.  */
        _ux_utility_short_put_big_endian(transfer_request -> ux_slave_transfer_request_data_pointer, UX_SLAVE_CLASS_STORAGE_INQUIRY_PAGE_CODE_SERIAL);
 801980e:	69bb      	ldr	r3, [r7, #24]
 8019810:	68db      	ldr	r3, [r3, #12]
 8019812:	2180      	movs	r1, #128	@ 0x80
 8019814:	0018      	movs	r0, r3
 8019816:	f7fe fe1d 	bl	8018454 <_ux_utility_short_put_big_endian>

        /* Initialize the length of the serial number in response buffer.  */
        _ux_utility_short_put_big_endian(transfer_request -> ux_slave_transfer_request_data_pointer + 2, 20);
 801981a:	69bb      	ldr	r3, [r7, #24]
 801981c:	68db      	ldr	r3, [r3, #12]
 801981e:	3302      	adds	r3, #2
 8019820:	2114      	movs	r1, #20
 8019822:	0018      	movs	r0, r3
 8019824:	f7fe fe16 	bl	8018454 <_ux_utility_short_put_big_endian>

        /* Copy the serial number buffer into the transfer request memory.  */
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer + 4, storage -> ux_slave_class_storage_product_serial, 20); /* Use case of memcpy is verified. */
 8019828:	69bb      	ldr	r3, [r7, #24]
 801982a:	68db      	ldr	r3, [r3, #12]
 801982c:	1d18      	adds	r0, r3, #4
 801982e:	68fb      	ldr	r3, [r7, #12]
 8019830:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8019832:	2214      	movs	r2, #20
 8019834:	0019      	movs	r1, r3
 8019836:	f7fe fc0b 	bl	8018050 <_ux_utility_memory_copy>

        /* Send a data payload with the inquiry response buffer.  */
        if (inquiry_length > 24)
 801983a:	6a3b      	ldr	r3, [r7, #32]
 801983c:	2b18      	cmp	r3, #24
 801983e:	d916      	bls.n	801986e <_ux_device_class_storage_inquiry+0x19a>
            inquiry_length = 24;
 8019840:	2318      	movs	r3, #24
 8019842:	623b      	str	r3, [r7, #32]
    
        break;
 8019844:	e013      	b.n	801986e <_ux_device_class_storage_inquiry+0x19a>

    default:
            
#if !defined(UX_DEVICE_STANDALONE)
        /* The page code is not supported.  */
        _ux_device_stack_endpoint_stall(endpoint_in);
 8019846:	687b      	ldr	r3, [r7, #4]
 8019848:	0018      	movs	r0, r3
 801984a:	f002 fedb 	bl	801c604 <_ux_device_stack_endpoint_stall>
#endif

        /* And update the REQUEST_SENSE codes.  */
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801984e:	68f9      	ldr	r1, [r7, #12]
 8019850:	68ba      	ldr	r2, [r7, #8]
 8019852:	0013      	movs	r3, r2
 8019854:	00db      	lsls	r3, r3, #3
 8019856:	1a9b      	subs	r3, r3, r2
 8019858:	00db      	lsls	r3, r3, #3
 801985a:	18cb      	adds	r3, r1, r3
 801985c:	3320      	adds	r3, #32
 801985e:	4a12      	ldr	r2, [pc, #72]	@ (80198a8 <_ux_device_class_storage_inquiry+0x1d4>)
 8019860:	601a      	str	r2, [r3, #0]
                                               UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x05,0x26,0x01);

        /* Now we set the CSW with failure.  */
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 8019862:	68fb      	ldr	r3, [r7, #12]
 8019864:	2201      	movs	r2, #1
 8019866:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Return error.  */
        status =  UX_ERROR;
 8019868:	23ff      	movs	r3, #255	@ 0xff
 801986a:	627b      	str	r3, [r7, #36]	@ 0x24

        break;            
 801986c:	e000      	b.n	8019870 <_ux_device_class_storage_inquiry+0x19c>
        break;
 801986e:	46c0      	nop			@ (mov r8, r8)
    }    

    /* Error cases.  */
    if (status != UX_SUCCESS)
 8019870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019872:	2b00      	cmp	r3, #0
 8019874:	d001      	beq.n	801987a <_ux_device_class_storage_inquiry+0x1a6>
        return(status);
 8019876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019878:	e012      	b.n	80198a0 <_ux_device_class_storage_inquiry+0x1cc>
    storage -> ux_device_class_storage_data_count = 0;

#else

    /* Send a data payload with the inquiry response buffer.  */
    if (inquiry_length)
 801987a:	6a3b      	ldr	r3, [r7, #32]
 801987c:	2b00      	cmp	r3, #0
 801987e:	d005      	beq.n	801988c <_ux_device_class_storage_inquiry+0x1b8>
        _ux_device_stack_transfer_request(transfer_request, inquiry_length, inquiry_length);
 8019880:	6a3a      	ldr	r2, [r7, #32]
 8019882:	6a39      	ldr	r1, [r7, #32]
 8019884:	69bb      	ldr	r3, [r7, #24]
 8019886:	0018      	movs	r0, r3
 8019888:	f003 fba8 	bl	801cfdc <_ux_device_stack_transfer_request>

    /* Check length.  */
    if (storage -> ux_slave_class_storage_host_length != inquiry_length)
 801988c:	68fb      	ldr	r3, [r7, #12]
 801988e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019890:	6a3a      	ldr	r2, [r7, #32]
 8019892:	429a      	cmp	r2, r3
 8019894:	d003      	beq.n	801989e <_ux_device_class_storage_inquiry+0x1ca>
    {
        _ux_device_stack_endpoint_stall(endpoint_in);
 8019896:	687b      	ldr	r3, [r7, #4]
 8019898:	0018      	movs	r0, r3
 801989a:	f002 feb3 	bl	801c604 <_ux_device_stack_endpoint_stall>
    }
#endif

    /* Return completion status.  */
    return(status);
 801989e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80198a0:	0018      	movs	r0, r3
 80198a2:	46bd      	mov	sp, r7
 80198a4:	b00a      	add	sp, #40	@ 0x28
 80198a6:	bd80      	pop	{r7, pc}
 80198a8:	00012605 	.word	0x00012605

080198ac <_ux_device_class_storage_mode_select>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_mode_select(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 80198ac:	b580      	push	{r7, lr}
 80198ae:	b084      	sub	sp, #16
 80198b0:	af00      	add	r7, sp, #0
 80198b2:	60f8      	str	r0, [r7, #12]
 80198b4:	60b9      	str	r1, [r7, #8]
 80198b6:	607a      	str	r2, [r7, #4]
 80198b8:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_MODE_SELECT, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* This command is not yet supported. So Stall the endpoint.  */
    if (storage -> ux_slave_class_storage_host_length)
 80198ba:	68fb      	ldr	r3, [r7, #12]
 80198bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80198be:	2b00      	cmp	r3, #0
 80198c0:	d007      	beq.n	80198d2 <_ux_device_class_storage_mode_select+0x26>
    {

#if !defined(UX_DEVICE_STANDALONE)
        _ux_device_stack_endpoint_stall(endpoint_out);
 80198c2:	683b      	ldr	r3, [r7, #0]
 80198c4:	0018      	movs	r0, r3
 80198c6:	f002 fe9d 	bl	801c604 <_ux_device_stack_endpoint_stall>
#else
        UX_PARAMETER_NOT_USED(endpoint_out);
#endif

        storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length;
 80198ca:	68fb      	ldr	r3, [r7, #12]
 80198cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80198ce:	68fb      	ldr	r3, [r7, #12]
 80198d0:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* And update the REQUEST_SENSE codes.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 80198d2:	68f9      	ldr	r1, [r7, #12]
 80198d4:	68ba      	ldr	r2, [r7, #8]
 80198d6:	0013      	movs	r3, r2
 80198d8:	00db      	lsls	r3, r3, #3
 80198da:	1a9b      	subs	r3, r3, r2
 80198dc:	00db      	lsls	r3, r3, #3
 80198de:	18cb      	adds	r3, r1, r3
 80198e0:	3320      	adds	r3, #32
 80198e2:	4a07      	ldr	r2, [pc, #28]	@ (8019900 <_ux_device_class_storage_mode_select+0x54>)
 80198e4:	601a      	str	r2, [r3, #0]
                                            UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x05,0x26,0x01);

    /* Now we set the CSW with failure.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 80198e6:	68fb      	ldr	r3, [r7, #12]
 80198e8:	2201      	movs	r2, #1
 80198ea:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Error trap. */
    _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 80198ec:	2254      	movs	r2, #84	@ 0x54
 80198ee:	2107      	movs	r1, #7
 80198f0:	2002      	movs	r0, #2
 80198f2:	f7fe f84f 	bl	8017994 <_ux_system_error_handler>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

    /* Return not supported error!  */
    return(UX_FUNCTION_NOT_SUPPORTED);
 80198f6:	2354      	movs	r3, #84	@ 0x54
}    
 80198f8:	0018      	movs	r0, r3
 80198fa:	46bd      	mov	sp, r7
 80198fc:	b004      	add	sp, #16
 80198fe:	bd80      	pop	{r7, pc}
 8019900:	00012605 	.word	0x00012605

08019904 <_ux_device_class_storage_mode_sense>:
UINT  _ux_device_class_storage_mode_sense(UX_SLAVE_CLASS_STORAGE *storage, 
                      ULONG               lun, 
                      UX_SLAVE_ENDPOINT   *endpoint_in,
                      UX_SLAVE_ENDPOINT   *endpoint_out, 
                      UCHAR               *cbwcb)
{
 8019904:	b580      	push	{r7, lr}
 8019906:	b090      	sub	sp, #64	@ 0x40
 8019908:	af00      	add	r7, sp, #0
 801990a:	60f8      	str	r0, [r7, #12]
 801990c:	60b9      	str	r1, [r7, #8]
 801990e:	607a      	str	r2, [r7, #4]
 8019910:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_MODE_SENSE, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 8019912:	687b      	ldr	r3, [r7, #4]
 8019914:	3330      	adds	r3, #48	@ 0x30
 8019916:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the command format : we have 1a and 5a.  */
    mode_sense_command =  (ULONG) *(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_OPERATION);
 8019918:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801991a:	781b      	ldrb	r3, [r3, #0]
 801991c:	623b      	str	r3, [r7, #32]
    
    /* Extract the notification from the cbwcb.  */
    page_code =  (ULONG) *(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PC_PAGE_CODE);
 801991e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019920:	3302      	adds	r3, #2
 8019922:	781b      	ldrb	r3, [r3, #0]
 8019924:	61fb      	str	r3, [r7, #28]

    /* Check the command.  */
    if (mode_sense_command == UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE_SHORT)
 8019926:	6a3b      	ldr	r3, [r7, #32]
 8019928:	2b1a      	cmp	r3, #26
 801992a:	d108      	bne.n	801993e <_ux_device_class_storage_mode_sense+0x3a>
    {

        /* Extract the length to be returned by the cbwcb.  */
        mode_sense_reply_length =  (ULONG) *(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_ALLOCATION_LENGTH_6);
 801992c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801992e:	3304      	adds	r3, #4
 8019930:	781b      	ldrb	r3, [r3, #0]
 8019932:	63fb      	str	r3, [r7, #60]	@ 0x3c
        flags_index = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_FLAGS_6;
 8019934:	2302      	movs	r3, #2
 8019936:	633b      	str	r3, [r7, #48]	@ 0x30
        response_header_length = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_HEADER_LENGTH_6;
 8019938:	2304      	movs	r3, #4
 801993a:	637b      	str	r3, [r7, #52]	@ 0x34
 801993c:	e00a      	b.n	8019954 <_ux_device_class_storage_mode_sense+0x50>

    else
    {

        /* Extract the length to be returned by the cbwcb.  */
        mode_sense_reply_length =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_MODE_SENSE_ALLOCATION_LENGTH_10);
 801993e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019940:	3307      	adds	r3, #7
 8019942:	0018      	movs	r0, r3
 8019944:	f7fe fd6b 	bl	801841e <_ux_utility_short_get_big_endian>
 8019948:	0003      	movs	r3, r0
 801994a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        flags_index = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_FLAGS_10;
 801994c:	2303      	movs	r3, #3
 801994e:	633b      	str	r3, [r7, #48]	@ 0x30
        response_header_length = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_HEADER_LENGTH_10;
 8019950:	2308      	movs	r3, #8
 8019952:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    /* Ensure reply not exceed storage buffer.  */
    if (mode_sense_reply_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 8019954:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8019956:	2380      	movs	r3, #128	@ 0x80
 8019958:	011b      	lsls	r3, r3, #4
 801995a:	429a      	cmp	r2, r3
 801995c:	d902      	bls.n	8019964 <_ux_device_class_storage_mode_sense+0x60>
        mode_sense_reply_length = UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
 801995e:	2380      	movs	r3, #128	@ 0x80
 8019960:	011b      	lsls	r3, r3, #4
 8019962:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Ensure memory buffer cleaned.  */
    _ux_utility_memory_set(transfer_request -> ux_slave_transfer_request_data_pointer, 0, mode_sense_reply_length); /* Use case of memset is verified. */
 8019964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019966:	68db      	ldr	r3, [r3, #12]
 8019968:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801996a:	2100      	movs	r1, #0
 801996c:	0018      	movs	r0, r3
 801996e:	f7fe fc67 	bl	8018240 <_ux_utility_memory_set>

    /* Establish READ ONLY flag.  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_read_only_flag == UX_TRUE)
 8019972:	68f9      	ldr	r1, [r7, #12]
 8019974:	68ba      	ldr	r2, [r7, #8]
 8019976:	0013      	movs	r3, r2
 8019978:	00db      	lsls	r3, r3, #3
 801997a:	1a9b      	subs	r3, r3, r2
 801997c:	00db      	lsls	r3, r3, #3
 801997e:	18cb      	adds	r3, r1, r3
 8019980:	3318      	adds	r3, #24
 8019982:	681b      	ldr	r3, [r3, #0]
 8019984:	2b01      	cmp	r3, #1
 8019986:	d104      	bne.n	8019992 <_ux_device_class_storage_mode_sense+0x8e>
    
        /* This device is Read Only.  */
        read_only_flag = UX_SLAVE_CLASS_STORAGE_MODE_SENSE_PARAMETER_FLAG_WP;
 8019988:	233b      	movs	r3, #59	@ 0x3b
 801998a:	18fb      	adds	r3, r7, r3
 801998c:	2280      	movs	r2, #128	@ 0x80
 801998e:	701a      	strb	r2, [r3, #0]
 8019990:	e003      	b.n	801999a <_ux_device_class_storage_mode_sense+0x96>
    
    else
    
        /* This device can be written to.  */
        read_only_flag = 0;        
 8019992:	233b      	movs	r3, #59	@ 0x3b
 8019994:	18fb      	adds	r3, r7, r3
 8019996:	2200      	movs	r2, #0
 8019998:	701a      	strb	r2, [r3, #0]

    /* Build response based on expected page codes.  */

    /* Initialize length and page pointer.  */
    mode_data_length = response_header_length;
 801999a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801999c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    page_pointer = transfer_request -> ux_slave_transfer_request_data_pointer + response_header_length;
 801999e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80199a0:	68da      	ldr	r2, [r3, #12]
 80199a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80199a4:	18d3      	adds	r3, r2, r3
 80199a6:	62bb      	str	r3, [r7, #40]	@ 0x28
        page_pointer += page_length;
    }
#endif

    /* Caching mode page is returned if cache flush callback implemented.  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_flush != UX_NULL &&
 80199a8:	68f9      	ldr	r1, [r7, #12]
 80199aa:	68ba      	ldr	r2, [r7, #8]
 80199ac:	0013      	movs	r3, r2
 80199ae:	00db      	lsls	r3, r3, #3
 80199b0:	1a9b      	subs	r3, r3, r2
 80199b2:	00db      	lsls	r3, r3, #3
 80199b4:	18cb      	adds	r3, r1, r3
 80199b6:	3334      	adds	r3, #52	@ 0x34
 80199b8:	681b      	ldr	r3, [r3, #0]
 80199ba:	2b00      	cmp	r3, #0
 80199bc:	d01f      	beq.n	80199fe <_ux_device_class_storage_mode_sense+0xfa>
 80199be:	69fb      	ldr	r3, [r7, #28]
 80199c0:	2b08      	cmp	r3, #8
 80199c2:	d002      	beq.n	80199ca <_ux_device_class_storage_mode_sense+0xc6>
        (page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_CACHE ||
 80199c4:	69fb      	ldr	r3, [r7, #28]
 80199c6:	2b3f      	cmp	r3, #63	@ 0x3f
 80199c8:	d119      	bne.n	80199fe <_ux_device_class_storage_mode_sense+0xfa>
        page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_ALL))
    {
        page_length = USBX_DEVICE_CLASS_STORAGE_MODE_SENSE_PAGE_CACHE_LENGTH;
 80199ca:	2314      	movs	r3, #20
 80199cc:	61bb      	str	r3, [r7, #24]

        /* Store page code.  */
        *(page_pointer) = UX_SLAVE_CLASS_STORAGE_PAGE_CODE_CACHE;
 80199ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80199d0:	2208      	movs	r2, #8
 80199d2:	701a      	strb	r2, [r3, #0]

        /* Store the length of the page data.  */
        *(page_pointer + UX_SLAVE_CLASS_STORAGE_CACHING_MODE_PAGE_LENGTH) =
 80199d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80199d6:	3301      	adds	r3, #1
 80199d8:	2212      	movs	r2, #18
 80199da:	701a      	strb	r2, [r3, #0]
                            UX_SLAVE_CLASS_STORAGE_CACHING_MODE_PAGE_PAGE_LENGTH;

        /* Set the Write Cache Enabled (WCE) bit.  */
        *(page_pointer + UX_SLAVE_CLASS_STORAGE_CACHING_MODE_PAGE_FLAGS) |=
 80199dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80199de:	3302      	adds	r3, #2
 80199e0:	781a      	ldrb	r2, [r3, #0]
 80199e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80199e4:	3302      	adds	r3, #2
 80199e6:	2104      	movs	r1, #4
 80199e8:	430a      	orrs	r2, r1
 80199ea:	b2d2      	uxtb	r2, r2
 80199ec:	701a      	strb	r2, [r3, #0]
                            UX_SLAVE_CLASS_STORAGE_CACHING_MODE_PAGE_FLAG_WCE;

        mode_data_length += page_length;
 80199ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80199f0:	69bb      	ldr	r3, [r7, #24]
 80199f2:	18d3      	adds	r3, r2, r3
 80199f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        page_pointer += page_length;
 80199f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80199f8:	69bb      	ldr	r3, [r7, #24]
 80199fa:	18d3      	adds	r3, r2, r3
 80199fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Informational Exceptions Control mode page.  */
    if (page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_IEC ||
 80199fe:	69fb      	ldr	r3, [r7, #28]
 8019a00:	2b1c      	cmp	r3, #28
 8019a02:	d002      	beq.n	8019a0a <_ux_device_class_storage_mode_sense+0x106>
 8019a04:	69fb      	ldr	r3, [r7, #28]
 8019a06:	2b3f      	cmp	r3, #63	@ 0x3f
 8019a08:	d110      	bne.n	8019a2c <_ux_device_class_storage_mode_sense+0x128>
        page_code == UX_SLAVE_CLASS_STORAGE_PAGE_CODE_ALL)
    {
        page_length = USBX_DEVICE_CLASS_STORAGE_MODE_SENSE_PAGE_IEC_LENGTH;
 8019a0a:	230c      	movs	r3, #12
 8019a0c:	61bb      	str	r3, [r7, #24]

        /* Store page code.  */
        *(page_pointer) = UX_SLAVE_CLASS_STORAGE_PAGE_CODE_IEC;
 8019a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019a10:	221c      	movs	r2, #28
 8019a12:	701a      	strb	r2, [r3, #0]

        /* Store the length of the page data.  */
        *(page_pointer + 1) = UX_SLAVE_CLASS_STORAGE_IEC_MODE_PAGE_PAGE_LENGTH;
 8019a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019a16:	3301      	adds	r3, #1
 8019a18:	220a      	movs	r2, #10
 8019a1a:	701a      	strb	r2, [r3, #0]

        mode_data_length += page_length;
 8019a1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019a1e:	69bb      	ldr	r3, [r7, #24]
 8019a20:	18d3      	adds	r3, r2, r3
 8019a22:	62fb      	str	r3, [r7, #44]	@ 0x2c
        page_pointer += page_length;
 8019a24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019a26:	69bb      	ldr	r3, [r7, #24]
 8019a28:	18d3      	adds	r3, r2, r3
 8019a2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Put the payload length in the header.  */
    if (mode_sense_command == UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE_SHORT)
 8019a2c:	6a3b      	ldr	r3, [r7, #32]
 8019a2e:	2b1a      	cmp	r3, #26
 8019a30:	d105      	bne.n	8019a3e <_ux_device_class_storage_mode_sense+0x13a>
        * transfer_request -> ux_slave_transfer_request_data_pointer = (UCHAR)(mode_data_length);
 8019a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a34:	68db      	ldr	r3, [r3, #12]
 8019a36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019a38:	b2d2      	uxtb	r2, r2
 8019a3a:	701a      	strb	r2, [r3, #0]
 8019a3c:	e007      	b.n	8019a4e <_ux_device_class_storage_mode_sense+0x14a>
    else
        _ux_utility_short_put_big_endian(transfer_request -> ux_slave_transfer_request_data_pointer, (USHORT)mode_data_length);
 8019a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a40:	68db      	ldr	r3, [r3, #12]
 8019a42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019a44:	b292      	uxth	r2, r2
 8019a46:	0011      	movs	r1, r2
 8019a48:	0018      	movs	r0, r3
 8019a4a:	f7fe fd03 	bl	8018454 <_ux_utility_short_put_big_endian>

    /* Store the write protection flag.  */
    *(transfer_request -> ux_slave_transfer_request_data_pointer + flags_index) = read_only_flag;
 8019a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a50:	68da      	ldr	r2, [r3, #12]
 8019a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019a54:	18d3      	adds	r3, r2, r3
 8019a56:	223b      	movs	r2, #59	@ 0x3b
 8019a58:	18ba      	adds	r2, r7, r2
 8019a5a:	7812      	ldrb	r2, [r2, #0]
 8019a5c:	701a      	strb	r2, [r3, #0]
    storage -> ux_device_class_storage_data_count = 0;

#else

    /* Send a payload with the response buffer.  */
    _ux_device_stack_transfer_request(transfer_request, mode_sense_reply_length, mode_sense_reply_length); 
 8019a5e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8019a60:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8019a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019a64:	0018      	movs	r0, r3
 8019a66:	f003 fab9 	bl	801cfdc <_ux_device_stack_transfer_request>
#endif

    /* Now we set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 8019a6a:	68fb      	ldr	r3, [r7, #12]
 8019a6c:	2200      	movs	r2, #0
 8019a6e:	651a      	str	r2, [r3, #80]	@ 0x50
    status = UX_SUCCESS;
 8019a70:	2300      	movs	r3, #0
 8019a72:	617b      	str	r3, [r7, #20]

    /* Return completion status.  */
    return(status);
 8019a74:	697b      	ldr	r3, [r7, #20]
}
 8019a76:	0018      	movs	r0, r3
 8019a78:	46bd      	mov	sp, r7
 8019a7a:	b010      	add	sp, #64	@ 0x40
 8019a7c:	bd80      	pop	{r7, pc}

08019a7e <_ux_device_class_storage_prevent_allow_media_removal>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_prevent_allow_media_removal(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 8019a7e:	b580      	push	{r7, lr}
 8019a80:	b084      	sub	sp, #16
 8019a82:	af00      	add	r7, sp, #0
 8019a84:	60f8      	str	r0, [r7, #12]
 8019a86:	60b9      	str	r1, [r7, #8]
 8019a88:	607a      	str	r2, [r7, #4]
 8019a8a:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_PREVENT_ALLOW_MEDIA_REMOVAL, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* We set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 8019a8c:	68fb      	ldr	r3, [r7, #12]
 8019a8e:	2200      	movs	r2, #0
 8019a90:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8019a92:	2300      	movs	r3, #0
}
 8019a94:	0018      	movs	r0, r3
 8019a96:	46bd      	mov	sp, r7
 8019a98:	b004      	add	sp, #16
 8019a9a:	bd80      	pop	{r7, pc}

08019a9c <_ux_device_class_storage_read>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_read(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb, UCHAR scsi_command)
{
 8019a9c:	b5b0      	push	{r4, r5, r7, lr}
 8019a9e:	b090      	sub	sp, #64	@ 0x40
 8019aa0:	af02      	add	r7, sp, #8
 8019aa2:	60f8      	str	r0, [r7, #12]
 8019aa4:	60b9      	str	r1, [r7, #8]
 8019aa6:	607a      	str	r2, [r7, #4]
 8019aa8:	603b      	str	r3, [r7, #0]


    UX_PARAMETER_NOT_USED(endpoint_out);

    /* Get the LBA from the CBWCB.  */
    lba =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_READ_LBA);
 8019aaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019aac:	3302      	adds	r3, #2
 8019aae:	0018      	movs	r0, r3
 8019ab0:	f7fe f914 	bl	8017cdc <_ux_utility_long_get_big_endian>
 8019ab4:	0003      	movs	r3, r0
 8019ab6:	637b      	str	r3, [r7, #52]	@ 0x34

    /* The type of commands will tell us the width of the field containing the number
       of sectors to read.  */
    if (scsi_command == UX_SLAVE_CLASS_STORAGE_SCSI_READ16)
 8019ab8:	234c      	movs	r3, #76	@ 0x4c
 8019aba:	18fb      	adds	r3, r7, r3
 8019abc:	781b      	ldrb	r3, [r3, #0]
 8019abe:	2b28      	cmp	r3, #40	@ 0x28
 8019ac0:	d107      	bne.n	8019ad2 <_ux_device_class_storage_read+0x36>

        /* Get the number of blocks from the CBWCB in 16 bits.  */
        total_number_blocks =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_READ_TRANSFER_LENGTH_16);
 8019ac2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019ac4:	3307      	adds	r3, #7
 8019ac6:	0018      	movs	r0, r3
 8019ac8:	f7fe fca9 	bl	801841e <_ux_utility_short_get_big_endian>
 8019acc:	0003      	movs	r3, r0
 8019ace:	633b      	str	r3, [r7, #48]	@ 0x30
 8019ad0:	e006      	b.n	8019ae0 <_ux_device_class_storage_read+0x44>

    else        

        /* Get the number of blocks from the CBWCB in 32 bits.  */
        total_number_blocks =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_READ_TRANSFER_LENGTH_32);
 8019ad2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019ad4:	3306      	adds	r3, #6
 8019ad6:	0018      	movs	r0, r3
 8019ad8:	f7fe f900 	bl	8017cdc <_ux_utility_long_get_big_endian>
 8019adc:	0003      	movs	r3, r0
 8019ade:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 8019ae0:	687b      	ldr	r3, [r7, #4]
 8019ae2:	3330      	adds	r3, #48	@ 0x30
 8019ae4:	623b      	str	r3, [r7, #32]

    /* Compute the total length to transfer and how much remains.  */
    total_length =  total_number_blocks * storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 8019ae6:	68f9      	ldr	r1, [r7, #12]
 8019ae8:	68ba      	ldr	r2, [r7, #8]
 8019aea:	0013      	movs	r3, r2
 8019aec:	00db      	lsls	r3, r3, #3
 8019aee:	1a9b      	subs	r3, r3, r2
 8019af0:	00db      	lsls	r3, r3, #3
 8019af2:	18cb      	adds	r3, r1, r3
 8019af4:	330c      	adds	r3, #12
 8019af6:	681a      	ldr	r2, [r3, #0]
 8019af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019afa:	4353      	muls	r3, r2
 8019afc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Default CSW to failed.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 8019afe:	68fb      	ldr	r3, [r7, #12]
 8019b00:	2201      	movs	r2, #1
 8019b02:	651a      	str	r2, [r3, #80]	@ 0x50
#else

    /* Check transfer length.  */

    /* Case (7).  Host length < device length.  */
    if (total_length > storage -> ux_slave_class_storage_host_length)
 8019b04:	68fb      	ldr	r3, [r7, #12]
 8019b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019b08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019b0a:	429a      	cmp	r2, r3
 8019b0c:	d908      	bls.n	8019b20 <_ux_device_class_storage_read+0x84>
    {
        _ux_device_stack_endpoint_stall(endpoint_in);
 8019b0e:	687b      	ldr	r3, [r7, #4]
 8019b10:	0018      	movs	r0, r3
 8019b12:	f002 fd77 	bl	801c604 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 8019b16:	68fb      	ldr	r3, [r7, #12]
 8019b18:	2202      	movs	r2, #2
 8019b1a:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 8019b1c:	23ff      	movs	r3, #255	@ 0xff
 8019b1e:	e0d4      	b.n	8019cca <_ux_device_class_storage_read+0x22e>
    }

    /* Case (8). Hi <> Do.  */
    if ((storage -> ux_slave_class_storage_cbw_flags & 0x80) == 0)
 8019b20:	68fb      	ldr	r3, [r7, #12]
 8019b22:	2244      	movs	r2, #68	@ 0x44
 8019b24:	5c9b      	ldrb	r3, [r3, r2]
 8019b26:	b25b      	sxtb	r3, r3
 8019b28:	2b00      	cmp	r3, #0
 8019b2a:	db08      	blt.n	8019b3e <_ux_device_class_storage_read+0xa2>
    {
        _ux_device_stack_endpoint_stall(endpoint_out);
 8019b2c:	683b      	ldr	r3, [r7, #0]
 8019b2e:	0018      	movs	r0, r3
 8019b30:	f002 fd68 	bl	801c604 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 8019b34:	68fb      	ldr	r3, [r7, #12]
 8019b36:	2202      	movs	r2, #2
 8019b38:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 8019b3a:	23ff      	movs	r3, #255	@ 0xff
 8019b3c:	e0c5      	b.n	8019cca <_ux_device_class_storage_read+0x22e>
    }

    /* It may take several transfers to send the requested data.  */
    done_length = 0;
 8019b3e:	2300      	movs	r3, #0
 8019b40:	627b      	str	r3, [r7, #36]	@ 0x24
    while (total_number_blocks)
 8019b42:	e0ab      	b.n	8019c9c <_ux_device_class_storage_read+0x200>
    {

        /* Obtain the status of the device.  */
        status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, lun, 
 8019b44:	68f9      	ldr	r1, [r7, #12]
 8019b46:	68bb      	ldr	r3, [r7, #8]
 8019b48:	1c5a      	adds	r2, r3, #1
 8019b4a:	0013      	movs	r3, r2
 8019b4c:	00db      	lsls	r3, r3, #3
 8019b4e:	1a9b      	subs	r3, r3, r2
 8019b50:	00db      	lsls	r3, r3, #3
 8019b52:	585c      	ldr	r4, [r3, r1]
 8019b54:	68f9      	ldr	r1, [r7, #12]
 8019b56:	68ba      	ldr	r2, [r7, #8]
 8019b58:	0013      	movs	r3, r2
 8019b5a:	00db      	lsls	r3, r3, #3
 8019b5c:	1a9b      	subs	r3, r3, r2
 8019b5e:	00db      	lsls	r3, r3, #3
 8019b60:	18cb      	adds	r3, r1, r3
 8019b62:	331c      	adds	r3, #28
 8019b64:	681a      	ldr	r2, [r3, #0]
 8019b66:	2314      	movs	r3, #20
 8019b68:	18fb      	adds	r3, r7, r3
 8019b6a:	68b9      	ldr	r1, [r7, #8]
 8019b6c:	68f8      	ldr	r0, [r7, #12]
 8019b6e:	47a0      	blx	r4
 8019b70:	0003      	movs	r3, r0
 8019b72:	61fb      	str	r3, [r7, #28]
                                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);
    
        /* Update the request sense.  */
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 8019b74:	6979      	ldr	r1, [r7, #20]
 8019b76:	68f8      	ldr	r0, [r7, #12]
 8019b78:	68ba      	ldr	r2, [r7, #8]
 8019b7a:	0013      	movs	r3, r2
 8019b7c:	00db      	lsls	r3, r3, #3
 8019b7e:	1a9b      	subs	r3, r3, r2
 8019b80:	00db      	lsls	r3, r3, #3
 8019b82:	18c3      	adds	r3, r0, r3
 8019b84:	3320      	adds	r3, #32
 8019b86:	6019      	str	r1, [r3, #0]
    
        /* If there is a problem, return a failed command.  */
        if (status != UX_SUCCESS)
 8019b88:	69fb      	ldr	r3, [r7, #28]
 8019b8a:	2b00      	cmp	r3, #0
 8019b8c:	d00b      	beq.n	8019ba6 <_ux_device_class_storage_read+0x10a>
        {
    
            /* We have a problem, media status error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_in);
 8019b8e:	687b      	ldr	r3, [r7, #4]
 8019b90:	0018      	movs	r0, r3
 8019b92:	f002 fd37 	bl	801c604 <_ux_device_stack_endpoint_stall>

            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 8019b96:	68fb      	ldr	r3, [r7, #12]
 8019b98:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8019b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019b9c:	1ad2      	subs	r2, r2, r3
 8019b9e:	68fb      	ldr	r3, [r7, #12]
 8019ba0:	64da      	str	r2, [r3, #76]	@ 0x4c
    
            /* Return an error.  */
            return(UX_ERROR);
 8019ba2:	23ff      	movs	r3, #255	@ 0xff
 8019ba4:	e091      	b.n	8019cca <_ux_device_class_storage_read+0x22e>
        }

        /* How much can we send in this transfer?  */
        if (total_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 8019ba6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019ba8:	2380      	movs	r3, #128	@ 0x80
 8019baa:	011b      	lsls	r3, r3, #4
 8019bac:	429a      	cmp	r2, r3
 8019bae:	d903      	bls.n	8019bb8 <_ux_device_class_storage_read+0x11c>

            /* Compute the transfer length based on the maximum allowed.  */
            transfer_length =  UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
 8019bb0:	2380      	movs	r3, #128	@ 0x80
 8019bb2:	011b      	lsls	r3, r3, #4
 8019bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8019bb6:	e001      	b.n	8019bbc <_ux_device_class_storage_read+0x120>
            
        else

            /* Compute the transfer length based on what is left to transfer.  */
            transfer_length =  total_length;
 8019bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8019bba:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Compute the number of blocks to transfer.  */
        number_blocks = transfer_length / storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 8019bbc:	68f9      	ldr	r1, [r7, #12]
 8019bbe:	68ba      	ldr	r2, [r7, #8]
 8019bc0:	0013      	movs	r3, r2
 8019bc2:	00db      	lsls	r3, r3, #3
 8019bc4:	1a9b      	subs	r3, r3, r2
 8019bc6:	00db      	lsls	r3, r3, #3
 8019bc8:	18cb      	adds	r3, r1, r3
 8019bca:	330c      	adds	r3, #12
 8019bcc:	681b      	ldr	r3, [r3, #0]
 8019bce:	0019      	movs	r1, r3
 8019bd0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8019bd2:	f7ec fc37 	bl	8006444 <__udivsi3>
 8019bd6:	0003      	movs	r3, r0
 8019bd8:	61bb      	str	r3, [r7, #24]
        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_READ, storage, lun, transfer_request -> ux_slave_transfer_request_data_pointer, 
                                number_blocks, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

        /* Execute the read command from the local media.  */
        status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_read(storage, lun, 
 8019bda:	68f9      	ldr	r1, [r7, #12]
 8019bdc:	68ba      	ldr	r2, [r7, #8]
 8019bde:	0013      	movs	r3, r2
 8019be0:	00db      	lsls	r3, r3, #3
 8019be2:	1a9b      	subs	r3, r3, r2
 8019be4:	00db      	lsls	r3, r3, #3
 8019be6:	18cb      	adds	r3, r1, r3
 8019be8:	332c      	adds	r3, #44	@ 0x2c
 8019bea:	681c      	ldr	r4, [r3, #0]
 8019bec:	6a3b      	ldr	r3, [r7, #32]
 8019bee:	68da      	ldr	r2, [r3, #12]
 8019bf0:	69bd      	ldr	r5, [r7, #24]
 8019bf2:	68b9      	ldr	r1, [r7, #8]
 8019bf4:	68f8      	ldr	r0, [r7, #12]
 8019bf6:	2314      	movs	r3, #20
 8019bf8:	18fb      	adds	r3, r7, r3
 8019bfa:	9301      	str	r3, [sp, #4]
 8019bfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8019bfe:	9300      	str	r3, [sp, #0]
 8019c00:	002b      	movs	r3, r5
 8019c02:	47a0      	blx	r4
 8019c04:	0003      	movs	r3, r0
 8019c06:	61fb      	str	r3, [r7, #28]
                                                    transfer_request -> ux_slave_transfer_request_data_pointer, number_blocks, lba, &media_status); 

        /* If there is a problem, return a failed command.  */
        if (status != UX_SUCCESS)
 8019c08:	69fb      	ldr	r3, [r7, #28]
 8019c0a:	2b00      	cmp	r3, #0
 8019c0c:	d015      	beq.n	8019c3a <_ux_device_class_storage_read+0x19e>
        {
    
            /* We have a problem, request error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_in);
 8019c0e:	687b      	ldr	r3, [r7, #4]
 8019c10:	0018      	movs	r0, r3
 8019c12:	f002 fcf7 	bl	801c604 <_ux_device_stack_endpoint_stall>
    
            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 8019c16:	68fb      	ldr	r3, [r7, #12]
 8019c18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8019c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019c1c:	1ad2      	subs	r2, r2, r3
 8019c1e:	68fb      	ldr	r3, [r7, #12]
 8019c20:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* And update the REQUEST_SENSE codes.  */
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 8019c22:	6979      	ldr	r1, [r7, #20]
 8019c24:	68f8      	ldr	r0, [r7, #12]
 8019c26:	68ba      	ldr	r2, [r7, #8]
 8019c28:	0013      	movs	r3, r2
 8019c2a:	00db      	lsls	r3, r3, #3
 8019c2c:	1a9b      	subs	r3, r3, r2
 8019c2e:	00db      	lsls	r3, r3, #3
 8019c30:	18c3      	adds	r3, r0, r3
 8019c32:	3320      	adds	r3, #32
 8019c34:	6019      	str	r1, [r3, #0]
    
            /* Return an error.  */
            return(UX_ERROR);
 8019c36:	23ff      	movs	r3, #255	@ 0xff
 8019c38:	e047      	b.n	8019cca <_ux_device_class_storage_read+0x22e>
        }

        /* Sends the data payload back to the caller.  */
        status =  _ux_device_stack_transfer_request(transfer_request, transfer_length, transfer_length);
 8019c3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8019c3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8019c3e:	6a3b      	ldr	r3, [r7, #32]
 8019c40:	0018      	movs	r0, r3
 8019c42:	f003 f9cb 	bl	801cfdc <_ux_device_stack_transfer_request>
 8019c46:	0003      	movs	r3, r0
 8019c48:	61fb      	str	r3, [r7, #28]

        /* Check the status.  */
        if(status != UX_SUCCESS)
 8019c4a:	69fb      	ldr	r3, [r7, #28]
 8019c4c:	2b00      	cmp	r3, #0
 8019c4e:	d015      	beq.n	8019c7c <_ux_device_class_storage_read+0x1e0>
        {

            /* We have a problem, request error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_in);
 8019c50:	687b      	ldr	r3, [r7, #4]
 8019c52:	0018      	movs	r0, r3
 8019c54:	f002 fcd6 	bl	801c604 <_ux_device_stack_endpoint_stall>
    
            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 8019c58:	68fb      	ldr	r3, [r7, #12]
 8019c5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8019c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019c5e:	1ad2      	subs	r2, r2, r3
 8019c60:	68fb      	ldr	r3, [r7, #12]
 8019c62:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Update the REQUEST_SENSE codes.  */
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 8019c64:	68f9      	ldr	r1, [r7, #12]
 8019c66:	68ba      	ldr	r2, [r7, #8]
 8019c68:	0013      	movs	r3, r2
 8019c6a:	00db      	lsls	r3, r3, #3
 8019c6c:	1a9b      	subs	r3, r3, r2
 8019c6e:	00db      	lsls	r3, r3, #3
 8019c70:	18cb      	adds	r3, r1, r3
 8019c72:	3320      	adds	r3, #32
 8019c74:	4a17      	ldr	r2, [pc, #92]	@ (8019cd4 <_ux_device_class_storage_read+0x238>)
 8019c76:	601a      	str	r2, [r3, #0]
                                                UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x02,0x54,0x00);

            /* Return an error.  */
            return(UX_ERROR);
 8019c78:	23ff      	movs	r3, #255	@ 0xff
 8019c7a:	e026      	b.n	8019cca <_ux_device_class_storage_read+0x22e>

        }

        /* Update the LBA address.  */
        lba += number_blocks;
 8019c7c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8019c7e:	69bb      	ldr	r3, [r7, #24]
 8019c80:	18d3      	adds	r3, r2, r3
 8019c82:	637b      	str	r3, [r7, #52]	@ 0x34
        
        /* Update the length to remain.  */
        total_length -= transfer_length;        
 8019c84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8019c86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019c88:	1ad3      	subs	r3, r2, r3
 8019c8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        done_length += transfer_length;
 8019c8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019c90:	18d3      	adds	r3, r2, r3
 8019c92:	627b      	str	r3, [r7, #36]	@ 0x24
        
        /* Update the number of blocks to read.  */
        total_number_blocks -= number_blocks;
 8019c94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019c96:	69bb      	ldr	r3, [r7, #24]
 8019c98:	1ad3      	subs	r3, r2, r3
 8019c9a:	633b      	str	r3, [r7, #48]	@ 0x30
    while (total_number_blocks)
 8019c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8019c9e:	2b00      	cmp	r3, #0
 8019ca0:	d000      	beq.n	8019ca4 <_ux_device_class_storage_read+0x208>
 8019ca2:	e74f      	b.n	8019b44 <_ux_device_class_storage_read+0xa8>
    }

    /* Case (4), (5). Host length too large.  */
    if (storage -> ux_slave_class_storage_host_length > done_length)
 8019ca4:	68fb      	ldr	r3, [r7, #12]
 8019ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019ca8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019caa:	429a      	cmp	r2, r3
 8019cac:	d209      	bcs.n	8019cc2 <_ux_device_class_storage_read+0x226>
    {

        /* Stall Bulk-In.  */
        _ux_device_stack_endpoint_stall(endpoint_in);
 8019cae:	687b      	ldr	r3, [r7, #4]
 8019cb0:	0018      	movs	r0, r3
 8019cb2:	f002 fca7 	bl	801c604 <_ux_device_stack_endpoint_stall>

        /* Update residure.  */
        storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 8019cb6:	68fb      	ldr	r3, [r7, #12]
 8019cb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8019cba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019cbc:	1ad2      	subs	r2, r2, r3
 8019cbe:	68fb      	ldr	r3, [r7, #12]
 8019cc0:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

#endif /* else defined(UX_DEVICE_STANDALONE) */

    /* Now we set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 8019cc2:	68fb      	ldr	r3, [r7, #12]
 8019cc4:	2200      	movs	r2, #0
 8019cc6:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Return completion status.  */
    return(UX_SUCCESS);
 8019cc8:	2300      	movs	r3, #0
}
 8019cca:	0018      	movs	r0, r3
 8019ccc:	46bd      	mov	sp, r7
 8019cce:	b00e      	add	sp, #56	@ 0x38
 8019cd0:	bdb0      	pop	{r4, r5, r7, pc}
 8019cd2:	46c0      	nop			@ (mov r8, r8)
 8019cd4:	00005402 	.word	0x00005402

08019cd8 <_ux_device_class_storage_read_capacity>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_read_capacity(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun,
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 8019cd8:	b590      	push	{r4, r7, lr}
 8019cda:	b089      	sub	sp, #36	@ 0x24
 8019cdc:	af00      	add	r7, sp, #0
 8019cde:	60f8      	str	r0, [r7, #12]
 8019ce0:	60b9      	str	r1, [r7, #8]
 8019ce2:	607a      	str	r2, [r7, #4]
 8019ce4:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_READ_CAPACITY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, lun, 
 8019ce6:	68f9      	ldr	r1, [r7, #12]
 8019ce8:	68bb      	ldr	r3, [r7, #8]
 8019cea:	1c5a      	adds	r2, r3, #1
 8019cec:	0013      	movs	r3, r2
 8019cee:	00db      	lsls	r3, r3, #3
 8019cf0:	1a9b      	subs	r3, r3, r2
 8019cf2:	00db      	lsls	r3, r3, #3
 8019cf4:	585c      	ldr	r4, [r3, r1]
 8019cf6:	68f9      	ldr	r1, [r7, #12]
 8019cf8:	68ba      	ldr	r2, [r7, #8]
 8019cfa:	0013      	movs	r3, r2
 8019cfc:	00db      	lsls	r3, r3, #3
 8019cfe:	1a9b      	subs	r3, r3, r2
 8019d00:	00db      	lsls	r3, r3, #3
 8019d02:	18cb      	adds	r3, r1, r3
 8019d04:	331c      	adds	r3, #28
 8019d06:	681a      	ldr	r2, [r3, #0]
 8019d08:	2310      	movs	r3, #16
 8019d0a:	18fb      	adds	r3, r7, r3
 8019d0c:	68b9      	ldr	r1, [r7, #8]
 8019d0e:	68f8      	ldr	r0, [r7, #12]
 8019d10:	47a0      	blx	r4
 8019d12:	0003      	movs	r3, r0
 8019d14:	61fb      	str	r3, [r7, #28]
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);

    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 8019d16:	6939      	ldr	r1, [r7, #16]
 8019d18:	68f8      	ldr	r0, [r7, #12]
 8019d1a:	68ba      	ldr	r2, [r7, #8]
 8019d1c:	0013      	movs	r3, r2
 8019d1e:	00db      	lsls	r3, r3, #3
 8019d20:	1a9b      	subs	r3, r3, r2
 8019d22:	00db      	lsls	r3, r3, #3
 8019d24:	18c3      	adds	r3, r0, r3
 8019d26:	3320      	adds	r3, #32
 8019d28:	6019      	str	r1, [r3, #0]

    /* Check the status for error.  */
    if (status != UX_SUCCESS)
 8019d2a:	69fb      	ldr	r3, [r7, #28]
 8019d2c:	2b00      	cmp	r3, #0
 8019d2e:	d009      	beq.n	8019d44 <_ux_device_class_storage_read_capacity+0x6c>
    {

#if !defined(UX_DEVICE_STANDALONE)

        /* We need to STALL the IN endpoint.  The endpoint will be reset by the host.  */
        _ux_device_stack_endpoint_stall(endpoint_in);
 8019d30:	687b      	ldr	r3, [r7, #4]
 8019d32:	0018      	movs	r0, r3
 8019d34:	f002 fc66 	bl	801c604 <_ux_device_stack_endpoint_stall>
#endif

        /* Now we set the CSW with Error.  */
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 8019d38:	68fb      	ldr	r3, [r7, #12]
 8019d3a:	2201      	movs	r2, #1
 8019d3c:	651a      	str	r2, [r3, #80]	@ 0x50
        status = UX_SUCCESS;
 8019d3e:	2300      	movs	r3, #0
 8019d40:	61fb      	str	r3, [r7, #28]
 8019d42:	e032      	b.n	8019daa <_ux_device_class_storage_read_capacity+0xd2>
    }
    else
    {
    
        /* Obtain the pointer to the transfer request.  */
        transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 8019d44:	687b      	ldr	r3, [r7, #4]
 8019d46:	3330      	adds	r3, #48	@ 0x30
 8019d48:	61bb      	str	r3, [r7, #24]

        /* Obtain read capacity response buffer.  */
        read_capacity_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 8019d4a:	69bb      	ldr	r3, [r7, #24]
 8019d4c:	68db      	ldr	r3, [r3, #12]
 8019d4e:	617b      	str	r3, [r7, #20]
    
        /* Ensure it is cleaned.  */
        _ux_utility_memory_set(read_capacity_buffer, 0, UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LENGTH); /* Use case of memcpy is verified. */
 8019d50:	697b      	ldr	r3, [r7, #20]
 8019d52:	2208      	movs	r2, #8
 8019d54:	2100      	movs	r1, #0
 8019d56:	0018      	movs	r0, r3
 8019d58:	f7fe fa72 	bl	8018240 <_ux_utility_memory_set>
    
        /* Insert the last LBA address in the response.  */
        _ux_utility_long_put_big_endian(&read_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LAST_LBA],
 8019d5c:	68f9      	ldr	r1, [r7, #12]
 8019d5e:	68ba      	ldr	r2, [r7, #8]
 8019d60:	0013      	movs	r3, r2
 8019d62:	00db      	lsls	r3, r3, #3
 8019d64:	1a9b      	subs	r3, r3, r2
 8019d66:	00db      	lsls	r3, r3, #3
 8019d68:	18cb      	adds	r3, r1, r3
 8019d6a:	3308      	adds	r3, #8
 8019d6c:	681a      	ldr	r2, [r3, #0]
 8019d6e:	697b      	ldr	r3, [r7, #20]
 8019d70:	0011      	movs	r1, r2
 8019d72:	0018      	movs	r0, r3
 8019d74:	f7fd fff9 	bl	8017d6a <_ux_utility_long_put_big_endian>
                                        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_last_lba);
    
        /* Insert the block length in the response.  */
        _ux_utility_long_put_big_endian(&read_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_BLOCK_SIZE],
 8019d78:	697b      	ldr	r3, [r7, #20]
 8019d7a:	1d18      	adds	r0, r3, #4
 8019d7c:	68f9      	ldr	r1, [r7, #12]
 8019d7e:	68ba      	ldr	r2, [r7, #8]
 8019d80:	0013      	movs	r3, r2
 8019d82:	00db      	lsls	r3, r3, #3
 8019d84:	1a9b      	subs	r3, r3, r2
 8019d86:	00db      	lsls	r3, r3, #3
 8019d88:	18cb      	adds	r3, r1, r3
 8019d8a:	330c      	adds	r3, #12
 8019d8c:	681b      	ldr	r3, [r3, #0]
 8019d8e:	0019      	movs	r1, r3
 8019d90:	f7fd ffeb 	bl	8017d6a <_ux_utility_long_put_big_endian>
        UX_SLAVE_TRANSFER_STATE_RESET(storage -> ux_device_class_storage_transfer);

#else

        /* Send a data payload with the read_capacity response buffer.  */
        _ux_device_stack_transfer_request(transfer_request, 
 8019d94:	69bb      	ldr	r3, [r7, #24]
 8019d96:	2208      	movs	r2, #8
 8019d98:	2108      	movs	r1, #8
 8019d9a:	0018      	movs	r0, r3
 8019d9c:	f003 f91e 	bl	801cfdc <_ux_device_stack_transfer_request>
                                      UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LENGTH,
                                      UX_SLAVE_CLASS_STORAGE_READ_CAPACITY_RESPONSE_LENGTH);
#endif

        /* Now we set the CSW with success.  */
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 8019da0:	68fb      	ldr	r3, [r7, #12]
 8019da2:	2200      	movs	r2, #0
 8019da4:	651a      	str	r2, [r3, #80]	@ 0x50
        status = UX_SUCCESS;
 8019da6:	2300      	movs	r3, #0
 8019da8:	61fb      	str	r3, [r7, #28]
    }
        
    /* Return completion status.  */
    return(status);
 8019daa:	69fb      	ldr	r3, [r7, #28]
}
 8019dac:	0018      	movs	r0, r3
 8019dae:	46bd      	mov	sp, r7
 8019db0:	b009      	add	sp, #36	@ 0x24
 8019db2:	bd90      	pop	{r4, r7, pc}

08019db4 <_ux_device_class_storage_read_format_capacity>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_read_format_capacity(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun,
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 8019db4:	b580      	push	{r7, lr}
 8019db6:	b088      	sub	sp, #32
 8019db8:	af00      	add	r7, sp, #0
 8019dba:	60f8      	str	r0, [r7, #12]
 8019dbc:	60b9      	str	r1, [r7, #8]
 8019dbe:	607a      	str	r2, [r7, #4]
 8019dc0:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_READ_FORMAT_CAPACITY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 8019dc2:	687b      	ldr	r3, [r7, #4]
 8019dc4:	3330      	adds	r3, #48	@ 0x30
 8019dc6:	61fb      	str	r3, [r7, #28]

    /* Get read format capacity response buffer.  */
    read_format_capacity_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 8019dc8:	69fb      	ldr	r3, [r7, #28]
 8019dca:	68db      	ldr	r3, [r3, #12]
 8019dcc:	61bb      	str	r3, [r7, #24]

    /* Ensure it is cleaned.  */
    _ux_utility_memory_set(read_format_capacity_buffer, 0, UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LENGTH); /* Use case of memset is verified. */
 8019dce:	69bb      	ldr	r3, [r7, #24]
 8019dd0:	220c      	movs	r2, #12
 8019dd2:	2100      	movs	r1, #0
 8019dd4:	0018      	movs	r0, r3
 8019dd6:	f7fe fa33 	bl	8018240 <_ux_utility_memory_set>

    /* Insert the size of the response block.  */
    _ux_utility_long_put_big_endian(&read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_SIZE], 8);
 8019dda:	69bb      	ldr	r3, [r7, #24]
 8019ddc:	2108      	movs	r1, #8
 8019dde:	0018      	movs	r0, r3
 8019de0:	f7fd ffc3 	bl	8017d6a <_ux_utility_long_put_big_endian>

    /* Insert the last LBA address in the response.  */
    _ux_utility_long_put_big_endian(&read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LAST_LBA],
 8019de4:	69bb      	ldr	r3, [r7, #24]
 8019de6:	1d18      	adds	r0, r3, #4
 8019de8:	68f9      	ldr	r1, [r7, #12]
 8019dea:	68ba      	ldr	r2, [r7, #8]
 8019dec:	0013      	movs	r3, r2
 8019dee:	00db      	lsls	r3, r3, #3
 8019df0:	1a9b      	subs	r3, r3, r2
 8019df2:	00db      	lsls	r3, r3, #3
 8019df4:	18cb      	adds	r3, r1, r3
 8019df6:	3308      	adds	r3, #8
 8019df8:	681b      	ldr	r3, [r3, #0]
 8019dfa:	0019      	movs	r1, r3
 8019dfc:	f7fd ffb5 	bl	8017d6a <_ux_utility_long_put_big_endian>
                                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_last_lba);

    /* Insert the block length in the response.  This is in 3 bytes. */
    _ux_utility_long_put_big_endian(&read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_BLOCK_SIZE],
 8019e00:	69bb      	ldr	r3, [r7, #24]
 8019e02:	3308      	adds	r3, #8
 8019e04:	0018      	movs	r0, r3
 8019e06:	68f9      	ldr	r1, [r7, #12]
 8019e08:	68ba      	ldr	r2, [r7, #8]
 8019e0a:	0013      	movs	r3, r2
 8019e0c:	00db      	lsls	r3, r3, #3
 8019e0e:	1a9b      	subs	r3, r3, r2
 8019e10:	00db      	lsls	r3, r3, #3
 8019e12:	18cb      	adds	r3, r1, r3
 8019e14:	330c      	adds	r3, #12
 8019e16:	681b      	ldr	r3, [r3, #0]
 8019e18:	0019      	movs	r1, r3
 8019e1a:	f7fd ffa6 	bl	8017d6a <_ux_utility_long_put_big_endian>
                                    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length);

    /* Insert the response code : always 2.  */
    read_format_capacity_buffer[UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_DESC_CODE] =  2;    
 8019e1e:	69bb      	ldr	r3, [r7, #24]
 8019e20:	3308      	adds	r3, #8
 8019e22:	2202      	movs	r2, #2
 8019e24:	701a      	strb	r2, [r3, #0]
    UX_SLAVE_TRANSFER_STATE_RESET(storage -> ux_device_class_storage_transfer);

#else

    /* Send a data payload with the read_capacity response buffer.  */
    _ux_device_stack_transfer_request(transfer_request, 
 8019e26:	69fb      	ldr	r3, [r7, #28]
 8019e28:	220c      	movs	r2, #12
 8019e2a:	210c      	movs	r1, #12
 8019e2c:	0018      	movs	r0, r3
 8019e2e:	f003 f8d5 	bl	801cfdc <_ux_device_stack_transfer_request>
                                  UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LENGTH,
                                  UX_SLAVE_CLASS_STORAGE_READ_FORMAT_CAPACITY_RESPONSE_LENGTH);
#endif

    /* Now we set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 8019e32:	68fb      	ldr	r3, [r7, #12]
 8019e34:	2200      	movs	r2, #0
 8019e36:	651a      	str	r2, [r3, #80]	@ 0x50
    status = UX_SUCCESS;
 8019e38:	2300      	movs	r3, #0
 8019e3a:	617b      	str	r3, [r7, #20]

    /* Return completion status.  */
    return(status);
 8019e3c:	697b      	ldr	r3, [r7, #20]
}
 8019e3e:	0018      	movs	r0, r3
 8019e40:	46bd      	mov	sp, r7
 8019e42:	b008      	add	sp, #32
 8019e44:	bd80      	pop	{r7, pc}

08019e46 <_ux_device_class_storage_request_sense>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_request_sense(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 8019e46:	b590      	push	{r4, r7, lr}
 8019e48:	b08b      	sub	sp, #44	@ 0x2c
 8019e4a:	af00      	add	r7, sp, #0
 8019e4c:	60f8      	str	r0, [r7, #12]
 8019e4e:	60b9      	str	r1, [r7, #8]
 8019e50:	607a      	str	r2, [r7, #4]
 8019e52:	603b      	str	r3, [r7, #0]

UINT                    status = UX_SUCCESS;
 8019e54:	2300      	movs	r3, #0
 8019e56:	623b      	str	r3, [r7, #32]

    UX_PARAMETER_NOT_USED(cbwcb);
    UX_PARAMETER_NOT_USED(endpoint_out);

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_in -> ux_slave_endpoint_transfer_request;
 8019e58:	687b      	ldr	r3, [r7, #4]
 8019e5a:	3330      	adds	r3, #48	@ 0x30
 8019e5c:	61fb      	str	r3, [r7, #28]

    /* Get length.  */
    sense_length = storage -> ux_slave_class_storage_host_length;
 8019e5e:	68fb      	ldr	r3, [r7, #12]
 8019e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019e62:	627b      	str	r3, [r7, #36]	@ 0x24
    if (sense_length > UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_LENGTH)
 8019e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019e66:	2b12      	cmp	r3, #18
 8019e68:	d901      	bls.n	8019e6e <_ux_device_class_storage_request_sense+0x28>
        sense_length = UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_LENGTH;
 8019e6a:	2312      	movs	r3, #18
 8019e6c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Obtain sense buffer.  */
    sense_buffer = transfer_request -> ux_slave_transfer_request_data_pointer;
 8019e6e:	69fb      	ldr	r3, [r7, #28]
 8019e70:	68db      	ldr	r3, [r3, #12]
 8019e72:	61bb      	str	r3, [r7, #24]

    /* Ensure it is cleaned.  */
    _ux_utility_memory_set(sense_buffer, 0, sense_length); /* Use case of memset is verified. */
 8019e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019e76:	69bb      	ldr	r3, [r7, #24]
 8019e78:	2100      	movs	r1, #0
 8019e7a:	0018      	movs	r0, r3
 8019e7c:	f7fe f9e0 	bl	8018240 <_ux_utility_memory_set>
    
    /* Initialize the response buffer with the error code.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_ERROR_CODE] = 
 8019e80:	69bb      	ldr	r3, [r7, #24]
 8019e82:	2270      	movs	r2, #112	@ 0x70
 8019e84:	701a      	strb	r2, [r3, #0]
                    UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_ERROR_CODE_VALUE;

    /* Extract sense key, code, qualifier.  */
    key = UX_DEVICE_CLASS_STORAGE_SENSE_KEY(storage -> ux_slave_class_storage_lun[lun].
 8019e86:	68f9      	ldr	r1, [r7, #12]
 8019e88:	68ba      	ldr	r2, [r7, #8]
 8019e8a:	0013      	movs	r3, r2
 8019e8c:	00db      	lsls	r3, r3, #3
 8019e8e:	1a9b      	subs	r3, r3, r2
 8019e90:	00db      	lsls	r3, r3, #3
 8019e92:	18cb      	adds	r3, r1, r3
 8019e94:	3320      	adds	r3, #32
 8019e96:	681a      	ldr	r2, [r3, #0]
 8019e98:	2017      	movs	r0, #23
 8019e9a:	183b      	adds	r3, r7, r0
 8019e9c:	701a      	strb	r2, [r3, #0]
                                            ux_slave_class_storage_request_sense_status);
    code = UX_DEVICE_CLASS_STORAGE_SENSE_CODE(storage -> ux_slave_class_storage_lun[lun].
 8019e9e:	68f9      	ldr	r1, [r7, #12]
 8019ea0:	68ba      	ldr	r2, [r7, #8]
 8019ea2:	0013      	movs	r3, r2
 8019ea4:	00db      	lsls	r3, r3, #3
 8019ea6:	1a9b      	subs	r3, r3, r2
 8019ea8:	00db      	lsls	r3, r3, #3
 8019eaa:	18cb      	adds	r3, r1, r3
 8019eac:	3320      	adds	r3, #32
 8019eae:	681b      	ldr	r3, [r3, #0]
 8019eb0:	0a1a      	lsrs	r2, r3, #8
 8019eb2:	2416      	movs	r4, #22
 8019eb4:	193b      	adds	r3, r7, r4
 8019eb6:	701a      	strb	r2, [r3, #0]
                                            ux_slave_class_storage_request_sense_status);
    qualifier = UX_DEVICE_CLASS_STORAGE_SENSE_QUALIFIER(storage -> ux_slave_class_storage_lun[lun].
 8019eb8:	68f9      	ldr	r1, [r7, #12]
 8019eba:	68ba      	ldr	r2, [r7, #8]
 8019ebc:	0013      	movs	r3, r2
 8019ebe:	00db      	lsls	r3, r3, #3
 8019ec0:	1a9b      	subs	r3, r3, r2
 8019ec2:	00db      	lsls	r3, r3, #3
 8019ec4:	18cb      	adds	r3, r1, r3
 8019ec6:	3320      	adds	r3, #32
 8019ec8:	681b      	ldr	r3, [r3, #0]
 8019eca:	0c1a      	lsrs	r2, r3, #16
 8019ecc:	2115      	movs	r1, #21
 8019ece:	187b      	adds	r3, r7, r1
 8019ed0:	701a      	strb	r2, [r3, #0]
                                            ux_slave_class_storage_request_sense_status);

    /* Initialize the response buffer with the sense key.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_SENSE_KEY] = key;
 8019ed2:	69bb      	ldr	r3, [r7, #24]
 8019ed4:	3302      	adds	r3, #2
 8019ed6:	183a      	adds	r2, r7, r0
 8019ed8:	7812      	ldrb	r2, [r2, #0]
 8019eda:	701a      	strb	r2, [r3, #0]

    /* Initialize the response buffer with the code.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_CODE] = code;
 8019edc:	69bb      	ldr	r3, [r7, #24]
 8019ede:	330c      	adds	r3, #12
 8019ee0:	193a      	adds	r2, r7, r4
 8019ee2:	7812      	ldrb	r2, [r2, #0]
 8019ee4:	701a      	strb	r2, [r3, #0]

    /* Initialize the response buffer with the code qualifier.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_CODE_QUALIFIER] = qualifier;
 8019ee6:	69bb      	ldr	r3, [r7, #24]
 8019ee8:	330d      	adds	r3, #13
 8019eea:	187a      	adds	r2, r7, r1
 8019eec:	7812      	ldrb	r2, [r2, #0]
 8019eee:	701a      	strb	r2, [r3, #0]
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_REQUEST_SENSE, storage, lun, 
                            key, code, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Initialize the response buffer with the additional length.  */
    sense_buffer[UX_SLAVE_CLASS_STORAGE_REQUEST_SENSE_RESPONSE_ADD_LENGTH] =  10;
 8019ef0:	69bb      	ldr	r3, [r7, #24]
 8019ef2:	3307      	adds	r3, #7
 8019ef4:	220a      	movs	r2, #10
 8019ef6:	701a      	strb	r2, [r3, #0]
    storage -> ux_device_class_storage_data_count = 0;

#else

    /* Send a data payload with the sense codes.  */
    if (sense_length)
 8019ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019efa:	2b00      	cmp	r3, #0
 8019efc:	d005      	beq.n	8019f0a <_ux_device_class_storage_request_sense+0xc4>
        _ux_device_stack_transfer_request(transfer_request, sense_length, sense_length);
 8019efe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019f00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8019f02:	69fb      	ldr	r3, [r7, #28]
 8019f04:	0018      	movs	r0, r3
 8019f06:	f003 f869 	bl	801cfdc <_ux_device_stack_transfer_request>

    /* Check length.  */
    if (storage -> ux_slave_class_storage_host_length != sense_length)
 8019f0a:	68fb      	ldr	r3, [r7, #12]
 8019f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019f10:	429a      	cmp	r2, r3
 8019f12:	d006      	beq.n	8019f22 <_ux_device_class_storage_request_sense+0xdc>
    {
        _ux_device_stack_endpoint_stall(endpoint_in);
 8019f14:	687b      	ldr	r3, [r7, #4]
 8019f16:	0018      	movs	r0, r3
 8019f18:	f002 fb74 	bl	801c604 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 8019f1c:	68fb      	ldr	r3, [r7, #12]
 8019f1e:	2202      	movs	r2, #2
 8019f20:	651a      	str	r2, [r3, #80]	@ 0x50
    }
#endif

    /* Return completion status.  */    
    return(status);
 8019f22:	6a3b      	ldr	r3, [r7, #32]
}
 8019f24:	0018      	movs	r0, r3
 8019f26:	46bd      	mov	sp, r7
 8019f28:	b00b      	add	sp, #44	@ 0x2c
 8019f2a:	bd90      	pop	{r4, r7, pc}

08019f2c <_ux_device_class_storage_start_stop>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_start_stop(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                            UX_SLAVE_ENDPOINT *endpoint_in,
                                            UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 8019f2c:	b580      	push	{r7, lr}
 8019f2e:	b084      	sub	sp, #16
 8019f30:	af00      	add	r7, sp, #0
 8019f32:	60f8      	str	r0, [r7, #12]
 8019f34:	60b9      	str	r1, [r7, #8]
 8019f36:	607a      	str	r2, [r7, #4]
 8019f38:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_START_STOP, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* We set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 8019f3a:	68fb      	ldr	r3, [r7, #12]
 8019f3c:	2200      	movs	r2, #0
 8019f3e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Return successful completion.  */
    return(UX_SUCCESS);
 8019f40:	2300      	movs	r3, #0
}
 8019f42:	0018      	movs	r0, r3
 8019f44:	46bd      	mov	sp, r7
 8019f46:	b004      	add	sp, #16
 8019f48:	bd80      	pop	{r7, pc}

08019f4a <_ux_device_class_storage_synchronize_cache>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_synchronize_cache(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                                 UX_SLAVE_ENDPOINT *endpoint_in,
                                                 UX_SLAVE_ENDPOINT *endpoint_out, UCHAR *cbwcb, UCHAR scsi_command)
{
 8019f4a:	b5b0      	push	{r4, r5, r7, lr}
 8019f4c:	b08c      	sub	sp, #48	@ 0x30
 8019f4e:	af02      	add	r7, sp, #8
 8019f50:	60f8      	str	r0, [r7, #12]
 8019f52:	60b9      	str	r1, [r7, #8]
 8019f54:	607a      	str	r2, [r7, #4]
 8019f56:	603b      	str	r3, [r7, #0]

    UX_PARAMETER_NOT_USED(endpoint_out);
    UX_PARAMETER_NOT_USED(scsi_command);

    /* By default status is passed.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 8019f58:	68fb      	ldr	r3, [r7, #12]
 8019f5a:	2200      	movs	r2, #0
 8019f5c:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Is there not an implementation?  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_flush == UX_NULL)
 8019f5e:	68f9      	ldr	r1, [r7, #12]
 8019f60:	68ba      	ldr	r2, [r7, #8]
 8019f62:	0013      	movs	r3, r2
 8019f64:	00db      	lsls	r3, r3, #3
 8019f66:	1a9b      	subs	r3, r3, r2
 8019f68:	00db      	lsls	r3, r3, #3
 8019f6a:	18cb      	adds	r3, r1, r3
 8019f6c:	3334      	adds	r3, #52	@ 0x34
 8019f6e:	681b      	ldr	r3, [r3, #0]
 8019f70:	2b00      	cmp	r3, #0
 8019f72:	d101      	bne.n	8019f78 <_ux_device_class_storage_synchronize_cache+0x2e>
    {

        /* This means the application is not using a cache.  */

        /* Return success.  */
        return(UX_SUCCESS);
 8019f74:	2300      	movs	r3, #0
 8019f76:	e087      	b.n	801a088 <_ux_device_class_storage_synchronize_cache+0x13e>
    }

    /* Get the LBA and number of blocks from the CBWCB in 16 bits.  */
    lba           =         _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_LBA);
 8019f78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019f7a:	3302      	adds	r3, #2
 8019f7c:	0018      	movs	r0, r3
 8019f7e:	f7fd fead 	bl	8017cdc <_ux_utility_long_get_big_endian>
 8019f82:	0003      	movs	r3, r0
 8019f84:	627b      	str	r3, [r7, #36]	@ 0x24
    number_blocks = (USHORT)_ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_NUMBER_OF_BLOCKS);
 8019f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8019f88:	3307      	adds	r3, #7
 8019f8a:	0018      	movs	r0, r3
 8019f8c:	f7fe fa47 	bl	801841e <_ux_utility_short_get_big_endian>
 8019f90:	0002      	movs	r2, r0
 8019f92:	2322      	movs	r3, #34	@ 0x22
 8019f94:	18fb      	adds	r3, r7, r3
 8019f96:	801a      	strh	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_SYNCHRONIZE_CACHE, storage, lun, lba, number_blocks, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, 
 8019f98:	68f9      	ldr	r1, [r7, #12]
 8019f9a:	68bb      	ldr	r3, [r7, #8]
 8019f9c:	1c5a      	adds	r2, r3, #1
 8019f9e:	0013      	movs	r3, r2
 8019fa0:	00db      	lsls	r3, r3, #3
 8019fa2:	1a9b      	subs	r3, r3, r2
 8019fa4:	00db      	lsls	r3, r3, #3
 8019fa6:	585c      	ldr	r4, [r3, r1]
 8019fa8:	68f9      	ldr	r1, [r7, #12]
 8019faa:	68ba      	ldr	r2, [r7, #8]
 8019fac:	0013      	movs	r3, r2
 8019fae:	00db      	lsls	r3, r3, #3
 8019fb0:	1a9b      	subs	r3, r3, r2
 8019fb2:	00db      	lsls	r3, r3, #3
 8019fb4:	18cb      	adds	r3, r1, r3
 8019fb6:	331c      	adds	r3, #28
 8019fb8:	681a      	ldr	r2, [r3, #0]
 8019fba:	2314      	movs	r3, #20
 8019fbc:	18fb      	adds	r3, r7, r3
 8019fbe:	68b9      	ldr	r1, [r7, #8]
 8019fc0:	68f8      	ldr	r0, [r7, #12]
 8019fc2:	47a0      	blx	r4
 8019fc4:	0003      	movs	r3, r0
 8019fc6:	61fb      	str	r3, [r7, #28]
                            lun, storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);

    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 8019fc8:	6979      	ldr	r1, [r7, #20]
 8019fca:	68f8      	ldr	r0, [r7, #12]
 8019fcc:	68ba      	ldr	r2, [r7, #8]
 8019fce:	0013      	movs	r3, r2
 8019fd0:	00db      	lsls	r3, r3, #3
 8019fd2:	1a9b      	subs	r3, r3, r2
 8019fd4:	00db      	lsls	r3, r3, #3
 8019fd6:	18c3      	adds	r3, r0, r3
 8019fd8:	3320      	adds	r3, #32
 8019fda:	6019      	str	r1, [r3, #0]

    /* If there is a problem, return a failed command.  */
    if (status != UX_SUCCESS)
 8019fdc:	69fb      	ldr	r3, [r7, #28]
 8019fde:	2b00      	cmp	r3, #0
 8019fe0:	d008      	beq.n	8019ff4 <_ux_device_class_storage_synchronize_cache+0xaa>
    {

        /* We have a problem, media status error. Return a bad completion and wait for the
           REQUEST_SENSE command.  */
#if !defined(UX_DEVICE_STANDALONE)
        _ux_device_stack_endpoint_stall(endpoint_in);
 8019fe2:	687b      	ldr	r3, [r7, #4]
 8019fe4:	0018      	movs	r0, r3
 8019fe6:	f002 fb0d 	bl	801c604 <_ux_device_stack_endpoint_stall>
#else
        UX_PARAMETER_NOT_USED(endpoint_in);
        storage -> ux_device_class_storage_cmd_state = UX_DEVICE_CLASS_STORAGE_CMD_ERR;
#endif

        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 8019fea:	68fb      	ldr	r3, [r7, #12]
 8019fec:	2201      	movs	r2, #1
 8019fee:	651a      	str	r2, [r3, #80]	@ 0x50

        /* We are done here.  */
        return(UX_ERROR);
 8019ff0:	23ff      	movs	r3, #255	@ 0xff
 8019ff2:	e049      	b.n	801a088 <_ux_device_class_storage_synchronize_cache+0x13e>
    storage -> ux_device_class_storage_cmd_n_lb = number_blocks;

#else

    /* Get the flags.  */
    flags =  *(cbwcb + UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_FLAGS);
 8019ff4:	211b      	movs	r1, #27
 8019ff6:	187b      	adds	r3, r7, r1
 8019ff8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8019ffa:	7852      	ldrb	r2, [r2, #1]
 8019ffc:	701a      	strb	r2, [r3, #0]

    /* If the immediate bit is set, we return a CSW before flush.  */
    if ((flags & UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_FLAGS_IMMED) != 0)
 8019ffe:	187b      	adds	r3, r7, r1
 801a000:	781b      	ldrb	r3, [r3, #0]
 801a002:	2202      	movs	r2, #2
 801a004:	4013      	ands	r3, r2
 801a006:	d005      	beq.n	801a014 <_ux_device_class_storage_synchronize_cache+0xca>
        _ux_device_class_storage_csw_send(storage, lun, endpoint_in, UX_SLAVE_CLASS_STORAGE_CSW_PASSED);
 801a008:	687a      	ldr	r2, [r7, #4]
 801a00a:	68b9      	ldr	r1, [r7, #8]
 801a00c:	68f8      	ldr	r0, [r7, #12]
 801a00e:	2300      	movs	r3, #0
 801a010:	f7ff f8e6 	bl	80191e0 <_ux_device_class_storage_csw_send>

    /* Send the flush command to the local media.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_flush(storage, lun, number_blocks, lba, &media_status);
 801a014:	68f9      	ldr	r1, [r7, #12]
 801a016:	68ba      	ldr	r2, [r7, #8]
 801a018:	0013      	movs	r3, r2
 801a01a:	00db      	lsls	r3, r3, #3
 801a01c:	1a9b      	subs	r3, r3, r2
 801a01e:	00db      	lsls	r3, r3, #3
 801a020:	18cb      	adds	r3, r1, r3
 801a022:	3334      	adds	r3, #52	@ 0x34
 801a024:	681c      	ldr	r4, [r3, #0]
 801a026:	2322      	movs	r3, #34	@ 0x22
 801a028:	18fb      	adds	r3, r7, r3
 801a02a:	881a      	ldrh	r2, [r3, #0]
 801a02c:	6a7d      	ldr	r5, [r7, #36]	@ 0x24
 801a02e:	68b9      	ldr	r1, [r7, #8]
 801a030:	68f8      	ldr	r0, [r7, #12]
 801a032:	2314      	movs	r3, #20
 801a034:	18fb      	adds	r3, r7, r3
 801a036:	9300      	str	r3, [sp, #0]
 801a038:	002b      	movs	r3, r5
 801a03a:	47a0      	blx	r4
 801a03c:	0003      	movs	r3, r0
 801a03e:	61fb      	str	r3, [r7, #28]

    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801a040:	6979      	ldr	r1, [r7, #20]
 801a042:	68f8      	ldr	r0, [r7, #12]
 801a044:	68ba      	ldr	r2, [r7, #8]
 801a046:	0013      	movs	r3, r2
 801a048:	00db      	lsls	r3, r3, #3
 801a04a:	1a9b      	subs	r3, r3, r2
 801a04c:	00db      	lsls	r3, r3, #3
 801a04e:	18c3      	adds	r3, r0, r3
 801a050:	3320      	adds	r3, #32
 801a052:	6019      	str	r1, [r3, #0]

    /* If the immediate bit is set, we are already done, no matter what local operation status is.  */
    if ((flags & UX_SLAVE_CLASS_STORAGE_SYNCHRONIZE_CACHE_FLAGS_IMMED) != 0)
 801a054:	231b      	movs	r3, #27
 801a056:	18fb      	adds	r3, r7, r3
 801a058:	781b      	ldrb	r3, [r3, #0]
 801a05a:	2202      	movs	r2, #2
 801a05c:	4013      	ands	r3, r2
 801a05e:	d006      	beq.n	801a06e <_ux_device_class_storage_synchronize_cache+0x124>
    {

        /* CSW skipped since already sent in this function.  */
        UX_DEVICE_CLASS_STORAGE_CSW_SKIP(&storage -> ux_slave_class_storage_csw_status) = UX_TRUE;
 801a060:	68fb      	ldr	r3, [r7, #12]
 801a062:	3350      	adds	r3, #80	@ 0x50
 801a064:	3303      	adds	r3, #3
 801a066:	2201      	movs	r2, #1
 801a068:	701a      	strb	r2, [r3, #0]
        return(status);
 801a06a:	69fb      	ldr	r3, [r7, #28]
 801a06c:	e00c      	b.n	801a088 <_ux_device_class_storage_synchronize_cache+0x13e>
    }

    /* If there is a problem, return a failed command.  */
    if (status != UX_SUCCESS)
 801a06e:	69fb      	ldr	r3, [r7, #28]
 801a070:	2b00      	cmp	r3, #0
 801a072:	d008      	beq.n	801a086 <_ux_device_class_storage_synchronize_cache+0x13c>
    {

        /* We have a problem, request error. Return a bad completion and wait for the
           REQUEST_SENSE command.  */
        _ux_device_stack_endpoint_stall(endpoint_in);
 801a074:	687b      	ldr	r3, [r7, #4]
 801a076:	0018      	movs	r0, r3
 801a078:	f002 fac4 	bl	801c604 <_ux_device_stack_endpoint_stall>

        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801a07c:	68fb      	ldr	r3, [r7, #12]
 801a07e:	2201      	movs	r2, #1
 801a080:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Return an error.  */
        return(UX_ERROR);
 801a082:	23ff      	movs	r3, #255	@ 0xff
 801a084:	e000      	b.n	801a088 <_ux_device_class_storage_synchronize_cache+0x13e>
    }
#endif

    /* Return completion status.  */
    return(status);
 801a086:	69fb      	ldr	r3, [r7, #28]
}
 801a088:	0018      	movs	r0, r3
 801a08a:	46bd      	mov	sp, r7
 801a08c:	b00a      	add	sp, #40	@ 0x28
 801a08e:	bdb0      	pop	{r4, r5, r7, pc}

0801a090 <_ux_device_class_storage_test_ready>:
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_test_ready(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, UX_SLAVE_ENDPOINT *endpoint_in,
                                          UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801a090:	b590      	push	{r4, r7, lr}
 801a092:	b087      	sub	sp, #28
 801a094:	af00      	add	r7, sp, #0
 801a096:	60f8      	str	r0, [r7, #12]
 801a098:	60b9      	str	r1, [r7, #8]
 801a09a:	607a      	str	r2, [r7, #4]
 801a09c:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_TEST_READY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, lun, 
 801a09e:	68f9      	ldr	r1, [r7, #12]
 801a0a0:	68bb      	ldr	r3, [r7, #8]
 801a0a2:	1c5a      	adds	r2, r3, #1
 801a0a4:	0013      	movs	r3, r2
 801a0a6:	00db      	lsls	r3, r3, #3
 801a0a8:	1a9b      	subs	r3, r3, r2
 801a0aa:	00db      	lsls	r3, r3, #3
 801a0ac:	585c      	ldr	r4, [r3, r1]
 801a0ae:	68f9      	ldr	r1, [r7, #12]
 801a0b0:	68ba      	ldr	r2, [r7, #8]
 801a0b2:	0013      	movs	r3, r2
 801a0b4:	00db      	lsls	r3, r3, #3
 801a0b6:	1a9b      	subs	r3, r3, r2
 801a0b8:	00db      	lsls	r3, r3, #3
 801a0ba:	18cb      	adds	r3, r1, r3
 801a0bc:	331c      	adds	r3, #28
 801a0be:	681a      	ldr	r2, [r3, #0]
 801a0c0:	2310      	movs	r3, #16
 801a0c2:	18fb      	adds	r3, r7, r3
 801a0c4:	68b9      	ldr	r1, [r7, #8]
 801a0c6:	68f8      	ldr	r0, [r7, #12]
 801a0c8:	47a0      	blx	r4
 801a0ca:	0003      	movs	r3, r0
 801a0cc:	617b      	str	r3, [r7, #20]
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);

    /* Set the sense/code/qualifier codes for the REQUEST_SENSE command.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801a0ce:	6939      	ldr	r1, [r7, #16]
 801a0d0:	68f8      	ldr	r0, [r7, #12]
 801a0d2:	68ba      	ldr	r2, [r7, #8]
 801a0d4:	0013      	movs	r3, r2
 801a0d6:	00db      	lsls	r3, r3, #3
 801a0d8:	1a9b      	subs	r3, r3, r2
 801a0da:	00db      	lsls	r3, r3, #3
 801a0dc:	18c3      	adds	r3, r0, r3
 801a0de:	3320      	adds	r3, #32
 801a0e0:	6019      	str	r1, [r3, #0]

    /* Return CSW with success/error.  */
    storage -> ux_slave_class_storage_csw_status = (status == UX_SUCCESS) ?
                            UX_SLAVE_CLASS_STORAGE_CSW_PASSED : UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801a0e2:	697b      	ldr	r3, [r7, #20]
 801a0e4:	1e5a      	subs	r2, r3, #1
 801a0e6:	4193      	sbcs	r3, r2
 801a0e8:	b2db      	uxtb	r3, r3
 801a0ea:	001a      	movs	r2, r3
    storage -> ux_slave_class_storage_csw_status = (status == UX_SUCCESS) ?
 801a0ec:	68fb      	ldr	r3, [r7, #12]
 801a0ee:	651a      	str	r2, [r3, #80]	@ 0x50
    status = UX_SUCCESS;
 801a0f0:	2300      	movs	r3, #0
 801a0f2:	617b      	str	r3, [r7, #20]

#if !defined(UX_DEVICE_STANDALONE)

    /* Case (9) Ho > Dn.  */
    if (storage -> ux_slave_class_storage_host_length)
 801a0f4:	68fb      	ldr	r3, [r7, #12]
 801a0f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a0f8:	2b00      	cmp	r3, #0
 801a0fa:	d007      	beq.n	801a10c <_ux_device_class_storage_test_ready+0x7c>
    {
        _ux_device_stack_endpoint_stall(endpoint_out);
 801a0fc:	683b      	ldr	r3, [r7, #0]
 801a0fe:	0018      	movs	r0, r3
 801a100:	f002 fa80 	bl	801c604 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length;
 801a104:	68fb      	ldr	r3, [r7, #12]
 801a106:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801a108:	68fb      	ldr	r3, [r7, #12]
 801a10a:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
#endif

    /* Return completion status.  */
    return(status);
 801a10c:	697b      	ldr	r3, [r7, #20]
}
 801a10e:	0018      	movs	r0, r3
 801a110:	46bd      	mov	sp, r7
 801a112:	b007      	add	sp, #28
 801a114:	bd90      	pop	{r4, r7, pc}
	...

0801a118 <_ux_device_class_storage_thread>:
/*                                            refined macros names,       */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
VOID  _ux_device_class_storage_thread(ULONG storage_class)
{
 801a118:	b590      	push	{r4, r7, lr}
 801a11a:	b093      	sub	sp, #76	@ 0x4c
 801a11c:	af02      	add	r7, sp, #8
 801a11e:	6078      	str	r0, [r7, #4]
    /* This thread runs forever but can be suspended or resumed.  */
    while(1)
    {

        /* Cast properly the storage instance.  */
        UX_THREAD_EXTENSION_PTR_GET(class, UX_SLAVE_CLASS, storage_class)
 801a120:	687b      	ldr	r3, [r7, #4]
 801a122:	633b      	str	r3, [r7, #48]	@ 0x30
        
        /* Get the storage instance from this class container.  */
        storage =  (UX_SLAVE_CLASS_STORAGE *) class -> ux_slave_class_instance;
 801a124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a126:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a128:	62fb      	str	r3, [r7, #44]	@ 0x2c
    
        /* Get the pointer to the device.  */
        device =  &_ux_system_slave -> ux_system_slave_device;
 801a12a:	4bd4      	ldr	r3, [pc, #848]	@ (801a47c <_ux_device_class_storage_thread+0x364>)
 801a12c:	681b      	ldr	r3, [r3, #0]
 801a12e:	3320      	adds	r3, #32
 801a130:	62bb      	str	r3, [r7, #40]	@ 0x28
        
        /* As long as the device is in the CONFIGURED state.  */
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801a132:	e197      	b.n	801a464 <_ux_device_class_storage_thread+0x34c>
        { 

            /* We assume the worst situation.  */
            status =  UX_ERROR;
 801a134:	23ff      	movs	r3, #255	@ 0xff
 801a136:	637b      	str	r3, [r7, #52]	@ 0x34

            /* We are activated. We need the interface to the class.  */
            interface =  storage -> ux_slave_class_storage_interface;
 801a138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a13a:	681b      	ldr	r3, [r3, #0]
 801a13c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* We assume the worst situation.  */
            status =  UX_ERROR;
 801a13e:	23ff      	movs	r3, #255	@ 0xff
 801a140:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Locate the endpoints.  */
            endpoint_in =  interface -> ux_slave_interface_first_endpoint;
 801a142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a146:	63fb      	str	r3, [r7, #60]	@ 0x3c

            /* Check the endpoint direction, if IN we have the correct endpoint.  */
            if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801a148:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a14a:	695b      	ldr	r3, [r3, #20]
 801a14c:	2280      	movs	r2, #128	@ 0x80
 801a14e:	4013      	ands	r3, r2
 801a150:	d105      	bne.n	801a15e <_ux_device_class_storage_thread+0x46>
            {

                /* Wrong direction, we found the OUT endpoint first.  */
                endpoint_out =  endpoint_in;
 801a152:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a154:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* So the next endpoint has to be the IN endpoint.  */
                endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 801a156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a15a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a15c:	e002      	b.n	801a164 <_ux_device_class_storage_thread+0x4c>
            }
            else
            {

                /* We found the endpoint IN first, so next endpoint is OUT.  */
                endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 801a15e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a162:	63bb      	str	r3, [r7, #56]	@ 0x38
            }

            /* All SCSI commands are on the endpoint OUT, from the host.  */
            transfer_request =  &endpoint_out -> ux_slave_endpoint_transfer_request;
 801a164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a166:	3330      	adds	r3, #48	@ 0x30
 801a168:	623b      	str	r3, [r7, #32]

            /* Check state, they must be both RESET.  */
            if (endpoint_out -> ux_slave_endpoint_state == UX_ENDPOINT_RESET &&
 801a16a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a16c:	685b      	ldr	r3, [r3, #4]
 801a16e:	2b00      	cmp	r3, #0
 801a170:	d10c      	bne.n	801a18c <_ux_device_class_storage_thread+0x74>
                (UCHAR)storage -> ux_slave_class_storage_csw_status != UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR)
 801a172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a174:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a176:	b2db      	uxtb	r3, r3
            if (endpoint_out -> ux_slave_endpoint_state == UX_ENDPOINT_RESET &&
 801a178:	2b02      	cmp	r3, #2
 801a17a:	d007      	beq.n	801a18c <_ux_device_class_storage_thread+0x74>
            {

                /* Send the request to the device controller.  */
                status =  _ux_device_stack_transfer_request(transfer_request, 64, 64);
 801a17c:	6a3b      	ldr	r3, [r7, #32]
 801a17e:	2240      	movs	r2, #64	@ 0x40
 801a180:	2140      	movs	r1, #64	@ 0x40
 801a182:	0018      	movs	r0, r3
 801a184:	f002 ff2a 	bl	801cfdc <_ux_device_stack_transfer_request>
 801a188:	0003      	movs	r3, r0
 801a18a:	637b      	str	r3, [r7, #52]	@ 0x34

            }                
    
            /* Check the status. Our status is UX_ERROR if one of the endpoint was STALLED. We must wait for the host
               to clear the mess.   */    
            if (status == UX_SUCCESS)
 801a18c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a18e:	2b00      	cmp	r3, #0
 801a190:	d000      	beq.n	801a194 <_ux_device_class_storage_thread+0x7c>
 801a192:	e155      	b.n	801a440 <_ux_device_class_storage_thread+0x328>
            {

                /* Obtain the length of the transaction.  */
                length =  transfer_request -> ux_slave_transfer_request_actual_length;
 801a194:	6a3b      	ldr	r3, [r7, #32]
 801a196:	699b      	ldr	r3, [r3, #24]
 801a198:	61fb      	str	r3, [r7, #28]
                
                /* Obtain the buffer address containing the SCSI command.  */
                scsi_command =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801a19a:	6a3b      	ldr	r3, [r7, #32]
 801a19c:	68db      	ldr	r3, [r3, #12]
 801a19e:	61bb      	str	r3, [r7, #24]
                
                /* Obtain the lun from the CBW.  */
                lun =  (ULONG) *(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_LUN);
 801a1a0:	69bb      	ldr	r3, [r7, #24]
 801a1a2:	330d      	adds	r3, #13
 801a1a4:	781b      	ldrb	r3, [r3, #0]
 801a1a6:	617b      	str	r3, [r7, #20]
                storage -> ux_slave_class_storage_cbw_lun = (UCHAR)lun;
 801a1a8:	697b      	ldr	r3, [r7, #20]
 801a1aa:	b2d9      	uxtb	r1, r3
 801a1ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a1ae:	2245      	movs	r2, #69	@ 0x45
 801a1b0:	5499      	strb	r1, [r3, r2]
                
                /* We have to memorize the SCSI command tag for the CSW phase.  */
                storage -> ux_slave_class_storage_scsi_tag =  _ux_utility_long_get(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_TAG);
 801a1b2:	69bb      	ldr	r3, [r7, #24]
 801a1b4:	3304      	adds	r3, #4
 801a1b6:	0018      	movs	r0, r3
 801a1b8:	f7fd fd6c 	bl	8017c94 <_ux_utility_long_get>
 801a1bc:	0002      	movs	r2, r0
 801a1be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a1c0:	649a      	str	r2, [r3, #72]	@ 0x48

                /* Get dCBWDataTransferLength: number of bytes to transfer.  */
                storage -> ux_slave_class_storage_host_length = _ux_utility_long_get(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_DATA_LENGTH);
 801a1c2:	69bb      	ldr	r3, [r7, #24]
 801a1c4:	3308      	adds	r3, #8
 801a1c6:	0018      	movs	r0, r3
 801a1c8:	f7fd fd64 	bl	8017c94 <_ux_utility_long_get>
 801a1cc:	0002      	movs	r2, r0
 801a1ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a1d0:	641a      	str	r2, [r3, #64]	@ 0x40

                /* Save bmCBWFlags.  */
                storage -> ux_slave_class_storage_cbw_flags = *(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_FLAGS);
 801a1d2:	69bb      	ldr	r3, [r7, #24]
 801a1d4:	7b19      	ldrb	r1, [r3, #12]
 801a1d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a1d8:	2244      	movs	r2, #68	@ 0x44
 801a1da:	5499      	strb	r1, [r3, r2]

                /* Reset CSW status.  */
                storage -> ux_slave_class_storage_csw_residue = 0;
 801a1dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a1de:	2200      	movs	r2, #0
 801a1e0:	64da      	str	r2, [r3, #76]	@ 0x4c
                storage -> ux_slave_class_storage_csw_status = 0;
 801a1e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a1e4:	2200      	movs	r2, #0
 801a1e6:	651a      	str	r2, [r3, #80]	@ 0x50

                /* Ensure the LUN number is within our declared values and check the command 
                   content and format. First we make sure we have a complete CBW.  */
                if ((lun < storage -> ux_slave_class_storage_number_lun) && (length == UX_SLAVE_CLASS_STORAGE_CBW_LENGTH))
 801a1e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a1ea:	685b      	ldr	r3, [r3, #4]
 801a1ec:	697a      	ldr	r2, [r7, #20]
 801a1ee:	429a      	cmp	r2, r3
 801a1f0:	d300      	bcc.n	801a1f4 <_ux_device_class_storage_thread+0xdc>
 801a1f2:	e121      	b.n	801a438 <_ux_device_class_storage_thread+0x320>
 801a1f4:	69fb      	ldr	r3, [r7, #28]
 801a1f6:	2b1f      	cmp	r3, #31
 801a1f8:	d000      	beq.n	801a1fc <_ux_device_class_storage_thread+0xe4>
 801a1fa:	e11d      	b.n	801a438 <_ux_device_class_storage_thread+0x320>
                {

                    /* The length of the CBW is correct, analyze the header.  */
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801a1fc:	69bb      	ldr	r3, [r7, #24]
 801a1fe:	0018      	movs	r0, r3
 801a200:	f7fd fd48 	bl	8017c94 <_ux_utility_long_get>
 801a204:	0003      	movs	r3, r0
 801a206:	4a9e      	ldr	r2, [pc, #632]	@ (801a480 <_ux_device_class_storage_thread+0x368>)
 801a208:	4293      	cmp	r3, r2
 801a20a:	d000      	beq.n	801a20e <_ux_device_class_storage_thread+0xf6>
 801a20c:	e110      	b.n	801a430 <_ux_device_class_storage_thread+0x318>
                    {

                        /* Get the length of the CBWCB.  */
                        cbwcb_length =  (ULONG) *(scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB_LENGTH);
 801a20e:	69bb      	ldr	r3, [r7, #24]
 801a210:	330e      	adds	r3, #14
 801a212:	781b      	ldrb	r3, [r3, #0]
 801a214:	613b      	str	r3, [r7, #16]
    
                        /* Check the length of the CBWCB to ensure there is at least a command.  */
                        if (cbwcb_length != 0)
 801a216:	693b      	ldr	r3, [r7, #16]
 801a218:	2b00      	cmp	r3, #0
 801a21a:	d100      	bne.n	801a21e <_ux_device_class_storage_thread+0x106>
 801a21c:	e104      	b.n	801a428 <_ux_device_class_storage_thread+0x310>
                        {

                            /* Analyze the command stored in the CBWCB.  */
                            cbw_cb = scsi_command + UX_SLAVE_CLASS_STORAGE_CBW_CB;
 801a21e:	69bb      	ldr	r3, [r7, #24]
 801a220:	330f      	adds	r3, #15
 801a222:	60fb      	str	r3, [r7, #12]
                            switch (*(cbw_cb))
 801a224:	68fb      	ldr	r3, [r7, #12]
 801a226:	781b      	ldrb	r3, [r3, #0]
 801a228:	2baa      	cmp	r3, #170	@ 0xaa
 801a22a:	d100      	bne.n	801a22e <_ux_device_class_storage_thread+0x116>
 801a22c:	e097      	b.n	801a35e <_ux_device_class_storage_thread+0x246>
 801a22e:	dd00      	ble.n	801a232 <_ux_device_class_storage_thread+0x11a>
 801a230:	e0ba      	b.n	801a3a8 <_ux_device_class_storage_thread+0x290>
 801a232:	2b5a      	cmp	r3, #90	@ 0x5a
 801a234:	dc0a      	bgt.n	801a24c <_ux_device_class_storage_thread+0x134>
 801a236:	2b00      	cmp	r3, #0
 801a238:	da00      	bge.n	801a23c <_ux_device_class_storage_thread+0x124>
 801a23a:	e0b5      	b.n	801a3a8 <_ux_device_class_storage_thread+0x290>
 801a23c:	2b5a      	cmp	r3, #90	@ 0x5a
 801a23e:	d900      	bls.n	801a242 <_ux_device_class_storage_thread+0x12a>
 801a240:	e0b2      	b.n	801a3a8 <_ux_device_class_storage_thread+0x290>
 801a242:	009a      	lsls	r2, r3, #2
 801a244:	4b8f      	ldr	r3, [pc, #572]	@ (801a484 <_ux_device_class_storage_thread+0x36c>)
 801a246:	18d3      	adds	r3, r2, r3
 801a248:	681b      	ldr	r3, [r3, #0]
 801a24a:	469f      	mov	pc, r3
 801a24c:	2ba8      	cmp	r3, #168	@ 0xa8
 801a24e:	d06e      	beq.n	801a32e <_ux_device_class_storage_thread+0x216>
 801a250:	e0aa      	b.n	801a3a8 <_ux_device_class_storage_thread+0x290>
                            {

                            case UX_SLAVE_CLASS_STORAGE_SCSI_TEST_READY:

                                _ux_device_class_storage_test_ready(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a252:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a254:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a256:	6979      	ldr	r1, [r7, #20]
 801a258:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a25a:	68fb      	ldr	r3, [r7, #12]
 801a25c:	9300      	str	r3, [sp, #0]
 801a25e:	0023      	movs	r3, r4
 801a260:	f7ff ff16 	bl	801a090 <_ux_device_class_storage_test_ready>
                                break;
 801a264:	e0ce      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
                                    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_REQUEST_SENSE:

                                _ux_device_class_storage_request_sense(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a266:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a268:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a26a:	6979      	ldr	r1, [r7, #20]
 801a26c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a26e:	68fb      	ldr	r3, [r7, #12]
 801a270:	9300      	str	r3, [sp, #0]
 801a272:	0023      	movs	r3, r4
 801a274:	f7ff fde7 	bl	8019e46 <_ux_device_class_storage_request_sense>
                                break;
 801a278:	e0c4      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_FORMAT:

                                _ux_device_class_storage_format(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a27a:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a27c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a27e:	6979      	ldr	r1, [r7, #20]
 801a280:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a282:	68fb      	ldr	r3, [r7, #12]
 801a284:	9300      	str	r3, [sp, #0]
 801a286:	0023      	movs	r3, r4
 801a288:	f7ff f874 	bl	8019374 <_ux_device_class_storage_format>
                                break;
 801a28c:	e0ba      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_INQUIRY:

                                _ux_device_class_storage_inquiry(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a28e:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a290:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a292:	6979      	ldr	r1, [r7, #20]
 801a294:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a296:	68fb      	ldr	r3, [r7, #12]
 801a298:	9300      	str	r3, [sp, #0]
 801a29a:	0023      	movs	r3, r4
 801a29c:	f7ff fa1a 	bl	80196d4 <_ux_device_class_storage_inquiry>
                                break;
 801a2a0:	e0b0      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_START_STOP:

                                _ux_device_class_storage_start_stop(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a2a2:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a2a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a2a6:	6979      	ldr	r1, [r7, #20]
 801a2a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a2aa:	68fb      	ldr	r3, [r7, #12]
 801a2ac:	9300      	str	r3, [sp, #0]
 801a2ae:	0023      	movs	r3, r4
 801a2b0:	f7ff fe3c 	bl	8019f2c <_ux_device_class_storage_start_stop>
                                break;
 801a2b4:	e0a6      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
                                    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_PREVENT_ALLOW_MEDIA_REMOVAL:

                                _ux_device_class_storage_prevent_allow_media_removal(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a2b6:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a2b8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a2ba:	6979      	ldr	r1, [r7, #20]
 801a2bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a2be:	68fb      	ldr	r3, [r7, #12]
 801a2c0:	9300      	str	r3, [sp, #0]
 801a2c2:	0023      	movs	r3, r4
 801a2c4:	f7ff fbdb 	bl	8019a7e <_ux_device_class_storage_prevent_allow_media_removal>
                                break;
 801a2c8:	e09c      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_READ_FORMAT_CAPACITY:

                                _ux_device_class_storage_read_format_capacity(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a2ca:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a2cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a2ce:	6979      	ldr	r1, [r7, #20]
 801a2d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a2d2:	68fb      	ldr	r3, [r7, #12]
 801a2d4:	9300      	str	r3, [sp, #0]
 801a2d6:	0023      	movs	r3, r4
 801a2d8:	f7ff fd6c 	bl	8019db4 <_ux_device_class_storage_read_format_capacity>
                                break;
 801a2dc:	e092      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_READ_CAPACITY:

                                _ux_device_class_storage_read_capacity(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a2de:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a2e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a2e2:	6979      	ldr	r1, [r7, #20]
 801a2e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a2e6:	68fb      	ldr	r3, [r7, #12]
 801a2e8:	9300      	str	r3, [sp, #0]
 801a2ea:	0023      	movs	r3, r4
 801a2ec:	f7ff fcf4 	bl	8019cd8 <_ux_device_class_storage_read_capacity>
                                break;
 801a2f0:	e088      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_VERIFY:

                                _ux_device_class_storage_verify(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a2f2:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a2f4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a2f6:	6979      	ldr	r1, [r7, #20]
 801a2f8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a2fa:	68fb      	ldr	r3, [r7, #12]
 801a2fc:	9300      	str	r3, [sp, #0]
 801a2fe:	0023      	movs	r3, r4
 801a300:	f000 f8e6 	bl	801a4d0 <_ux_device_class_storage_verify>
                                break;
 801a304:	e07e      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SELECT:

                                _ux_device_class_storage_mode_select(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a306:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a308:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a30a:	6979      	ldr	r1, [r7, #20]
 801a30c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a30e:	68fb      	ldr	r3, [r7, #12]
 801a310:	9300      	str	r3, [sp, #0]
 801a312:	0023      	movs	r3, r4
 801a314:	f7ff faca 	bl	80198ac <_ux_device_class_storage_mode_select>
                                break;
 801a318:	e074      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE_SHORT:
                            case UX_SLAVE_CLASS_STORAGE_SCSI_MODE_SENSE:

                                _ux_device_class_storage_mode_sense(storage, lun, endpoint_in, endpoint_out, cbw_cb);
 801a31a:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a31c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a31e:	6979      	ldr	r1, [r7, #20]
 801a320:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a322:	68fb      	ldr	r3, [r7, #12]
 801a324:	9300      	str	r3, [sp, #0]
 801a326:	0023      	movs	r3, r4
 801a328:	f7ff faec 	bl	8019904 <_ux_device_class_storage_mode_sense>
                                break;
 801a32c:	e06a      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_READ32:

                                _ux_device_class_storage_read(storage, lun, endpoint_in, endpoint_out, cbw_cb, 
 801a32e:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a330:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a332:	6979      	ldr	r1, [r7, #20]
 801a334:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a336:	23a8      	movs	r3, #168	@ 0xa8
 801a338:	9301      	str	r3, [sp, #4]
 801a33a:	68fb      	ldr	r3, [r7, #12]
 801a33c:	9300      	str	r3, [sp, #0]
 801a33e:	0023      	movs	r3, r4
 801a340:	f7ff fbac 	bl	8019a9c <_ux_device_class_storage_read>
                                                                UX_SLAVE_CLASS_STORAGE_SCSI_READ32);
                                break;
 801a344:	e05e      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_READ16:

                                _ux_device_class_storage_read(storage, lun, endpoint_in, endpoint_out, cbw_cb, 
 801a346:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a348:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a34a:	6979      	ldr	r1, [r7, #20]
 801a34c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a34e:	2328      	movs	r3, #40	@ 0x28
 801a350:	9301      	str	r3, [sp, #4]
 801a352:	68fb      	ldr	r3, [r7, #12]
 801a354:	9300      	str	r3, [sp, #0]
 801a356:	0023      	movs	r3, r4
 801a358:	f7ff fba0 	bl	8019a9c <_ux_device_class_storage_read>
                                                                UX_SLAVE_CLASS_STORAGE_SCSI_READ16);
                                break;
 801a35c:	e052      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_WRITE32:

                                _ux_device_class_storage_write(storage, lun, endpoint_in, endpoint_out, cbw_cb,
 801a35e:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a360:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a362:	6979      	ldr	r1, [r7, #20]
 801a364:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a366:	23aa      	movs	r3, #170	@ 0xaa
 801a368:	9301      	str	r3, [sp, #4]
 801a36a:	68fb      	ldr	r3, [r7, #12]
 801a36c:	9300      	str	r3, [sp, #0]
 801a36e:	0023      	movs	r3, r4
 801a370:	f000 f8be 	bl	801a4f0 <_ux_device_class_storage_write>
                                                                UX_SLAVE_CLASS_STORAGE_SCSI_WRITE32);
                                break;
 801a374:	e046      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
    
                            case UX_SLAVE_CLASS_STORAGE_SCSI_WRITE16:

                                _ux_device_class_storage_write(storage, lun, endpoint_in, endpoint_out, cbw_cb, 
 801a376:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a378:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a37a:	6979      	ldr	r1, [r7, #20]
 801a37c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a37e:	232a      	movs	r3, #42	@ 0x2a
 801a380:	9301      	str	r3, [sp, #4]
 801a382:	68fb      	ldr	r3, [r7, #12]
 801a384:	9300      	str	r3, [sp, #0]
 801a386:	0023      	movs	r3, r4
 801a388:	f000 f8b2 	bl	801a4f0 <_ux_device_class_storage_write>
                                                                UX_SLAVE_CLASS_STORAGE_SCSI_WRITE16);
                                break;
 801a38c:	e03a      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>

                            case UX_SLAVE_CLASS_STORAGE_SCSI_SYNCHRONIZE_CACHE:

                                _ux_device_class_storage_synchronize_cache(storage, lun, endpoint_in, endpoint_out, cbw_cb, *(cbw_cb));
 801a38e:	68fb      	ldr	r3, [r7, #12]
 801a390:	781b      	ldrb	r3, [r3, #0]
 801a392:	6bbc      	ldr	r4, [r7, #56]	@ 0x38
 801a394:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a396:	6979      	ldr	r1, [r7, #20]
 801a398:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a39a:	9301      	str	r3, [sp, #4]
 801a39c:	68fb      	ldr	r3, [r7, #12]
 801a39e:	9300      	str	r3, [sp, #0]
 801a3a0:	0023      	movs	r3, r4
 801a3a2:	f7ff fdd2 	bl	8019f4a <_ux_device_class_storage_synchronize_cache>
                                break;
 801a3a6:	e02d      	b.n	801a404 <_ux_device_class_storage_thread+0x2ec>
                            /* fall through */
                            default:
    
                                /* The command is unknown or unsupported, so we stall the endpoint.  */

                                if (storage -> ux_slave_class_storage_host_length > 0 &&
 801a3a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a3aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a3ac:	2b00      	cmp	r3, #0
 801a3ae:	d00a      	beq.n	801a3c6 <_ux_device_class_storage_thread+0x2ae>
                                    ((storage -> ux_slave_class_storage_cbw_flags & 0x80) == 0))
 801a3b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a3b2:	2244      	movs	r2, #68	@ 0x44
 801a3b4:	5c9b      	ldrb	r3, [r3, r2]
 801a3b6:	b25b      	sxtb	r3, r3
                                if (storage -> ux_slave_class_storage_host_length > 0 &&
 801a3b8:	2b00      	cmp	r3, #0
 801a3ba:	db04      	blt.n	801a3c6 <_ux_device_class_storage_thread+0x2ae>

                                    /* Data-Out from host to device, stall OUT.  */
                                    _ux_device_stack_endpoint_stall(endpoint_out);
 801a3bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a3be:	0018      	movs	r0, r3
 801a3c0:	f002 f920 	bl	801c604 <_ux_device_stack_endpoint_stall>
 801a3c4:	e003      	b.n	801a3ce <_ux_device_class_storage_thread+0x2b6>
                                else

                                    /* Data-In from device to host, stall IN.  */
                                    _ux_device_stack_endpoint_stall(endpoint_in);
 801a3c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a3c8:	0018      	movs	r0, r3
 801a3ca:	f002 f91b 	bl	801c604 <_ux_device_stack_endpoint_stall>
                                
                                /* Initialize the request sense keys.  */
                                storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801a3ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801a3d0:	697a      	ldr	r2, [r7, #20]
 801a3d2:	0013      	movs	r3, r2
 801a3d4:	00db      	lsls	r3, r3, #3
 801a3d6:	1a9b      	subs	r3, r3, r2
 801a3d8:	00db      	lsls	r3, r3, #3
 801a3da:	18cb      	adds	r3, r1, r3
 801a3dc:	3320      	adds	r3, #32
 801a3de:	4a2a      	ldr	r2, [pc, #168]	@ (801a488 <_ux_device_class_storage_thread+0x370>)
 801a3e0:	601a      	str	r2, [r3, #0]
                                    UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(UX_SLAVE_CLASS_STORAGE_SENSE_KEY_ILLEGAL_REQUEST,
                                                                         UX_SLAVE_CLASS_STORAGE_ASC_KEY_INVALID_COMMAND,0);

                                /* This is the tricky part of the SCSI state machine. We must send the CSW BUT need to wait
                                   for the endpoint_in to be reset by the host.  */
                                while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801a3e2:	e00a      	b.n	801a3fa <_ux_device_class_storage_thread+0x2e2>
                                { 

                                    /* Check the endpoint state.  */
                                    if (endpoint_in -> ux_slave_endpoint_state == UX_ENDPOINT_RESET)
 801a3e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a3e6:	685b      	ldr	r3, [r3, #4]
 801a3e8:	2b00      	cmp	r3, #0
 801a3ea:	d104      	bne.n	801a3f6 <_ux_device_class_storage_thread+0x2de>
                                    {

                                        /* Now we set the CSW with failure.  */
                                        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801a3ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a3ee:	2201      	movs	r2, #1
 801a3f0:	651a      	str	r2, [r3, #80]	@ 0x50
                                        break;
 801a3f2:	46c0      	nop			@ (mov r8, r8)
                                    else

                                        /* We must therefore wait a while.  */
                                        _ux_device_thread_relinquish();
                                }
                                break;
 801a3f4:	e005      	b.n	801a402 <_ux_device_class_storage_thread+0x2ea>
                                        _ux_device_thread_relinquish();
 801a3f6:	f7fe f8c5 	bl	8018584 <_ux_utility_thread_relinquish>
                                while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801a3fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a3fc:	681b      	ldr	r3, [r3, #0]
 801a3fe:	2b03      	cmp	r3, #3
 801a400:	d0f0      	beq.n	801a3e4 <_ux_device_class_storage_thread+0x2cc>
                                break;
 801a402:	46c0      	nop			@ (mov r8, r8)
                            }

                            /* Send CSW if not SYNC_CACHE.  */
                            status = _ux_device_class_storage_csw_send(storage, lun, endpoint_in, 0 /* Don't care */);
 801a404:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a406:	6979      	ldr	r1, [r7, #20]
 801a408:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801a40a:	2300      	movs	r3, #0
 801a40c:	f7fe fee8 	bl	80191e0 <_ux_device_class_storage_csw_send>
 801a410:	0003      	movs	r3, r0
 801a412:	637b      	str	r3, [r7, #52]	@ 0x34

                            /* Check error code. */
                            if (status != UX_SUCCESS)
 801a414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a416:	2b00      	cmp	r3, #0
 801a418:	d023      	beq.n	801a462 <_ux_device_class_storage_thread+0x34a>

                                /* Error trap. */
                                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, status);
 801a41a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a41c:	001a      	movs	r2, r3
 801a41e:	2107      	movs	r1, #7
 801a420:	2002      	movs	r0, #2
 801a422:	f7fd fab7 	bl	8017994 <_ux_system_error_handler>
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801a426:	e01c      	b.n	801a462 <_ux_device_class_storage_thread+0x34a>
                        }
                        else

                            /* Phase error!  */
                            storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801a428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a42a:	2202      	movs	r2, #2
 801a42c:	651a      	str	r2, [r3, #80]	@ 0x50
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801a42e:	e018      	b.n	801a462 <_ux_device_class_storage_thread+0x34a>
                    }
                    
                    else

                        /* Phase error!  */
                        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801a430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a432:	2202      	movs	r2, #2
 801a434:	651a      	str	r2, [r3, #80]	@ 0x50
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801a436:	e014      	b.n	801a462 <_ux_device_class_storage_thread+0x34a>
                }
                else

                    /* Phase error!  */
                    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801a438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a43a:	2202      	movs	r2, #2
 801a43c:	651a      	str	r2, [r3, #80]	@ 0x50
 801a43e:	e011      	b.n	801a464 <_ux_device_class_storage_thread+0x34c>
            }
            else
            {

                if ((UCHAR)storage -> ux_slave_class_storage_csw_status == UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR)
 801a440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a442:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a444:	b2db      	uxtb	r3, r3
 801a446:	2b02      	cmp	r3, #2
 801a448:	d107      	bne.n	801a45a <_ux_device_class_storage_thread+0x342>
                {

                    /* We should keep the endpoints stalled.  */
                    _ux_device_stack_endpoint_stall(endpoint_out);
 801a44a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a44c:	0018      	movs	r0, r3
 801a44e:	f002 f8d9 	bl	801c604 <_ux_device_stack_endpoint_stall>
                    _ux_device_stack_endpoint_stall(endpoint_in);
 801a452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a454:	0018      	movs	r0, r3
 801a456:	f002 f8d5 	bl	801c604 <_ux_device_stack_endpoint_stall>
                }

                /* We must therefore wait a while.  */
                _ux_utility_delay_ms(2);
 801a45a:	2002      	movs	r0, #2
 801a45c:	f7fd fb70 	bl	8017b40 <_ux_utility_delay_ms>
 801a460:	e000      	b.n	801a464 <_ux_device_class_storage_thread+0x34c>
                    if (_ux_utility_long_get(scsi_command) == UX_SLAVE_CLASS_STORAGE_CBW_SIGNATURE_MASK)
 801a462:	46c0      	nop			@ (mov r8, r8)
        while (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801a464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a466:	681b      	ldr	r3, [r3, #0]
 801a468:	2b03      	cmp	r3, #3
 801a46a:	d100      	bne.n	801a46e <_ux_device_class_storage_thread+0x356>
 801a46c:	e662      	b.n	801a134 <_ux_device_class_storage_thread+0x1c>
            }
        }

        /* We need to suspend ourselves. We will be resumed by the 
           device enumeration module.  */
        _ux_device_thread_suspend(&class -> ux_slave_class_thread);
 801a46e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a470:	3350      	adds	r3, #80	@ 0x50
 801a472:	0018      	movs	r0, r3
 801a474:	f7fe f89c 	bl	80185b0 <_ux_utility_thread_suspend>
        UX_THREAD_EXTENSION_PTR_GET(class, UX_SLAVE_CLASS, storage_class)
 801a478:	e652      	b.n	801a120 <_ux_device_class_storage_thread+0x8>
 801a47a:	46c0      	nop			@ (mov r8, r8)
 801a47c:	200118cc 	.word	0x200118cc
 801a480:	43425355 	.word	0x43425355
 801a484:	0801f0d4 	.word	0x0801f0d4
 801a488:	00002005 	.word	0x00002005

0801a48c <_ux_device_class_storage_uninitialize>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 801a48c:	b580      	push	{r7, lr}
 801a48e:	b084      	sub	sp, #16
 801a490:	af00      	add	r7, sp, #0
 801a492:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_STORAGE                  *storage;
UX_SLAVE_CLASS                          *class;

    /* Get the class container.  */
    class =  command -> ux_slave_class_command_class_ptr;
 801a494:	687b      	ldr	r3, [r7, #4]
 801a496:	6a1b      	ldr	r3, [r3, #32]
 801a498:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    storage = (UX_SLAVE_CLASS_STORAGE *) class -> ux_slave_class_instance;
 801a49a:	68fb      	ldr	r3, [r7, #12]
 801a49c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801a49e:	60bb      	str	r3, [r7, #8]
    
    /* Sanity check.  */
    if (storage != UX_NULL)
 801a4a0:	68bb      	ldr	r3, [r7, #8]
 801a4a2:	2b00      	cmp	r3, #0
 801a4a4:	d00f      	beq.n	801a4c6 <_ux_device_class_storage_uninitialize+0x3a>
    {

        /* Remove STORAGE thread.  */
        _ux_device_thread_delete(&class -> ux_slave_class_thread);
 801a4a6:	68fb      	ldr	r3, [r7, #12]
 801a4a8:	3350      	adds	r3, #80	@ 0x50
 801a4aa:	0018      	movs	r0, r3
 801a4ac:	f7fe f857 	bl	801855e <_ux_utility_thread_delete>

#if !(defined(UX_DEVICE_STANDALONE) || defined(UX_STANDALONE))    
        /* Remove the thread used by STORAGE.  */
        _ux_utility_memory_free(class -> ux_slave_class_thread_stack);
 801a4b0:	68fa      	ldr	r2, [r7, #12]
 801a4b2:	2380      	movs	r3, #128	@ 0x80
 801a4b4:	005b      	lsls	r3, r3, #1
 801a4b6:	58d3      	ldr	r3, [r2, r3]
 801a4b8:	0018      	movs	r0, r3
 801a4ba:	f7fd fde5 	bl	8018088 <_ux_utility_memory_free>
#endif

        /* Free the resources.  */
        _ux_utility_memory_free(storage);
 801a4be:	68bb      	ldr	r3, [r7, #8]
 801a4c0:	0018      	movs	r0, r3
 801a4c2:	f7fd fde1 	bl	8018088 <_ux_utility_memory_free>
    }
    
    /* Return completion status.  */
    return(UX_SUCCESS);
 801a4c6:	2300      	movs	r3, #0
}
 801a4c8:	0018      	movs	r0, r3
 801a4ca:	46bd      	mov	sp, r7
 801a4cc:	b004      	add	sp, #16
 801a4ce:	bd80      	pop	{r7, pc}

0801a4d0 <_ux_device_class_storage_verify>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_verify(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                      UX_SLAVE_ENDPOINT *endpoint_in,
                                      UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb)
{
 801a4d0:	b580      	push	{r7, lr}
 801a4d2:	b084      	sub	sp, #16
 801a4d4:	af00      	add	r7, sp, #0
 801a4d6:	60f8      	str	r0, [r7, #12]
 801a4d8:	60b9      	str	r1, [r7, #8]
 801a4da:	607a      	str	r2, [r7, #4]
 801a4dc:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_VERIFY, storage, lun, 0, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* We set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801a4de:	68fb      	ldr	r3, [r7, #12]
 801a4e0:	2200      	movs	r2, #0
 801a4e2:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Return success!  */
    return(UX_SUCCESS);
 801a4e4:	2300      	movs	r3, #0
}
 801a4e6:	0018      	movs	r0, r3
 801a4e8:	46bd      	mov	sp, r7
 801a4ea:	b004      	add	sp, #16
 801a4ec:	bd80      	pop	{r7, pc}
	...

0801a4f0 <_ux_device_class_storage_write>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_storage_write(UX_SLAVE_CLASS_STORAGE *storage, ULONG lun, 
                                    UX_SLAVE_ENDPOINT *endpoint_in,
                                    UX_SLAVE_ENDPOINT *endpoint_out, UCHAR * cbwcb, UCHAR scsi_command)
{
 801a4f0:	b5b0      	push	{r4, r5, r7, lr}
 801a4f2:	b090      	sub	sp, #64	@ 0x40
 801a4f4:	af02      	add	r7, sp, #8
 801a4f6:	60f8      	str	r0, [r7, #12]
 801a4f8:	60b9      	str	r1, [r7, #8]
 801a4fa:	607a      	str	r2, [r7, #4]
 801a4fc:	603b      	str	r3, [r7, #0]


    UX_PARAMETER_NOT_USED(endpoint_in);

    /* Get the LBA from the CBWCB.  */
    lba =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_WRITE_LBA);
 801a4fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a500:	3302      	adds	r3, #2
 801a502:	0018      	movs	r0, r3
 801a504:	f7fd fbea 	bl	8017cdc <_ux_utility_long_get_big_endian>
 801a508:	0003      	movs	r3, r0
 801a50a:	633b      	str	r3, [r7, #48]	@ 0x30
    
    /* The type of commands will tell us the width of the field containing the number
       of sectors to read.   */
    if (scsi_command == UX_SLAVE_CLASS_STORAGE_SCSI_WRITE16)
 801a50c:	234c      	movs	r3, #76	@ 0x4c
 801a50e:	18fb      	adds	r3, r7, r3
 801a510:	781b      	ldrb	r3, [r3, #0]
 801a512:	2b2a      	cmp	r3, #42	@ 0x2a
 801a514:	d107      	bne.n	801a526 <_ux_device_class_storage_write+0x36>

        /* Get the number of blocks from the CBWCB in 16 bits.  */
        total_number_blocks =  _ux_utility_short_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_WRITE_TRANSFER_LENGTH_16);
 801a516:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a518:	3307      	adds	r3, #7
 801a51a:	0018      	movs	r0, r3
 801a51c:	f7fd ff7f 	bl	801841e <_ux_utility_short_get_big_endian>
 801a520:	0003      	movs	r3, r0
 801a522:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a524:	e006      	b.n	801a534 <_ux_device_class_storage_write+0x44>

    else        

        /* Get the number of blocks from the CBWCB in 32 bits.  */
        total_number_blocks =  _ux_utility_long_get_big_endian(cbwcb + UX_SLAVE_CLASS_STORAGE_WRITE_TRANSFER_LENGTH_32);
 801a526:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a528:	3306      	adds	r3, #6
 801a52a:	0018      	movs	r0, r3
 801a52c:	f7fd fbd6 	bl	8017cdc <_ux_utility_long_get_big_endian>
 801a530:	0003      	movs	r3, r0
 801a532:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_STORAGE_WRITE, storage, lun, lba, total_number_blocks, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

    /* Obtain the pointer to the transfer request.  */
    transfer_request =  &endpoint_out -> ux_slave_endpoint_transfer_request;
 801a534:	683b      	ldr	r3, [r7, #0]
 801a536:	3330      	adds	r3, #48	@ 0x30
 801a538:	61fb      	str	r3, [r7, #28]

    /* Obtain the status of the device.  */
    status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_status(storage, 
 801a53a:	68f9      	ldr	r1, [r7, #12]
 801a53c:	68bb      	ldr	r3, [r7, #8]
 801a53e:	1c5a      	adds	r2, r3, #1
 801a540:	0013      	movs	r3, r2
 801a542:	00db      	lsls	r3, r3, #3
 801a544:	1a9b      	subs	r3, r3, r2
 801a546:	00db      	lsls	r3, r3, #3
 801a548:	585c      	ldr	r4, [r3, r1]
 801a54a:	68f9      	ldr	r1, [r7, #12]
 801a54c:	68ba      	ldr	r2, [r7, #8]
 801a54e:	0013      	movs	r3, r2
 801a550:	00db      	lsls	r3, r3, #3
 801a552:	1a9b      	subs	r3, r3, r2
 801a554:	00db      	lsls	r3, r3, #3
 801a556:	18cb      	adds	r3, r1, r3
 801a558:	331c      	adds	r3, #28
 801a55a:	681a      	ldr	r2, [r3, #0]
 801a55c:	2314      	movs	r3, #20
 801a55e:	18fb      	adds	r3, r7, r3
 801a560:	68b9      	ldr	r1, [r7, #8]
 801a562:	68f8      	ldr	r0, [r7, #12]
 801a564:	47a0      	blx	r4
 801a566:	0003      	movs	r3, r0
 801a568:	637b      	str	r3, [r7, #52]	@ 0x34
                            lun, storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_id, &media_status);
    
    /* Update the request sense.  */
    storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801a56a:	6979      	ldr	r1, [r7, #20]
 801a56c:	68f8      	ldr	r0, [r7, #12]
 801a56e:	68ba      	ldr	r2, [r7, #8]
 801a570:	0013      	movs	r3, r2
 801a572:	00db      	lsls	r3, r3, #3
 801a574:	1a9b      	subs	r3, r3, r2
 801a576:	00db      	lsls	r3, r3, #3
 801a578:	18c3      	adds	r3, r0, r3
 801a57a:	3320      	adds	r3, #32
 801a57c:	6019      	str	r1, [r3, #0]

    /* Default CSW to failed.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_FAILED;
 801a57e:	68fb      	ldr	r3, [r7, #12]
 801a580:	2201      	movs	r2, #1
 801a582:	651a      	str	r2, [r3, #80]	@ 0x50

    /* If there is a problem, return a failed command.  */
    if (status != UX_SUCCESS)
 801a584:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a586:	2b00      	cmp	r3, #0
 801a588:	d005      	beq.n	801a596 <_ux_device_class_storage_write+0xa6>
    {

        /* We have a problem, media status error. Return a bad completion and wait for the
           REQUEST_SENSE command.  */
#if !defined(UX_DEVICE_STANDALONE)
        _ux_device_stack_endpoint_stall(endpoint_out);
 801a58a:	683b      	ldr	r3, [r7, #0]
 801a58c:	0018      	movs	r0, r3
 801a58e:	f002 f839 	bl	801c604 <_ux_device_stack_endpoint_stall>
#endif

        /* We are done here.  */
        return(UX_ERROR);
 801a592:	23ff      	movs	r3, #255	@ 0xff
 801a594:	e0d4      	b.n	801a740 <_ux_device_class_storage_write+0x250>
    }

    /* Check Read Only flag.  */
    if (storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_read_only_flag == UX_TRUE)
 801a596:	68f9      	ldr	r1, [r7, #12]
 801a598:	68ba      	ldr	r2, [r7, #8]
 801a59a:	0013      	movs	r3, r2
 801a59c:	00db      	lsls	r3, r3, #3
 801a59e:	1a9b      	subs	r3, r3, r2
 801a5a0:	00db      	lsls	r3, r3, #3
 801a5a2:	18cb      	adds	r3, r1, r3
 801a5a4:	3318      	adds	r3, #24
 801a5a6:	681b      	ldr	r3, [r3, #0]
 801a5a8:	2b01      	cmp	r3, #1
 801a5aa:	d10f      	bne.n	801a5cc <_ux_device_class_storage_write+0xdc>
    {

        /* Update the request sense.  */
        storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801a5ac:	68f9      	ldr	r1, [r7, #12]
 801a5ae:	68ba      	ldr	r2, [r7, #8]
 801a5b0:	0013      	movs	r3, r2
 801a5b2:	00db      	lsls	r3, r3, #3
 801a5b4:	1a9b      	subs	r3, r3, r2
 801a5b6:	00db      	lsls	r3, r3, #3
 801a5b8:	18cb      	adds	r3, r1, r3
 801a5ba:	3320      	adds	r3, #32
 801a5bc:	4a62      	ldr	r2, [pc, #392]	@ (801a748 <_ux_device_class_storage_write+0x258>)
 801a5be:	601a      	str	r2, [r3, #0]
                                            UX_SLAVE_CLASS_STORAGE_REQUEST_CODE_MEDIA_PROTECTED,0);

        /* We have a problem, cannot write to RO drive. Return a bad completion and wait for the
           REQUEST_SENSE command.  */
#if !defined(UX_DEVICE_STANDALONE)
        _ux_device_stack_endpoint_stall(endpoint_out);
 801a5c0:	683b      	ldr	r3, [r7, #0]
 801a5c2:	0018      	movs	r0, r3
 801a5c4:	f002 f81e 	bl	801c604 <_ux_device_stack_endpoint_stall>
#endif

        /* We are done here.  */
        return(UX_ERROR);
 801a5c8:	23ff      	movs	r3, #255	@ 0xff
 801a5ca:	e0b9      	b.n	801a740 <_ux_device_class_storage_write+0x250>
    }

    /* Compute the total length to transfer and how much remains.  */
    total_length =  total_number_blocks * storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 801a5cc:	68f9      	ldr	r1, [r7, #12]
 801a5ce:	68ba      	ldr	r2, [r7, #8]
 801a5d0:	0013      	movs	r3, r2
 801a5d2:	00db      	lsls	r3, r3, #3
 801a5d4:	1a9b      	subs	r3, r3, r2
 801a5d6:	00db      	lsls	r3, r3, #3
 801a5d8:	18cb      	adds	r3, r1, r3
 801a5da:	330c      	adds	r3, #12
 801a5dc:	681a      	ldr	r2, [r3, #0]
 801a5de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a5e0:	4353      	muls	r3, r2
 801a5e2:	62bb      	str	r3, [r7, #40]	@ 0x28
#else

    /* Check transfer length.  */

    /* Case (3) Hn < Do.  */
    if (total_length > storage -> ux_slave_class_storage_host_length)
 801a5e4:	68fb      	ldr	r3, [r7, #12]
 801a5e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801a5e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a5ea:	429a      	cmp	r2, r3
 801a5ec:	d908      	bls.n	801a600 <_ux_device_class_storage_write+0x110>
    {
        _ux_device_stack_endpoint_stall(endpoint_out);
 801a5ee:	683b      	ldr	r3, [r7, #0]
 801a5f0:	0018      	movs	r0, r3
 801a5f2:	f002 f807 	bl	801c604 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801a5f6:	68fb      	ldr	r3, [r7, #12]
 801a5f8:	2202      	movs	r2, #2
 801a5fa:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 801a5fc:	23ff      	movs	r3, #255	@ 0xff
 801a5fe:	e09f      	b.n	801a740 <_ux_device_class_storage_write+0x250>
    }

    /* Case (8). Hi <> Do.  */
    if ((storage -> ux_slave_class_storage_cbw_flags & 0x80) != 0)
 801a600:	68fb      	ldr	r3, [r7, #12]
 801a602:	2244      	movs	r2, #68	@ 0x44
 801a604:	5c9b      	ldrb	r3, [r3, r2]
 801a606:	b25b      	sxtb	r3, r3
 801a608:	2b00      	cmp	r3, #0
 801a60a:	da08      	bge.n	801a61e <_ux_device_class_storage_write+0x12e>
    {
        _ux_device_stack_endpoint_stall(endpoint_in);
 801a60c:	687b      	ldr	r3, [r7, #4]
 801a60e:	0018      	movs	r0, r3
 801a610:	f001 fff8 	bl	801c604 <_ux_device_stack_endpoint_stall>
        storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PHASE_ERROR;
 801a614:	68fb      	ldr	r3, [r7, #12]
 801a616:	2202      	movs	r2, #2
 801a618:	651a      	str	r2, [r3, #80]	@ 0x50
        return(UX_ERROR);
 801a61a:	23ff      	movs	r3, #255	@ 0xff
 801a61c:	e090      	b.n	801a740 <_ux_device_class_storage_write+0x250>
    }

    /* Default status to success.  */
    status =  UX_SUCCESS;
 801a61e:	2300      	movs	r3, #0
 801a620:	637b      	str	r3, [r7, #52]	@ 0x34

    /* It may take several transfers to send the requested data.  */
    done_length = 0;
 801a622:	2300      	movs	r3, #0
 801a624:	623b      	str	r3, [r7, #32]
    while (total_length)
 801a626:	e076      	b.n	801a716 <_ux_device_class_storage_write+0x226>
    {

        /* How much can we receive in this transfer?  */
        if (total_length > UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE)
 801a628:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a62a:	2380      	movs	r3, #128	@ 0x80
 801a62c:	011b      	lsls	r3, r3, #4
 801a62e:	429a      	cmp	r2, r3
 801a630:	d903      	bls.n	801a63a <_ux_device_class_storage_write+0x14a>
            transfer_length =  UX_SLAVE_CLASS_STORAGE_BUFFER_SIZE;
 801a632:	2380      	movs	r3, #128	@ 0x80
 801a634:	011b      	lsls	r3, r3, #4
 801a636:	627b      	str	r3, [r7, #36]	@ 0x24
 801a638:	e001      	b.n	801a63e <_ux_device_class_storage_write+0x14e>
        else
            transfer_length =  total_length;
 801a63a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a63c:	627b      	str	r3, [r7, #36]	@ 0x24
        
        /* Get the data payload from the host.  */
        status =  _ux_device_stack_transfer_request(transfer_request, transfer_length, transfer_length);
 801a63e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a640:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801a642:	69fb      	ldr	r3, [r7, #28]
 801a644:	0018      	movs	r0, r3
 801a646:	f002 fcc9 	bl	801cfdc <_ux_device_stack_transfer_request>
 801a64a:	0003      	movs	r3, r0
 801a64c:	637b      	str	r3, [r7, #52]	@ 0x34
        
        /* Check the status.  */
        if (status != UX_SUCCESS)
 801a64e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a650:	2b00      	cmp	r3, #0
 801a652:	d015      	beq.n	801a680 <_ux_device_class_storage_write+0x190>
        {

            /* We have a problem, request error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_out);
 801a654:	683b      	ldr	r3, [r7, #0]
 801a656:	0018      	movs	r0, r3
 801a658:	f001 ffd4 	bl	801c604 <_ux_device_stack_endpoint_stall>

            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801a65c:	68fb      	ldr	r3, [r7, #12]
 801a65e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801a660:	6a3b      	ldr	r3, [r7, #32]
 801a662:	1ad2      	subs	r2, r2, r3
 801a664:	68fb      	ldr	r3, [r7, #12]
 801a666:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* And update the REQUEST_SENSE codes.  */
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status =
 801a668:	68f9      	ldr	r1, [r7, #12]
 801a66a:	68ba      	ldr	r2, [r7, #8]
 801a66c:	0013      	movs	r3, r2
 801a66e:	00db      	lsls	r3, r3, #3
 801a670:	1a9b      	subs	r3, r3, r2
 801a672:	00db      	lsls	r3, r3, #3
 801a674:	18cb      	adds	r3, r1, r3
 801a676:	3320      	adds	r3, #32
 801a678:	4a34      	ldr	r2, [pc, #208]	@ (801a74c <_ux_device_class_storage_write+0x25c>)
 801a67a:	601a      	str	r2, [r3, #0]
                                                UX_DEVICE_CLASS_STORAGE_SENSE_STATUS(0x02,0x54,0x00);
    
            /* Return an error.  */
            return(UX_ERROR);
 801a67c:	23ff      	movs	r3, #255	@ 0xff
 801a67e:	e05f      	b.n	801a740 <_ux_device_class_storage_write+0x250>
        }

        /* Compute the number of blocks to transfer.  */
        number_blocks = transfer_length / storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_block_length;
 801a680:	68f9      	ldr	r1, [r7, #12]
 801a682:	68ba      	ldr	r2, [r7, #8]
 801a684:	0013      	movs	r3, r2
 801a686:	00db      	lsls	r3, r3, #3
 801a688:	1a9b      	subs	r3, r3, r2
 801a68a:	00db      	lsls	r3, r3, #3
 801a68c:	18cb      	adds	r3, r1, r3
 801a68e:	330c      	adds	r3, #12
 801a690:	681b      	ldr	r3, [r3, #0]
 801a692:	0019      	movs	r1, r3
 801a694:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a696:	f7eb fed5 	bl	8006444 <__udivsi3>
 801a69a:	0003      	movs	r3, r0
 801a69c:	61bb      	str	r3, [r7, #24]
        
        /* Execute the write command to the local media.  */
        status =  storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_media_write(storage, lun, transfer_request -> ux_slave_transfer_request_data_pointer, number_blocks, lba, &media_status);
 801a69e:	68f9      	ldr	r1, [r7, #12]
 801a6a0:	68ba      	ldr	r2, [r7, #8]
 801a6a2:	0013      	movs	r3, r2
 801a6a4:	00db      	lsls	r3, r3, #3
 801a6a6:	1a9b      	subs	r3, r3, r2
 801a6a8:	00db      	lsls	r3, r3, #3
 801a6aa:	18cb      	adds	r3, r1, r3
 801a6ac:	3330      	adds	r3, #48	@ 0x30
 801a6ae:	681c      	ldr	r4, [r3, #0]
 801a6b0:	69fb      	ldr	r3, [r7, #28]
 801a6b2:	68da      	ldr	r2, [r3, #12]
 801a6b4:	69bd      	ldr	r5, [r7, #24]
 801a6b6:	68b9      	ldr	r1, [r7, #8]
 801a6b8:	68f8      	ldr	r0, [r7, #12]
 801a6ba:	2314      	movs	r3, #20
 801a6bc:	18fb      	adds	r3, r7, r3
 801a6be:	9301      	str	r3, [sp, #4]
 801a6c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a6c2:	9300      	str	r3, [sp, #0]
 801a6c4:	002b      	movs	r3, r5
 801a6c6:	47a0      	blx	r4
 801a6c8:	0003      	movs	r3, r0
 801a6ca:	637b      	str	r3, [r7, #52]	@ 0x34
    
        /* If there is a problem, return a failed command.  */
        if (status != UX_SUCCESS)
 801a6cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a6ce:	2b00      	cmp	r3, #0
 801a6d0:	d015      	beq.n	801a6fe <_ux_device_class_storage_write+0x20e>
        {
    
            /* We have a problem, request error. Return a bad completion and wait for the
               REQUEST_SENSE command.  */
            _ux_device_stack_endpoint_stall(endpoint_out);
 801a6d2:	683b      	ldr	r3, [r7, #0]
 801a6d4:	0018      	movs	r0, r3
 801a6d6:	f001 ff95 	bl	801c604 <_ux_device_stack_endpoint_stall>
    
            /* Update residue.  */
            storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801a6da:	68fb      	ldr	r3, [r7, #12]
 801a6dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801a6de:	6a3b      	ldr	r3, [r7, #32]
 801a6e0:	1ad2      	subs	r2, r2, r3
 801a6e2:	68fb      	ldr	r3, [r7, #12]
 801a6e4:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* And update the REQUEST_SENSE codes.  */
            storage -> ux_slave_class_storage_lun[lun].ux_slave_class_storage_request_sense_status = media_status;
 801a6e6:	6979      	ldr	r1, [r7, #20]
 801a6e8:	68f8      	ldr	r0, [r7, #12]
 801a6ea:	68ba      	ldr	r2, [r7, #8]
 801a6ec:	0013      	movs	r3, r2
 801a6ee:	00db      	lsls	r3, r3, #3
 801a6f0:	1a9b      	subs	r3, r3, r2
 801a6f2:	00db      	lsls	r3, r3, #3
 801a6f4:	18c3      	adds	r3, r0, r3
 801a6f6:	3320      	adds	r3, #32
 801a6f8:	6019      	str	r1, [r3, #0]
    
            /* Return an error.  */
            return(UX_ERROR);
 801a6fa:	23ff      	movs	r3, #255	@ 0xff
 801a6fc:	e020      	b.n	801a740 <_ux_device_class_storage_write+0x250>
        }

        /* Update the lba.  */
        lba += number_blocks;
 801a6fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a700:	69bb      	ldr	r3, [r7, #24]
 801a702:	18d3      	adds	r3, r2, r3
 801a704:	633b      	str	r3, [r7, #48]	@ 0x30
        
        /* Update the length to remain.  */
        total_length -= transfer_length;
 801a706:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a70a:	1ad3      	subs	r3, r2, r3
 801a70c:	62bb      	str	r3, [r7, #40]	@ 0x28
        done_length += transfer_length;
 801a70e:	6a3a      	ldr	r2, [r7, #32]
 801a710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a712:	18d3      	adds	r3, r2, r3
 801a714:	623b      	str	r3, [r7, #32]
    while (total_length)
 801a716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a718:	2b00      	cmp	r3, #0
 801a71a:	d185      	bne.n	801a628 <_ux_device_class_storage_write+0x138>
    }

    /* Update residue.  */
    storage -> ux_slave_class_storage_csw_residue = storage -> ux_slave_class_storage_host_length - done_length;
 801a71c:	68fb      	ldr	r3, [r7, #12]
 801a71e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 801a720:	6a3b      	ldr	r3, [r7, #32]
 801a722:	1ad2      	subs	r2, r2, r3
 801a724:	68fb      	ldr	r3, [r7, #12]
 801a726:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Case (9), (11). If host expects more transfer, stall it.  */
    if (storage -> ux_slave_class_storage_csw_residue)
 801a728:	68fb      	ldr	r3, [r7, #12]
 801a72a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801a72c:	2b00      	cmp	r3, #0
 801a72e:	d003      	beq.n	801a738 <_ux_device_class_storage_write+0x248>
        _ux_device_stack_endpoint_stall(endpoint_out);
 801a730:	683b      	ldr	r3, [r7, #0]
 801a732:	0018      	movs	r0, r3
 801a734:	f001 ff66 	bl	801c604 <_ux_device_stack_endpoint_stall>

#endif /* else defined(UX_DEVICE_STANDALONE) */

    /* Now we set the CSW with success.  */
    storage -> ux_slave_class_storage_csw_status = UX_SLAVE_CLASS_STORAGE_CSW_PASSED;
 801a738:	68fb      	ldr	r3, [r7, #12]
 801a73a:	2200      	movs	r2, #0
 801a73c:	651a      	str	r2, [r3, #80]	@ 0x50
                                    
    /* Return completion status.  */
    return(status);
 801a73e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801a740:	0018      	movs	r0, r3
 801a742:	46bd      	mov	sp, r7
 801a744:	b00e      	add	sp, #56	@ 0x38
 801a746:	bdb0      	pop	{r4, r5, r7, pc}
 801a748:	00002707 	.word	0x00002707
 801a74c:	00005402 	.word	0x00005402

0801a750 <_ux_dcd_stm32_setup_in>:
#include "ux_device_stack.h"
#include "ux_utility.h"


static inline void _ux_dcd_stm32_setup_in(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request)
{
 801a750:	b580      	push	{r7, lr}
 801a752:	b082      	sub	sp, #8
 801a754:	af00      	add	r7, sp, #0
 801a756:	6078      	str	r0, [r7, #4]
 801a758:	6039      	str	r1, [r7, #0]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801a75a:	687b      	ldr	r3, [r7, #4]
 801a75c:	2280      	movs	r2, #128	@ 0x80
 801a75e:	729a      	strb	r2, [r3, #10]

    /* Set the state to TX.  */
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 801a760:	687b      	ldr	r3, [r7, #4]
 801a762:	2201      	movs	r2, #1
 801a764:	721a      	strb	r2, [r3, #8]

    /* Call the Control Transfer dispatcher.  */
    _ux_device_stack_control_request_process(transfer_request);
 801a766:	683b      	ldr	r3, [r7, #0]
 801a768:	0018      	movs	r0, r3
 801a76a:	f001 fb53 	bl	801be14 <_ux_device_stack_control_request_process>
}
 801a76e:	46c0      	nop			@ (mov r8, r8)
 801a770:	46bd      	mov	sp, r7
 801a772:	b002      	add	sp, #8
 801a774:	bd80      	pop	{r7, pc}

0801a776 <_ux_dcd_stm32_setup_out>:

static inline void _ux_dcd_stm32_setup_out(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                           PCD_HandleTypeDef *hpcd)
{
 801a776:	b580      	push	{r7, lr}
 801a778:	b084      	sub	sp, #16
 801a77a:	af00      	add	r7, sp, #0
 801a77c:	60f8      	str	r0, [r7, #12]
 801a77e:	60b9      	str	r1, [r7, #8]
 801a780:	607a      	str	r2, [r7, #4]

    /* Set the completion code to no error.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801a782:	68bb      	ldr	r3, [r7, #8]
 801a784:	2200      	movs	r2, #0
 801a786:	625a      	str	r2, [r3, #36]	@ 0x24

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801a788:	68fb      	ldr	r3, [r7, #12]
 801a78a:	2280      	movs	r2, #128	@ 0x80
 801a78c:	729a      	strb	r2, [r3, #10]

    /* We are using a Control endpoint on a OUT transaction and there was a payload.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 801a78e:	68bb      	ldr	r3, [r7, #8]
 801a790:	0018      	movs	r0, r3
 801a792:	f001 fb3f 	bl	801be14 <_ux_device_stack_control_request_process>
 801a796:	1e03      	subs	r3, r0, #0
 801a798:	d108      	bne.n	801a7ac <_ux_dcd_stm32_setup_out+0x36>
    {

        /* Set the state to STATUS phase TX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_TX;
 801a79a:	68fb      	ldr	r3, [r7, #12]
 801a79c:	2203      	movs	r2, #3
 801a79e:	721a      	strb	r2, [r3, #8]

        /* Arm the status transfer.  */
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 801a7a0:	6878      	ldr	r0, [r7, #4]
 801a7a2:	2300      	movs	r3, #0
 801a7a4:	2200      	movs	r2, #0
 801a7a6:	2100      	movs	r1, #0
 801a7a8:	f7ef fa97 	bl	8009cda <HAL_PCD_EP_Transmit>
    }
}
 801a7ac:	46c0      	nop			@ (mov r8, r8)
 801a7ae:	46bd      	mov	sp, r7
 801a7b0:	b004      	add	sp, #16
 801a7b2:	bd80      	pop	{r7, pc}

0801a7b4 <_ux_dcd_stm32_setup_status>:

static inline void _ux_dcd_stm32_setup_status(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                              PCD_HandleTypeDef *hpcd)
{
 801a7b4:	b580      	push	{r7, lr}
 801a7b6:	b084      	sub	sp, #16
 801a7b8:	af00      	add	r7, sp, #0
 801a7ba:	60f8      	str	r0, [r7, #12]
 801a7bc:	60b9      	str	r1, [r7, #8]
 801a7be:	607a      	str	r2, [r7, #4]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
            in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801a7c0:	68fb      	ldr	r3, [r7, #12]
 801a7c2:	2280      	movs	r2, #128	@ 0x80
 801a7c4:	729a      	strb	r2, [r3, #10]

    /* Call the Control Transfer dispatcher.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 801a7c6:	68bb      	ldr	r3, [r7, #8]
 801a7c8:	0018      	movs	r0, r3
 801a7ca:	f001 fb23 	bl	801be14 <_ux_device_stack_control_request_process>
 801a7ce:	1e03      	subs	r3, r0, #0
 801a7d0:	d108      	bne.n	801a7e4 <_ux_dcd_stm32_setup_status+0x30>
    {

        /* Set the state to STATUS RX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 801a7d2:	68fb      	ldr	r3, [r7, #12]
 801a7d4:	2204      	movs	r2, #4
 801a7d6:	721a      	strb	r2, [r3, #8]
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 801a7d8:	6878      	ldr	r0, [r7, #4]
 801a7da:	2300      	movs	r3, #0
 801a7dc:	2200      	movs	r2, #0
 801a7de:	2100      	movs	r1, #0
 801a7e0:	f7ef fa7b 	bl	8009cda <HAL_PCD_EP_Transmit>
    }
}
 801a7e4:	46c0      	nop			@ (mov r8, r8)
 801a7e6:	46bd      	mov	sp, r7
 801a7e8:	b004      	add	sp, #16
 801a7ea:	bd80      	pop	{r7, pc}

0801a7ec <HAL_PCD_SetupStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 801a7ec:	b580      	push	{r7, lr}
 801a7ee:	b088      	sub	sp, #32
 801a7f0:	af00      	add	r7, sp, #0
 801a7f2:	6078      	str	r0, [r7, #4]
UX_SLAVE_TRANSFER       *transfer_request;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801a7f4:	4b3e      	ldr	r3, [pc, #248]	@ (801a8f0 <HAL_PCD_SetupStageCallback+0x104>)
 801a7f6:	681b      	ldr	r3, [r3, #0]
 801a7f8:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801a7fa:	69fb      	ldr	r3, [r7, #28]
 801a7fc:	69db      	ldr	r3, [r3, #28]
 801a7fe:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 801a800:	69bb      	ldr	r3, [r7, #24]
 801a802:	3304      	adds	r3, #4
 801a804:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 801a806:	697b      	ldr	r3, [r7, #20]
 801a808:	681b      	ldr	r3, [r3, #0]
 801a80a:	3330      	adds	r3, #48	@ 0x30
 801a80c:	613b      	str	r3, [r7, #16]

    /* Copy setup data to transfer request.  */
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 801a80e:	693b      	ldr	r3, [r7, #16]
 801a810:	3354      	adds	r3, #84	@ 0x54
 801a812:	0018      	movs	r0, r3
 801a814:	687b      	ldr	r3, [r7, #4]
 801a816:	22a7      	movs	r2, #167	@ 0xa7
 801a818:	0092      	lsls	r2, r2, #2
 801a81a:	4694      	mov	ip, r2
 801a81c:	4463      	add	r3, ip
 801a81e:	2208      	movs	r2, #8
 801a820:	0019      	movs	r1, r3
 801a822:	f7fd fc15 	bl	8018050 <_ux_utility_memory_copy>

    /* Clear the length of the data received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801a826:	693b      	ldr	r3, [r7, #16]
 801a828:	2200      	movs	r2, #0
 801a82a:	619a      	str	r2, [r3, #24]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801a82c:	693b      	ldr	r3, [r7, #16]
 801a82e:	2201      	movs	r2, #1
 801a830:	605a      	str	r2, [r3, #4]

    /* Mark the transfer as successful.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801a832:	693b      	ldr	r3, [r7, #16]
 801a834:	2200      	movs	r2, #0
 801a836:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 801a838:	697b      	ldr	r3, [r7, #20]
 801a83a:	685b      	ldr	r3, [r3, #4]
 801a83c:	220e      	movs	r2, #14
 801a83e:	4393      	bics	r3, r2
 801a840:	001a      	movs	r2, r3
 801a842:	697b      	ldr	r3, [r7, #20]
 801a844:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_TRANSFER |
                                      UX_DCD_STM32_ED_STATUS_DONE);

    /* Check if the transaction is IN.  */
    if (*transfer_request -> ux_slave_transfer_request_setup & UX_REQUEST_IN)
 801a846:	693b      	ldr	r3, [r7, #16]
 801a848:	2254      	movs	r2, #84	@ 0x54
 801a84a:	5c9b      	ldrb	r3, [r3, r2]
 801a84c:	b25b      	sxtb	r3, r3
 801a84e:	2b00      	cmp	r3, #0
 801a850:	da06      	bge.n	801a860 <HAL_PCD_SetupStageCallback+0x74>
    {
#if defined(UX_DEVICE_STANDALONE)
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_IN;
#else
        _ux_dcd_stm32_setup_in(ed, transfer_request);
 801a852:	693a      	ldr	r2, [r7, #16]
 801a854:	697b      	ldr	r3, [r7, #20]
 801a856:	0011      	movs	r1, r2
 801a858:	0018      	movs	r0, r3
 801a85a:	f7ff ff79 	bl	801a750 <_ux_dcd_stm32_setup_in>
 801a85e:	e043      	b.n	801a8e8 <HAL_PCD_SetupStageCallback+0xfc>
    else
    {

        /* The endpoint is OUT.  This is important to memorize the direction for the control endpoint
           in case of a STALL. */
        ed -> ux_dcd_stm32_ed_direction  = UX_ENDPOINT_OUT;
 801a860:	697b      	ldr	r3, [r7, #20]
 801a862:	2200      	movs	r2, #0
 801a864:	729a      	strb	r2, [r3, #10]

        /* We are in a OUT transaction. Check if there is a data payload. If so, wait for the payload
           to be delivered.  */
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 801a866:	693b      	ldr	r3, [r7, #16]
 801a868:	225a      	movs	r2, #90	@ 0x5a
 801a86a:	5c9b      	ldrb	r3, [r3, r2]
 801a86c:	2b00      	cmp	r3, #0
 801a86e:	d10b      	bne.n	801a888 <HAL_PCD_SetupStageCallback+0x9c>
            *(transfer_request -> ux_slave_transfer_request_setup + 7) == 0)
 801a870:	693b      	ldr	r3, [r7, #16]
 801a872:	225b      	movs	r2, #91	@ 0x5b
 801a874:	5c9b      	ldrb	r3, [r3, r2]
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 801a876:	2b00      	cmp	r3, #0
 801a878:	d106      	bne.n	801a888 <HAL_PCD_SetupStageCallback+0x9c>
        {
#if defined(UX_DEVICE_STANDALONE)
            ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
#else
            _ux_dcd_stm32_setup_status(ed, transfer_request, hpcd);
 801a87a:	687a      	ldr	r2, [r7, #4]
 801a87c:	6939      	ldr	r1, [r7, #16]
 801a87e:	697b      	ldr	r3, [r7, #20]
 801a880:	0018      	movs	r0, r3
 801a882:	f7ff ff97 	bl	801a7b4 <_ux_dcd_stm32_setup_status>
 801a886:	e02f      	b.n	801a8e8 <HAL_PCD_SetupStageCallback+0xfc>
        }
        else
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801a888:	693b      	ldr	r3, [r7, #16]
 801a88a:	689b      	ldr	r3, [r3, #8]
 801a88c:	60fb      	str	r3, [r7, #12]

            /* Get the length we expect from the SETUP packet.  */
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 801a88e:	693b      	ldr	r3, [r7, #16]
 801a890:	3354      	adds	r3, #84	@ 0x54
 801a892:	3306      	adds	r3, #6
 801a894:	0018      	movs	r0, r3
 801a896:	f7fd fda8 	bl	80183ea <_ux_utility_short_get>
 801a89a:	0002      	movs	r2, r0
 801a89c:	693b      	ldr	r3, [r7, #16]
 801a89e:	615a      	str	r2, [r3, #20]

            /* Check if we have enough space for the request.  */
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801a8a0:	693b      	ldr	r3, [r7, #16]
 801a8a2:	695a      	ldr	r2, [r3, #20]
 801a8a4:	2380      	movs	r3, #128	@ 0x80
 801a8a6:	005b      	lsls	r3, r3, #1
 801a8a8:	429a      	cmp	r2, r3
 801a8aa:	d909      	bls.n	801a8c0 <HAL_PCD_SetupStageCallback+0xd4>
            {

                /* No space available, stall the endpoint.  */
                _ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
 801a8ac:	68fa      	ldr	r2, [r7, #12]
 801a8ae:	69bb      	ldr	r3, [r7, #24]
 801a8b0:	0011      	movs	r1, r2
 801a8b2:	0018      	movs	r0, r3
 801a8b4:	f000 fa32 	bl	801ad1c <_ux_dcd_stm32_endpoint_stall>

                /* Next phase is a SETUP.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801a8b8:	697b      	ldr	r3, [r7, #20]
 801a8ba:	2200      	movs	r2, #0
 801a8bc:	721a      	strb	r2, [r3, #8]
#if defined(UX_DEVICE_STANDALONE)
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
#endif

                /* We are done.  */
                return;
 801a8be:	e013      	b.n	801a8e8 <HAL_PCD_SetupStageCallback+0xfc>
            }
            else
            {

                /* Reset what we have received so far.  */
                transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801a8c0:	693b      	ldr	r3, [r7, #16]
 801a8c2:	2200      	movs	r2, #0
 801a8c4:	619a      	str	r2, [r3, #24]

                /* And reprogram the current buffer address to the beginning of the buffer.  */
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801a8c6:	693b      	ldr	r3, [r7, #16]
 801a8c8:	68da      	ldr	r2, [r3, #12]
 801a8ca:	693b      	ldr	r3, [r7, #16]
 801a8cc:	611a      	str	r2, [r3, #16]

                /* Receive data.  */
                HAL_PCD_EP_Receive(hpcd,
                            endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801a8ce:	68fb      	ldr	r3, [r7, #12]
 801a8d0:	695b      	ldr	r3, [r3, #20]
                HAL_PCD_EP_Receive(hpcd,
 801a8d2:	b2d9      	uxtb	r1, r3
                            transfer_request -> ux_slave_transfer_request_current_data_pointer,
 801a8d4:	693b      	ldr	r3, [r7, #16]
 801a8d6:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Receive(hpcd,
 801a8d8:	693b      	ldr	r3, [r7, #16]
 801a8da:	695b      	ldr	r3, [r3, #20]
 801a8dc:	6878      	ldr	r0, [r7, #4]
 801a8de:	f7ef f9ab 	bl	8009c38 <HAL_PCD_EP_Receive>
                            transfer_request -> ux_slave_transfer_request_requested_length);

                /* Set the state to RX.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
 801a8e2:	697b      	ldr	r3, [r7, #20]
 801a8e4:	2202      	movs	r2, #2
 801a8e6:	721a      	strb	r2, [r3, #8]
            }
        }
    }
}
 801a8e8:	46bd      	mov	sp, r7
 801a8ea:	b008      	add	sp, #32
 801a8ec:	bd80      	pop	{r7, pc}
 801a8ee:	46c0      	nop			@ (mov r8, r8)
 801a8f0:	200118cc 	.word	0x200118cc

0801a8f4 <HAL_PCD_DataInStageCallback>:
/*                                            added bi-dir EP support,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 801a8f4:	b580      	push	{r7, lr}
 801a8f6:	b088      	sub	sp, #32
 801a8f8:	af00      	add	r7, sp, #0
 801a8fa:	6078      	str	r0, [r7, #4]
 801a8fc:	000a      	movs	r2, r1
 801a8fe:	1cfb      	adds	r3, r7, #3
 801a900:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801a902:	4b46      	ldr	r3, [pc, #280]	@ (801aa1c <HAL_PCD_DataInStageCallback+0x128>)
 801a904:	681b      	ldr	r3, [r3, #0]
 801a906:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801a908:	69bb      	ldr	r3, [r7, #24]
 801a90a:	69db      	ldr	r3, [r3, #28]
 801a90c:	617b      	str	r3, [r7, #20]
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if ((epnum & 0xF) != 0)
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
    else
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 801a90e:	1cfb      	adds	r3, r7, #3
 801a910:	781b      	ldrb	r3, [r3, #0]
 801a912:	220f      	movs	r2, #15
 801a914:	401a      	ands	r2, r3
 801a916:	0013      	movs	r3, r2
 801a918:	005b      	lsls	r3, r3, #1
 801a91a:	189b      	adds	r3, r3, r2
 801a91c:	009b      	lsls	r3, r3, #2
 801a91e:	697a      	ldr	r2, [r7, #20]
 801a920:	18d3      	adds	r3, r2, r3
 801a922:	3304      	adds	r3, #4
 801a924:	613b      	str	r3, [r7, #16]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 801a926:	693b      	ldr	r3, [r7, #16]
 801a928:	681b      	ldr	r3, [r3, #0]
 801a92a:	3330      	adds	r3, #48	@ 0x30
 801a92c:	60fb      	str	r3, [r7, #12]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 801a92e:	1cfb      	adds	r3, r7, #3
 801a930:	781b      	ldrb	r3, [r3, #0]
 801a932:	2b00      	cmp	r3, #0
 801a934:	d15e      	bne.n	801a9f4 <HAL_PCD_DataInStageCallback+0x100>
    {

        /* Get the pointer to the logical endpoint from the transfer request.  */
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801a936:	68fb      	ldr	r3, [r7, #12]
 801a938:	689b      	ldr	r3, [r3, #8]
 801a93a:	60bb      	str	r3, [r7, #8]

        /* Check if we need to send data again on control endpoint. */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
 801a93c:	693b      	ldr	r3, [r7, #16]
 801a93e:	7a1b      	ldrb	r3, [r3, #8]
 801a940:	2b01      	cmp	r3, #1
 801a942:	d166      	bne.n	801aa12 <HAL_PCD_DataInStageCallback+0x11e>
        {

            /* Arm Status transfer.  */
            HAL_PCD_EP_Receive(hpcd, 0, 0, 0);
 801a944:	6878      	ldr	r0, [r7, #4]
 801a946:	2300      	movs	r3, #0
 801a948:	2200      	movs	r2, #0
 801a94a:	2100      	movs	r1, #0
 801a94c:	f7ef f974 	bl	8009c38 <HAL_PCD_EP_Receive>

            /* Are we done with this transfer ? */
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 801a950:	68fb      	ldr	r3, [r7, #12]
 801a952:	69da      	ldr	r2, [r3, #28]
                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 801a954:	68bb      	ldr	r3, [r7, #8]
 801a956:	69db      	ldr	r3, [r3, #28]
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 801a958:	429a      	cmp	r2, r3
 801a95a:	d826      	bhi.n	801a9aa <HAL_PCD_DataInStageCallback+0xb6>
            {

                /* There is no data to send but we may need to send a Zero Length Packet.  */
                if (transfer_request -> ux_slave_transfer_request_force_zlp ==  UX_TRUE)
 801a95c:	68fb      	ldr	r3, [r7, #12]
 801a95e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801a960:	2b01      	cmp	r3, #1
 801a962:	d10b      	bne.n	801a97c <HAL_PCD_DataInStageCallback+0x88>
                {

                    /* Arm a ZLP packet on IN.  */
                    HAL_PCD_EP_Transmit(hpcd,
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress, 0, 0);
 801a964:	68bb      	ldr	r3, [r7, #8]
 801a966:	695b      	ldr	r3, [r3, #20]
                    HAL_PCD_EP_Transmit(hpcd,
 801a968:	b2d9      	uxtb	r1, r3
 801a96a:	6878      	ldr	r0, [r7, #4]
 801a96c:	2300      	movs	r3, #0
 801a96e:	2200      	movs	r2, #0
 801a970:	f7ef f9b3 	bl	8009cda <HAL_PCD_EP_Transmit>

                    /* Reset the ZLP condition.  */
                    transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801a974:	68fb      	ldr	r3, [r7, #12]
 801a976:	2200      	movs	r2, #0
 801a978:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif /* defined(UX_DEVICE_STANDALONE) */
    }
}
 801a97a:	e04a      	b.n	801aa12 <HAL_PCD_DataInStageCallback+0x11e>
                    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801a97c:	68fb      	ldr	r3, [r7, #12]
 801a97e:	2200      	movs	r2, #0
 801a980:	625a      	str	r2, [r3, #36]	@ 0x24
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801a982:	68fb      	ldr	r3, [r7, #12]
 801a984:	2202      	movs	r2, #2
 801a986:	601a      	str	r2, [r3, #0]
                        transfer_request -> ux_slave_transfer_request_requested_length;
 801a988:	68fb      	ldr	r3, [r7, #12]
 801a98a:	695a      	ldr	r2, [r3, #20]
                    transfer_request -> ux_slave_transfer_request_actual_length =
 801a98c:	68fb      	ldr	r3, [r7, #12]
 801a98e:	619a      	str	r2, [r3, #24]
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 801a990:	68fb      	ldr	r3, [r7, #12]
 801a992:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a994:	2b00      	cmp	r3, #0
 801a996:	d004      	beq.n	801a9a2 <HAL_PCD_DataInStageCallback+0xae>
                        transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801a998:	68fb      	ldr	r3, [r7, #12]
 801a99a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801a99c:	68fa      	ldr	r2, [r7, #12]
 801a99e:	0010      	movs	r0, r2
 801a9a0:	4798      	blx	r3
                    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 801a9a2:	693b      	ldr	r3, [r7, #16]
 801a9a4:	2204      	movs	r2, #4
 801a9a6:	721a      	strb	r2, [r3, #8]
}
 801a9a8:	e033      	b.n	801aa12 <HAL_PCD_DataInStageCallback+0x11e>
                transfer_length = transfer_request -> ux_slave_transfer_request_in_transfer_length - endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801a9aa:	68fb      	ldr	r3, [r7, #12]
 801a9ac:	69da      	ldr	r2, [r3, #28]
 801a9ae:	68bb      	ldr	r3, [r7, #8]
 801a9b0:	69db      	ldr	r3, [r3, #28]
 801a9b2:	1ad3      	subs	r3, r2, r3
 801a9b4:	61fb      	str	r3, [r7, #28]
                if (transfer_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 801a9b6:	68bb      	ldr	r3, [r7, #8]
 801a9b8:	69db      	ldr	r3, [r3, #28]
 801a9ba:	69fa      	ldr	r2, [r7, #28]
 801a9bc:	429a      	cmp	r2, r3
 801a9be:	d902      	bls.n	801a9c6 <HAL_PCD_DataInStageCallback+0xd2>
                    transfer_length =  endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801a9c0:	68bb      	ldr	r3, [r7, #8]
 801a9c2:	69db      	ldr	r3, [r3, #28]
 801a9c4:	61fb      	str	r3, [r7, #28]
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801a9c6:	68fb      	ldr	r3, [r7, #12]
 801a9c8:	691a      	ldr	r2, [r3, #16]
 801a9ca:	68bb      	ldr	r3, [r7, #8]
 801a9cc:	69db      	ldr	r3, [r3, #28]
 801a9ce:	18d2      	adds	r2, r2, r3
 801a9d0:	68fb      	ldr	r3, [r7, #12]
 801a9d2:	611a      	str	r2, [r3, #16]
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 801a9d4:	68fb      	ldr	r3, [r7, #12]
 801a9d6:	69da      	ldr	r2, [r3, #28]
 801a9d8:	69fb      	ldr	r3, [r7, #28]
 801a9da:	1ad2      	subs	r2, r2, r3
 801a9dc:	68fb      	ldr	r3, [r7, #12]
 801a9de:	61da      	str	r2, [r3, #28]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
 801a9e0:	68bb      	ldr	r3, [r7, #8]
 801a9e2:	695b      	ldr	r3, [r3, #20]
                HAL_PCD_EP_Transmit(hpcd,
 801a9e4:	b2d9      	uxtb	r1, r3
                            transfer_request->ux_slave_transfer_request_current_data_pointer,
 801a9e6:	68fb      	ldr	r3, [r7, #12]
 801a9e8:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Transmit(hpcd,
 801a9ea:	69fb      	ldr	r3, [r7, #28]
 801a9ec:	6878      	ldr	r0, [r7, #4]
 801a9ee:	f7ef f974 	bl	8009cda <HAL_PCD_EP_Transmit>
}
 801a9f2:	e00e      	b.n	801aa12 <HAL_PCD_DataInStageCallback+0x11e>
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801a9f4:	68fb      	ldr	r3, [r7, #12]
 801a9f6:	2200      	movs	r2, #0
 801a9f8:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801a9fa:	68fb      	ldr	r3, [r7, #12]
 801a9fc:	2202      	movs	r2, #2
 801a9fe:	601a      	str	r2, [r3, #0]
            transfer_request -> ux_slave_transfer_request_requested_length;
 801aa00:	68fb      	ldr	r3, [r7, #12]
 801aa02:	695a      	ldr	r2, [r3, #20]
        transfer_request -> ux_slave_transfer_request_actual_length =
 801aa04:	68fb      	ldr	r3, [r7, #12]
 801aa06:	619a      	str	r2, [r3, #24]
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 801aa08:	68fb      	ldr	r3, [r7, #12]
 801aa0a:	3330      	adds	r3, #48	@ 0x30
 801aa0c:	0018      	movs	r0, r3
 801aa0e:	f7fd fcdd 	bl	80183cc <_ux_utility_semaphore_put>
}
 801aa12:	46c0      	nop			@ (mov r8, r8)
 801aa14:	46bd      	mov	sp, r7
 801aa16:	b008      	add	sp, #32
 801aa18:	bd80      	pop	{r7, pc}
 801aa1a:	46c0      	nop			@ (mov r8, r8)
 801aa1c:	200118cc 	.word	0x200118cc

0801aa20 <HAL_PCD_DataOutStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 801aa20:	b580      	push	{r7, lr}
 801aa22:	b088      	sub	sp, #32
 801aa24:	af00      	add	r7, sp, #0
 801aa26:	6078      	str	r0, [r7, #4]
 801aa28:	000a      	movs	r2, r1
 801aa2a:	1cfb      	adds	r3, r7, #3
 801aa2c:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 801aa2e:	4b40      	ldr	r3, [pc, #256]	@ (801ab30 <HAL_PCD_DataOutStageCallback+0x110>)
 801aa30:	681b      	ldr	r3, [r3, #0]
 801aa32:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801aa34:	69fb      	ldr	r3, [r7, #28]
 801aa36:	69db      	ldr	r3, [r3, #28]
 801aa38:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed = &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 801aa3a:	1cfb      	adds	r3, r7, #3
 801aa3c:	781b      	ldrb	r3, [r3, #0]
 801aa3e:	220f      	movs	r2, #15
 801aa40:	401a      	ands	r2, r3
 801aa42:	0013      	movs	r3, r2
 801aa44:	005b      	lsls	r3, r3, #1
 801aa46:	189b      	adds	r3, r3, r2
 801aa48:	009b      	lsls	r3, r3, #2
 801aa4a:	69ba      	ldr	r2, [r7, #24]
 801aa4c:	18d3      	adds	r3, r2, r3
 801aa4e:	3304      	adds	r3, #4
 801aa50:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 801aa52:	697b      	ldr	r3, [r7, #20]
 801aa54:	681b      	ldr	r3, [r3, #0]
 801aa56:	3330      	adds	r3, #48	@ 0x30
 801aa58:	613b      	str	r3, [r7, #16]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 801aa5a:	1cfb      	adds	r3, r7, #3
 801aa5c:	781b      	ldrb	r3, [r3, #0]
 801aa5e:	2b00      	cmp	r3, #0
 801aa60:	d14c      	bne.n	801aafc <HAL_PCD_DataOutStageCallback+0xdc>
    {

        /* Check if we have received something on endpoint 0 during data phase .  */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
 801aa62:	697b      	ldr	r3, [r7, #20]
 801aa64:	7a1b      	ldrb	r3, [r3, #8]
 801aa66:	2b02      	cmp	r3, #2
 801aa68:	d15d      	bne.n	801ab26 <HAL_PCD_DataOutStageCallback+0x106>
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint = transfer_request -> ux_slave_transfer_request_endpoint;
 801aa6a:	693b      	ldr	r3, [r7, #16]
 801aa6c:	689b      	ldr	r3, [r3, #8]
 801aa6e:	60fb      	str	r3, [r7, #12]

            /* Read the received data length for the Control endpoint.  */
            transfer_length = HAL_PCD_EP_GetRxCount(hpcd, epnum);
 801aa70:	1cfb      	adds	r3, r7, #3
 801aa72:	781a      	ldrb	r2, [r3, #0]
 801aa74:	687b      	ldr	r3, [r7, #4]
 801aa76:	0011      	movs	r1, r2
 801aa78:	0018      	movs	r0, r3
 801aa7a:	f7ef f915 	bl	8009ca8 <HAL_PCD_EP_GetRxCount>
 801aa7e:	0003      	movs	r3, r0
 801aa80:	60bb      	str	r3, [r7, #8]

            /* Update the length of the data received.  */
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 801aa82:	693b      	ldr	r3, [r7, #16]
 801aa84:	699a      	ldr	r2, [r3, #24]
 801aa86:	68bb      	ldr	r3, [r7, #8]
 801aa88:	18d2      	adds	r2, r2, r3
 801aa8a:	693b      	ldr	r3, [r7, #16]
 801aa8c:	619a      	str	r2, [r3, #24]

            /* Can we accept this much?  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801aa8e:	693b      	ldr	r3, [r7, #16]
 801aa90:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 801aa92:	693b      	ldr	r3, [r7, #16]
 801aa94:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801aa96:	429a      	cmp	r2, r3
 801aa98:	d823      	bhi.n	801aae2 <HAL_PCD_DataOutStageCallback+0xc2>
            {

                /* Are we done with this transfer ? */
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801aa9a:	693b      	ldr	r3, [r7, #16]
 801aa9c:	699a      	ldr	r2, [r3, #24]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801aa9e:	693b      	ldr	r3, [r7, #16]
 801aaa0:	695b      	ldr	r3, [r3, #20]
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801aaa2:	429a      	cmp	r2, r3
 801aaa4:	d004      	beq.n	801aab0 <HAL_PCD_DataOutStageCallback+0x90>
                    (transfer_length != endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize))
 801aaa6:	68fb      	ldr	r3, [r7, #12]
 801aaa8:	69db      	ldr	r3, [r3, #28]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801aaaa:	68ba      	ldr	r2, [r7, #8]
 801aaac:	429a      	cmp	r2, r3
 801aaae:	d006      	beq.n	801aabe <HAL_PCD_DataOutStageCallback+0x9e>
                {
#if defined(UX_DEVICE_STANDALONE)
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_OUT;
#else
                    _ux_dcd_stm32_setup_out(ed, transfer_request, hpcd);
 801aab0:	687a      	ldr	r2, [r7, #4]
 801aab2:	6939      	ldr	r1, [r7, #16]
 801aab4:	697b      	ldr	r3, [r7, #20]
 801aab6:	0018      	movs	r0, r3
 801aab8:	f7ff fe5d 	bl	801a776 <_ux_dcd_stm32_setup_out>
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif
    }

}
 801aabc:	e033      	b.n	801ab26 <HAL_PCD_DataOutStageCallback+0x106>
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801aabe:	693b      	ldr	r3, [r7, #16]
 801aac0:	691a      	ldr	r2, [r3, #16]
 801aac2:	68fb      	ldr	r3, [r7, #12]
 801aac4:	69db      	ldr	r3, [r3, #28]
 801aac6:	18d2      	adds	r2, r2, r3
 801aac8:	693b      	ldr	r3, [r7, #16]
 801aaca:	611a      	str	r2, [r3, #16]
                                endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801aacc:	68fb      	ldr	r3, [r7, #12]
 801aace:	695b      	ldr	r3, [r3, #20]
                    HAL_PCD_EP_Receive(hpcd,
 801aad0:	b2d9      	uxtb	r1, r3
                                transfer_request -> ux_slave_transfer_request_current_data_pointer,
 801aad2:	693b      	ldr	r3, [r7, #16]
 801aad4:	691a      	ldr	r2, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 801aad6:	68fb      	ldr	r3, [r7, #12]
 801aad8:	69db      	ldr	r3, [r3, #28]
 801aada:	6878      	ldr	r0, [r7, #4]
 801aadc:	f7ef f8ac 	bl	8009c38 <HAL_PCD_EP_Receive>
}
 801aae0:	e021      	b.n	801ab26 <HAL_PCD_DataOutStageCallback+0x106>
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 801aae2:	693b      	ldr	r3, [r7, #16]
 801aae4:	2227      	movs	r2, #39	@ 0x27
 801aae6:	625a      	str	r2, [r3, #36]	@ 0x24
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 801aae8:	693b      	ldr	r3, [r7, #16]
 801aaea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801aaec:	2b00      	cmp	r3, #0
 801aaee:	d01a      	beq.n	801ab26 <HAL_PCD_DataOutStageCallback+0x106>
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801aaf0:	693b      	ldr	r3, [r7, #16]
 801aaf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801aaf4:	693a      	ldr	r2, [r7, #16]
 801aaf6:	0010      	movs	r0, r2
 801aaf8:	4798      	blx	r3
}
 801aafa:	e014      	b.n	801ab26 <HAL_PCD_DataOutStageCallback+0x106>
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 801aafc:	1cfb      	adds	r3, r7, #3
 801aafe:	781a      	ldrb	r2, [r3, #0]
 801ab00:	687b      	ldr	r3, [r7, #4]
 801ab02:	0011      	movs	r1, r2
 801ab04:	0018      	movs	r0, r3
 801ab06:	f7ef f8cf 	bl	8009ca8 <HAL_PCD_EP_GetRxCount>
 801ab0a:	0002      	movs	r2, r0
 801ab0c:	693b      	ldr	r3, [r7, #16]
 801ab0e:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801ab10:	693b      	ldr	r3, [r7, #16]
 801ab12:	2200      	movs	r2, #0
 801ab14:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801ab16:	693b      	ldr	r3, [r7, #16]
 801ab18:	2202      	movs	r2, #2
 801ab1a:	601a      	str	r2, [r3, #0]
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 801ab1c:	693b      	ldr	r3, [r7, #16]
 801ab1e:	3330      	adds	r3, #48	@ 0x30
 801ab20:	0018      	movs	r0, r3
 801ab22:	f7fd fc53 	bl	80183cc <_ux_utility_semaphore_put>
}
 801ab26:	46c0      	nop			@ (mov r8, r8)
 801ab28:	46bd      	mov	sp, r7
 801ab2a:	b008      	add	sp, #32
 801ab2c:	bd80      	pop	{r7, pc}
 801ab2e:	46c0      	nop			@ (mov r8, r8)
 801ab30:	200118cc 	.word	0x200118cc

0801ab34 <HAL_PCD_ResetCallback>:
/*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 801ab34:	b580      	push	{r7, lr}
 801ab36:	b082      	sub	sp, #8
 801ab38:	af00      	add	r7, sp, #0
 801ab3a:	6078      	str	r0, [r7, #4]

    /* If the device is attached or configured, we need to disconnect it.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 801ab3c:	4b11      	ldr	r3, [pc, #68]	@ (801ab84 <HAL_PCD_ResetCallback+0x50>)
 801ab3e:	681b      	ldr	r3, [r3, #0]
 801ab40:	6a1b      	ldr	r3, [r3, #32]
 801ab42:	2b00      	cmp	r3, #0
 801ab44:	d001      	beq.n	801ab4a <HAL_PCD_ResetCallback+0x16>
    {

        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
 801ab46:	f001 fcfb 	bl	801c540 <_ux_device_stack_disconnect>
    }

    /* Set USB Current Speed */
    switch(hpcd -> Init.speed)
 801ab4a:	687b      	ldr	r3, [r7, #4]
 801ab4c:	79db      	ldrb	r3, [r3, #7]
 801ab4e:	2b02      	cmp	r3, #2
 801ab50:	d106      	bne.n	801ab60 <HAL_PCD_ResetCallback+0x2c>
        break;
#endif
    case PCD_SPEED_FULL:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 801ab52:	4b0c      	ldr	r3, [pc, #48]	@ (801ab84 <HAL_PCD_ResetCallback+0x50>)
 801ab54:	681a      	ldr	r2, [r3, #0]
 801ab56:	23d0      	movs	r3, #208	@ 0xd0
 801ab58:	005b      	lsls	r3, r3, #1
 801ab5a:	2101      	movs	r1, #1
 801ab5c:	50d1      	str	r1, [r2, r3]
        break;
 801ab5e:	e006      	b.n	801ab6e <HAL_PCD_ResetCallback+0x3a>

    default:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 801ab60:	4b08      	ldr	r3, [pc, #32]	@ (801ab84 <HAL_PCD_ResetCallback+0x50>)
 801ab62:	681a      	ldr	r2, [r3, #0]
 801ab64:	23d0      	movs	r3, #208	@ 0xd0
 801ab66:	005b      	lsls	r3, r3, #1
 801ab68:	2101      	movs	r1, #1
 801ab6a:	50d1      	str	r1, [r2, r3]
        break;
 801ab6c:	46c0      	nop			@ (mov r8, r8)
    }

    /* Complete the device initialization.  */
    _ux_dcd_stm32_initialize_complete();
 801ab6e:	f000 f9fd 	bl	801af6c <_ux_dcd_stm32_initialize_complete>

    /* Mark the device as attached now.  */
    _ux_system_slave -> ux_system_slave_device.ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801ab72:	4b04      	ldr	r3, [pc, #16]	@ (801ab84 <HAL_PCD_ResetCallback+0x50>)
 801ab74:	681b      	ldr	r3, [r3, #0]
 801ab76:	2201      	movs	r2, #1
 801ab78:	621a      	str	r2, [r3, #32]
}
 801ab7a:	46c0      	nop			@ (mov r8, r8)
 801ab7c:	46bd      	mov	sp, r7
 801ab7e:	b002      	add	sp, #8
 801ab80:	bd80      	pop	{r7, pc}
 801ab82:	46c0      	nop			@ (mov r8, r8)
 801ab84:	200118cc 	.word	0x200118cc

0801ab88 <_stm32_ed_get>:
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    PCD_HandleTypeDef   *pcd_handle;
} UX_DCD_STM32;

static inline struct UX_DCD_STM32_ED_STRUCT *_stm32_ed_get(UX_DCD_STM32 *dcd_stm32, ULONG ep_addr)
{
 801ab88:	b580      	push	{r7, lr}
 801ab8a:	b084      	sub	sp, #16
 801ab8c:	af00      	add	r7, sp, #0
 801ab8e:	6078      	str	r0, [r7, #4]
 801ab90:	6039      	str	r1, [r7, #0]
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
ULONG ep_dir = ep_addr & 0x80u;
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
ULONG ep_num = ep_addr & 0x7Fu;
 801ab92:	683b      	ldr	r3, [r7, #0]
 801ab94:	227f      	movs	r2, #127	@ 0x7f
 801ab96:	4013      	ands	r3, r2
 801ab98:	60fb      	str	r3, [r7, #12]

    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801ab9a:	68fb      	ldr	r3, [r7, #12]
 801ab9c:	2b07      	cmp	r3, #7
 801ab9e:	d806      	bhi.n	801abae <_stm32_ed_get+0x26>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 801aba0:	687b      	ldr	r3, [r7, #4]
 801aba2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801aba4:	791b      	ldrb	r3, [r3, #4]
 801aba6:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801aba8:	68fb      	ldr	r3, [r7, #12]
 801abaa:	4293      	cmp	r3, r2
 801abac:	d301      	bcc.n	801abb2 <_stm32_ed_get+0x2a>
        return(UX_NULL);
 801abae:	2300      	movs	r3, #0
 801abb0:	e007      	b.n	801abc2 <_stm32_ed_get+0x3a>
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if (ep_dir)
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */

    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 801abb2:	68fa      	ldr	r2, [r7, #12]
 801abb4:	0013      	movs	r3, r2
 801abb6:	005b      	lsls	r3, r3, #1
 801abb8:	189b      	adds	r3, r3, r2
 801abba:	009b      	lsls	r3, r3, #2
 801abbc:	687a      	ldr	r2, [r7, #4]
 801abbe:	18d3      	adds	r3, r2, r3
 801abc0:	3304      	adds	r3, #4
}
 801abc2:	0018      	movs	r0, r3
 801abc4:	46bd      	mov	sp, r7
 801abc6:	b004      	add	sp, #16
 801abc8:	bd80      	pop	{r7, pc}

0801abca <_ux_dcd_stm32_endpoint_create>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_create(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801abca:	b590      	push	{r4, r7, lr}
 801abcc:	b085      	sub	sp, #20
 801abce:	af00      	add	r7, sp, #0
 801abd0:	6078      	str	r0, [r7, #4]
 801abd2:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_index;


    /* The endpoint index in the array of the STM32 must match the endpoint number.  */
    stm32_endpoint_index =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & ~UX_ENDPOINT_DIRECTION;
 801abd4:	683b      	ldr	r3, [r7, #0]
 801abd6:	695b      	ldr	r3, [r3, #20]
 801abd8:	2280      	movs	r2, #128	@ 0x80
 801abda:	4393      	bics	r3, r2
 801abdc:	60fb      	str	r3, [r7, #12]

    /* Get STM32 ED.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801abde:	683b      	ldr	r3, [r7, #0]
 801abe0:	695a      	ldr	r2, [r3, #20]
 801abe2:	687b      	ldr	r3, [r7, #4]
 801abe4:	0011      	movs	r1, r2
 801abe6:	0018      	movs	r0, r3
 801abe8:	f7ff ffce 	bl	801ab88 <_stm32_ed_get>
 801abec:	0003      	movs	r3, r0
 801abee:	60bb      	str	r3, [r7, #8]

    if (ed == UX_NULL)
 801abf0:	68bb      	ldr	r3, [r7, #8]
 801abf2:	2b00      	cmp	r3, #0
 801abf4:	d101      	bne.n	801abfa <_ux_dcd_stm32_endpoint_create+0x30>
        return(UX_NO_ED_AVAILABLE);
 801abf6:	2314      	movs	r3, #20
 801abf8:	e032      	b.n	801ac60 <_ux_dcd_stm32_endpoint_create+0x96>

    /* Check the endpoint status, if it is free, reserve it. If not reject this endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 801abfa:	68bb      	ldr	r3, [r7, #8]
 801abfc:	685b      	ldr	r3, [r3, #4]
 801abfe:	2201      	movs	r2, #1
 801ac00:	4013      	ands	r3, r2
 801ac02:	d12c      	bne.n	801ac5e <_ux_dcd_stm32_endpoint_create+0x94>
    {

        /* We can use this endpoint.  */
        ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_USED;
 801ac04:	68bb      	ldr	r3, [r7, #8]
 801ac06:	685b      	ldr	r3, [r3, #4]
 801ac08:	2201      	movs	r2, #1
 801ac0a:	431a      	orrs	r2, r3
 801ac0c:	68bb      	ldr	r3, [r7, #8]
 801ac0e:	605a      	str	r2, [r3, #4]

        /* Keep the physical endpoint address in the endpoint container.  */
        endpoint -> ux_slave_endpoint_ed =  (VOID *) ed;
 801ac10:	683b      	ldr	r3, [r7, #0]
 801ac12:	68ba      	ldr	r2, [r7, #8]
 801ac14:	609a      	str	r2, [r3, #8]

        /* Save the endpoint pointer.  */
        ed -> ux_dcd_stm32_ed_endpoint =  endpoint;
 801ac16:	68bb      	ldr	r3, [r7, #8]
 801ac18:	683a      	ldr	r2, [r7, #0]
 801ac1a:	601a      	str	r2, [r3, #0]

        /* And its index.  */
        ed -> ux_dcd_stm32_ed_index =  stm32_endpoint_index;
 801ac1c:	68fb      	ldr	r3, [r7, #12]
 801ac1e:	b2da      	uxtb	r2, r3
 801ac20:	68bb      	ldr	r3, [r7, #8]
 801ac22:	725a      	strb	r2, [r3, #9]

        /* And its direction.  */
        ed -> ux_dcd_stm32_ed_direction =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION;
 801ac24:	683b      	ldr	r3, [r7, #0]
 801ac26:	695b      	ldr	r3, [r3, #20]
 801ac28:	b2db      	uxtb	r3, r3
 801ac2a:	227f      	movs	r2, #127	@ 0x7f
 801ac2c:	4393      	bics	r3, r2
 801ac2e:	b2da      	uxtb	r2, r3
 801ac30:	68bb      	ldr	r3, [r7, #8]
 801ac32:	729a      	strb	r2, [r3, #10]

        /* Check if it is non-control endpoint.  */
        if (stm32_endpoint_index != 0)
 801ac34:	68fb      	ldr	r3, [r7, #12]
 801ac36:	2b00      	cmp	r3, #0
 801ac38:	d00f      	beq.n	801ac5a <_ux_dcd_stm32_endpoint_create+0x90>
        {

            /* Open the endpoint.  */
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801ac3a:	687b      	ldr	r3, [r7, #4]
 801ac3c:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 801ac3e:	683b      	ldr	r3, [r7, #0]
 801ac40:	695b      	ldr	r3, [r3, #20]
 801ac42:	b2d9      	uxtb	r1, r3
                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize,
 801ac44:	683b      	ldr	r3, [r7, #0]
 801ac46:	69db      	ldr	r3, [r3, #28]
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801ac48:	b29a      	uxth	r2, r3
                            endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE);
 801ac4a:	683b      	ldr	r3, [r7, #0]
 801ac4c:	699b      	ldr	r3, [r3, #24]
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801ac4e:	b2db      	uxtb	r3, r3
 801ac50:	2403      	movs	r4, #3
 801ac52:	4023      	ands	r3, r4
 801ac54:	b2db      	uxtb	r3, r3
 801ac56:	f7ee ff2b 	bl	8009ab0 <HAL_PCD_EP_Open>
        }

        /* Return successful completion.  */
        return(UX_SUCCESS);
 801ac5a:	2300      	movs	r3, #0
 801ac5c:	e000      	b.n	801ac60 <_ux_dcd_stm32_endpoint_create+0x96>
    }

    /* Return an error.  */
    return(UX_NO_ED_AVAILABLE);
 801ac5e:	2314      	movs	r3, #20
}
 801ac60:	0018      	movs	r0, r3
 801ac62:	46bd      	mov	sp, r7
 801ac64:	b005      	add	sp, #20
 801ac66:	bd90      	pop	{r4, r7, pc}

0801ac68 <_ux_dcd_stm32_endpoint_destroy>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_destroy(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801ac68:	b580      	push	{r7, lr}
 801ac6a:	b084      	sub	sp, #16
 801ac6c:	af00      	add	r7, sp, #0
 801ac6e:	6078      	str	r0, [r7, #4]
 801ac70:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Keep the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801ac72:	683b      	ldr	r3, [r7, #0]
 801ac74:	689b      	ldr	r3, [r3, #8]
 801ac76:	60fb      	str	r3, [r7, #12]

    /* We can free this endpoint.  */
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 801ac78:	68fb      	ldr	r3, [r7, #12]
 801ac7a:	2200      	movs	r2, #0
 801ac7c:	605a      	str	r2, [r3, #4]

    /* Deactivate the endpoint.  */
    HAL_PCD_EP_Close(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801ac7e:	687b      	ldr	r3, [r7, #4]
 801ac80:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801ac82:	683b      	ldr	r3, [r7, #0]
 801ac84:	695b      	ldr	r3, [r3, #20]
 801ac86:	b2db      	uxtb	r3, r3
 801ac88:	0019      	movs	r1, r3
 801ac8a:	0010      	movs	r0, r2
 801ac8c:	f7ee ff81 	bl	8009b92 <HAL_PCD_EP_Close>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801ac90:	2300      	movs	r3, #0
}
 801ac92:	0018      	movs	r0, r3
 801ac94:	46bd      	mov	sp, r7
 801ac96:	b004      	add	sp, #16
 801ac98:	bd80      	pop	{r7, pc}
	...

0801ac9c <_ux_dcd_stm32_endpoint_reset>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_reset(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801ac9c:	b580      	push	{r7, lr}
 801ac9e:	b086      	sub	sp, #24
 801aca0:	af00      	add	r7, sp, #0
 801aca2:	6078      	str	r0, [r7, #4]
 801aca4:	6039      	str	r1, [r7, #0]
UX_INTERRUPT_SAVE_AREA
UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801aca6:	683b      	ldr	r3, [r7, #0]
 801aca8:	689b      	ldr	r3, [r3, #8]
 801acaa:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801acac:	f3ef 8310 	mrs	r3, PRIMASK
 801acb0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801acb2:	b672      	cpsid	i
    return(primask_value);
 801acb4:	68fb      	ldr	r3, [r7, #12]

    UX_DISABLE
 801acb6:	613b      	str	r3, [r7, #16]

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 801acb8:	697b      	ldr	r3, [r7, #20]
 801acba:	685b      	ldr	r3, [r3, #4]
 801acbc:	4a16      	ldr	r2, [pc, #88]	@ (801ad18 <_ux_dcd_stm32_endpoint_reset+0x7c>)
 801acbe:	401a      	ands	r2, r3
 801acc0:	697b      	ldr	r3, [r7, #20]
 801acc2:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_DONE |
                                      UX_DCD_STM32_ED_STATUS_SETUP);

    /* Set the state of the endpoint to IDLE.  */
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801acc4:	697b      	ldr	r3, [r7, #20]
 801acc6:	2200      	movs	r2, #0
 801acc8:	721a      	strb	r2, [r3, #8]

    /* Clear STALL condition.  */
    HAL_PCD_EP_ClrStall(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801acca:	687b      	ldr	r3, [r7, #4]
 801accc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801acce:	683b      	ldr	r3, [r7, #0]
 801acd0:	695b      	ldr	r3, [r3, #20]
 801acd2:	b2db      	uxtb	r3, r3
 801acd4:	0019      	movs	r1, r3
 801acd6:	0010      	movs	r0, r2
 801acd8:	f7ef f89a 	bl	8009e10 <HAL_PCD_EP_ClrStall>

    /* Flush buffer.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801acdc:	687b      	ldr	r3, [r7, #4]
 801acde:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801ace0:	683b      	ldr	r3, [r7, #0]
 801ace2:	695b      	ldr	r3, [r3, #20]
 801ace4:	b2db      	uxtb	r3, r3
 801ace6:	0019      	movs	r1, r3
 801ace8:	0010      	movs	r0, r2
 801acea:	f7ef f92a 	bl	8009f42 <HAL_PCD_EP_Flush>

#ifndef UX_DEVICE_STANDALONE

    /* Wakeup pending thread.  */
    if (endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore.tx_semaphore_suspended_count)
 801acee:	683b      	ldr	r3, [r7, #0]
 801acf0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801acf2:	2b00      	cmp	r3, #0
 801acf4:	d004      	beq.n	801ad00 <_ux_dcd_stm32_endpoint_reset+0x64>
        _ux_utility_semaphore_put(&endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
 801acf6:	683b      	ldr	r3, [r7, #0]
 801acf8:	3360      	adds	r3, #96	@ 0x60
 801acfa:	0018      	movs	r0, r3
 801acfc:	f7fd fb66 	bl	80183cc <_ux_utility_semaphore_put>
 801ad00:	693b      	ldr	r3, [r7, #16]
 801ad02:	60bb      	str	r3, [r7, #8]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801ad04:	68bb      	ldr	r3, [r7, #8]
 801ad06:	f383 8810 	msr	PRIMASK, r3
}
 801ad0a:	46c0      	nop			@ (mov r8, r8)
#endif

    UX_RESTORE

    /* This function never fails.  */
    return(UX_SUCCESS);
 801ad0c:	2300      	movs	r3, #0
}
 801ad0e:	0018      	movs	r0, r3
 801ad10:	46bd      	mov	sp, r7
 801ad12:	b006      	add	sp, #24
 801ad14:	bd80      	pop	{r7, pc}
 801ad16:	46c0      	nop			@ (mov r8, r8)
 801ad18:	fffffcf3 	.word	0xfffffcf3

0801ad1c <_ux_dcd_stm32_endpoint_stall>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801ad1c:	b580      	push	{r7, lr}
 801ad1e:	b084      	sub	sp, #16
 801ad20:	af00      	add	r7, sp, #0
 801ad22:	6078      	str	r0, [r7, #4]
 801ad24:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801ad26:	683b      	ldr	r3, [r7, #0]
 801ad28:	689b      	ldr	r3, [r3, #8]
 801ad2a:	60fb      	str	r3, [r7, #12]

    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 801ad2c:	68fb      	ldr	r3, [r7, #12]
 801ad2e:	685b      	ldr	r3, [r3, #4]
 801ad30:	2204      	movs	r2, #4
 801ad32:	431a      	orrs	r2, r3
 801ad34:	68fb      	ldr	r3, [r7, #12]
 801ad36:	605a      	str	r2, [r3, #4]

    /* Stall the endpoint.  */
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 801ad38:	687b      	ldr	r3, [r7, #4]
 801ad3a:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 801ad3c:	683b      	ldr	r3, [r7, #0]
 801ad3e:	695b      	ldr	r3, [r3, #20]
 801ad40:	b2da      	uxtb	r2, r3
 801ad42:	68fb      	ldr	r3, [r7, #12]
 801ad44:	7a9b      	ldrb	r3, [r3, #10]
 801ad46:	4313      	orrs	r3, r2
 801ad48:	b2db      	uxtb	r3, r3
 801ad4a:	0019      	movs	r1, r3
 801ad4c:	f7ef f802 	bl	8009d54 <HAL_PCD_EP_SetStall>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801ad50:	2300      	movs	r3, #0
}
 801ad52:	0018      	movs	r0, r3
 801ad54:	46bd      	mov	sp, r7
 801ad56:	b004      	add	sp, #16
 801ad58:	bd80      	pop	{r7, pc}

0801ad5a <_stm32_ed_get>:
{
 801ad5a:	b580      	push	{r7, lr}
 801ad5c:	b084      	sub	sp, #16
 801ad5e:	af00      	add	r7, sp, #0
 801ad60:	6078      	str	r0, [r7, #4]
 801ad62:	6039      	str	r1, [r7, #0]
ULONG ep_num = ep_addr & 0x7Fu;
 801ad64:	683b      	ldr	r3, [r7, #0]
 801ad66:	227f      	movs	r2, #127	@ 0x7f
 801ad68:	4013      	ands	r3, r2
 801ad6a:	60fb      	str	r3, [r7, #12]
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801ad6c:	68fb      	ldr	r3, [r7, #12]
 801ad6e:	2b07      	cmp	r3, #7
 801ad70:	d806      	bhi.n	801ad80 <_stm32_ed_get+0x26>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 801ad72:	687b      	ldr	r3, [r7, #4]
 801ad74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801ad76:	791b      	ldrb	r3, [r3, #4]
 801ad78:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801ad7a:	68fb      	ldr	r3, [r7, #12]
 801ad7c:	4293      	cmp	r3, r2
 801ad7e:	d301      	bcc.n	801ad84 <_stm32_ed_get+0x2a>
        return(UX_NULL);
 801ad80:	2300      	movs	r3, #0
 801ad82:	e007      	b.n	801ad94 <_stm32_ed_get+0x3a>
    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 801ad84:	68fa      	ldr	r2, [r7, #12]
 801ad86:	0013      	movs	r3, r2
 801ad88:	005b      	lsls	r3, r3, #1
 801ad8a:	189b      	adds	r3, r3, r2
 801ad8c:	009b      	lsls	r3, r3, #2
 801ad8e:	687a      	ldr	r2, [r7, #4]
 801ad90:	18d3      	adds	r3, r2, r3
 801ad92:	3304      	adds	r3, #4
}
 801ad94:	0018      	movs	r0, r3
 801ad96:	46bd      	mov	sp, r7
 801ad98:	b004      	add	sp, #16
 801ad9a:	bd80      	pop	{r7, pc}

0801ad9c <_ux_dcd_stm32_endpoint_status>:
/*                                            added bi-dir EP support,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_status(UX_DCD_STM32 *dcd_stm32, ULONG endpoint_index)
{
 801ad9c:	b580      	push	{r7, lr}
 801ad9e:	b084      	sub	sp, #16
 801ada0:	af00      	add	r7, sp, #0
 801ada2:	6078      	str	r0, [r7, #4]
 801ada4:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED      *ed;


    /* Fetch the address of the physical endpoint.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint_index);
 801ada6:	683a      	ldr	r2, [r7, #0]
 801ada8:	687b      	ldr	r3, [r7, #4]
 801adaa:	0011      	movs	r1, r2
 801adac:	0018      	movs	r0, r3
 801adae:	f7ff ffd4 	bl	801ad5a <_stm32_ed_get>
 801adb2:	0003      	movs	r3, r0
 801adb4:	60fb      	str	r3, [r7, #12]

    /* Check the endpoint status, if it is free, we have a illegal endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 801adb6:	68fb      	ldr	r3, [r7, #12]
 801adb8:	685b      	ldr	r3, [r3, #4]
 801adba:	2201      	movs	r2, #1
 801adbc:	4013      	ands	r3, r2
 801adbe:	d101      	bne.n	801adc4 <_ux_dcd_stm32_endpoint_status+0x28>
        return(UX_ERROR);
 801adc0:	23ff      	movs	r3, #255	@ 0xff
 801adc2:	e007      	b.n	801add4 <_ux_dcd_stm32_endpoint_status+0x38>

    /* Check if the endpoint is stalled.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_STALLED) == 0)
 801adc4:	68fb      	ldr	r3, [r7, #12]
 801adc6:	685b      	ldr	r3, [r3, #4]
 801adc8:	2204      	movs	r2, #4
 801adca:	4013      	ands	r3, r2
 801adcc:	d101      	bne.n	801add2 <_ux_dcd_stm32_endpoint_status+0x36>
        return(UX_FALSE);
 801adce:	2300      	movs	r3, #0
 801add0:	e000      	b.n	801add4 <_ux_dcd_stm32_endpoint_status+0x38>
    else
        return(UX_TRUE);
 801add2:	2301      	movs	r3, #1
}
 801add4:	0018      	movs	r0, r3
 801add6:	46bd      	mov	sp, r7
 801add8:	b004      	add	sp, #16
 801adda:	bd80      	pop	{r7, pc}

0801addc <_ux_dcd_stm32_frame_number_get>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_frame_number_get(UX_DCD_STM32 *dcd_stm32, ULONG *frame_number)
{
 801addc:	b580      	push	{r7, lr}
 801adde:	b082      	sub	sp, #8
 801ade0:	af00      	add	r7, sp, #0
 801ade2:	6078      	str	r0, [r7, #4]
 801ade4:	6039      	str	r1, [r7, #0]

    /* This function never fails. */
    return(UX_SUCCESS);
 801ade6:	2300      	movs	r3, #0
}
 801ade8:	0018      	movs	r0, r3
 801adea:	46bd      	mov	sp, r7
 801adec:	b002      	add	sp, #8
 801adee:	bd80      	pop	{r7, pc}

0801adf0 <_ux_dcd_stm32_function>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_function(UX_SLAVE_DCD *dcd, UINT function, VOID *parameter)
{
 801adf0:	b580      	push	{r7, lr}
 801adf2:	b086      	sub	sp, #24
 801adf4:	af00      	add	r7, sp, #0
 801adf6:	60f8      	str	r0, [r7, #12]
 801adf8:	60b9      	str	r1, [r7, #8]
 801adfa:	607a      	str	r2, [r7, #4]
UINT             status;
UX_DCD_STM32     *dcd_stm32;


    /* Check the status of the controller.  */
    if (dcd -> ux_slave_dcd_status == UX_UNUSED)
 801adfc:	68fb      	ldr	r3, [r7, #12]
 801adfe:	681b      	ldr	r3, [r3, #0]
 801ae00:	2b00      	cmp	r3, #0
 801ae02:	d106      	bne.n	801ae12 <_ux_dcd_stm32_function+0x22>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_CONTROLLER_UNKNOWN);
 801ae04:	2255      	movs	r2, #85	@ 0x55
 801ae06:	2102      	movs	r1, #2
 801ae08:	2002      	movs	r0, #2
 801ae0a:	f7fc fdc3 	bl	8017994 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_CONTROLLER_UNKNOWN);
 801ae0e:	2355      	movs	r3, #85	@ 0x55
 801ae10:	e075      	b.n	801aefe <_ux_dcd_stm32_function+0x10e>
    }

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 =  (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801ae12:	68fb      	ldr	r3, [r7, #12]
 801ae14:	69db      	ldr	r3, [r3, #28]
 801ae16:	613b      	str	r3, [r7, #16]

    /* Look at the function and route it.  */
    switch(function)
 801ae18:	68bb      	ldr	r3, [r7, #8]
 801ae1a:	3b0a      	subs	r3, #10
 801ae1c:	2b0b      	cmp	r3, #11
 801ae1e:	d865      	bhi.n	801aeec <_ux_dcd_stm32_function+0xfc>
 801ae20:	009a      	lsls	r2, r3, #2
 801ae22:	4b39      	ldr	r3, [pc, #228]	@ (801af08 <_ux_dcd_stm32_function+0x118>)
 801ae24:	18d3      	adds	r3, r2, r3
 801ae26:	681b      	ldr	r3, [r3, #0]
 801ae28:	469f      	mov	pc, r3
    {

    case UX_DCD_GET_FRAME_NUMBER:

        status =  _ux_dcd_stm32_frame_number_get(dcd_stm32, (ULONG *) parameter);
 801ae2a:	687a      	ldr	r2, [r7, #4]
 801ae2c:	693b      	ldr	r3, [r7, #16]
 801ae2e:	0011      	movs	r1, r2
 801ae30:	0018      	movs	r0, r3
 801ae32:	f7ff ffd3 	bl	801addc <_ux_dcd_stm32_frame_number_get>
 801ae36:	0003      	movs	r3, r0
 801ae38:	617b      	str	r3, [r7, #20]
        break;
 801ae3a:	e05f      	b.n	801aefc <_ux_dcd_stm32_function+0x10c>
    case UX_DCD_TRANSFER_REQUEST:

#if defined(UX_DEVICE_STANDALONE)
        status =  _ux_dcd_stm32_transfer_run(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
#else
        status =  _ux_dcd_stm32_transfer_request(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
 801ae3c:	687a      	ldr	r2, [r7, #4]
 801ae3e:	693b      	ldr	r3, [r7, #16]
 801ae40:	0011      	movs	r1, r2
 801ae42:	0018      	movs	r0, r3
 801ae44:	f000 f989 	bl	801b15a <_ux_dcd_stm32_transfer_request>
 801ae48:	0003      	movs	r3, r0
 801ae4a:	617b      	str	r3, [r7, #20]
#endif /* defined(UX_DEVICE_STANDALONE) */
        break;
 801ae4c:	e056      	b.n	801aefc <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_TRANSFER_ABORT:
        status = _ux_dcd_stm32_transfer_abort(dcd_stm32, parameter);
 801ae4e:	687a      	ldr	r2, [r7, #4]
 801ae50:	693b      	ldr	r3, [r7, #16]
 801ae52:	0011      	movs	r1, r2
 801ae54:	0018      	movs	r0, r3
 801ae56:	f000 f961 	bl	801b11c <_ux_dcd_stm32_transfer_abort>
 801ae5a:	0003      	movs	r3, r0
 801ae5c:	617b      	str	r3, [r7, #20]
        break;
 801ae5e:	e04d      	b.n	801aefc <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_CREATE_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_create(dcd_stm32, parameter);
 801ae60:	687a      	ldr	r2, [r7, #4]
 801ae62:	693b      	ldr	r3, [r7, #16]
 801ae64:	0011      	movs	r1, r2
 801ae66:	0018      	movs	r0, r3
 801ae68:	f7ff feaf 	bl	801abca <_ux_dcd_stm32_endpoint_create>
 801ae6c:	0003      	movs	r3, r0
 801ae6e:	617b      	str	r3, [r7, #20]
        break;
 801ae70:	e044      	b.n	801aefc <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_DESTROY_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_destroy(dcd_stm32, parameter);
 801ae72:	687a      	ldr	r2, [r7, #4]
 801ae74:	693b      	ldr	r3, [r7, #16]
 801ae76:	0011      	movs	r1, r2
 801ae78:	0018      	movs	r0, r3
 801ae7a:	f7ff fef5 	bl	801ac68 <_ux_dcd_stm32_endpoint_destroy>
 801ae7e:	0003      	movs	r3, r0
 801ae80:	617b      	str	r3, [r7, #20]
        break;
 801ae82:	e03b      	b.n	801aefc <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_RESET_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_reset(dcd_stm32, parameter);
 801ae84:	687a      	ldr	r2, [r7, #4]
 801ae86:	693b      	ldr	r3, [r7, #16]
 801ae88:	0011      	movs	r1, r2
 801ae8a:	0018      	movs	r0, r3
 801ae8c:	f7ff ff06 	bl	801ac9c <_ux_dcd_stm32_endpoint_reset>
 801ae90:	0003      	movs	r3, r0
 801ae92:	617b      	str	r3, [r7, #20]
        break;
 801ae94:	e032      	b.n	801aefc <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_STALL_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_stall(dcd_stm32, parameter);
 801ae96:	687a      	ldr	r2, [r7, #4]
 801ae98:	693b      	ldr	r3, [r7, #16]
 801ae9a:	0011      	movs	r1, r2
 801ae9c:	0018      	movs	r0, r3
 801ae9e:	f7ff ff3d 	bl	801ad1c <_ux_dcd_stm32_endpoint_stall>
 801aea2:	0003      	movs	r3, r0
 801aea4:	617b      	str	r3, [r7, #20]
        break;
 801aea6:	e029      	b.n	801aefc <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_SET_DEVICE_ADDRESS:

        status =  HAL_PCD_SetAddress(dcd_stm32 -> pcd_handle, (uint8_t)(ULONG) parameter);
 801aea8:	693b      	ldr	r3, [r7, #16]
 801aeaa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801aeac:	687a      	ldr	r2, [r7, #4]
 801aeae:	b2d2      	uxtb	r2, r2
 801aeb0:	0011      	movs	r1, r2
 801aeb2:	0018      	movs	r0, r3
 801aeb4:	f7ee fdd2 	bl	8009a5c <HAL_PCD_SetAddress>
 801aeb8:	0003      	movs	r3, r0
 801aeba:	617b      	str	r3, [r7, #20]
        break;
 801aebc:	e01e      	b.n	801aefc <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_CHANGE_STATE:

        if ((ULONG) parameter == UX_DEVICE_FORCE_DISCONNECT)
 801aebe:	687b      	ldr	r3, [r7, #4]
 801aec0:	2b0b      	cmp	r3, #11
 801aec2:	d107      	bne.n	801aed4 <_ux_dcd_stm32_function+0xe4>
        {
          /* Disconnect the USB device */
          status =  HAL_PCD_Stop(dcd_stm32 -> pcd_handle);
 801aec4:	693b      	ldr	r3, [r7, #16]
 801aec6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801aec8:	0018      	movs	r0, r3
 801aeca:	f7ee fc74 	bl	80097b6 <HAL_PCD_Stop>
 801aece:	0003      	movs	r3, r0
 801aed0:	617b      	str	r3, [r7, #20]
        else
        {
          status = UX_SUCCESS;
        }

        break;
 801aed2:	e013      	b.n	801aefc <_ux_dcd_stm32_function+0x10c>
          status = UX_SUCCESS;
 801aed4:	2300      	movs	r3, #0
 801aed6:	617b      	str	r3, [r7, #20]
        break;
 801aed8:	e010      	b.n	801aefc <_ux_dcd_stm32_function+0x10c>

    case UX_DCD_ENDPOINT_STATUS:

        status =  _ux_dcd_stm32_endpoint_status(dcd_stm32, (ULONG) parameter);
 801aeda:	687a      	ldr	r2, [r7, #4]
 801aedc:	693b      	ldr	r3, [r7, #16]
 801aede:	0011      	movs	r1, r2
 801aee0:	0018      	movs	r0, r3
 801aee2:	f7ff ff5b 	bl	801ad9c <_ux_dcd_stm32_endpoint_status>
 801aee6:	0003      	movs	r3, r0
 801aee8:	617b      	str	r3, [r7, #20]
        break;
 801aeea:	e007      	b.n	801aefc <_ux_dcd_stm32_function+0x10c>
#endif /* defined(UX_DEVICE_STANDALONE) */

    default:

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_FUNCTION_NOT_SUPPORTED);
 801aeec:	2254      	movs	r2, #84	@ 0x54
 801aeee:	2102      	movs	r1, #2
 801aef0:	2002      	movs	r0, #2
 801aef2:	f7fc fd4f 	bl	8017994 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        status =  UX_FUNCTION_NOT_SUPPORTED;
 801aef6:	2354      	movs	r3, #84	@ 0x54
 801aef8:	617b      	str	r3, [r7, #20]
        break;
 801aefa:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return completion status.  */
    return(status);
 801aefc:	697b      	ldr	r3, [r7, #20]
}
 801aefe:	0018      	movs	r0, r3
 801af00:	46bd      	mov	sp, r7
 801af02:	b006      	add	sp, #24
 801af04:	bd80      	pop	{r7, pc}
 801af06:	46c0      	nop			@ (mov r8, r8)
 801af08:	0801f240 	.word	0x0801f240

0801af0c <_ux_dcd_stm32_initialize>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize(ULONG dcd_io, ULONG parameter)
{
 801af0c:	b580      	push	{r7, lr}
 801af0e:	b084      	sub	sp, #16
 801af10:	af00      	add	r7, sp, #0
 801af12:	6078      	str	r0, [r7, #4]
 801af14:	6039      	str	r1, [r7, #0]


    UX_PARAMETER_NOT_USED(dcd_io);

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801af16:	4b13      	ldr	r3, [pc, #76]	@ (801af64 <_ux_dcd_stm32_initialize+0x58>)
 801af18:	681b      	ldr	r3, [r3, #0]
 801af1a:	60fb      	str	r3, [r7, #12]

    /* The controller initialized here is of STM32 type.  */
    dcd -> ux_slave_dcd_controller_type =  UX_DCD_STM32_SLAVE_CONTROLLER;
 801af1c:	68fb      	ldr	r3, [r7, #12]
 801af1e:	2280      	movs	r2, #128	@ 0x80
 801af20:	605a      	str	r2, [r3, #4]

    /* Allocate memory for this STM32 DCD instance.  */
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 801af22:	2268      	movs	r2, #104	@ 0x68
 801af24:	2100      	movs	r1, #0
 801af26:	2000      	movs	r0, #0
 801af28:	f7fc ff4c 	bl	8017dc4 <_ux_utility_memory_allocate>
 801af2c:	0003      	movs	r3, r0
 801af2e:	60bb      	str	r3, [r7, #8]

    /* Check if memory was properly allocated.  */
    if(dcd_stm32 == UX_NULL)
 801af30:	68bb      	ldr	r3, [r7, #8]
 801af32:	2b00      	cmp	r3, #0
 801af34:	d101      	bne.n	801af3a <_ux_dcd_stm32_initialize+0x2e>
        return(UX_MEMORY_INSUFFICIENT);
 801af36:	2312      	movs	r3, #18
 801af38:	e00f      	b.n	801af5a <_ux_dcd_stm32_initialize+0x4e>

    /* Set the pointer to the STM32 DCD.  */
    dcd -> ux_slave_dcd_controller_hardware =  (VOID *) dcd_stm32;
 801af3a:	68fb      	ldr	r3, [r7, #12]
 801af3c:	68ba      	ldr	r2, [r7, #8]
 801af3e:	61da      	str	r2, [r3, #28]

    /* Set the generic DCD owner for the STM32 DCD.  */
    dcd_stm32 -> ux_dcd_stm32_dcd_owner =  dcd;
 801af40:	68bb      	ldr	r3, [r7, #8]
 801af42:	68fa      	ldr	r2, [r7, #12]
 801af44:	601a      	str	r2, [r3, #0]

    /* Initialize the function collector for this DCD.  */
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;
 801af46:	68fb      	ldr	r3, [r7, #12]
 801af48:	4a07      	ldr	r2, [pc, #28]	@ (801af68 <_ux_dcd_stm32_initialize+0x5c>)
 801af4a:	619a      	str	r2, [r3, #24]

    dcd_stm32 -> pcd_handle = (PCD_HandleTypeDef *)parameter;
 801af4c:	683a      	ldr	r2, [r7, #0]
 801af4e:	68bb      	ldr	r3, [r7, #8]
 801af50:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Set the state of the controller to OPERATIONAL now.  */
    dcd -> ux_slave_dcd_status =  UX_DCD_STATUS_OPERATIONAL;
 801af52:	68fb      	ldr	r3, [r7, #12]
 801af54:	2201      	movs	r2, #1
 801af56:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801af58:	2300      	movs	r3, #0
}
 801af5a:	0018      	movs	r0, r3
 801af5c:	46bd      	mov	sp, r7
 801af5e:	b004      	add	sp, #16
 801af60:	bd80      	pop	{r7, pc}
 801af62:	46c0      	nop			@ (mov r8, r8)
 801af64:	200118cc 	.word	0x200118cc
 801af68:	0801adf1 	.word	0x0801adf1

0801af6c <_ux_dcd_stm32_initialize_complete>:
/*                                            drive the controller,       */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize_complete(VOID)
{
 801af6c:	b580      	push	{r7, lr}
 801af6e:	b086      	sub	sp, #24
 801af70:	af00      	add	r7, sp, #0
UCHAR                     *device_framework;
UX_SLAVE_TRANSFER       *transfer_request;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801af72:	4b68      	ldr	r3, [pc, #416]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801af74:	681b      	ldr	r3, [r3, #0]
 801af76:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801af78:	697b      	ldr	r3, [r7, #20]
 801af7a:	69db      	ldr	r3, [r3, #28]
 801af7c:	613b      	str	r3, [r7, #16]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801af7e:	4b65      	ldr	r3, [pc, #404]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801af80:	681b      	ldr	r3, [r3, #0]
 801af82:	3320      	adds	r3, #32
 801af84:	60fb      	str	r3, [r7, #12]

    /* Are we in DFU mode ? If so, check if we are in a Reset mode.  */
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 801af86:	4b63      	ldr	r3, [pc, #396]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801af88:	681a      	ldr	r2, [r3, #0]
 801af8a:	23de      	movs	r3, #222	@ 0xde
 801af8c:	005b      	lsls	r3, r3, #1
 801af8e:	58d3      	ldr	r3, [r2, r3]
 801af90:	2b01      	cmp	r3, #1
 801af92:	d114      	bne.n	801afbe <_ux_dcd_stm32_initialize_complete+0x52>
    {

        /* The device is now in DFU reset mode. Switch to the DFU device framework.  */
        _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_dfu_framework;
 801af94:	4b5f      	ldr	r3, [pc, #380]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801af96:	6819      	ldr	r1, [r3, #0]
 801af98:	4b5e      	ldr	r3, [pc, #376]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801af9a:	681a      	ldr	r2, [r3, #0]
 801af9c:	23a8      	movs	r3, #168	@ 0xa8
 801af9e:	005b      	lsls	r3, r3, #1
 801afa0:	58c9      	ldr	r1, [r1, r3]
 801afa2:	2394      	movs	r3, #148	@ 0x94
 801afa4:	005b      	lsls	r3, r3, #1
 801afa6:	50d1      	str	r1, [r2, r3]
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
 801afa8:	4b5a      	ldr	r3, [pc, #360]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801afaa:	6819      	ldr	r1, [r3, #0]
 801afac:	4b59      	ldr	r3, [pc, #356]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801afae:	681a      	ldr	r2, [r3, #0]
 801afb0:	23aa      	movs	r3, #170	@ 0xaa
 801afb2:	005b      	lsls	r3, r3, #1
 801afb4:	58c9      	ldr	r1, [r1, r3]
 801afb6:	2396      	movs	r3, #150	@ 0x96
 801afb8:	005b      	lsls	r3, r3, #1
 801afba:	50d1      	str	r1, [r2, r3]
 801afbc:	e035      	b.n	801b02a <_ux_dcd_stm32_initialize_complete+0xbe>
    }
    else
    {

        /* Set State to App Idle. */
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 801afbe:	4b55      	ldr	r3, [pc, #340]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801afc0:	681a      	ldr	r2, [r3, #0]
 801afc2:	23de      	movs	r3, #222	@ 0xde
 801afc4:	005b      	lsls	r3, r3, #1
 801afc6:	2100      	movs	r1, #0
 801afc8:	50d1      	str	r1, [r2, r3]

        /* Check the speed and set the correct descriptor.  */
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 801afca:	4b52      	ldr	r3, [pc, #328]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801afcc:	681a      	ldr	r2, [r3, #0]
 801afce:	23d0      	movs	r3, #208	@ 0xd0
 801afd0:	005b      	lsls	r3, r3, #1
 801afd2:	58d3      	ldr	r3, [r2, r3]
 801afd4:	2b01      	cmp	r3, #1
 801afd6:	d114      	bne.n	801b002 <_ux_dcd_stm32_initialize_complete+0x96>
        {

            /* The device is operating at full speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801afd8:	4b4e      	ldr	r3, [pc, #312]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801afda:	6819      	ldr	r1, [r3, #0]
 801afdc:	4b4d      	ldr	r3, [pc, #308]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801afde:	681a      	ldr	r2, [r3, #0]
 801afe0:	2398      	movs	r3, #152	@ 0x98
 801afe2:	005b      	lsls	r3, r3, #1
 801afe4:	58c9      	ldr	r1, [r1, r3]
 801afe6:	2394      	movs	r3, #148	@ 0x94
 801afe8:	005b      	lsls	r3, r3, #1
 801afea:	50d1      	str	r1, [r2, r3]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801afec:	4b49      	ldr	r3, [pc, #292]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801afee:	6819      	ldr	r1, [r3, #0]
 801aff0:	4b48      	ldr	r3, [pc, #288]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801aff2:	681a      	ldr	r2, [r3, #0]
 801aff4:	239a      	movs	r3, #154	@ 0x9a
 801aff6:	005b      	lsls	r3, r3, #1
 801aff8:	58c9      	ldr	r1, [r1, r3]
 801affa:	2396      	movs	r3, #150	@ 0x96
 801affc:	005b      	lsls	r3, r3, #1
 801affe:	50d1      	str	r1, [r2, r3]
 801b000:	e013      	b.n	801b02a <_ux_dcd_stm32_initialize_complete+0xbe>
        }
        else
        {

            /* The device is operating at high speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
 801b002:	4b44      	ldr	r3, [pc, #272]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b004:	6819      	ldr	r1, [r3, #0]
 801b006:	4b43      	ldr	r3, [pc, #268]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b008:	681a      	ldr	r2, [r3, #0]
 801b00a:	239c      	movs	r3, #156	@ 0x9c
 801b00c:	005b      	lsls	r3, r3, #1
 801b00e:	58c9      	ldr	r1, [r1, r3]
 801b010:	2394      	movs	r3, #148	@ 0x94
 801b012:	005b      	lsls	r3, r3, #1
 801b014:	50d1      	str	r1, [r2, r3]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_high_speed;
 801b016:	4b3f      	ldr	r3, [pc, #252]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b018:	6819      	ldr	r1, [r3, #0]
 801b01a:	4b3e      	ldr	r3, [pc, #248]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b01c:	681a      	ldr	r2, [r3, #0]
 801b01e:	239e      	movs	r3, #158	@ 0x9e
 801b020:	005b      	lsls	r3, r3, #1
 801b022:	58c9      	ldr	r1, [r1, r3]
 801b024:	2396      	movs	r3, #150	@ 0x96
 801b026:	005b      	lsls	r3, r3, #1
 801b028:	50d1      	str	r1, [r2, r3]
        }
    }

    /* Get the device framework pointer.  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801b02a:	4b3a      	ldr	r3, [pc, #232]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b02c:	681a      	ldr	r2, [r3, #0]
 801b02e:	2394      	movs	r3, #148	@ 0x94
 801b030:	005b      	lsls	r3, r3, #1
 801b032:	58d3      	ldr	r3, [r2, r3]
 801b034:	60bb      	str	r3, [r7, #8]

    /* And create the decompressed device descriptor structure.  */
    _ux_utility_descriptor_parse(device_framework,
                                _ux_system_device_descriptor_structure,
                                UX_DEVICE_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &device -> ux_slave_device_descriptor);
 801b036:	68fb      	ldr	r3, [r7, #12]
 801b038:	3304      	adds	r3, #4
    _ux_utility_descriptor_parse(device_framework,
 801b03a:	4937      	ldr	r1, [pc, #220]	@ (801b118 <_ux_dcd_stm32_initialize_complete+0x1ac>)
 801b03c:	68b8      	ldr	r0, [r7, #8]
 801b03e:	220e      	movs	r2, #14
 801b040:	f7fc fd97 	bl	8017b72 <_ux_utility_descriptor_parse>

    /* Now we create a transfer request to accept the first SETUP packet
       and get the ball running. First get the address of the endpoint
       transfer request container.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801b044:	68fb      	ldr	r3, [r7, #12]
 801b046:	336c      	adds	r3, #108	@ 0x6c
 801b048:	607b      	str	r3, [r7, #4]

    /* Set the timeout to be for Control Endpoint.  */
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 801b04a:	687b      	ldr	r3, [r7, #4]
 801b04c:	22fa      	movs	r2, #250	@ 0xfa
 801b04e:	0092      	lsls	r2, r2, #2
 801b050:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Adjust the current data pointer as well.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 801b052:	687b      	ldr	r3, [r7, #4]
 801b054:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 801b056:	687b      	ldr	r3, [r7, #4]
 801b058:	611a      	str	r2, [r3, #16]

    /* Update the transfer request endpoint pointer with the default endpoint.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 801b05a:	68fb      	ldr	r3, [r7, #12]
 801b05c:	333c      	adds	r3, #60	@ 0x3c
 801b05e:	001a      	movs	r2, r3
 801b060:	687b      	ldr	r3, [r7, #4]
 801b062:	609a      	str	r2, [r3, #8]

    /* The control endpoint max packet size needs to be filled manually in its descriptor.  */
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 801b064:	687b      	ldr	r3, [r7, #4]
 801b066:	689b      	ldr	r3, [r3, #8]
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 801b068:	68fa      	ldr	r2, [r7, #12]
 801b06a:	69d2      	ldr	r2, [r2, #28]
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 801b06c:	61da      	str	r2, [r3, #28]

    /* On the control endpoint, always expect the maximum.  */
    transfer_request -> ux_slave_transfer_request_requested_length =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 801b06e:	68fb      	ldr	r3, [r7, #12]
 801b070:	69da      	ldr	r2, [r3, #28]
    transfer_request -> ux_slave_transfer_request_requested_length =
 801b072:	687b      	ldr	r3, [r7, #4]
 801b074:	615a      	str	r2, [r3, #20]

    /* Attach the control endpoint to the transfer request.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 801b076:	68fb      	ldr	r3, [r7, #12]
 801b078:	333c      	adds	r3, #60	@ 0x3c
 801b07a:	001a      	movs	r2, r3
 801b07c:	687b      	ldr	r3, [r7, #4]
 801b07e:	609a      	str	r2, [r3, #8]

    /* Create the default control endpoint attached to the device.
       Once this endpoint is enabled, the host can then send a setup packet
       The device controller will receive it and will call the setup function
       module.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 801b080:	697b      	ldr	r3, [r7, #20]
 801b082:	699b      	ldr	r3, [r3, #24]
                                    (VOID *) &device -> ux_slave_device_control_endpoint);
 801b084:	68fa      	ldr	r2, [r7, #12]
 801b086:	323c      	adds	r2, #60	@ 0x3c
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 801b088:	6978      	ldr	r0, [r7, #20]
 801b08a:	210e      	movs	r1, #14
 801b08c:	4798      	blx	r3

    /* Open Control OUT endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x00U);
 801b08e:	693b      	ldr	r3, [r7, #16]
 801b090:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b092:	2100      	movs	r1, #0
 801b094:	0018      	movs	r0, r3
 801b096:	f7ee ff54 	bl	8009f42 <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x00U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 801b09a:	693b      	ldr	r3, [r7, #16]
 801b09c:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 801b09e:	68fb      	ldr	r3, [r7, #12]
 801b0a0:	69db      	ldr	r3, [r3, #28]
 801b0a2:	b29a      	uxth	r2, r3
 801b0a4:	2300      	movs	r3, #0
 801b0a6:	2100      	movs	r1, #0
 801b0a8:	f7ee fd02 	bl	8009ab0 <HAL_PCD_EP_Open>

    /* Open Control IN endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x80U);
 801b0ac:	693b      	ldr	r3, [r7, #16]
 801b0ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801b0b0:	2180      	movs	r1, #128	@ 0x80
 801b0b2:	0018      	movs	r0, r3
 801b0b4:	f7ee ff45 	bl	8009f42 <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x80U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 801b0b8:	693b      	ldr	r3, [r7, #16]
 801b0ba:	6e58      	ldr	r0, [r3, #100]	@ 0x64
 801b0bc:	68fb      	ldr	r3, [r7, #12]
 801b0be:	69db      	ldr	r3, [r3, #28]
 801b0c0:	b29a      	uxth	r2, r3
 801b0c2:	2300      	movs	r3, #0
 801b0c4:	2180      	movs	r1, #128	@ 0x80
 801b0c6:	f7ee fcf3 	bl	8009ab0 <HAL_PCD_EP_Open>

    /* Ensure the control endpoint is properly reset.  */
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801b0ca:	68fb      	ldr	r3, [r7, #12]
 801b0cc:	2200      	movs	r2, #0
 801b0ce:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801b0d0:	687b      	ldr	r3, [r7, #4]
 801b0d2:	2201      	movs	r2, #1
 801b0d4:	605a      	str	r2, [r3, #4]

    /* Mark this transfer request as pending.  */
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;
 801b0d6:	687b      	ldr	r3, [r7, #4]
 801b0d8:	2201      	movs	r2, #1
 801b0da:	601a      	str	r2, [r3, #0]

    /* Ask for 8 bytes of the SETUP packet.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 801b0dc:	687b      	ldr	r3, [r7, #4]
 801b0de:	2208      	movs	r2, #8
 801b0e0:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  UX_SETUP_SIZE;
 801b0e2:	687b      	ldr	r3, [r7, #4]
 801b0e4:	2208      	movs	r2, #8
 801b0e6:	61da      	str	r2, [r3, #28]

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801b0e8:	687b      	ldr	r3, [r7, #4]
 801b0ea:	2200      	movs	r2, #0
 801b0ec:	619a      	str	r2, [r3, #24]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801b0ee:	4b09      	ldr	r3, [pc, #36]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b0f0:	681a      	ldr	r2, [r3, #0]
 801b0f2:	23e2      	movs	r3, #226	@ 0xe2
 801b0f4:	005b      	lsls	r3, r3, #1
 801b0f6:	58d3      	ldr	r3, [r2, r3]
 801b0f8:	2b00      	cmp	r3, #0
 801b0fa:	d006      	beq.n	801b10a <_ux_dcd_stm32_initialize_complete+0x19e>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_ATTACHED);
 801b0fc:	4b05      	ldr	r3, [pc, #20]	@ (801b114 <_ux_dcd_stm32_initialize_complete+0x1a8>)
 801b0fe:	681a      	ldr	r2, [r3, #0]
 801b100:	23e2      	movs	r3, #226	@ 0xe2
 801b102:	005b      	lsls	r3, r3, #1
 801b104:	58d3      	ldr	r3, [r2, r3]
 801b106:	2001      	movs	r0, #1
 801b108:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

    /* We are now ready for the USB device to accept the first packet when connected.  */
    return(UX_SUCCESS);
 801b10a:	2300      	movs	r3, #0
}
 801b10c:	0018      	movs	r0, r3
 801b10e:	46bd      	mov	sp, r7
 801b110:	b006      	add	sp, #24
 801b112:	bd80      	pop	{r7, pc}
 801b114:	200118cc 	.word	0x200118cc
 801b118:	2000001c 	.word	0x2000001c

0801b11c <_ux_dcd_stm32_transfer_abort>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_abort(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 801b11c:	b580      	push	{r7, lr}
 801b11e:	b084      	sub	sp, #16
 801b120:	af00      	add	r7, sp, #0
 801b122:	6078      	str	r0, [r7, #4]
 801b124:	6039      	str	r1, [r7, #0]

UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801b126:	683b      	ldr	r3, [r7, #0]
 801b128:	689b      	ldr	r3, [r3, #8]
 801b12a:	60fb      	str	r3, [r7, #12]

    HAL_PCD_EP_Abort(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801b12c:	687b      	ldr	r3, [r7, #4]
 801b12e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801b130:	68fb      	ldr	r3, [r7, #12]
 801b132:	695b      	ldr	r3, [r3, #20]
 801b134:	b2db      	uxtb	r3, r3
 801b136:	0019      	movs	r1, r3
 801b138:	0010      	movs	r0, r2
 801b13a:	f7ee fec9 	bl	8009ed0 <HAL_PCD_EP_Abort>
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801b13e:	687b      	ldr	r3, [r7, #4]
 801b140:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801b142:	68fb      	ldr	r3, [r7, #12]
 801b144:	695b      	ldr	r3, [r3, #20]
 801b146:	b2db      	uxtb	r3, r3
 801b148:	0019      	movs	r1, r3
 801b14a:	0010      	movs	r0, r2
 801b14c:	f7ee fef9 	bl	8009f42 <HAL_PCD_EP_Flush>

    /* No semaphore put here since it's already done in stack.  */

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 801b150:	2300      	movs	r3, #0
}
 801b152:	0018      	movs	r0, r3
 801b154:	46bd      	mov	sp, r7
 801b156:	b004      	add	sp, #16
 801b158:	bd80      	pop	{r7, pc}

0801b15a <_ux_dcd_stm32_transfer_request>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_request(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 801b15a:	b580      	push	{r7, lr}
 801b15c:	b084      	sub	sp, #16
 801b15e:	af00      	add	r7, sp, #0
 801b160:	6078      	str	r0, [r7, #4]
 801b162:	6039      	str	r1, [r7, #0]
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801b164:	683b      	ldr	r3, [r7, #0]
 801b166:	689b      	ldr	r3, [r3, #8]
 801b168:	60fb      	str	r3, [r7, #12]

    /* Check for transfer direction.  Is this a IN endpoint ? */
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 801b16a:	683b      	ldr	r3, [r7, #0]
 801b16c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b16e:	2b03      	cmp	r3, #3
 801b170:	d12c      	bne.n	801b1cc <_ux_dcd_stm32_transfer_request+0x72>
    {

        /* Transmit data.  */
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801b172:	687b      	ldr	r3, [r7, #4]
 801b174:	6e58      	ldr	r0, [r3, #100]	@ 0x64
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
 801b176:	68fb      	ldr	r3, [r7, #12]
 801b178:	695b      	ldr	r3, [r3, #20]
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801b17a:	b2d9      	uxtb	r1, r3
                            transfer_request->ux_slave_transfer_request_data_pointer,
 801b17c:	683b      	ldr	r3, [r7, #0]
 801b17e:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801b180:	683b      	ldr	r3, [r7, #0]
 801b182:	695b      	ldr	r3, [r3, #20]
 801b184:	f7ee fda9 	bl	8009cda <HAL_PCD_EP_Transmit>
                            transfer_request->ux_slave_transfer_request_requested_length);

        /* If the endpoint is a Control endpoint, all this is happening under Interrupt and there is no
           thread to suspend.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) != 0)
 801b188:	68fb      	ldr	r3, [r7, #12]
 801b18a:	695b      	ldr	r3, [r3, #20]
 801b18c:	2280      	movs	r2, #128	@ 0x80
 801b18e:	4393      	bics	r3, r2
 801b190:	d045      	beq.n	801b21e <_ux_dcd_stm32_transfer_request+0xc4>
        {

            /* We should wait for the semaphore to wake us up.  */
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 801b192:	683b      	ldr	r3, [r7, #0]
 801b194:	3330      	adds	r3, #48	@ 0x30
 801b196:	001a      	movs	r2, r3
                                                (ULONG)transfer_request -> ux_slave_transfer_request_timeout);
 801b198:	683b      	ldr	r3, [r7, #0]
 801b19a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 801b19c:	0019      	movs	r1, r3
 801b19e:	0010      	movs	r0, r2
 801b1a0:	f7fd f8d8 	bl	8018354 <_ux_utility_semaphore_get>
 801b1a4:	0003      	movs	r3, r0
 801b1a6:	60bb      	str	r3, [r7, #8]

            /* Check the completion code. */
            if (status != UX_SUCCESS)
 801b1a8:	68bb      	ldr	r3, [r7, #8]
 801b1aa:	2b00      	cmp	r3, #0
 801b1ac:	d001      	beq.n	801b1b2 <_ux_dcd_stm32_transfer_request+0x58>
                return(status);
 801b1ae:	68bb      	ldr	r3, [r7, #8]
 801b1b0:	e036      	b.n	801b220 <_ux_dcd_stm32_transfer_request+0xc6>

            transfer_request -> ux_slave_transfer_request_actual_length = transfer_request->ux_slave_transfer_request_requested_length;
 801b1b2:	683b      	ldr	r3, [r7, #0]
 801b1b4:	695a      	ldr	r2, [r3, #20]
 801b1b6:	683b      	ldr	r3, [r7, #0]
 801b1b8:	619a      	str	r2, [r3, #24]

            /* Check the transfer request completion code. We may have had a BUS reset or
               a device disconnection.  */
            if (transfer_request -> ux_slave_transfer_request_completion_code != UX_SUCCESS)
 801b1ba:	683b      	ldr	r3, [r7, #0]
 801b1bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b1be:	2b00      	cmp	r3, #0
 801b1c0:	d002      	beq.n	801b1c8 <_ux_dcd_stm32_transfer_request+0x6e>
                return(transfer_request -> ux_slave_transfer_request_completion_code);
 801b1c2:	683b      	ldr	r3, [r7, #0]
 801b1c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b1c6:	e02b      	b.n	801b220 <_ux_dcd_stm32_transfer_request+0xc6>

            /* Return to caller with success.  */
            return(UX_SUCCESS);
 801b1c8:	2300      	movs	r3, #0
 801b1ca:	e029      	b.n	801b220 <_ux_dcd_stm32_transfer_request+0xc6>
    else
    {

        /* We have a request for a SETUP or OUT Endpoint.  */
        /* Receive data.  */
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801b1cc:	687b      	ldr	r3, [r7, #4]
 801b1ce:	6e58      	ldr	r0, [r3, #100]	@ 0x64
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
 801b1d0:	68fb      	ldr	r3, [r7, #12]
 801b1d2:	695b      	ldr	r3, [r3, #20]
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801b1d4:	b2d9      	uxtb	r1, r3
                            transfer_request->ux_slave_transfer_request_data_pointer,
 801b1d6:	683b      	ldr	r3, [r7, #0]
 801b1d8:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801b1da:	683b      	ldr	r3, [r7, #0]
 801b1dc:	695b      	ldr	r3, [r3, #20]
 801b1de:	f7ee fd2b 	bl	8009c38 <HAL_PCD_EP_Receive>
                            transfer_request->ux_slave_transfer_request_requested_length);

        /* If the endpoint is a Control endpoint, all this is happening under Interrupt and there is no
           thread to suspend.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & (UINT)~UX_ENDPOINT_DIRECTION) != 0)
 801b1e2:	68fb      	ldr	r3, [r7, #12]
 801b1e4:	695b      	ldr	r3, [r3, #20]
 801b1e6:	2280      	movs	r2, #128	@ 0x80
 801b1e8:	4393      	bics	r3, r2
 801b1ea:	d018      	beq.n	801b21e <_ux_dcd_stm32_transfer_request+0xc4>
        {

            /* We should wait for the semaphore to wake us up.  */
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 801b1ec:	683b      	ldr	r3, [r7, #0]
 801b1ee:	3330      	adds	r3, #48	@ 0x30
 801b1f0:	001a      	movs	r2, r3
                                                (ULONG)transfer_request -> ux_slave_transfer_request_timeout);
 801b1f2:	683b      	ldr	r3, [r7, #0]
 801b1f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
            status =  _ux_utility_semaphore_get(&transfer_request -> ux_slave_transfer_request_semaphore,
 801b1f6:	0019      	movs	r1, r3
 801b1f8:	0010      	movs	r0, r2
 801b1fa:	f7fd f8ab 	bl	8018354 <_ux_utility_semaphore_get>
 801b1fe:	0003      	movs	r3, r0
 801b200:	60bb      	str	r3, [r7, #8]

            /* Check the completion code. */
            if (status != UX_SUCCESS)
 801b202:	68bb      	ldr	r3, [r7, #8]
 801b204:	2b00      	cmp	r3, #0
 801b206:	d001      	beq.n	801b20c <_ux_dcd_stm32_transfer_request+0xb2>
                return(status);
 801b208:	68bb      	ldr	r3, [r7, #8]
 801b20a:	e009      	b.n	801b220 <_ux_dcd_stm32_transfer_request+0xc6>

            /* Check the transfer request completion code. We may have had a BUS reset or
               a device disconnection.  */
            if (transfer_request -> ux_slave_transfer_request_completion_code != UX_SUCCESS)
 801b20c:	683b      	ldr	r3, [r7, #0]
 801b20e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b210:	2b00      	cmp	r3, #0
 801b212:	d002      	beq.n	801b21a <_ux_dcd_stm32_transfer_request+0xc0>
                return(transfer_request -> ux_slave_transfer_request_completion_code);
 801b214:	683b      	ldr	r3, [r7, #0]
 801b216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b218:	e002      	b.n	801b220 <_ux_dcd_stm32_transfer_request+0xc6>

            /* Return to caller with success.  */
            return(UX_SUCCESS);
 801b21a:	2300      	movs	r3, #0
 801b21c:	e000      	b.n	801b220 <_ux_dcd_stm32_transfer_request+0xc6>
        }
    }

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 801b21e:	2300      	movs	r3, #0
}
 801b220:	0018      	movs	r0, r3
 801b222:	46bd      	mov	sp, r7
 801b224:	b004      	add	sp, #16
 801b226:	bd80      	pop	{r7, pc}

0801b228 <_ux_device_stack_alternate_setting_get>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_get(ULONG interface_value)
{
 801b228:	b580      	push	{r7, lr}
 801b22a:	b088      	sub	sp, #32
 801b22c:	af00      	add	r7, sp, #0
 801b22e:	6078      	str	r0, [r7, #4]
                                
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_GET, interface_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b230:	4b1c      	ldr	r3, [pc, #112]	@ (801b2a4 <_ux_device_stack_alternate_setting_get+0x7c>)
 801b232:	681b      	ldr	r3, [r3, #0]
 801b234:	3320      	adds	r3, #32
 801b236:	61bb      	str	r3, [r7, #24]

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801b238:	69bb      	ldr	r3, [r7, #24]
 801b23a:	681b      	ldr	r3, [r3, #0]
 801b23c:	2b03      	cmp	r3, #3
 801b23e:	d12b      	bne.n	801b298 <_ux_device_stack_alternate_setting_get+0x70>
    {

        /* Obtain the pointer to the first interface attached.  */
        interface =  device -> ux_slave_device_first_interface;
 801b240:	69bb      	ldr	r3, [r7, #24]
 801b242:	22f0      	movs	r2, #240	@ 0xf0
 801b244:	589b      	ldr	r3, [r3, r2]
 801b246:	61fb      	str	r3, [r7, #28]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Start parsing each interface.  */
        while (interface != UX_NULL)
 801b248:	e023      	b.n	801b292 <_ux_device_stack_alternate_setting_get+0x6a>
        if (interface != UX_NULL)
#endif
        {

            /* Check if this is the interface we have an inquiry for.  */
            if (interface -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801b24a:	69fb      	ldr	r3, [r7, #28]
 801b24c:	695b      	ldr	r3, [r3, #20]
 801b24e:	687a      	ldr	r2, [r7, #4]
 801b250:	429a      	cmp	r2, r3
 801b252:	d11b      	bne.n	801b28c <_ux_device_stack_alternate_setting_get+0x64>
            {

                /* Get the control endpoint of the device.  */                
                endpoint =  &device -> ux_slave_device_control_endpoint;
 801b254:	69bb      	ldr	r3, [r7, #24]
 801b256:	333c      	adds	r3, #60	@ 0x3c
 801b258:	617b      	str	r3, [r7, #20]

                /* Get the pointer to the transfer request associated with the endpoint.  */
                transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801b25a:	697b      	ldr	r3, [r7, #20]
 801b25c:	3330      	adds	r3, #48	@ 0x30
 801b25e:	613b      	str	r3, [r7, #16]

                /* Set the value of the alternate setting in the buffer.  */
                *transfer_request -> ux_slave_transfer_request_data_pointer =
                            (UCHAR) interface -> ux_slave_interface_descriptor.bAlternateSetting;
 801b260:	69fb      	ldr	r3, [r7, #28]
 801b262:	699a      	ldr	r2, [r3, #24]
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b264:	693b      	ldr	r3, [r7, #16]
 801b266:	68db      	ldr	r3, [r3, #12]
                            (UCHAR) interface -> ux_slave_interface_descriptor.bAlternateSetting;
 801b268:	b2d2      	uxtb	r2, r2
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b26a:	701a      	strb	r2, [r3, #0]

                /* Setup the length appropriately.  */
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 801b26c:	693b      	ldr	r3, [r7, #16]
 801b26e:	2201      	movs	r2, #1
 801b270:	615a      	str	r2, [r3, #20]

                /* Set the phase of the transfer to data out.  */
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801b272:	693b      	ldr	r3, [r7, #16]
 801b274:	2203      	movs	r2, #3
 801b276:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Send the descriptor with the appropriate length to the host.  */
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801b278:	693b      	ldr	r3, [r7, #16]
 801b27a:	2201      	movs	r2, #1
 801b27c:	2101      	movs	r1, #1
 801b27e:	0018      	movs	r0, r3
 801b280:	f001 feac 	bl	801cfdc <_ux_device_stack_transfer_request>
 801b284:	0003      	movs	r3, r0
 801b286:	60fb      	str	r3, [r7, #12]

                /* Return the function status.  */
                return(status);
 801b288:	68fb      	ldr	r3, [r7, #12]
 801b28a:	e006      	b.n	801b29a <_ux_device_stack_alternate_setting_get+0x72>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            interface =  interface -> ux_slave_interface_next_interface;
 801b28c:	69fb      	ldr	r3, [r7, #28]
 801b28e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801b290:	61fb      	str	r3, [r7, #28]
        while (interface != UX_NULL)
 801b292:	69fb      	ldr	r3, [r7, #28]
 801b294:	2b00      	cmp	r3, #0
 801b296:	d1d8      	bne.n	801b24a <_ux_device_stack_alternate_setting_get+0x22>
#endif
        }
    }

    /* Return error completion. */
    return(UX_ERROR);
 801b298:	23ff      	movs	r3, #255	@ 0xff
}
 801b29a:	0018      	movs	r0, r3
 801b29c:	46bd      	mov	sp, r7
 801b29e:	b008      	add	sp, #32
 801b2a0:	bd80      	pop	{r7, pc}
 801b2a2:	46c0      	nop			@ (mov r8, r8)
 801b2a4:	200118cc 	.word	0x200118cc

0801b2a8 <_ux_device_stack_alternate_setting_set>:
/*                                            calculated payload size,    */
/*                                            resulting in version 6.1.9  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_set(ULONG interface_value, ULONG alternate_setting_value)
{
 801b2a8:	b590      	push	{r4, r7, lr}
 801b2aa:	b0af      	sub	sp, #188	@ 0xbc
 801b2ac:	af00      	add	r7, sp, #0
 801b2ae:	6078      	str	r0, [r7, #4]
 801b2b0:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_SET, interface_value, alternate_setting_value, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b2b2:	4bdd      	ldr	r3, [pc, #884]	@ (801b628 <_ux_device_stack_alternate_setting_set+0x380>)
 801b2b4:	681b      	ldr	r3, [r3, #0]
 801b2b6:	3320      	adds	r3, #32
 801b2b8:	2298      	movs	r2, #152	@ 0x98
 801b2ba:	18b9      	adds	r1, r7, r2
 801b2bc:	600b      	str	r3, [r1, #0]

    /* Protocol error must be reported when it's unconfigured */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801b2be:	18bb      	adds	r3, r7, r2
 801b2c0:	681b      	ldr	r3, [r3, #0]
 801b2c2:	681b      	ldr	r3, [r3, #0]
 801b2c4:	2b03      	cmp	r3, #3
 801b2c6:	d001      	beq.n	801b2cc <_ux_device_stack_alternate_setting_set+0x24>
        return(UX_FUNCTION_NOT_SUPPORTED);
 801b2c8:	2354      	movs	r3, #84	@ 0x54
 801b2ca:	e26e      	b.n	801b7aa <_ux_device_stack_alternate_setting_set+0x502>

    /* Find the current interface.  */
    interface =  device -> ux_slave_device_first_interface;
 801b2cc:	2398      	movs	r3, #152	@ 0x98
 801b2ce:	18fb      	adds	r3, r7, r3
 801b2d0:	681b      	ldr	r3, [r3, #0]
 801b2d2:	22f0      	movs	r2, #240	@ 0xf0
 801b2d4:	589b      	ldr	r3, [r3, r2]
 801b2d6:	22b4      	movs	r2, #180	@ 0xb4
 801b2d8:	18ba      	adds	r2, r7, r2
 801b2da:	6013      	str	r3, [r2, #0]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    /* Scan all interfaces if any. */
    while (interface != UX_NULL)
 801b2dc:	e00b      	b.n	801b2f6 <_ux_device_stack_alternate_setting_set+0x4e>
    {

        if (interface -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801b2de:	21b4      	movs	r1, #180	@ 0xb4
 801b2e0:	187b      	adds	r3, r7, r1
 801b2e2:	681b      	ldr	r3, [r3, #0]
 801b2e4:	695b      	ldr	r3, [r3, #20]
 801b2e6:	687a      	ldr	r2, [r7, #4]
 801b2e8:	429a      	cmp	r2, r3
 801b2ea:	d00a      	beq.n	801b302 <_ux_device_stack_alternate_setting_set+0x5a>
            break;
        else
            interface =  interface -> ux_slave_interface_next_interface;
 801b2ec:	187b      	adds	r3, r7, r1
 801b2ee:	681b      	ldr	r3, [r3, #0]
 801b2f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801b2f2:	187a      	adds	r2, r7, r1
 801b2f4:	6013      	str	r3, [r2, #0]
    while (interface != UX_NULL)
 801b2f6:	23b4      	movs	r3, #180	@ 0xb4
 801b2f8:	18fb      	adds	r3, r7, r3
 801b2fa:	681b      	ldr	r3, [r3, #0]
 801b2fc:	2b00      	cmp	r3, #0
 801b2fe:	d1ee      	bne.n	801b2de <_ux_device_stack_alternate_setting_set+0x36>
 801b300:	e000      	b.n	801b304 <_ux_device_stack_alternate_setting_set+0x5c>
            break;
 801b302:	46c0      	nop			@ (mov r8, r8)
        interface = UX_NULL;
#endif

    /* We must have found the interface pointer for the interface value
       requested by the caller.  */
    if (interface == UX_NULL)
 801b304:	23b4      	movs	r3, #180	@ 0xb4
 801b306:	18fb      	adds	r3, r7, r3
 801b308:	681b      	ldr	r3, [r3, #0]
 801b30a:	2b00      	cmp	r3, #0
 801b30c:	d106      	bne.n	801b31c <_ux_device_stack_alternate_setting_set+0x74>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_INTERFACE_HANDLE_UNKNOWN);
 801b30e:	2252      	movs	r2, #82	@ 0x52
 801b310:	2107      	movs	r1, #7
 801b312:	2002      	movs	r0, #2
 801b314:	f7fc fb3e 	bl	8017994 <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 801b318:	2352      	movs	r3, #82	@ 0x52
 801b31a:	e246      	b.n	801b7aa <_ux_device_stack_alternate_setting_set+0x502>
    }

    /* If the host is requesting a change of alternate setting to the current one,
       we do not need to do any work.  */
    if (interface -> ux_slave_interface_descriptor.bAlternateSetting == alternate_setting_value)
 801b31c:	23b4      	movs	r3, #180	@ 0xb4
 801b31e:	18fb      	adds	r3, r7, r3
 801b320:	681b      	ldr	r3, [r3, #0]
 801b322:	699b      	ldr	r3, [r3, #24]
 801b324:	683a      	ldr	r2, [r7, #0]
 801b326:	429a      	cmp	r2, r3
 801b328:	d101      	bne.n	801b32e <_ux_device_stack_alternate_setting_set+0x86>
        return(UX_SUCCESS);       
 801b32a:	2300      	movs	r3, #0
 801b32c:	e23d      	b.n	801b7aa <_ux_device_stack_alternate_setting_set+0x502>

    return(UX_FUNCTION_NOT_SUPPORTED);
#else

    /* Get the pointer to the DCD. */
    dcd =  &_ux_system_slave->ux_system_slave_dcd;
 801b32e:	4bbe      	ldr	r3, [pc, #760]	@ (801b628 <_ux_device_stack_alternate_setting_set+0x380>)
 801b330:	681b      	ldr	r3, [r3, #0]
 801b332:	2294      	movs	r2, #148	@ 0x94
 801b334:	18ba      	adds	r2, r7, r2
 801b336:	6013      	str	r3, [r2, #0]

    /* We may have multiple configurations!  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801b338:	4bbb      	ldr	r3, [pc, #748]	@ (801b628 <_ux_device_stack_alternate_setting_set+0x380>)
 801b33a:	681a      	ldr	r2, [r3, #0]
 801b33c:	2394      	movs	r3, #148	@ 0x94
 801b33e:	005b      	lsls	r3, r3, #1
 801b340:	58d3      	ldr	r3, [r2, r3]
 801b342:	22b0      	movs	r2, #176	@ 0xb0
 801b344:	18ba      	adds	r2, r7, r2
 801b346:	6013      	str	r3, [r2, #0]
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801b348:	4bb7      	ldr	r3, [pc, #732]	@ (801b628 <_ux_device_stack_alternate_setting_set+0x380>)
 801b34a:	681a      	ldr	r2, [r3, #0]
 801b34c:	2396      	movs	r3, #150	@ 0x96
 801b34e:	005b      	lsls	r3, r3, #1
 801b350:	58d3      	ldr	r3, [r2, r3]
 801b352:	22ac      	movs	r2, #172	@ 0xac
 801b354:	18ba      	adds	r2, r7, r2
 801b356:	6013      	str	r3, [r2, #0]

    /* Parse the device framework and locate a configuration descriptor. */
    while (device_framework_length != 0)
 801b358:	e220      	b.n	801b79c <_ux_device_stack_alternate_setting_set+0x4f4>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801b35a:	20b0      	movs	r0, #176	@ 0xb0
 801b35c:	183b      	adds	r3, r7, r0
 801b35e:	681b      	ldr	r3, [r3, #0]
 801b360:	781b      	ldrb	r3, [r3, #0]
 801b362:	2290      	movs	r2, #144	@ 0x90
 801b364:	18ba      	adds	r2, r7, r2
 801b366:	6013      	str	r3, [r2, #0]

        /* And its length.  */
        descriptor_type =*  (device_framework + 1);
 801b368:	218f      	movs	r1, #143	@ 0x8f
 801b36a:	187b      	adds	r3, r7, r1
 801b36c:	183a      	adds	r2, r7, r0
 801b36e:	6812      	ldr	r2, [r2, #0]
 801b370:	7852      	ldrb	r2, [r2, #1]
 801b372:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is a configuration descriptor. */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801b374:	187b      	adds	r3, r7, r1
 801b376:	781b      	ldrb	r3, [r3, #0]
 801b378:	2b02      	cmp	r3, #2
 801b37a:	d000      	beq.n	801b37e <_ux_device_stack_alternate_setting_set+0xd6>
 801b37c:	e1fd      	b.n	801b77a <_ux_device_stack_alternate_setting_set+0x4d2>
        {

            /* Parse the descriptor in something more readable. */
            _ux_utility_descriptor_parse(device_framework,
 801b37e:	2458      	movs	r4, #88	@ 0x58
 801b380:	193b      	adds	r3, r7, r4
 801b382:	49aa      	ldr	r1, [pc, #680]	@ (801b62c <_ux_device_stack_alternate_setting_set+0x384>)
 801b384:	183a      	adds	r2, r7, r0
 801b386:	6810      	ldr	r0, [r2, #0]
 801b388:	2208      	movs	r2, #8
 801b38a:	f7fc fbf2 	bl	8017b72 <_ux_utility_descriptor_parse>
                        _ux_system_configuration_descriptor_structure,
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value.  */
            if (configuration_descriptor.bConfigurationValue == device -> ux_slave_device_configuration_selected)
 801b38e:	0020      	movs	r0, r4
 801b390:	183b      	adds	r3, r7, r0
 801b392:	691a      	ldr	r2, [r3, #16]
 801b394:	2398      	movs	r3, #152	@ 0x98
 801b396:	18fb      	adds	r3, r7, r3
 801b398:	681b      	ldr	r3, [r3, #0]
 801b39a:	21cc      	movs	r1, #204	@ 0xcc
 801b39c:	585b      	ldr	r3, [r3, r1]
 801b39e:	429a      	cmp	r2, r3
 801b3a0:	d000      	beq.n	801b3a4 <_ux_device_stack_alternate_setting_set+0xfc>
 801b3a2:	e1ea      	b.n	801b77a <_ux_device_stack_alternate_setting_set+0x4d2>
            {

                /* Limit the search in current configuration descriptor. */
                device_framework_length = configuration_descriptor.wTotalLength;
 801b3a4:	183b      	adds	r3, r7, r0
 801b3a6:	689b      	ldr	r3, [r3, #8]
 801b3a8:	22ac      	movs	r2, #172	@ 0xac
 801b3aa:	18ba      	adds	r2, r7, r2
 801b3ac:	6013      	str	r3, [r2, #0]

                /* We have found the configuration value that was selected by the host   
                   We need to scan all the interface descriptors following this
                   configuration descriptor and locate the interface for which the alternate
                   setting must be changed. */
                while (device_framework_length != 0)
 801b3ae:	e1dd      	b.n	801b76c <_ux_device_stack_alternate_setting_set+0x4c4>
                {

                    /* Get the length of the current descriptor.  */
                    descriptor_length =  (ULONG) *device_framework;
 801b3b0:	20b0      	movs	r0, #176	@ 0xb0
 801b3b2:	183b      	adds	r3, r7, r0
 801b3b4:	681b      	ldr	r3, [r3, #0]
 801b3b6:	781b      	ldrb	r3, [r3, #0]
 801b3b8:	2290      	movs	r2, #144	@ 0x90
 801b3ba:	18ba      	adds	r2, r7, r2
 801b3bc:	6013      	str	r3, [r2, #0]

                    /* And its type.  */
                    descriptor_type = *(device_framework + 1); 
 801b3be:	218f      	movs	r1, #143	@ 0x8f
 801b3c0:	187b      	adds	r3, r7, r1
 801b3c2:	183a      	adds	r2, r7, r0
 801b3c4:	6812      	ldr	r2, [r2, #0]
 801b3c6:	7852      	ldrb	r2, [r2, #1]
 801b3c8:	701a      	strb	r2, [r3, #0]
                
                    /* Check if this is an interface descriptor. */
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801b3ca:	187b      	adds	r3, r7, r1
 801b3cc:	781b      	ldrb	r3, [r3, #0]
 801b3ce:	2b04      	cmp	r3, #4
 801b3d0:	d000      	beq.n	801b3d4 <_ux_device_stack_alternate_setting_set+0x12c>
 801b3d2:	e1ba      	b.n	801b74a <_ux_device_stack_alternate_setting_set+0x4a2>
                    {

                        /* Parse the descriptor in something more readable. */
                        _ux_utility_descriptor_parse(device_framework,
 801b3d4:	2434      	movs	r4, #52	@ 0x34
 801b3d6:	193b      	adds	r3, r7, r4
 801b3d8:	4995      	ldr	r1, [pc, #596]	@ (801b630 <_ux_device_stack_alternate_setting_set+0x388>)
 801b3da:	183a      	adds	r2, r7, r0
 801b3dc:	6810      	ldr	r0, [r2, #0]
 801b3de:	2209      	movs	r2, #9
 801b3e0:	f7fc fbc7 	bl	8017b72 <_ux_utility_descriptor_parse>
                                    _ux_system_interface_descriptor_structure,
                                    UX_INTERFACE_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &interface_descriptor);

                        /* Check if this is the interface we are searching. */
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801b3e4:	193b      	adds	r3, r7, r4
 801b3e6:	689b      	ldr	r3, [r3, #8]
 801b3e8:	687a      	ldr	r2, [r7, #4]
 801b3ea:	429a      	cmp	r2, r3
 801b3ec:	d000      	beq.n	801b3f0 <_ux_device_stack_alternate_setting_set+0x148>
 801b3ee:	e1ac      	b.n	801b74a <_ux_device_stack_alternate_setting_set+0x4a2>
                            interface_descriptor.bAlternateSetting == alternate_setting_value)
 801b3f0:	193b      	adds	r3, r7, r4
 801b3f2:	68db      	ldr	r3, [r3, #12]
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801b3f4:	683a      	ldr	r2, [r7, #0]
 801b3f6:	429a      	cmp	r2, r3
 801b3f8:	d000      	beq.n	801b3fc <_ux_device_stack_alternate_setting_set+0x154>
 801b3fa:	e1a6      	b.n	801b74a <_ux_device_stack_alternate_setting_set+0x4a2>
                        {

                            /* We have found the right interface and alternate setting. Before
                               we mount all the endpoints for this interface, we need to
                               unmount the endpoints associated with the previous alternate setting.  */
                            endpoint =  interface -> ux_slave_interface_first_endpoint;
 801b3fc:	23b4      	movs	r3, #180	@ 0xb4
 801b3fe:	18fb      	adds	r3, r7, r3
 801b400:	681b      	ldr	r3, [r3, #0]
 801b402:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b404:	22a8      	movs	r2, #168	@ 0xa8
 801b406:	18ba      	adds	r2, r7, r2
 801b408:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801b40a:	e02c      	b.n	801b466 <_ux_device_stack_alternate_setting_set+0x1be>
                            {

                                /* Abort any pending transfer.  */
                                _ux_device_stack_transfer_all_request_abort(endpoint, UX_TRANSFER_BUS_RESET);
 801b40c:	24a8      	movs	r4, #168	@ 0xa8
 801b40e:	193b      	adds	r3, r7, r4
 801b410:	681b      	ldr	r3, [r3, #0]
 801b412:	2126      	movs	r1, #38	@ 0x26
 801b414:	0018      	movs	r0, r3
 801b416:	f001 fdcd 	bl	801cfb4 <_ux_device_stack_transfer_all_request_abort>

                                /* The device controller must be called to destroy the endpoint.  */
                                dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 801b41a:	2194      	movs	r1, #148	@ 0x94
 801b41c:	187b      	adds	r3, r7, r1
 801b41e:	681b      	ldr	r3, [r3, #0]
 801b420:	699b      	ldr	r3, [r3, #24]
 801b422:	193a      	adds	r2, r7, r4
 801b424:	6812      	ldr	r2, [r2, #0]
 801b426:	1879      	adds	r1, r7, r1
 801b428:	6808      	ldr	r0, [r1, #0]
 801b42a:	210f      	movs	r1, #15
 801b42c:	4798      	blx	r3

                                /* Get the next endpoint.  */
                                next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801b42e:	193b      	adds	r3, r7, r4
 801b430:	681b      	ldr	r3, [r3, #0]
 801b432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b434:	67bb      	str	r3, [r7, #120]	@ 0x78
                
                                /* Free the endpoint.  */
                                endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801b436:	0021      	movs	r1, r4
 801b438:	187b      	adds	r3, r7, r1
 801b43a:	681b      	ldr	r3, [r3, #0]
 801b43c:	2200      	movs	r2, #0
 801b43e:	601a      	str	r2, [r3, #0]
                        
                                /* Make sure the endpoint instance is now cleaned up.  */
                                endpoint -> ux_slave_endpoint_state =  0;
 801b440:	187b      	adds	r3, r7, r1
 801b442:	681b      	ldr	r3, [r3, #0]
 801b444:	2200      	movs	r2, #0
 801b446:	605a      	str	r2, [r3, #4]
                                endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801b448:	187b      	adds	r3, r7, r1
 801b44a:	681b      	ldr	r3, [r3, #0]
 801b44c:	2200      	movs	r2, #0
 801b44e:	625a      	str	r2, [r3, #36]	@ 0x24
                                endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 801b450:	187b      	adds	r3, r7, r1
 801b452:	681b      	ldr	r3, [r3, #0]
 801b454:	2200      	movs	r2, #0
 801b456:	629a      	str	r2, [r3, #40]	@ 0x28
                                endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801b458:	187b      	adds	r3, r7, r1
 801b45a:	681b      	ldr	r3, [r3, #0]
 801b45c:	2200      	movs	r2, #0
 801b45e:	62da      	str	r2, [r3, #44]	@ 0x2c
                                                        
                                /* Now we refresh the endpoint pointer.  */
                                endpoint =  next_endpoint;
 801b460:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801b462:	187a      	adds	r2, r7, r1
 801b464:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801b466:	23a8      	movs	r3, #168	@ 0xa8
 801b468:	18fb      	adds	r3, r7, r3
 801b46a:	681b      	ldr	r3, [r3, #0]
 801b46c:	2b00      	cmp	r3, #0
 801b46e:	d1cd      	bne.n	801b40c <_ux_device_stack_alternate_setting_set+0x164>
                            }

                            /* Now clear the interface endpoint entry.  */
                            interface -> ux_slave_interface_first_endpoint = UX_NULL;
 801b470:	23b4      	movs	r3, #180	@ 0xb4
 801b472:	18fb      	adds	r3, r7, r3
 801b474:	681b      	ldr	r3, [r3, #0]
 801b476:	2200      	movs	r2, #0
 801b478:	635a      	str	r2, [r3, #52]	@ 0x34

                            /* Point beyond the interface descriptor.  */
                            device_framework_length -=  (ULONG) *device_framework;
 801b47a:	21b0      	movs	r1, #176	@ 0xb0
 801b47c:	187b      	adds	r3, r7, r1
 801b47e:	681b      	ldr	r3, [r3, #0]
 801b480:	781b      	ldrb	r3, [r3, #0]
 801b482:	001a      	movs	r2, r3
 801b484:	20ac      	movs	r0, #172	@ 0xac
 801b486:	183b      	adds	r3, r7, r0
 801b488:	681b      	ldr	r3, [r3, #0]
 801b48a:	1a9b      	subs	r3, r3, r2
 801b48c:	183a      	adds	r2, r7, r0
 801b48e:	6013      	str	r3, [r2, #0]
                            device_framework +=  (ULONG) *device_framework;
 801b490:	187b      	adds	r3, r7, r1
 801b492:	681b      	ldr	r3, [r3, #0]
 801b494:	781b      	ldrb	r3, [r3, #0]
 801b496:	001a      	movs	r2, r3
 801b498:	187b      	adds	r3, r7, r1
 801b49a:	681b      	ldr	r3, [r3, #0]
 801b49c:	189b      	adds	r3, r3, r2
 801b49e:	187a      	adds	r2, r7, r1
 801b4a0:	6013      	str	r3, [r2, #0]
                        
                            /* Parse the device framework and locate endpoint descriptor(s).  */
                            while (device_framework_length != 0)
 801b4a2:	e10a      	b.n	801b6ba <_ux_device_stack_alternate_setting_set+0x412>
                            {
                        
                                /* Get the length of the current descriptor.  */
                                descriptor_length =  (ULONG) *device_framework;
 801b4a4:	22b0      	movs	r2, #176	@ 0xb0
 801b4a6:	18bb      	adds	r3, r7, r2
 801b4a8:	681b      	ldr	r3, [r3, #0]
 801b4aa:	781b      	ldrb	r3, [r3, #0]
 801b4ac:	2190      	movs	r1, #144	@ 0x90
 801b4ae:	1879      	adds	r1, r7, r1
 801b4b0:	600b      	str	r3, [r1, #0]
                        
                                /* And its type.  */
                                descriptor_type =  *(device_framework + 1);
 801b4b2:	218f      	movs	r1, #143	@ 0x8f
 801b4b4:	187b      	adds	r3, r7, r1
 801b4b6:	18ba      	adds	r2, r7, r2
 801b4b8:	6812      	ldr	r2, [r2, #0]
 801b4ba:	7852      	ldrb	r2, [r2, #1]
 801b4bc:	701a      	strb	r2, [r3, #0]
                                        
                                /* Check if this is an endpoint descriptor.  */
                                switch(descriptor_type)
 801b4be:	187b      	adds	r3, r7, r1
 801b4c0:	781b      	ldrb	r3, [r3, #0]
 801b4c2:	2b05      	cmp	r3, #5
 801b4c4:	d008      	beq.n	801b4d8 <_ux_device_stack_alternate_setting_set+0x230>
 801b4c6:	dd00      	ble.n	801b4ca <_ux_device_stack_alternate_setting_set+0x222>
 801b4c8:	e0e5      	b.n	801b696 <_ux_device_stack_alternate_setting_set+0x3ee>
 801b4ca:	2b02      	cmp	r3, #2
 801b4cc:	d100      	bne.n	801b4d0 <_ux_device_stack_alternate_setting_set+0x228>
 801b4ce:	e0db      	b.n	801b688 <_ux_device_stack_alternate_setting_set+0x3e0>
 801b4d0:	2b04      	cmp	r3, #4
 801b4d2:	d100      	bne.n	801b4d6 <_ux_device_stack_alternate_setting_set+0x22e>
 801b4d4:	e0d8      	b.n	801b688 <_ux_device_stack_alternate_setting_set+0x3e0>


                                default:
                                
                                    /* We have found another descriptor embedded in the interface. Ignore it.  */
                                    break;
 801b4d6:	e0de      	b.n	801b696 <_ux_device_stack_alternate_setting_set+0x3ee>
                                    endpoint = device -> ux_slave_device_endpoints_pool;
 801b4d8:	2198      	movs	r1, #152	@ 0x98
 801b4da:	187b      	adds	r3, r7, r1
 801b4dc:	681b      	ldr	r3, [r3, #0]
 801b4de:	22fc      	movs	r2, #252	@ 0xfc
 801b4e0:	589b      	ldr	r3, [r3, r2]
 801b4e2:	22a8      	movs	r2, #168	@ 0xa8
 801b4e4:	18ba      	adds	r2, r7, r2
 801b4e6:	6013      	str	r3, [r2, #0]
                                    endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 801b4e8:	187b      	adds	r3, r7, r1
 801b4ea:	681a      	ldr	r2, [r3, #0]
 801b4ec:	2380      	movs	r3, #128	@ 0x80
 801b4ee:	005b      	lsls	r3, r3, #1
 801b4f0:	58d3      	ldr	r3, [r2, r3]
 801b4f2:	22a0      	movs	r2, #160	@ 0xa0
 801b4f4:	18ba      	adds	r2, r7, r2
 801b4f6:	6013      	str	r3, [r2, #0]
                                    while (endpoints_pool_number != 0)
 801b4f8:	e016      	b.n	801b528 <_ux_device_stack_alternate_setting_set+0x280>
                                        if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801b4fa:	22a8      	movs	r2, #168	@ 0xa8
 801b4fc:	18bb      	adds	r3, r7, r2
 801b4fe:	681b      	ldr	r3, [r3, #0]
 801b500:	681b      	ldr	r3, [r3, #0]
 801b502:	2b00      	cmp	r3, #0
 801b504:	d104      	bne.n	801b510 <_ux_device_stack_alternate_setting_set+0x268>
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 801b506:	18bb      	adds	r3, r7, r2
 801b508:	681b      	ldr	r3, [r3, #0]
 801b50a:	2201      	movs	r2, #1
 801b50c:	601a      	str	r2, [r3, #0]
                                            break;
 801b50e:	e010      	b.n	801b532 <_ux_device_stack_alternate_setting_set+0x28a>
                                        endpoint++;
 801b510:	22a8      	movs	r2, #168	@ 0xa8
 801b512:	18bb      	adds	r3, r7, r2
 801b514:	681b      	ldr	r3, [r3, #0]
 801b516:	3390      	adds	r3, #144	@ 0x90
 801b518:	18ba      	adds	r2, r7, r2
 801b51a:	6013      	str	r3, [r2, #0]
                                       endpoints_pool_number--; 
 801b51c:	22a0      	movs	r2, #160	@ 0xa0
 801b51e:	18bb      	adds	r3, r7, r2
 801b520:	681b      	ldr	r3, [r3, #0]
 801b522:	3b01      	subs	r3, #1
 801b524:	18ba      	adds	r2, r7, r2
 801b526:	6013      	str	r3, [r2, #0]
                                    while (endpoints_pool_number != 0)
 801b528:	23a0      	movs	r3, #160	@ 0xa0
 801b52a:	18fb      	adds	r3, r7, r3
 801b52c:	681b      	ldr	r3, [r3, #0]
 801b52e:	2b00      	cmp	r3, #0
 801b530:	d1e3      	bne.n	801b4fa <_ux_device_stack_alternate_setting_set+0x252>
                                    if (endpoints_pool_number == 0)
 801b532:	23a0      	movs	r3, #160	@ 0xa0
 801b534:	18fb      	adds	r3, r7, r3
 801b536:	681b      	ldr	r3, [r3, #0]
 801b538:	2b00      	cmp	r3, #0
 801b53a:	d101      	bne.n	801b540 <_ux_device_stack_alternate_setting_set+0x298>
                                        return(UX_MEMORY_INSUFFICIENT);
 801b53c:	2312      	movs	r3, #18
 801b53e:	e134      	b.n	801b7aa <_ux_device_stack_alternate_setting_set+0x502>
                                                    (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 801b540:	24a8      	movs	r4, #168	@ 0xa8
 801b542:	193b      	adds	r3, r7, r4
 801b544:	681b      	ldr	r3, [r3, #0]
 801b546:	330c      	adds	r3, #12
                                    _ux_utility_descriptor_parse(device_framework,
 801b548:	493a      	ldr	r1, [pc, #232]	@ (801b634 <_ux_device_stack_alternate_setting_set+0x38c>)
 801b54a:	22b0      	movs	r2, #176	@ 0xb0
 801b54c:	18ba      	adds	r2, r7, r2
 801b54e:	6810      	ldr	r0, [r2, #0]
 801b550:	2206      	movs	r2, #6
 801b552:	f7fc fb0e 	bl	8017b72 <_ux_utility_descriptor_parse>
                                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801b556:	0021      	movs	r1, r4
 801b558:	187b      	adds	r3, r7, r1
 801b55a:	681b      	ldr	r3, [r3, #0]
 801b55c:	3330      	adds	r3, #48	@ 0x30
 801b55e:	2280      	movs	r2, #128	@ 0x80
 801b560:	18ba      	adds	r2, r7, r2
 801b562:	6013      	str	r3, [r2, #0]
                                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801b564:	187b      	adds	r3, r7, r1
 801b566:	681b      	ldr	r3, [r3, #0]
 801b568:	69db      	ldr	r3, [r3, #28]
                                    max_transfer_length =
 801b56a:	055b      	lsls	r3, r3, #21
 801b56c:	0d5b      	lsrs	r3, r3, #21
 801b56e:	209c      	movs	r0, #156	@ 0x9c
 801b570:	183a      	adds	r2, r7, r0
 801b572:	6013      	str	r3, [r2, #0]
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801b574:	4b2c      	ldr	r3, [pc, #176]	@ (801b628 <_ux_device_stack_alternate_setting_set+0x380>)
 801b576:	681a      	ldr	r2, [r3, #0]
 801b578:	23d0      	movs	r3, #208	@ 0xd0
 801b57a:	005b      	lsls	r3, r3, #1
 801b57c:	58d3      	ldr	r3, [r2, r3]
 801b57e:	2b02      	cmp	r3, #2
 801b580:	d11b      	bne.n	801b5ba <_ux_device_stack_alternate_setting_set+0x312>
                                        (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801b582:	187b      	adds	r3, r7, r1
 801b584:	681b      	ldr	r3, [r3, #0]
 801b586:	699b      	ldr	r3, [r3, #24]
 801b588:	2201      	movs	r2, #1
 801b58a:	4013      	ands	r3, r2
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801b58c:	d015      	beq.n	801b5ba <_ux_device_stack_alternate_setting_set+0x312>
                                        n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801b58e:	187b      	adds	r3, r7, r1
 801b590:	681b      	ldr	r3, [r3, #0]
 801b592:	69da      	ldr	r2, [r3, #28]
 801b594:	23c0      	movs	r3, #192	@ 0xc0
 801b596:	015b      	lsls	r3, r3, #5
 801b598:	4013      	ands	r3, r2
 801b59a:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        if (n_trans)
 801b59c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801b59e:	2b00      	cmp	r3, #0
 801b5a0:	d00b      	beq.n	801b5ba <_ux_device_stack_alternate_setting_set+0x312>
                                            n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 801b5a2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801b5a4:	0adb      	lsrs	r3, r3, #11
 801b5a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                            n_trans ++;
 801b5a8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801b5aa:	3301      	adds	r3, #1
 801b5ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                            max_transfer_length *= n_trans;
 801b5ae:	183b      	adds	r3, r7, r0
 801b5b0:	681b      	ldr	r3, [r3, #0]
 801b5b2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801b5b4:	4353      	muls	r3, r2
 801b5b6:	183a      	adds	r2, r7, r0
 801b5b8:	6013      	str	r3, [r2, #0]
                                    transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801b5ba:	2180      	movs	r1, #128	@ 0x80
 801b5bc:	187b      	adds	r3, r7, r1
 801b5be:	681b      	ldr	r3, [r3, #0]
 801b5c0:	229c      	movs	r2, #156	@ 0x9c
 801b5c2:	18ba      	adds	r2, r7, r2
 801b5c4:	6812      	ldr	r2, [r2, #0]
 801b5c6:	621a      	str	r2, [r3, #32]
                                    transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 801b5c8:	187b      	adds	r3, r7, r1
 801b5ca:	681b      	ldr	r3, [r3, #0]
 801b5cc:	24a8      	movs	r4, #168	@ 0xa8
 801b5ce:	193a      	adds	r2, r7, r4
 801b5d0:	6812      	ldr	r2, [r2, #0]
 801b5d2:	609a      	str	r2, [r3, #8]
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 801b5d4:	187b      	adds	r3, r7, r1
 801b5d6:	681b      	ldr	r3, [r3, #0]
 801b5d8:	2201      	movs	r2, #1
 801b5da:	4252      	negs	r2, r2
 801b5dc:	64da      	str	r2, [r3, #76]	@ 0x4c
                                    endpoint -> ux_slave_endpoint_interface =  interface;
 801b5de:	193b      	adds	r3, r7, r4
 801b5e0:	681b      	ldr	r3, [r3, #0]
 801b5e2:	22b4      	movs	r2, #180	@ 0xb4
 801b5e4:	18ba      	adds	r2, r7, r2
 801b5e6:	6812      	ldr	r2, [r2, #0]
 801b5e8:	629a      	str	r2, [r3, #40]	@ 0x28
                                    endpoint -> ux_slave_endpoint_device =  device;
 801b5ea:	193b      	adds	r3, r7, r4
 801b5ec:	681b      	ldr	r3, [r3, #0]
 801b5ee:	2298      	movs	r2, #152	@ 0x98
 801b5f0:	18ba      	adds	r2, r7, r2
 801b5f2:	6812      	ldr	r2, [r2, #0]
 801b5f4:	62da      	str	r2, [r3, #44]	@ 0x2c
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801b5f6:	2194      	movs	r1, #148	@ 0x94
 801b5f8:	187b      	adds	r3, r7, r1
 801b5fa:	681b      	ldr	r3, [r3, #0]
 801b5fc:	699b      	ldr	r3, [r3, #24]
 801b5fe:	193a      	adds	r2, r7, r4
 801b600:	6812      	ldr	r2, [r2, #0]
 801b602:	1879      	adds	r1, r7, r1
 801b604:	6808      	ldr	r0, [r1, #0]
 801b606:	210e      	movs	r1, #14
 801b608:	4798      	blx	r3
 801b60a:	0003      	movs	r3, r0
 801b60c:	2184      	movs	r1, #132	@ 0x84
 801b60e:	187a      	adds	r2, r7, r1
 801b610:	6013      	str	r3, [r2, #0]
                                    if (status != UX_SUCCESS)
 801b612:	187b      	adds	r3, r7, r1
 801b614:	681b      	ldr	r3, [r3, #0]
 801b616:	2b00      	cmp	r3, #0
 801b618:	d00e      	beq.n	801b638 <_ux_device_stack_alternate_setting_set+0x390>
                                        endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801b61a:	193b      	adds	r3, r7, r4
 801b61c:	681b      	ldr	r3, [r3, #0]
 801b61e:	2200      	movs	r2, #0
 801b620:	601a      	str	r2, [r3, #0]
                                        return(status);
 801b622:	187b      	adds	r3, r7, r1
 801b624:	681b      	ldr	r3, [r3, #0]
 801b626:	e0c0      	b.n	801b7aa <_ux_device_stack_alternate_setting_set+0x502>
 801b628:	200118cc 	.word	0x200118cc
 801b62c:	2000002c 	.word	0x2000002c
 801b630:	20000034 	.word	0x20000034
 801b634:	20000014 	.word	0x20000014
                                    if (interface -> ux_slave_interface_first_endpoint == UX_NULL)
 801b638:	22b4      	movs	r2, #180	@ 0xb4
 801b63a:	18bb      	adds	r3, r7, r2
 801b63c:	681b      	ldr	r3, [r3, #0]
 801b63e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b640:	2b00      	cmp	r3, #0
 801b642:	d106      	bne.n	801b652 <_ux_device_stack_alternate_setting_set+0x3aa>
                                        interface -> ux_slave_interface_first_endpoint =  endpoint;
 801b644:	18bb      	adds	r3, r7, r2
 801b646:	681b      	ldr	r3, [r3, #0]
 801b648:	22a8      	movs	r2, #168	@ 0xa8
 801b64a:	18ba      	adds	r2, r7, r2
 801b64c:	6812      	ldr	r2, [r2, #0]
 801b64e:	635a      	str	r2, [r3, #52]	@ 0x34
                                    break;
 801b650:	e022      	b.n	801b698 <_ux_device_stack_alternate_setting_set+0x3f0>
                                        endpoint_link =  interface -> ux_slave_interface_first_endpoint;
 801b652:	23b4      	movs	r3, #180	@ 0xb4
 801b654:	18fb      	adds	r3, r7, r3
 801b656:	681b      	ldr	r3, [r3, #0]
 801b658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b65a:	22a4      	movs	r2, #164	@ 0xa4
 801b65c:	18ba      	adds	r2, r7, r2
 801b65e:	6013      	str	r3, [r2, #0]
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801b660:	e005      	b.n	801b66e <_ux_device_stack_alternate_setting_set+0x3c6>
                                            endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801b662:	22a4      	movs	r2, #164	@ 0xa4
 801b664:	18bb      	adds	r3, r7, r2
 801b666:	681b      	ldr	r3, [r3, #0]
 801b668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b66a:	18ba      	adds	r2, r7, r2
 801b66c:	6013      	str	r3, [r2, #0]
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801b66e:	22a4      	movs	r2, #164	@ 0xa4
 801b670:	18bb      	adds	r3, r7, r2
 801b672:	681b      	ldr	r3, [r3, #0]
 801b674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b676:	2b00      	cmp	r3, #0
 801b678:	d1f3      	bne.n	801b662 <_ux_device_stack_alternate_setting_set+0x3ba>
                                        endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801b67a:	18bb      	adds	r3, r7, r2
 801b67c:	681b      	ldr	r3, [r3, #0]
 801b67e:	22a8      	movs	r2, #168	@ 0xa8
 801b680:	18ba      	adds	r2, r7, r2
 801b682:	6812      	ldr	r2, [r2, #0]
 801b684:	625a      	str	r2, [r3, #36]	@ 0x24
                                    break;
 801b686:	e007      	b.n	801b698 <_ux_device_stack_alternate_setting_set+0x3f0>
                                    device_framework_length =  descriptor_length;
 801b688:	2390      	movs	r3, #144	@ 0x90
 801b68a:	18fb      	adds	r3, r7, r3
 801b68c:	681b      	ldr	r3, [r3, #0]
 801b68e:	22ac      	movs	r2, #172	@ 0xac
 801b690:	18ba      	adds	r2, r7, r2
 801b692:	6013      	str	r3, [r2, #0]
                                    break;
 801b694:	e000      	b.n	801b698 <_ux_device_stack_alternate_setting_set+0x3f0>
                                    break;
 801b696:	46c0      	nop			@ (mov r8, r8)
                                }
                        
                                /* Adjust what is left of the device framework.  */
                                device_framework_length -=  descriptor_length;
 801b698:	21ac      	movs	r1, #172	@ 0xac
 801b69a:	187b      	adds	r3, r7, r1
 801b69c:	681a      	ldr	r2, [r3, #0]
 801b69e:	2090      	movs	r0, #144	@ 0x90
 801b6a0:	183b      	adds	r3, r7, r0
 801b6a2:	681b      	ldr	r3, [r3, #0]
 801b6a4:	1ad3      	subs	r3, r2, r3
 801b6a6:	187a      	adds	r2, r7, r1
 801b6a8:	6013      	str	r3, [r2, #0]
                        
                                /* Point to the next descriptor.  */
                                device_framework +=  descriptor_length;
 801b6aa:	21b0      	movs	r1, #176	@ 0xb0
 801b6ac:	187b      	adds	r3, r7, r1
 801b6ae:	681a      	ldr	r2, [r3, #0]
 801b6b0:	183b      	adds	r3, r7, r0
 801b6b2:	681b      	ldr	r3, [r3, #0]
 801b6b4:	18d3      	adds	r3, r2, r3
 801b6b6:	187a      	adds	r2, r7, r1
 801b6b8:	6013      	str	r3, [r2, #0]
                            while (device_framework_length != 0)
 801b6ba:	23ac      	movs	r3, #172	@ 0xac
 801b6bc:	18fb      	adds	r3, r7, r3
 801b6be:	681b      	ldr	r3, [r3, #0]
 801b6c0:	2b00      	cmp	r3, #0
 801b6c2:	d000      	beq.n	801b6c6 <_ux_device_stack_alternate_setting_set+0x41e>
 801b6c4:	e6ee      	b.n	801b4a4 <_ux_device_stack_alternate_setting_set+0x1fc>
                            }

                            /* The interface descriptor in the current class must be changed to the new alternate setting.  */
                            _ux_utility_memory_copy(&interface -> ux_slave_interface_descriptor, &interface_descriptor, sizeof(UX_INTERFACE_DESCRIPTOR)); /* Use case of memcpy is verified. */
 801b6c6:	24b4      	movs	r4, #180	@ 0xb4
 801b6c8:	193b      	adds	r3, r7, r4
 801b6ca:	681b      	ldr	r3, [r3, #0]
 801b6cc:	330c      	adds	r3, #12
 801b6ce:	2234      	movs	r2, #52	@ 0x34
 801b6d0:	18b9      	adds	r1, r7, r2
 801b6d2:	2224      	movs	r2, #36	@ 0x24
 801b6d4:	0018      	movs	r0, r3
 801b6d6:	f7fc fcbb 	bl	8018050 <_ux_utility_memory_copy>
                            
                            /* Get the class for the interface.  */
                            class =  _ux_system_slave -> ux_system_slave_interface_class_array[interface -> ux_slave_interface_descriptor.bInterfaceNumber];
 801b6da:	4b36      	ldr	r3, [pc, #216]	@ (801b7b4 <_ux_device_stack_alternate_setting_set+0x50c>)
 801b6dc:	681a      	ldr	r2, [r3, #0]
 801b6de:	193b      	adds	r3, r7, r4
 801b6e0:	681b      	ldr	r3, [r3, #0]
 801b6e2:	695b      	ldr	r3, [r3, #20]
 801b6e4:	3358      	adds	r3, #88	@ 0x58
 801b6e6:	009b      	lsls	r3, r3, #2
 801b6e8:	589b      	ldr	r3, [r3, r2]
 801b6ea:	2288      	movs	r2, #136	@ 0x88
 801b6ec:	18b9      	adds	r1, r7, r2
 801b6ee:	600b      	str	r3, [r1, #0]

                            /* Check if class driver is available. */
                            if (class == UX_NULL || class -> ux_slave_class_status == UX_UNUSED)
 801b6f0:	18bb      	adds	r3, r7, r2
 801b6f2:	681b      	ldr	r3, [r3, #0]
 801b6f4:	2b00      	cmp	r3, #0
 801b6f6:	d004      	beq.n	801b702 <_ux_device_stack_alternate_setting_set+0x45a>
 801b6f8:	18bb      	adds	r3, r7, r2
 801b6fa:	681b      	ldr	r3, [r3, #0]
 801b6fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b6fe:	2b00      	cmp	r3, #0
 801b700:	d101      	bne.n	801b706 <_ux_device_stack_alternate_setting_set+0x45e>
                            {

                                return (UX_NO_CLASS_MATCH);
 801b702:	2357      	movs	r3, #87	@ 0x57
 801b704:	e051      	b.n	801b7aa <_ux_device_stack_alternate_setting_set+0x502>
                            }
                        
                            /* The interface attached to this configuration must be changed at the class
                               level.  */
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 801b706:	2008      	movs	r0, #8
 801b708:	183b      	adds	r3, r7, r0
 801b70a:	2206      	movs	r2, #6
 801b70c:	601a      	str	r2, [r3, #0]
                            class_command.ux_slave_class_command_interface =   (VOID *) interface;
 801b70e:	183b      	adds	r3, r7, r0
 801b710:	21b4      	movs	r1, #180	@ 0xb4
 801b712:	187a      	adds	r2, r7, r1
 801b714:	6812      	ldr	r2, [r2, #0]
 801b716:	609a      	str	r2, [r3, #8]

                            /* And store it.  */
                            class_command.ux_slave_class_command_class_ptr =  class;
 801b718:	183b      	adds	r3, r7, r0
 801b71a:	2488      	movs	r4, #136	@ 0x88
 801b71c:	193a      	adds	r2, r7, r4
 801b71e:	6812      	ldr	r2, [r2, #0]
 801b720:	621a      	str	r2, [r3, #32]
                            
                            /* We can now memorize the interface pointer associated with this class.  */
                            class -> ux_slave_class_interface = interface;
 801b722:	193b      	adds	r3, r7, r4
 801b724:	681a      	ldr	r2, [r3, #0]
 801b726:	2388      	movs	r3, #136	@ 0x88
 801b728:	005b      	lsls	r3, r3, #1
 801b72a:	1879      	adds	r1, r7, r1
 801b72c:	6809      	ldr	r1, [r1, #0]
 801b72e:	50d1      	str	r1, [r2, r3]
                            
                            /* We have found a potential candidate. Call this registered class entry function to change the alternate setting.  */
                            status = class -> ux_slave_class_entry_function(&class_command);
 801b730:	193b      	adds	r3, r7, r4
 801b732:	681b      	ldr	r3, [r3, #0]
 801b734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b736:	183a      	adds	r2, r7, r0
 801b738:	0010      	movs	r0, r2
 801b73a:	4798      	blx	r3
 801b73c:	0003      	movs	r3, r0
 801b73e:	2284      	movs	r2, #132	@ 0x84
 801b740:	18b9      	adds	r1, r7, r2
 801b742:	600b      	str	r3, [r1, #0]

                            /* We are done here.  */
                            return(status); 
 801b744:	18bb      	adds	r3, r7, r2
 801b746:	681b      	ldr	r3, [r3, #0]
 801b748:	e02f      	b.n	801b7aa <_ux_device_stack_alternate_setting_set+0x502>
                        }
                    }               

                    /* Adjust what is left of the device framework.  */
                    device_framework_length -=  descriptor_length;
 801b74a:	21ac      	movs	r1, #172	@ 0xac
 801b74c:	187b      	adds	r3, r7, r1
 801b74e:	681a      	ldr	r2, [r3, #0]
 801b750:	2090      	movs	r0, #144	@ 0x90
 801b752:	183b      	adds	r3, r7, r0
 801b754:	681b      	ldr	r3, [r3, #0]
 801b756:	1ad3      	subs	r3, r2, r3
 801b758:	187a      	adds	r2, r7, r1
 801b75a:	6013      	str	r3, [r2, #0]

                    /* Point to the next descriptor.  */
                    device_framework +=  descriptor_length;
 801b75c:	21b0      	movs	r1, #176	@ 0xb0
 801b75e:	187b      	adds	r3, r7, r1
 801b760:	681a      	ldr	r2, [r3, #0]
 801b762:	183b      	adds	r3, r7, r0
 801b764:	681b      	ldr	r3, [r3, #0]
 801b766:	18d3      	adds	r3, r2, r3
 801b768:	187a      	adds	r2, r7, r1
 801b76a:	6013      	str	r3, [r2, #0]
                while (device_framework_length != 0)
 801b76c:	23ac      	movs	r3, #172	@ 0xac
 801b76e:	18fb      	adds	r3, r7, r3
 801b770:	681b      	ldr	r3, [r3, #0]
 801b772:	2b00      	cmp	r3, #0
 801b774:	d000      	beq.n	801b778 <_ux_device_stack_alternate_setting_set+0x4d0>
 801b776:	e61b      	b.n	801b3b0 <_ux_device_stack_alternate_setting_set+0x108>
                }

                /* In case alter setting not found, report protocol error. */
                break;
 801b778:	e016      	b.n	801b7a8 <_ux_device_stack_alternate_setting_set+0x500>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801b77a:	21ac      	movs	r1, #172	@ 0xac
 801b77c:	187b      	adds	r3, r7, r1
 801b77e:	681a      	ldr	r2, [r3, #0]
 801b780:	2090      	movs	r0, #144	@ 0x90
 801b782:	183b      	adds	r3, r7, r0
 801b784:	681b      	ldr	r3, [r3, #0]
 801b786:	1ad3      	subs	r3, r2, r3
 801b788:	187a      	adds	r2, r7, r1
 801b78a:	6013      	str	r3, [r2, #0]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801b78c:	21b0      	movs	r1, #176	@ 0xb0
 801b78e:	187b      	adds	r3, r7, r1
 801b790:	681a      	ldr	r2, [r3, #0]
 801b792:	183b      	adds	r3, r7, r0
 801b794:	681b      	ldr	r3, [r3, #0]
 801b796:	18d3      	adds	r3, r2, r3
 801b798:	187a      	adds	r2, r7, r1
 801b79a:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801b79c:	23ac      	movs	r3, #172	@ 0xac
 801b79e:	18fb      	adds	r3, r7, r3
 801b7a0:	681b      	ldr	r3, [r3, #0]
 801b7a2:	2b00      	cmp	r3, #0
 801b7a4:	d000      	beq.n	801b7a8 <_ux_device_stack_alternate_setting_set+0x500>
 801b7a6:	e5d8      	b.n	801b35a <_ux_device_stack_alternate_setting_set+0xb2>
    }

    /* Return error completion.  */
    return(UX_ERROR);
 801b7a8:	23ff      	movs	r3, #255	@ 0xff
#endif
}
 801b7aa:	0018      	movs	r0, r3
 801b7ac:	46bd      	mov	sp, r7
 801b7ae:	b02f      	add	sp, #188	@ 0xbc
 801b7b0:	bd90      	pop	{r4, r7, pc}
 801b7b2:	46c0      	nop			@ (mov r8, r8)
 801b7b4:	200118cc 	.word	0x200118cc

0801b7b8 <_ux_device_stack_class_register>:
UINT  _ux_device_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_SLAVE_CLASS_COMMAND_STRUCT *),
                        ULONG configuration_number,
                        ULONG interface_number,
                        VOID *parameter)
{
 801b7b8:	b580      	push	{r7, lr}
 801b7ba:	b094      	sub	sp, #80	@ 0x50
 801b7bc:	af00      	add	r7, sp, #0
 801b7be:	60f8      	str	r0, [r7, #12]
 801b7c0:	60b9      	str	r1, [r7, #8]
 801b7c2:	607a      	str	r2, [r7, #4]
 801b7c4:	603b      	str	r3, [r7, #0]

UX_SLAVE_CLASS              *class_inst;
UINT                        status;
UX_SLAVE_CLASS_COMMAND      command;
UINT                        class_name_length =  0;
 801b7c6:	2300      	movs	r3, #0
 801b7c8:	617b      	str	r3, [r7, #20]
ULONG                       class_index;
#endif


    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 801b7ca:	2314      	movs	r3, #20
 801b7cc:	18f9      	adds	r1, r7, r3
 801b7ce:	68fb      	ldr	r3, [r7, #12]
 801b7d0:	223f      	movs	r2, #63	@ 0x3f
 801b7d2:	0018      	movs	r0, r3
 801b7d4:	f7fc fe6a 	bl	80184ac <_ux_utility_string_length_check>
 801b7d8:	0003      	movs	r3, r0
 801b7da:	647b      	str	r3, [r7, #68]	@ 0x44
    if (status)
 801b7dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b7de:	2b00      	cmp	r3, #0
 801b7e0:	d001      	beq.n	801b7e6 <_ux_device_stack_class_register+0x2e>
        return(status);
 801b7e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b7e4:	e04f      	b.n	801b886 <_ux_device_stack_class_register+0xce>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLASS_REGISTER, class_name, interface_number, parameter, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get first class.  */
    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801b7e6:	4b2a      	ldr	r3, [pc, #168]	@ (801b890 <_ux_device_stack_class_register+0xd8>)
 801b7e8:	681a      	ldr	r2, [r3, #0]
 801b7ea:	23ae      	movs	r3, #174	@ 0xae
 801b7ec:	005b      	lsls	r3, r3, #1
 801b7ee:	58d3      	ldr	r3, [r2, r3]
 801b7f0:	64fb      	str	r3, [r7, #76]	@ 0x4c

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
    /* We need to parse the class table to find an empty spot.  */
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801b7f2:	2300      	movs	r3, #0
 801b7f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 801b7f6:	e03d      	b.n	801b874 <_ux_device_stack_class_register+0xbc>
    {
#endif

        /* Check if this class is already used.  */
        if (class_inst -> ux_slave_class_status == UX_UNUSED)
 801b7f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801b7fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801b7fc:	2b00      	cmp	r3, #0
 801b7fe:	d132      	bne.n	801b866 <_ux_device_stack_class_register+0xae>

#if defined(UX_NAME_REFERENCED_BY_POINTER)
            class_inst -> ux_slave_class_name = (const UCHAR *)class_name;
#else
            /* We have found a free container for the class. Copy the name (with null-terminator).  */
            _ux_utility_memory_copy(class_inst -> ux_slave_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 801b800:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 801b802:	697b      	ldr	r3, [r7, #20]
 801b804:	1c5a      	adds	r2, r3, #1
 801b806:	68fb      	ldr	r3, [r7, #12]
 801b808:	0019      	movs	r1, r3
 801b80a:	f7fc fc21 	bl	8018050 <_ux_utility_memory_copy>
#endif
            
            /* Memorize the entry function of this class.  */
            class_inst -> ux_slave_class_entry_function =  class_entry_function;
 801b80e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801b810:	68ba      	ldr	r2, [r7, #8]
 801b812:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Memorize the pointer to the application parameter.  */
            class_inst -> ux_slave_class_interface_parameter =  parameter;
 801b814:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801b816:	2382      	movs	r3, #130	@ 0x82
 801b818:	005b      	lsls	r3, r3, #1
 801b81a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801b81c:	50d1      	str	r1, [r2, r3]
            
            /* Memorize the configuration number on which this instance will be called.  */
            class_inst -> ux_slave_class_configuration_number =  configuration_number;
 801b81e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801b820:	2386      	movs	r3, #134	@ 0x86
 801b822:	005b      	lsls	r3, r3, #1
 801b824:	6879      	ldr	r1, [r7, #4]
 801b826:	50d1      	str	r1, [r2, r3]
            
            /* Memorize the interface number on which this instance will be called.  */
            class_inst -> ux_slave_class_interface_number =  interface_number;
 801b828:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801b82a:	2384      	movs	r3, #132	@ 0x84
 801b82c:	005b      	lsls	r3, r3, #1
 801b82e:	6839      	ldr	r1, [r7, #0]
 801b830:	50d1      	str	r1, [r2, r3]
            
            /* Build all the fields of the Class Command to initialize the class.  */
            command.ux_slave_class_command_request    =  UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 801b832:	2118      	movs	r1, #24
 801b834:	187b      	adds	r3, r7, r1
 801b836:	2205      	movs	r2, #5
 801b838:	601a      	str	r2, [r3, #0]
            command.ux_slave_class_command_parameter  =  parameter;
 801b83a:	187b      	adds	r3, r7, r1
 801b83c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801b83e:	625a      	str	r2, [r3, #36]	@ 0x24
            command.ux_slave_class_command_class_ptr  =  class_inst;
 801b840:	187b      	adds	r3, r7, r1
 801b842:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801b844:	621a      	str	r2, [r3, #32]

            /* Call the class initialization routine.  */
            status = class_entry_function(&command);
 801b846:	187a      	adds	r2, r7, r1
 801b848:	68bb      	ldr	r3, [r7, #8]
 801b84a:	0010      	movs	r0, r2
 801b84c:	4798      	blx	r3
 801b84e:	0003      	movs	r3, r0
 801b850:	647b      	str	r3, [r7, #68]	@ 0x44
            
            /* Check the status.  */
            if (status != UX_SUCCESS)
 801b852:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b854:	2b00      	cmp	r3, #0
 801b856:	d001      	beq.n	801b85c <_ux_device_stack_class_register+0xa4>
                return(status);
 801b858:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b85a:	e014      	b.n	801b886 <_ux_device_stack_class_register+0xce>
            
            /* Make this class used now.  */
            class_inst -> ux_slave_class_status = UX_USED;
 801b85c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801b85e:	2201      	movs	r2, #1
 801b860:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Return successful completion.  */
            return(UX_SUCCESS);
 801b862:	2300      	movs	r3, #0
 801b864:	e00f      	b.n	801b886 <_ux_device_stack_class_register+0xce>
        }

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
        /* Move to the next class.  */
        class_inst ++;
 801b866:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801b868:	3315      	adds	r3, #21
 801b86a:	33ff      	adds	r3, #255	@ 0xff
 801b86c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801b86e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801b870:	3301      	adds	r3, #1
 801b872:	64bb      	str	r3, [r7, #72]	@ 0x48
 801b874:	4b06      	ldr	r3, [pc, #24]	@ (801b890 <_ux_device_stack_class_register+0xd8>)
 801b876:	681a      	ldr	r2, [r3, #0]
 801b878:	23ac      	movs	r3, #172	@ 0xac
 801b87a:	005b      	lsls	r3, r3, #1
 801b87c:	58d3      	ldr	r3, [r2, r3]
 801b87e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801b880:	429a      	cmp	r2, r3
 801b882:	d3b9      	bcc.n	801b7f8 <_ux_device_stack_class_register+0x40>
    }    
#endif

    /* No more entries in the class table.  */
    return(UX_MEMORY_INSUFFICIENT);
 801b884:	2312      	movs	r3, #18
}
 801b886:	0018      	movs	r0, r3
 801b888:	46bd      	mov	sp, r7
 801b88a:	b014      	add	sp, #80	@ 0x50
 801b88c:	bd80      	pop	{r7, pc}
 801b88e:	46c0      	nop			@ (mov r8, r8)
 801b890:	200118cc 	.word	0x200118cc

0801b894 <_ux_device_stack_clear_feature>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_clear_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801b894:	b580      	push	{r7, lr}
 801b896:	b08a      	sub	sp, #40	@ 0x28
 801b898:	af00      	add	r7, sp, #0
 801b89a:	60f8      	str	r0, [r7, #12]
 801b89c:	60b9      	str	r1, [r7, #8]
 801b89e:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLEAR_FEATURE, request_type, request_value, request_index, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801b8a0:	4b2b      	ldr	r3, [pc, #172]	@ (801b950 <_ux_device_stack_clear_feature+0xbc>)
 801b8a2:	681b      	ldr	r3, [r3, #0]
 801b8a4:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b8a6:	4b2a      	ldr	r3, [pc, #168]	@ (801b950 <_ux_device_stack_clear_feature+0xbc>)
 801b8a8:	681b      	ldr	r3, [r3, #0]
 801b8aa:	3320      	adds	r3, #32
 801b8ac:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801b8ae:	69bb      	ldr	r3, [r7, #24]
 801b8b0:	333c      	adds	r3, #60	@ 0x3c
 801b8b2:	617b      	str	r3, [r7, #20]

    /* The request can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801b8b4:	68fb      	ldr	r3, [r7, #12]
 801b8b6:	2203      	movs	r2, #3
 801b8b8:	4013      	ands	r3, r2
 801b8ba:	d002      	beq.n	801b8c2 <_ux_device_stack_clear_feature+0x2e>
 801b8bc:	2b02      	cmp	r3, #2
 801b8be:	d013      	beq.n	801b8e8 <_ux_device_stack_clear_feature+0x54>
 801b8c0:	e037      	b.n	801b932 <_ux_device_stack_clear_feature+0x9e>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801b8c2:	68bb      	ldr	r3, [r7, #8]
 801b8c4:	2b01      	cmp	r3, #1
 801b8c6:	d13c      	bne.n	801b942 <_ux_device_stack_clear_feature+0xae>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 801b8c8:	4b21      	ldr	r3, [pc, #132]	@ (801b950 <_ux_device_stack_clear_feature+0xbc>)
 801b8ca:	681a      	ldr	r2, [r3, #0]
 801b8cc:	23d4      	movs	r3, #212	@ 0xd4
 801b8ce:	005b      	lsls	r3, r3, #1
 801b8d0:	58d3      	ldr	r3, [r2, r3]
 801b8d2:	2b00      	cmp	r3, #0
 801b8d4:	d006      	beq.n	801b8e4 <_ux_device_stack_clear_feature+0x50>
            {

                /* Disable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_FALSE;
 801b8d6:	4b1e      	ldr	r3, [pc, #120]	@ (801b950 <_ux_device_stack_clear_feature+0xbc>)
 801b8d8:	681a      	ldr	r2, [r3, #0]
 801b8da:	23d6      	movs	r3, #214	@ 0xd6
 801b8dc:	005b      	lsls	r3, r3, #1
 801b8de:	2100      	movs	r1, #0
 801b8e0:	50d1      	str	r1, [r2, r3]

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
        }

        break;
 801b8e2:	e02e      	b.n	801b942 <_ux_device_stack_clear_feature+0xae>
                return (UX_FUNCTION_NOT_SUPPORTED);
 801b8e4:	2354      	movs	r3, #84	@ 0x54
 801b8e6:	e02e      	b.n	801b946 <_ux_device_stack_clear_feature+0xb2>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only clear feature for endpoint is ENDPOINT_STALL. This clears
           the endpoint of the stall situation and resets its data toggle. 
           We need to find the endpoint through the interface(s). */
        interface =  device -> ux_slave_device_first_interface;
 801b8e8:	69bb      	ldr	r3, [r7, #24]
 801b8ea:	22f0      	movs	r2, #240	@ 0xf0
 801b8ec:	589b      	ldr	r3, [r3, r2]
 801b8ee:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface != UX_NULL)
 801b8f0:	e01c      	b.n	801b92c <_ux_device_stack_clear_feature+0x98>
        {
#endif

            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface -> ux_slave_interface_first_endpoint;
 801b8f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b8f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b8f6:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 801b8f8:	e012      	b.n	801b920 <_ux_device_stack_clear_feature+0x8c>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 801b8fa:	6a3b      	ldr	r3, [r7, #32]
 801b8fc:	695b      	ldr	r3, [r3, #20]
 801b8fe:	687a      	ldr	r2, [r7, #4]
 801b900:	429a      	cmp	r2, r3
 801b902:	d10a      	bne.n	801b91a <_ux_device_stack_clear_feature+0x86>
                {

                    /* Reset the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_RESET_ENDPOINT, endpoint_target);
 801b904:	69fb      	ldr	r3, [r7, #28]
 801b906:	699b      	ldr	r3, [r3, #24]
 801b908:	6a3a      	ldr	r2, [r7, #32]
 801b90a:	69f8      	ldr	r0, [r7, #28]
 801b90c:	2110      	movs	r1, #16
 801b90e:	4798      	blx	r3
                    
                    /* Mark its state now.  */
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801b910:	6a3b      	ldr	r3, [r7, #32]
 801b912:	2200      	movs	r2, #0
 801b914:	605a      	str	r2, [r3, #4]

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801b916:	2300      	movs	r3, #0
 801b918:	e015      	b.n	801b946 <_ux_device_stack_clear_feature+0xb2>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801b91a:	6a3b      	ldr	r3, [r7, #32]
 801b91c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b91e:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 801b920:	6a3b      	ldr	r3, [r7, #32]
 801b922:	2b00      	cmp	r3, #0
 801b924:	d1e9      	bne.n	801b8fa <_ux_device_stack_clear_feature+0x66>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface =  interface -> ux_slave_interface_next_interface;
 801b926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801b92a:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface != UX_NULL)
 801b92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b92e:	2b00      	cmp	r3, #0
 801b930:	d1df      	bne.n	801b8f2 <_ux_device_stack_clear_feature+0x5e>

    /* We get here when the endpoint is wrong. Should not happen though.  */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801b932:	69fb      	ldr	r3, [r7, #28]
 801b934:	699b      	ldr	r3, [r3, #24]
 801b936:	697a      	ldr	r2, [r7, #20]
 801b938:	69f8      	ldr	r0, [r7, #28]
 801b93a:	2114      	movs	r1, #20
 801b93c:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801b93e:	2300      	movs	r3, #0
 801b940:	e001      	b.n	801b946 <_ux_device_stack_clear_feature+0xb2>
        break;
 801b942:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
 801b944:	2300      	movs	r3, #0
}
 801b946:	0018      	movs	r0, r3
 801b948:	46bd      	mov	sp, r7
 801b94a:	b00a      	add	sp, #40	@ 0x28
 801b94c:	bd80      	pop	{r7, pc}
 801b94e:	46c0      	nop			@ (mov r8, r8)
 801b950:	200118cc 	.word	0x200118cc

0801b954 <_ux_device_stack_configuration_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_get(VOID)
{
 801b954:	b580      	push	{r7, lr}
 801b956:	b084      	sub	sp, #16
 801b958:	af00      	add	r7, sp, #0
UX_SLAVE_DEVICE         *device;
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b95a:	4b10      	ldr	r3, [pc, #64]	@ (801b99c <_ux_device_stack_configuration_get+0x48>)
 801b95c:	681b      	ldr	r3, [r3, #0]
 801b95e:	3320      	adds	r3, #32
 801b960:	60fb      	str	r3, [r7, #12]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801b962:	68fb      	ldr	r3, [r7, #12]
 801b964:	333c      	adds	r3, #60	@ 0x3c
 801b966:	60bb      	str	r3, [r7, #8]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801b968:	68bb      	ldr	r3, [r7, #8]
 801b96a:	3330      	adds	r3, #48	@ 0x30
 801b96c:	607b      	str	r3, [r7, #4]

    /* Set the value of the configuration in the buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801b96e:	68fb      	ldr	r3, [r7, #12]
 801b970:	22cc      	movs	r2, #204	@ 0xcc
 801b972:	589a      	ldr	r2, [r3, r2]
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b974:	687b      	ldr	r3, [r7, #4]
 801b976:	68db      	ldr	r3, [r3, #12]
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801b978:	b2d2      	uxtb	r2, r2
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b97a:	701a      	strb	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_GET, device -> ux_slave_device_configuration_selected, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801b97c:	687b      	ldr	r3, [r7, #4]
 801b97e:	2203      	movs	r2, #3
 801b980:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801b982:	687b      	ldr	r3, [r7, #4]
 801b984:	2201      	movs	r2, #1
 801b986:	2101      	movs	r1, #1
 801b988:	0018      	movs	r0, r3
 801b98a:	f001 fb27 	bl	801cfdc <_ux_device_stack_transfer_request>
 801b98e:	0003      	movs	r3, r0
 801b990:	603b      	str	r3, [r7, #0]

    /* Return the function status.  */
    return(status);
 801b992:	683b      	ldr	r3, [r7, #0]
}
 801b994:	0018      	movs	r0, r3
 801b996:	46bd      	mov	sp, r7
 801b998:	b004      	add	sp, #16
 801b99a:	bd80      	pop	{r7, pc}
 801b99c:	200118cc 	.word	0x200118cc

0801b9a0 <_ux_device_stack_configuration_set>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_set(ULONG configuration_value)
{
 801b9a0:	b590      	push	{r4, r7, lr}
 801b9a2:	b0ad      	sub	sp, #180	@ 0xb4
 801b9a4:	af00      	add	r7, sp, #0
 801b9a6:	6078      	str	r0, [r7, #4]
UX_SLAVE_DCD                    *dcd;
UCHAR *                         device_framework;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
UCHAR                           descriptor_type;
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 801b9a8:	2358      	movs	r3, #88	@ 0x58
 801b9aa:	18fb      	adds	r3, r7, r3
 801b9ac:	0018      	movs	r0, r3
 801b9ae:	2320      	movs	r3, #32
 801b9b0:	001a      	movs	r2, r3
 801b9b2:	2100      	movs	r1, #0
 801b9b4:	f003 f96e 	bl	801ec94 <memset>
UX_SLAVE_INTERFACE              *interface; 
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE              *next_interface; 
#endif
UX_SLAVE_CLASS                  *class_inst;
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 801b9b8:	2300      	movs	r3, #0
 801b9ba:	229c      	movs	r2, #156	@ 0x9c
 801b9bc:	18ba      	adds	r2, r7, r2
 801b9be:	6013      	str	r3, [r2, #0]
UX_SLAVE_CLASS_COMMAND          class_command;
UX_SLAVE_DEVICE                 *device;
ULONG                           iad_flag;
ULONG                           iad_first_interface =  0;
 801b9c0:	2300      	movs	r3, #0
 801b9c2:	2294      	movs	r2, #148	@ 0x94
 801b9c4:	18ba      	adds	r2, r7, r2
 801b9c6:	6013      	str	r3, [r2, #0]
ULONG                           iad_number_interfaces =  0;
 801b9c8:	2300      	movs	r3, #0
 801b9ca:	2290      	movs	r2, #144	@ 0x90
 801b9cc:	18ba      	adds	r2, r7, r2
 801b9ce:	6013      	str	r3, [r2, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_SET, configuration_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801b9d0:	4bd4      	ldr	r3, [pc, #848]	@ (801bd24 <_ux_device_stack_configuration_set+0x384>)
 801b9d2:	681b      	ldr	r3, [r3, #0]
 801b9d4:	2288      	movs	r2, #136	@ 0x88
 801b9d6:	18ba      	adds	r2, r7, r2
 801b9d8:	6013      	str	r3, [r2, #0]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b9da:	4bd2      	ldr	r3, [pc, #840]	@ (801bd24 <_ux_device_stack_configuration_set+0x384>)
 801b9dc:	681b      	ldr	r3, [r3, #0]
 801b9de:	3320      	adds	r3, #32
 801b9e0:	2284      	movs	r2, #132	@ 0x84
 801b9e2:	18b9      	adds	r1, r7, r2
 801b9e4:	600b      	str	r3, [r1, #0]
    
    /* Reset the IAD flag.  */
    iad_flag =  UX_FALSE;
 801b9e6:	2300      	movs	r3, #0
 801b9e8:	2198      	movs	r1, #152	@ 0x98
 801b9ea:	1879      	adds	r1, r7, r1
 801b9ec:	600b      	str	r3, [r1, #0]

    /* If the configuration value is already selected, keep it.  */
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 801b9ee:	18bb      	adds	r3, r7, r2
 801b9f0:	681b      	ldr	r3, [r3, #0]
 801b9f2:	22cc      	movs	r2, #204	@ 0xcc
 801b9f4:	589b      	ldr	r3, [r3, r2]
 801b9f6:	687a      	ldr	r2, [r7, #4]
 801b9f8:	429a      	cmp	r2, r3
 801b9fa:	d101      	bne.n	801ba00 <_ux_device_stack_configuration_set+0x60>
        return(UX_SUCCESS);
 801b9fc:	2300      	movs	r3, #0
 801b9fe:	e202      	b.n	801be06 <_ux_device_stack_configuration_set+0x466>

    /* We may have multiple configurations !, the index will tell us what
       configuration descriptor we need to return.  */
    device_framework = _ux_system_slave -> ux_system_slave_device_framework;
 801ba00:	4bc8      	ldr	r3, [pc, #800]	@ (801bd24 <_ux_device_stack_configuration_set+0x384>)
 801ba02:	681a      	ldr	r2, [r3, #0]
 801ba04:	2394      	movs	r3, #148	@ 0x94
 801ba06:	005b      	lsls	r3, r3, #1
 801ba08:	58d3      	ldr	r3, [r2, r3]
 801ba0a:	22ac      	movs	r2, #172	@ 0xac
 801ba0c:	18ba      	adds	r2, r7, r2
 801ba0e:	6013      	str	r3, [r2, #0]
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801ba10:	4bc4      	ldr	r3, [pc, #784]	@ (801bd24 <_ux_device_stack_configuration_set+0x384>)
 801ba12:	681a      	ldr	r2, [r3, #0]
 801ba14:	2396      	movs	r3, #150	@ 0x96
 801ba16:	005b      	lsls	r3, r3, #1
 801ba18:	58d3      	ldr	r3, [r2, r3]
 801ba1a:	22a8      	movs	r2, #168	@ 0xa8
 801ba1c:	18ba      	adds	r2, r7, r2
 801ba1e:	6013      	str	r3, [r2, #0]

    /* Parse the device framework and locate a configuration descriptor.  */
    while (device_framework_length != 0)
 801ba20:	e02e      	b.n	801ba80 <_ux_device_stack_configuration_set+0xe0>
    {
        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801ba22:	20ac      	movs	r0, #172	@ 0xac
 801ba24:	183b      	adds	r3, r7, r0
 801ba26:	681b      	ldr	r3, [r3, #0]
 801ba28:	781b      	ldrb	r3, [r3, #0]
 801ba2a:	2280      	movs	r2, #128	@ 0x80
 801ba2c:	18ba      	adds	r2, r7, r2
 801ba2e:	6013      	str	r3, [r2, #0]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801ba30:	217f      	movs	r1, #127	@ 0x7f
 801ba32:	187b      	adds	r3, r7, r1
 801ba34:	183a      	adds	r2, r7, r0
 801ba36:	6812      	ldr	r2, [r2, #0]
 801ba38:	7852      	ldrb	r2, [r2, #1]
 801ba3a:	701a      	strb	r2, [r3, #0]

        /* Check if this is a configuration descriptor.  */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801ba3c:	187b      	adds	r3, r7, r1
 801ba3e:	781b      	ldrb	r3, [r3, #0]
 801ba40:	2b02      	cmp	r3, #2
 801ba42:	d10c      	bne.n	801ba5e <_ux_device_stack_configuration_set+0xbe>
        {
            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801ba44:	2458      	movs	r4, #88	@ 0x58
 801ba46:	193b      	adds	r3, r7, r4
 801ba48:	49b7      	ldr	r1, [pc, #732]	@ (801bd28 <_ux_device_stack_configuration_set+0x388>)
 801ba4a:	183a      	adds	r2, r7, r0
 801ba4c:	6810      	ldr	r0, [r2, #0]
 801ba4e:	2208      	movs	r2, #8
 801ba50:	f7fc f88f 	bl	8017b72 <_ux_utility_descriptor_parse>
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value. It has
               to be the same as the one specified in the setup function.  */
            if (configuration_descriptor.bConfigurationValue == configuration_value)
 801ba54:	193b      	adds	r3, r7, r4
 801ba56:	691b      	ldr	r3, [r3, #16]
 801ba58:	687a      	ldr	r2, [r7, #4]
 801ba5a:	429a      	cmp	r2, r3
 801ba5c:	d016      	beq.n	801ba8c <_ux_device_stack_configuration_set+0xec>
                /* The configuration is found. */
                break;
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -= descriptor_length;
 801ba5e:	21a8      	movs	r1, #168	@ 0xa8
 801ba60:	187b      	adds	r3, r7, r1
 801ba62:	681a      	ldr	r2, [r3, #0]
 801ba64:	2080      	movs	r0, #128	@ 0x80
 801ba66:	183b      	adds	r3, r7, r0
 801ba68:	681b      	ldr	r3, [r3, #0]
 801ba6a:	1ad3      	subs	r3, r2, r3
 801ba6c:	187a      	adds	r2, r7, r1
 801ba6e:	6013      	str	r3, [r2, #0]
        /* Point to the next descriptor.  */
        device_framework += descriptor_length;
 801ba70:	21ac      	movs	r1, #172	@ 0xac
 801ba72:	187b      	adds	r3, r7, r1
 801ba74:	681a      	ldr	r2, [r3, #0]
 801ba76:	183b      	adds	r3, r7, r0
 801ba78:	681b      	ldr	r3, [r3, #0]
 801ba7a:	18d3      	adds	r3, r2, r3
 801ba7c:	187a      	adds	r2, r7, r1
 801ba7e:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801ba80:	23a8      	movs	r3, #168	@ 0xa8
 801ba82:	18fb      	adds	r3, r7, r3
 801ba84:	681b      	ldr	r3, [r3, #0]
 801ba86:	2b00      	cmp	r3, #0
 801ba88:	d1cb      	bne.n	801ba22 <_ux_device_stack_configuration_set+0x82>
 801ba8a:	e000      	b.n	801ba8e <_ux_device_stack_configuration_set+0xee>
                break;
 801ba8c:	46c0      	nop			@ (mov r8, r8)
    }

    /* Configuration not found. */
    if (device_framework_length == 0 && configuration_value != 0)
 801ba8e:	23a8      	movs	r3, #168	@ 0xa8
 801ba90:	18fb      	adds	r3, r7, r3
 801ba92:	681b      	ldr	r3, [r3, #0]
 801ba94:	2b00      	cmp	r3, #0
 801ba96:	d104      	bne.n	801baa2 <_ux_device_stack_configuration_set+0x102>
 801ba98:	687b      	ldr	r3, [r7, #4]
 801ba9a:	2b00      	cmp	r3, #0
 801ba9c:	d001      	beq.n	801baa2 <_ux_device_stack_configuration_set+0x102>
        return(UX_ERROR);
 801ba9e:	23ff      	movs	r3, #255	@ 0xff
 801baa0:	e1b1      	b.n	801be06 <_ux_device_stack_configuration_set+0x466>

    /* We unmount the configuration if there is previous configuration selected. */
    if (device -> ux_slave_device_configuration_selected)
 801baa2:	2184      	movs	r1, #132	@ 0x84
 801baa4:	187b      	adds	r3, r7, r1
 801baa6:	681b      	ldr	r3, [r3, #0]
 801baa8:	22cc      	movs	r2, #204	@ 0xcc
 801baaa:	589b      	ldr	r3, [r3, r2]
 801baac:	2b00      	cmp	r3, #0
 801baae:	d038      	beq.n	801bb22 <_ux_device_stack_configuration_set+0x182>
    {

        /* Get the pointer to the first interface.  */
        interface =  device -> ux_slave_device_first_interface;
 801bab0:	187b      	adds	r3, r7, r1
 801bab2:	681b      	ldr	r3, [r3, #0]
 801bab4:	22f0      	movs	r2, #240	@ 0xf0
 801bab6:	589b      	ldr	r3, [r3, r2]
 801bab8:	22a4      	movs	r2, #164	@ 0xa4
 801baba:	18ba      	adds	r2, r7, r2
 801babc:	6013      	str	r3, [r2, #0]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Deactivate all the interfaces if any.  */
        while (interface != UX_NULL)
 801babe:	e02b      	b.n	801bb18 <_ux_device_stack_configuration_set+0x178>
        {
#endif
            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801bac0:	2108      	movs	r1, #8
 801bac2:	187b      	adds	r3, r7, r1
 801bac4:	2203      	movs	r2, #3
 801bac6:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface;
 801bac8:	187b      	adds	r3, r7, r1
 801baca:	20a4      	movs	r0, #164	@ 0xa4
 801bacc:	183a      	adds	r2, r7, r0
 801bace:	6812      	ldr	r2, [r2, #0]
 801bad0:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_inst =  interface -> ux_slave_interface_class;
 801bad2:	183b      	adds	r3, r7, r0
 801bad4:	681b      	ldr	r3, [r3, #0]
 801bad6:	685b      	ldr	r3, [r3, #4]
 801bad8:	22a0      	movs	r2, #160	@ 0xa0
 801bada:	18b8      	adds	r0, r7, r2
 801badc:	6003      	str	r3, [r0, #0]

            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_inst;
 801bade:	187b      	adds	r3, r7, r1
 801bae0:	0010      	movs	r0, r2
 801bae2:	18ba      	adds	r2, r7, r2
 801bae4:	6812      	ldr	r2, [r2, #0]
 801bae6:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_inst != UX_NULL)
 801bae8:	0002      	movs	r2, r0
 801baea:	18bb      	adds	r3, r7, r2
 801baec:	681b      	ldr	r3, [r3, #0]
 801baee:	2b00      	cmp	r3, #0
 801baf0:	d005      	beq.n	801bafe <_ux_device_stack_configuration_set+0x15e>

                /* Call the class with the DEACTIVATE signal.  */
                class_inst -> ux_slave_class_entry_function(&class_command);
 801baf2:	18bb      	adds	r3, r7, r2
 801baf4:	681b      	ldr	r3, [r3, #0]
 801baf6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801baf8:	187a      	adds	r2, r7, r1
 801bafa:	0010      	movs	r0, r2
 801bafc:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface -> ux_slave_interface_next_interface;
 801bafe:	24a4      	movs	r4, #164	@ 0xa4
 801bb00:	193b      	adds	r3, r7, r4
 801bb02:	681b      	ldr	r3, [r3, #0]
 801bb04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801bb06:	67bb      	str	r3, [r7, #120]	@ 0x78
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface);
 801bb08:	193b      	adds	r3, r7, r4
 801bb0a:	681b      	ldr	r3, [r3, #0]
 801bb0c:	0018      	movs	r0, r3
 801bb0e:	f000 ffff 	bl	801cb10 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface =  next_interface;
 801bb12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801bb14:	193a      	adds	r2, r7, r4
 801bb16:	6013      	str	r3, [r2, #0]
        while (interface != UX_NULL)
 801bb18:	23a4      	movs	r3, #164	@ 0xa4
 801bb1a:	18fb      	adds	r3, r7, r3
 801bb1c:	681b      	ldr	r3, [r3, #0]
 801bb1e:	2b00      	cmp	r3, #0
 801bb20:	d1ce      	bne.n	801bac0 <_ux_device_stack_configuration_set+0x120>
#endif

    }

    /* No configuration is selected.  */
    device -> ux_slave_device_configuration_selected =  0;
 801bb22:	2084      	movs	r0, #132	@ 0x84
 801bb24:	183b      	adds	r3, r7, r0
 801bb26:	681b      	ldr	r3, [r3, #0]
 801bb28:	22cc      	movs	r2, #204	@ 0xcc
 801bb2a:	2100      	movs	r1, #0
 801bb2c:	5099      	str	r1, [r3, r2]

    /* Mark the device as attached now. */
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801bb2e:	183b      	adds	r3, r7, r0
 801bb30:	681b      	ldr	r3, [r3, #0]
 801bb32:	2201      	movs	r2, #1
 801bb34:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 801bb36:	2288      	movs	r2, #136	@ 0x88
 801bb38:	18bb      	adds	r3, r7, r2
 801bb3a:	681b      	ldr	r3, [r3, #0]
 801bb3c:	699b      	ldr	r3, [r3, #24]
 801bb3e:	18ba      	adds	r2, r7, r2
 801bb40:	6810      	ldr	r0, [r2, #0]
 801bb42:	2201      	movs	r2, #1
 801bb44:	2113      	movs	r1, #19
 801bb46:	4798      	blx	r3

    /* If the host tries to unconfigure, we are done. */
    if (configuration_value == 0)
 801bb48:	687b      	ldr	r3, [r7, #4]
 801bb4a:	2b00      	cmp	r3, #0
 801bb4c:	d101      	bne.n	801bb52 <_ux_device_stack_configuration_set+0x1b2>
        return(UX_SUCCESS);
 801bb4e:	2300      	movs	r3, #0
 801bb50:	e159      	b.n	801be06 <_ux_device_stack_configuration_set+0x466>

    /* Memorize the configuration selected.  */
    device -> ux_slave_device_configuration_selected =  configuration_value;
 801bb52:	2084      	movs	r0, #132	@ 0x84
 801bb54:	183b      	adds	r3, r7, r0
 801bb56:	681b      	ldr	r3, [r3, #0]
 801bb58:	21cc      	movs	r1, #204	@ 0xcc
 801bb5a:	687a      	ldr	r2, [r7, #4]
 801bb5c:	505a      	str	r2, [r3, r1]
    /* We have found the configuration value requested by the host.
       Create the configuration descriptor and attach it to the device.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_configuration_descriptor_structure,
                UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                (UCHAR *) &device -> ux_slave_device_configuration_descriptor);
 801bb5e:	183b      	adds	r3, r7, r0
 801bb60:	681b      	ldr	r3, [r3, #0]
 801bb62:	33d0      	adds	r3, #208	@ 0xd0
    _ux_utility_descriptor_parse(device_framework,
 801bb64:	4970      	ldr	r1, [pc, #448]	@ (801bd28 <_ux_device_stack_configuration_set+0x388>)
 801bb66:	22ac      	movs	r2, #172	@ 0xac
 801bb68:	18ba      	adds	r2, r7, r2
 801bb6a:	6810      	ldr	r0, [r2, #0]
 801bb6c:	2208      	movs	r2, #8
 801bb6e:	f7fc f800 	bl	8017b72 <_ux_utility_descriptor_parse>

    /* Configuration character D6 is for Self-powered */
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 801bb72:	2358      	movs	r3, #88	@ 0x58
 801bb74:	18fb      	adds	r3, r7, r3
 801bb76:	699b      	ldr	r3, [r3, #24]
 801bb78:	2240      	movs	r2, #64	@ 0x40
 801bb7a:	4013      	ands	r3, r2
 801bb7c:	d001      	beq.n	801bb82 <_ux_device_stack_configuration_set+0x1e2>
 801bb7e:	2202      	movs	r2, #2
 801bb80:	e000      	b.n	801bb84 <_ux_device_stack_configuration_set+0x1e4>
 801bb82:	2201      	movs	r2, #1
 801bb84:	4b67      	ldr	r3, [pc, #412]	@ (801bd24 <_ux_device_stack_configuration_set+0x384>)
 801bb86:	6819      	ldr	r1, [r3, #0]
 801bb88:	23d2      	movs	r3, #210	@ 0xd2
 801bb8a:	005b      	lsls	r3, r3, #1
 801bb8c:	50ca      	str	r2, [r1, r3]

    /* Configuration character D5 is for Remote Wakeup */
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;
 801bb8e:	2058      	movs	r0, #88	@ 0x58
 801bb90:	183b      	adds	r3, r7, r0
 801bb92:	699b      	ldr	r3, [r3, #24]
 801bb94:	0959      	lsrs	r1, r3, #5
 801bb96:	4b63      	ldr	r3, [pc, #396]	@ (801bd24 <_ux_device_stack_configuration_set+0x384>)
 801bb98:	681a      	ldr	r2, [r3, #0]
 801bb9a:	2301      	movs	r3, #1
 801bb9c:	4019      	ands	r1, r3
 801bb9e:	23d4      	movs	r3, #212	@ 0xd4
 801bba0:	005b      	lsls	r3, r3, #1
 801bba2:	50d1      	str	r1, [r2, r3]

    /* Search only in current configuration */
    device_framework_length =  configuration_descriptor.wTotalLength;
 801bba4:	183b      	adds	r3, r7, r0
 801bba6:	689b      	ldr	r3, [r3, #8]
 801bba8:	22a8      	movs	r2, #168	@ 0xa8
 801bbaa:	18ba      	adds	r2, r7, r2
 801bbac:	6013      	str	r3, [r2, #0]

    /*  We need to scan all the interface descriptors following this
        configuration descriptor and enable all endpoints associated
        with the default alternate setting of each interface.  */
    while (device_framework_length != 0)
 801bbae:	e115      	b.n	801bddc <_ux_device_stack_configuration_set+0x43c>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801bbb0:	21ac      	movs	r1, #172	@ 0xac
 801bbb2:	187b      	adds	r3, r7, r1
 801bbb4:	681b      	ldr	r3, [r3, #0]
 801bbb6:	781b      	ldrb	r3, [r3, #0]
 801bbb8:	2280      	movs	r2, #128	@ 0x80
 801bbba:	18ba      	adds	r2, r7, r2
 801bbbc:	6013      	str	r3, [r2, #0]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801bbbe:	207f      	movs	r0, #127	@ 0x7f
 801bbc0:	183b      	adds	r3, r7, r0
 801bbc2:	187a      	adds	r2, r7, r1
 801bbc4:	6812      	ldr	r2, [r2, #0]
 801bbc6:	7852      	ldrb	r2, [r2, #1]
 801bbc8:	701a      	strb	r2, [r3, #0]

        /* Check if this is an interface association descriptor.  */
        if(descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 801bbca:	183b      	adds	r3, r7, r0
 801bbcc:	781b      	ldrb	r3, [r3, #0]
 801bbce:	2b0b      	cmp	r3, #11
 801bbd0:	d111      	bne.n	801bbf6 <_ux_device_stack_configuration_set+0x256>
        {

            /* Set the IAD flag.  */
            iad_flag = UX_TRUE;
 801bbd2:	2301      	movs	r3, #1
 801bbd4:	2298      	movs	r2, #152	@ 0x98
 801bbd6:	18ba      	adds	r2, r7, r2
 801bbd8:	6013      	str	r3, [r2, #0]

            /* Get the first interface we have in the IAD. */
            iad_first_interface = (ULONG)  *(device_framework + 2);
 801bbda:	187b      	adds	r3, r7, r1
 801bbdc:	681b      	ldr	r3, [r3, #0]
 801bbde:	3302      	adds	r3, #2
 801bbe0:	781b      	ldrb	r3, [r3, #0]
 801bbe2:	2294      	movs	r2, #148	@ 0x94
 801bbe4:	18ba      	adds	r2, r7, r2
 801bbe6:	6013      	str	r3, [r2, #0]

            /* Get the number of interfaces we have in the IAD. */
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
 801bbe8:	187b      	adds	r3, r7, r1
 801bbea:	681b      	ldr	r3, [r3, #0]
 801bbec:	3303      	adds	r3, #3
 801bbee:	781b      	ldrb	r3, [r3, #0]
 801bbf0:	2290      	movs	r2, #144	@ 0x90
 801bbf2:	18ba      	adds	r2, r7, r2
 801bbf4:	6013      	str	r3, [r2, #0]
        }

        /* Check if this is an interface descriptor.  */
        if(descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801bbf6:	237f      	movs	r3, #127	@ 0x7f
 801bbf8:	18fb      	adds	r3, r7, r3
 801bbfa:	781b      	ldrb	r3, [r3, #0]
 801bbfc:	2b04      	cmp	r3, #4
 801bbfe:	d000      	beq.n	801bc02 <_ux_device_stack_configuration_set+0x262>
 801bc00:	e0db      	b.n	801bdba <_ux_device_stack_configuration_set+0x41a>
        {

            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801bc02:	2434      	movs	r4, #52	@ 0x34
 801bc04:	193b      	adds	r3, r7, r4
 801bc06:	4949      	ldr	r1, [pc, #292]	@ (801bd2c <_ux_device_stack_configuration_set+0x38c>)
 801bc08:	22ac      	movs	r2, #172	@ 0xac
 801bc0a:	18ba      	adds	r2, r7, r2
 801bc0c:	6810      	ldr	r0, [r2, #0]
 801bc0e:	2209      	movs	r2, #9
 801bc10:	f7fb ffaf 	bl	8017b72 <_ux_utility_descriptor_parse>
                        UX_INTERFACE_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &interface_descriptor);

            /* If the alternate setting is 0 for this interface, we need to
               memorize its class association and start it.  */
            if (interface_descriptor.bAlternateSetting == 0)
 801bc14:	0022      	movs	r2, r4
 801bc16:	18bb      	adds	r3, r7, r2
 801bc18:	68db      	ldr	r3, [r3, #12]
 801bc1a:	2b00      	cmp	r3, #0
 801bc1c:	d000      	beq.n	801bc20 <_ux_device_stack_configuration_set+0x280>
 801bc1e:	e0cc      	b.n	801bdba <_ux_device_stack_configuration_set+0x41a>
            {

                /* Are we in a IAD scenario ? */
                if (iad_flag == UX_TRUE)
 801bc20:	2398      	movs	r3, #152	@ 0x98
 801bc22:	18fb      	adds	r3, r7, r3
 801bc24:	681b      	ldr	r3, [r3, #0]
 801bc26:	2b01      	cmp	r3, #1
 801bc28:	d16f      	bne.n	801bd0a <_ux_device_stack_configuration_set+0x36a>
                {

                    /* Check if this is the first interface from the IAD. In this case,
                       we need to match a class to this interface.  */
                    if (interface_descriptor.bInterfaceNumber == iad_first_interface)
 801bc2a:	18bb      	adds	r3, r7, r2
 801bc2c:	689b      	ldr	r3, [r3, #8]
 801bc2e:	2294      	movs	r2, #148	@ 0x94
 801bc30:	18ba      	adds	r2, r7, r2
 801bc32:	6812      	ldr	r2, [r2, #0]
 801bc34:	429a      	cmp	r2, r3
 801bc36:	d14e      	bne.n	801bcd6 <_ux_device_stack_configuration_set+0x336>
                    {

                        /* First interface. Scan the list of classes to find a match.  */
                        class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801bc38:	4b3a      	ldr	r3, [pc, #232]	@ (801bd24 <_ux_device_stack_configuration_set+0x384>)
 801bc3a:	681a      	ldr	r2, [r3, #0]
 801bc3c:	23ae      	movs	r3, #174	@ 0xae
 801bc3e:	005b      	lsls	r3, r3, #1
 801bc40:	58d3      	ldr	r3, [r2, r3]
 801bc42:	22a0      	movs	r2, #160	@ 0xa0
 801bc44:	18ba      	adds	r2, r7, r2
 801bc46:	6013      	str	r3, [r2, #0]

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                        /* Parse all the class drivers.  */
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801bc48:	2300      	movs	r3, #0
 801bc4a:	228c      	movs	r2, #140	@ 0x8c
 801bc4c:	18ba      	adds	r2, r7, r2
 801bc4e:	6013      	str	r3, [r2, #0]
 801bc50:	e036      	b.n	801bcc0 <_ux_device_stack_configuration_set+0x320>
                        {
#endif

                            /* Check if this class driver is used.  */
                            if (class_inst -> ux_slave_class_status == UX_USED)
 801bc52:	21a0      	movs	r1, #160	@ 0xa0
 801bc54:	187b      	adds	r3, r7, r1
 801bc56:	681b      	ldr	r3, [r3, #0]
 801bc58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801bc5a:	2b01      	cmp	r3, #1
 801bc5c:	d123      	bne.n	801bca6 <_ux_device_stack_configuration_set+0x306>
                            {

                                /* Check if this is the same interface for the same configuration. */
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801bc5e:	2434      	movs	r4, #52	@ 0x34
 801bc60:	193b      	adds	r3, r7, r4
 801bc62:	689a      	ldr	r2, [r3, #8]
 801bc64:	0008      	movs	r0, r1
 801bc66:	187b      	adds	r3, r7, r1
 801bc68:	6819      	ldr	r1, [r3, #0]
 801bc6a:	2384      	movs	r3, #132	@ 0x84
 801bc6c:	005b      	lsls	r3, r3, #1
 801bc6e:	58cb      	ldr	r3, [r1, r3]
 801bc70:	429a      	cmp	r2, r3
 801bc72:	d118      	bne.n	801bca6 <_ux_device_stack_configuration_set+0x306>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801bc74:	0001      	movs	r1, r0
 801bc76:	187b      	adds	r3, r7, r1
 801bc78:	681a      	ldr	r2, [r3, #0]
 801bc7a:	2386      	movs	r3, #134	@ 0x86
 801bc7c:	005b      	lsls	r3, r3, #1
 801bc7e:	58d3      	ldr	r3, [r2, r3]
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801bc80:	687a      	ldr	r2, [r7, #4]
 801bc82:	429a      	cmp	r2, r3
 801bc84:	d10f      	bne.n	801bca6 <_ux_device_stack_configuration_set+0x306>
                                {

                                    /* Memorize the class in the class/interface array.  */
                                    _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801bc86:	4b27      	ldr	r3, [pc, #156]	@ (801bd24 <_ux_device_stack_configuration_set+0x384>)
 801bc88:	681a      	ldr	r2, [r3, #0]
 801bc8a:	193b      	adds	r3, r7, r4
 801bc8c:	689b      	ldr	r3, [r3, #8]
 801bc8e:	3358      	adds	r3, #88	@ 0x58
 801bc90:	009b      	lsls	r3, r3, #2
 801bc92:	0008      	movs	r0, r1
 801bc94:	1879      	adds	r1, r7, r1
 801bc96:	6809      	ldr	r1, [r1, #0]
 801bc98:	5099      	str	r1, [r3, r2]

                                    /* And again as the current class.  */
                                    current_class = class_inst;
 801bc9a:	183b      	adds	r3, r7, r0
 801bc9c:	681b      	ldr	r3, [r3, #0]
 801bc9e:	229c      	movs	r2, #156	@ 0x9c
 801bca0:	18ba      	adds	r2, r7, r2
 801bca2:	6013      	str	r3, [r2, #0]

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                                    /* We are done here.  */
                                    break;
 801bca4:	e022      	b.n	801bcec <_ux_device_stack_configuration_set+0x34c>
                                }
                            }

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                            /* Move to the next registered class.  */
                            class_inst ++;
 801bca6:	22a0      	movs	r2, #160	@ 0xa0
 801bca8:	18bb      	adds	r3, r7, r2
 801bcaa:	681b      	ldr	r3, [r3, #0]
 801bcac:	3315      	adds	r3, #21
 801bcae:	33ff      	adds	r3, #255	@ 0xff
 801bcb0:	18ba      	adds	r2, r7, r2
 801bcb2:	6013      	str	r3, [r2, #0]
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801bcb4:	228c      	movs	r2, #140	@ 0x8c
 801bcb6:	18bb      	adds	r3, r7, r2
 801bcb8:	681b      	ldr	r3, [r3, #0]
 801bcba:	3301      	adds	r3, #1
 801bcbc:	18ba      	adds	r2, r7, r2
 801bcbe:	6013      	str	r3, [r2, #0]
 801bcc0:	4b18      	ldr	r3, [pc, #96]	@ (801bd24 <_ux_device_stack_configuration_set+0x384>)
 801bcc2:	681a      	ldr	r2, [r3, #0]
 801bcc4:	23ac      	movs	r3, #172	@ 0xac
 801bcc6:	005b      	lsls	r3, r3, #1
 801bcc8:	58d3      	ldr	r3, [r2, r3]
 801bcca:	228c      	movs	r2, #140	@ 0x8c
 801bccc:	18ba      	adds	r2, r7, r2
 801bcce:	6812      	ldr	r2, [r2, #0]
 801bcd0:	429a      	cmp	r2, r3
 801bcd2:	d3be      	bcc.n	801bc52 <_ux_device_stack_configuration_set+0x2b2>
 801bcd4:	e00a      	b.n	801bcec <_ux_device_stack_configuration_set+0x34c>
#endif
                    }
                    else

                        /* Memorize the class in the class/interface array.  We use the current class. */
                        _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = current_class;
 801bcd6:	4b13      	ldr	r3, [pc, #76]	@ (801bd24 <_ux_device_stack_configuration_set+0x384>)
 801bcd8:	681a      	ldr	r2, [r3, #0]
 801bcda:	2334      	movs	r3, #52	@ 0x34
 801bcdc:	18fb      	adds	r3, r7, r3
 801bcde:	689b      	ldr	r3, [r3, #8]
 801bce0:	3358      	adds	r3, #88	@ 0x58
 801bce2:	009b      	lsls	r3, r3, #2
 801bce4:	219c      	movs	r1, #156	@ 0x9c
 801bce6:	1879      	adds	r1, r7, r1
 801bce8:	6809      	ldr	r1, [r1, #0]
 801bcea:	5099      	str	r1, [r3, r2]

                    /* Decrement the number of interfaces found in the same IAD.  */
                    iad_number_interfaces--;
 801bcec:	2290      	movs	r2, #144	@ 0x90
 801bcee:	18bb      	adds	r3, r7, r2
 801bcf0:	681b      	ldr	r3, [r3, #0]
 801bcf2:	3b01      	subs	r3, #1
 801bcf4:	18b9      	adds	r1, r7, r2
 801bcf6:	600b      	str	r3, [r1, #0]

                    /* If none are left, get out of the IAD state machine.  */
                    if (iad_number_interfaces == 0)
 801bcf8:	18bb      	adds	r3, r7, r2
 801bcfa:	681b      	ldr	r3, [r3, #0]
 801bcfc:	2b00      	cmp	r3, #0
 801bcfe:	d152      	bne.n	801bda6 <_ux_device_stack_configuration_set+0x406>

                        /* We have exhausted the interfaces within the IAD.  */
                        iad_flag = UX_FALSE;
 801bd00:	2300      	movs	r3, #0
 801bd02:	2298      	movs	r2, #152	@ 0x98
 801bd04:	18ba      	adds	r2, r7, r2
 801bd06:	6013      	str	r3, [r2, #0]
 801bd08:	e04d      	b.n	801bda6 <_ux_device_stack_configuration_set+0x406>
                }
                else
                {

                    /* First interface. Scan the list of classes to find a match.  */
                    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801bd0a:	4b06      	ldr	r3, [pc, #24]	@ (801bd24 <_ux_device_stack_configuration_set+0x384>)
 801bd0c:	681a      	ldr	r2, [r3, #0]
 801bd0e:	23ae      	movs	r3, #174	@ 0xae
 801bd10:	005b      	lsls	r3, r3, #1
 801bd12:	58d3      	ldr	r3, [r2, r3]
 801bd14:	22a0      	movs	r2, #160	@ 0xa0
 801bd16:	18ba      	adds	r2, r7, r2
 801bd18:	6013      	str	r3, [r2, #0]

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                    /* Parse all the class drivers.  */
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801bd1a:	2300      	movs	r3, #0
 801bd1c:	228c      	movs	r2, #140	@ 0x8c
 801bd1e:	18ba      	adds	r2, r7, r2
 801bd20:	6013      	str	r3, [r2, #0]
 801bd22:	e036      	b.n	801bd92 <_ux_device_stack_configuration_set+0x3f2>
 801bd24:	200118cc 	.word	0x200118cc
 801bd28:	2000002c 	.word	0x2000002c
 801bd2c:	20000034 	.word	0x20000034
                    {
#endif

                        /* Check if this class driver is used.  */
                        if (class_inst -> ux_slave_class_status == UX_USED)
 801bd30:	21a0      	movs	r1, #160	@ 0xa0
 801bd32:	187b      	adds	r3, r7, r1
 801bd34:	681b      	ldr	r3, [r3, #0]
 801bd36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801bd38:	2b01      	cmp	r3, #1
 801bd3a:	d11d      	bne.n	801bd78 <_ux_device_stack_configuration_set+0x3d8>
                        {

                            /* Check if this is the same interface for the same configuration. */
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801bd3c:	2434      	movs	r4, #52	@ 0x34
 801bd3e:	193b      	adds	r3, r7, r4
 801bd40:	689a      	ldr	r2, [r3, #8]
 801bd42:	0008      	movs	r0, r1
 801bd44:	187b      	adds	r3, r7, r1
 801bd46:	6819      	ldr	r1, [r3, #0]
 801bd48:	2384      	movs	r3, #132	@ 0x84
 801bd4a:	005b      	lsls	r3, r3, #1
 801bd4c:	58cb      	ldr	r3, [r1, r3]
 801bd4e:	429a      	cmp	r2, r3
 801bd50:	d112      	bne.n	801bd78 <_ux_device_stack_configuration_set+0x3d8>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801bd52:	0001      	movs	r1, r0
 801bd54:	187b      	adds	r3, r7, r1
 801bd56:	681a      	ldr	r2, [r3, #0]
 801bd58:	2386      	movs	r3, #134	@ 0x86
 801bd5a:	005b      	lsls	r3, r3, #1
 801bd5c:	58d3      	ldr	r3, [r2, r3]
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801bd5e:	687a      	ldr	r2, [r7, #4]
 801bd60:	429a      	cmp	r2, r3
 801bd62:	d109      	bne.n	801bd78 <_ux_device_stack_configuration_set+0x3d8>
                            {

                                /* Memorize the class in the class/interface array.  */
                                _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801bd64:	4b2a      	ldr	r3, [pc, #168]	@ (801be10 <_ux_device_stack_configuration_set+0x470>)
 801bd66:	681a      	ldr	r2, [r3, #0]
 801bd68:	193b      	adds	r3, r7, r4
 801bd6a:	689b      	ldr	r3, [r3, #8]
 801bd6c:	3358      	adds	r3, #88	@ 0x58
 801bd6e:	009b      	lsls	r3, r3, #2
 801bd70:	1879      	adds	r1, r7, r1
 801bd72:	6809      	ldr	r1, [r1, #0]
 801bd74:	5099      	str	r1, [r3, r2]

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                                /* We are done here.  */
                                break;
 801bd76:	e016      	b.n	801bda6 <_ux_device_stack_configuration_set+0x406>
                            }
                        }

#if UX_MAX_SLAVE_CLASS_DRIVER > 1
                        /* Move to the next registered class.  */
                        class_inst ++;
 801bd78:	22a0      	movs	r2, #160	@ 0xa0
 801bd7a:	18bb      	adds	r3, r7, r2
 801bd7c:	681b      	ldr	r3, [r3, #0]
 801bd7e:	3315      	adds	r3, #21
 801bd80:	33ff      	adds	r3, #255	@ 0xff
 801bd82:	18ba      	adds	r2, r7, r2
 801bd84:	6013      	str	r3, [r2, #0]
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
 801bd86:	228c      	movs	r2, #140	@ 0x8c
 801bd88:	18bb      	adds	r3, r7, r2
 801bd8a:	681b      	ldr	r3, [r3, #0]
 801bd8c:	3301      	adds	r3, #1
 801bd8e:	18ba      	adds	r2, r7, r2
 801bd90:	6013      	str	r3, [r2, #0]
 801bd92:	4b1f      	ldr	r3, [pc, #124]	@ (801be10 <_ux_device_stack_configuration_set+0x470>)
 801bd94:	681a      	ldr	r2, [r3, #0]
 801bd96:	23ac      	movs	r3, #172	@ 0xac
 801bd98:	005b      	lsls	r3, r3, #1
 801bd9a:	58d3      	ldr	r3, [r2, r3]
 801bd9c:	228c      	movs	r2, #140	@ 0x8c
 801bd9e:	18ba      	adds	r2, r7, r2
 801bda0:	6812      	ldr	r2, [r2, #0]
 801bda2:	429a      	cmp	r2, r3
 801bda4:	d3c4      	bcc.n	801bd30 <_ux_device_stack_configuration_set+0x390>
                    }
#endif
                }

                /* Set the interface.  */
                _ux_device_stack_interface_set(device_framework, device_framework_length, 0);
 801bda6:	23a8      	movs	r3, #168	@ 0xa8
 801bda8:	18fb      	adds	r3, r7, r3
 801bdaa:	6819      	ldr	r1, [r3, #0]
 801bdac:	23ac      	movs	r3, #172	@ 0xac
 801bdae:	18fb      	adds	r3, r7, r3
 801bdb0:	681b      	ldr	r3, [r3, #0]
 801bdb2:	2200      	movs	r2, #0
 801bdb4:	0018      	movs	r0, r3
 801bdb6:	f000 fef3 	bl	801cba0 <_ux_device_stack_interface_set>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801bdba:	21a8      	movs	r1, #168	@ 0xa8
 801bdbc:	187b      	adds	r3, r7, r1
 801bdbe:	681a      	ldr	r2, [r3, #0]
 801bdc0:	2080      	movs	r0, #128	@ 0x80
 801bdc2:	183b      	adds	r3, r7, r0
 801bdc4:	681b      	ldr	r3, [r3, #0]
 801bdc6:	1ad3      	subs	r3, r2, r3
 801bdc8:	187a      	adds	r2, r7, r1
 801bdca:	6013      	str	r3, [r2, #0]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801bdcc:	21ac      	movs	r1, #172	@ 0xac
 801bdce:	187b      	adds	r3, r7, r1
 801bdd0:	681a      	ldr	r2, [r3, #0]
 801bdd2:	183b      	adds	r3, r7, r0
 801bdd4:	681b      	ldr	r3, [r3, #0]
 801bdd6:	18d3      	adds	r3, r2, r3
 801bdd8:	187a      	adds	r2, r7, r1
 801bdda:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801bddc:	23a8      	movs	r3, #168	@ 0xa8
 801bdde:	18fb      	adds	r3, r7, r3
 801bde0:	681b      	ldr	r3, [r3, #0]
 801bde2:	2b00      	cmp	r3, #0
 801bde4:	d000      	beq.n	801bde8 <_ux_device_stack_configuration_set+0x448>
 801bde6:	e6e3      	b.n	801bbb0 <_ux_device_stack_configuration_set+0x210>
    }

    /* Mark the device as configured now. */
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 801bde8:	2384      	movs	r3, #132	@ 0x84
 801bdea:	18fb      	adds	r3, r7, r3
 801bdec:	681b      	ldr	r3, [r3, #0]
 801bdee:	2203      	movs	r2, #3
 801bdf0:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 801bdf2:	2288      	movs	r2, #136	@ 0x88
 801bdf4:	18bb      	adds	r3, r7, r2
 801bdf6:	681b      	ldr	r3, [r3, #0]
 801bdf8:	699b      	ldr	r3, [r3, #24]
 801bdfa:	18ba      	adds	r2, r7, r2
 801bdfc:	6810      	ldr	r0, [r2, #0]
 801bdfe:	2203      	movs	r2, #3
 801be00:	2113      	movs	r1, #19
 801be02:	4798      	blx	r3

    /* Configuration mounted. */
    return(UX_SUCCESS);
 801be04:	2300      	movs	r3, #0
}
 801be06:	0018      	movs	r0, r3
 801be08:	46bd      	mov	sp, r7
 801be0a:	b02d      	add	sp, #180	@ 0xb4
 801be0c:	bd90      	pop	{r4, r7, pc}
 801be0e:	46c0      	nop			@ (mov r8, r8)
 801be10:	200118cc 	.word	0x200118cc

0801be14 <_ux_device_stack_control_request_process>:
/*                                            added printer support,      */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_control_request_process(UX_SLAVE_TRANSFER *transfer_request)
{
 801be14:	b5f0      	push	{r4, r5, r6, r7, lr}
 801be16:	b09d      	sub	sp, #116	@ 0x74
 801be18:	af02      	add	r7, sp, #8
 801be1a:	6078      	str	r0, [r7, #4]
ULONG                       request;
ULONG                       request_value;
ULONG                       request_index;
ULONG                       request_length;
ULONG                       class_index;
UINT                        status =  UX_ERROR;
 801be1c:	23ff      	movs	r3, #255	@ 0xff
 801be1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
UX_SLAVE_ENDPOINT           *endpoint;
ULONG                       application_data_length;

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801be20:	4ba1      	ldr	r3, [pc, #644]	@ (801c0a8 <_ux_device_stack_control_request_process+0x294>)
 801be22:	681b      	ldr	r3, [r3, #0]
 801be24:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801be26:	4ba0      	ldr	r3, [pc, #640]	@ (801c0a8 <_ux_device_stack_control_request_process+0x294>)
 801be28:	681b      	ldr	r3, [r3, #0]
 801be2a:	3320      	adds	r3, #32
 801be2c:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Ensure that the Setup request has been received correctly.  */
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 801be2e:	687b      	ldr	r3, [r7, #4]
 801be30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801be32:	2b00      	cmp	r3, #0
 801be34:	d000      	beq.n	801be38 <_ux_device_stack_control_request_process+0x24>
 801be36:	e132      	b.n	801c09e <_ux_device_stack_control_request_process+0x28a>
    {

        /* Seems so far, the Setup request is valid. Extract all fields of
           the request.  */
        request_type   =   *transfer_request -> ux_slave_transfer_request_setup;
 801be38:	687b      	ldr	r3, [r7, #4]
 801be3a:	2254      	movs	r2, #84	@ 0x54
 801be3c:	5c9b      	ldrb	r3, [r3, r2]
 801be3e:	667b      	str	r3, [r7, #100]	@ 0x64
        request        =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 801be40:	687b      	ldr	r3, [r7, #4]
 801be42:	2255      	movs	r2, #85	@ 0x55
 801be44:	5c9b      	ldrb	r3, [r3, r2]
 801be46:	653b      	str	r3, [r7, #80]	@ 0x50
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 801be48:	687b      	ldr	r3, [r7, #4]
 801be4a:	3354      	adds	r3, #84	@ 0x54
 801be4c:	3302      	adds	r3, #2
 801be4e:	0018      	movs	r0, r3
 801be50:	f7fc facb 	bl	80183ea <_ux_utility_short_get>
 801be54:	0003      	movs	r3, r0
 801be56:	64fb      	str	r3, [r7, #76]	@ 0x4c
        request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 801be58:	687b      	ldr	r3, [r7, #4]
 801be5a:	3354      	adds	r3, #84	@ 0x54
 801be5c:	3304      	adds	r3, #4
 801be5e:	0018      	movs	r0, r3
 801be60:	f7fc fac3 	bl	80183ea <_ux_utility_short_get>
 801be64:	0003      	movs	r3, r0
 801be66:	64bb      	str	r3, [r7, #72]	@ 0x48
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 801be68:	687b      	ldr	r3, [r7, #4]
 801be6a:	3354      	adds	r3, #84	@ 0x54
 801be6c:	3306      	adds	r3, #6
 801be6e:	0018      	movs	r0, r3
 801be70:	f7fc fabb 	bl	80183ea <_ux_utility_short_get>
 801be74:	0003      	movs	r3, r0
 801be76:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Filter for GET_DESCRIPTOR/SET_DESCRIPTOR commands. If the descriptor to be returned is not a standard descriptor,
           treat the command as a CLASS command.  */
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 801be78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801be7a:	2b06      	cmp	r3, #6
 801be7c:	d002      	beq.n	801be84 <_ux_device_stack_control_request_process+0x70>
 801be7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801be80:	2b07      	cmp	r3, #7
 801be82:	d10c      	bne.n	801be9e <_ux_device_stack_control_request_process+0x8a>
 801be84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801be86:	0a1b      	lsrs	r3, r3, #8
 801be88:	2260      	movs	r2, #96	@ 0x60
 801be8a:	4013      	ands	r3, r2
 801be8c:	d007      	beq.n	801be9e <_ux_device_stack_control_request_process+0x8a>
        {        

            /* This request is to be handled by the class layer.  */
            request_type &=  (UINT)~UX_REQUEST_TYPE;
 801be8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801be90:	2260      	movs	r2, #96	@ 0x60
 801be92:	4393      	bics	r3, r2
 801be94:	667b      	str	r3, [r7, #100]	@ 0x64
            request_type |= UX_REQUEST_TYPE_CLASS;
 801be96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801be98:	2220      	movs	r2, #32
 801be9a:	4313      	orrs	r3, r2
 801be9c:	667b      	str	r3, [r7, #100]	@ 0x64
        }                   

        /* Check if there is a vendor registered function at the application layer.  If the request
           is VENDOR and the request match, pass the request to the application.  */
        if ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR)
 801be9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bea0:	2260      	movs	r2, #96	@ 0x60
 801bea2:	4013      	ands	r3, r2
 801bea4:	2b40      	cmp	r3, #64	@ 0x40
 801bea6:	d139      	bne.n	801bf1c <_ux_device_stack_control_request_process+0x108>
        {

            /* Check the request demanded and compare it to the application registered one.  */
            if (request == _ux_system_slave -> ux_system_slave_device_vendor_request)
 801bea8:	4b7f      	ldr	r3, [pc, #508]	@ (801c0a8 <_ux_device_stack_control_request_process+0x294>)
 801beaa:	681a      	ldr	r2, [r3, #0]
 801beac:	23e4      	movs	r3, #228	@ 0xe4
 801beae:	005b      	lsls	r3, r3, #1
 801beb0:	58d3      	ldr	r3, [r2, r3]
 801beb2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801beb4:	429a      	cmp	r2, r3
 801beb6:	d131      	bne.n	801bf1c <_ux_device_stack_control_request_process+0x108>
            {

                /* This is a Microsoft extended function. It happens before the device is configured. 
                   The request is passed to the application directly.  */
                application_data_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 801beb8:	2380      	movs	r3, #128	@ 0x80
 801beba:	005b      	lsls	r3, r3, #1
 801bebc:	60fb      	str	r3, [r7, #12]
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 801bebe:	4b7a      	ldr	r3, [pc, #488]	@ (801c0a8 <_ux_device_stack_control_request_process+0x294>)
 801bec0:	681a      	ldr	r2, [r3, #0]
 801bec2:	23e6      	movs	r3, #230	@ 0xe6
 801bec4:	005b      	lsls	r3, r3, #1
 801bec6:	58d4      	ldr	r4, [r2, r3]
 801bec8:	687b      	ldr	r3, [r7, #4]
 801beca:	68db      	ldr	r3, [r3, #12]
 801becc:	6c7e      	ldr	r6, [r7, #68]	@ 0x44
 801bece:	6cbd      	ldr	r5, [r7, #72]	@ 0x48
 801bed0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801bed2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 801bed4:	220c      	movs	r2, #12
 801bed6:	18ba      	adds	r2, r7, r2
 801bed8:	9201      	str	r2, [sp, #4]
 801beda:	9300      	str	r3, [sp, #0]
 801bedc:	0033      	movs	r3, r6
 801bede:	002a      	movs	r2, r5
 801bee0:	47a0      	blx	r4
 801bee2:	0003      	movs	r3, r0
 801bee4:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                                                                            request_index, request_length, 
                                                                                            transfer_request -> ux_slave_transfer_request_data_pointer,
                                                                                            &application_data_length);

                /* Check the status from the application.  */
                if (status == UX_SUCCESS)
 801bee6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bee8:	2b00      	cmp	r3, #0
 801beea:	d110      	bne.n	801bf0e <_ux_device_stack_control_request_process+0xfa>
                {
                
                    /* Get the control endpoint associated with the device.  */
                    endpoint =  &device -> ux_slave_device_control_endpoint;
 801beec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801beee:	333c      	adds	r3, #60	@ 0x3c
 801bef0:	643b      	str	r3, [r7, #64]	@ 0x40
    
                    /* Get the pointer to the transfer request associated with the control endpoint.  */
                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801bef2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801bef4:	3330      	adds	r3, #48	@ 0x30
 801bef6:	607b      	str	r3, [r7, #4]
    
                    /* Set the direction to OUT.  */
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801bef8:	687b      	ldr	r3, [r7, #4]
 801befa:	2203      	movs	r2, #3
 801befc:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Perform the data transfer.  */
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 801befe:	68f9      	ldr	r1, [r7, #12]
 801bf00:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801bf02:	687b      	ldr	r3, [r7, #4]
 801bf04:	0018      	movs	r0, r3
 801bf06:	f001 f869 	bl	801cfdc <_ux_device_stack_transfer_request>

                    /* We are done here.  */
                    return(UX_SUCCESS);
 801bf0a:	2300      	movs	r3, #0
 801bf0c:	e0c8      	b.n	801c0a0 <_ux_device_stack_control_request_process+0x28c>
                }
                else
                {

                    /* The application did not like the vendor command format, stall the control endpoint.  */
                    _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801bf0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801bf10:	333c      	adds	r3, #60	@ 0x3c
 801bf12:	0018      	movs	r0, r3
 801bf14:	f000 fb76 	bl	801c604 <_ux_device_stack_endpoint_stall>
                    
                    /* We are done here.  */
                    return(UX_SUCCESS);
 801bf18:	2300      	movs	r3, #0
 801bf1a:	e0c1      	b.n	801c0a0 <_ux_device_stack_control_request_process+0x28c>
            }
        }

        /* Check the destination of the request. If the request is of type CLASS or VENDOR_SPECIFIC,
           the function has to be passed to the class layer.  */
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801bf1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bf1e:	2260      	movs	r2, #96	@ 0x60
 801bf20:	4013      	ands	r3, r2
 801bf22:	2b20      	cmp	r3, #32
 801bf24:	d004      	beq.n	801bf30 <_ux_device_stack_control_request_process+0x11c>
            ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR))
 801bf26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bf28:	2260      	movs	r2, #96	@ 0x60
 801bf2a:	4013      	ands	r3, r2
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801bf2c:	2b40      	cmp	r3, #64	@ 0x40
 801bf2e:	d150      	bne.n	801bfd2 <_ux_device_stack_control_request_process+0x1be>
        {

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 801bf30:	2310      	movs	r3, #16
 801bf32:	18fb      	adds	r3, r7, r3
 801bf34:	2204      	movs	r2, #4
 801bf36:	601a      	str	r2, [r3, #0]

            /* We need to find which class this request is for.  */
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801bf38:	2300      	movs	r3, #0
 801bf3a:	663b      	str	r3, [r7, #96]	@ 0x60
 801bf3c:	e03a      	b.n	801bfb4 <_ux_device_stack_control_request_process+0x1a0>
            {

                /* Get the class for the interface.  */
                class =  _ux_system_slave -> ux_system_slave_interface_class_array[class_index];
 801bf3e:	4b5a      	ldr	r3, [pc, #360]	@ (801c0a8 <_ux_device_stack_control_request_process+0x294>)
 801bf40:	681b      	ldr	r3, [r3, #0]
 801bf42:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801bf44:	3258      	adds	r2, #88	@ 0x58
 801bf46:	0092      	lsls	r2, r2, #2
 801bf48:	58d3      	ldr	r3, [r2, r3]
 801bf4a:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* If class is not ready, try next.  */
                if (class == UX_NULL)
 801bf4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bf4e:	2b00      	cmp	r3, #0
 801bf50:	d02a      	beq.n	801bfa8 <_ux_device_stack_control_request_process+0x194>
                    continue;

                /* Is the request target to an interface?  */
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 801bf52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bf54:	2203      	movs	r2, #3
 801bf56:	4013      	ands	r3, r2
 801bf58:	2b01      	cmp	r3, #1
 801bf5a:	d116      	bne.n	801bf8a <_ux_device_stack_control_request_process+0x176>
                       the request is for. So if the current index does not match 
                       the request index, we should go to the next one.  */
                    /* For printer class (0x07) GET_DEVICE_ID (0x00) the high byte of 
                       wIndex is interface index (for recommended index sequence the interface
                       number is same as interface index inside configuration).  */
                    if (((request_index & 0xFF) != class_index) ||
 801bf5c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801bf5e:	22ff      	movs	r2, #255	@ 0xff
 801bf60:	4013      	ands	r3, r2
 801bf62:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801bf64:	429a      	cmp	r2, r3
 801bf66:	d121      	bne.n	801bfac <_ux_device_stack_control_request_process+0x198>
                        ((class -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07) &&
 801bf68:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801bf6a:	2388      	movs	r3, #136	@ 0x88
 801bf6c:	005b      	lsls	r3, r3, #1
 801bf6e:	58d3      	ldr	r3, [r2, r3]
 801bf70:	6a1b      	ldr	r3, [r3, #32]
                    if (((request_index & 0xFF) != class_index) ||
 801bf72:	2b07      	cmp	r3, #7
 801bf74:	d109      	bne.n	801bf8a <_ux_device_stack_control_request_process+0x176>
                        ((class -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07) &&
 801bf76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bf78:	2b00      	cmp	r3, #0
 801bf7a:	d106      	bne.n	801bf8a <_ux_device_stack_control_request_process+0x176>
                         (request == 0x00) &&
                         *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX + 1) != class_index))
 801bf7c:	687b      	ldr	r3, [r7, #4]
 801bf7e:	2259      	movs	r2, #89	@ 0x59
 801bf80:	5c9b      	ldrb	r3, [r3, r2]
 801bf82:	001a      	movs	r2, r3
                         (request == 0x00) &&
 801bf84:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bf86:	4293      	cmp	r3, r2
 801bf88:	d110      	bne.n	801bfac <_ux_device_stack_control_request_process+0x198>
                        continue;
                }

                /* Memorize the class in the command.  */
                class_command.ux_slave_class_command_class_ptr = class;
 801bf8a:	2110      	movs	r1, #16
 801bf8c:	187b      	adds	r3, r7, r1
 801bf8e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801bf90:	621a      	str	r2, [r3, #32]

                /* We have found a potential candidate. Call this registered class entry function.  */
                status = class -> ux_slave_class_entry_function(&class_command);
 801bf92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bf94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801bf96:	187a      	adds	r2, r7, r1
 801bf98:	0010      	movs	r0, r2
 801bf9a:	4798      	blx	r3
 801bf9c:	0003      	movs	r3, r0
 801bf9e:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* The status simply tells us if the registered class handled the 
                   command - if there was an issue processing the command, it would've 
                   stalled the control endpoint, notifying the host (and not us).  */
                if (status == UX_SUCCESS)
 801bfa0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bfa2:	2b00      	cmp	r3, #0
 801bfa4:	d00a      	beq.n	801bfbc <_ux_device_stack_control_request_process+0x1a8>
 801bfa6:	e002      	b.n	801bfae <_ux_device_stack_control_request_process+0x19a>
                    continue;
 801bfa8:	46c0      	nop			@ (mov r8, r8)
 801bfaa:	e000      	b.n	801bfae <_ux_device_stack_control_request_process+0x19a>
                        continue;
 801bfac:	46c0      	nop			@ (mov r8, r8)
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801bfae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bfb0:	3301      	adds	r3, #1
 801bfb2:	663b      	str	r3, [r7, #96]	@ 0x60
 801bfb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bfb6:	2b0f      	cmp	r3, #15
 801bfb8:	d9c1      	bls.n	801bf3e <_ux_device_stack_control_request_process+0x12a>
 801bfba:	e000      	b.n	801bfbe <_ux_device_stack_control_request_process+0x1aa>

                    /* We are done, break the loop!  */
                    break;
 801bfbc:	46c0      	nop			@ (mov r8, r8)

                /* Not handled, try next.  */
            }

            /* If no class handled the command, then we have an error here.  */
            if (status != UX_SUCCESS)
 801bfbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bfc0:	2b00      	cmp	r3, #0
 801bfc2:	d004      	beq.n	801bfce <_ux_device_stack_control_request_process+0x1ba>

                /* We stall the command (request not supported).  */
                _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801bfc4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801bfc6:	333c      	adds	r3, #60	@ 0x3c
 801bfc8:	0018      	movs	r0, r3
 801bfca:	f000 fb1b 	bl	801c604 <_ux_device_stack_endpoint_stall>

            /* We are done for class/vendor request.  */
            return(status);
 801bfce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bfd0:	e066      	b.n	801c0a0 <_ux_device_stack_control_request_process+0x28c>
        }

        /* At this point, the request must be a standard request that the device stack should handle.  */
        switch (request)
 801bfd2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bfd4:	2b0c      	cmp	r3, #12
 801bfd6:	d857      	bhi.n	801c088 <_ux_device_stack_control_request_process+0x274>
 801bfd8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bfda:	009a      	lsls	r2, r3, #2
 801bfdc:	4b33      	ldr	r3, [pc, #204]	@ (801c0ac <_ux_device_stack_control_request_process+0x298>)
 801bfde:	18d3      	adds	r3, r2, r3
 801bfe0:	681b      	ldr	r3, [r3, #0]
 801bfe2:	469f      	mov	pc, r3
        {

        case UX_GET_STATUS:

            status =  _ux_device_stack_get_status(request_type, request_index, request_length);
 801bfe4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801bfe6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801bfe8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bfea:	0018      	movs	r0, r3
 801bfec:	f000 fb40 	bl	801c670 <_ux_device_stack_get_status>
 801bff0:	0003      	movs	r3, r0
 801bff2:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801bff4:	e04b      	b.n	801c08e <_ux_device_stack_control_request_process+0x27a>

        case UX_CLEAR_FEATURE:

            status =  _ux_device_stack_clear_feature(request_type, request_value, request_index);
 801bff6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801bff8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801bffa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801bffc:	0018      	movs	r0, r3
 801bffe:	f7ff fc49 	bl	801b894 <_ux_device_stack_clear_feature>
 801c002:	0003      	movs	r3, r0
 801c004:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c006:	e042      	b.n	801c08e <_ux_device_stack_control_request_process+0x27a>

        case UX_SET_FEATURE:

            status =  _ux_device_stack_set_feature(request_type, request_value, request_index);
 801c008:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801c00a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c00c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c00e:	0018      	movs	r0, r3
 801c010:	f000 ff3c 	bl	801ce8c <_ux_device_stack_set_feature>
 801c014:	0003      	movs	r3, r0
 801c016:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c018:	e039      	b.n	801c08e <_ux_device_stack_control_request_process+0x27a>

        case UX_SET_ADDRESS:
        
            /* Memorize the address. Some controllers memorize the address here. Some don't.  */
            dcd -> ux_slave_dcd_device_address =  request_value;
 801c01a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c01c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c01e:	615a      	str	r2, [r3, #20]

            /* Force the new address.  */
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 801c020:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c022:	699b      	ldr	r3, [r3, #24]
 801c024:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c026:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801c028:	2111      	movs	r1, #17
 801c02a:	4798      	blx	r3
 801c02c:	0003      	movs	r3, r0
 801c02e:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c030:	e02d      	b.n	801c08e <_ux_device_stack_control_request_process+0x27a>

        case UX_GET_DESCRIPTOR:

            status =  _ux_device_stack_descriptor_send(request_value, request_index, request_length);
 801c032:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c034:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801c036:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c038:	0018      	movs	r0, r3
 801c03a:	f000 f839 	bl	801c0b0 <_ux_device_stack_descriptor_send>
 801c03e:	0003      	movs	r3, r0
 801c040:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c042:	e024      	b.n	801c08e <_ux_device_stack_control_request_process+0x27a>

        case UX_SET_DESCRIPTOR:

            status = UX_FUNCTION_NOT_SUPPORTED;
 801c044:	2354      	movs	r3, #84	@ 0x54
 801c046:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c048:	e021      	b.n	801c08e <_ux_device_stack_control_request_process+0x27a>

        case UX_GET_CONFIGURATION:

            status =  _ux_device_stack_configuration_get();
 801c04a:	f7ff fc83 	bl	801b954 <_ux_device_stack_configuration_get>
 801c04e:	0003      	movs	r3, r0
 801c050:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c052:	e01c      	b.n	801c08e <_ux_device_stack_control_request_process+0x27a>

        case UX_SET_CONFIGURATION:

            status =  _ux_device_stack_configuration_set(request_value);
 801c054:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c056:	0018      	movs	r0, r3
 801c058:	f7ff fca2 	bl	801b9a0 <_ux_device_stack_configuration_set>
 801c05c:	0003      	movs	r3, r0
 801c05e:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c060:	e015      	b.n	801c08e <_ux_device_stack_control_request_process+0x27a>

        case UX_GET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_get(request_index);
 801c062:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c064:	0018      	movs	r0, r3
 801c066:	f7ff f8df 	bl	801b228 <_ux_device_stack_alternate_setting_get>
 801c06a:	0003      	movs	r3, r0
 801c06c:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c06e:	e00e      	b.n	801c08e <_ux_device_stack_control_request_process+0x27a>
                
        case UX_SET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_set(request_index,request_value);
 801c070:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c072:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c074:	0011      	movs	r1, r2
 801c076:	0018      	movs	r0, r3
 801c078:	f7ff f916 	bl	801b2a8 <_ux_device_stack_alternate_setting_set>
 801c07c:	0003      	movs	r3, r0
 801c07e:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c080:	e005      	b.n	801c08e <_ux_device_stack_control_request_process+0x27a>
                

        case UX_SYNCH_FRAME:

            status = UX_SUCCESS;
 801c082:	2300      	movs	r3, #0
 801c084:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c086:	e002      	b.n	801c08e <_ux_device_stack_control_request_process+0x27a>

        default :

            status = UX_FUNCTION_NOT_SUPPORTED;
 801c088:	2354      	movs	r3, #84	@ 0x54
 801c08a:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c08c:	46c0      	nop			@ (mov r8, r8)
        }

        if (status != UX_SUCCESS)
 801c08e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c090:	2b00      	cmp	r3, #0
 801c092:	d004      	beq.n	801c09e <_ux_device_stack_control_request_process+0x28a>

            /* Stall the control endpoint to issue protocol error. */
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801c094:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c096:	333c      	adds	r3, #60	@ 0x3c
 801c098:	0018      	movs	r0, r3
 801c09a:	f000 fab3 	bl	801c604 <_ux_device_stack_endpoint_stall>
    }

    /* Return the function status.  */
    return(status);
 801c09e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 801c0a0:	0018      	movs	r0, r3
 801c0a2:	46bd      	mov	sp, r7
 801c0a4:	b01b      	add	sp, #108	@ 0x6c
 801c0a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c0a8:	200118cc 	.word	0x200118cc
 801c0ac:	0801f270 	.word	0x0801f270

0801c0b0 <_ux_device_stack_descriptor_send>:
/*                                            added BOS support,          */
/*                                            resulting in version 6.1.3  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_descriptor_send(ULONG descriptor_type, ULONG request_index, ULONG host_length)
{
 801c0b0:	b590      	push	{r4, r7, lr}
 801c0b2:	b0a3      	sub	sp, #140	@ 0x8c
 801c0b4:	af00      	add	r7, sp, #0
 801c0b6:	60f8      	str	r0, [r7, #12]
 801c0b8:	60b9      	str	r1, [r7, #8]
 801c0ba:	607a      	str	r2, [r7, #4]
UCHAR                           *device_framework;
UCHAR                           *device_framework_end;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
ULONG                           target_descriptor_length;
UINT                            status =  UX_ERROR;
 801c0bc:	23ff      	movs	r3, #255	@ 0xff
 801c0be:	673b      	str	r3, [r7, #112]	@ 0x70

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_DESCRIPTOR_SEND, descriptor_type, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c0c0:	4bde      	ldr	r3, [pc, #888]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c0c2:	681b      	ldr	r3, [r3, #0]
 801c0c4:	65fb      	str	r3, [r7, #92]	@ 0x5c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c0c6:	4bdd      	ldr	r3, [pc, #884]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c0c8:	681b      	ldr	r3, [r3, #0]
 801c0ca:	3320      	adds	r3, #32
 801c0cc:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801c0ce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c0d0:	333c      	adds	r3, #60	@ 0x3c
 801c0d2:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801c0d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c0d6:	3330      	adds	r3, #48	@ 0x30
 801c0d8:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801c0da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c0dc:	2203      	movs	r2, #3
 801c0de:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Isolate the descriptor index.  */
    descriptor_index =  descriptor_type & 0xff;
 801c0e0:	68fb      	ldr	r3, [r7, #12]
 801c0e2:	22ff      	movs	r2, #255	@ 0xff
 801c0e4:	4013      	ands	r3, r2
 801c0e6:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Reset the parsed index.  */
    parsed_descriptor_index =  0;
 801c0e8:	2300      	movs	r3, #0
 801c0ea:	2284      	movs	r2, #132	@ 0x84
 801c0ec:	18ba      	adds	r2, r7, r2
 801c0ee:	6013      	str	r3, [r2, #0]

    /* Shift the descriptor type in the low byte field.  */
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 801c0f0:	68fb      	ldr	r3, [r7, #12]
 801c0f2:	0a1b      	lsrs	r3, r3, #8
 801c0f4:	b2db      	uxtb	r3, r3
 801c0f6:	60fb      	str	r3, [r7, #12]

    /* Default descriptor length is host length.  */
    length =  host_length;
 801c0f8:	687b      	ldr	r3, [r7, #4]
 801c0fa:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 801c0fc:	68fb      	ldr	r3, [r7, #12]
 801c0fe:	2b0f      	cmp	r3, #15
 801c100:	d900      	bls.n	801c104 <_ux_device_stack_descriptor_send+0x54>
 801c102:	e20c      	b.n	801c51e <_ux_device_stack_descriptor_send+0x46e>
 801c104:	68fb      	ldr	r3, [r7, #12]
 801c106:	009a      	lsls	r2, r3, #2
 801c108:	4bcd      	ldr	r3, [pc, #820]	@ (801c440 <_ux_device_stack_descriptor_send+0x390>)
 801c10a:	18d3      	adds	r3, r2, r3
 801c10c:	681b      	ldr	r3, [r3, #0]
 801c10e:	469f      	mov	pc, r3
    {

    case UX_DEVICE_DESCRIPTOR_ITEM:

		/* Setup device descriptor length.  */
        if (host_length > UX_DEVICE_DESCRIPTOR_LENGTH)
 801c110:	687b      	ldr	r3, [r7, #4]
 801c112:	2b12      	cmp	r3, #18
 801c114:	d901      	bls.n	801c11a <_ux_device_stack_descriptor_send+0x6a>
            length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 801c116:	2312      	movs	r3, #18
 801c118:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Fall through.  */
    case UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM:

        /* Setup qualifier descriptor length.  */
        if (descriptor_type == UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM &&
 801c11a:	68fb      	ldr	r3, [r7, #12]
 801c11c:	2b06      	cmp	r3, #6
 801c11e:	d104      	bne.n	801c12a <_ux_device_stack_descriptor_send+0x7a>
 801c120:	687b      	ldr	r3, [r7, #4]
 801c122:	2b0a      	cmp	r3, #10
 801c124:	d901      	bls.n	801c12a <_ux_device_stack_descriptor_send+0x7a>
            host_length > UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH)
            length =  UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH;
 801c126:	230a      	movs	r3, #10
 801c128:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Fall through.  */
    case UX_OTG_DESCRIPTOR_ITEM:

        /* Setup OTG descriptor length.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM &&
 801c12a:	68fb      	ldr	r3, [r7, #12]
 801c12c:	2b09      	cmp	r3, #9
 801c12e:	d104      	bne.n	801c13a <_ux_device_stack_descriptor_send+0x8a>
 801c130:	687b      	ldr	r3, [r7, #4]
 801c132:	2b05      	cmp	r3, #5
 801c134:	d901      	bls.n	801c13a <_ux_device_stack_descriptor_send+0x8a>
            host_length > UX_OTG_DESCRIPTOR_LENGTH)
            length =  UX_OTG_DESCRIPTOR_LENGTH;
 801c136:	2305      	movs	r3, #5
 801c138:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* We may or may not have a device qualifier descriptor.  */
        device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801c13a:	4bc0      	ldr	r3, [pc, #768]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c13c:	681a      	ldr	r2, [r3, #0]
 801c13e:	2394      	movs	r3, #148	@ 0x94
 801c140:	005b      	lsls	r3, r3, #1
 801c142:	58d3      	ldr	r3, [r2, r3]
 801c144:	2180      	movs	r1, #128	@ 0x80
 801c146:	187a      	adds	r2, r7, r1
 801c148:	6013      	str	r3, [r2, #0]
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801c14a:	4bbc      	ldr	r3, [pc, #752]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c14c:	681a      	ldr	r2, [r3, #0]
 801c14e:	2396      	movs	r3, #150	@ 0x96
 801c150:	005b      	lsls	r3, r3, #1
 801c152:	58d3      	ldr	r3, [r2, r3]
 801c154:	67bb      	str	r3, [r7, #120]	@ 0x78
        device_framework_end = device_framework + device_framework_length;
 801c156:	187b      	adds	r3, r7, r1
 801c158:	681a      	ldr	r2, [r3, #0]
 801c15a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801c15c:	18d3      	adds	r3, r2, r3
 801c15e:	67fb      	str	r3, [r7, #124]	@ 0x7c

        /* Parse the device framework and locate a device qualifier descriptor.  */
        while (device_framework < device_framework_end)
 801c160:	e029      	b.n	801c1b6 <_ux_device_stack_descriptor_send+0x106>
        {

            /* Get descriptor length.  */
            descriptor_length =  (ULONG) *device_framework;
 801c162:	2180      	movs	r1, #128	@ 0x80
 801c164:	187b      	adds	r3, r7, r1
 801c166:	681b      	ldr	r3, [r3, #0]
 801c168:	781b      	ldrb	r3, [r3, #0]
 801c16a:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Check if this is a descriptor expected.  */
            if (*(device_framework + 1) == descriptor_type)
 801c16c:	187b      	adds	r3, r7, r1
 801c16e:	681b      	ldr	r3, [r3, #0]
 801c170:	3301      	adds	r3, #1
 801c172:	781b      	ldrb	r3, [r3, #0]
 801c174:	001a      	movs	r2, r3
 801c176:	68fb      	ldr	r3, [r7, #12]
 801c178:	4293      	cmp	r3, r2
 801c17a:	d111      	bne.n	801c1a0 <_ux_device_stack_descriptor_send+0xf0>
            {

                /* Copy the device descriptor into the transfer request memory.  */
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801c17c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c17e:	68db      	ldr	r3, [r3, #12]
 801c180:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801c182:	1879      	adds	r1, r7, r1
 801c184:	6809      	ldr	r1, [r1, #0]
 801c186:	0018      	movs	r0, r3
 801c188:	f7fb ff62 	bl	8018050 <_ux_utility_memory_copy>
                                                device_framework, length); /* Use case of memcpy is verified. */

                /* Perform the data transfer.  */
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c18c:	687a      	ldr	r2, [r7, #4]
 801c18e:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801c190:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c192:	0018      	movs	r0, r3
 801c194:	f000 ff22 	bl	801cfdc <_ux_device_stack_transfer_request>
 801c198:	0003      	movs	r3, r0
 801c19a:	673b      	str	r3, [r7, #112]	@ 0x70
                break;
 801c19c:	46c0      	nop			@ (mov r8, r8)
            device_framework_length -=  descriptor_length;

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
        }
        break;
 801c19e:	e1c9      	b.n	801c534 <_ux_device_stack_descriptor_send+0x484>
            device_framework_length -=  descriptor_length;
 801c1a0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801c1a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c1a4:	1ad3      	subs	r3, r2, r3
 801c1a6:	67bb      	str	r3, [r7, #120]	@ 0x78
            device_framework +=  descriptor_length;
 801c1a8:	2180      	movs	r1, #128	@ 0x80
 801c1aa:	187b      	adds	r3, r7, r1
 801c1ac:	681a      	ldr	r2, [r3, #0]
 801c1ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c1b0:	18d3      	adds	r3, r2, r3
 801c1b2:	187a      	adds	r2, r7, r1
 801c1b4:	6013      	str	r3, [r2, #0]
        while (device_framework < device_framework_end)
 801c1b6:	2380      	movs	r3, #128	@ 0x80
 801c1b8:	18fb      	adds	r3, r7, r3
 801c1ba:	681a      	ldr	r2, [r3, #0]
 801c1bc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801c1be:	429a      	cmp	r2, r3
 801c1c0:	d3cf      	bcc.n	801c162 <_ux_device_stack_descriptor_send+0xb2>
        break;
 801c1c2:	e1b7      	b.n	801c534 <_ux_device_stack_descriptor_send+0x484>
#endif
    case UX_OTHER_SPEED_DESCRIPTOR_ITEM:
        /* Fall through.  */
    case UX_CONFIGURATION_DESCRIPTOR_ITEM:

        if (descriptor_type == UX_OTHER_SPEED_DESCRIPTOR_ITEM)
 801c1c4:	68fb      	ldr	r3, [r7, #12]
 801c1c6:	2b07      	cmp	r3, #7
 801c1c8:	d113      	bne.n	801c1f2 <_ux_device_stack_descriptor_send+0x142>
        {

            /* This request is used by the host to find out the capability of this device
            if it was running at full speed. The behavior is the same as in a GET_CONFIGURATIOn descriptor
            but we do not use the current device framework but rather the full speed framework. */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801c1ca:	4b9c      	ldr	r3, [pc, #624]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c1cc:	681a      	ldr	r2, [r3, #0]
 801c1ce:	2398      	movs	r3, #152	@ 0x98
 801c1d0:	005b      	lsls	r3, r3, #1
 801c1d2:	58d3      	ldr	r3, [r2, r3]
 801c1d4:	2180      	movs	r1, #128	@ 0x80
 801c1d6:	187a      	adds	r2, r7, r1
 801c1d8:	6013      	str	r3, [r2, #0]
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801c1da:	4b98      	ldr	r3, [pc, #608]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c1dc:	681a      	ldr	r2, [r3, #0]
 801c1de:	239a      	movs	r3, #154	@ 0x9a
 801c1e0:	005b      	lsls	r3, r3, #1
 801c1e2:	58d3      	ldr	r3, [r2, r3]
 801c1e4:	67bb      	str	r3, [r7, #120]	@ 0x78
            device_framework_end = device_framework + device_framework_length;
 801c1e6:	187b      	adds	r3, r7, r1
 801c1e8:	681a      	ldr	r2, [r3, #0]
 801c1ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801c1ec:	18d3      	adds	r3, r2, r3
 801c1ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801c1f0:	e05b      	b.n	801c2aa <_ux_device_stack_descriptor_send+0x1fa>
        else
        {

            /* We may have multiple configurations !, the index will tell us what
            configuration descriptor we need to return.  */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801c1f2:	4b92      	ldr	r3, [pc, #584]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c1f4:	681a      	ldr	r2, [r3, #0]
 801c1f6:	2394      	movs	r3, #148	@ 0x94
 801c1f8:	005b      	lsls	r3, r3, #1
 801c1fa:	58d3      	ldr	r3, [r2, r3]
 801c1fc:	2180      	movs	r1, #128	@ 0x80
 801c1fe:	187a      	adds	r2, r7, r1
 801c200:	6013      	str	r3, [r2, #0]
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801c202:	4b8e      	ldr	r3, [pc, #568]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c204:	681a      	ldr	r2, [r3, #0]
 801c206:	2396      	movs	r3, #150	@ 0x96
 801c208:	005b      	lsls	r3, r3, #1
 801c20a:	58d3      	ldr	r3, [r2, r3]
 801c20c:	67bb      	str	r3, [r7, #120]	@ 0x78
            device_framework_end = device_framework + device_framework_length;
 801c20e:	187b      	adds	r3, r7, r1
 801c210:	681a      	ldr	r2, [r3, #0]
 801c212:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801c214:	18d3      	adds	r3, r2, r3
 801c216:	67fb      	str	r3, [r7, #124]	@ 0x7c
        }

        /* Parse the device framework and locate a configuration descriptor.  */
        while (device_framework < device_framework_end)
 801c218:	e047      	b.n	801c2aa <_ux_device_stack_descriptor_send+0x1fa>
        {

            /* Get descriptor length. */
            descriptor_length =  (ULONG) *device_framework;
 801c21a:	2280      	movs	r2, #128	@ 0x80
 801c21c:	18bb      	adds	r3, r7, r2
 801c21e:	681b      	ldr	r3, [r3, #0]
 801c220:	781b      	ldrb	r3, [r3, #0]
 801c222:	647b      	str	r3, [r7, #68]	@ 0x44

#ifndef UX_BOS_SUPPORT_DISABLE

            /* Check if we are finding BOS descriptor.  */
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 801c224:	68fb      	ldr	r3, [r7, #12]
 801c226:	2b0f      	cmp	r3, #15
 801c228:	d113      	bne.n	801c252 <_ux_device_stack_descriptor_send+0x1a2>
            {
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 801c22a:	18bb      	adds	r3, r7, r2
 801c22c:	681b      	ldr	r3, [r3, #0]
 801c22e:	3301      	adds	r3, #1
 801c230:	781b      	ldrb	r3, [r3, #0]
 801c232:	2b0f      	cmp	r3, #15
 801c234:	d12e      	bne.n	801c294 <_ux_device_stack_descriptor_send+0x1e4>
                {

                    /* Parse the BOS descriptor.  */
                    _ux_utility_descriptor_parse(device_framework,
 801c236:	2414      	movs	r4, #20
 801c238:	193b      	adds	r3, r7, r4
 801c23a:	4982      	ldr	r1, [pc, #520]	@ (801c444 <_ux_device_stack_descriptor_send+0x394>)
 801c23c:	18ba      	adds	r2, r7, r2
 801c23e:	6810      	ldr	r0, [r2, #0]
 801c240:	2204      	movs	r2, #4
 801c242:	f7fb fc96 	bl	8017b72 <_ux_utility_descriptor_parse>
                                _ux_system_bos_descriptor_structure,
                                UX_BOS_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &bos_descriptor);

                    /* Get the length of entire BOS descriptor.  */
                    target_descriptor_length = bos_descriptor.wTotalLength;
 801c246:	193b      	adds	r3, r7, r4
 801c248:	689b      	ldr	r3, [r3, #8]
 801c24a:	677b      	str	r3, [r7, #116]	@ 0x74

                    /* Descriptor is found.  */
                    status = UX_SUCCESS;
 801c24c:	2300      	movs	r3, #0
 801c24e:	673b      	str	r3, [r7, #112]	@ 0x70
                    break;
 801c250:	e031      	b.n	801c2b6 <_ux_device_stack_descriptor_send+0x206>

                /* Check if this is a configuration descriptor.  We are cheating here. Instead of creating
                a OTHER SPEED descriptor, we simply scan the configuration descriptor for the Full Speed
                framework and return this configuration after we manually changed the configuration descriptor
                item into a Other Speed Descriptor. */
                if (*(device_framework + 1) == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801c252:	2080      	movs	r0, #128	@ 0x80
 801c254:	183b      	adds	r3, r7, r0
 801c256:	681b      	ldr	r3, [r3, #0]
 801c258:	3301      	adds	r3, #1
 801c25a:	781b      	ldrb	r3, [r3, #0]
 801c25c:	2b02      	cmp	r3, #2
 801c25e:	d119      	bne.n	801c294 <_ux_device_stack_descriptor_send+0x1e4>
                {

                    /* Check the index. It must be the same as the one requested.  */
                    if (parsed_descriptor_index == descriptor_index)
 801c260:	2384      	movs	r3, #132	@ 0x84
 801c262:	18fb      	adds	r3, r7, r3
 801c264:	681a      	ldr	r2, [r3, #0]
 801c266:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c268:	429a      	cmp	r2, r3
 801c26a:	d10d      	bne.n	801c288 <_ux_device_stack_descriptor_send+0x1d8>
                    {

                        /* Parse the configuration descriptor. */
                        _ux_utility_descriptor_parse(device_framework,
 801c26c:	2424      	movs	r4, #36	@ 0x24
 801c26e:	193b      	adds	r3, r7, r4
 801c270:	4975      	ldr	r1, [pc, #468]	@ (801c448 <_ux_device_stack_descriptor_send+0x398>)
 801c272:	183a      	adds	r2, r7, r0
 801c274:	6810      	ldr	r0, [r2, #0]
 801c276:	2208      	movs	r2, #8
 801c278:	f7fb fc7b 	bl	8017b72 <_ux_utility_descriptor_parse>
                                    _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &configuration_descriptor);

                        /* Get the length of entire configuration descriptor.  */
                        target_descriptor_length = configuration_descriptor.wTotalLength;
 801c27c:	193b      	adds	r3, r7, r4
 801c27e:	689b      	ldr	r3, [r3, #8]
 801c280:	677b      	str	r3, [r7, #116]	@ 0x74

                        /* Descriptor is found.  */
                        status = UX_SUCCESS;
 801c282:	2300      	movs	r3, #0
 801c284:	673b      	str	r3, [r7, #112]	@ 0x70
                        break;
 801c286:	e016      	b.n	801c2b6 <_ux_device_stack_descriptor_send+0x206>
                    }
                    else
                    {

                        /* There may be more configuration descriptors in this framework.  */
                        parsed_descriptor_index++;
 801c288:	2284      	movs	r2, #132	@ 0x84
 801c28a:	18bb      	adds	r3, r7, r2
 801c28c:	681b      	ldr	r3, [r3, #0]
 801c28e:	3301      	adds	r3, #1
 801c290:	18ba      	adds	r2, r7, r2
 801c292:	6013      	str	r3, [r2, #0]
                    }
                }
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 801c294:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801c296:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c298:	1ad3      	subs	r3, r2, r3
 801c29a:	67bb      	str	r3, [r7, #120]	@ 0x78

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801c29c:	2180      	movs	r1, #128	@ 0x80
 801c29e:	187b      	adds	r3, r7, r1
 801c2a0:	681a      	ldr	r2, [r3, #0]
 801c2a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c2a4:	18d3      	adds	r3, r2, r3
 801c2a6:	187a      	adds	r2, r7, r1
 801c2a8:	6013      	str	r3, [r2, #0]
        while (device_framework < device_framework_end)
 801c2aa:	2380      	movs	r3, #128	@ 0x80
 801c2ac:	18fb      	adds	r3, r7, r3
 801c2ae:	681a      	ldr	r2, [r3, #0]
 801c2b0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801c2b2:	429a      	cmp	r2, r3
 801c2b4:	d3b1      	bcc.n	801c21a <_ux_device_stack_descriptor_send+0x16a>
        }

        /* Send the descriptor.  */
        if (status == UX_SUCCESS)
 801c2b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801c2b8:	2b00      	cmp	r3, #0
 801c2ba:	d000      	beq.n	801c2be <_ux_device_stack_descriptor_send+0x20e>
 801c2bc:	e137      	b.n	801c52e <_ux_device_stack_descriptor_send+0x47e>
        {

            /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
                and do not return more than what is allowed.  */
            if (target_descriptor_length < host_length)
 801c2be:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801c2c0:	687b      	ldr	r3, [r7, #4]
 801c2c2:	429a      	cmp	r2, r3
 801c2c4:	d202      	bcs.n	801c2cc <_ux_device_stack_descriptor_send+0x21c>
                length =  target_descriptor_length;
 801c2c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801c2c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801c2ca:	e001      	b.n	801c2d0 <_ux_device_stack_descriptor_send+0x220>
            else
                length =  host_length;
 801c2cc:	687b      	ldr	r3, [r7, #4]
 801c2ce:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Check buffer length, since total descriptors length may exceed buffer...  */
            if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801c2d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801c2d2:	2380      	movs	r3, #128	@ 0x80
 801c2d4:	005b      	lsls	r3, r3, #1
 801c2d6:	429a      	cmp	r2, r3
 801c2d8:	d90d      	bls.n	801c2f6 <_ux_device_stack_descriptor_send+0x246>
            {
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801c2da:	2212      	movs	r2, #18
 801c2dc:	2109      	movs	r1, #9
 801c2de:	2002      	movs	r0, #2
 801c2e0:	f7fb fb58 	bl	8017994 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c2e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c2e6:	699b      	ldr	r3, [r3, #24]
 801c2e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c2ea:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801c2ec:	2114      	movs	r1, #20
 801c2ee:	4798      	blx	r3
 801c2f0:	0003      	movs	r3, r0
 801c2f2:	673b      	str	r3, [r7, #112]	@ 0x70
                break;
 801c2f4:	e11e      	b.n	801c534 <_ux_device_stack_descriptor_send+0x484>
            }

            /* Copy the device descriptor into the transfer request memory.  */
            _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801c2f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c2f8:	68db      	ldr	r3, [r3, #12]
 801c2fa:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801c2fc:	2180      	movs	r1, #128	@ 0x80
 801c2fe:	1879      	adds	r1, r7, r1
 801c300:	6809      	ldr	r1, [r1, #0]
 801c302:	0018      	movs	r0, r3
 801c304:	f7fb fea4 	bl	8018050 <_ux_utility_memory_copy>
                                device_framework, length); /* Use case of memcpy is verified. */

            /* Now we need to hack the found descriptor because this request expect a requested
                descriptor type instead of the regular descriptor.  */
            *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) = (UCHAR)descriptor_type;
 801c308:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c30a:	68db      	ldr	r3, [r3, #12]
 801c30c:	3301      	adds	r3, #1
 801c30e:	68fa      	ldr	r2, [r7, #12]
 801c310:	b2d2      	uxtb	r2, r2
 801c312:	701a      	strb	r2, [r3, #0]

            /* We can return the configuration descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c314:	687a      	ldr	r2, [r7, #4]
 801c316:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801c318:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c31a:	0018      	movs	r0, r3
 801c31c:	f000 fe5e 	bl	801cfdc <_ux_device_stack_transfer_request>
 801c320:	0003      	movs	r3, r0
 801c322:	673b      	str	r3, [r7, #112]	@ 0x70
        }
        break;
 801c324:	e103      	b.n	801c52e <_ux_device_stack_descriptor_send+0x47e>

    case UX_STRING_DESCRIPTOR_ITEM:

        /* We need to filter for the index 0 which is the language ID string.  */
        if (descriptor_index == 0)
 801c326:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c328:	2b00      	cmp	r3, #0
 801c32a:	d153      	bne.n	801c3d4 <_ux_device_stack_descriptor_send+0x324>
        {

            /* We need to check request buffer size in case it's possible exceed. */
            if (_ux_system_slave -> ux_system_slave_language_id_framework_length + 2 > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801c32c:	4b43      	ldr	r3, [pc, #268]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c32e:	681a      	ldr	r2, [r3, #0]
 801c330:	23a6      	movs	r3, #166	@ 0xa6
 801c332:	005b      	lsls	r3, r3, #1
 801c334:	58d3      	ldr	r3, [r2, r3]
 801c336:	1c9a      	adds	r2, r3, #2
 801c338:	2380      	movs	r3, #128	@ 0x80
 801c33a:	005b      	lsls	r3, r3, #1
 801c33c:	429a      	cmp	r2, r3
 801c33e:	d90d      	bls.n	801c35c <_ux_device_stack_descriptor_send+0x2ac>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801c340:	2212      	movs	r2, #18
 801c342:	2109      	movs	r1, #9
 801c344:	2002      	movs	r0, #2
 801c346:	f7fb fb25 	bl	8017994 <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c34a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c34c:	699b      	ldr	r3, [r3, #24]
 801c34e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c350:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801c352:	2114      	movs	r1, #20
 801c354:	4798      	blx	r3
 801c356:	0003      	movs	r3, r0
 801c358:	673b      	str	r3, [r7, #112]	@ 0x70
                break;
 801c35a:	e0eb      	b.n	801c534 <_ux_device_stack_descriptor_send+0x484>
            }

            /* We have a request to send back the language ID list. Use the transfer request buffer.  */
            string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801c35c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c35e:	68db      	ldr	r3, [r3, #12]
 801c360:	64bb      	str	r3, [r7, #72]	@ 0x48

            /* Store the total length of the response.  */
            *string_memory =  (UCHAR)(_ux_system_slave -> ux_system_slave_language_id_framework_length + 2);
 801c362:	4b36      	ldr	r3, [pc, #216]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c364:	681a      	ldr	r2, [r3, #0]
 801c366:	23a6      	movs	r3, #166	@ 0xa6
 801c368:	005b      	lsls	r3, r3, #1
 801c36a:	58d3      	ldr	r3, [r2, r3]
 801c36c:	b2db      	uxtb	r3, r3
 801c36e:	3302      	adds	r3, #2
 801c370:	b2da      	uxtb	r2, r3
 801c372:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c374:	701a      	strb	r2, [r3, #0]

            /* Store the descriptor type.  */
            *(string_memory +1) =  UX_STRING_DESCRIPTOR_ITEM;
 801c376:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c378:	3301      	adds	r3, #1
 801c37a:	2203      	movs	r2, #3
 801c37c:	701a      	strb	r2, [r3, #0]

            /* Store the language ID into the buffer.  */
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801c37e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c380:	1c98      	adds	r0, r3, #2
 801c382:	4b2e      	ldr	r3, [pc, #184]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c384:	681a      	ldr	r2, [r3, #0]
 801c386:	23a4      	movs	r3, #164	@ 0xa4
 801c388:	005b      	lsls	r3, r3, #1
 801c38a:	58d1      	ldr	r1, [r2, r3]
                                                        _ux_system_slave -> ux_system_slave_language_id_framework_length); /* Use case of memcpy is verified. */
 801c38c:	4b2b      	ldr	r3, [pc, #172]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c38e:	681a      	ldr	r2, [r3, #0]
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801c390:	23a6      	movs	r3, #166	@ 0xa6
 801c392:	005b      	lsls	r3, r3, #1
 801c394:	58d3      	ldr	r3, [r2, r3]
 801c396:	001a      	movs	r2, r3
 801c398:	f7fb fe5a 	bl	8018050 <_ux_utility_memory_copy>

            /* Filter the length asked/required.  */
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 801c39c:	4b27      	ldr	r3, [pc, #156]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c39e:	681a      	ldr	r2, [r3, #0]
 801c3a0:	23a6      	movs	r3, #166	@ 0xa6
 801c3a2:	005b      	lsls	r3, r3, #1
 801c3a4:	58d3      	ldr	r3, [r2, r3]
 801c3a6:	3302      	adds	r3, #2
 801c3a8:	687a      	ldr	r2, [r7, #4]
 801c3aa:	429a      	cmp	r2, r3
 801c3ac:	d907      	bls.n	801c3be <_ux_device_stack_descriptor_send+0x30e>
                length =  _ux_system_slave -> ux_system_slave_language_id_framework_length + 2;
 801c3ae:	4b23      	ldr	r3, [pc, #140]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c3b0:	681a      	ldr	r2, [r3, #0]
 801c3b2:	23a6      	movs	r3, #166	@ 0xa6
 801c3b4:	005b      	lsls	r3, r3, #1
 801c3b6:	58d3      	ldr	r3, [r2, r3]
 801c3b8:	3302      	adds	r3, #2
 801c3ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801c3bc:	e001      	b.n	801c3c2 <_ux_device_stack_descriptor_send+0x312>
            else
                length =  host_length;
 801c3be:	687b      	ldr	r3, [r7, #4]
 801c3c0:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* We can return the string language ID descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c3c2:	687a      	ldr	r2, [r7, #4]
 801c3c4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801c3c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c3c8:	0018      	movs	r0, r3
 801c3ca:	f000 fe07 	bl	801cfdc <_ux_device_stack_transfer_request>
 801c3ce:	0003      	movs	r3, r0
 801c3d0:	673b      	str	r3, [r7, #112]	@ 0x70
                /* Could not find the required string index. Stall the endpoint.  */
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
                return(UX_ERROR);
            }
        }
        break;
 801c3d2:	e0ae      	b.n	801c532 <_ux_device_stack_descriptor_send+0x482>
            string_framework =  _ux_system_slave -> ux_system_slave_string_framework;
 801c3d4:	4b19      	ldr	r3, [pc, #100]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c3d6:	681a      	ldr	r2, [r3, #0]
 801c3d8:	23a0      	movs	r3, #160	@ 0xa0
 801c3da:	005b      	lsls	r3, r3, #1
 801c3dc:	58d3      	ldr	r3, [r2, r3]
 801c3de:	66bb      	str	r3, [r7, #104]	@ 0x68
            string_framework_length =  _ux_system_slave -> ux_system_slave_string_framework_length;
 801c3e0:	4b16      	ldr	r3, [pc, #88]	@ (801c43c <_ux_device_stack_descriptor_send+0x38c>)
 801c3e2:	681a      	ldr	r2, [r3, #0]
 801c3e4:	23a2      	movs	r3, #162	@ 0xa2
 801c3e6:	005b      	lsls	r3, r3, #1
 801c3e8:	58d3      	ldr	r3, [r2, r3]
 801c3ea:	667b      	str	r3, [r7, #100]	@ 0x64
            while (string_framework_length != 0)
 801c3ec:	e088      	b.n	801c500 <_ux_device_stack_descriptor_send+0x450>
                if (_ux_utility_short_get(string_framework) == request_index)
 801c3ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c3f0:	0018      	movs	r0, r3
 801c3f2:	f7fb fffa 	bl	80183ea <_ux_utility_short_get>
 801c3f6:	0002      	movs	r2, r0
 801c3f8:	68bb      	ldr	r3, [r7, #8]
 801c3fa:	4293      	cmp	r3, r2
 801c3fc:	d000      	beq.n	801c400 <_ux_device_stack_descriptor_send+0x350>
 801c3fe:	e070      	b.n	801c4e2 <_ux_device_stack_descriptor_send+0x432>
                    if (*(string_framework + 2) == descriptor_index)
 801c400:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c402:	3302      	adds	r3, #2
 801c404:	781b      	ldrb	r3, [r3, #0]
 801c406:	001a      	movs	r2, r3
 801c408:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c40a:	4293      	cmp	r3, r2
 801c40c:	d169      	bne.n	801c4e2 <_ux_device_stack_descriptor_send+0x432>
                        if (((*(string_framework + 3)*2) + 2) > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801c40e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c410:	3303      	adds	r3, #3
 801c412:	781b      	ldrb	r3, [r3, #0]
 801c414:	3301      	adds	r3, #1
 801c416:	005a      	lsls	r2, r3, #1
 801c418:	2380      	movs	r3, #128	@ 0x80
 801c41a:	005b      	lsls	r3, r3, #1
 801c41c:	429a      	cmp	r2, r3
 801c41e:	dd15      	ble.n	801c44c <_ux_device_stack_descriptor_send+0x39c>
                            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801c420:	2212      	movs	r2, #18
 801c422:	2109      	movs	r1, #9
 801c424:	2002      	movs	r0, #2
 801c426:	f7fb fab5 	bl	8017994 <_ux_system_error_handler>
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c42a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c42c:	699b      	ldr	r3, [r3, #24]
 801c42e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c430:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801c432:	2114      	movs	r1, #20
 801c434:	4798      	blx	r3
 801c436:	0003      	movs	r3, r0
 801c438:	673b      	str	r3, [r7, #112]	@ 0x70
                            break;
 801c43a:	e065      	b.n	801c508 <_ux_device_stack_descriptor_send+0x458>
 801c43c:	200118cc 	.word	0x200118cc
 801c440:	0801f2a4 	.word	0x0801f2a4
 801c444:	20000040 	.word	0x20000040
 801c448:	2000002c 	.word	0x2000002c
                        string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801c44c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c44e:	68db      	ldr	r3, [r3, #12]
 801c450:	64bb      	str	r3, [r7, #72]	@ 0x48
                        *string_memory =  (UCHAR)((*(string_framework + 3)*2) + 2);
 801c452:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c454:	3303      	adds	r3, #3
 801c456:	781b      	ldrb	r3, [r3, #0]
 801c458:	3301      	adds	r3, #1
 801c45a:	b2db      	uxtb	r3, r3
 801c45c:	18db      	adds	r3, r3, r3
 801c45e:	b2da      	uxtb	r2, r3
 801c460:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c462:	701a      	strb	r2, [r3, #0]
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 801c464:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c466:	3301      	adds	r3, #1
 801c468:	2203      	movs	r2, #3
 801c46a:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801c46c:	2300      	movs	r3, #0
 801c46e:	663b      	str	r3, [r7, #96]	@ 0x60
 801c470:	e015      	b.n	801c49e <_ux_device_stack_descriptor_send+0x3ee>
                            *(string_memory + 2 + (string_length * 2)) =  *(string_framework + 4 + string_length);
 801c472:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c474:	3304      	adds	r3, #4
 801c476:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801c478:	18d2      	adds	r2, r2, r3
 801c47a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c47c:	3301      	adds	r3, #1
 801c47e:	005b      	lsls	r3, r3, #1
 801c480:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801c482:	18cb      	adds	r3, r1, r3
 801c484:	7812      	ldrb	r2, [r2, #0]
 801c486:	701a      	strb	r2, [r3, #0]
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 801c488:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c48a:	3301      	adds	r3, #1
 801c48c:	005b      	lsls	r3, r3, #1
 801c48e:	3301      	adds	r3, #1
 801c490:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801c492:	18d3      	adds	r3, r2, r3
 801c494:	2200      	movs	r2, #0
 801c496:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801c498:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c49a:	3301      	adds	r3, #1
 801c49c:	663b      	str	r3, [r7, #96]	@ 0x60
 801c49e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c4a0:	3303      	adds	r3, #3
 801c4a2:	781b      	ldrb	r3, [r3, #0]
 801c4a4:	001a      	movs	r2, r3
 801c4a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c4a8:	4293      	cmp	r3, r2
 801c4aa:	d3e2      	bcc.n	801c472 <_ux_device_stack_descriptor_send+0x3c2>
                        if (host_length > (UINT)((*(string_framework + 3)*2) + 2))
 801c4ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c4ae:	3303      	adds	r3, #3
 801c4b0:	781b      	ldrb	r3, [r3, #0]
 801c4b2:	3301      	adds	r3, #1
 801c4b4:	005b      	lsls	r3, r3, #1
 801c4b6:	001a      	movs	r2, r3
 801c4b8:	687b      	ldr	r3, [r7, #4]
 801c4ba:	4293      	cmp	r3, r2
 801c4bc:	d906      	bls.n	801c4cc <_ux_device_stack_descriptor_send+0x41c>
                            length =  (ULONG)((*(string_framework + 3)*2) + 2);
 801c4be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c4c0:	3303      	adds	r3, #3
 801c4c2:	781b      	ldrb	r3, [r3, #0]
 801c4c4:	3301      	adds	r3, #1
 801c4c6:	005b      	lsls	r3, r3, #1
 801c4c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801c4ca:	e001      	b.n	801c4d0 <_ux_device_stack_descriptor_send+0x420>
                            length =  host_length;
 801c4cc:	687b      	ldr	r3, [r7, #4]
 801c4ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c4d0:	687a      	ldr	r2, [r7, #4]
 801c4d2:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 801c4d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c4d6:	0018      	movs	r0, r3
 801c4d8:	f000 fd80 	bl	801cfdc <_ux_device_stack_transfer_request>
 801c4dc:	0003      	movs	r3, r0
 801c4de:	673b      	str	r3, [r7, #112]	@ 0x70
                        break;
 801c4e0:	e012      	b.n	801c508 <_ux_device_stack_descriptor_send+0x458>
                string_framework_length -=  (ULONG) *(string_framework + 3) + 4;
 801c4e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c4e4:	3303      	adds	r3, #3
 801c4e6:	781b      	ldrb	r3, [r3, #0]
 801c4e8:	001a      	movs	r2, r3
 801c4ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c4ec:	1a9b      	subs	r3, r3, r2
 801c4ee:	3b04      	subs	r3, #4
 801c4f0:	667b      	str	r3, [r7, #100]	@ 0x64
                string_framework +=  (ULONG) *(string_framework + 3) + 4;
 801c4f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c4f4:	3303      	adds	r3, #3
 801c4f6:	781b      	ldrb	r3, [r3, #0]
 801c4f8:	3304      	adds	r3, #4
 801c4fa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801c4fc:	18d3      	adds	r3, r2, r3
 801c4fe:	66bb      	str	r3, [r7, #104]	@ 0x68
            while (string_framework_length != 0)
 801c500:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c502:	2b00      	cmp	r3, #0
 801c504:	d000      	beq.n	801c508 <_ux_device_stack_descriptor_send+0x458>
 801c506:	e772      	b.n	801c3ee <_ux_device_stack_descriptor_send+0x33e>
            if (string_framework_length == 0)
 801c508:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c50a:	2b00      	cmp	r3, #0
 801c50c:	d111      	bne.n	801c532 <_ux_device_stack_descriptor_send+0x482>
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c50e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c510:	699b      	ldr	r3, [r3, #24]
 801c512:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c514:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801c516:	2114      	movs	r1, #20
 801c518:	4798      	blx	r3
                return(UX_ERROR);
 801c51a:	23ff      	movs	r3, #255	@ 0xff
 801c51c:	e00b      	b.n	801c536 <_ux_device_stack_descriptor_send+0x486>

    default:

        /* Stall the endpoint.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c51e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c520:	699b      	ldr	r3, [r3, #24]
 801c522:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c524:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 801c526:	2114      	movs	r1, #20
 801c528:	4798      	blx	r3
        return(UX_ERROR);
 801c52a:	23ff      	movs	r3, #255	@ 0xff
 801c52c:	e003      	b.n	801c536 <_ux_device_stack_descriptor_send+0x486>
        break;
 801c52e:	46c0      	nop			@ (mov r8, r8)
 801c530:	e000      	b.n	801c534 <_ux_device_stack_descriptor_send+0x484>
        break;
 801c532:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the status to the caller.  */
    return(status);
 801c534:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
}
 801c536:	0018      	movs	r0, r3
 801c538:	46bd      	mov	sp, r7
 801c53a:	b023      	add	sp, #140	@ 0x8c
 801c53c:	bd90      	pop	{r4, r7, pc}
 801c53e:	46c0      	nop			@ (mov r8, r8)

0801c540 <_ux_device_stack_disconnect>:
/*                                            definitions,                */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_disconnect(VOID)
{
 801c540:	b580      	push	{r7, lr}
 801c542:	b092      	sub	sp, #72	@ 0x48
 801c544:	af00      	add	r7, sp, #0
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE          *next_interface; 
#endif
UX_SLAVE_CLASS              *class;
UX_SLAVE_CLASS_COMMAND      class_command;
UINT                        status = UX_ERROR;
 801c546:	23ff      	movs	r3, #255	@ 0xff
 801c548:	643b      	str	r3, [r7, #64]	@ 0x40
                        
    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c54a:	4b2d      	ldr	r3, [pc, #180]	@ (801c600 <_ux_device_stack_disconnect+0xc0>)
 801c54c:	681b      	ldr	r3, [r3, #0]
 801c54e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c550:	4b2b      	ldr	r3, [pc, #172]	@ (801c600 <_ux_device_stack_disconnect+0xc0>)
 801c552:	681b      	ldr	r3, [r3, #0]
 801c554:	3320      	adds	r3, #32
 801c556:	63bb      	str	r3, [r7, #56]	@ 0x38
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801c558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c55a:	681b      	ldr	r3, [r3, #0]
 801c55c:	2b03      	cmp	r3, #3
 801c55e:	d127      	bne.n	801c5b0 <_ux_device_stack_disconnect+0x70>
    {
        /* Get the pointer to the first interface.  */
        interface =  device -> ux_slave_device_first_interface;
 801c560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c562:	22f0      	movs	r2, #240	@ 0xf0
 801c564:	589b      	ldr	r3, [r3, r2]
 801c566:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Parse all the interfaces if any.  */
        while (interface != UX_NULL)
 801c568:	e01c      	b.n	801c5a4 <_ux_device_stack_disconnect+0x64>
        {
#endif

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801c56a:	1d3b      	adds	r3, r7, #4
 801c56c:	2203      	movs	r2, #3
 801c56e:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface;
 801c570:	1d3b      	adds	r3, r7, #4
 801c572:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c574:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class =  interface -> ux_slave_interface_class;
 801c576:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c578:	685b      	ldr	r3, [r3, #4]
 801c57a:	637b      	str	r3, [r7, #52]	@ 0x34
            
            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class;
 801c57c:	1d3b      	adds	r3, r7, #4
 801c57e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c580:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class != UX_NULL)
 801c582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c584:	2b00      	cmp	r3, #0
 801c586:	d004      	beq.n	801c592 <_ux_device_stack_disconnect+0x52>
            
                /* Call the class with the DEACTIVATE signal.  */
                class -> ux_slave_class_entry_function(&class_command);
 801c588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c58a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c58c:	1d3a      	adds	r2, r7, #4
 801c58e:	0010      	movs	r0, r2
 801c590:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface -> ux_slave_interface_next_interface;
 801c592:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801c596:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface);
 801c598:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c59a:	0018      	movs	r0, r3
 801c59c:	f000 fab8 	bl	801cb10 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface =  next_interface;
 801c5a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c5a2:	647b      	str	r3, [r7, #68]	@ 0x44
        while (interface != UX_NULL)
 801c5a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c5a6:	2b00      	cmp	r3, #0
 801c5a8:	d1df      	bne.n	801c56a <_ux_device_stack_disconnect+0x2a>
        }
#endif

        /* Mark the device as attached now.  */
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801c5aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c5ac:	2201      	movs	r2, #1
 801c5ae:	601a      	str	r2, [r3, #0]
    }

    /* If the device was attached, we need to destroy the control endpoint.  */
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)
 801c5b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c5b2:	681b      	ldr	r3, [r3, #0]
 801c5b4:	2b01      	cmp	r3, #1
 801c5b6:	d108      	bne.n	801c5ca <_ux_device_stack_disconnect+0x8a>

        /* Now we can destroy the default control endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801c5b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c5ba:	699b      	ldr	r3, [r3, #24]
                                (VOID *) &device -> ux_slave_device_control_endpoint);
 801c5bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c5be:	323c      	adds	r2, #60	@ 0x3c
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801c5c0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c5c2:	210f      	movs	r1, #15
 801c5c4:	4798      	blx	r3
 801c5c6:	0003      	movs	r3, r0
 801c5c8:	643b      	str	r3, [r7, #64]	@ 0x40

    /* We are reverting to configuration 0.  */
    device -> ux_slave_device_configuration_selected =  0;
 801c5ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c5cc:	22cc      	movs	r2, #204	@ 0xcc
 801c5ce:	2100      	movs	r1, #0
 801c5d0:	5099      	str	r1, [r3, r2]

    /* Set the device to be non attached.  */
    device -> ux_slave_device_state =  UX_DEVICE_RESET;
 801c5d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c5d4:	2200      	movs	r2, #0
 801c5d6:	601a      	str	r2, [r3, #0]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801c5d8:	4b09      	ldr	r3, [pc, #36]	@ (801c600 <_ux_device_stack_disconnect+0xc0>)
 801c5da:	681a      	ldr	r2, [r3, #0]
 801c5dc:	23e2      	movs	r3, #226	@ 0xe2
 801c5de:	005b      	lsls	r3, r3, #1
 801c5e0:	58d3      	ldr	r3, [r2, r3]
 801c5e2:	2b00      	cmp	r3, #0
 801c5e4:	d006      	beq.n	801c5f4 <_ux_device_stack_disconnect+0xb4>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_REMOVED);
 801c5e6:	4b06      	ldr	r3, [pc, #24]	@ (801c600 <_ux_device_stack_disconnect+0xc0>)
 801c5e8:	681a      	ldr	r2, [r3, #0]
 801c5ea:	23e2      	movs	r3, #226	@ 0xe2
 801c5ec:	005b      	lsls	r3, r3, #1
 801c5ee:	58d3      	ldr	r3, [r2, r3]
 801c5f0:	200a      	movs	r0, #10
 801c5f2:	4798      	blx	r3
    }

    /* Return the status to the caller.  */
    return(status);
 801c5f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 801c5f6:	0018      	movs	r0, r3
 801c5f8:	46bd      	mov	sp, r7
 801c5fa:	b012      	add	sp, #72	@ 0x48
 801c5fc:	bd80      	pop	{r7, pc}
 801c5fe:	46c0      	nop			@ (mov r8, r8)
 801c600:	200118cc 	.word	0x200118cc

0801c604 <_ux_device_stack_endpoint_stall>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_endpoint_stall(UX_SLAVE_ENDPOINT *endpoint)
{
 801c604:	b580      	push	{r7, lr}
 801c606:	b088      	sub	sp, #32
 801c608:	af00      	add	r7, sp, #0
 801c60a:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ENDPOINT_STALL, endpoint, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c60c:	4b17      	ldr	r3, [pc, #92]	@ (801c66c <_ux_device_stack_endpoint_stall+0x68>)
 801c60e:	681b      	ldr	r3, [r3, #0]
 801c610:	61bb      	str	r3, [r7, #24]

    /* Assume device is in an invalid state here in order to reduce code in following 
       section where interrupts are disabled.  */
    status =  UX_ERROR;
 801c612:	23ff      	movs	r3, #255	@ 0xff
 801c614:	61fb      	str	r3, [r7, #28]
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801c616:	f3ef 8310 	mrs	r3, PRIMASK
 801c61a:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801c61c:	b672      	cpsid	i
    return(primask_value);
 801c61e:	693b      	ldr	r3, [r7, #16]

    /* Ensure we don't change the endpoint's state after disconnection routine
       resets it.  */
    UX_DISABLE
 801c620:	617b      	str	r3, [r7, #20]

    /* Check if the device is in a valid state; as soon as the device is out 
       of the RESET state, transfers occur and thus endpoints may be stalled. */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801c622:	4b12      	ldr	r3, [pc, #72]	@ (801c66c <_ux_device_stack_endpoint_stall+0x68>)
 801c624:	681b      	ldr	r3, [r3, #0]
 801c626:	6a1b      	ldr	r3, [r3, #32]
 801c628:	2b00      	cmp	r3, #0
 801c62a:	d013      	beq.n	801c654 <_ux_device_stack_endpoint_stall+0x50>
        endpoint -> ux_slave_endpoint_state != UX_ENDPOINT_HALTED)
 801c62c:	687b      	ldr	r3, [r7, #4]
 801c62e:	685b      	ldr	r3, [r3, #4]
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801c630:	2b02      	cmp	r3, #2
 801c632:	d00f      	beq.n	801c654 <_ux_device_stack_endpoint_stall+0x50>
    {

        /* Stall the endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c634:	69bb      	ldr	r3, [r7, #24]
 801c636:	699b      	ldr	r3, [r3, #24]
 801c638:	687a      	ldr	r2, [r7, #4]
 801c63a:	69b8      	ldr	r0, [r7, #24]
 801c63c:	2114      	movs	r1, #20
 801c63e:	4798      	blx	r3
 801c640:	0003      	movs	r3, r0
 801c642:	61fb      	str	r3, [r7, #28]

        /* Mark the endpoint state.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 801c644:	687b      	ldr	r3, [r7, #4]
 801c646:	699b      	ldr	r3, [r3, #24]
 801c648:	2203      	movs	r2, #3
 801c64a:	4013      	ands	r3, r2
 801c64c:	d002      	beq.n	801c654 <_ux_device_stack_endpoint_stall+0x50>
            UX_CONTROL_ENDPOINT)
            endpoint -> ux_slave_endpoint_state =  UX_ENDPOINT_HALTED;
 801c64e:	687b      	ldr	r3, [r7, #4]
 801c650:	2202      	movs	r2, #2
 801c652:	605a      	str	r2, [r3, #4]
 801c654:	697b      	ldr	r3, [r7, #20]
 801c656:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801c658:	68fb      	ldr	r3, [r7, #12]
 801c65a:	f383 8810 	msr	PRIMASK, r3
}
 801c65e:	46c0      	nop			@ (mov r8, r8)

    /* Restore interrupts.  */
    UX_RESTORE

    /* Return completion status.  */
    return(status);       
 801c660:	69fb      	ldr	r3, [r7, #28]
}
 801c662:	0018      	movs	r0, r3
 801c664:	46bd      	mov	sp, r7
 801c666:	b008      	add	sp, #32
 801c668:	bd80      	pop	{r7, pc}
 801c66a:	46c0      	nop			@ (mov r8, r8)
 801c66c:	200118cc 	.word	0x200118cc

0801c670 <_ux_device_stack_get_status>:
/*                                            supported bi-dir-endpoints, */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_get_status(ULONG request_type, ULONG request_index, ULONG request_length)
{
 801c670:	b580      	push	{r7, lr}
 801c672:	b08a      	sub	sp, #40	@ 0x28
 801c674:	af00      	add	r7, sp, #0
 801c676:	60f8      	str	r0, [r7, #12]
 801c678:	60b9      	str	r1, [r7, #8]
 801c67a:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_GET_STATUS, request_type, request_index, request_length, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c67c:	4b3d      	ldr	r3, [pc, #244]	@ (801c774 <_ux_device_stack_get_status+0x104>)
 801c67e:	681b      	ldr	r3, [r3, #0]
 801c680:	623b      	str	r3, [r7, #32]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c682:	4b3c      	ldr	r3, [pc, #240]	@ (801c774 <_ux_device_stack_get_status+0x104>)
 801c684:	681b      	ldr	r3, [r3, #0]
 801c686:	3320      	adds	r3, #32
 801c688:	61fb      	str	r3, [r7, #28]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801c68a:	69fb      	ldr	r3, [r7, #28]
 801c68c:	333c      	adds	r3, #60	@ 0x3c
 801c68e:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801c690:	69bb      	ldr	r3, [r7, #24]
 801c692:	3330      	adds	r3, #48	@ 0x30
 801c694:	617b      	str	r3, [r7, #20]

    /* Reset the status buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 801c696:	697b      	ldr	r3, [r7, #20]
 801c698:	68db      	ldr	r3, [r3, #12]
 801c69a:	2200      	movs	r2, #0
 801c69c:	701a      	strb	r2, [r3, #0]
    *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) =  0;
 801c69e:	697b      	ldr	r3, [r7, #20]
 801c6a0:	68db      	ldr	r3, [r3, #12]
 801c6a2:	3301      	adds	r3, #1
 801c6a4:	2200      	movs	r2, #0
 801c6a6:	701a      	strb	r2, [r3, #0]
    
    /* The default length for GET_STATUS is 2, except for OTG get Status.  */
    data_length = 2;
 801c6a8:	2302      	movs	r3, #2
 801c6aa:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* The status can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801c6ac:	68fb      	ldr	r3, [r7, #12]
 801c6ae:	2203      	movs	r2, #3
 801c6b0:	4013      	ands	r3, r2
 801c6b2:	d002      	beq.n	801c6ba <_ux_device_stack_get_status+0x4a>
 801c6b4:	2b02      	cmp	r3, #2
 801c6b6:	d024      	beq.n	801c702 <_ux_device_stack_get_status+0x92>
 801c6b8:	e040      	b.n	801c73c <_ux_device_stack_get_status+0xcc>
    
    case UX_REQUEST_TARGET_DEVICE:

        /* When the device is probed, it is either for the power/remote capabilities or OTG role swap.  
           We differentiate with the Windex, 0 or OTG status Selector.  */
        if (request_index == UX_OTG_STATUS_SELECTOR)
 801c6ba:	68ba      	ldr	r2, [r7, #8]
 801c6bc:	23f0      	movs	r3, #240	@ 0xf0
 801c6be:	021b      	lsls	r3, r3, #8
 801c6c0:	429a      	cmp	r2, r3
 801c6c2:	d102      	bne.n	801c6ca <_ux_device_stack_get_status+0x5a>
        {

            /* Set the data length to 1.  */
            data_length = 1;
 801c6c4:	2301      	movs	r3, #1
 801c6c6:	627b      	str	r3, [r7, #36]	@ 0x24

            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
        }
        
        break;
 801c6c8:	e040      	b.n	801c74c <_ux_device_stack_get_status+0xdc>
            if (_ux_system_slave -> ux_system_slave_power_state == UX_DEVICE_SELF_POWERED)
 801c6ca:	4b2a      	ldr	r3, [pc, #168]	@ (801c774 <_ux_device_stack_get_status+0x104>)
 801c6cc:	681a      	ldr	r2, [r3, #0]
 801c6ce:	23d2      	movs	r3, #210	@ 0xd2
 801c6d0:	005b      	lsls	r3, r3, #1
 801c6d2:	58d3      	ldr	r3, [r2, r3]
 801c6d4:	2b02      	cmp	r3, #2
 801c6d6:	d103      	bne.n	801c6e0 <_ux_device_stack_get_status+0x70>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801c6d8:	697b      	ldr	r3, [r7, #20]
 801c6da:	68db      	ldr	r3, [r3, #12]
 801c6dc:	2201      	movs	r2, #1
 801c6de:	701a      	strb	r2, [r3, #0]
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 801c6e0:	4b24      	ldr	r3, [pc, #144]	@ (801c774 <_ux_device_stack_get_status+0x104>)
 801c6e2:	681a      	ldr	r2, [r3, #0]
 801c6e4:	23d6      	movs	r3, #214	@ 0xd6
 801c6e6:	005b      	lsls	r3, r3, #1
 801c6e8:	58d3      	ldr	r3, [r2, r3]
 801c6ea:	2b00      	cmp	r3, #0
 801c6ec:	d02e      	beq.n	801c74c <_ux_device_stack_get_status+0xdc>
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
 801c6ee:	697b      	ldr	r3, [r7, #20]
 801c6f0:	68db      	ldr	r3, [r3, #12]
 801c6f2:	781a      	ldrb	r2, [r3, #0]
 801c6f4:	697b      	ldr	r3, [r7, #20]
 801c6f6:	68db      	ldr	r3, [r3, #12]
 801c6f8:	2102      	movs	r1, #2
 801c6fa:	430a      	orrs	r2, r1
 801c6fc:	b2d2      	uxtb	r2, r2
 801c6fe:	701a      	strb	r2, [r3, #0]
        break;
 801c700:	e024      	b.n	801c74c <_ux_device_stack_get_status+0xdc>

#ifndef UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT

        /* This feature returns the halt state of a specific endpoint.  The endpoint index
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index & (UINT)~UX_ENDPOINT_DIRECTION));
 801c702:	6a3b      	ldr	r3, [r7, #32]
 801c704:	699b      	ldr	r3, [r3, #24]
 801c706:	68ba      	ldr	r2, [r7, #8]
 801c708:	2180      	movs	r1, #128	@ 0x80
 801c70a:	438a      	bics	r2, r1
 801c70c:	6a38      	ldr	r0, [r7, #32]
 801c70e:	2115      	movs	r1, #21
 801c710:	4798      	blx	r3
 801c712:	0003      	movs	r3, r0
 801c714:	613b      	str	r3, [r7, #16]
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index));
#endif

        /* Check the status. We may have a unknown endpoint.  */
        if (status != UX_ERROR)
 801c716:	693b      	ldr	r3, [r7, #16]
 801c718:	2bff      	cmp	r3, #255	@ 0xff
 801c71a:	d007      	beq.n	801c72c <_ux_device_stack_get_status+0xbc>
        {

            if (status == UX_TRUE)
 801c71c:	693b      	ldr	r3, [r7, #16]
 801c71e:	2b01      	cmp	r3, #1
 801c720:	d116      	bne.n	801c750 <_ux_device_stack_get_status+0xe0>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801c722:	697b      	ldr	r3, [r7, #20]
 801c724:	68db      	ldr	r3, [r3, #12]
 801c726:	2201      	movs	r2, #1
 801c728:	701a      	strb	r2, [r3, #0]
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
    
            /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
            return(UX_SUCCESS);            
        }
        break;
 801c72a:	e011      	b.n	801c750 <_ux_device_stack_get_status+0xe0>
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c72c:	6a3b      	ldr	r3, [r7, #32]
 801c72e:	699b      	ldr	r3, [r3, #24]
 801c730:	69ba      	ldr	r2, [r7, #24]
 801c732:	6a38      	ldr	r0, [r7, #32]
 801c734:	2114      	movs	r1, #20
 801c736:	4798      	blx	r3
            return(UX_SUCCESS);            
 801c738:	2300      	movs	r3, #0
 801c73a:	e016      	b.n	801c76a <_ux_device_stack_get_status+0xfa>

    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c73c:	6a3b      	ldr	r3, [r7, #32]
 801c73e:	699b      	ldr	r3, [r3, #24]
 801c740:	69ba      	ldr	r2, [r7, #24]
 801c742:	6a38      	ldr	r0, [r7, #32]
 801c744:	2114      	movs	r1, #20
 801c746:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801c748:	2300      	movs	r3, #0
 801c74a:	e00e      	b.n	801c76a <_ux_device_stack_get_status+0xfa>
        break;
 801c74c:	46c0      	nop			@ (mov r8, r8)
 801c74e:	e000      	b.n	801c752 <_ux_device_stack_get_status+0xe2>
        break;
 801c750:	46c0      	nop			@ (mov r8, r8)
    }
    
    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801c752:	697b      	ldr	r3, [r7, #20]
 801c754:	2203      	movs	r2, #3
 801c756:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 801c758:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c75a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801c75c:	697b      	ldr	r3, [r7, #20]
 801c75e:	0018      	movs	r0, r3
 801c760:	f000 fc3c 	bl	801cfdc <_ux_device_stack_transfer_request>
 801c764:	0003      	movs	r3, r0
 801c766:	613b      	str	r3, [r7, #16]

    /* Return the function status.  */
    return(status);
 801c768:	693b      	ldr	r3, [r7, #16]
}
 801c76a:	0018      	movs	r0, r3
 801c76c:	46bd      	mov	sp, r7
 801c76e:	b00a      	add	sp, #40	@ 0x28
 801c770:	bd80      	pop	{r7, pc}
 801c772:	46c0      	nop			@ (mov r8, r8)
 801c774:	200118cc 	.word	0x200118cc

0801c778 <_ux_device_stack_initialize>:
UINT  _ux_device_stack_initialize(UCHAR * device_framework_high_speed, ULONG device_framework_length_high_speed,
                                  UCHAR * device_framework_full_speed, ULONG device_framework_length_full_speed,
                                  UCHAR * string_framework, ULONG string_framework_length,
                                  UCHAR * language_id_framework, ULONG language_id_framework_length,
                                  UINT (*ux_system_slave_change_function)(ULONG))
{
 801c778:	b580      	push	{r7, lr}
 801c77a:	b094      	sub	sp, #80	@ 0x50
 801c77c:	af00      	add	r7, sp, #0
 801c77e:	60f8      	str	r0, [r7, #12]
 801c780:	60b9      	str	r1, [r7, #8]
 801c782:	607a      	str	r2, [r7, #4]
 801c784:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INITIALIZE, 0, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c786:	4bbe      	ldr	r3, [pc, #760]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c788:	681b      	ldr	r3, [r3, #0]
 801c78a:	3320      	adds	r3, #32
 801c78c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Store the high speed device framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_high_speed =             device_framework_high_speed;
 801c78e:	4bbc      	ldr	r3, [pc, #752]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c790:	681a      	ldr	r2, [r3, #0]
 801c792:	239c      	movs	r3, #156	@ 0x9c
 801c794:	005b      	lsls	r3, r3, #1
 801c796:	68f9      	ldr	r1, [r7, #12]
 801c798:	50d1      	str	r1, [r2, r3]
    _ux_system_slave -> ux_system_slave_device_framework_length_high_speed =      device_framework_length_high_speed;
 801c79a:	4bb9      	ldr	r3, [pc, #740]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c79c:	681a      	ldr	r2, [r3, #0]
 801c79e:	239e      	movs	r3, #158	@ 0x9e
 801c7a0:	005b      	lsls	r3, r3, #1
 801c7a2:	68b9      	ldr	r1, [r7, #8]
 801c7a4:	50d1      	str	r1, [r2, r3]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_full_speed =             device_framework_full_speed;
 801c7a6:	4bb6      	ldr	r3, [pc, #728]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c7a8:	681a      	ldr	r2, [r3, #0]
 801c7aa:	2398      	movs	r3, #152	@ 0x98
 801c7ac:	005b      	lsls	r3, r3, #1
 801c7ae:	6879      	ldr	r1, [r7, #4]
 801c7b0:	50d1      	str	r1, [r2, r3]
    _ux_system_slave -> ux_system_slave_device_framework_length_full_speed =      device_framework_length_full_speed;
 801c7b2:	4bb3      	ldr	r3, [pc, #716]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c7b4:	681a      	ldr	r2, [r3, #0]
 801c7b6:	239a      	movs	r3, #154	@ 0x9a
 801c7b8:	005b      	lsls	r3, r3, #1
 801c7ba:	6839      	ldr	r1, [r7, #0]
 801c7bc:	50d1      	str	r1, [r2, r3]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_string_framework =                         string_framework;
 801c7be:	4bb0      	ldr	r3, [pc, #704]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c7c0:	681a      	ldr	r2, [r3, #0]
 801c7c2:	23a0      	movs	r3, #160	@ 0xa0
 801c7c4:	005b      	lsls	r3, r3, #1
 801c7c6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801c7c8:	50d1      	str	r1, [r2, r3]
    _ux_system_slave -> ux_system_slave_string_framework_length =                  string_framework_length;
 801c7ca:	4bad      	ldr	r3, [pc, #692]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c7cc:	681a      	ldr	r2, [r3, #0]
 801c7ce:	23a2      	movs	r3, #162	@ 0xa2
 801c7d0:	005b      	lsls	r3, r3, #1
 801c7d2:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 801c7d4:	50d1      	str	r1, [r2, r3]

    /* Store the language ID list in the project structure.  */
    _ux_system_slave -> ux_system_slave_language_id_framework =                 language_id_framework;
 801c7d6:	4baa      	ldr	r3, [pc, #680]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c7d8:	681a      	ldr	r2, [r3, #0]
 801c7da:	23a4      	movs	r3, #164	@ 0xa4
 801c7dc:	005b      	lsls	r3, r3, #1
 801c7de:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801c7e0:	50d1      	str	r1, [r2, r3]
    _ux_system_slave -> ux_system_slave_language_id_framework_length =          language_id_framework_length;
 801c7e2:	4ba7      	ldr	r3, [pc, #668]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c7e4:	681a      	ldr	r2, [r3, #0]
 801c7e6:	23a6      	movs	r3, #166	@ 0xa6
 801c7e8:	005b      	lsls	r3, r3, #1
 801c7ea:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 801c7ec:	50d1      	str	r1, [r2, r3]

    /* Store the max number of slave class drivers in the project structure.  */
    UX_SYSTEM_DEVICE_MAX_CLASS_SET(UX_MAX_SLAVE_CLASS_DRIVER);
 801c7ee:	4ba4      	ldr	r3, [pc, #656]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c7f0:	681a      	ldr	r2, [r3, #0]
 801c7f2:	23ac      	movs	r3, #172	@ 0xac
 801c7f4:	005b      	lsls	r3, r3, #1
 801c7f6:	2103      	movs	r1, #3
 801c7f8:	50d1      	str	r1, [r2, r3]
    
    /* Store the device state change function callback.  */
    _ux_system_slave -> ux_system_slave_change_function =  ux_system_slave_change_function;
 801c7fa:	4ba1      	ldr	r3, [pc, #644]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c7fc:	681a      	ldr	r2, [r3, #0]
 801c7fe:	23e2      	movs	r3, #226	@ 0xe2
 801c800:	005b      	lsls	r3, r3, #1
 801c802:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801c804:	50d1      	str	r1, [r2, r3]

    /* Allocate memory for the classes.
     * sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER) overflow is checked
     * outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 801c806:	23cf      	movs	r3, #207	@ 0xcf
 801c808:	009b      	lsls	r3, r3, #2
 801c80a:	001a      	movs	r2, r3
 801c80c:	2100      	movs	r1, #0
 801c80e:	2000      	movs	r0, #0
 801c810:	f7fb fad8 	bl	8017dc4 <_ux_utility_memory_allocate>
 801c814:	0003      	movs	r3, r0
 801c816:	623b      	str	r3, [r7, #32]
    if (memory == UX_NULL)
 801c818:	6a3b      	ldr	r3, [r7, #32]
 801c81a:	2b00      	cmp	r3, #0
 801c81c:	d101      	bne.n	801c822 <_ux_device_stack_initialize+0xaa>
        return(UX_MEMORY_INSUFFICIENT);
 801c81e:	2312      	movs	r3, #18
 801c820:	e170      	b.n	801cb04 <_ux_device_stack_initialize+0x38c>
    
    /* Save this memory allocation in the USBX project.  */
    _ux_system_slave -> ux_system_slave_class_array =  (UX_SLAVE_CLASS *) ((void *) memory);
 801c822:	4b97      	ldr	r3, [pc, #604]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c824:	681a      	ldr	r2, [r3, #0]
 801c826:	23ae      	movs	r3, #174	@ 0xae
 801c828:	005b      	lsls	r3, r3, #1
 801c82a:	6a39      	ldr	r1, [r7, #32]
 801c82c:	50d1      	str	r1, [r2, r3]

    /* Allocate some memory for the Control Endpoint.  First get the address of the transfer request for the 
       control endpoint. */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801c82e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c830:	336c      	adds	r3, #108	@ 0x6c
 801c832:	61fb      	str	r3, [r7, #28]

    /* Acquire a buffer for the size of the endpoint.  */
    transfer_request -> ux_slave_transfer_request_data_pointer =
          _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);
 801c834:	2380      	movs	r3, #128	@ 0x80
 801c836:	005b      	lsls	r3, r3, #1
 801c838:	001a      	movs	r2, r3
 801c83a:	2101      	movs	r1, #1
 801c83c:	2000      	movs	r0, #0
 801c83e:	f7fb fac1 	bl	8017dc4 <_ux_utility_memory_allocate>
 801c842:	0002      	movs	r2, r0
    transfer_request -> ux_slave_transfer_request_data_pointer =
 801c844:	69fb      	ldr	r3, [r7, #28]
 801c846:	60da      	str	r2, [r3, #12]

    /* Ensure we have enough memory.  */
    if (transfer_request -> ux_slave_transfer_request_data_pointer == UX_NULL)
 801c848:	69fb      	ldr	r3, [r7, #28]
 801c84a:	68db      	ldr	r3, [r3, #12]
 801c84c:	2b00      	cmp	r3, #0
 801c84e:	d102      	bne.n	801c856 <_ux_device_stack_initialize+0xde>
        status = UX_MEMORY_INSUFFICIENT;
 801c850:	2312      	movs	r3, #18
 801c852:	64bb      	str	r3, [r7, #72]	@ 0x48
 801c854:	e001      	b.n	801c85a <_ux_device_stack_initialize+0xe2>
    else
        status = UX_SUCCESS;
 801c856:	2300      	movs	r3, #0
 801c858:	64bb      	str	r3, [r7, #72]	@ 0x48
    interfaces_found = UX_MAX_SLAVE_INTERFACES;
    endpoints_found = UX_MAX_DEVICE_ENDPOINTS;
#else

    /* Reset all values we are using during the scanning of the framework.  */
    interfaces_found                   =  0;
 801c85a:	2300      	movs	r3, #0
 801c85c:	647b      	str	r3, [r7, #68]	@ 0x44
    endpoints_found                    =  0;
 801c85e:	2300      	movs	r3, #0
 801c860:	643b      	str	r3, [r7, #64]	@ 0x40
    max_interface_number               =  0;
 801c862:	2300      	movs	r3, #0
 801c864:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Go on to scan interfaces if no error.  */
    if (status == UX_SUCCESS)
 801c866:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c868:	2b00      	cmp	r3, #0
 801c86a:	d000      	beq.n	801c86e <_ux_device_stack_initialize+0xf6>
 801c86c:	e094      	b.n	801c998 <_ux_device_stack_initialize+0x220>
    {

        /* We need to determine the maximum number of interfaces and endpoints declared in the device framework.  
        This mechanism requires that both framework behave the same way regarding the number of interfaces
        and endpoints.  */
        device_framework        =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801c86e:	4b84      	ldr	r3, [pc, #528]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c870:	681a      	ldr	r2, [r3, #0]
 801c872:	2398      	movs	r3, #152	@ 0x98
 801c874:	005b      	lsls	r3, r3, #1
 801c876:	58d3      	ldr	r3, [r2, r3]
 801c878:	62fb      	str	r3, [r7, #44]	@ 0x2c
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801c87a:	4b81      	ldr	r3, [pc, #516]	@ (801ca80 <_ux_device_stack_initialize+0x308>)
 801c87c:	681a      	ldr	r2, [r3, #0]
 801c87e:	239a      	movs	r3, #154	@ 0x9a
 801c880:	005b      	lsls	r3, r3, #1
 801c882:	58d3      	ldr	r3, [r2, r3]
 801c884:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Reset all values we are using during the scanning of the framework.  */
        local_interfaces_found             =  0;
 801c886:	2300      	movs	r3, #0
 801c888:	63bb      	str	r3, [r7, #56]	@ 0x38
        local_endpoints_found              =  0;
 801c88a:	2300      	movs	r3, #0
 801c88c:	637b      	str	r3, [r7, #52]	@ 0x34
        endpoints_in_interface_found       =  0;
 801c88e:	2300      	movs	r3, #0
 801c890:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Parse the device framework and locate interfaces and endpoint descriptor(s).  */
        while (device_framework_length != 0)
 801c892:	e057      	b.n	801c944 <_ux_device_stack_initialize+0x1cc>
        {

            /* Get the length of this descriptor.  */
            descriptor_length =  (ULONG) *device_framework;
 801c894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c896:	781b      	ldrb	r3, [r3, #0]
 801c898:	61bb      	str	r3, [r7, #24]
        
            /* And its type.  */
            descriptor_type =  *(device_framework + 1);
 801c89a:	2117      	movs	r1, #23
 801c89c:	187b      	adds	r3, r7, r1
 801c89e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c8a0:	7852      	ldrb	r2, [r2, #1]
 801c8a2:	701a      	strb	r2, [r3, #0]
                    
            /* Check if this is an endpoint descriptor.  */
            switch(descriptor_type)
 801c8a4:	187b      	adds	r3, r7, r1
 801c8a6:	781b      	ldrb	r3, [r3, #0]
 801c8a8:	2b02      	cmp	r3, #2
 801c8aa:	d029      	beq.n	801c900 <_ux_device_stack_initialize+0x188>
 801c8ac:	2b04      	cmp	r3, #4
 801c8ae:	d13e      	bne.n	801c92e <_ux_device_stack_initialize+0x1b6>

            case UX_INTERFACE_DESCRIPTOR_ITEM:

                /* Check if this is alternate setting 0. If not, do not add another interface found.  
                If this is alternate setting 0, reset the endpoints count for this interface.  */
                if (*(device_framework + 3) == 0)
 801c8b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8b2:	3303      	adds	r3, #3
 801c8b4:	781b      	ldrb	r3, [r3, #0]
 801c8b6:	2b00      	cmp	r3, #0
 801c8b8:	d10b      	bne.n	801c8d2 <_ux_device_stack_initialize+0x15a>
                {

                    /* Add the cumulated number of endpoints in the previous interface.  */
                    local_endpoints_found += endpoints_in_interface_found;
 801c8ba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c8bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c8be:	18d3      	adds	r3, r2, r3
 801c8c0:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Read the number of endpoints for this alternate setting.  */
                    endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 801c8c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8c4:	3304      	adds	r3, #4
 801c8c6:	781b      	ldrb	r3, [r3, #0]
 801c8c8:	633b      	str	r3, [r7, #48]	@ 0x30
                    
                    /* Increment the number of interfaces found in the current configuration.  */
                    local_interfaces_found++;
 801c8ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c8cc:	3301      	adds	r3, #1
 801c8ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 801c8d0:	e00a      	b.n	801c8e8 <_ux_device_stack_initialize+0x170>
                }                
                else
                {

                    /* Compare the number of endpoints found in this non 0 alternate setting.  */
                    if (endpoints_in_interface_found < (ULONG) *(device_framework + 4))
 801c8d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8d4:	3304      	adds	r3, #4
 801c8d6:	781b      	ldrb	r3, [r3, #0]
 801c8d8:	001a      	movs	r2, r3
 801c8da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c8dc:	4293      	cmp	r3, r2
 801c8de:	d203      	bcs.n	801c8e8 <_ux_device_stack_initialize+0x170>
                    
                        /* Adjust the number of maximum endpoints in this interface.  */
                        endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 801c8e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8e2:	3304      	adds	r3, #4
 801c8e4:	781b      	ldrb	r3, [r3, #0]
 801c8e6:	633b      	str	r3, [r7, #48]	@ 0x30
                }

                /* Check and update max interface number.  */
                if (*(device_framework + 2) > max_interface_number)
 801c8e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8ea:	3302      	adds	r3, #2
 801c8ec:	781b      	ldrb	r3, [r3, #0]
 801c8ee:	001a      	movs	r2, r3
 801c8f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c8f2:	4293      	cmp	r3, r2
 801c8f4:	d21d      	bcs.n	801c932 <_ux_device_stack_initialize+0x1ba>
                    max_interface_number = *(device_framework + 2);
 801c8f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8f8:	3302      	adds	r3, #2
 801c8fa:	781b      	ldrb	r3, [r3, #0]
 801c8fc:	63fb      	str	r3, [r7, #60]	@ 0x3c

                break;
 801c8fe:	e018      	b.n	801c932 <_ux_device_stack_initialize+0x1ba>

            case UX_CONFIGURATION_DESCRIPTOR_ITEM:

                /* Check if the number of interfaces found in this configuration is the maximum so far. */
                if (local_interfaces_found > interfaces_found)
 801c900:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c902:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c904:	429a      	cmp	r2, r3
 801c906:	d901      	bls.n	801c90c <_ux_device_stack_initialize+0x194>
                    
                    /* We need to adjust the number of maximum interfaces.  */
                    interfaces_found =  local_interfaces_found;
 801c908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c90a:	647b      	str	r3, [r7, #68]	@ 0x44

                /* We have a new configuration. We need to reset the number of local interfaces. */
                local_interfaces_found =  0;
 801c90c:	2300      	movs	r3, #0
 801c90e:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Add the cumulated number of endpoints in the previous interface.  */
                local_endpoints_found += endpoints_in_interface_found;
 801c910:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c914:	18d3      	adds	r3, r2, r3
 801c916:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Check if the number of endpoints found in the previous configuration is the maximum so far. */
                if (local_endpoints_found > endpoints_found)
 801c918:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c91a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c91c:	429a      	cmp	r2, r3
 801c91e:	d901      	bls.n	801c924 <_ux_device_stack_initialize+0x1ac>
                    
                    /* We need to adjust the number of maximum endpoints.  */
                    endpoints_found =  local_endpoints_found;
 801c920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c922:	643b      	str	r3, [r7, #64]	@ 0x40

                /* We have a new configuration. We need to reset the number of local endpoints. */
                local_endpoints_found         =  0;
 801c924:	2300      	movs	r3, #0
 801c926:	637b      	str	r3, [r7, #52]	@ 0x34
                endpoints_in_interface_found  =  0;
 801c928:	2300      	movs	r3, #0
 801c92a:	633b      	str	r3, [r7, #48]	@ 0x30

                break;
 801c92c:	e002      	b.n	801c934 <_ux_device_stack_initialize+0x1bc>

            default:
                break;
 801c92e:	46c0      	nop			@ (mov r8, r8)
 801c930:	e000      	b.n	801c934 <_ux_device_stack_initialize+0x1bc>
                break;
 801c932:	46c0      	nop			@ (mov r8, r8)
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 801c934:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c936:	69bb      	ldr	r3, [r7, #24]
 801c938:	1ad3      	subs	r3, r2, r3
 801c93a:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801c93c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c93e:	69bb      	ldr	r3, [r7, #24]
 801c940:	18d3      	adds	r3, r2, r3
 801c942:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (device_framework_length != 0)
 801c944:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c946:	2b00      	cmp	r3, #0
 801c948:	d1a4      	bne.n	801c894 <_ux_device_stack_initialize+0x11c>
        }
        
        /* Add the cumulated number of endpoints in the previous interface.  */
        local_endpoints_found += endpoints_in_interface_found;
 801c94a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c94c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c94e:	18d3      	adds	r3, r2, r3
 801c950:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check if the number of endpoints found in the previous interface is the maximum so far. */
        if (local_endpoints_found > endpoints_found)
 801c952:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c954:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c956:	429a      	cmp	r2, r3
 801c958:	d901      	bls.n	801c95e <_ux_device_stack_initialize+0x1e6>
                    
            /* We need to adjust the number of maximum endpoints.  */
            endpoints_found =  local_endpoints_found;
 801c95a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c95c:	643b      	str	r3, [r7, #64]	@ 0x40


        /* Check if the number of interfaces found in this configuration is the maximum so far. */
        if (local_interfaces_found > interfaces_found)
 801c95e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c960:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c962:	429a      	cmp	r2, r3
 801c964:	d901      	bls.n	801c96a <_ux_device_stack_initialize+0x1f2>
            
            /* We need to adjust the number of maximum interfaces.  */
            interfaces_found =  local_interfaces_found;
 801c966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c968:	647b      	str	r3, [r7, #68]	@ 0x44

        /* We do a sanity check on the finding. At least there must be one interface but endpoints are
        not necessary.  */
        if (interfaces_found == 0)
 801c96a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c96c:	2b00      	cmp	r3, #0
 801c96e:	d106      	bne.n	801c97e <_ux_device_stack_initialize+0x206>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_DESCRIPTOR_CORRUPTED);
 801c970:	2242      	movs	r2, #66	@ 0x42
 801c972:	2103      	movs	r1, #3
 801c974:	2002      	movs	r0, #2
 801c976:	f7fb f80d 	bl	8017994 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_DESCRIPTOR_CORRUPTED;
 801c97a:	2342      	movs	r3, #66	@ 0x42
 801c97c:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /* We do a sanity check on the finding. Max interface number should not exceed limit.  */
        if (status == UX_SUCCESS &&
 801c97e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c980:	2b00      	cmp	r3, #0
 801c982:	d109      	bne.n	801c998 <_ux_device_stack_initialize+0x220>
 801c984:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c986:	2b0f      	cmp	r3, #15
 801c988:	d906      	bls.n	801c998 <_ux_device_stack_initialize+0x220>
            max_interface_number >= UX_MAX_SLAVE_INTERFACES)
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_INSUFFICIENT);
 801c98a:	2212      	movs	r2, #18
 801c98c:	2103      	movs	r1, #3
 801c98e:	2002      	movs	r0, #2
 801c990:	f7fb f800 	bl	8017994 <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_MEMORY_INSUFFICIENT;
 801c994:	2312      	movs	r3, #18
 801c996:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }
#endif

    /* Go on to allocate interfaces pool if no error.  */
    if (status == UX_SUCCESS)
 801c998:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c99a:	2b00      	cmp	r3, #0
 801c99c:	d11a      	bne.n	801c9d4 <_ux_device_stack_initialize+0x25c>
    {

        /* Memorize both pool sizes.  */
        device -> ux_slave_device_interfaces_pool_number = interfaces_found;
 801c99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9a0:	21f8      	movs	r1, #248	@ 0xf8
 801c9a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c9a4:	505a      	str	r2, [r3, r1]
        device -> ux_slave_device_endpoints_pool_number  = endpoints_found;
 801c9a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c9a8:	2380      	movs	r3, #128	@ 0x80
 801c9aa:	005b      	lsls	r3, r3, #1
 801c9ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801c9ae:	50d1      	str	r1, [r2, r3]

        /* We assign a pool for the interfaces.  */
        interfaces_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, interfaces_found, sizeof(UX_SLAVE_INTERFACE));
 801c9b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c9b2:	2338      	movs	r3, #56	@ 0x38
 801c9b4:	2100      	movs	r1, #0
 801c9b6:	2000      	movs	r0, #0
 801c9b8:	f7fb fb0c 	bl	8017fd4 <_ux_utility_memory_allocate_mulc_safe>
 801c9bc:	0003      	movs	r3, r0
 801c9be:	613b      	str	r3, [r7, #16]
        if (interfaces_pool == UX_NULL)
 801c9c0:	693b      	ldr	r3, [r7, #16]
 801c9c2:	2b00      	cmp	r3, #0
 801c9c4:	d102      	bne.n	801c9cc <_ux_device_stack_initialize+0x254>
            status = UX_MEMORY_INSUFFICIENT;
 801c9c6:	2312      	movs	r3, #18
 801c9c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 801c9ca:	e003      	b.n	801c9d4 <_ux_device_stack_initialize+0x25c>
        else

            /* Save the interface pool address in the device container.  */
            device -> ux_slave_device_interfaces_pool =  interfaces_pool;
 801c9cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9ce:	21f4      	movs	r1, #244	@ 0xf4
 801c9d0:	693a      	ldr	r2, [r7, #16]
 801c9d2:	505a      	str	r2, [r3, r1]
    }

    /* Do we need an endpoint pool ?  */
    if (endpoints_found != 0 && status == UX_SUCCESS)
 801c9d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c9d6:	2b00      	cmp	r3, #0
 801c9d8:	d046      	beq.n	801ca68 <_ux_device_stack_initialize+0x2f0>
 801c9da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c9dc:	2b00      	cmp	r3, #0
 801c9de:	d143      	bne.n	801ca68 <_ux_device_stack_initialize+0x2f0>
    {

        /* We assign a pool for the endpoints.  */
        endpoints_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, endpoints_found, sizeof(UX_SLAVE_ENDPOINT));
 801c9e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801c9e2:	2390      	movs	r3, #144	@ 0x90
 801c9e4:	2100      	movs	r1, #0
 801c9e6:	2000      	movs	r0, #0
 801c9e8:	f7fb faf4 	bl	8017fd4 <_ux_utility_memory_allocate_mulc_safe>
 801c9ec:	0003      	movs	r3, r0
 801c9ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (endpoints_pool == UX_NULL)
 801c9f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c9f2:	2b00      	cmp	r3, #0
 801c9f4:	d102      	bne.n	801c9fc <_ux_device_stack_initialize+0x284>
            status = UX_MEMORY_INSUFFICIENT;
 801c9f6:	2312      	movs	r3, #18
 801c9f8:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (endpoints_pool == UX_NULL)
 801c9fa:	e037      	b.n	801ca6c <_ux_device_stack_initialize+0x2f4>
        else
        {

            /* Save the endpoint pool address in the device container.  */
            device -> ux_slave_device_endpoints_pool =  endpoints_pool;
 801c9fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c9fe:	21fc      	movs	r1, #252	@ 0xfc
 801ca00:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801ca02:	505a      	str	r2, [r3, r1]

            /* We need to assign a transfer buffer to each endpoint. Each endpoint is assigned the
            maximum buffer size.  We also assign the semaphore used by the endpoint to synchronize transfer
            completion. */
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801ca04:	e022      	b.n	801ca4c <_ux_device_stack_initialize+0x2d4>
            {

                /* Obtain some memory.  */
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
                                _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_DATA_MAX_LENGTH);
 801ca06:	2380      	movs	r3, #128	@ 0x80
 801ca08:	011b      	lsls	r3, r3, #4
 801ca0a:	001a      	movs	r2, r3
 801ca0c:	2101      	movs	r1, #1
 801ca0e:	2000      	movs	r0, #0
 801ca10:	f7fb f9d8 	bl	8017dc4 <_ux_utility_memory_allocate>
 801ca14:	0002      	movs	r2, r0
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
 801ca16:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ca18:	63da      	str	r2, [r3, #60]	@ 0x3c

                /* Ensure we could allocate memory.  */
                if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer == UX_NULL)
 801ca1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ca1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801ca1e:	2b00      	cmp	r3, #0
 801ca20:	d102      	bne.n	801ca28 <_ux_device_stack_initialize+0x2b0>
                {
                    status = UX_MEMORY_INSUFFICIENT;
 801ca22:	2312      	movs	r3, #18
 801ca24:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 801ca26:	e01e      	b.n	801ca66 <_ux_device_stack_initialize+0x2ee>
                }
        
                /* Create the semaphore for the endpoint.  */
                status =  _ux_device_semaphore_create(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore,
 801ca28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ca2a:	3360      	adds	r3, #96	@ 0x60
 801ca2c:	4915      	ldr	r1, [pc, #84]	@ (801ca84 <_ux_device_stack_initialize+0x30c>)
 801ca2e:	2200      	movs	r2, #0
 801ca30:	0018      	movs	r0, r3
 801ca32:	f7fb fc63 	bl	80182fc <_ux_utility_semaphore_create>
 801ca36:	0003      	movs	r3, r0
 801ca38:	64bb      	str	r3, [r7, #72]	@ 0x48
                                                    "ux_transfer_request_semaphore", 0);

                /* Check completion status.  */
                if (status != UX_SUCCESS)
 801ca3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ca3c:	2b00      	cmp	r3, #0
 801ca3e:	d002      	beq.n	801ca46 <_ux_device_stack_initialize+0x2ce>
                {
                    status = UX_SEMAPHORE_ERROR;
 801ca40:	2315      	movs	r3, #21
 801ca42:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 801ca44:	e00f      	b.n	801ca66 <_ux_device_stack_initialize+0x2ee>
                }
        
                /* Next endpoint.  */
                endpoints_pool++;
 801ca46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ca48:	3390      	adds	r3, #144	@ 0x90
 801ca4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801ca4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ca4e:	22fc      	movs	r2, #252	@ 0xfc
 801ca50:	5899      	ldr	r1, [r3, r2]
 801ca52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801ca54:	0013      	movs	r3, r2
 801ca56:	00db      	lsls	r3, r3, #3
 801ca58:	189b      	adds	r3, r3, r2
 801ca5a:	011b      	lsls	r3, r3, #4
 801ca5c:	18cb      	adds	r3, r1, r3
 801ca5e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801ca60:	429a      	cmp	r2, r3
 801ca62:	d3d0      	bcc.n	801ca06 <_ux_device_stack_initialize+0x28e>
        if (endpoints_pool == UX_NULL)
 801ca64:	e002      	b.n	801ca6c <_ux_device_stack_initialize+0x2f4>
 801ca66:	e001      	b.n	801ca6c <_ux_device_stack_initialize+0x2f4>
            }
        }
    }
    else
        endpoints_pool = UX_NULL;
 801ca68:	2300      	movs	r3, #0
 801ca6a:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Return successful completion.  */
    if (status == UX_SUCCESS)
 801ca6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ca6e:	2b00      	cmp	r3, #0
 801ca70:	d101      	bne.n	801ca76 <_ux_device_stack_initialize+0x2fe>
        return(UX_SUCCESS);
 801ca72:	2300      	movs	r3, #0
 801ca74:	e046      	b.n	801cb04 <_ux_device_stack_initialize+0x38c>
    
    /* Free resources when there is error.  */

    /* Free device -> ux_slave_device_endpoints_pool.  */
    if (endpoints_pool)
 801ca76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ca78:	2b00      	cmp	r3, #0
 801ca7a:	d026      	beq.n	801caca <_ux_device_stack_initialize+0x352>
    {

        /* In error cases creating endpoint resources, endpoints_pool is endpoint that failed.
         * Previously allocated things should be freed.  */
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 801ca7c:	e019      	b.n	801cab2 <_ux_device_stack_initialize+0x33a>
 801ca7e:	46c0      	nop			@ (mov r8, r8)
 801ca80:	200118cc 	.word	0x200118cc
 801ca84:	0801ee84 	.word	0x0801ee84
        {

            /* Delete ux_slave_transfer_request_semaphore.  */
            if (_ux_device_semaphore_created(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore))
 801ca88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ca8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801ca8c:	2b00      	cmp	r3, #0
 801ca8e:	d004      	beq.n	801ca9a <_ux_device_stack_initialize+0x322>
                _ux_device_semaphore_delete(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
 801ca90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ca92:	3360      	adds	r3, #96	@ 0x60
 801ca94:	0018      	movs	r0, r3
 801ca96:	f7fb fc4d 	bl	8018334 <_ux_utility_semaphore_delete>

            /* Free ux_slave_transfer_request_data_pointer buffer.  */
            if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801ca9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ca9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801ca9e:	2b00      	cmp	r3, #0
 801caa0:	d004      	beq.n	801caac <_ux_device_stack_initialize+0x334>
                _ux_utility_memory_free(endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801caa2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801caa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801caa6:	0018      	movs	r0, r3
 801caa8:	f7fb faee 	bl	8018088 <_ux_utility_memory_free>

            /* Move to previous endpoint.  */
            endpoints_pool --;
 801caac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801caae:	3b90      	subs	r3, #144	@ 0x90
 801cab0:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 801cab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cab4:	22fc      	movs	r2, #252	@ 0xfc
 801cab6:	589b      	ldr	r3, [r3, r2]
 801cab8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801caba:	429a      	cmp	r2, r3
 801cabc:	d2e4      	bcs.n	801ca88 <_ux_device_stack_initialize+0x310>
        }

        _ux_utility_memory_free(device -> ux_slave_device_endpoints_pool);
 801cabe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cac0:	22fc      	movs	r2, #252	@ 0xfc
 801cac2:	589b      	ldr	r3, [r3, r2]
 801cac4:	0018      	movs	r0, r3
 801cac6:	f7fb fadf 	bl	8018088 <_ux_utility_memory_free>
    }

    /* Free device -> ux_slave_device_interfaces_pool.  */
    if (device -> ux_slave_device_interfaces_pool)
 801caca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cacc:	22f4      	movs	r2, #244	@ 0xf4
 801cace:	589b      	ldr	r3, [r3, r2]
 801cad0:	2b00      	cmp	r3, #0
 801cad2:	d005      	beq.n	801cae0 <_ux_device_stack_initialize+0x368>
        _ux_utility_memory_free(device -> ux_slave_device_interfaces_pool);
 801cad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cad6:	22f4      	movs	r2, #244	@ 0xf4
 801cad8:	589b      	ldr	r3, [r3, r2]
 801cada:	0018      	movs	r0, r3
 801cadc:	f7fb fad4 	bl	8018088 <_ux_utility_memory_free>

    /* Free device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer.  */
    if (device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801cae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cae2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801cae4:	2b00      	cmp	r3, #0
 801cae6:	d004      	beq.n	801caf2 <_ux_device_stack_initialize+0x37a>
        _ux_utility_memory_free(device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801cae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801caea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801caec:	0018      	movs	r0, r3
 801caee:	f7fb facb 	bl	8018088 <_ux_utility_memory_free>

    /* Free _ux_system_slave -> ux_system_slave_class_array.  */
    _ux_utility_memory_free(_ux_system_slave -> ux_system_slave_class_array);
 801caf2:	4b06      	ldr	r3, [pc, #24]	@ (801cb0c <_ux_device_stack_initialize+0x394>)
 801caf4:	681a      	ldr	r2, [r3, #0]
 801caf6:	23ae      	movs	r3, #174	@ 0xae
 801caf8:	005b      	lsls	r3, r3, #1
 801cafa:	58d3      	ldr	r3, [r2, r3]
 801cafc:	0018      	movs	r0, r3
 801cafe:	f7fb fac3 	bl	8018088 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 801cb02:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 801cb04:	0018      	movs	r0, r3
 801cb06:	46bd      	mov	sp, r7
 801cb08:	b014      	add	sp, #80	@ 0x50
 801cb0a:	bd80      	pop	{r7, pc}
 801cb0c:	200118cc 	.word	0x200118cc

0801cb10 <_ux_device_stack_interface_delete>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface)
{
 801cb10:	b580      	push	{r7, lr}
 801cb12:	b086      	sub	sp, #24
 801cb14:	af00      	add	r7, sp, #0
 801cb16:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_DELETE, interface, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cb18:	4b20      	ldr	r3, [pc, #128]	@ (801cb9c <_ux_device_stack_interface_delete+0x8c>)
 801cb1a:	681b      	ldr	r3, [r3, #0]
 801cb1c:	3320      	adds	r3, #32
 801cb1e:	613b      	str	r3, [r7, #16]

    /* Find the first endpoints associated with this interface.  */    
    next_endpoint =  interface -> ux_slave_interface_first_endpoint;        
 801cb20:	687b      	ldr	r3, [r7, #4]
 801cb22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801cb24:	617b      	str	r3, [r7, #20]
    
    /* Parse all the endpoints.  */    
    while (next_endpoint != UX_NULL)
 801cb26:	e01c      	b.n	801cb62 <_ux_device_stack_interface_delete+0x52>
    {

        /* Save this endpoint.  */
        endpoint =  next_endpoint;
 801cb28:	697b      	ldr	r3, [r7, #20]
 801cb2a:	60fb      	str	r3, [r7, #12]
        
        /* Find the next endpoint.  */
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801cb2c:	68fb      	ldr	r3, [r7, #12]
 801cb2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cb30:	617b      	str	r3, [r7, #20]
        
        /* Get the pointer to the DCD.  */
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
 801cb32:	4b1a      	ldr	r3, [pc, #104]	@ (801cb9c <_ux_device_stack_interface_delete+0x8c>)
 801cb34:	681b      	ldr	r3, [r3, #0]
 801cb36:	60bb      	str	r3, [r7, #8]

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
 801cb38:	68bb      	ldr	r3, [r7, #8]
 801cb3a:	699b      	ldr	r3, [r3, #24]
 801cb3c:	68fa      	ldr	r2, [r7, #12]
 801cb3e:	68b8      	ldr	r0, [r7, #8]
 801cb40:	210f      	movs	r1, #15
 801cb42:	4798      	blx	r3

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801cb44:	68fb      	ldr	r3, [r7, #12]
 801cb46:	2200      	movs	r2, #0
 801cb48:	601a      	str	r2, [r3, #0]

        /* Make sure the endpoint instance is now cleaned up.  */
        endpoint -> ux_slave_endpoint_state =  0;
 801cb4a:	68fb      	ldr	r3, [r7, #12]
 801cb4c:	2200      	movs	r2, #0
 801cb4e:	605a      	str	r2, [r3, #4]
        endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801cb50:	68fb      	ldr	r3, [r7, #12]
 801cb52:	2200      	movs	r2, #0
 801cb54:	625a      	str	r2, [r3, #36]	@ 0x24
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 801cb56:	68fb      	ldr	r3, [r7, #12]
 801cb58:	2200      	movs	r2, #0
 801cb5a:	629a      	str	r2, [r3, #40]	@ 0x28
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801cb5c:	68fb      	ldr	r3, [r7, #12]
 801cb5e:	2200      	movs	r2, #0
 801cb60:	62da      	str	r2, [r3, #44]	@ 0x2c
    while (next_endpoint != UX_NULL)
 801cb62:	697b      	ldr	r3, [r7, #20]
 801cb64:	2b00      	cmp	r3, #0
 801cb66:	d1df      	bne.n	801cb28 <_ux_device_stack_interface_delete+0x18>
    }        

    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface -> ux_slave_interface_next_interface;
 801cb68:	687b      	ldr	r3, [r7, #4]
 801cb6a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801cb6c:	693b      	ldr	r3, [r7, #16]
 801cb6e:	21f0      	movs	r1, #240	@ 0xf0
 801cb70:	505a      	str	r2, [r3, r1]

    /* The interface is removed from the link, its memory must be cleaned and returned to the pool.  */
    interface -> ux_slave_interface_class          =  UX_NULL;
 801cb72:	687b      	ldr	r3, [r7, #4]
 801cb74:	2200      	movs	r2, #0
 801cb76:	605a      	str	r2, [r3, #4]
    interface -> ux_slave_interface_class_instance =  UX_NULL;
 801cb78:	687b      	ldr	r3, [r7, #4]
 801cb7a:	2200      	movs	r2, #0
 801cb7c:	609a      	str	r2, [r3, #8]
    interface -> ux_slave_interface_next_interface =  UX_NULL;
 801cb7e:	687b      	ldr	r3, [r7, #4]
 801cb80:	2200      	movs	r2, #0
 801cb82:	631a      	str	r2, [r3, #48]	@ 0x30
    interface -> ux_slave_interface_first_endpoint =  UX_NULL;
 801cb84:	687b      	ldr	r3, [r7, #4]
 801cb86:	2200      	movs	r2, #0
 801cb88:	635a      	str	r2, [r3, #52]	@ 0x34
    interface -> ux_slave_interface_status         =  UX_UNUSED;
 801cb8a:	687b      	ldr	r3, [r7, #4]
 801cb8c:	2200      	movs	r2, #0
 801cb8e:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
 801cb90:	2300      	movs	r3, #0
}
 801cb92:	0018      	movs	r0, r3
 801cb94:	46bd      	mov	sp, r7
 801cb96:	b006      	add	sp, #24
 801cb98:	bd80      	pop	{r7, pc}
 801cb9a:	46c0      	nop			@ (mov r8, r8)
 801cb9c:	200118cc 	.word	0x200118cc

0801cba0 <_ux_device_stack_interface_set>:
/*                                            resulting in version 6.1.9  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_set(UCHAR * device_framework, ULONG device_framework_length,
                                                    ULONG alternate_setting_value)
{
 801cba0:	b580      	push	{r7, lr}
 801cba2:	b092      	sub	sp, #72	@ 0x48
 801cba4:	af00      	add	r7, sp, #0
 801cba6:	60f8      	str	r0, [r7, #12]
 801cba8:	60b9      	str	r1, [r7, #8]
 801cbaa:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_SET, alternate_setting_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801cbac:	4b86      	ldr	r3, [pc, #536]	@ (801cdc8 <_ux_device_stack_interface_set+0x228>)
 801cbae:	681b      	ldr	r3, [r3, #0]
 801cbb0:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cbb2:	4b85      	ldr	r3, [pc, #532]	@ (801cdc8 <_ux_device_stack_interface_set+0x228>)
 801cbb4:	681b      	ldr	r3, [r3, #0]
 801cbb6:	3320      	adds	r3, #32
 801cbb8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Find a free interface in the pool and hook it to the 
       existing interface.  */
    interface = device -> ux_slave_device_interfaces_pool;
 801cbba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbbc:	22f4      	movs	r2, #244	@ 0xf4
 801cbbe:	589b      	ldr	r3, [r3, r2]
 801cbc0:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    interfaces_pool_number = device -> ux_slave_device_interfaces_pool_number;
 801cbc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbc4:	22f8      	movs	r2, #248	@ 0xf8
 801cbc6:	589b      	ldr	r3, [r3, r2]
 801cbc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 801cbca:	e009      	b.n	801cbe0 <_ux_device_stack_interface_set+0x40>
    {
        /* Check if this interface is free.  */
        if (interface -> ux_slave_interface_status == UX_UNUSED)
 801cbcc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cbce:	681b      	ldr	r3, [r3, #0]
 801cbd0:	2b00      	cmp	r3, #0
 801cbd2:	d009      	beq.n	801cbe8 <_ux_device_stack_interface_set+0x48>
            break;
    
        /* Try the next interface.  */
        interface++;
 801cbd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cbd6:	3338      	adds	r3, #56	@ 0x38
 801cbd8:	647b      	str	r3, [r7, #68]	@ 0x44
        
        /* Decrement the number of interfaces left to scan in the pool.  */
        interfaces_pool_number--;
 801cbda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cbdc:	3b01      	subs	r3, #1
 801cbde:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 801cbe0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cbe2:	2b00      	cmp	r3, #0
 801cbe4:	d1f2      	bne.n	801cbcc <_ux_device_stack_interface_set+0x2c>
 801cbe6:	e000      	b.n	801cbea <_ux_device_stack_interface_set+0x4a>
            break;
 801cbe8:	46c0      	nop			@ (mov r8, r8)
    }

    /* Did we find a free interface ?  */
    if (interfaces_pool_number == 0)
 801cbea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cbec:	2b00      	cmp	r3, #0
 801cbee:	d101      	bne.n	801cbf4 <_ux_device_stack_interface_set+0x54>
        return(UX_MEMORY_INSUFFICIENT);
 801cbf0:	2312      	movs	r3, #18
 801cbf2:	e0e5      	b.n	801cdc0 <_ux_device_stack_interface_set+0x220>
        return(UX_MEMORY_INSUFFICIENT);
    
#endif

    /* Mark this interface as used now.  */
    interface -> ux_slave_interface_status = UX_USED;
 801cbf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cbf6:	2201      	movs	r2, #1
 801cbf8:	601a      	str	r2, [r3, #0]

    /* Parse the descriptor in something more readable.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_interface_descriptor_structure,
                UX_INTERFACE_DESCRIPTOR_ENTRIES,
                (UCHAR *) &interface -> ux_slave_interface_descriptor);
 801cbfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cbfc:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(device_framework,
 801cbfe:	4973      	ldr	r1, [pc, #460]	@ (801cdcc <_ux_device_stack_interface_set+0x22c>)
 801cc00:	68f8      	ldr	r0, [r7, #12]
 801cc02:	2209      	movs	r2, #9
 801cc04:	f7fa ffb5 	bl	8017b72 <_ux_utility_descriptor_parse>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1

    /* Attach this interface to the end of the interface chain.  */
    if (device -> ux_slave_device_first_interface == UX_NULL)
 801cc08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc0a:	22f0      	movs	r2, #240	@ 0xf0
 801cc0c:	589b      	ldr	r3, [r3, r2]
 801cc0e:	2b00      	cmp	r3, #0
 801cc10:	d104      	bne.n	801cc1c <_ux_device_stack_interface_set+0x7c>
    {

        device -> ux_slave_device_first_interface =  interface;
 801cc12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc14:	21f0      	movs	r1, #240	@ 0xf0
 801cc16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cc18:	505a      	str	r2, [r3, r1]
 801cc1a:	e00e      	b.n	801cc3a <_ux_device_stack_interface_set+0x9a>
    }
    else
    {
        /* Multiple interfaces exist, so find the end of the chain.  */
        interface_link =  device -> ux_slave_device_first_interface;
 801cc1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc1e:	22f0      	movs	r2, #240	@ 0xf0
 801cc20:	589b      	ldr	r3, [r3, r2]
 801cc22:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801cc24:	e002      	b.n	801cc2c <_ux_device_stack_interface_set+0x8c>
            interface_link =  interface_link -> ux_slave_interface_next_interface;
 801cc26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cc28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801cc2a:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801cc2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cc2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801cc30:	2b00      	cmp	r3, #0
 801cc32:	d1f8      	bne.n	801cc26 <_ux_device_stack_interface_set+0x86>
        interface_link -> ux_slave_interface_next_interface =  interface;
 801cc34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cc36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cc38:	631a      	str	r2, [r3, #48]	@ 0x30
    /* It must be very first one.  */
    device -> ux_slave_device_first_interface = interface;
#endif

    /* Point beyond the interface descriptor.  */
    device_framework_length -=  (ULONG) *device_framework;
 801cc3a:	68fb      	ldr	r3, [r7, #12]
 801cc3c:	781b      	ldrb	r3, [r3, #0]
 801cc3e:	001a      	movs	r2, r3
 801cc40:	68bb      	ldr	r3, [r7, #8]
 801cc42:	1a9b      	subs	r3, r3, r2
 801cc44:	60bb      	str	r3, [r7, #8]
    device_framework +=  (ULONG) *device_framework;
 801cc46:	68fb      	ldr	r3, [r7, #12]
 801cc48:	781b      	ldrb	r3, [r3, #0]
 801cc4a:	001a      	movs	r2, r3
 801cc4c:	68fb      	ldr	r3, [r7, #12]
 801cc4e:	189b      	adds	r3, r3, r2
 801cc50:	60fb      	str	r3, [r7, #12]

    /* Parse the device framework and locate endpoint descriptor(s).  */
    while (device_framework_length != 0)
 801cc52:	e0aa      	b.n	801cdaa <_ux_device_stack_interface_set+0x20a>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801cc54:	68fb      	ldr	r3, [r7, #12]
 801cc56:	781b      	ldrb	r3, [r3, #0]
 801cc58:	61fb      	str	r3, [r7, #28]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801cc5a:	211b      	movs	r1, #27
 801cc5c:	187b      	adds	r3, r7, r1
 801cc5e:	68fa      	ldr	r2, [r7, #12]
 801cc60:	7852      	ldrb	r2, [r2, #1]
 801cc62:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is an endpoint descriptor.  */
        switch(descriptor_type)
 801cc64:	187b      	adds	r3, r7, r1
 801cc66:	781b      	ldrb	r3, [r3, #0]
 801cc68:	2b05      	cmp	r3, #5
 801cc6a:	d008      	beq.n	801cc7e <_ux_device_stack_interface_set+0xde>
 801cc6c:	dd00      	ble.n	801cc70 <_ux_device_stack_interface_set+0xd0>
 801cc6e:	e093      	b.n	801cd98 <_ux_device_stack_interface_set+0x1f8>
 801cc70:	2b02      	cmp	r3, #2
 801cc72:	d100      	bne.n	801cc76 <_ux_device_stack_interface_set+0xd6>
 801cc74:	e088      	b.n	801cd88 <_ux_device_stack_interface_set+0x1e8>
 801cc76:	2b04      	cmp	r3, #4
 801cc78:	d100      	bne.n	801cc7c <_ux_device_stack_interface_set+0xdc>
 801cc7a:	e085      	b.n	801cd88 <_ux_device_stack_interface_set+0x1e8>

            /* Return the status to the caller.  */
            return(status);

        default:
            break;
 801cc7c:	e08c      	b.n	801cd98 <_ux_device_stack_interface_set+0x1f8>
            endpoint = device -> ux_slave_device_endpoints_pool;
 801cc7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc80:	22fc      	movs	r2, #252	@ 0xfc
 801cc82:	589b      	ldr	r3, [r3, r2]
 801cc84:	63bb      	str	r3, [r7, #56]	@ 0x38
            endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 801cc86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cc88:	2380      	movs	r3, #128	@ 0x80
 801cc8a:	005b      	lsls	r3, r3, #1
 801cc8c:	58d3      	ldr	r3, [r2, r3]
 801cc8e:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 801cc90:	e00d      	b.n	801ccae <_ux_device_stack_interface_set+0x10e>
                if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801cc92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc94:	681b      	ldr	r3, [r3, #0]
 801cc96:	2b00      	cmp	r3, #0
 801cc98:	d103      	bne.n	801cca2 <_ux_device_stack_interface_set+0x102>
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 801cc9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cc9c:	2201      	movs	r2, #1
 801cc9e:	601a      	str	r2, [r3, #0]
                    break;
 801cca0:	e008      	b.n	801ccb4 <_ux_device_stack_interface_set+0x114>
                endpoint++;
 801cca2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cca4:	3390      	adds	r3, #144	@ 0x90
 801cca6:	63bb      	str	r3, [r7, #56]	@ 0x38
               endpoints_pool_number--; 
 801cca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ccaa:	3b01      	subs	r3, #1
 801ccac:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 801ccae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ccb0:	2b00      	cmp	r3, #0
 801ccb2:	d1ee      	bne.n	801cc92 <_ux_device_stack_interface_set+0xf2>
            if (endpoints_pool_number == 0)
 801ccb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ccb6:	2b00      	cmp	r3, #0
 801ccb8:	d101      	bne.n	801ccbe <_ux_device_stack_interface_set+0x11e>
                return(UX_MEMORY_INSUFFICIENT);
 801ccba:	2312      	movs	r3, #18
 801ccbc:	e080      	b.n	801cdc0 <_ux_device_stack_interface_set+0x220>
                            (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 801ccbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ccc0:	330c      	adds	r3, #12
            _ux_utility_descriptor_parse(device_framework,
 801ccc2:	4943      	ldr	r1, [pc, #268]	@ (801cdd0 <_ux_device_stack_interface_set+0x230>)
 801ccc4:	68f8      	ldr	r0, [r7, #12]
 801ccc6:	2206      	movs	r2, #6
 801ccc8:	f7fa ff53 	bl	8017b72 <_ux_utility_descriptor_parse>
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801cccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ccce:	3330      	adds	r3, #48	@ 0x30
 801ccd0:	617b      	str	r3, [r7, #20]
                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801ccd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ccd4:	69db      	ldr	r3, [r3, #28]
            max_transfer_length =
 801ccd6:	055b      	lsls	r3, r3, #21
 801ccd8:	0d5b      	lsrs	r3, r3, #21
 801ccda:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801ccdc:	4b3a      	ldr	r3, [pc, #232]	@ (801cdc8 <_ux_device_stack_interface_set+0x228>)
 801ccde:	681a      	ldr	r2, [r3, #0]
 801cce0:	23d0      	movs	r3, #208	@ 0xd0
 801cce2:	005b      	lsls	r3, r3, #1
 801cce4:	58d3      	ldr	r3, [r2, r3]
 801cce6:	2b02      	cmp	r3, #2
 801cce8:	d117      	bne.n	801cd1a <_ux_device_stack_interface_set+0x17a>
                (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801ccea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ccec:	699b      	ldr	r3, [r3, #24]
 801ccee:	2201      	movs	r2, #1
 801ccf0:	4013      	ands	r3, r2
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801ccf2:	d012      	beq.n	801cd1a <_ux_device_stack_interface_set+0x17a>
                n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801ccf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ccf6:	69da      	ldr	r2, [r3, #28]
 801ccf8:	23c0      	movs	r3, #192	@ 0xc0
 801ccfa:	015b      	lsls	r3, r3, #5
 801ccfc:	4013      	ands	r3, r2
 801ccfe:	613b      	str	r3, [r7, #16]
                if (n_trans)
 801cd00:	693b      	ldr	r3, [r7, #16]
 801cd02:	2b00      	cmp	r3, #0
 801cd04:	d009      	beq.n	801cd1a <_ux_device_stack_interface_set+0x17a>
                    n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 801cd06:	693b      	ldr	r3, [r7, #16]
 801cd08:	0adb      	lsrs	r3, r3, #11
 801cd0a:	613b      	str	r3, [r7, #16]
                    n_trans ++;
 801cd0c:	693b      	ldr	r3, [r7, #16]
 801cd0e:	3301      	adds	r3, #1
 801cd10:	613b      	str	r3, [r7, #16]
                    max_transfer_length *= n_trans;
 801cd12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cd14:	693a      	ldr	r2, [r7, #16]
 801cd16:	4353      	muls	r3, r2
 801cd18:	62fb      	str	r3, [r7, #44]	@ 0x2c
            transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801cd1a:	697b      	ldr	r3, [r7, #20]
 801cd1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801cd1e:	621a      	str	r2, [r3, #32]
            transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 801cd20:	697b      	ldr	r3, [r7, #20]
 801cd22:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cd24:	609a      	str	r2, [r3, #8]
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 801cd26:	697b      	ldr	r3, [r7, #20]
 801cd28:	2201      	movs	r2, #1
 801cd2a:	4252      	negs	r2, r2
 801cd2c:	64da      	str	r2, [r3, #76]	@ 0x4c
            endpoint -> ux_slave_endpoint_interface =  interface;
 801cd2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cd30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cd32:	629a      	str	r2, [r3, #40]	@ 0x28
            endpoint -> ux_slave_endpoint_device =  device;
 801cd34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cd36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cd38:	62da      	str	r2, [r3, #44]	@ 0x2c
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801cd3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cd3c:	699b      	ldr	r3, [r3, #24]
 801cd3e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cd40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801cd42:	210e      	movs	r1, #14
 801cd44:	4798      	blx	r3
 801cd46:	0003      	movs	r3, r0
 801cd48:	623b      	str	r3, [r7, #32]
            if (status != UX_SUCCESS)
 801cd4a:	6a3b      	ldr	r3, [r7, #32]
 801cd4c:	2b00      	cmp	r3, #0
 801cd4e:	d004      	beq.n	801cd5a <_ux_device_stack_interface_set+0x1ba>
                endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801cd50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cd52:	2200      	movs	r2, #0
 801cd54:	601a      	str	r2, [r3, #0]
                return(status);
 801cd56:	6a3b      	ldr	r3, [r7, #32]
 801cd58:	e032      	b.n	801cdc0 <_ux_device_stack_interface_set+0x220>
            if (interface -> ux_slave_interface_first_endpoint == UX_NULL)
 801cd5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cd5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801cd5e:	2b00      	cmp	r3, #0
 801cd60:	d103      	bne.n	801cd6a <_ux_device_stack_interface_set+0x1ca>
                interface -> ux_slave_interface_first_endpoint =  endpoint;
 801cd62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cd64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cd66:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 801cd68:	e017      	b.n	801cd9a <_ux_device_stack_interface_set+0x1fa>
                endpoint_link =  interface -> ux_slave_interface_first_endpoint;
 801cd6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cd6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801cd6e:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801cd70:	e002      	b.n	801cd78 <_ux_device_stack_interface_set+0x1d8>
                    endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801cd72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cd74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cd76:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801cd78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cd7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cd7c:	2b00      	cmp	r3, #0
 801cd7e:	d1f8      	bne.n	801cd72 <_ux_device_stack_interface_set+0x1d2>
                endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801cd80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cd82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cd84:	625a      	str	r2, [r3, #36]	@ 0x24
            break;
 801cd86:	e008      	b.n	801cd9a <_ux_device_stack_interface_set+0x1fa>
            status =  _ux_device_stack_interface_start(interface);
 801cd88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cd8a:	0018      	movs	r0, r3
 801cd8c:	f000 f822 	bl	801cdd4 <_ux_device_stack_interface_start>
 801cd90:	0003      	movs	r3, r0
 801cd92:	623b      	str	r3, [r7, #32]
            return(status);
 801cd94:	6a3b      	ldr	r3, [r7, #32]
 801cd96:	e013      	b.n	801cdc0 <_ux_device_stack_interface_set+0x220>
            break;
 801cd98:	46c0      	nop			@ (mov r8, r8)
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801cd9a:	68ba      	ldr	r2, [r7, #8]
 801cd9c:	69fb      	ldr	r3, [r7, #28]
 801cd9e:	1ad3      	subs	r3, r2, r3
 801cda0:	60bb      	str	r3, [r7, #8]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801cda2:	68fa      	ldr	r2, [r7, #12]
 801cda4:	69fb      	ldr	r3, [r7, #28]
 801cda6:	18d3      	adds	r3, r2, r3
 801cda8:	60fb      	str	r3, [r7, #12]
    while (device_framework_length != 0)
 801cdaa:	68bb      	ldr	r3, [r7, #8]
 801cdac:	2b00      	cmp	r3, #0
 801cdae:	d000      	beq.n	801cdb2 <_ux_device_stack_interface_set+0x212>
 801cdb0:	e750      	b.n	801cc54 <_ux_device_stack_interface_set+0xb4>
    }

    /* The interface attached to this configuration must be started at the class
       level.  */
    status =  _ux_device_stack_interface_start(interface);
 801cdb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cdb4:	0018      	movs	r0, r3
 801cdb6:	f000 f80d 	bl	801cdd4 <_ux_device_stack_interface_start>
 801cdba:	0003      	movs	r3, r0
 801cdbc:	623b      	str	r3, [r7, #32]

    /* Return the status to the caller.  */
    return(status);
 801cdbe:	6a3b      	ldr	r3, [r7, #32]
}
 801cdc0:	0018      	movs	r0, r3
 801cdc2:	46bd      	mov	sp, r7
 801cdc4:	b012      	add	sp, #72	@ 0x48
 801cdc6:	bd80      	pop	{r7, pc}
 801cdc8:	200118cc 	.word	0x200118cc
 801cdcc:	20000034 	.word	0x20000034
 801cdd0:	20000014 	.word	0x20000014

0801cdd4 <_ux_device_stack_interface_start>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_start(UX_SLAVE_INTERFACE *interface)
{
 801cdd4:	b590      	push	{r4, r7, lr}
 801cdd6:	b091      	sub	sp, #68	@ 0x44
 801cdd8:	af00      	add	r7, sp, #0
 801cdda:	6078      	str	r0, [r7, #4]
UINT                        status;
UX_SLAVE_CLASS_COMMAND      class_command;


    /* Get the class for the interface.  */
    class =  _ux_system_slave -> ux_system_slave_interface_class_array[interface -> ux_slave_interface_descriptor.bInterfaceNumber];
 801cddc:	4b2a      	ldr	r3, [pc, #168]	@ (801ce88 <_ux_device_stack_interface_start+0xb4>)
 801cdde:	681a      	ldr	r2, [r3, #0]
 801cde0:	687b      	ldr	r3, [r7, #4]
 801cde2:	695b      	ldr	r3, [r3, #20]
 801cde4:	3358      	adds	r3, #88	@ 0x58
 801cde6:	009b      	lsls	r3, r3, #2
 801cde8:	589b      	ldr	r3, [r3, r2]
 801cdea:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if class driver is available. */
    if (class == UX_NULL)
 801cdec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cdee:	2b00      	cmp	r3, #0
 801cdf0:	d101      	bne.n	801cdf6 <_ux_device_stack_interface_start+0x22>

        /* There is no class driver supported. */
        return (UX_NO_CLASS_MATCH);
 801cdf2:	2357      	movs	r3, #87	@ 0x57
 801cdf4:	e044      	b.n	801ce80 <_ux_device_stack_interface_start+0xac>

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cdf6:	4b24      	ldr	r3, [pc, #144]	@ (801ce88 <_ux_device_stack_interface_start+0xb4>)
 801cdf8:	681b      	ldr	r3, [r3, #0]
 801cdfa:	3320      	adds	r3, #32
 801cdfc:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Build all the fields of the Class Command.  */
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 801cdfe:	2008      	movs	r0, #8
 801ce00:	183b      	adds	r3, r7, r0
 801ce02:	2201      	movs	r2, #1
 801ce04:	601a      	str	r2, [r3, #0]
    class_command.ux_slave_class_command_interface =   (VOID *)interface;
 801ce06:	183b      	adds	r3, r7, r0
 801ce08:	687a      	ldr	r2, [r7, #4]
 801ce0a:	609a      	str	r2, [r3, #8]
    class_command.ux_slave_class_command_class     =   interface -> ux_slave_interface_descriptor.bInterfaceClass;
 801ce0c:	687b      	ldr	r3, [r7, #4]
 801ce0e:	6a1a      	ldr	r2, [r3, #32]
 801ce10:	183b      	adds	r3, r7, r0
 801ce12:	615a      	str	r2, [r3, #20]
    class_command.ux_slave_class_command_subclass  =   interface -> ux_slave_interface_descriptor.bInterfaceSubClass;
 801ce14:	687b      	ldr	r3, [r7, #4]
 801ce16:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801ce18:	183b      	adds	r3, r7, r0
 801ce1a:	619a      	str	r2, [r3, #24]
    class_command.ux_slave_class_command_protocol  =   interface -> ux_slave_interface_descriptor.bInterfaceProtocol;
 801ce1c:	687b      	ldr	r3, [r7, #4]
 801ce1e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801ce20:	183b      	adds	r3, r7, r0
 801ce22:	61da      	str	r2, [r3, #28]
    class_command.ux_slave_class_command_vid       =   device -> ux_slave_device_descriptor.idVendor;
 801ce24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ce26:	6a1a      	ldr	r2, [r3, #32]
 801ce28:	183b      	adds	r3, r7, r0
 801ce2a:	611a      	str	r2, [r3, #16]
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 801ce2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ce2e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801ce30:	183b      	adds	r3, r7, r0
 801ce32:	60da      	str	r2, [r3, #12]

    /* We can now memorize the interface pointer associated with this class.  */
    class -> ux_slave_class_interface = interface;
 801ce34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ce36:	2388      	movs	r3, #136	@ 0x88
 801ce38:	005b      	lsls	r3, r3, #1
 801ce3a:	6879      	ldr	r1, [r7, #4]
 801ce3c:	50d1      	str	r1, [r2, r3]
    
    /* We have found a potential candidate. Call this registered class entry function.  */
    status = class -> ux_slave_class_entry_function(&class_command);
 801ce3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ce40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ce42:	0004      	movs	r4, r0
 801ce44:	183a      	adds	r2, r7, r0
 801ce46:	0010      	movs	r0, r2
 801ce48:	4798      	blx	r3
 801ce4a:	0003      	movs	r3, r0
 801ce4c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* The status tells us if the registered class wants to own this class.  */
    if (status == UX_SUCCESS)
 801ce4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ce50:	2b00      	cmp	r3, #0
 801ce52:	d114      	bne.n	801ce7e <_ux_device_stack_interface_start+0xaa>
    {

        /* Store the class container. */
        class_command.ux_slave_class_command_class_ptr =  class;
 801ce54:	193b      	adds	r3, r7, r4
 801ce56:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ce58:	621a      	str	r2, [r3, #32]
        
        /* Store the command.  */
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 801ce5a:	193b      	adds	r3, r7, r4
 801ce5c:	2202      	movs	r2, #2
 801ce5e:	601a      	str	r2, [r3, #0]
        
        /* Activate the class.  */
        status = class -> ux_slave_class_entry_function(&class_command);
 801ce60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ce62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ce64:	193a      	adds	r2, r7, r4
 801ce66:	0010      	movs	r0, r2
 801ce68:	4798      	blx	r3
 801ce6a:	0003      	movs	r3, r0
 801ce6c:	637b      	str	r3, [r7, #52]	@ 0x34

        /* If the class was successfully activated, set the class for the interface.  */
        if(status == UX_SUCCESS)
 801ce6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ce70:	2b00      	cmp	r3, #0
 801ce72:	d102      	bne.n	801ce7a <_ux_device_stack_interface_start+0xa6>
            interface -> ux_slave_interface_class =  class;
 801ce74:	687b      	ldr	r3, [r7, #4]
 801ce76:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801ce78:	605a      	str	r2, [r3, #4]

        return(status); 
 801ce7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ce7c:	e000      	b.n	801ce80 <_ux_device_stack_interface_start+0xac>
    }

    /* There is no driver who want to own this class!  */
    return(UX_NO_CLASS_MATCH);
 801ce7e:	2357      	movs	r3, #87	@ 0x57
}
 801ce80:	0018      	movs	r0, r3
 801ce82:	46bd      	mov	sp, r7
 801ce84:	b011      	add	sp, #68	@ 0x44
 801ce86:	bd90      	pop	{r4, r7, pc}
 801ce88:	200118cc 	.word	0x200118cc

0801ce8c <_ux_device_stack_set_feature>:
/*                                            supported device requests,  */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_set_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801ce8c:	b580      	push	{r7, lr}
 801ce8e:	b08a      	sub	sp, #40	@ 0x28
 801ce90:	af00      	add	r7, sp, #0
 801ce92:	60f8      	str	r0, [r7, #12]
 801ce94:	60b9      	str	r1, [r7, #8]
 801ce96:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_SET_FEATURE, request_value, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801ce98:	4b29      	ldr	r3, [pc, #164]	@ (801cf40 <_ux_device_stack_set_feature+0xb4>)
 801ce9a:	681b      	ldr	r3, [r3, #0]
 801ce9c:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801ce9e:	4b28      	ldr	r3, [pc, #160]	@ (801cf40 <_ux_device_stack_set_feature+0xb4>)
 801cea0:	681b      	ldr	r3, [r3, #0]
 801cea2:	3320      	adds	r3, #32
 801cea4:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801cea6:	69bb      	ldr	r3, [r7, #24]
 801cea8:	333c      	adds	r3, #60	@ 0x3c
 801ceaa:	617b      	str	r3, [r7, #20]

    /* The feature can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801ceac:	68fb      	ldr	r3, [r7, #12]
 801ceae:	2203      	movs	r2, #3
 801ceb0:	4013      	ands	r3, r2
 801ceb2:	d002      	beq.n	801ceba <_ux_device_stack_set_feature+0x2e>
 801ceb4:	2b02      	cmp	r3, #2
 801ceb6:	d016      	beq.n	801cee6 <_ux_device_stack_set_feature+0x5a>
 801ceb8:	e037      	b.n	801cf2a <_ux_device_stack_set_feature+0x9e>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801ceba:	68bb      	ldr	r3, [r7, #8]
 801cebc:	2b01      	cmp	r3, #1
 801cebe:	d110      	bne.n	801cee2 <_ux_device_stack_set_feature+0x56>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 801cec0:	4b1f      	ldr	r3, [pc, #124]	@ (801cf40 <_ux_device_stack_set_feature+0xb4>)
 801cec2:	681a      	ldr	r2, [r3, #0]
 801cec4:	23d4      	movs	r3, #212	@ 0xd4
 801cec6:	005b      	lsls	r3, r3, #1
 801cec8:	58d3      	ldr	r3, [r2, r3]
 801ceca:	2b00      	cmp	r3, #0
 801cecc:	d007      	beq.n	801cede <_ux_device_stack_set_feature+0x52>
            {

                /* Enable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_TRUE;
 801cece:	4b1c      	ldr	r3, [pc, #112]	@ (801cf40 <_ux_device_stack_set_feature+0xb4>)
 801ced0:	681a      	ldr	r2, [r3, #0]
 801ced2:	23d6      	movs	r3, #214	@ 0xd6
 801ced4:	005b      	lsls	r3, r3, #1
 801ced6:	2101      	movs	r1, #1
 801ced8:	50d1      	str	r1, [r2, r3]

                /* OK. */
                return (UX_SUCCESS);
 801ceda:	2300      	movs	r3, #0
 801cedc:	e02c      	b.n	801cf38 <_ux_device_stack_set_feature+0xac>
            }
            else

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
 801cede:	2354      	movs	r3, #84	@ 0x54
 801cee0:	e02a      	b.n	801cf38 <_ux_device_stack_set_feature+0xac>
            return(UX_SUCCESS);
        }
#endif

        /* Request value not supported.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 801cee2:	2354      	movs	r3, #84	@ 0x54
 801cee4:	e028      	b.n	801cf38 <_ux_device_stack_set_feature+0xac>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only set feature for endpoint is ENDPOINT_STALL. This forces
           the endpoint to the stall situation.
           We need to find the endpoint through the interface(s). */
        interface =  device -> ux_slave_device_first_interface;
 801cee6:	69bb      	ldr	r3, [r7, #24]
 801cee8:	22f0      	movs	r2, #240	@ 0xf0
 801ceea:	589b      	ldr	r3, [r3, r2]
 801ceec:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface != UX_NULL)
 801ceee:	e019      	b.n	801cf24 <_ux_device_stack_set_feature+0x98>
        {
#endif
            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface -> ux_slave_interface_first_endpoint;
 801cef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801cef4:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 801cef6:	e00f      	b.n	801cf18 <_ux_device_stack_set_feature+0x8c>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 801cef8:	6a3b      	ldr	r3, [r7, #32]
 801cefa:	695b      	ldr	r3, [r3, #20]
 801cefc:	687a      	ldr	r2, [r7, #4]
 801cefe:	429a      	cmp	r2, r3
 801cf00:	d107      	bne.n	801cf12 <_ux_device_stack_set_feature+0x86>
                {

                    /* Stall the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint_target);
 801cf02:	69fb      	ldr	r3, [r7, #28]
 801cf04:	699b      	ldr	r3, [r3, #24]
 801cf06:	6a3a      	ldr	r2, [r7, #32]
 801cf08:	69f8      	ldr	r0, [r7, #28]
 801cf0a:	2114      	movs	r1, #20
 801cf0c:	4798      	blx	r3

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801cf0e:	2300      	movs	r3, #0
 801cf10:	e012      	b.n	801cf38 <_ux_device_stack_set_feature+0xac>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801cf12:	6a3b      	ldr	r3, [r7, #32]
 801cf14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801cf16:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 801cf18:	6a3b      	ldr	r3, [r7, #32]
 801cf1a:	2b00      	cmp	r3, #0
 801cf1c:	d1ec      	bne.n	801cef8 <_ux_device_stack_set_feature+0x6c>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface =  interface -> ux_slave_interface_next_interface;
 801cf1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cf20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801cf22:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface != UX_NULL)
 801cf24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cf26:	2b00      	cmp	r3, #0
 801cf28:	d1e2      	bne.n	801cef0 <_ux_device_stack_set_feature+0x64>
        /* Intentionally fall through into the default case. */
        /* fall through */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801cf2a:	69fb      	ldr	r3, [r7, #28]
 801cf2c:	699b      	ldr	r3, [r3, #24]
 801cf2e:	697a      	ldr	r2, [r7, #20]
 801cf30:	69f8      	ldr	r0, [r7, #28]
 801cf32:	2114      	movs	r1, #20
 801cf34:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801cf36:	2300      	movs	r3, #0
    }
}
 801cf38:	0018      	movs	r0, r3
 801cf3a:	46bd      	mov	sp, r7
 801cf3c:	b00a      	add	sp, #40	@ 0x28
 801cf3e:	bd80      	pop	{r7, pc}
 801cf40:	200118cc 	.word	0x200118cc

0801cf44 <_ux_device_stack_transfer_abort>:
/*                                            assigned aborting code,     */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_abort(UX_SLAVE_TRANSFER *transfer_request, ULONG completion_code)
{
 801cf44:	b580      	push	{r7, lr}
 801cf46:	b088      	sub	sp, #32
 801cf48:	af00      	add	r7, sp, #0
 801cf4a:	6078      	str	r0, [r7, #4]
 801cf4c:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ABORT, transfer_request, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801cf4e:	4b18      	ldr	r3, [pc, #96]	@ (801cfb0 <_ux_device_stack_transfer_abort+0x6c>)
 801cf50:	681b      	ldr	r3, [r3, #0]
 801cf52:	61fb      	str	r3, [r7, #28]

    /* Sets the completion code due to bus reset.  */
    transfer_request -> ux_slave_transfer_request_completion_code = completion_code;
 801cf54:	687b      	ldr	r3, [r7, #4]
 801cf56:	683a      	ldr	r2, [r7, #0]
 801cf58:	625a      	str	r2, [r3, #36]	@ 0x24
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801cf5a:	f3ef 8310 	mrs	r3, PRIMASK
 801cf5e:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801cf60:	b672      	cpsid	i
    return(primask_value);
 801cf62:	697b      	ldr	r3, [r7, #20]

    /* Ensure we're not preempted by the transfer completion ISR.  */
    UX_DISABLE
 801cf64:	61bb      	str	r3, [r7, #24]

    /* It's possible the transfer already completed. Ensure it hasn't before doing the abort.  */
    if (transfer_request -> ux_slave_transfer_request_status == UX_TRANSFER_STATUS_PENDING)
 801cf66:	687b      	ldr	r3, [r7, #4]
 801cf68:	681b      	ldr	r3, [r3, #0]
 801cf6a:	2b01      	cmp	r3, #1
 801cf6c:	d114      	bne.n	801cf98 <_ux_device_stack_transfer_abort+0x54>
    {

        /* Call the DCD if necessary for cleaning up the pending transfer.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_ABORT, (VOID *) transfer_request);
 801cf6e:	69fb      	ldr	r3, [r7, #28]
 801cf70:	699b      	ldr	r3, [r3, #24]
 801cf72:	687a      	ldr	r2, [r7, #4]
 801cf74:	69f8      	ldr	r0, [r7, #28]
 801cf76:	210d      	movs	r1, #13
 801cf78:	4798      	blx	r3
 801cf7a:	69bb      	ldr	r3, [r7, #24]
 801cf7c:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801cf7e:	693b      	ldr	r3, [r7, #16]
 801cf80:	f383 8810 	msr	PRIMASK, r3
}
 801cf84:	46c0      	nop			@ (mov r8, r8)

        /* We need to set the completion code for the transfer to aborted. Note
           that the transfer request function cannot simultaneously modify this 
           because if the transfer was pending, then the transfer's thread is 
           currently waiting for it to complete.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 801cf86:	687b      	ldr	r3, [r7, #4]
 801cf88:	2204      	movs	r2, #4
 801cf8a:	601a      	str	r2, [r3, #0]

        /* Wake up the device driver who is waiting on the semaphore.  */
        _ux_device_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
 801cf8c:	687b      	ldr	r3, [r7, #4]
 801cf8e:	3330      	adds	r3, #48	@ 0x30
 801cf90:	0018      	movs	r0, r3
 801cf92:	f7fb fa1b 	bl	80183cc <_ux_utility_semaphore_put>
 801cf96:	e005      	b.n	801cfa4 <_ux_device_stack_transfer_abort+0x60>
 801cf98:	69bb      	ldr	r3, [r7, #24]
 801cf9a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801cf9c:	68fb      	ldr	r3, [r7, #12]
 801cf9e:	f383 8810 	msr	PRIMASK, r3
}
 801cfa2:	46c0      	nop			@ (mov r8, r8)
        /* Restore interrupts.  */
        UX_RESTORE
    }

    /* This function never fails.  */
    return(UX_SUCCESS);       
 801cfa4:	2300      	movs	r3, #0
}
 801cfa6:	0018      	movs	r0, r3
 801cfa8:	46bd      	mov	sp, r7
 801cfaa:	b008      	add	sp, #32
 801cfac:	bd80      	pop	{r7, pc}
 801cfae:	46c0      	nop			@ (mov r8, r8)
 801cfb0:	200118cc 	.word	0x200118cc

0801cfb4 <_ux_device_stack_transfer_all_request_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_all_request_abort(UX_SLAVE_ENDPOINT *endpoint, ULONG completion_code)
{
 801cfb4:	b580      	push	{r7, lr}
 801cfb6:	b084      	sub	sp, #16
 801cfb8:	af00      	add	r7, sp, #0
 801cfba:	6078      	str	r0, [r7, #4]
 801cfbc:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ALL_REQUEST_ABORT, endpoint, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the transfer request for this endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801cfbe:	687b      	ldr	r3, [r7, #4]
 801cfc0:	3330      	adds	r3, #48	@ 0x30
 801cfc2:	60fb      	str	r3, [r7, #12]
    
    /* Abort this request.  */
    _ux_device_stack_transfer_abort(transfer_request, completion_code);
 801cfc4:	683a      	ldr	r2, [r7, #0]
 801cfc6:	68fb      	ldr	r3, [r7, #12]
 801cfc8:	0011      	movs	r1, r2
 801cfca:	0018      	movs	r0, r3
 801cfcc:	f7ff ffba 	bl	801cf44 <_ux_device_stack_transfer_abort>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801cfd0:	2300      	movs	r3, #0
}
 801cfd2:	0018      	movs	r0, r3
 801cfd4:	46bd      	mov	sp, r7
 801cfd6:	b004      	add	sp, #16
 801cfd8:	bd80      	pop	{r7, pc}
	...

0801cfdc <_ux_device_stack_transfer_request>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_request(UX_SLAVE_TRANSFER *transfer_request, 
                                            ULONG slave_length, 
                                            ULONG host_length)
{
 801cfdc:	b580      	push	{r7, lr}
 801cfde:	b08c      	sub	sp, #48	@ 0x30
 801cfe0:	af00      	add	r7, sp, #0
 801cfe2:	60f8      	str	r0, [r7, #12]
 801cfe4:	60b9      	str	r1, [r7, #8]
 801cfe6:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT       *endpoint;
ULONG                   device_state;


    /* Do we have to skip this transfer?  */
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 801cfe8:	68fb      	ldr	r3, [r7, #12]
 801cfea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801cfec:	2b01      	cmp	r3, #1
 801cfee:	d101      	bne.n	801cff4 <_ux_device_stack_transfer_request+0x18>
        return(UX_SUCCESS);
 801cff0:	2300      	movs	r3, #0
 801cff2:	e073      	b.n	801d0dc <_ux_device_stack_transfer_request+0x100>
    __asm__ volatile (" MRS  %0,PRIMASK ": "=r" (primask_value) );
 801cff4:	f3ef 8310 	mrs	r3, PRIMASK
 801cff8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile (" CPSID i" : : : "memory" );
 801cffa:	b672      	cpsid	i
    return(primask_value);
 801cffc:	69bb      	ldr	r3, [r7, #24]

    /* Disable interrupts to prevent the disconnection ISR from preempting us
       while we check the device state and set the transfer status.  */
    UX_DISABLE
 801cffe:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the device state.  */
    device_state =  _ux_system_slave -> ux_system_slave_device.ux_slave_device_state;
 801d000:	4b38      	ldr	r3, [pc, #224]	@ (801d0e4 <_ux_device_stack_transfer_request+0x108>)
 801d002:	681b      	ldr	r3, [r3, #0]
 801d004:	6a1b      	ldr	r3, [r3, #32]
 801d006:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if ((device_state == UX_DEVICE_ATTACHED) || (device_state == UX_DEVICE_ADDRESSED)
 801d008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d00a:	2b01      	cmp	r3, #1
 801d00c:	d005      	beq.n	801d01a <_ux_device_stack_transfer_request+0x3e>
 801d00e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d010:	2b02      	cmp	r3, #2
 801d012:	d002      	beq.n	801d01a <_ux_device_stack_transfer_request+0x3e>
            || (device_state == UX_DEVICE_CONFIGURED))
 801d014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d016:	2b03      	cmp	r3, #3
 801d018:	d114      	bne.n	801d044 <_ux_device_stack_transfer_request+0x68>

        /* Set the transfer to pending.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING; 
 801d01a:	68fb      	ldr	r3, [r7, #12]
 801d01c:	2201      	movs	r2, #1
 801d01e:	601a      	str	r2, [r3, #0]
 801d020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d022:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801d024:	697b      	ldr	r3, [r7, #20]
 801d026:	f383 8810 	msr	PRIMASK, r3
}
 801d02a:	46c0      	nop			@ (mov r8, r8)
                    
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_REQUEST, transfer_request, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801d02c:	4b2d      	ldr	r3, [pc, #180]	@ (801d0e4 <_ux_device_stack_transfer_request+0x108>)
 801d02e:	681b      	ldr	r3, [r3, #0]
 801d030:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Get the endpoint associated with this transaction.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801d032:	68fb      	ldr	r3, [r7, #12]
 801d034:	689b      	ldr	r3, [r3, #8]
 801d036:	623b      	str	r3, [r7, #32]
    
    /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 801d038:	6a3b      	ldr	r3, [r7, #32]
 801d03a:	699b      	ldr	r3, [r3, #24]
 801d03c:	2203      	movs	r2, #3
 801d03e:	4013      	ands	r3, r2
 801d040:	d10b      	bne.n	801d05a <_ux_device_stack_transfer_request+0x7e>
 801d042:	e01a      	b.n	801d07a <_ux_device_stack_transfer_request+0x9e>
 801d044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d046:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  PRIMASK,%0": : "r" (primask_value): "memory" );
 801d048:	693b      	ldr	r3, [r7, #16]
 801d04a:	f383 8810 	msr	PRIMASK, r3
}
 801d04e:	46c0      	nop			@ (mov r8, r8)
        return(UX_TRANSFER_NOT_READY);
 801d050:	2325      	movs	r3, #37	@ 0x25
 801d052:	e043      	b.n	801d0dc <_ux_device_stack_transfer_request+0x100>
        /* Check if the endpoint is STALLED. In this case, we must refuse the transaction until the endpoint
           has been reset by the host.  */
        while (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)

            /* Wait for 100ms for endpoint to be reset by a CLEAR_FEATURE command.  */
            _ux_utility_delay_ms(100);
 801d054:	2064      	movs	r0, #100	@ 0x64
 801d056:	f7fa fd73 	bl	8017b40 <_ux_utility_delay_ms>
        while (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)
 801d05a:	6a3b      	ldr	r3, [r7, #32]
 801d05c:	685b      	ldr	r3, [r3, #4]
 801d05e:	2b02      	cmp	r3, #2
 801d060:	d0f8      	beq.n	801d054 <_ux_device_stack_transfer_request+0x78>

        /* Isolate the direction from the endpoint address.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
 801d062:	6a3b      	ldr	r3, [r7, #32]
 801d064:	695b      	ldr	r3, [r3, #20]
 801d066:	2280      	movs	r2, #128	@ 0x80
 801d068:	4013      	ands	r3, r2
 801d06a:	d003      	beq.n	801d074 <_ux_device_stack_transfer_request+0x98>
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801d06c:	68fb      	ldr	r3, [r7, #12]
 801d06e:	2203      	movs	r2, #3
 801d070:	629a      	str	r2, [r3, #40]	@ 0x28
 801d072:	e002      	b.n	801d07a <_ux_device_stack_transfer_request+0x9e>
        else    
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_IN;
 801d074:	68fb      	ldr	r3, [r7, #12]
 801d076:	2202      	movs	r2, #2
 801d078:	629a      	str	r2, [r3, #40]	@ 0x28

    /* See if we need to force a zero length packet at the end of the transfer. 
       This happens on a DATA IN and when the host requested length is not met
       and the last packet is on a boundary. If slave_length is zero, then it is 
       a explicit ZLP request, no need to force ZLP.  */
    if ((transfer_request -> ux_slave_transfer_request_phase ==  UX_TRANSFER_PHASE_DATA_OUT) &&
 801d07a:	68fb      	ldr	r3, [r7, #12]
 801d07c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d07e:	2b03      	cmp	r3, #3
 801d080:	d113      	bne.n	801d0aa <_ux_device_stack_transfer_request+0xce>
 801d082:	68bb      	ldr	r3, [r7, #8]
 801d084:	2b00      	cmp	r3, #0
 801d086:	d010      	beq.n	801d0aa <_ux_device_stack_transfer_request+0xce>
        (slave_length != 0) && (host_length != slave_length) && 
 801d088:	687a      	ldr	r2, [r7, #4]
 801d08a:	68bb      	ldr	r3, [r7, #8]
 801d08c:	429a      	cmp	r2, r3
 801d08e:	d00c      	beq.n	801d0aa <_ux_device_stack_transfer_request+0xce>
        (slave_length % endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) == 0)
 801d090:	6a3b      	ldr	r3, [r7, #32]
 801d092:	69da      	ldr	r2, [r3, #28]
 801d094:	68bb      	ldr	r3, [r7, #8]
 801d096:	0011      	movs	r1, r2
 801d098:	0018      	movs	r0, r3
 801d09a:	f7e9 fa59 	bl	8006550 <__aeabi_uidivmod>
 801d09e:	1e0b      	subs	r3, r1, #0
        (slave_length != 0) && (host_length != slave_length) && 
 801d0a0:	d103      	bne.n	801d0aa <_ux_device_stack_transfer_request+0xce>
    {

        /* If so force Zero Length Packet.  */
        transfer_request -> ux_slave_transfer_request_force_zlp =  UX_TRUE;
 801d0a2:	68fb      	ldr	r3, [r7, #12]
 801d0a4:	2201      	movs	r2, #1
 801d0a6:	651a      	str	r2, [r3, #80]	@ 0x50
 801d0a8:	e002      	b.n	801d0b0 <_ux_device_stack_transfer_request+0xd4>
    }
    else
    {

        /* Condition is not met, do not force a Zero Length Packet.  */
        transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801d0aa:	68fb      	ldr	r3, [r7, #12]
 801d0ac:	2200      	movs	r2, #0
 801d0ae:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801d0b0:	68fb      	ldr	r3, [r7, #12]
 801d0b2:	2200      	movs	r2, #0
 801d0b4:	619a      	str	r2, [r3, #24]

    /* Determine how many bytes to send in this transaction.  We keep track of the original
        length and have a working length.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    slave_length;
 801d0b6:	68fb      	ldr	r3, [r7, #12]
 801d0b8:	68ba      	ldr	r2, [r7, #8]
 801d0ba:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  slave_length;
 801d0bc:	68fb      	ldr	r3, [r7, #12]
 801d0be:	68ba      	ldr	r2, [r7, #8]
 801d0c0:	61da      	str	r2, [r3, #28]

    /* Save the buffer pointer.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =  
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 801d0c2:	68fb      	ldr	r3, [r7, #12]
 801d0c4:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =  
 801d0c6:	68fb      	ldr	r3, [r7, #12]
 801d0c8:	611a      	str	r2, [r3, #16]

    /* Call the DCD driver transfer function.   */
    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_REQUEST, transfer_request);
 801d0ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d0cc:	699b      	ldr	r3, [r3, #24]
 801d0ce:	68fa      	ldr	r2, [r7, #12]
 801d0d0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801d0d2:	210c      	movs	r1, #12
 801d0d4:	4798      	blx	r3
 801d0d6:	0003      	movs	r3, r0
 801d0d8:	61fb      	str	r3, [r7, #28]

    /* And return the status.  */
    return(status);
 801d0da:	69fb      	ldr	r3, [r7, #28]

#endif
}
 801d0dc:	0018      	movs	r0, r3
 801d0de:	46bd      	mov	sp, r7
 801d0e0:	b00c      	add	sp, #48	@ 0x30
 801d0e2:	bd80      	pop	{r7, pc}
 801d0e4:	200118cc 	.word	0x200118cc

0801d0e8 <USBPD_PreInitOs>:
/* Private functions ---------------------------------------------------------*/

/* USER CODE BEGIN 2 */
/* USER CODE END 2 */
unsigned int USBPD_PreInitOs(void)
{
 801d0e8:	b580      	push	{r7, lr}
 801d0ea:	af00      	add	r7, sp, #0
  /* Global Init of USBPD HW */
  USBPD_HW_IF_GlobalHwInit();
 801d0ec:	f7f9 fab8 	bl	8016660 <USBPD_HW_IF_GlobalHwInit>
 /* Initialize the Device Policy Manager */
  if (USBPD_OK != USBPD_DPM_InitCore())
 801d0f0:	f000 f808 	bl	801d104 <USBPD_DPM_InitCore>
 801d0f4:	1e03      	subs	r3, r0, #0
 801d0f6:	d001      	beq.n	801d0fc <USBPD_PreInitOs+0x14>
  {
    return USBPD_ERROR;
 801d0f8:	2302      	movs	r3, #2
 801d0fa:	e000      	b.n	801d0fe <USBPD_PreInitOs+0x16>
  }

  return USBPD_OK;
 801d0fc:	2300      	movs	r3, #0
}
 801d0fe:	0018      	movs	r0, r3
 801d100:	46bd      	mov	sp, r7
 801d102:	bd80      	pop	{r7, pc}

0801d104 <USBPD_DPM_InitCore>:
/**
  * @brief  Initialize the core stack (port power role, PWR_IF, CAD and PE Init procedures)
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_InitCore(void)
{
 801d104:	b5b0      	push	{r4, r5, r7, lr}
 801d106:	b082      	sub	sp, #8
 801d108:	af00      	add	r7, sp, #0
  /* variable to get dynamique memory allocated by usbpd stack */
  uint32_t stack_dynamemsize;
  USBPD_StatusTypeDef _retr = USBPD_OK;
 801d10a:	1dfb      	adds	r3, r7, #7
 801d10c:	2200      	movs	r2, #0
 801d10e:	701a      	strb	r2, [r3, #0]
    USBPD_DPM_CADCallback,
    USBPD_DPM_CADTaskWakeUp
  };

  /* Check the lib selected */
  if (USBPD_TRUE != USBPD_PE_CheckLIB(LIB_ID))
 801d110:	4b62      	ldr	r3, [pc, #392]	@ (801d29c <USBPD_DPM_InitCore+0x198>)
 801d112:	0018      	movs	r0, r3
 801d114:	f7e4 fb16 	bl	8001744 <USBPD_PE_CheckLIB>
 801d118:	0003      	movs	r3, r0
 801d11a:	2b01      	cmp	r3, #1
 801d11c:	d003      	beq.n	801d126 <USBPD_DPM_InitCore+0x22>
  {
    _retr = USBPD_ERROR;
 801d11e:	1dfb      	adds	r3, r7, #7
 801d120:	2202      	movs	r2, #2
 801d122:	701a      	strb	r2, [r3, #0]
    goto error;
 801d124:	e0b4      	b.n	801d290 <USBPD_DPM_InitCore+0x18c>
  }

  /* to get how much memory are dynamically allocated by the stack
     the memory return is corresponding to 2 ports so if the application
     managed only one port divide the value return by 2                   */
  stack_dynamemsize = USBPD_PE_GetMemoryConsumption();
 801d126:	f7e4 fb1b 	bl	8001760 <USBPD_PE_GetMemoryConsumption>
 801d12a:	0003      	movs	r3, r0
 801d12c:	603b      	str	r3, [r7, #0]

  /* done to avoid warning */
  (void)stack_dynamemsize;

  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 801d12e:	1dbb      	adds	r3, r7, #6
 801d130:	2200      	movs	r2, #0
 801d132:	701a      	strb	r2, [r3, #0]
 801d134:	e0a6      	b.n	801d284 <USBPD_DPM_InitCore+0x180>
  {
    /* Variable to be sure that DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_FALSE;
 801d136:	1dbb      	adds	r3, r7, #6
 801d138:	781b      	ldrb	r3, [r3, #0]
 801d13a:	4a59      	ldr	r2, [pc, #356]	@ (801d2a0 <USBPD_DPM_InitCore+0x19c>)
 801d13c:	009b      	lsls	r3, r3, #2
 801d13e:	18d3      	adds	r3, r2, r3
 801d140:	785a      	ldrb	r2, [r3, #1]
 801d142:	2108      	movs	r1, #8
 801d144:	438a      	bics	r2, r1
 801d146:	705a      	strb	r2, [r3, #1]

    /* check the stack settings */
    DPM_Params[_port_index].PE_SpecRevision  = DPM_Settings[_port_index].PE_SpecRevision;
 801d148:	1dbb      	adds	r3, r7, #6
 801d14a:	781a      	ldrb	r2, [r3, #0]
 801d14c:	1dbb      	adds	r3, r7, #6
 801d14e:	7818      	ldrb	r0, [r3, #0]
 801d150:	4954      	ldr	r1, [pc, #336]	@ (801d2a4 <USBPD_DPM_InitCore+0x1a0>)
 801d152:	0013      	movs	r3, r2
 801d154:	005b      	lsls	r3, r3, #1
 801d156:	189b      	adds	r3, r3, r2
 801d158:	009b      	lsls	r3, r3, #2
 801d15a:	18cb      	adds	r3, r1, r3
 801d15c:	791b      	ldrb	r3, [r3, #4]
 801d15e:	079b      	lsls	r3, r3, #30
 801d160:	0f9b      	lsrs	r3, r3, #30
 801d162:	b2d9      	uxtb	r1, r3
 801d164:	4b4e      	ldr	r3, [pc, #312]	@ (801d2a0 <USBPD_DPM_InitCore+0x19c>)
 801d166:	0082      	lsls	r2, r0, #2
 801d168:	2003      	movs	r0, #3
 801d16a:	4001      	ands	r1, r0
 801d16c:	000c      	movs	r4, r1
 801d16e:	5cd1      	ldrb	r1, [r2, r3]
 801d170:	2003      	movs	r0, #3
 801d172:	4381      	bics	r1, r0
 801d174:	1c08      	adds	r0, r1, #0
 801d176:	1c21      	adds	r1, r4, #0
 801d178:	4301      	orrs	r1, r0
 801d17a:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_PowerRole     = DPM_Settings[_port_index].PE_DefaultRole;
 801d17c:	1dbb      	adds	r3, r7, #6
 801d17e:	781a      	ldrb	r2, [r3, #0]
 801d180:	1dbb      	adds	r3, r7, #6
 801d182:	7818      	ldrb	r0, [r3, #0]
 801d184:	4947      	ldr	r1, [pc, #284]	@ (801d2a4 <USBPD_DPM_InitCore+0x1a0>)
 801d186:	0013      	movs	r3, r2
 801d188:	005b      	lsls	r3, r3, #1
 801d18a:	189b      	adds	r3, r3, r2
 801d18c:	009b      	lsls	r3, r3, #2
 801d18e:	18cb      	adds	r3, r1, r3
 801d190:	791b      	ldrb	r3, [r3, #4]
 801d192:	075b      	lsls	r3, r3, #29
 801d194:	0fdb      	lsrs	r3, r3, #31
 801d196:	b2d9      	uxtb	r1, r3
 801d198:	4b41      	ldr	r3, [pc, #260]	@ (801d2a0 <USBPD_DPM_InitCore+0x19c>)
 801d19a:	0082      	lsls	r2, r0, #2
 801d19c:	2001      	movs	r0, #1
 801d19e:	4001      	ands	r1, r0
 801d1a0:	008c      	lsls	r4, r1, #2
 801d1a2:	5cd1      	ldrb	r1, [r2, r3]
 801d1a4:	2004      	movs	r0, #4
 801d1a6:	4381      	bics	r1, r0
 801d1a8:	1c08      	adds	r0, r1, #0
 801d1aa:	1c21      	adds	r1, r4, #0
 801d1ac:	4301      	orrs	r1, r0
 801d1ae:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].PE_SwapOngoing   = USBPD_FALSE;
 801d1b0:	1dbb      	adds	r3, r7, #6
 801d1b2:	781a      	ldrb	r2, [r3, #0]
 801d1b4:	4b3a      	ldr	r3, [pc, #232]	@ (801d2a0 <USBPD_DPM_InitCore+0x19c>)
 801d1b6:	0092      	lsls	r2, r2, #2
 801d1b8:	5cd1      	ldrb	r1, [r2, r3]
 801d1ba:	2010      	movs	r0, #16
 801d1bc:	4381      	bics	r1, r0
 801d1be:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].ActiveCCIs       = CCNONE;
 801d1c0:	1dbb      	adds	r3, r7, #6
 801d1c2:	781a      	ldrb	r2, [r3, #0]
 801d1c4:	4b36      	ldr	r3, [pc, #216]	@ (801d2a0 <USBPD_DPM_InitCore+0x19c>)
 801d1c6:	0092      	lsls	r2, r2, #2
 801d1c8:	5cd1      	ldrb	r1, [r2, r3]
 801d1ca:	203f      	movs	r0, #63	@ 0x3f
 801d1cc:	4001      	ands	r1, r0
 801d1ce:	54d1      	strb	r1, [r2, r3]
    DPM_Params[_port_index].VconnCCIs        = CCNONE;
 801d1d0:	1dbb      	adds	r3, r7, #6
 801d1d2:	781b      	ldrb	r3, [r3, #0]
 801d1d4:	4a32      	ldr	r2, [pc, #200]	@ (801d2a0 <USBPD_DPM_InitCore+0x19c>)
 801d1d6:	009b      	lsls	r3, r3, #2
 801d1d8:	18d3      	adds	r3, r2, r3
 801d1da:	785a      	ldrb	r2, [r3, #1]
 801d1dc:	2160      	movs	r1, #96	@ 0x60
 801d1de:	438a      	bics	r2, r1
 801d1e0:	705a      	strb	r2, [r3, #1]
    DPM_Params[_port_index].VconnStatus      = USBPD_FALSE;
 801d1e2:	1dbb      	adds	r3, r7, #6
 801d1e4:	781b      	ldrb	r3, [r3, #0]
 801d1e6:	4a2e      	ldr	r2, [pc, #184]	@ (801d2a0 <USBPD_DPM_InitCore+0x19c>)
 801d1e8:	009b      	lsls	r3, r3, #2
 801d1ea:	18d3      	adds	r3, r2, r3
 801d1ec:	785a      	ldrb	r2, [r3, #1]
 801d1ee:	217f      	movs	r1, #127	@ 0x7f
 801d1f0:	400a      	ands	r2, r1
 801d1f2:	705a      	strb	r2, [r3, #1]

    /* CAD SET UP : Port 0 */
    CHECK_CAD_FUNCTION_CALL(USBPD_CAD_Init(_port_index,
 801d1f4:	1dbb      	adds	r3, r7, #6
 801d1f6:	781a      	ldrb	r2, [r3, #0]
 801d1f8:	0013      	movs	r3, r2
 801d1fa:	005b      	lsls	r3, r3, #1
 801d1fc:	189b      	adds	r3, r3, r2
 801d1fe:	009b      	lsls	r3, r3, #2
 801d200:	4a28      	ldr	r2, [pc, #160]	@ (801d2a4 <USBPD_DPM_InitCore+0x1a0>)
 801d202:	189c      	adds	r4, r3, r2
 801d204:	1dbb      	adds	r3, r7, #6
 801d206:	781b      	ldrb	r3, [r3, #0]
 801d208:	009a      	lsls	r2, r3, #2
 801d20a:	4b25      	ldr	r3, [pc, #148]	@ (801d2a0 <USBPD_DPM_InitCore+0x19c>)
 801d20c:	18d2      	adds	r2, r2, r3
 801d20e:	4926      	ldr	r1, [pc, #152]	@ (801d2a8 <USBPD_DPM_InitCore+0x1a4>)
 801d210:	1dbb      	adds	r3, r7, #6
 801d212:	7818      	ldrb	r0, [r3, #0]
 801d214:	0013      	movs	r3, r2
 801d216:	0022      	movs	r2, r4
 801d218:	f7e3 f8aa 	bl	8000370 <USBPD_CAD_Init>
 801d21c:	1e03      	subs	r3, r0, #0
 801d21e:	d003      	beq.n	801d228 <USBPD_DPM_InitCore+0x124>
 801d220:	1dfb      	adds	r3, r7, #7
 801d222:	2202      	movs	r2, #2
 801d224:	701a      	strb	r2, [r3, #0]
 801d226:	e033      	b.n	801d290 <USBPD_DPM_InitCore+0x18c>
                                           &CAD_cbs,
                                           &DPM_Settings[_port_index],
                                           &DPM_Params[_port_index]));

    /* PE SET UP : Port 0 */
    CHECK_PE_FUNCTION_CALL(USBPD_PE_Init(_port_index, (USBPD_SettingsTypeDef *)&DPM_Settings[_port_index],
 801d228:	1dbb      	adds	r3, r7, #6
 801d22a:	781a      	ldrb	r2, [r3, #0]
 801d22c:	0013      	movs	r3, r2
 801d22e:	005b      	lsls	r3, r3, #1
 801d230:	189b      	adds	r3, r3, r2
 801d232:	009b      	lsls	r3, r3, #2
 801d234:	4a1b      	ldr	r2, [pc, #108]	@ (801d2a4 <USBPD_DPM_InitCore+0x1a0>)
 801d236:	1899      	adds	r1, r3, r2
 801d238:	1dbb      	adds	r3, r7, #6
 801d23a:	781b      	ldrb	r3, [r3, #0]
 801d23c:	009a      	lsls	r2, r3, #2
 801d23e:	4b18      	ldr	r3, [pc, #96]	@ (801d2a0 <USBPD_DPM_InitCore+0x19c>)
 801d240:	18d2      	adds	r2, r2, r3
 801d242:	1dfc      	adds	r4, r7, #7
 801d244:	4d19      	ldr	r5, [pc, #100]	@ (801d2ac <USBPD_DPM_InitCore+0x1a8>)
 801d246:	1dbb      	adds	r3, r7, #6
 801d248:	7818      	ldrb	r0, [r3, #0]
 801d24a:	002b      	movs	r3, r5
 801d24c:	f7e3 f96e 	bl	800052c <USBPD_PE_Init>
 801d250:	0003      	movs	r3, r0
 801d252:	7023      	strb	r3, [r4, #0]
 801d254:	1dfb      	adds	r3, r7, #7
 801d256:	781b      	ldrb	r3, [r3, #0]
 801d258:	2b00      	cmp	r3, #0
 801d25a:	d119      	bne.n	801d290 <USBPD_DPM_InitCore+0x18c>
                                         &DPM_Params[_port_index], &dpmCallbacks));

    /* DPM is correctly initialized */
    DPM_Params[_port_index].DPM_Initialized = USBPD_TRUE;
 801d25c:	1dbb      	adds	r3, r7, #6
 801d25e:	781b      	ldrb	r3, [r3, #0]
 801d260:	4a0f      	ldr	r2, [pc, #60]	@ (801d2a0 <USBPD_DPM_InitCore+0x19c>)
 801d262:	009b      	lsls	r3, r3, #2
 801d264:	18d3      	adds	r3, r2, r3
 801d266:	785a      	ldrb	r2, [r3, #1]
 801d268:	2108      	movs	r1, #8
 801d26a:	430a      	orrs	r2, r1
 801d26c:	705a      	strb	r2, [r3, #1]

    /* Enable CAD on Port 0 */
    USBPD_CAD_PortEnable(_port_index, USBPD_CAD_ENABLE);
 801d26e:	1dbb      	adds	r3, r7, #6
 801d270:	781b      	ldrb	r3, [r3, #0]
 801d272:	2101      	movs	r1, #1
 801d274:	0018      	movs	r0, r3
 801d276:	f7e3 f8a8 	bl	80003ca <USBPD_CAD_PortEnable>
  for (uint8_t _port_index = 0; _port_index < USBPD_PORT_COUNT; ++_port_index)
 801d27a:	1dbb      	adds	r3, r7, #6
 801d27c:	1dba      	adds	r2, r7, #6
 801d27e:	7812      	ldrb	r2, [r2, #0]
 801d280:	3201      	adds	r2, #1
 801d282:	701a      	strb	r2, [r3, #0]
 801d284:	1dbb      	adds	r3, r7, #6
 801d286:	781b      	ldrb	r3, [r3, #0]
 801d288:	2b01      	cmp	r3, #1
 801d28a:	d800      	bhi.n	801d28e <USBPD_DPM_InitCore+0x18a>
 801d28c:	e753      	b.n	801d136 <USBPD_DPM_InitCore+0x32>

#ifdef _LOW_POWER
  USBPD_LOWPOWER_Init();
#endif /* _LOW_POWER */

error :
 801d28e:	46c0      	nop			@ (mov r8, r8)
  return _retr;
 801d290:	1dfb      	adds	r3, r7, #7
 801d292:	781b      	ldrb	r3, [r3, #0]
}
 801d294:	0018      	movs	r0, r3
 801d296:	46bd      	mov	sp, r7
 801d298:	b002      	add	sp, #8
 801d29a:	bdb0      	pop	{r4, r5, r7, pc}
 801d29c:	30410000 	.word	0x30410000
 801d2a0:	20011ad8 	.word	0x20011ad8
 801d2a4:	200000b0 	.word	0x200000b0
 801d2a8:	0801f2e4 	.word	0x0801f2e4
 801d2ac:	0801f2ec 	.word	0x0801f2ec

0801d2b0 <USBPD_PE_TaskWakeUp>:
  * @brief  WakeUp PE task
  * @param  PortNum port number
  * @retval None
  */
static void USBPD_PE_TaskWakeUp(uint8_t PortNum)
{
 801d2b0:	b580      	push	{r7, lr}
 801d2b2:	b084      	sub	sp, #16
 801d2b4:	af00      	add	r7, sp, #0
 801d2b6:	0002      	movs	r2, r0
 801d2b8:	1dfb      	adds	r3, r7, #7
 801d2ba:	701a      	strb	r2, [r3, #0]
  OS_PUT_MESSAGE_QUEUE(PEQueueId[PortNum], 0xFFFFU, 0U);
 801d2bc:	4b09      	ldr	r3, [pc, #36]	@ (801d2e4 <USBPD_PE_TaskWakeUp+0x34>)
 801d2be:	60fb      	str	r3, [r7, #12]
 801d2c0:	1dfb      	adds	r3, r7, #7
 801d2c2:	781a      	ldrb	r2, [r3, #0]
 801d2c4:	0013      	movs	r3, r2
 801d2c6:	00db      	lsls	r3, r3, #3
 801d2c8:	1a9b      	subs	r3, r3, r2
 801d2ca:	00db      	lsls	r3, r3, #3
 801d2cc:	4a06      	ldr	r2, [pc, #24]	@ (801d2e8 <USBPD_PE_TaskWakeUp+0x38>)
 801d2ce:	189b      	adds	r3, r3, r2
 801d2d0:	220c      	movs	r2, #12
 801d2d2:	18b9      	adds	r1, r7, r2
 801d2d4:	2200      	movs	r2, #0
 801d2d6:	0018      	movs	r0, r3
 801d2d8:	f7f6 fc18 	bl	8013b0c <_txe_queue_send>
}
 801d2dc:	46c0      	nop			@ (mov r8, r8)
 801d2de:	46bd      	mov	sp, r7
 801d2e0:	b004      	add	sp, #16
 801d2e2:	bd80      	pop	{r7, pc}
 801d2e4:	0000ffff 	.word	0x0000ffff
 801d2e8:	20011a68 	.word	0x20011a68

0801d2ec <USBPD_DPM_CADTaskWakeUp>:
/**
  * @brief  WakeUp CAD task
  * @retval None
  */
static void USBPD_DPM_CADTaskWakeUp(void)
{
 801d2ec:	b580      	push	{r7, lr}
 801d2ee:	b082      	sub	sp, #8
 801d2f0:	af00      	add	r7, sp, #0
  OS_PUT_MESSAGE_QUEUE(CADQueueId, 0xFFFF, 0);
 801d2f2:	4b06      	ldr	r3, [pc, #24]	@ (801d30c <USBPD_DPM_CADTaskWakeUp+0x20>)
 801d2f4:	607b      	str	r3, [r7, #4]
 801d2f6:	1d39      	adds	r1, r7, #4
 801d2f8:	4b05      	ldr	r3, [pc, #20]	@ (801d310 <USBPD_DPM_CADTaskWakeUp+0x24>)
 801d2fa:	2200      	movs	r2, #0
 801d2fc:	0018      	movs	r0, r3
 801d2fe:	f7f6 fc05 	bl	8013b0c <_txe_queue_send>
}
 801d302:	46c0      	nop			@ (mov r8, r8)
 801d304:	46bd      	mov	sp, r7
 801d306:	b002      	add	sp, #8
 801d308:	bd80      	pop	{r7, pc}
 801d30a:	46c0      	nop			@ (mov r8, r8)
 801d30c:	0000ffff 	.word	0x0000ffff
 801d310:	20011a30 	.word	0x20011a30

0801d314 <USBPD_DPM_CADCallback>:
  * @param  State     CAD state
  * @param  Cc        The Communication Channel for the USBPD communication
  * @retval None
  */
void USBPD_DPM_CADCallback(uint8_t PortNum, USBPD_CAD_EVENT State, CCxPin_TypeDef Cc)
{
 801d314:	b580      	push	{r7, lr}
 801d316:	b084      	sub	sp, #16
 801d318:	af00      	add	r7, sp, #0
 801d31a:	603a      	str	r2, [r7, #0]
 801d31c:	1dfb      	adds	r3, r7, #7
 801d31e:	1c02      	adds	r2, r0, #0
 801d320:	701a      	strb	r2, [r3, #0]
 801d322:	1dbb      	adds	r3, r7, #6
 801d324:	1c0a      	adds	r2, r1, #0
 801d326:	701a      	strb	r2, [r3, #0]
 /* _TRACE */
  (void)(Cc);
  switch (State)
 801d328:	1dbb      	adds	r3, r7, #6
 801d32a:	781b      	ldrb	r3, [r3, #0]
 801d32c:	2b04      	cmp	r3, #4
 801d32e:	d009      	beq.n	801d344 <USBPD_DPM_CADCallback+0x30>
 801d330:	dd00      	ble.n	801d334 <USBPD_DPM_CADCallback+0x20>
 801d332:	e06f      	b.n	801d414 <USBPD_DPM_CADCallback+0x100>
 801d334:	2b03      	cmp	r3, #3
 801d336:	d01d      	beq.n	801d374 <USBPD_DPM_CADCallback+0x60>
 801d338:	dc6c      	bgt.n	801d414 <USBPD_DPM_CADCallback+0x100>
 801d33a:	2b01      	cmp	r3, #1
 801d33c:	d01a      	beq.n	801d374 <USBPD_DPM_CADCallback+0x60>
 801d33e:	2b02      	cmp	r3, #2
 801d340:	d00c      	beq.n	801d35c <USBPD_DPM_CADCallback+0x48>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
      break;
    }
    default :
      /* nothing to do */
      break;
 801d342:	e067      	b.n	801d414 <USBPD_DPM_CADCallback+0x100>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTEMC);
 801d344:	1dfb      	adds	r3, r7, #7
 801d346:	781b      	ldrb	r3, [r3, #0]
 801d348:	2104      	movs	r1, #4
 801d34a:	0018      	movs	r0, r3
 801d34c:	f000 f932 	bl	801d5b4 <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 801d350:	1dfb      	adds	r3, r7, #7
 801d352:	781b      	ldrb	r3, [r3, #0]
 801d354:	0018      	movs	r0, r3
 801d356:	f000 f867 	bl	801d428 <DPM_StartPETask>
      break;
 801d35a:	e05c      	b.n	801d416 <USBPD_DPM_CADCallback+0x102>
      USBPD_DPM_UserCableDetection(PortNum, USBPD_CAD_EVENT_ATTACHED);
 801d35c:	1dfb      	adds	r3, r7, #7
 801d35e:	781b      	ldrb	r3, [r3, #0]
 801d360:	2102      	movs	r1, #2
 801d362:	0018      	movs	r0, r3
 801d364:	f000 f926 	bl	801d5b4 <USBPD_DPM_UserCableDetection>
      DPM_StartPETask(PortNum);
 801d368:	1dfb      	adds	r3, r7, #7
 801d36a:	781b      	ldrb	r3, [r3, #0]
 801d36c:	0018      	movs	r0, r3
 801d36e:	f000 f85b 	bl	801d428 <DPM_StartPETask>
      break;
 801d372:	e050      	b.n	801d416 <USBPD_DPM_CADCallback+0x102>
      uint8_t _timeout = 0;
 801d374:	230f      	movs	r3, #15
 801d376:	18fb      	adds	r3, r7, r3
 801d378:	2200      	movs	r2, #0
 801d37a:	701a      	strb	r2, [r3, #0]
      USBPD_PE_TaskWakeUp(PortNum);
 801d37c:	1dfb      	adds	r3, r7, #7
 801d37e:	781b      	ldrb	r3, [r3, #0]
 801d380:	0018      	movs	r0, r3
 801d382:	f7ff ff95 	bl	801d2b0 <USBPD_PE_TaskWakeUp>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 801d386:	e016      	b.n	801d3b6 <USBPD_DPM_CADCallback+0xa2>
        (void)OS_DELAY(1);
 801d388:	2001      	movs	r0, #1
 801d38a:	f7f4 ffef 	bl	801236c <_tx_thread_sleep>
        _timeout++;
 801d38e:	210f      	movs	r1, #15
 801d390:	187b      	adds	r3, r7, r1
 801d392:	781a      	ldrb	r2, [r3, #0]
 801d394:	187b      	adds	r3, r7, r1
 801d396:	3201      	adds	r2, #1
 801d398:	701a      	strb	r2, [r3, #0]
        if (_timeout > 30u)
 801d39a:	187b      	adds	r3, r7, r1
 801d39c:	781b      	ldrb	r3, [r3, #0]
 801d39e:	2b1e      	cmp	r3, #30
 801d3a0:	d909      	bls.n	801d3b6 <USBPD_DPM_CADCallback+0xa2>
          (void)OS_TASK_SUSPEND(&DPM_PEThreadId_Table[PortNum]);
 801d3a2:	1dfb      	adds	r3, r7, #7
 801d3a4:	781b      	ldrb	r3, [r3, #0]
 801d3a6:	22b0      	movs	r2, #176	@ 0xb0
 801d3a8:	435a      	muls	r2, r3
 801d3aa:	4b1d      	ldr	r3, [pc, #116]	@ (801d420 <USBPD_DPM_CADCallback+0x10c>)
 801d3ac:	18d3      	adds	r3, r2, r3
 801d3ae:	0018      	movs	r0, r3
 801d3b0:	f7f6 feba 	bl	8014128 <_txe_thread_suspend>
          break;
 801d3b4:	e009      	b.n	801d3ca <USBPD_DPM_CADCallback+0xb6>
      while (!OS_TASK_IS_SUPENDED(DPM_PEThreadId_Table[PortNum]))
 801d3b6:	1dfb      	adds	r3, r7, #7
 801d3b8:	781b      	ldrb	r3, [r3, #0]
 801d3ba:	4a19      	ldr	r2, [pc, #100]	@ (801d420 <USBPD_DPM_CADCallback+0x10c>)
 801d3bc:	21b0      	movs	r1, #176	@ 0xb0
 801d3be:	434b      	muls	r3, r1
 801d3c0:	18d3      	adds	r3, r2, r3
 801d3c2:	3330      	adds	r3, #48	@ 0x30
 801d3c4:	681b      	ldr	r3, [r3, #0]
 801d3c6:	2b03      	cmp	r3, #3
 801d3c8:	d1de      	bne.n	801d388 <USBPD_DPM_CADCallback+0x74>
      USBPD_PE_StateMachine_Stop(PortNum);
 801d3ca:	1dfb      	adds	r3, r7, #7
 801d3cc:	781b      	ldrb	r3, [r3, #0]
 801d3ce:	0018      	movs	r0, r3
 801d3d0:	f7e3 f977 	bl	80006c2 <USBPD_PE_StateMachine_Stop>
      DPM_Params[PortNum].PE_SwapOngoing = USBPD_FALSE;
 801d3d4:	1dfb      	adds	r3, r7, #7
 801d3d6:	781a      	ldrb	r2, [r3, #0]
 801d3d8:	4b12      	ldr	r3, [pc, #72]	@ (801d424 <USBPD_DPM_CADCallback+0x110>)
 801d3da:	0092      	lsls	r2, r2, #2
 801d3dc:	5cd1      	ldrb	r1, [r2, r3]
 801d3de:	2010      	movs	r0, #16
 801d3e0:	4381      	bics	r1, r0
 801d3e2:	54d1      	strb	r1, [r2, r3]
      DPM_Params[PortNum].PE_Power   = USBPD_POWER_NO;
 801d3e4:	1dfb      	adds	r3, r7, #7
 801d3e6:	781b      	ldrb	r3, [r3, #0]
 801d3e8:	4a0e      	ldr	r2, [pc, #56]	@ (801d424 <USBPD_DPM_CADCallback+0x110>)
 801d3ea:	009b      	lsls	r3, r3, #2
 801d3ec:	18d3      	adds	r3, r2, r3
 801d3ee:	785a      	ldrb	r2, [r3, #1]
 801d3f0:	2107      	movs	r1, #7
 801d3f2:	438a      	bics	r2, r1
 801d3f4:	705a      	strb	r2, [r3, #1]
      USBPD_DPM_UserCableDetection(PortNum, State);
 801d3f6:	1dbb      	adds	r3, r7, #6
 801d3f8:	781a      	ldrb	r2, [r3, #0]
 801d3fa:	1dfb      	adds	r3, r7, #7
 801d3fc:	781b      	ldrb	r3, [r3, #0]
 801d3fe:	0011      	movs	r1, r2
 801d400:	0018      	movs	r0, r3
 801d402:	f000 f8d7 	bl	801d5b4 <USBPD_DPM_UserCableDetection>
      USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_STOP);
 801d406:	1dfb      	adds	r3, r7, #7
 801d408:	781b      	ldrb	r3, [r3, #0]
 801d40a:	2169      	movs	r1, #105	@ 0x69
 801d40c:	0018      	movs	r0, r3
 801d40e:	f000 f8de 	bl	801d5ce <USBPD_DPM_Notification>
      break;
 801d412:	e000      	b.n	801d416 <USBPD_DPM_CADCallback+0x102>
      break;
 801d414:	46c0      	nop			@ (mov r8, r8)
  }
}
 801d416:	46c0      	nop			@ (mov r8, r8)
 801d418:	46bd      	mov	sp, r7
 801d41a:	b004      	add	sp, #16
 801d41c:	bd80      	pop	{r7, pc}
 801d41e:	46c0      	nop			@ (mov r8, r8)
 801d420:	200118d0 	.word	0x200118d0
 801d424:	20011ad8 	.word	0x20011ad8

0801d428 <DPM_StartPETask>:

static void DPM_StartPETask(uint8_t PortNum)
{
 801d428:	b580      	push	{r7, lr}
 801d42a:	b082      	sub	sp, #8
 801d42c:	af00      	add	r7, sp, #0
 801d42e:	0002      	movs	r2, r0
 801d430:	1dfb      	adds	r3, r7, #7
 801d432:	701a      	strb	r2, [r3, #0]
  USBPD_PE_StateMachine_Reset(PortNum);
 801d434:	1dfb      	adds	r3, r7, #7
 801d436:	781b      	ldrb	r3, [r3, #0]
 801d438:	0018      	movs	r0, r3
 801d43a:	f7e3 f93c 	bl	80006b6 <USBPD_PE_StateMachine_Reset>
  /* Resume the PE task */
  switch (PortNum)
 801d43e:	1dfb      	adds	r3, r7, #7
 801d440:	781b      	ldrb	r3, [r3, #0]
 801d442:	2b01      	cmp	r3, #1
 801d444:	d809      	bhi.n	801d45a <DPM_StartPETask+0x32>
  {
    case USBPD_PORT_0:
    case USBPD_PORT_1:
    {
      OS_TASK_RESUME(DPM_PEThreadId_Table[PortNum]);
 801d446:	1dfb      	adds	r3, r7, #7
 801d448:	781b      	ldrb	r3, [r3, #0]
 801d44a:	22b0      	movs	r2, #176	@ 0xb0
 801d44c:	435a      	muls	r2, r3
 801d44e:	4b09      	ldr	r3, [pc, #36]	@ (801d474 <DPM_StartPETask+0x4c>)
 801d450:	18d3      	adds	r3, r2, r3
 801d452:	0018      	movs	r0, r3
 801d454:	f7f6 fe48 	bl	80140e8 <_txe_thread_resume>
      break;
 801d458:	e002      	b.n	801d460 <DPM_StartPETask+0x38>
    }
    default :
    {
      USBPD_DPM_ErrorHandler();
 801d45a:	f000 f80d 	bl	801d478 <USBPD_DPM_ErrorHandler>
      break;
 801d45e:	46c0      	nop			@ (mov r8, r8)
    }
  }
 /* _RTOS || THREADX */
  USBPD_DPM_Notification(PortNum, USBPD_NOTIFY_USBSTACK_START);
 801d460:	1dfb      	adds	r3, r7, #7
 801d462:	781b      	ldrb	r3, [r3, #0]
 801d464:	2168      	movs	r1, #104	@ 0x68
 801d466:	0018      	movs	r0, r3
 801d468:	f000 f8b1 	bl	801d5ce <USBPD_DPM_Notification>
}
 801d46c:	46c0      	nop			@ (mov r8, r8)
 801d46e:	46bd      	mov	sp, r7
 801d470:	b002      	add	sp, #8
 801d472:	bd80      	pop	{r7, pc}
 801d474:	200118d0 	.word	0x200118d0

0801d478 <USBPD_DPM_ErrorHandler>:
 /* USBPDCORE_LIB_NO_PD */

__WEAK void USBPD_DPM_ErrorHandler(void)
{
 801d478:	b580      	push	{r7, lr}
 801d47a:	af00      	add	r7, sp, #0
  /* This function is called to block application execution
     in case of an unexpected behavior
     another solution could be to reset application */
  while (1u == 1u) {};
 801d47c:	46c0      	nop			@ (mov r8, r8)
 801d47e:	e7fd      	b.n	801d47c <USBPD_DPM_ErrorHandler+0x4>

0801d480 <USBPD_PWR_IF_SetProfile>:
  * @brief  Sets the required power profile, now it works only with Fixed ones
  * @param  PortNum Port number
  * @retval USBPD status
*/
USBPD_StatusTypeDef USBPD_PWR_IF_SetProfile(uint8_t PortNum)
{
 801d480:	b580      	push	{r7, lr}
 801d482:	b084      	sub	sp, #16
 801d484:	af00      	add	r7, sp, #0
 801d486:	0002      	movs	r2, r0
 801d488:	1dfb      	adds	r3, r7, #7
 801d48a:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_SetProfile */
  USBPD_StatusTypeDef      _status = USBPD_ERROR;
 801d48c:	210f      	movs	r1, #15
 801d48e:	187b      	adds	r3, r7, r1
 801d490:	2202      	movs	r2, #2
 801d492:	701a      	strb	r2, [r3, #0]
/*   if (BSP_ERROR_NONE == BSP_USBPD_PWR_VBUSSetVoltage_Fixed(PortNum, 5000, 3000, 3000))
  {
     _status = USBPD_OK;
  }
 */
   return _status;
 801d494:	187b      	adds	r3, r7, r1
 801d496:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_SetProfile */
}
 801d498:	0018      	movs	r0, r3
 801d49a:	46bd      	mov	sp, r7
 801d49c:	b004      	add	sp, #16
 801d49e:	bd80      	pop	{r7, pc}

0801d4a0 <USBPD_PWR_IF_SupplyReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_PWR_IF_SupplyReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 801d4a0:	b580      	push	{r7, lr}
 801d4a2:	b084      	sub	sp, #16
 801d4a4:	af00      	add	r7, sp, #0
 801d4a6:	0002      	movs	r2, r0
 801d4a8:	1dfb      	adds	r3, r7, #7
 801d4aa:	701a      	strb	r2, [r3, #0]
 801d4ac:	1dbb      	adds	r3, r7, #6
 801d4ae:	1c0a      	adds	r2, r1, #0
 801d4b0:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_SupplyReady */
  USBPD_StatusTypeDef status = USBPD_ERROR;
 801d4b2:	230f      	movs	r3, #15
 801d4b4:	18fb      	adds	r3, r7, r3
 801d4b6:	2202      	movs	r2, #2
 801d4b8:	701a      	strb	r2, [r3, #0]
  uint32_t _voltage;

  /* check for valid port */
  if (!USBPD_PORT_IsValid(PortNum))
 801d4ba:	1dfb      	adds	r3, r7, #7
 801d4bc:	781b      	ldrb	r3, [r3, #0]
 801d4be:	2b01      	cmp	r3, #1
 801d4c0:	d901      	bls.n	801d4c6 <USBPD_PWR_IF_SupplyReady+0x26>
  {
    return USBPD_ERROR;
 801d4c2:	2302      	movs	r3, #2
 801d4c4:	e024      	b.n	801d510 <USBPD_PWR_IF_SupplyReady+0x70>
  }

  BSP_USBPD_PWR_VBUSGetVoltage(PortNum, &_voltage);
 801d4c6:	1dfb      	adds	r3, r7, #7
 801d4c8:	781b      	ldrb	r3, [r3, #0]
 801d4ca:	2208      	movs	r2, #8
 801d4cc:	18ba      	adds	r2, r7, r2
 801d4ce:	0011      	movs	r1, r2
 801d4d0:	0018      	movs	r0, r3
 801d4d2:	f000 f9de 	bl	801d892 <BSP_USBPD_PWR_VBUSGetVoltage>
  if (USBPD_VSAFE_0V == Vsafe)
 801d4d6:	1dbb      	adds	r3, r7, #6
 801d4d8:	781b      	ldrb	r3, [r3, #0]
 801d4da:	2b00      	cmp	r3, #0
 801d4dc:	d10a      	bne.n	801d4f4 <USBPD_PWR_IF_SupplyReady+0x54>
  {
    /* Vsafe0V */
    status = ((_voltage < USBPD_PWR_LOW_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 801d4de:	68bb      	ldr	r3, [r7, #8]
 801d4e0:	4a0d      	ldr	r2, [pc, #52]	@ (801d518 <USBPD_PWR_IF_SupplyReady+0x78>)
 801d4e2:	4293      	cmp	r3, r2
 801d4e4:	d801      	bhi.n	801d4ea <USBPD_PWR_IF_SupplyReady+0x4a>
 801d4e6:	2200      	movs	r2, #0
 801d4e8:	e000      	b.n	801d4ec <USBPD_PWR_IF_SupplyReady+0x4c>
 801d4ea:	2202      	movs	r2, #2
 801d4ec:	230f      	movs	r3, #15
 801d4ee:	18fb      	adds	r3, r7, r3
 801d4f0:	701a      	strb	r2, [r3, #0]
 801d4f2:	e00a      	b.n	801d50a <USBPD_PWR_IF_SupplyReady+0x6a>
  }
  else
  {
    /* Vsafe5V */
    status = ((_voltage > USBPD_PWR_HIGH_VBUS_THRESHOLD) ? USBPD_OK : USBPD_ERROR);
 801d4f4:	68ba      	ldr	r2, [r7, #8]
 801d4f6:	23af      	movs	r3, #175	@ 0xaf
 801d4f8:	011b      	lsls	r3, r3, #4
 801d4fa:	429a      	cmp	r2, r3
 801d4fc:	d901      	bls.n	801d502 <USBPD_PWR_IF_SupplyReady+0x62>
 801d4fe:	2200      	movs	r2, #0
 801d500:	e000      	b.n	801d504 <USBPD_PWR_IF_SupplyReady+0x64>
 801d502:	2202      	movs	r2, #2
 801d504:	230f      	movs	r3, #15
 801d506:	18fb      	adds	r3, r7, r3
 801d508:	701a      	strb	r2, [r3, #0]
  }

  return status;
 801d50a:	230f      	movs	r3, #15
 801d50c:	18fb      	adds	r3, r7, r3
 801d50e:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_SupplyReady */
}
 801d510:	0018      	movs	r0, r3
 801d512:	46bd      	mov	sp, r7
 801d514:	b004      	add	sp, #16
 801d516:	bd80      	pop	{r7, pc}
 801d518:	000002ed 	.word	0x000002ed

0801d51c <USBPD_PWR_IF_GetVBUSStatus>:
  * @param PortNum Port number
  * @param PowerTypeStatus  Power type status based on @ref USBPD_VBUSPOWER_STATUS
  * @retval UBBPD_TRUE or USBPD_FALSE
  */
uint8_t USBPD_PWR_IF_GetVBUSStatus(uint8_t PortNum, USBPD_VBUSPOWER_STATUS PowerTypeStatus)
{
 801d51c:	b580      	push	{r7, lr}
 801d51e:	b084      	sub	sp, #16
 801d520:	af00      	add	r7, sp, #0
 801d522:	0002      	movs	r2, r0
 801d524:	1dfb      	adds	r3, r7, #7
 801d526:	701a      	strb	r2, [r3, #0]
 801d528:	1dbb      	adds	r3, r7, #6
 801d52a:	1c0a      	adds	r2, r1, #0
 801d52c:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_PWR_IF_GetVBUSStatus */
  uint8_t _status = USBPD_FALSE;
 801d52e:	230f      	movs	r3, #15
 801d530:	18fb      	adds	r3, r7, r3
 801d532:	2200      	movs	r2, #0
 801d534:	701a      	strb	r2, [r3, #0]
  uint32_t _vbus = HW_IF_PWR_GetVoltage(PortNum);
 801d536:	1dfb      	adds	r3, r7, #7
 801d538:	781b      	ldrb	r3, [r3, #0]
 801d53a:	0018      	movs	r0, r3
 801d53c:	f7f9 feee 	bl	801731c <HW_IF_PWR_GetVoltage>
 801d540:	0003      	movs	r3, r0
 801d542:	60bb      	str	r3, [r7, #8]

  switch(PowerTypeStatus)
 801d544:	1dbb      	adds	r3, r7, #6
 801d546:	781b      	ldrb	r3, [r3, #0]
 801d548:	2b02      	cmp	r3, #2
 801d54a:	d018      	beq.n	801d57e <USBPD_PWR_IF_GetVBUSStatus+0x62>
 801d54c:	dc21      	bgt.n	801d592 <USBPD_PWR_IF_GetVBUSStatus+0x76>
 801d54e:	2b00      	cmp	r3, #0
 801d550:	d002      	beq.n	801d558 <USBPD_PWR_IF_GetVBUSStatus+0x3c>
 801d552:	2b01      	cmp	r3, #1
 801d554:	d009      	beq.n	801d56a <USBPD_PWR_IF_GetVBUSStatus+0x4e>
    break;
  case USBPD_PWR_SNKDETACH:
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
    break;
  default :
    break;
 801d556:	e01c      	b.n	801d592 <USBPD_PWR_IF_GetVBUSStatus+0x76>
    if (_vbus < USBPD_PWR_LOW_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801d558:	68bb      	ldr	r3, [r7, #8]
 801d55a:	4a15      	ldr	r2, [pc, #84]	@ (801d5b0 <USBPD_PWR_IF_GetVBUSStatus+0x94>)
 801d55c:	4293      	cmp	r3, r2
 801d55e:	d81a      	bhi.n	801d596 <USBPD_PWR_IF_GetVBUSStatus+0x7a>
 801d560:	230f      	movs	r3, #15
 801d562:	18fb      	adds	r3, r7, r3
 801d564:	2201      	movs	r2, #1
 801d566:	701a      	strb	r2, [r3, #0]
    break;
 801d568:	e015      	b.n	801d596 <USBPD_PWR_IF_GetVBUSStatus+0x7a>
    if (_vbus >= USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801d56a:	68ba      	ldr	r2, [r7, #8]
 801d56c:	23af      	movs	r3, #175	@ 0xaf
 801d56e:	011b      	lsls	r3, r3, #4
 801d570:	429a      	cmp	r2, r3
 801d572:	d312      	bcc.n	801d59a <USBPD_PWR_IF_GetVBUSStatus+0x7e>
 801d574:	230f      	movs	r3, #15
 801d576:	18fb      	adds	r3, r7, r3
 801d578:	2201      	movs	r2, #1
 801d57a:	701a      	strb	r2, [r3, #0]
    break;
 801d57c:	e00d      	b.n	801d59a <USBPD_PWR_IF_GetVBUSStatus+0x7e>
    if (_vbus < USBPD_PWR_HIGH_VBUS_THRESHOLD) _status = USBPD_TRUE;
 801d57e:	68ba      	ldr	r2, [r7, #8]
 801d580:	23af      	movs	r3, #175	@ 0xaf
 801d582:	011b      	lsls	r3, r3, #4
 801d584:	429a      	cmp	r2, r3
 801d586:	d20a      	bcs.n	801d59e <USBPD_PWR_IF_GetVBUSStatus+0x82>
 801d588:	230f      	movs	r3, #15
 801d58a:	18fb      	adds	r3, r7, r3
 801d58c:	2201      	movs	r2, #1
 801d58e:	701a      	strb	r2, [r3, #0]
    break;
 801d590:	e005      	b.n	801d59e <USBPD_PWR_IF_GetVBUSStatus+0x82>
    break;
 801d592:	46c0      	nop			@ (mov r8, r8)
 801d594:	e004      	b.n	801d5a0 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 801d596:	46c0      	nop			@ (mov r8, r8)
 801d598:	e002      	b.n	801d5a0 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 801d59a:	46c0      	nop			@ (mov r8, r8)
 801d59c:	e000      	b.n	801d5a0 <USBPD_PWR_IF_GetVBUSStatus+0x84>
    break;
 801d59e:	46c0      	nop			@ (mov r8, r8)
  }
  return _status;
 801d5a0:	230f      	movs	r3, #15
 801d5a2:	18fb      	adds	r3, r7, r3
 801d5a4:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_PWR_IF_GetVBUSStatus */
}
 801d5a6:	0018      	movs	r0, r3
 801d5a8:	46bd      	mov	sp, r7
 801d5aa:	b004      	add	sp, #16
 801d5ac:	bd80      	pop	{r7, pc}
 801d5ae:	46c0      	nop			@ (mov r8, r8)
 801d5b0:	000002ed 	.word	0x000002ed

0801d5b4 <USBPD_DPM_UserCableDetection>:
  * @param  PortNum The handle of the port
  * @param  State CAD state
  * @retval None
  */
void USBPD_DPM_UserCableDetection(uint8_t PortNum, USBPD_CAD_EVENT State)
{
 801d5b4:	b580      	push	{r7, lr}
 801d5b6:	b082      	sub	sp, #8
 801d5b8:	af00      	add	r7, sp, #0
 801d5ba:	0002      	movs	r2, r0
 801d5bc:	1dfb      	adds	r3, r7, #7
 801d5be:	701a      	strb	r2, [r3, #0]
 801d5c0:	1dbb      	adds	r3, r7, #6
 801d5c2:	1c0a      	adds	r2, r1, #0
 801d5c4:	701a      	strb	r2, [r3, #0]
      // }
      // break;
    // }
  // }
/* USER CODE END USBPD_DPM_UserCableDetection */
}
 801d5c6:	46c0      	nop			@ (mov r8, r8)
 801d5c8:	46bd      	mov	sp, r7
 801d5ca:	b002      	add	sp, #8
 801d5cc:	bd80      	pop	{r7, pc}

0801d5ce <USBPD_DPM_Notification>:
  * @param  PortNum The current port number
  * @param  EventVal @ref USBPD_NotifyEventValue_TypeDef
  * @retval None
  */
void USBPD_DPM_Notification(uint8_t PortNum, USBPD_NotifyEventValue_TypeDef EventVal)
{
 801d5ce:	b580      	push	{r7, lr}
 801d5d0:	b082      	sub	sp, #8
 801d5d2:	af00      	add	r7, sp, #0
 801d5d4:	0002      	movs	r2, r0
 801d5d6:	1dfb      	adds	r3, r7, #7
 801d5d8:	701a      	strb	r2, [r3, #0]
 801d5da:	1dbb      	adds	r3, r7, #6
 801d5dc:	1c0a      	adds	r2, r1, #0
 801d5de:	701a      	strb	r2, [r3, #0]
//      break;
//    case USBPD_NOTIFY_DATAROLESWAP_UFP :
//      break;
    default:
      DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: USBPD_DPM_Notification:%d", EventVal);
      break;
 801d5e0:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_Notification */
}
 801d5e2:	46c0      	nop			@ (mov r8, r8)
 801d5e4:	46bd      	mov	sp, r7
 801d5e6:	b002      	add	sp, #8
 801d5e8:	bd80      	pop	{r7, pc}

0801d5ea <USBPD_DPM_HardReset>:
  * @param  CurrentRole the current role
  * @param  Status status on hard reset event
  * @retval None
  */
void USBPD_DPM_HardReset(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_HR_Status_TypeDef Status)
{
 801d5ea:	b580      	push	{r7, lr}
 801d5ec:	b082      	sub	sp, #8
 801d5ee:	af00      	add	r7, sp, #0
 801d5f0:	6039      	str	r1, [r7, #0]
 801d5f2:	0011      	movs	r1, r2
 801d5f4:	1dfb      	adds	r3, r7, #7
 801d5f6:	1c02      	adds	r2, r0, #0
 801d5f8:	701a      	strb	r2, [r3, #0]
 801d5fa:	1dbb      	adds	r3, r7, #6
 801d5fc:	1c0a      	adds	r2, r1, #0
 801d5fe:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_HardReset */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_HardReset");
/* USER CODE END USBPD_DPM_HardReset */
}
 801d600:	46c0      	nop			@ (mov r8, r8)
 801d602:	46bd      	mov	sp, r7
 801d604:	b002      	add	sp, #8
 801d606:	bd80      	pop	{r7, pc}

0801d608 <USBPD_DPM_SetupNewPower>:
  * @brief  Request the DPM to setup the new power level.
  * @param  PortNum The current port number
  * @retval USBPD status
  */
USBPD_StatusTypeDef USBPD_DPM_SetupNewPower(uint8_t PortNum)
{
 801d608:	b580      	push	{r7, lr}
 801d60a:	b082      	sub	sp, #8
 801d60c:	af00      	add	r7, sp, #0
 801d60e:	0002      	movs	r2, r0
 801d610:	1dfb      	adds	r3, r7, #7
 801d612:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SetupNewPower */
  return USBPD_PWR_IF_SetProfile(PortNum);
 801d614:	1dfb      	adds	r3, r7, #7
 801d616:	781b      	ldrb	r3, [r3, #0]
 801d618:	0018      	movs	r0, r3
 801d61a:	f7ff ff31 	bl	801d480 <USBPD_PWR_IF_SetProfile>
 801d61e:	0003      	movs	r3, r0
/* USER CODE END USBPD_DPM_SetupNewPower */
}
 801d620:	0018      	movs	r0, r3
 801d622:	46bd      	mov	sp, r7
 801d624:	b002      	add	sp, #8
 801d626:	bd80      	pop	{r7, pc}

0801d628 <USBPD_DPM_EvaluatePowerRoleSwap>:
  * @brief  Evaluate the swap request from PE.
  * @param  PortNum The current port number
  * @retval USBPD_ACCEPT, USBPD_WAIT, USBPD_REJECT
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluatePowerRoleSwap(uint8_t PortNum)
{
 801d628:	b580      	push	{r7, lr}
 801d62a:	b082      	sub	sp, #8
 801d62c:	af00      	add	r7, sp, #0
 801d62e:	0002      	movs	r2, r0
 801d630:	1dfb      	adds	r3, r7, #7
 801d632:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EvaluatePowerRoleSwap */
  return USBPD_ACCEPT;
 801d634:	230a      	movs	r3, #10
/* USER CODE END USBPD_DPM_EvaluatePowerRoleSwap */
}
 801d636:	0018      	movs	r0, r3
 801d638:	46bd      	mov	sp, r7
 801d63a:	b002      	add	sp, #8
 801d63c:	bd80      	pop	{r7, pc}

0801d63e <USBPD_DPM_GetDataInfo>:
  * @param  Ptr     Pointer on address where DPM data should be written (u8 pointer)
  * @param  Size    Pointer on nb of u8 written by DPM
  * @retval None
  */
void USBPD_DPM_GetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t *Size)
{
 801d63e:	b580      	push	{r7, lr}
 801d640:	b084      	sub	sp, #16
 801d642:	af00      	add	r7, sp, #0
 801d644:	60ba      	str	r2, [r7, #8]
 801d646:	607b      	str	r3, [r7, #4]
 801d648:	230f      	movs	r3, #15
 801d64a:	18fb      	adds	r3, r7, r3
 801d64c:	1c02      	adds	r2, r0, #0
 801d64e:	701a      	strb	r2, [r3, #0]
 801d650:	230e      	movs	r3, #14
 801d652:	18fb      	adds	r3, r7, r3
 801d654:	1c0a      	adds	r2, r1, #0
 801d656:	701a      	strb	r2, [r3, #0]
    // break;
//  case USBPD_CORE_BATTERY_CAPABILITY:         /*!< Retrieve of Battery capability message content      */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_GetDataInfo:%d", DataId);
    break;
 801d658:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_GetDataInfo */
}
 801d65a:	46c0      	nop			@ (mov r8, r8)
 801d65c:	46bd      	mov	sp, r7
 801d65e:	b004      	add	sp, #16
 801d660:	bd80      	pop	{r7, pc}

0801d662 <USBPD_DPM_SetDataInfo>:
  * @param  Ptr     Pointer on the data
  * @param  Size    Nb of bytes to be updated in DPM
  * @retval None
  */
void USBPD_DPM_SetDataInfo(uint8_t PortNum, USBPD_CORE_DataInfoType_TypeDef DataId, uint8_t *Ptr, uint32_t Size)
{
 801d662:	b580      	push	{r7, lr}
 801d664:	b084      	sub	sp, #16
 801d666:	af00      	add	r7, sp, #0
 801d668:	60ba      	str	r2, [r7, #8]
 801d66a:	607b      	str	r3, [r7, #4]
 801d66c:	230f      	movs	r3, #15
 801d66e:	18fb      	adds	r3, r7, r3
 801d670:	1c02      	adds	r2, r0, #0
 801d672:	701a      	strb	r2, [r3, #0]
 801d674:	230e      	movs	r3, #14
 801d676:	18fb      	adds	r3, r7, r3
 801d678:	1c0a      	adds	r2, r1, #0
 801d67a:	701a      	strb	r2, [r3, #0]
    // break;
//  case USBPD_CORE_SNK_EXTENDED_CAPA:          /*!< Storing of Sink Extended capability message content       */
    // break;
  default:
    DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SetDataInfo:%d", DataId);
    break;
 801d67c:	46c0      	nop			@ (mov r8, r8)
  }
/* USER CODE END USBPD_DPM_SetDataInfo */

}
 801d67e:	46c0      	nop			@ (mov r8, r8)
 801d680:	46bd      	mov	sp, r7
 801d682:	b004      	add	sp, #16
 801d684:	bd80      	pop	{r7, pc}

0801d686 <USBPD_DPM_EvaluateRequest>:
  * @param  PortNum Port number
  * @param  PtrPowerObject  Pointer on the power data object
  * @retval USBPD status : USBPD_ACCEPT, USBPD_REJECT, USBPD_WAIT, USBPD_GOTOMIN
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateRequest(uint8_t PortNum, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObject)
{
 801d686:	b580      	push	{r7, lr}
 801d688:	b082      	sub	sp, #8
 801d68a:	af00      	add	r7, sp, #0
 801d68c:	0002      	movs	r2, r0
 801d68e:	6039      	str	r1, [r7, #0]
 801d690:	1dfb      	adds	r3, r7, #7
 801d692:	701a      	strb	r2, [r3, #0]
    Set power data object to initialize value.
    This parameter is used by the stack to start or not tPPSTimeout
    (in case of USBPD_CORE_PDO_TYPE_APDO, stack will wait for periodic request
    from the port partner in PPS mode).
  */
  *PtrPowerObject = USBPD_CORE_PDO_TYPE_FIXED;
 801d694:	683b      	ldr	r3, [r7, #0]
 801d696:	2200      	movs	r2, #0
 801d698:	601a      	str	r2, [r3, #0]

  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_EvaluateRequest");
  return USBPD_REJECT;
 801d69a:	230c      	movs	r3, #12
/* USER CODE END USBPD_DPM_EvaluateRequest */
}
 801d69c:	0018      	movs	r0, r3
 801d69e:	46bd      	mov	sp, r7
 801d6a0:	b002      	add	sp, #8
 801d6a2:	bd80      	pop	{r7, pc}

0801d6a4 <USBPD_DPM_SNK_EvaluateCapabilities>:
  * @param  PtrRequestData  Pointer on selected request data object
  * @param  PtrPowerObjectType  Pointer on the power data object
  * @retval None
  */
void USBPD_DPM_SNK_EvaluateCapabilities(uint8_t PortNum, uint32_t *PtrRequestData, USBPD_CORE_PDO_Type_TypeDef *PtrPowerObjectType)
{
 801d6a4:	b580      	push	{r7, lr}
 801d6a6:	b084      	sub	sp, #16
 801d6a8:	af00      	add	r7, sp, #0
 801d6aa:	60b9      	str	r1, [r7, #8]
 801d6ac:	607a      	str	r2, [r7, #4]
 801d6ae:	230f      	movs	r3, #15
 801d6b0:	18fb      	adds	r3, r7, r3
 801d6b2:	1c02      	adds	r2, r0, #0
 801d6b4:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_SNK_EvaluateCapabilities */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_SNK_EvaluateCapabilities");
/* USER CODE END USBPD_DPM_SNK_EvaluateCapabilities */
}
 801d6b6:	46c0      	nop			@ (mov r8, r8)
 801d6b8:	46bd      	mov	sp, r7
 801d6ba:	b004      	add	sp, #16
 801d6bc:	bd80      	pop	{r7, pc}

0801d6be <USBPD_DPM_PowerRoleSwap>:
  * @param  CurrentRole the current role
  * @param  Status status on power role swap event
  * @retval None
  */
void USBPD_DPM_PowerRoleSwap(uint8_t PortNum, USBPD_PortPowerRole_TypeDef CurrentRole, USBPD_PRS_Status_TypeDef Status)
{
 801d6be:	b580      	push	{r7, lr}
 801d6c0:	b082      	sub	sp, #8
 801d6c2:	af00      	add	r7, sp, #0
 801d6c4:	6039      	str	r1, [r7, #0]
 801d6c6:	0011      	movs	r1, r2
 801d6c8:	1dfb      	adds	r3, r7, #7
 801d6ca:	1c02      	adds	r2, r0, #0
 801d6cc:	701a      	strb	r2, [r3, #0]
 801d6ce:	1dbb      	adds	r3, r7, #6
 801d6d0:	1c0a      	adds	r2, r1, #0
 801d6d2:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_PowerRoleSwap */
  DPM_USER_DEBUG_TRACE(PortNum, "ADVICE: update USBPD_DPM_PowerRoleSwap");
/* USER CODE END USBPD_DPM_PowerRoleSwap */
}
 801d6d4:	46c0      	nop			@ (mov r8, r8)
 801d6d6:	46bd      	mov	sp, r7
 801d6d8:	b002      	add	sp, #8
 801d6da:	bd80      	pop	{r7, pc}

0801d6dc <USBPD_DPM_ExtendedMessageReceived>:
  * @param  ptrData   Pointer on address Extended Message data could be read (u8 pointer)
  * @param  DataSize  Nb of u8 that compose Extended message
  * @retval None
  */
void USBPD_DPM_ExtendedMessageReceived(uint8_t PortNum, USBPD_ExtendedMsg_TypeDef MsgType, uint8_t *ptrData, uint16_t DataSize)
{
 801d6dc:	b590      	push	{r4, r7, lr}
 801d6de:	b083      	sub	sp, #12
 801d6e0:	af00      	add	r7, sp, #0
 801d6e2:	0004      	movs	r4, r0
 801d6e4:	0008      	movs	r0, r1
 801d6e6:	603a      	str	r2, [r7, #0]
 801d6e8:	0019      	movs	r1, r3
 801d6ea:	1dfb      	adds	r3, r7, #7
 801d6ec:	1c22      	adds	r2, r4, #0
 801d6ee:	701a      	strb	r2, [r3, #0]
 801d6f0:	1dbb      	adds	r3, r7, #6
 801d6f2:	1c02      	adds	r2, r0, #0
 801d6f4:	701a      	strb	r2, [r3, #0]
 801d6f6:	1d3b      	adds	r3, r7, #4
 801d6f8:	1c0a      	adds	r2, r1, #0
 801d6fa:	801a      	strh	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_ExtendedMessageReceived */

/* USER CODE END USBPD_DPM_ExtendedMessageReceived */
}
 801d6fc:	46c0      	nop			@ (mov r8, r8)
 801d6fe:	46bd      	mov	sp, r7
 801d700:	b003      	add	sp, #12
 801d702:	bd90      	pop	{r4, r7, pc}

0801d704 <USBPD_DPM_EnterErrorRecovery>:
  * @brief  DPM callback to allow PE to enter ERROR_RECOVERY state.
  * @param  PortNum Port number
  * @retval None
  */
void USBPD_DPM_EnterErrorRecovery(uint8_t PortNum)
{
 801d704:	b580      	push	{r7, lr}
 801d706:	b082      	sub	sp, #8
 801d708:	af00      	add	r7, sp, #0
 801d70a:	0002      	movs	r2, r0
 801d70c:	1dfb      	adds	r3, r7, #7
 801d70e:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EnterErrorRecovery */
  /* Inform CAD to enter recovery mode */
  USBPD_CAD_EnterErrorRecovery(PortNum);
 801d710:	1dfb      	adds	r3, r7, #7
 801d712:	781b      	ldrb	r3, [r3, #0]
 801d714:	0018      	movs	r0, r3
 801d716:	f7e2 fef5 	bl	8000504 <USBPD_CAD_EnterErrorRecovery>
/* USER CODE END USBPD_DPM_EnterErrorRecovery */
}
 801d71a:	46c0      	nop			@ (mov r8, r8)
 801d71c:	46bd      	mov	sp, r7
 801d71e:	b002      	add	sp, #8
 801d720:	bd80      	pop	{r7, pc}
	...

0801d724 <USBPD_DPM_EvaluateDataRoleSwap>:
            @ref USBPD_ACCEPT if DRS can be accepted
            @ref USBPD_REJECT if DRS is not accepted in one data role (DFP or UFP) or in PD2.0 config
            @ref USBPD_NOTSUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only
  */
USBPD_StatusTypeDef USBPD_DPM_EvaluateDataRoleSwap(uint8_t PortNum)
{
 801d724:	b580      	push	{r7, lr}
 801d726:	b084      	sub	sp, #16
 801d728:	af00      	add	r7, sp, #0
 801d72a:	0002      	movs	r2, r0
 801d72c:	1dfb      	adds	r3, r7, #7
 801d72e:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_EvaluateDataRoleSwap */
  USBPD_StatusTypeDef status = USBPD_REJECT;
 801d730:	230f      	movs	r3, #15
 801d732:	18fb      	adds	r3, r7, r3
 801d734:	220c      	movs	r2, #12
 801d736:	701a      	strb	r2, [r3, #0]
  /* Sent NOT_SUPPORTED if DRS is not supported at all by the application (in both data roles) - P3.0 only */
  if ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DataSwap)
 801d738:	1dfb      	adds	r3, r7, #7
 801d73a:	781a      	ldrb	r2, [r3, #0]
 801d73c:	4b2c      	ldr	r3, [pc, #176]	@ (801d7f0 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801d73e:	2154      	movs	r1, #84	@ 0x54
 801d740:	434a      	muls	r2, r1
 801d742:	5cd3      	ldrb	r3, [r2, r3]
 801d744:	07db      	lsls	r3, r3, #31
 801d746:	0fdb      	lsrs	r3, r3, #31
 801d748:	b2db      	uxtb	r3, r3
 801d74a:	2b00      	cmp	r3, #0
 801d74c:	d015      	beq.n	801d77a <USBPD_DPM_EvaluateDataRoleSwap+0x56>
    || ((USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP)
 801d74e:	1dfb      	adds	r3, r7, #7
 801d750:	781a      	ldrb	r2, [r3, #0]
 801d752:	4b27      	ldr	r3, [pc, #156]	@ (801d7f0 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801d754:	2154      	movs	r1, #84	@ 0x54
 801d756:	434a      	muls	r2, r1
 801d758:	5cd3      	ldrb	r3, [r2, r3]
 801d75a:	075b      	lsls	r3, r3, #29
 801d75c:	0fdb      	lsrs	r3, r3, #31
 801d75e:	b2db      	uxtb	r3, r3
 801d760:	2b00      	cmp	r3, #0
 801d762:	d10f      	bne.n	801d784 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
    && (USBPD_FALSE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP)))
 801d764:	1dfb      	adds	r3, r7, #7
 801d766:	781a      	ldrb	r2, [r3, #0]
 801d768:	4b21      	ldr	r3, [pc, #132]	@ (801d7f0 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801d76a:	2154      	movs	r1, #84	@ 0x54
 801d76c:	434a      	muls	r2, r1
 801d76e:	5cd3      	ldrb	r3, [r2, r3]
 801d770:	071b      	lsls	r3, r3, #28
 801d772:	0fdb      	lsrs	r3, r3, #31
 801d774:	b2db      	uxtb	r3, r3
 801d776:	2b00      	cmp	r3, #0
 801d778:	d104      	bne.n	801d784 <USBPD_DPM_EvaluateDataRoleSwap+0x60>
  {
    status = USBPD_NOTSUPPORTED;
 801d77a:	230f      	movs	r3, #15
 801d77c:	18fb      	adds	r3, r7, r3
 801d77e:	2201      	movs	r2, #1
 801d780:	701a      	strb	r2, [r3, #0]
 801d782:	e02d      	b.n	801d7e0 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
  }
  else
  {
    /* ACCEPT DRS if at least supported by 1 data role */
    if (((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_DFP) && (USBPD_PORTDATAROLE_UFP == DPM_Params[PortNum].PE_DataRole))
 801d784:	1dfb      	adds	r3, r7, #7
 801d786:	781a      	ldrb	r2, [r3, #0]
 801d788:	4b19      	ldr	r3, [pc, #100]	@ (801d7f0 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801d78a:	2154      	movs	r1, #84	@ 0x54
 801d78c:	434a      	muls	r2, r1
 801d78e:	5cd3      	ldrb	r3, [r2, r3]
 801d790:	075b      	lsls	r3, r3, #29
 801d792:	0fdb      	lsrs	r3, r3, #31
 801d794:	b2db      	uxtb	r3, r3
 801d796:	2b01      	cmp	r3, #1
 801d798:	d109      	bne.n	801d7ae <USBPD_DPM_EvaluateDataRoleSwap+0x8a>
 801d79a:	1dfb      	adds	r3, r7, #7
 801d79c:	781a      	ldrb	r2, [r3, #0]
 801d79e:	4b15      	ldr	r3, [pc, #84]	@ (801d7f4 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 801d7a0:	0092      	lsls	r2, r2, #2
 801d7a2:	5cd3      	ldrb	r3, [r2, r3]
 801d7a4:	071b      	lsls	r3, r3, #28
 801d7a6:	0fdb      	lsrs	r3, r3, #31
 801d7a8:	b2db      	uxtb	r3, r3
 801d7aa:	2b00      	cmp	r3, #0
 801d7ac:	d014      	beq.n	801d7d8 <USBPD_DPM_EvaluateDataRoleSwap+0xb4>
       || ((USBPD_TRUE == DPM_USER_Settings[PortNum].PE_DR_Swap_To_UFP) && (USBPD_PORTDATAROLE_DFP == DPM_Params[PortNum].PE_DataRole)))
 801d7ae:	1dfb      	adds	r3, r7, #7
 801d7b0:	781a      	ldrb	r2, [r3, #0]
 801d7b2:	4b0f      	ldr	r3, [pc, #60]	@ (801d7f0 <USBPD_DPM_EvaluateDataRoleSwap+0xcc>)
 801d7b4:	2154      	movs	r1, #84	@ 0x54
 801d7b6:	434a      	muls	r2, r1
 801d7b8:	5cd3      	ldrb	r3, [r2, r3]
 801d7ba:	071b      	lsls	r3, r3, #28
 801d7bc:	0fdb      	lsrs	r3, r3, #31
 801d7be:	b2db      	uxtb	r3, r3
 801d7c0:	2b01      	cmp	r3, #1
 801d7c2:	d10d      	bne.n	801d7e0 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
 801d7c4:	1dfb      	adds	r3, r7, #7
 801d7c6:	781a      	ldrb	r2, [r3, #0]
 801d7c8:	4b0a      	ldr	r3, [pc, #40]	@ (801d7f4 <USBPD_DPM_EvaluateDataRoleSwap+0xd0>)
 801d7ca:	0092      	lsls	r2, r2, #2
 801d7cc:	5cd3      	ldrb	r3, [r2, r3]
 801d7ce:	071b      	lsls	r3, r3, #28
 801d7d0:	0fdb      	lsrs	r3, r3, #31
 801d7d2:	b2db      	uxtb	r3, r3
 801d7d4:	2b01      	cmp	r3, #1
 801d7d6:	d103      	bne.n	801d7e0 <USBPD_DPM_EvaluateDataRoleSwap+0xbc>
    {
      status = USBPD_ACCEPT;
 801d7d8:	230f      	movs	r3, #15
 801d7da:	18fb      	adds	r3, r7, r3
 801d7dc:	220a      	movs	r2, #10
 801d7de:	701a      	strb	r2, [r3, #0]
    }
  }
  return status;
 801d7e0:	230f      	movs	r3, #15
 801d7e2:	18fb      	adds	r3, r7, r3
 801d7e4:	781b      	ldrb	r3, [r3, #0]
/* USER CODE END USBPD_DPM_EvaluateDataRoleSwap */
}
 801d7e6:	0018      	movs	r0, r3
 801d7e8:	46bd      	mov	sp, r7
 801d7ea:	b004      	add	sp, #16
 801d7ec:	bd80      	pop	{r7, pc}
 801d7ee:	46c0      	nop			@ (mov r8, r8)
 801d7f0:	200000c8 	.word	0x200000c8
 801d7f4:	20011ad8 	.word	0x20011ad8

0801d7f8 <USBPD_DPM_IsPowerReady>:
  * @param  PortNum Port number
  * @param  Vsafe   Vsafe status based on @ref USBPD_VSAFE_StatusTypeDef
  * @retval USBPD_DISABLE or USBPD_ENABLE
  */
USBPD_FunctionalState USBPD_DPM_IsPowerReady(uint8_t PortNum, USBPD_VSAFE_StatusTypeDef Vsafe)
{
 801d7f8:	b580      	push	{r7, lr}
 801d7fa:	b082      	sub	sp, #8
 801d7fc:	af00      	add	r7, sp, #0
 801d7fe:	0002      	movs	r2, r0
 801d800:	1dfb      	adds	r3, r7, #7
 801d802:	701a      	strb	r2, [r3, #0]
 801d804:	1dbb      	adds	r3, r7, #6
 801d806:	1c0a      	adds	r2, r1, #0
 801d808:	701a      	strb	r2, [r3, #0]
/* USER CODE BEGIN USBPD_DPM_IsPowerReady */
  return ((USBPD_OK == USBPD_PWR_IF_SupplyReady(PortNum, Vsafe)) ? USBPD_ENABLE : USBPD_DISABLE);
 801d80a:	1dbb      	adds	r3, r7, #6
 801d80c:	781a      	ldrb	r2, [r3, #0]
 801d80e:	1dfb      	adds	r3, r7, #7
 801d810:	781b      	ldrb	r3, [r3, #0]
 801d812:	0011      	movs	r1, r2
 801d814:	0018      	movs	r0, r3
 801d816:	f7ff fe43 	bl	801d4a0 <USBPD_PWR_IF_SupplyReady>
 801d81a:	0003      	movs	r3, r0
 801d81c:	425a      	negs	r2, r3
 801d81e:	4153      	adcs	r3, r2
 801d820:	b2db      	uxtb	r3, r3
/* USER CODE END USBPD_DPM_IsPowerReady */
}
 801d822:	0018      	movs	r0, r3
 801d824:	46bd      	mov	sp, r7
 801d826:	b002      	add	sp, #8
 801d828:	bd80      	pop	{r7, pc}

0801d82a <BSP_USBPD_PWR_Init>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_Init(uint32_t Instance)
{
 801d82a:	b580      	push	{r7, lr}
 801d82c:	b084      	sub	sp, #16
 801d82e:	af00      	add	r7, sp, #0
 801d830:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_Init */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 801d832:	2300      	movs	r3, #0
 801d834:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801d836:	687b      	ldr	r3, [r7, #4]
 801d838:	2b01      	cmp	r3, #1
 801d83a:	d902      	bls.n	801d842 <BSP_USBPD_PWR_Init+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801d83c:	2302      	movs	r3, #2
 801d83e:	425b      	negs	r3, r3
 801d840:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 801d842:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_Init */
}
 801d844:	0018      	movs	r0, r3
 801d846:	46bd      	mov	sp, r7
 801d848:	b004      	add	sp, #16
 801d84a:	bd80      	pop	{r7, pc}

0801d84c <BSP_USBPD_PWR_VBUSInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSInit(uint32_t Instance)
{
 801d84c:	b580      	push	{r7, lr}
 801d84e:	b084      	sub	sp, #16
 801d850:	af00      	add	r7, sp, #0
 801d852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 801d854:	2300      	movs	r3, #0
 801d856:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801d858:	687b      	ldr	r3, [r7, #4]
 801d85a:	2b01      	cmp	r3, #1
 801d85c:	d902      	bls.n	801d864 <BSP_USBPD_PWR_VBUSInit+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801d85e:	2302      	movs	r3, #2
 801d860:	425b      	negs	r3, r3
 801d862:	60fb      	str	r3, [r7, #12]
      inside this function
    !!! */
    PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSInit");
  }

  return ret;
 801d864:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSInit */
}
 801d866:	0018      	movs	r0, r3
 801d868:	46bd      	mov	sp, r7
 801d86a:	b004      	add	sp, #16
 801d86c:	bd80      	pop	{r7, pc}

0801d86e <BSP_USBPD_PWR_VBUSDeInit>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_1
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSDeInit(uint32_t Instance)
{
 801d86e:	b580      	push	{r7, lr}
 801d870:	b084      	sub	sp, #16
 801d872:	af00      	add	r7, sp, #0
 801d874:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSDeInit */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 801d876:	230b      	movs	r3, #11
 801d878:	425b      	negs	r3, r3
 801d87a:	60fb      	str	r3, [r7, #12]

  if (Instance >= USBPD_PWR_INSTANCES_NBR)
 801d87c:	687b      	ldr	r3, [r7, #4]
 801d87e:	2b01      	cmp	r3, #1
 801d880:	d902      	bls.n	801d888 <BSP_USBPD_PWR_VBUSDeInit+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801d882:	2302      	movs	r3, #2
 801d884:	425b      	negs	r3, r3
 801d886:	60fb      	str	r3, [r7, #12]
  /* !!!
      BSP_PWR_VBUSDeInit is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSDeInit");
  return ret;
 801d888:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSDeInit */
}
 801d88a:	0018      	movs	r0, r3
 801d88c:	46bd      	mov	sp, r7
 801d88e:	b004      	add	sp, #16
 801d890:	bd80      	pop	{r7, pc}

0801d892 <BSP_USBPD_PWR_VBUSGetVoltage>:
  *         @arg @ref USBPD_PWR_TYPE_C_PORT_2
  * @param  pVoltage Pointer on measured voltage level (in mV)
  * @retval BSP status
  */
__weak int32_t BSP_USBPD_PWR_VBUSGetVoltage(uint32_t Instance, uint32_t *pVoltage)
{
 801d892:	b580      	push	{r7, lr}
 801d894:	b084      	sub	sp, #16
 801d896:	af00      	add	r7, sp, #0
 801d898:	6078      	str	r0, [r7, #4]
 801d89a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN BSP_USBPD_PWR_VBUSGetVoltage */
  /* Check if instance is valid       */
  int32_t ret = BSP_ERROR_NONE;
 801d89c:	2300      	movs	r3, #0
 801d89e:	60fb      	str	r3, [r7, #12]

  if ((Instance >= USBPD_PWR_INSTANCES_NBR) || (NULL == pVoltage))
 801d8a0:	687b      	ldr	r3, [r7, #4]
 801d8a2:	2b01      	cmp	r3, #1
 801d8a4:	d802      	bhi.n	801d8ac <BSP_USBPD_PWR_VBUSGetVoltage+0x1a>
 801d8a6:	683b      	ldr	r3, [r7, #0]
 801d8a8:	2b00      	cmp	r3, #0
 801d8aa:	d102      	bne.n	801d8b2 <BSP_USBPD_PWR_VBUSGetVoltage+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 801d8ac:	2302      	movs	r3, #2
 801d8ae:	425b      	negs	r3, r3
 801d8b0:	60fb      	str	r3, [r7, #12]
  }
  *pVoltage = 0u;
 801d8b2:	683b      	ldr	r3, [r7, #0]
 801d8b4:	2200      	movs	r2, #0
 801d8b6:	601a      	str	r2, [r3, #0]
  /* !!!
      BSP_PWR_VBUSGetVoltage is obsolete. You may need to move your user code
      inside this function
   !!! */
  PWR_DEBUG_TRACE(Instance, "ADVICE: Update BSP_USBPD_PWR_VBUSGetVoltage");
  return ret;
 801d8b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE END BSP_USBPD_PWR_VBUSGetVoltage */
}
 801d8ba:	0018      	movs	r0, r3
 801d8bc:	46bd      	mov	sp, r7
 801d8be:	b004      	add	sp, #16
 801d8c0:	bd80      	pop	{r7, pc}

0801d8c2 <MX_USBX_Device_Init>:
  * @brief  Application USBX Device Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT MX_USBX_Device_Init(VOID *memory_ptr)
{
 801d8c2:	b580      	push	{r7, lr}
 801d8c4:	b084      	sub	sp, #16
 801d8c6:	af00      	add	r7, sp, #0
 801d8c8:	6078      	str	r0, [r7, #4]
  UINT ret = UX_SUCCESS;
 801d8ca:	2300      	movs	r3, #0
 801d8cc:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 801d8ce:	687b      	ldr	r3, [r7, #4]
 801d8d0:	60bb      	str	r3, [r7, #8]
  /* USER CODE BEGIN MX_USBX_Device_MEM_POOL */
  (void)byte_pool;
  /* USER CODE END MX_USBX_Device_MEM_POOL */

  /* USER CODE BEGIN MX_USBX_Device_Init */
usb_init(memory_ptr);
 801d8d2:	687b      	ldr	r3, [r7, #4]
 801d8d4:	0018      	movs	r0, r3
 801d8d6:	f7e9 fa61 	bl	8006d9c <usb_init>
/* USER CODE END MX_USBX_Device_Init */

  return ret;
 801d8da:	68fb      	ldr	r3, [r7, #12]
}
 801d8dc:	0018      	movs	r0, r3
 801d8de:	46bd      	mov	sp, r7
 801d8e0:	b004      	add	sp, #16
 801d8e2:	bd80      	pop	{r7, pc}

0801d8e4 <USBD_Get_Device_Framework_Speed>:
 * @param  Speed : HIGH or FULL SPEED flag
 * @param  length : length of HIGH or FULL SPEED array
 * @retval Pointer to descriptor buffer
 */
uint8_t *USBD_Get_Device_Framework_Speed(uint8_t Speed, ULONG *Length)
{
 801d8e4:	b580      	push	{r7, lr}
 801d8e6:	b084      	sub	sp, #16
 801d8e8:	af00      	add	r7, sp, #0
 801d8ea:	0002      	movs	r2, r0
 801d8ec:	6039      	str	r1, [r7, #0]
 801d8ee:	1dfb      	adds	r3, r7, #7
 801d8f0:	701a      	strb	r2, [r3, #0]
	uint8_t *pFrameWork = NULL;
 801d8f2:	2300      	movs	r3, #0
 801d8f4:	60fb      	str	r3, [r7, #12]
	/* USER CODE BEGIN Device_Framework0 */

	/* USER TAG BEGIN Device_Framework0 */

	if (USBD_FULL_SPEED == Speed)
 801d8f6:	1dfb      	adds	r3, r7, #7
 801d8f8:	781b      	ldrb	r3, [r3, #0]
 801d8fa:	2b00      	cmp	r3, #0
 801d8fc:	d116      	bne.n	801d92c <USBD_Get_Device_Framework_Speed+0x48>
	{
		USBD_Device_Framework_Builder(&USBD_Device_FS, pDevFrameWorkDesc_FS,
 801d8fe:	4b19      	ldr	r3, [pc, #100]	@ (801d964 <USBD_Get_Device_Framework_Speed+0x80>)
 801d900:	6819      	ldr	r1, [r3, #0]
 801d902:	1dfb      	adds	r3, r7, #7
 801d904:	781b      	ldrb	r3, [r3, #0]
 801d906:	4a18      	ldr	r2, [pc, #96]	@ (801d968 <USBD_Get_Device_Framework_Speed+0x84>)
 801d908:	4818      	ldr	r0, [pc, #96]	@ (801d96c <USBD_Get_Device_Framework_Speed+0x88>)
 801d90a:	f000 f9fd 	bl	801dd08 <USBD_Device_Framework_Builder>
				UserClassInstance, Speed);

		/* Get the length of USBD_device_framework_full_speed */
		*Length = (ULONG)(USBD_Device_FS.CurrDevDescSz + USBD_Device_FS.CurrConfDescSz);
 801d90e:	4a17      	ldr	r2, [pc, #92]	@ (801d96c <USBD_Get_Device_Framework_Speed+0x88>)
 801d910:	2390      	movs	r3, #144	@ 0x90
 801d912:	005b      	lsls	r3, r3, #1
 801d914:	58d2      	ldr	r2, [r2, r3]
 801d916:	4915      	ldr	r1, [pc, #84]	@ (801d96c <USBD_Get_Device_Framework_Speed+0x88>)
 801d918:	2392      	movs	r3, #146	@ 0x92
 801d91a:	005b      	lsls	r3, r3, #1
 801d91c:	58cb      	ldr	r3, [r1, r3]
 801d91e:	18d2      	adds	r2, r2, r3
 801d920:	683b      	ldr	r3, [r7, #0]
 801d922:	601a      	str	r2, [r3, #0]

		pFrameWork = pDevFrameWorkDesc_FS;
 801d924:	4b0f      	ldr	r3, [pc, #60]	@ (801d964 <USBD_Get_Device_Framework_Speed+0x80>)
 801d926:	681b      	ldr	r3, [r3, #0]
 801d928:	60fb      	str	r3, [r7, #12]
 801d92a:	e015      	b.n	801d958 <USBD_Get_Device_Framework_Speed+0x74>
	}
	else
	{
		USBD_Device_Framework_Builder(&USBD_Device_HS, pDevFrameWorkDesc_HS,
 801d92c:	4b10      	ldr	r3, [pc, #64]	@ (801d970 <USBD_Get_Device_Framework_Speed+0x8c>)
 801d92e:	6819      	ldr	r1, [r3, #0]
 801d930:	1dfb      	adds	r3, r7, #7
 801d932:	781b      	ldrb	r3, [r3, #0]
 801d934:	4a0c      	ldr	r2, [pc, #48]	@ (801d968 <USBD_Get_Device_Framework_Speed+0x84>)
 801d936:	480f      	ldr	r0, [pc, #60]	@ (801d974 <USBD_Get_Device_Framework_Speed+0x90>)
 801d938:	f000 f9e6 	bl	801dd08 <USBD_Device_Framework_Builder>
				UserClassInstance, Speed);

		/* Get the length of USBD_device_framework_high_speed */
		*Length = (ULONG)(USBD_Device_HS.CurrDevDescSz + USBD_Device_HS.CurrConfDescSz);
 801d93c:	4a0d      	ldr	r2, [pc, #52]	@ (801d974 <USBD_Get_Device_Framework_Speed+0x90>)
 801d93e:	2390      	movs	r3, #144	@ 0x90
 801d940:	005b      	lsls	r3, r3, #1
 801d942:	58d2      	ldr	r2, [r2, r3]
 801d944:	490b      	ldr	r1, [pc, #44]	@ (801d974 <USBD_Get_Device_Framework_Speed+0x90>)
 801d946:	2392      	movs	r3, #146	@ 0x92
 801d948:	005b      	lsls	r3, r3, #1
 801d94a:	58cb      	ldr	r3, [r1, r3]
 801d94c:	18d2      	adds	r2, r2, r3
 801d94e:	683b      	ldr	r3, [r7, #0]
 801d950:	601a      	str	r2, [r3, #0]

		pFrameWork = pDevFrameWorkDesc_HS;
 801d952:	4b07      	ldr	r3, [pc, #28]	@ (801d970 <USBD_Get_Device_Framework_Speed+0x8c>)
 801d954:	681b      	ldr	r3, [r3, #0]
 801d956:	60fb      	str	r3, [r7, #12]
	}
	/* USER CODE Device_Framework1 */

	/* USER CODE Device_Framework1 */
	return pFrameWork;
 801d958:	68fb      	ldr	r3, [r7, #12]
}
 801d95a:	0018      	movs	r0, r3
 801d95c:	46bd      	mov	sp, r7
 801d95e:	b004      	add	sp, #16
 801d960:	bd80      	pop	{r7, pc}
 801d962:	46c0      	nop			@ (mov r8, r8)
 801d964:	20000180 	.word	0x20000180
 801d968:	20000170 	.word	0x20000170
 801d96c:	20011ae0 	.word	0x20011ae0
 801d970:	20000184 	.word	0x20000184
 801d974:	20011c08 	.word	0x20011c08

0801d978 <USBD_Get_String_Framework>:
 *         Return the language_id_framework
 * @param  Length : Length of String_Framework
 * @retval Pointer to language_id_framework buffer
 */
uint8_t *USBD_Get_String_Framework(ULONG *Length)
{
 801d978:	b5b0      	push	{r4, r5, r7, lr}
 801d97a:	b084      	sub	sp, #16
 801d97c:	af00      	add	r7, sp, #0
 801d97e:	6078      	str	r0, [r7, #4]
	uint16_t len = 0U;
 801d980:	250c      	movs	r5, #12
 801d982:	197b      	adds	r3, r7, r5
 801d984:	2200      	movs	r2, #0
 801d986:	801a      	strh	r2, [r3, #0]
	uint8_t count = 0U;
 801d988:	240f      	movs	r4, #15
 801d98a:	193b      	adds	r3, r7, r4
 801d98c:	2200      	movs	r2, #0
 801d98e:	701a      	strb	r2, [r3, #0]
	/* USER CODE String_Framework0 */

	/* USER CODE String_Framework0 */

	/* Set the Manufacturer language Id and index in USBD_string_framework */
	USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801d990:	193b      	adds	r3, r7, r4
 801d992:	781b      	ldrb	r3, [r3, #0]
 801d994:	193a      	adds	r2, r7, r4
 801d996:	1c59      	adds	r1, r3, #1
 801d998:	7011      	strb	r1, [r2, #0]
 801d99a:	001a      	movs	r2, r3
 801d99c:	4b43      	ldr	r3, [pc, #268]	@ (801daac <USBD_Get_String_Framework+0x134>)
 801d99e:	2109      	movs	r1, #9
 801d9a0:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801d9a2:	193b      	adds	r3, r7, r4
 801d9a4:	781b      	ldrb	r3, [r3, #0]
 801d9a6:	193a      	adds	r2, r7, r4
 801d9a8:	1c59      	adds	r1, r3, #1
 801d9aa:	7011      	strb	r1, [r2, #0]
 801d9ac:	001a      	movs	r2, r3
 801d9ae:	4b3f      	ldr	r3, [pc, #252]	@ (801daac <USBD_Get_String_Framework+0x134>)
 801d9b0:	2104      	movs	r1, #4
 801d9b2:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 801d9b4:	193b      	adds	r3, r7, r4
 801d9b6:	781b      	ldrb	r3, [r3, #0]
 801d9b8:	193a      	adds	r2, r7, r4
 801d9ba:	1c59      	adds	r1, r3, #1
 801d9bc:	7011      	strb	r1, [r2, #0]
 801d9be:	001a      	movs	r2, r3
 801d9c0:	4b3a      	ldr	r3, [pc, #232]	@ (801daac <USBD_Get_String_Framework+0x134>)
 801d9c2:	2101      	movs	r1, #1
 801d9c4:	5499      	strb	r1, [r3, r2]

	/* Set the Manufacturer string in string_framework */
	USBD_Desc_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_string_framework + count, &len);
 801d9c6:	193b      	adds	r3, r7, r4
 801d9c8:	781a      	ldrb	r2, [r3, #0]
 801d9ca:	4b38      	ldr	r3, [pc, #224]	@ (801daac <USBD_Get_String_Framework+0x134>)
 801d9cc:	18d1      	adds	r1, r2, r3
 801d9ce:	197a      	adds	r2, r7, r5
 801d9d0:	4b37      	ldr	r3, [pc, #220]	@ (801dab0 <USBD_Get_String_Framework+0x138>)
 801d9d2:	0018      	movs	r0, r3
 801d9d4:	f000 f93d 	bl	801dc52 <USBD_Desc_GetString>

	/* Set the Product language Id and index in USBD_string_framework */
	count += len + 1;
 801d9d8:	197b      	adds	r3, r7, r5
 801d9da:	881b      	ldrh	r3, [r3, #0]
 801d9dc:	b2da      	uxtb	r2, r3
 801d9de:	193b      	adds	r3, r7, r4
 801d9e0:	781b      	ldrb	r3, [r3, #0]
 801d9e2:	18d3      	adds	r3, r2, r3
 801d9e4:	b2da      	uxtb	r2, r3
 801d9e6:	193b      	adds	r3, r7, r4
 801d9e8:	3201      	adds	r2, #1
 801d9ea:	701a      	strb	r2, [r3, #0]
	USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801d9ec:	193b      	adds	r3, r7, r4
 801d9ee:	781b      	ldrb	r3, [r3, #0]
 801d9f0:	193a      	adds	r2, r7, r4
 801d9f2:	1c59      	adds	r1, r3, #1
 801d9f4:	7011      	strb	r1, [r2, #0]
 801d9f6:	001a      	movs	r2, r3
 801d9f8:	4b2c      	ldr	r3, [pc, #176]	@ (801daac <USBD_Get_String_Framework+0x134>)
 801d9fa:	2109      	movs	r1, #9
 801d9fc:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801d9fe:	193b      	adds	r3, r7, r4
 801da00:	781b      	ldrb	r3, [r3, #0]
 801da02:	193a      	adds	r2, r7, r4
 801da04:	1c59      	adds	r1, r3, #1
 801da06:	7011      	strb	r1, [r2, #0]
 801da08:	001a      	movs	r2, r3
 801da0a:	4b28      	ldr	r3, [pc, #160]	@ (801daac <USBD_Get_String_Framework+0x134>)
 801da0c:	2104      	movs	r1, #4
 801da0e:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 801da10:	193b      	adds	r3, r7, r4
 801da12:	781b      	ldrb	r3, [r3, #0]
 801da14:	193a      	adds	r2, r7, r4
 801da16:	1c59      	adds	r1, r3, #1
 801da18:	7011      	strb	r1, [r2, #0]
 801da1a:	001a      	movs	r2, r3
 801da1c:	4b23      	ldr	r3, [pc, #140]	@ (801daac <USBD_Get_String_Framework+0x134>)
 801da1e:	2102      	movs	r1, #2
 801da20:	5499      	strb	r1, [r3, r2]

	/* Set the Product string in USBD_string_framework */
	USBD_Desc_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_string_framework + count, &len);
 801da22:	193b      	adds	r3, r7, r4
 801da24:	781a      	ldrb	r2, [r3, #0]
 801da26:	4b21      	ldr	r3, [pc, #132]	@ (801daac <USBD_Get_String_Framework+0x134>)
 801da28:	18d1      	adds	r1, r2, r3
 801da2a:	197a      	adds	r2, r7, r5
 801da2c:	4b21      	ldr	r3, [pc, #132]	@ (801dab4 <USBD_Get_String_Framework+0x13c>)
 801da2e:	0018      	movs	r0, r3
 801da30:	f000 f90f 	bl	801dc52 <USBD_Desc_GetString>

	/* Set Serial language Id and index in string_framework */
	count += len + 1;
 801da34:	197b      	adds	r3, r7, r5
 801da36:	881b      	ldrh	r3, [r3, #0]
 801da38:	b2da      	uxtb	r2, r3
 801da3a:	193b      	adds	r3, r7, r4
 801da3c:	781b      	ldrb	r3, [r3, #0]
 801da3e:	18d3      	adds	r3, r2, r3
 801da40:	b2da      	uxtb	r2, r3
 801da42:	193b      	adds	r3, r7, r4
 801da44:	3201      	adds	r2, #1
 801da46:	701a      	strb	r2, [r3, #0]
	USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801da48:	193b      	adds	r3, r7, r4
 801da4a:	781b      	ldrb	r3, [r3, #0]
 801da4c:	0020      	movs	r0, r4
 801da4e:	193a      	adds	r2, r7, r4
 801da50:	1c59      	adds	r1, r3, #1
 801da52:	7011      	strb	r1, [r2, #0]
 801da54:	001a      	movs	r2, r3
 801da56:	4b15      	ldr	r3, [pc, #84]	@ (801daac <USBD_Get_String_Framework+0x134>)
 801da58:	2109      	movs	r1, #9
 801da5a:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801da5c:	183b      	adds	r3, r7, r0
 801da5e:	781b      	ldrb	r3, [r3, #0]
 801da60:	183a      	adds	r2, r7, r0
 801da62:	1c59      	adds	r1, r3, #1
 801da64:	7011      	strb	r1, [r2, #0]
 801da66:	001a      	movs	r2, r3
 801da68:	4b10      	ldr	r3, [pc, #64]	@ (801daac <USBD_Get_String_Framework+0x134>)
 801da6a:	2104      	movs	r1, #4
 801da6c:	5499      	strb	r1, [r3, r2]
	USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 801da6e:	183b      	adds	r3, r7, r0
 801da70:	781b      	ldrb	r3, [r3, #0]
 801da72:	183a      	adds	r2, r7, r0
 801da74:	1c59      	adds	r1, r3, #1
 801da76:	7011      	strb	r1, [r2, #0]
 801da78:	001a      	movs	r2, r3
 801da7a:	4b0c      	ldr	r3, [pc, #48]	@ (801daac <USBD_Get_String_Framework+0x134>)
 801da7c:	2103      	movs	r1, #3
 801da7e:	5499      	strb	r1, [r3, r2]

	/* Set the Serial number in USBD_string_framework */
	USBD_Desc_GetString((uint8_t *)USBD_SERIAL_NUMBER, USBD_string_framework + count, &len);
 801da80:	183b      	adds	r3, r7, r0
 801da82:	781a      	ldrb	r2, [r3, #0]
 801da84:	4b09      	ldr	r3, [pc, #36]	@ (801daac <USBD_Get_String_Framework+0x134>)
 801da86:	18d1      	adds	r1, r2, r3
 801da88:	197a      	adds	r2, r7, r5
 801da8a:	4b0b      	ldr	r3, [pc, #44]	@ (801dab8 <USBD_Get_String_Framework+0x140>)
 801da8c:	0018      	movs	r0, r3
 801da8e:	f000 f8e0 	bl	801dc52 <USBD_Desc_GetString>
	/* USER CODE String_Framework1 */

	/* USER CODE String_Framework1 */

	/* Get the length of USBD_string_framework */
	*Length = strlen((const char *)USBD_string_framework);
 801da92:	4b06      	ldr	r3, [pc, #24]	@ (801daac <USBD_Get_String_Framework+0x134>)
 801da94:	0018      	movs	r0, r3
 801da96:	f7e8 fccd 	bl	8006434 <strlen>
 801da9a:	0002      	movs	r2, r0
 801da9c:	687b      	ldr	r3, [r7, #4]
 801da9e:	601a      	str	r2, [r3, #0]

	return USBD_string_framework;
 801daa0:	4b02      	ldr	r3, [pc, #8]	@ (801daac <USBD_Get_String_Framework+0x134>)
}
 801daa2:	0018      	movs	r0, r3
 801daa4:	46bd      	mov	sp, r7
 801daa6:	b004      	add	sp, #16
 801daa8:	bdb0      	pop	{r4, r5, r7, pc}
 801daaa:	46c0      	nop			@ (mov r8, r8)
 801daac:	20011ec0 	.word	0x20011ec0
 801dab0:	0801eea4 	.word	0x0801eea4
 801dab4:	0801eeb8 	.word	0x0801eeb8
 801dab8:	0801eed0 	.word	0x0801eed0

0801dabc <USBD_Get_Language_Id_Framework>:
 *         Return the language_id_framework
 * @param  Length : Length of Language_Id_Framework
 * @retval Pointer to language_id_framework buffer
 */
uint8_t *USBD_Get_Language_Id_Framework(ULONG *Length)
{
 801dabc:	b580      	push	{r7, lr}
 801dabe:	b084      	sub	sp, #16
 801dac0:	af00      	add	r7, sp, #0
 801dac2:	6078      	str	r0, [r7, #4]
	uint8_t count = 0U;
 801dac4:	200f      	movs	r0, #15
 801dac6:	183b      	adds	r3, r7, r0
 801dac8:	2200      	movs	r2, #0
 801daca:	701a      	strb	r2, [r3, #0]

	/* Set the language Id in USBD_language_id_framework */
	USBD_language_id_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801dacc:	183b      	adds	r3, r7, r0
 801dace:	781b      	ldrb	r3, [r3, #0]
 801dad0:	183a      	adds	r2, r7, r0
 801dad2:	1c59      	adds	r1, r3, #1
 801dad4:	7011      	strb	r1, [r2, #0]
 801dad6:	001a      	movs	r2, r3
 801dad8:	4b0b      	ldr	r3, [pc, #44]	@ (801db08 <USBD_Get_Language_Id_Framework+0x4c>)
 801dada:	2109      	movs	r1, #9
 801dadc:	5499      	strb	r1, [r3, r2]
	USBD_language_id_framework[count++] = USBD_LANGID_STRING >> 8;
 801dade:	183b      	adds	r3, r7, r0
 801dae0:	781b      	ldrb	r3, [r3, #0]
 801dae2:	183a      	adds	r2, r7, r0
 801dae4:	1c59      	adds	r1, r3, #1
 801dae6:	7011      	strb	r1, [r2, #0]
 801dae8:	001a      	movs	r2, r3
 801daea:	4b07      	ldr	r3, [pc, #28]	@ (801db08 <USBD_Get_Language_Id_Framework+0x4c>)
 801daec:	2104      	movs	r1, #4
 801daee:	5499      	strb	r1, [r3, r2]

	/* Get the length of USBD_language_id_framework */
	*Length = strlen((const char *)USBD_language_id_framework);
 801daf0:	4b05      	ldr	r3, [pc, #20]	@ (801db08 <USBD_Get_Language_Id_Framework+0x4c>)
 801daf2:	0018      	movs	r0, r3
 801daf4:	f7e8 fc9e 	bl	8006434 <strlen>
 801daf8:	0002      	movs	r2, r0
 801dafa:	687b      	ldr	r3, [r7, #4]
 801dafc:	601a      	str	r2, [r3, #0]

	return USBD_language_id_framework;
 801dafe:	4b02      	ldr	r3, [pc, #8]	@ (801db08 <USBD_Get_Language_Id_Framework+0x4c>)
}
 801db00:	0018      	movs	r0, r3
 801db02:	46bd      	mov	sp, r7
 801db04:	b004      	add	sp, #16
 801db06:	bd80      	pop	{r7, pc}
 801db08:	20011fc0 	.word	0x20011fc0

0801db0c <USBD_Get_Interface_Number>:
 * @param  class_type : Device class type
 * @param  interface_type : Device interface type
 * @retval interface number
 */
uint16_t USBD_Get_Interface_Number(uint8_t class_type, uint8_t interface_type)
{
 801db0c:	b590      	push	{r4, r7, lr}
 801db0e:	b085      	sub	sp, #20
 801db10:	af00      	add	r7, sp, #0
 801db12:	0002      	movs	r2, r0
 801db14:	1dfb      	adds	r3, r7, #7
 801db16:	701a      	strb	r2, [r3, #0]
 801db18:	1dbb      	adds	r3, r7, #6
 801db1a:	1c0a      	adds	r2, r1, #0
 801db1c:	701a      	strb	r2, [r3, #0]
	uint8_t itf_num = 0U;
 801db1e:	230f      	movs	r3, #15
 801db20:	18fb      	adds	r3, r7, r3
 801db22:	2200      	movs	r2, #0
 801db24:	701a      	strb	r2, [r3, #0]
	uint8_t idx = 0U;
 801db26:	210e      	movs	r1, #14
 801db28:	187b      	adds	r3, r7, r1
 801db2a:	2200      	movs	r2, #0
 801db2c:	701a      	strb	r2, [r3, #0]

	/* USER CODE BEGIN USBD_Get_Interface_Number0 */

	/* USER CODE BEGIN USBD_Get_Interface_Number0 */

	for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801db2e:	187b      	adds	r3, r7, r1
 801db30:	2200      	movs	r2, #0
 801db32:	701a      	strb	r2, [r3, #0]
 801db34:	e02a      	b.n	801db8c <USBD_Get_Interface_Number+0x80>
	{
		if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801db36:	200e      	movs	r0, #14
 801db38:	183b      	adds	r3, r7, r0
 801db3a:	781b      	ldrb	r3, [r3, #0]
 801db3c:	4a1a      	ldr	r2, [pc, #104]	@ (801dba8 <USBD_Get_Interface_Number+0x9c>)
 801db3e:	215c      	movs	r1, #92	@ 0x5c
 801db40:	434b      	muls	r3, r1
 801db42:	18d3      	adds	r3, r2, r3
 801db44:	330c      	adds	r3, #12
 801db46:	781b      	ldrb	r3, [r3, #0]
 801db48:	1dfa      	adds	r2, r7, #7
 801db4a:	7812      	ldrb	r2, [r2, #0]
 801db4c:	429a      	cmp	r2, r3
 801db4e:	d117      	bne.n	801db80 <USBD_Get_Interface_Number+0x74>
				(USBD_Device_FS.tclasslist[idx].InterfaceType == interface_type))
 801db50:	183b      	adds	r3, r7, r0
 801db52:	781b      	ldrb	r3, [r3, #0]
 801db54:	4a14      	ldr	r2, [pc, #80]	@ (801dba8 <USBD_Get_Interface_Number+0x9c>)
 801db56:	215c      	movs	r1, #92	@ 0x5c
 801db58:	434b      	muls	r3, r1
 801db5a:	18d3      	adds	r3, r2, r3
 801db5c:	3314      	adds	r3, #20
 801db5e:	781b      	ldrb	r3, [r3, #0]
		if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801db60:	1dba      	adds	r2, r7, #6
 801db62:	7812      	ldrb	r2, [r2, #0]
 801db64:	429a      	cmp	r2, r3
 801db66:	d10b      	bne.n	801db80 <USBD_Get_Interface_Number+0x74>
		{
			itf_num = USBD_Device_FS.tclasslist[idx].Ifs[0];
 801db68:	183b      	adds	r3, r7, r0
 801db6a:	781a      	ldrb	r2, [r3, #0]
 801db6c:	230f      	movs	r3, #15
 801db6e:	18fb      	adds	r3, r7, r3
 801db70:	490d      	ldr	r1, [pc, #52]	@ (801dba8 <USBD_Get_Interface_Number+0x9c>)
 801db72:	205a      	movs	r0, #90	@ 0x5a
 801db74:	245c      	movs	r4, #92	@ 0x5c
 801db76:	4362      	muls	r2, r4
 801db78:	188a      	adds	r2, r1, r2
 801db7a:	1812      	adds	r2, r2, r0
 801db7c:	7812      	ldrb	r2, [r2, #0]
 801db7e:	701a      	strb	r2, [r3, #0]
	for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801db80:	210e      	movs	r1, #14
 801db82:	187b      	adds	r3, r7, r1
 801db84:	781a      	ldrb	r2, [r3, #0]
 801db86:	187b      	adds	r3, r7, r1
 801db88:	3201      	adds	r2, #1
 801db8a:	701a      	strb	r2, [r3, #0]
 801db8c:	230e      	movs	r3, #14
 801db8e:	18fb      	adds	r3, r7, r3
 801db90:	781b      	ldrb	r3, [r3, #0]
 801db92:	2b02      	cmp	r3, #2
 801db94:	d9cf      	bls.n	801db36 <USBD_Get_Interface_Number+0x2a>

	/* USER CODE BEGIN USBD_Get_Interface_Number1 */

	/* USER CODE BEGIN USBD_Get_Interface_Number1 */

	return itf_num;
 801db96:	230f      	movs	r3, #15
 801db98:	18fb      	adds	r3, r7, r3
 801db9a:	781b      	ldrb	r3, [r3, #0]
 801db9c:	b29b      	uxth	r3, r3
}
 801db9e:	0018      	movs	r0, r3
 801dba0:	46bd      	mov	sp, r7
 801dba2:	b005      	add	sp, #20
 801dba4:	bd90      	pop	{r4, r7, pc}
 801dba6:	46c0      	nop			@ (mov r8, r8)
 801dba8:	20011ae0 	.word	0x20011ae0

0801dbac <USBD_Get_Configuration_Number>:
 * @param  class_type : Device class type
 * @param  interface_type : Device interface type
 * @retval configuration number
 */
uint16_t USBD_Get_Configuration_Number(uint8_t class_type, uint8_t interface_type)
{
 801dbac:	b580      	push	{r7, lr}
 801dbae:	b084      	sub	sp, #16
 801dbb0:	af00      	add	r7, sp, #0
 801dbb2:	0002      	movs	r2, r0
 801dbb4:	1dfb      	adds	r3, r7, #7
 801dbb6:	701a      	strb	r2, [r3, #0]
 801dbb8:	1dbb      	adds	r3, r7, #6
 801dbba:	1c0a      	adds	r2, r1, #0
 801dbbc:	701a      	strb	r2, [r3, #0]
	uint8_t cfg_num = 1U;
 801dbbe:	210f      	movs	r1, #15
 801dbc0:	187b      	adds	r3, r7, r1
 801dbc2:	2201      	movs	r2, #1
 801dbc4:	701a      	strb	r2, [r3, #0]

	/* USER CODE BEGIN USBD_Get_CONFIGURATION_Number1 */

	/* USER CODE BEGIN USBD_Get_CONFIGURATION_Number1 */

	return cfg_num;
 801dbc6:	187b      	adds	r3, r7, r1
 801dbc8:	781b      	ldrb	r3, [r3, #0]
 801dbca:	b29b      	uxth	r3, r3
}
 801dbcc:	0018      	movs	r0, r3
 801dbce:	46bd      	mov	sp, r7
 801dbd0:	b004      	add	sp, #16
 801dbd2:	bd80      	pop	{r7, pc}

0801dbd4 <USBD_HID_ReportDesc>:
 *         Return the device HID Report Descriptor
 * @param  hid_type : HID Device type
 * @retval Pointer to HID Report Descriptor buffer
 */
uint8_t *USBD_HID_ReportDesc(uint8_t hid_type)
{
 801dbd4:	b580      	push	{r7, lr}
 801dbd6:	b084      	sub	sp, #16
 801dbd8:	af00      	add	r7, sp, #0
 801dbda:	0002      	movs	r2, r0
 801dbdc:	1dfb      	adds	r3, r7, #7
 801dbde:	701a      	strb	r2, [r3, #0]
	uint8_t *pHidReportDesc = NULL;
 801dbe0:	2300      	movs	r3, #0
 801dbe2:	60fb      	str	r3, [r7, #12]

	/* USER CODE HidReportDesc0 */

	/* USER CODE HidReportDesc0 */

	switch(hid_type)
 801dbe4:	1dfb      	adds	r3, r7, #7
 801dbe6:	781b      	ldrb	r3, [r3, #0]
 801dbe8:	2b01      	cmp	r3, #1
 801dbea:	d004      	beq.n	801dbf6 <USBD_HID_ReportDesc+0x22>
 801dbec:	2b02      	cmp	r3, #2
 801dbee:	d105      	bne.n	801dbfc <USBD_HID_ReportDesc+0x28>
	{
	case INTERFACE_HID_MOUSE:
		pHidReportDesc = USBD_HID_MOUSE_ReportDesc;
 801dbf0:	4b05      	ldr	r3, [pc, #20]	@ (801dc08 <USBD_HID_ReportDesc+0x34>)
 801dbf2:	60fb      	str	r3, [r7, #12]
		break;
 801dbf4:	e003      	b.n	801dbfe <USBD_HID_ReportDesc+0x2a>

	case INTERFACE_HID_KEYBOARD:
		pHidReportDesc = USBD_HID_KEYBOARD_ReportDesc;
 801dbf6:	4b05      	ldr	r3, [pc, #20]	@ (801dc0c <USBD_HID_ReportDesc+0x38>)
 801dbf8:	60fb      	str	r3, [r7, #12]
		break;
 801dbfa:	e000      	b.n	801dbfe <USBD_HID_ReportDesc+0x2a>

	default:
		break;
 801dbfc:	46c0      	nop			@ (mov r8, r8)

	/* USER CODE HidReportDesc1 */

	/* USER CODE HidReportDesc1 */

	return pHidReportDesc;
 801dbfe:	68fb      	ldr	r3, [r7, #12]
}
 801dc00:	0018      	movs	r0, r3
 801dc02:	46bd      	mov	sp, r7
 801dc04:	b004      	add	sp, #16
 801dc06:	bd80      	pop	{r7, pc}
 801dc08:	20000188 	.word	0x20000188
 801dc0c:	200001d4 	.word	0x200001d4

0801dc10 <USBD_HID_ReportDesc_length>:
 *         Return the device HID Report Descriptor
 * @param  hid_type : HID Device type
 * @retval Size of HID Report Descriptor buffer
 */
uint16_t USBD_HID_ReportDesc_length(uint8_t hid_type)
{
 801dc10:	b580      	push	{r7, lr}
 801dc12:	b084      	sub	sp, #16
 801dc14:	af00      	add	r7, sp, #0
 801dc16:	0002      	movs	r2, r0
 801dc18:	1dfb      	adds	r3, r7, #7
 801dc1a:	701a      	strb	r2, [r3, #0]
	uint16_t ReportDesc_Size = 0;
 801dc1c:	210e      	movs	r1, #14
 801dc1e:	187b      	adds	r3, r7, r1
 801dc20:	2200      	movs	r2, #0
 801dc22:	801a      	strh	r2, [r3, #0]

	/* USER CODE ReportDesc_Size0 */

	/* USER CODE ReportDesc_Size0 */

	switch(hid_type)
 801dc24:	1dfb      	adds	r3, r7, #7
 801dc26:	781b      	ldrb	r3, [r3, #0]
 801dc28:	2b01      	cmp	r3, #1
 801dc2a:	d005      	beq.n	801dc38 <USBD_HID_ReportDesc_length+0x28>
 801dc2c:	2b02      	cmp	r3, #2
 801dc2e:	d108      	bne.n	801dc42 <USBD_HID_ReportDesc_length+0x32>
	{
	case INTERFACE_HID_MOUSE:
		ReportDesc_Size = sizeof(USBD_HID_MOUSE_ReportDesc);
 801dc30:	187b      	adds	r3, r7, r1
 801dc32:	224a      	movs	r2, #74	@ 0x4a
 801dc34:	801a      	strh	r2, [r3, #0]
		break;
 801dc36:	e005      	b.n	801dc44 <USBD_HID_ReportDesc_length+0x34>

	case INTERFACE_HID_KEYBOARD:
		ReportDesc_Size = sizeof(USBD_HID_KEYBOARD_ReportDesc);
 801dc38:	230e      	movs	r3, #14
 801dc3a:	18fb      	adds	r3, r7, r3
 801dc3c:	222d      	movs	r2, #45	@ 0x2d
 801dc3e:	801a      	strh	r2, [r3, #0]
		break;
 801dc40:	e000      	b.n	801dc44 <USBD_HID_ReportDesc_length+0x34>

	default:
		break;
 801dc42:	46c0      	nop			@ (mov r8, r8)

	/* USER CODE ReportDesc_Size1 */

	/* USER CODE ReportDesc_Size1 */

	return ReportDesc_Size;
 801dc44:	230e      	movs	r3, #14
 801dc46:	18fb      	adds	r3, r7, r3
 801dc48:	881b      	ldrh	r3, [r3, #0]
}
 801dc4a:	0018      	movs	r0, r3
 801dc4c:	46bd      	mov	sp, r7
 801dc4e:	b004      	add	sp, #16
 801dc50:	bd80      	pop	{r7, pc}

0801dc52 <USBD_Desc_GetString>:
 * @param  Unicode : Formatted string buffer (Unicode)
 * @param  len : descriptor length
 * @retval None
 */
static void USBD_Desc_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801dc52:	b590      	push	{r4, r7, lr}
 801dc54:	b087      	sub	sp, #28
 801dc56:	af00      	add	r7, sp, #0
 801dc58:	60f8      	str	r0, [r7, #12]
 801dc5a:	60b9      	str	r1, [r7, #8]
 801dc5c:	607a      	str	r2, [r7, #4]
	uint8_t idx = 0U;
 801dc5e:	2417      	movs	r4, #23
 801dc60:	193b      	adds	r3, r7, r4
 801dc62:	2200      	movs	r2, #0
 801dc64:	701a      	strb	r2, [r3, #0]
	uint8_t *pdesc;

	if (desc == NULL)
 801dc66:	68fb      	ldr	r3, [r7, #12]
 801dc68:	2b00      	cmp	r3, #0
 801dc6a:	d029      	beq.n	801dcc0 <USBD_Desc_GetString+0x6e>
	{
		return;
	}

	pdesc = desc;
 801dc6c:	68fb      	ldr	r3, [r7, #12]
 801dc6e:	613b      	str	r3, [r7, #16]
	*len = (uint16_t)USBD_Desc_GetLen(pdesc);
 801dc70:	693b      	ldr	r3, [r7, #16]
 801dc72:	0018      	movs	r0, r3
 801dc74:	f000 f828 	bl	801dcc8 <USBD_Desc_GetLen>
 801dc78:	0003      	movs	r3, r0
 801dc7a:	001a      	movs	r2, r3
 801dc7c:	687b      	ldr	r3, [r7, #4]
 801dc7e:	801a      	strh	r2, [r3, #0]

	unicode[idx++] = *(uint8_t *)len;
 801dc80:	193b      	adds	r3, r7, r4
 801dc82:	781b      	ldrb	r3, [r3, #0]
 801dc84:	193a      	adds	r2, r7, r4
 801dc86:	1c59      	adds	r1, r3, #1
 801dc88:	7011      	strb	r1, [r2, #0]
 801dc8a:	001a      	movs	r2, r3
 801dc8c:	68bb      	ldr	r3, [r7, #8]
 801dc8e:	189b      	adds	r3, r3, r2
 801dc90:	687a      	ldr	r2, [r7, #4]
 801dc92:	7812      	ldrb	r2, [r2, #0]
 801dc94:	701a      	strb	r2, [r3, #0]

	while (*pdesc != (uint8_t)'\0')
 801dc96:	e00e      	b.n	801dcb6 <USBD_Desc_GetString+0x64>
	{
		unicode[idx++] = *pdesc;
 801dc98:	2217      	movs	r2, #23
 801dc9a:	18bb      	adds	r3, r7, r2
 801dc9c:	781b      	ldrb	r3, [r3, #0]
 801dc9e:	18ba      	adds	r2, r7, r2
 801dca0:	1c59      	adds	r1, r3, #1
 801dca2:	7011      	strb	r1, [r2, #0]
 801dca4:	001a      	movs	r2, r3
 801dca6:	68bb      	ldr	r3, [r7, #8]
 801dca8:	189b      	adds	r3, r3, r2
 801dcaa:	693a      	ldr	r2, [r7, #16]
 801dcac:	7812      	ldrb	r2, [r2, #0]
 801dcae:	701a      	strb	r2, [r3, #0]
		pdesc++;
 801dcb0:	693b      	ldr	r3, [r7, #16]
 801dcb2:	3301      	adds	r3, #1
 801dcb4:	613b      	str	r3, [r7, #16]
	while (*pdesc != (uint8_t)'\0')
 801dcb6:	693b      	ldr	r3, [r7, #16]
 801dcb8:	781b      	ldrb	r3, [r3, #0]
 801dcba:	2b00      	cmp	r3, #0
 801dcbc:	d1ec      	bne.n	801dc98 <USBD_Desc_GetString+0x46>
 801dcbe:	e000      	b.n	801dcc2 <USBD_Desc_GetString+0x70>
		return;
 801dcc0:	46c0      	nop			@ (mov r8, r8)
	}
}
 801dcc2:	46bd      	mov	sp, r7
 801dcc4:	b007      	add	sp, #28
 801dcc6:	bd90      	pop	{r4, r7, pc}

0801dcc8 <USBD_Desc_GetLen>:
 *         return the string length
 * @param  buf : pointer to the ASCII string buffer
 * @retval string length
 */
static uint8_t USBD_Desc_GetLen(uint8_t *buf)
{
 801dcc8:	b580      	push	{r7, lr}
 801dcca:	b084      	sub	sp, #16
 801dccc:	af00      	add	r7, sp, #0
 801dcce:	6078      	str	r0, [r7, #4]
	uint8_t  len = 0U;
 801dcd0:	230f      	movs	r3, #15
 801dcd2:	18fb      	adds	r3, r7, r3
 801dcd4:	2200      	movs	r2, #0
 801dcd6:	701a      	strb	r2, [r3, #0]
	uint8_t *pbuff = buf;
 801dcd8:	687b      	ldr	r3, [r7, #4]
 801dcda:	60bb      	str	r3, [r7, #8]

	while (*pbuff != (uint8_t)'\0')
 801dcdc:	e008      	b.n	801dcf0 <USBD_Desc_GetLen+0x28>
	{
		len++;
 801dcde:	210f      	movs	r1, #15
 801dce0:	187b      	adds	r3, r7, r1
 801dce2:	781a      	ldrb	r2, [r3, #0]
 801dce4:	187b      	adds	r3, r7, r1
 801dce6:	3201      	adds	r2, #1
 801dce8:	701a      	strb	r2, [r3, #0]
		pbuff++;
 801dcea:	68bb      	ldr	r3, [r7, #8]
 801dcec:	3301      	adds	r3, #1
 801dcee:	60bb      	str	r3, [r7, #8]
	while (*pbuff != (uint8_t)'\0')
 801dcf0:	68bb      	ldr	r3, [r7, #8]
 801dcf2:	781b      	ldrb	r3, [r3, #0]
 801dcf4:	2b00      	cmp	r3, #0
 801dcf6:	d1f2      	bne.n	801dcde <USBD_Desc_GetLen+0x16>
	}

	return len;
 801dcf8:	230f      	movs	r3, #15
 801dcfa:	18fb      	adds	r3, r7, r3
 801dcfc:	781b      	ldrb	r3, [r3, #0]
}
 801dcfe:	0018      	movs	r0, r3
 801dd00:	46bd      	mov	sp, r7
 801dd02:	b004      	add	sp, #16
 801dd04:	bd80      	pop	{r7, pc}
	...

0801dd08 <USBD_Device_Framework_Builder>:
 */
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
		uint8_t *pDevFrameWorkDesc,
		uint8_t *UserClassInstance,
		uint8_t Speed)
{
 801dd08:	b580      	push	{r7, lr}
 801dd0a:	b088      	sub	sp, #32
 801dd0c:	af02      	add	r7, sp, #8
 801dd0e:	60f8      	str	r0, [r7, #12]
 801dd10:	60b9      	str	r1, [r7, #8]
 801dd12:	607a      	str	r2, [r7, #4]
 801dd14:	001a      	movs	r2, r3
 801dd16:	1cfb      	adds	r3, r7, #3
 801dd18:	701a      	strb	r2, [r3, #0]
	static USBD_DeviceDescTypedef   *pDevDesc;
	static USBD_DevQualiDescTypedef *pDevQualDesc;
	uint8_t Idx_Instance = 0U;
 801dd1a:	2317      	movs	r3, #23
 801dd1c:	18fb      	adds	r3, r7, r3
 801dd1e:	2200      	movs	r2, #0
 801dd20:	701a      	strb	r2, [r3, #0]

	/* Set Dev and conf descriptors size to 0 */
	pdev->CurrConfDescSz = 0U;
 801dd22:	68fa      	ldr	r2, [r7, #12]
 801dd24:	2392      	movs	r3, #146	@ 0x92
 801dd26:	005b      	lsls	r3, r3, #1
 801dd28:	2100      	movs	r1, #0
 801dd2a:	50d1      	str	r1, [r2, r3]
	pdev->CurrDevDescSz = 0U;
 801dd2c:	68fa      	ldr	r2, [r7, #12]
 801dd2e:	2390      	movs	r3, #144	@ 0x90
 801dd30:	005b      	lsls	r3, r3, #1
 801dd32:	2100      	movs	r1, #0
 801dd34:	50d1      	str	r1, [r2, r3]

	/* Set the pointer to the device descriptor area*/
	pDevDesc = (USBD_DeviceDescTypedef *)pDevFrameWorkDesc;
 801dd36:	4b89      	ldr	r3, [pc, #548]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801dd38:	68ba      	ldr	r2, [r7, #8]
 801dd3a:	601a      	str	r2, [r3, #0]

	/* Start building the generic device descriptor common part */
	pDevDesc->bLength = (uint8_t)sizeof(USBD_DeviceDescTypedef);
 801dd3c:	4b87      	ldr	r3, [pc, #540]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801dd3e:	681b      	ldr	r3, [r3, #0]
 801dd40:	2212      	movs	r2, #18
 801dd42:	701a      	strb	r2, [r3, #0]
	pDevDesc->bDescriptorType = UX_DEVICE_DESCRIPTOR_ITEM;
 801dd44:	4b85      	ldr	r3, [pc, #532]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801dd46:	681b      	ldr	r3, [r3, #0]
 801dd48:	2201      	movs	r2, #1
 801dd4a:	705a      	strb	r2, [r3, #1]
	pDevDesc->bcdUSB = USB_BCDUSB;
 801dd4c:	4b83      	ldr	r3, [pc, #524]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801dd4e:	681b      	ldr	r3, [r3, #0]
 801dd50:	789a      	ldrb	r2, [r3, #2]
 801dd52:	2100      	movs	r1, #0
 801dd54:	400a      	ands	r2, r1
 801dd56:	709a      	strb	r2, [r3, #2]
 801dd58:	78da      	ldrb	r2, [r3, #3]
 801dd5a:	2100      	movs	r1, #0
 801dd5c:	400a      	ands	r2, r1
 801dd5e:	1c11      	adds	r1, r2, #0
 801dd60:	2202      	movs	r2, #2
 801dd62:	430a      	orrs	r2, r1
 801dd64:	70da      	strb	r2, [r3, #3]
	pDevDesc->bDeviceClass = 0x00;
 801dd66:	4b7d      	ldr	r3, [pc, #500]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801dd68:	681b      	ldr	r3, [r3, #0]
 801dd6a:	2200      	movs	r2, #0
 801dd6c:	711a      	strb	r2, [r3, #4]
	pDevDesc->bDeviceSubClass = 0x00;
 801dd6e:	4b7b      	ldr	r3, [pc, #492]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801dd70:	681b      	ldr	r3, [r3, #0]
 801dd72:	2200      	movs	r2, #0
 801dd74:	715a      	strb	r2, [r3, #5]
	pDevDesc->bDeviceProtocol = 0x00;
 801dd76:	4b79      	ldr	r3, [pc, #484]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801dd78:	681b      	ldr	r3, [r3, #0]
 801dd7a:	2200      	movs	r2, #0
 801dd7c:	719a      	strb	r2, [r3, #6]
	pDevDesc->bMaxPacketSize = USBD_MAX_EP0_SIZE;
 801dd7e:	4b77      	ldr	r3, [pc, #476]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801dd80:	681b      	ldr	r3, [r3, #0]
 801dd82:	2240      	movs	r2, #64	@ 0x40
 801dd84:	71da      	strb	r2, [r3, #7]
	pDevDesc->idVendor = USBD_VID;
 801dd86:	4b75      	ldr	r3, [pc, #468]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801dd88:	681b      	ldr	r3, [r3, #0]
 801dd8a:	7a1a      	ldrb	r2, [r3, #8]
 801dd8c:	2100      	movs	r1, #0
 801dd8e:	400a      	ands	r2, r1
 801dd90:	1c11      	adds	r1, r2, #0
 801dd92:	227d      	movs	r2, #125	@ 0x7d
 801dd94:	4252      	negs	r2, r2
 801dd96:	430a      	orrs	r2, r1
 801dd98:	721a      	strb	r2, [r3, #8]
 801dd9a:	7a5a      	ldrb	r2, [r3, #9]
 801dd9c:	2100      	movs	r1, #0
 801dd9e:	400a      	ands	r2, r1
 801dda0:	1c11      	adds	r1, r2, #0
 801dda2:	2204      	movs	r2, #4
 801dda4:	430a      	orrs	r2, r1
 801dda6:	725a      	strb	r2, [r3, #9]
	pDevDesc->idProduct = USBD_PID;
 801dda8:	4b6c      	ldr	r3, [pc, #432]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801ddaa:	681b      	ldr	r3, [r3, #0]
 801ddac:	7a9a      	ldrb	r2, [r3, #10]
 801ddae:	2100      	movs	r1, #0
 801ddb0:	400a      	ands	r2, r1
 801ddb2:	1c11      	adds	r1, r2, #0
 801ddb4:	2250      	movs	r2, #80	@ 0x50
 801ddb6:	430a      	orrs	r2, r1
 801ddb8:	729a      	strb	r2, [r3, #10]
 801ddba:	7ada      	ldrb	r2, [r3, #11]
 801ddbc:	2100      	movs	r1, #0
 801ddbe:	400a      	ands	r2, r1
 801ddc0:	1c11      	adds	r1, r2, #0
 801ddc2:	2257      	movs	r2, #87	@ 0x57
 801ddc4:	430a      	orrs	r2, r1
 801ddc6:	72da      	strb	r2, [r3, #11]
	pDevDesc->bcdDevice = 0x0200;
 801ddc8:	4b64      	ldr	r3, [pc, #400]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801ddca:	681b      	ldr	r3, [r3, #0]
 801ddcc:	7b1a      	ldrb	r2, [r3, #12]
 801ddce:	2100      	movs	r1, #0
 801ddd0:	400a      	ands	r2, r1
 801ddd2:	731a      	strb	r2, [r3, #12]
 801ddd4:	7b5a      	ldrb	r2, [r3, #13]
 801ddd6:	2100      	movs	r1, #0
 801ddd8:	400a      	ands	r2, r1
 801ddda:	1c11      	adds	r1, r2, #0
 801dddc:	2202      	movs	r2, #2
 801ddde:	430a      	orrs	r2, r1
 801dde0:	735a      	strb	r2, [r3, #13]
	pDevDesc->iManufacturer = USBD_IDX_MFC_STR;
 801dde2:	4b5e      	ldr	r3, [pc, #376]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801dde4:	681b      	ldr	r3, [r3, #0]
 801dde6:	2201      	movs	r2, #1
 801dde8:	739a      	strb	r2, [r3, #14]
	pDevDesc->iProduct = USBD_IDX_PRODUCT_STR;
 801ddea:	4b5c      	ldr	r3, [pc, #368]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801ddec:	681b      	ldr	r3, [r3, #0]
 801ddee:	2202      	movs	r2, #2
 801ddf0:	73da      	strb	r2, [r3, #15]
	pDevDesc->iSerialNumber = USBD_IDX_SERIAL_STR;
 801ddf2:	4b5a      	ldr	r3, [pc, #360]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801ddf4:	681b      	ldr	r3, [r3, #0]
 801ddf6:	2203      	movs	r2, #3
 801ddf8:	741a      	strb	r2, [r3, #16]
	pDevDesc->bNumConfigurations = USBD_MAX_NUM_CONFIGURATION;
 801ddfa:	4b58      	ldr	r3, [pc, #352]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801ddfc:	681b      	ldr	r3, [r3, #0]
 801ddfe:	2201      	movs	r2, #1
 801de00:	745a      	strb	r2, [r3, #17]
	pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DeviceDescTypedef);
 801de02:	68fa      	ldr	r2, [r7, #12]
 801de04:	2390      	movs	r3, #144	@ 0x90
 801de06:	005b      	lsls	r3, r3, #1
 801de08:	58d3      	ldr	r3, [r2, r3]
 801de0a:	3312      	adds	r3, #18
 801de0c:	0019      	movs	r1, r3
 801de0e:	68fa      	ldr	r2, [r7, #12]
 801de10:	2390      	movs	r3, #144	@ 0x90
 801de12:	005b      	lsls	r3, r3, #1
 801de14:	50d1      	str	r1, [r2, r3]

	/* Check if USBx is in high speed mode to add qualifier descriptor */
	if (Speed == USBD_HIGH_SPEED)
 801de16:	1cfb      	adds	r3, r7, #3
 801de18:	781b      	ldrb	r3, [r3, #0]
 801de1a:	2b01      	cmp	r3, #1
 801de1c:	d172      	bne.n	801df04 <USBD_Device_Framework_Builder+0x1fc>
	{
		pDevQualDesc = (USBD_DevQualiDescTypedef *)(pDevFrameWorkDesc + pdev->CurrDevDescSz);
 801de1e:	68fa      	ldr	r2, [r7, #12]
 801de20:	2390      	movs	r3, #144	@ 0x90
 801de22:	005b      	lsls	r3, r3, #1
 801de24:	58d3      	ldr	r3, [r2, r3]
 801de26:	68ba      	ldr	r2, [r7, #8]
 801de28:	18d2      	adds	r2, r2, r3
 801de2a:	4b4d      	ldr	r3, [pc, #308]	@ (801df60 <USBD_Device_Framework_Builder+0x258>)
 801de2c:	601a      	str	r2, [r3, #0]
		pDevQualDesc->bLength = (uint8_t)sizeof(USBD_DevQualiDescTypedef);
 801de2e:	4b4c      	ldr	r3, [pc, #304]	@ (801df60 <USBD_Device_Framework_Builder+0x258>)
 801de30:	681b      	ldr	r3, [r3, #0]
 801de32:	220a      	movs	r2, #10
 801de34:	701a      	strb	r2, [r3, #0]
		pDevQualDesc->bDescriptorType = UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM;
 801de36:	4b4a      	ldr	r3, [pc, #296]	@ (801df60 <USBD_Device_Framework_Builder+0x258>)
 801de38:	681b      	ldr	r3, [r3, #0]
 801de3a:	2206      	movs	r2, #6
 801de3c:	705a      	strb	r2, [r3, #1]
		pDevQualDesc->bcdDevice = 0x0200;
 801de3e:	4b48      	ldr	r3, [pc, #288]	@ (801df60 <USBD_Device_Framework_Builder+0x258>)
 801de40:	681b      	ldr	r3, [r3, #0]
 801de42:	789a      	ldrb	r2, [r3, #2]
 801de44:	2100      	movs	r1, #0
 801de46:	400a      	ands	r2, r1
 801de48:	709a      	strb	r2, [r3, #2]
 801de4a:	78da      	ldrb	r2, [r3, #3]
 801de4c:	2100      	movs	r1, #0
 801de4e:	400a      	ands	r2, r1
 801de50:	1c11      	adds	r1, r2, #0
 801de52:	2202      	movs	r2, #2
 801de54:	430a      	orrs	r2, r1
 801de56:	70da      	strb	r2, [r3, #3]
		pDevQualDesc->Class = 0x00;
 801de58:	4b41      	ldr	r3, [pc, #260]	@ (801df60 <USBD_Device_Framework_Builder+0x258>)
 801de5a:	681b      	ldr	r3, [r3, #0]
 801de5c:	2200      	movs	r2, #0
 801de5e:	711a      	strb	r2, [r3, #4]
		pDevQualDesc->SubClass = 0x00;
 801de60:	4b3f      	ldr	r3, [pc, #252]	@ (801df60 <USBD_Device_Framework_Builder+0x258>)
 801de62:	681b      	ldr	r3, [r3, #0]
 801de64:	2200      	movs	r2, #0
 801de66:	715a      	strb	r2, [r3, #5]
		pDevQualDesc->Protocol = 0x00;
 801de68:	4b3d      	ldr	r3, [pc, #244]	@ (801df60 <USBD_Device_Framework_Builder+0x258>)
 801de6a:	681b      	ldr	r3, [r3, #0]
 801de6c:	2200      	movs	r2, #0
 801de6e:	719a      	strb	r2, [r3, #6]
		pDevQualDesc->bMaxPacketSize = 0x40;
 801de70:	4b3b      	ldr	r3, [pc, #236]	@ (801df60 <USBD_Device_Framework_Builder+0x258>)
 801de72:	681b      	ldr	r3, [r3, #0]
 801de74:	2240      	movs	r2, #64	@ 0x40
 801de76:	71da      	strb	r2, [r3, #7]
		pDevQualDesc->bNumConfigurations = 0x01;
 801de78:	4b39      	ldr	r3, [pc, #228]	@ (801df60 <USBD_Device_Framework_Builder+0x258>)
 801de7a:	681b      	ldr	r3, [r3, #0]
 801de7c:	2201      	movs	r2, #1
 801de7e:	721a      	strb	r2, [r3, #8]
		pDevQualDesc->bReserved = 0x00;
 801de80:	4b37      	ldr	r3, [pc, #220]	@ (801df60 <USBD_Device_Framework_Builder+0x258>)
 801de82:	681b      	ldr	r3, [r3, #0]
 801de84:	2200      	movs	r2, #0
 801de86:	725a      	strb	r2, [r3, #9]
		pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DevQualiDescTypedef);
 801de88:	68fa      	ldr	r2, [r7, #12]
 801de8a:	2390      	movs	r3, #144	@ 0x90
 801de8c:	005b      	lsls	r3, r3, #1
 801de8e:	58d3      	ldr	r3, [r2, r3]
 801de90:	330a      	adds	r3, #10
 801de92:	0019      	movs	r1, r3
 801de94:	68fa      	ldr	r2, [r7, #12]
 801de96:	2390      	movs	r3, #144	@ 0x90
 801de98:	005b      	lsls	r3, r3, #1
 801de9a:	50d1      	str	r1, [r2, r3]
	}

	/* Build the device framework */
	while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801de9c:	e032      	b.n	801df04 <USBD_Device_Framework_Builder+0x1fc>
	{
		if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801de9e:	68fb      	ldr	r3, [r7, #12]
 801dea0:	685b      	ldr	r3, [r3, #4]
 801dea2:	2b02      	cmp	r3, #2
 801dea4:	d828      	bhi.n	801def8 <USBD_Device_Framework_Builder+0x1f0>
				(pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801dea6:	68fb      	ldr	r3, [r7, #12]
 801dea8:	689b      	ldr	r3, [r3, #8]
		if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801deaa:	2b02      	cmp	r3, #2
 801deac:	d824      	bhi.n	801def8 <USBD_Device_Framework_Builder+0x1f0>
				(UserClassInstance[Idx_Instance] != CLASS_TYPE_NONE))
 801deae:	2117      	movs	r1, #23
 801deb0:	187b      	adds	r3, r7, r1
 801deb2:	781b      	ldrb	r3, [r3, #0]
 801deb4:	687a      	ldr	r2, [r7, #4]
 801deb6:	18d3      	adds	r3, r2, r3
 801deb8:	781b      	ldrb	r3, [r3, #0]
				(pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801deba:	2b00      	cmp	r3, #0
 801debc:	d01c      	beq.n	801def8 <USBD_Device_Framework_Builder+0x1f0>
		{
			/* Call the composite class builder */
			(void)USBD_FrameWork_AddClass(pdev,
					(USBD_CompositeClassTypeDef)UserClassInstance[Idx_Instance],
 801debe:	187b      	adds	r3, r7, r1
 801dec0:	781b      	ldrb	r3, [r3, #0]
 801dec2:	687a      	ldr	r2, [r7, #4]
 801dec4:	18d3      	adds	r3, r2, r3
			(void)USBD_FrameWork_AddClass(pdev,
 801dec6:	7819      	ldrb	r1, [r3, #0]
					0, Speed,
					(pDevFrameWorkDesc + pdev->CurrDevDescSz));
 801dec8:	68fa      	ldr	r2, [r7, #12]
 801deca:	2390      	movs	r3, #144	@ 0x90
 801decc:	005b      	lsls	r3, r3, #1
 801dece:	58d3      	ldr	r3, [r2, r3]
			(void)USBD_FrameWork_AddClass(pdev,
 801ded0:	68ba      	ldr	r2, [r7, #8]
 801ded2:	18d3      	adds	r3, r2, r3
 801ded4:	1cfa      	adds	r2, r7, #3
 801ded6:	7812      	ldrb	r2, [r2, #0]
 801ded8:	68f8      	ldr	r0, [r7, #12]
 801deda:	9300      	str	r3, [sp, #0]
 801dedc:	0013      	movs	r3, r2
 801dede:	2200      	movs	r2, #0
 801dee0:	f000 f840 	bl	801df64 <USBD_FrameWork_AddClass>

			/* Increment the ClassId for the next occurrence */
			pdev->classId ++;
 801dee4:	68fb      	ldr	r3, [r7, #12]
 801dee6:	685b      	ldr	r3, [r3, #4]
 801dee8:	1c5a      	adds	r2, r3, #1
 801deea:	68fb      	ldr	r3, [r7, #12]
 801deec:	605a      	str	r2, [r3, #4]
			pdev->NumClasses ++;
 801deee:	68fb      	ldr	r3, [r7, #12]
 801def0:	689b      	ldr	r3, [r3, #8]
 801def2:	1c5a      	adds	r2, r3, #1
 801def4:	68fb      	ldr	r3, [r7, #12]
 801def6:	609a      	str	r2, [r3, #8]
		}

		Idx_Instance++;
 801def8:	2117      	movs	r1, #23
 801defa:	187b      	adds	r3, r7, r1
 801defc:	781a      	ldrb	r2, [r3, #0]
 801defe:	187b      	adds	r3, r7, r1
 801df00:	3201      	adds	r2, #1
 801df02:	701a      	strb	r2, [r3, #0]
	while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801df04:	2317      	movs	r3, #23
 801df06:	18fb      	adds	r3, r7, r3
 801df08:	781b      	ldrb	r3, [r3, #0]
 801df0a:	2b02      	cmp	r3, #2
 801df0c:	d9c7      	bls.n	801de9e <USBD_Device_Framework_Builder+0x196>
	}

	/* Check if there is a composite class and update device class */
	if (pdev->NumClasses > 1)
 801df0e:	68fb      	ldr	r3, [r7, #12]
 801df10:	689b      	ldr	r3, [r3, #8]
 801df12:	2b01      	cmp	r3, #1
 801df14:	d90c      	bls.n	801df30 <USBD_Device_Framework_Builder+0x228>
	{
		pDevDesc->bDeviceClass = 0xEF;
 801df16:	4b11      	ldr	r3, [pc, #68]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801df18:	681b      	ldr	r3, [r3, #0]
 801df1a:	22ef      	movs	r2, #239	@ 0xef
 801df1c:	711a      	strb	r2, [r3, #4]
		pDevDesc->bDeviceSubClass = 0x02;
 801df1e:	4b0f      	ldr	r3, [pc, #60]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801df20:	681b      	ldr	r3, [r3, #0]
 801df22:	2202      	movs	r2, #2
 801df24:	715a      	strb	r2, [r3, #5]
		pDevDesc->bDeviceProtocol = 0x01;
 801df26:	4b0d      	ldr	r3, [pc, #52]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801df28:	681b      	ldr	r3, [r3, #0]
 801df2a:	2201      	movs	r2, #1
 801df2c:	719a      	strb	r2, [r3, #6]
 801df2e:	e00f      	b.n	801df50 <USBD_Device_Framework_Builder+0x248>
	}
	else
	{
		/* Check if the CDC ACM class is set and update device class */
		if (UserClassInstance[0] == CLASS_TYPE_CDC_ACM)
 801df30:	687b      	ldr	r3, [r7, #4]
 801df32:	781b      	ldrb	r3, [r3, #0]
 801df34:	2b02      	cmp	r3, #2
 801df36:	d10b      	bne.n	801df50 <USBD_Device_Framework_Builder+0x248>
		{
			pDevDesc->bDeviceClass = 0x02;
 801df38:	4b08      	ldr	r3, [pc, #32]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801df3a:	681b      	ldr	r3, [r3, #0]
 801df3c:	2202      	movs	r2, #2
 801df3e:	711a      	strb	r2, [r3, #4]
			pDevDesc->bDeviceSubClass = 0x02;
 801df40:	4b06      	ldr	r3, [pc, #24]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801df42:	681b      	ldr	r3, [r3, #0]
 801df44:	2202      	movs	r2, #2
 801df46:	715a      	strb	r2, [r3, #5]
			pDevDesc->bDeviceProtocol = 0x00;
 801df48:	4b04      	ldr	r3, [pc, #16]	@ (801df5c <USBD_Device_Framework_Builder+0x254>)
 801df4a:	681b      	ldr	r3, [r3, #0]
 801df4c:	2200      	movs	r2, #0
 801df4e:	719a      	strb	r2, [r3, #6]
		}
	}

	return pDevFrameWorkDesc;
 801df50:	68bb      	ldr	r3, [r7, #8]
}
 801df52:	0018      	movs	r0, r3
 801df54:	46bd      	mov	sp, r7
 801df56:	b006      	add	sp, #24
 801df58:	bd80      	pop	{r7, pc}
 801df5a:	46c0      	nop			@ (mov r8, r8)
 801df5c:	20011fc4 	.word	0x20011fc4
 801df60:	20011fc8 	.word	0x20011fc8

0801df64 <USBD_FrameWork_AddClass>:
 */
uint8_t  USBD_FrameWork_AddClass(USBD_DevClassHandleTypeDef *pdev,
		USBD_CompositeClassTypeDef class,
		uint8_t cfgidx, uint8_t Speed,
		uint8_t *pCmpstConfDesc)
{
 801df64:	b590      	push	{r4, r7, lr}
 801df66:	b083      	sub	sp, #12
 801df68:	af00      	add	r7, sp, #0
 801df6a:	6078      	str	r0, [r7, #4]
 801df6c:	000c      	movs	r4, r1
 801df6e:	0010      	movs	r0, r2
 801df70:	0019      	movs	r1, r3
 801df72:	1cfb      	adds	r3, r7, #3
 801df74:	1c22      	adds	r2, r4, #0
 801df76:	701a      	strb	r2, [r3, #0]
 801df78:	1cbb      	adds	r3, r7, #2
 801df7a:	1c02      	adds	r2, r0, #0
 801df7c:	701a      	strb	r2, [r3, #0]
 801df7e:	1c7b      	adds	r3, r7, #1
 801df80:	1c0a      	adds	r2, r1, #0
 801df82:	701a      	strb	r2, [r3, #0]
	static uint8_t interface_idx = 0U;

	if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801df84:	687b      	ldr	r3, [r7, #4]
 801df86:	685b      	ldr	r3, [r3, #4]
 801df88:	2b02      	cmp	r3, #2
 801df8a:	d850      	bhi.n	801e02e <USBD_FrameWork_AddClass+0xca>
			(pdev->tclasslist[pdev->classId].Active == 0U))
 801df8c:	687b      	ldr	r3, [r7, #4]
 801df8e:	685b      	ldr	r3, [r3, #4]
 801df90:	687a      	ldr	r2, [r7, #4]
 801df92:	215c      	movs	r1, #92	@ 0x5c
 801df94:	434b      	muls	r3, r1
 801df96:	18d3      	adds	r3, r2, r3
 801df98:	3318      	adds	r3, #24
 801df9a:	681b      	ldr	r3, [r3, #0]
	if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801df9c:	2b00      	cmp	r3, #0
 801df9e:	d146      	bne.n	801e02e <USBD_FrameWork_AddClass+0xca>
	{
		/* Store the class parameters in the global tab */
		pdev->tclasslist[pdev->classId].ClassId = pdev->classId;
 801dfa0:	687b      	ldr	r3, [r7, #4]
 801dfa2:	6858      	ldr	r0, [r3, #4]
 801dfa4:	687b      	ldr	r3, [r7, #4]
 801dfa6:	685a      	ldr	r2, [r3, #4]
 801dfa8:	6879      	ldr	r1, [r7, #4]
 801dfaa:	235c      	movs	r3, #92	@ 0x5c
 801dfac:	4343      	muls	r3, r0
 801dfae:	18cb      	adds	r3, r1, r3
 801dfb0:	3310      	adds	r3, #16
 801dfb2:	601a      	str	r2, [r3, #0]
		pdev->tclasslist[pdev->classId].Active = 1U;
 801dfb4:	687b      	ldr	r3, [r7, #4]
 801dfb6:	685b      	ldr	r3, [r3, #4]
 801dfb8:	687a      	ldr	r2, [r7, #4]
 801dfba:	215c      	movs	r1, #92	@ 0x5c
 801dfbc:	434b      	muls	r3, r1
 801dfbe:	18d3      	adds	r3, r2, r3
 801dfc0:	3318      	adds	r3, #24
 801dfc2:	2201      	movs	r2, #1
 801dfc4:	601a      	str	r2, [r3, #0]
		pdev->tclasslist[pdev->classId].ClassType = class;
 801dfc6:	687b      	ldr	r3, [r7, #4]
 801dfc8:	685b      	ldr	r3, [r3, #4]
 801dfca:	687a      	ldr	r2, [r7, #4]
 801dfcc:	215c      	movs	r1, #92	@ 0x5c
 801dfce:	434b      	muls	r3, r1
 801dfd0:	18d3      	adds	r3, r2, r3
 801dfd2:	330c      	adds	r3, #12
 801dfd4:	1cfa      	adds	r2, r7, #3
 801dfd6:	7812      	ldrb	r2, [r2, #0]
 801dfd8:	701a      	strb	r2, [r3, #0]

		if (class == CLASS_TYPE_HID)
 801dfda:	1cfb      	adds	r3, r7, #3
 801dfdc:	781b      	ldrb	r3, [r3, #0]
 801dfde:	2b01      	cmp	r3, #1
 801dfe0:	d11a      	bne.n	801e018 <USBD_FrameWork_AddClass+0xb4>
		{
			pdev->tclasslist[pdev->classId].InterfaceType = UserHIDInterface[interface_idx];
 801dfe2:	4b15      	ldr	r3, [pc, #84]	@ (801e038 <USBD_FrameWork_AddClass+0xd4>)
 801dfe4:	781b      	ldrb	r3, [r3, #0]
 801dfe6:	0019      	movs	r1, r3
 801dfe8:	687b      	ldr	r3, [r7, #4]
 801dfea:	685b      	ldr	r3, [r3, #4]
 801dfec:	4a13      	ldr	r2, [pc, #76]	@ (801e03c <USBD_FrameWork_AddClass+0xd8>)
 801dfee:	5c50      	ldrb	r0, [r2, r1]
 801dff0:	687a      	ldr	r2, [r7, #4]
 801dff2:	215c      	movs	r1, #92	@ 0x5c
 801dff4:	434b      	muls	r3, r1
 801dff6:	18d3      	adds	r3, r2, r3
 801dff8:	3314      	adds	r3, #20
 801dffa:	1c02      	adds	r2, r0, #0
 801dffc:	701a      	strb	r2, [r3, #0]

			interface_idx++;
 801dffe:	4b0e      	ldr	r3, [pc, #56]	@ (801e038 <USBD_FrameWork_AddClass+0xd4>)
 801e000:	781b      	ldrb	r3, [r3, #0]
 801e002:	3301      	adds	r3, #1
 801e004:	b2da      	uxtb	r2, r3
 801e006:	4b0c      	ldr	r3, [pc, #48]	@ (801e038 <USBD_FrameWork_AddClass+0xd4>)
 801e008:	701a      	strb	r2, [r3, #0]

			if (interface_idx == sizeof(UserHIDInterface))
 801e00a:	4b0b      	ldr	r3, [pc, #44]	@ (801e038 <USBD_FrameWork_AddClass+0xd4>)
 801e00c:	781b      	ldrb	r3, [r3, #0]
 801e00e:	2b02      	cmp	r3, #2
 801e010:	d102      	bne.n	801e018 <USBD_FrameWork_AddClass+0xb4>
			{
				interface_idx = 0U;
 801e012:	4b09      	ldr	r3, [pc, #36]	@ (801e038 <USBD_FrameWork_AddClass+0xd4>)
 801e014:	2200      	movs	r2, #0
 801e016:	701a      	strb	r2, [r3, #0]
			}
		}

		/* Call configuration descriptor builder and endpoint configuration builder */
		if (USBD_FrameWork_AddToConfDesc(pdev, Speed, pCmpstConfDesc) != UX_SUCCESS)
 801e018:	69ba      	ldr	r2, [r7, #24]
 801e01a:	1c7b      	adds	r3, r7, #1
 801e01c:	7819      	ldrb	r1, [r3, #0]
 801e01e:	687b      	ldr	r3, [r7, #4]
 801e020:	0018      	movs	r0, r3
 801e022:	f000 f80d 	bl	801e040 <USBD_FrameWork_AddToConfDesc>
 801e026:	1e03      	subs	r3, r0, #0
 801e028:	d001      	beq.n	801e02e <USBD_FrameWork_AddClass+0xca>
		{
			return UX_ERROR;
 801e02a:	23ff      	movs	r3, #255	@ 0xff
 801e02c:	e000      	b.n	801e030 <USBD_FrameWork_AddClass+0xcc>
		}
	}

	UNUSED(cfgidx);

	return UX_SUCCESS;
 801e02e:	2300      	movs	r3, #0
}
 801e030:	0018      	movs	r0, r3
 801e032:	46bd      	mov	sp, r7
 801e034:	b003      	add	sp, #12
 801e036:	bd90      	pop	{r4, r7, pc}
 801e038:	20011fcc 	.word	0x20011fcc
 801e03c:	2000017c 	.word	0x2000017c

0801e040 <USBD_FrameWork_AddToConfDesc>:
 * @param  pCmpstConfDesc: to composite device configuration descriptor
 * @retval status
 */
uint8_t  USBD_FrameWork_AddToConfDesc(USBD_DevClassHandleTypeDef *pdev, uint8_t Speed,
		uint8_t *pCmpstConfDesc)
{
 801e040:	b5b0      	push	{r4, r5, r7, lr}
 801e042:	b086      	sub	sp, #24
 801e044:	af00      	add	r7, sp, #0
 801e046:	60f8      	str	r0, [r7, #12]
 801e048:	607a      	str	r2, [r7, #4]
 801e04a:	200b      	movs	r0, #11
 801e04c:	183b      	adds	r3, r7, r0
 801e04e:	1c0a      	adds	r2, r1, #0
 801e050:	701a      	strb	r2, [r3, #0]
	uint8_t interface = 0U;
 801e052:	2317      	movs	r3, #23
 801e054:	18fb      	adds	r3, r7, r3
 801e056:	2200      	movs	r2, #0
 801e058:	701a      	strb	r2, [r3, #0]
	/* USER CODE FrameWork_AddToConfDesc_0 */

	/* USER CODE FrameWork_AddToConfDesc_0 */

	/* The USB drivers do not set the speed value, so set it here before starting */
	pdev->Speed = Speed;
 801e05a:	68fb      	ldr	r3, [r7, #12]
 801e05c:	183a      	adds	r2, r7, r0
 801e05e:	7812      	ldrb	r2, [r2, #0]
 801e060:	701a      	strb	r2, [r3, #0]

	/* start building the config descriptor common part */
	if (pdev->classId == 0U)
 801e062:	68fb      	ldr	r3, [r7, #12]
 801e064:	685b      	ldr	r3, [r3, #4]
 801e066:	2b00      	cmp	r3, #0
 801e068:	d107      	bne.n	801e07a <USBD_FrameWork_AddToConfDesc+0x3a>
	{
		/* Add configuration and IAD descriptors */
		USBD_FrameWork_AddConfDesc((uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801e06a:	687a      	ldr	r2, [r7, #4]
 801e06c:	68fb      	ldr	r3, [r7, #12]
 801e06e:	3325      	adds	r3, #37	@ 0x25
 801e070:	33ff      	adds	r3, #255	@ 0xff
 801e072:	0019      	movs	r1, r3
 801e074:	0010      	movs	r0, r2
 801e076:	f000 f91d 	bl	801e2b4 <USBD_FrameWork_AddConfDesc>
	}

	switch (pdev->tclasslist[pdev->classId].ClassType)
 801e07a:	68fb      	ldr	r3, [r7, #12]
 801e07c:	685b      	ldr	r3, [r3, #4]
 801e07e:	68fa      	ldr	r2, [r7, #12]
 801e080:	215c      	movs	r1, #92	@ 0x5c
 801e082:	434b      	muls	r3, r1
 801e084:	18d3      	adds	r3, r2, r3
 801e086:	330c      	adds	r3, #12
 801e088:	781b      	ldrb	r3, [r3, #0]
 801e08a:	2b01      	cmp	r3, #1
 801e08c:	d000      	beq.n	801e090 <USBD_FrameWork_AddToConfDesc+0x50>
 801e08e:	e0e1      	b.n	801e254 <USBD_FrameWork_AddToConfDesc+0x214>

#if USBD_HID_CLASS_ACTIVATED == 1U

	case CLASS_TYPE_HID:

		switch(pdev->tclasslist[pdev->classId].InterfaceType)
 801e090:	68fb      	ldr	r3, [r7, #12]
 801e092:	685b      	ldr	r3, [r3, #4]
 801e094:	68fa      	ldr	r2, [r7, #12]
 801e096:	215c      	movs	r1, #92	@ 0x5c
 801e098:	434b      	muls	r3, r1
 801e09a:	18d3      	adds	r3, r2, r3
 801e09c:	3314      	adds	r3, #20
 801e09e:	781b      	ldrb	r3, [r3, #0]
 801e0a0:	2b03      	cmp	r3, #3
 801e0a2:	d100      	bne.n	801e0a6 <USBD_FrameWork_AddToConfDesc+0x66>
 801e0a4:	e086      	b.n	801e1b4 <USBD_FrameWork_AddToConfDesc+0x174>
 801e0a6:	dd00      	ble.n	801e0aa <USBD_FrameWork_AddToConfDesc+0x6a>
 801e0a8:	e0d2      	b.n	801e250 <USBD_FrameWork_AddToConfDesc+0x210>
 801e0aa:	2b01      	cmp	r3, #1
 801e0ac:	d042      	beq.n	801e134 <USBD_FrameWork_AddToConfDesc+0xf4>
 801e0ae:	2b02      	cmp	r3, #2
 801e0b0:	d000      	beq.n	801e0b4 <USBD_FrameWork_AddToConfDesc+0x74>
 801e0b2:	e0cd      	b.n	801e250 <USBD_FrameWork_AddToConfDesc+0x210>
#if USBD_HID_MOUSE_ACTIVATED == 1U

		case INTERFACE_HID_MOUSE:

			/* Find the first available interface slot and Assign number of interfaces */
			interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801e0b4:	2517      	movs	r5, #23
 801e0b6:	197c      	adds	r4, r7, r5
 801e0b8:	68fb      	ldr	r3, [r7, #12]
 801e0ba:	0018      	movs	r0, r3
 801e0bc:	f000 f8d0 	bl	801e260 <USBD_FrameWork_FindFreeIFNbr>
 801e0c0:	0003      	movs	r3, r0
 801e0c2:	7023      	strb	r3, [r4, #0]
			pdev->tclasslist[pdev->classId].NumIf = 1U;
 801e0c4:	68fb      	ldr	r3, [r7, #12]
 801e0c6:	685b      	ldr	r3, [r3, #4]
 801e0c8:	68fa      	ldr	r2, [r7, #12]
 801e0ca:	215c      	movs	r1, #92	@ 0x5c
 801e0cc:	434b      	muls	r3, r1
 801e0ce:	18d3      	adds	r3, r2, r3
 801e0d0:	3320      	adds	r3, #32
 801e0d2:	2201      	movs	r2, #1
 801e0d4:	601a      	str	r2, [r3, #0]
			pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801e0d6:	68fb      	ldr	r3, [r7, #12]
 801e0d8:	685b      	ldr	r3, [r3, #4]
 801e0da:	68fa      	ldr	r2, [r7, #12]
 801e0dc:	215a      	movs	r1, #90	@ 0x5a
 801e0de:	205c      	movs	r0, #92	@ 0x5c
 801e0e0:	4343      	muls	r3, r0
 801e0e2:	18d3      	adds	r3, r2, r3
 801e0e4:	185b      	adds	r3, r3, r1
 801e0e6:	197a      	adds	r2, r7, r5
 801e0e8:	7812      	ldrb	r2, [r2, #0]
 801e0ea:	701a      	strb	r2, [r3, #0]

			/* Assign endpoint numbers */
			pdev->tclasslist[pdev->classId].NumEps = 1U; /* EP_IN */
 801e0ec:	68fb      	ldr	r3, [r7, #12]
 801e0ee:	685b      	ldr	r3, [r3, #4]
 801e0f0:	68fa      	ldr	r2, [r7, #12]
 801e0f2:	215c      	movs	r1, #92	@ 0x5c
 801e0f4:	434b      	muls	r3, r1
 801e0f6:	18d3      	adds	r3, r2, r3
 801e0f8:	331c      	adds	r3, #28
 801e0fa:	2201      	movs	r2, #1
 801e0fc:	601a      	str	r2, [r3, #0]

			/* Check the current speed to assign endpoint IN */
			if (pdev->Speed == USBD_HIGH_SPEED)
 801e0fe:	68fb      	ldr	r3, [r7, #12]
 801e100:	781b      	ldrb	r3, [r3, #0]
 801e102:	2b01      	cmp	r3, #1
 801e104:	d106      	bne.n	801e114 <USBD_FrameWork_AddToConfDesc+0xd4>
			{
				/* Assign IN Endpoint */
				USBD_FrameWork_AssignEp(pdev, USBD_HID_MOUSE_EPIN_ADDR,
 801e106:	68f8      	ldr	r0, [r7, #12]
 801e108:	2304      	movs	r3, #4
 801e10a:	2203      	movs	r2, #3
 801e10c:	2183      	movs	r1, #131	@ 0x83
 801e10e:	f000 f900 	bl	801e312 <USBD_FrameWork_AssignEp>
 801e112:	e005      	b.n	801e120 <USBD_FrameWork_AddToConfDesc+0xe0>
						USBD_EP_TYPE_INTR, USBD_HID_MOUSE_EPIN_HS_MPS);
			}
			else
			{
				/* Assign IN Endpoint */
				USBD_FrameWork_AssignEp(pdev, USBD_HID_MOUSE_EPIN_ADDR,
 801e114:	68f8      	ldr	r0, [r7, #12]
 801e116:	2304      	movs	r3, #4
 801e118:	2203      	movs	r2, #3
 801e11a:	2183      	movs	r1, #131	@ 0x83
 801e11c:	f000 f8f9 	bl	801e312 <USBD_FrameWork_AssignEp>
						USBD_EP_TYPE_INTR, USBD_HID_MOUSE_EPIN_FS_MPS);
			}

			/* Configure and Append the Descriptor */
			USBD_FrameWork_HID_Desc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801e120:	6879      	ldr	r1, [r7, #4]
 801e122:	68fb      	ldr	r3, [r7, #12]
 801e124:	3325      	adds	r3, #37	@ 0x25
 801e126:	33ff      	adds	r3, #255	@ 0xff
 801e128:	001a      	movs	r2, r3
 801e12a:	68fb      	ldr	r3, [r7, #12]
 801e12c:	0018      	movs	r0, r3
 801e12e:	f000 f96b 	bl	801e408 <USBD_FrameWork_HID_Desc>

			break;
 801e132:	e08e      	b.n	801e252 <USBD_FrameWork_AddToConfDesc+0x212>
#if USBD_HID_KEYBOARD_ACTIVATED == 1U

		case INTERFACE_HID_KEYBOARD:

			/* Find the first available interface slot and Assign number of interfaces */
			interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801e134:	2517      	movs	r5, #23
 801e136:	197c      	adds	r4, r7, r5
 801e138:	68fb      	ldr	r3, [r7, #12]
 801e13a:	0018      	movs	r0, r3
 801e13c:	f000 f890 	bl	801e260 <USBD_FrameWork_FindFreeIFNbr>
 801e140:	0003      	movs	r3, r0
 801e142:	7023      	strb	r3, [r4, #0]
			pdev->tclasslist[pdev->classId].NumIf = 1U;
 801e144:	68fb      	ldr	r3, [r7, #12]
 801e146:	685b      	ldr	r3, [r3, #4]
 801e148:	68fa      	ldr	r2, [r7, #12]
 801e14a:	215c      	movs	r1, #92	@ 0x5c
 801e14c:	434b      	muls	r3, r1
 801e14e:	18d3      	adds	r3, r2, r3
 801e150:	3320      	adds	r3, #32
 801e152:	2201      	movs	r2, #1
 801e154:	601a      	str	r2, [r3, #0]
			pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801e156:	68fb      	ldr	r3, [r7, #12]
 801e158:	685b      	ldr	r3, [r3, #4]
 801e15a:	68fa      	ldr	r2, [r7, #12]
 801e15c:	215a      	movs	r1, #90	@ 0x5a
 801e15e:	205c      	movs	r0, #92	@ 0x5c
 801e160:	4343      	muls	r3, r0
 801e162:	18d3      	adds	r3, r2, r3
 801e164:	185b      	adds	r3, r3, r1
 801e166:	197a      	adds	r2, r7, r5
 801e168:	7812      	ldrb	r2, [r2, #0]
 801e16a:	701a      	strb	r2, [r3, #0]

			/* Assign endpoint numbers */
			pdev->tclasslist[pdev->classId].NumEps = 1U; /* EP_IN */
 801e16c:	68fb      	ldr	r3, [r7, #12]
 801e16e:	685b      	ldr	r3, [r3, #4]
 801e170:	68fa      	ldr	r2, [r7, #12]
 801e172:	215c      	movs	r1, #92	@ 0x5c
 801e174:	434b      	muls	r3, r1
 801e176:	18d3      	adds	r3, r2, r3
 801e178:	331c      	adds	r3, #28
 801e17a:	2201      	movs	r2, #1
 801e17c:	601a      	str	r2, [r3, #0]

			/* Check the current speed to assign endpoint IN */
			if (pdev->Speed == USBD_HIGH_SPEED)
 801e17e:	68fb      	ldr	r3, [r7, #12]
 801e180:	781b      	ldrb	r3, [r3, #0]
 801e182:	2b01      	cmp	r3, #1
 801e184:	d106      	bne.n	801e194 <USBD_FrameWork_AddToConfDesc+0x154>
			{
				/* Assign IN Endpoint */
				USBD_FrameWork_AssignEp(pdev, USBD_HID_KEYBOARD_EPIN_ADDR,
 801e186:	68f8      	ldr	r0, [r7, #12]
 801e188:	2304      	movs	r3, #4
 801e18a:	2203      	movs	r2, #3
 801e18c:	2184      	movs	r1, #132	@ 0x84
 801e18e:	f000 f8c0 	bl	801e312 <USBD_FrameWork_AssignEp>
 801e192:	e005      	b.n	801e1a0 <USBD_FrameWork_AddToConfDesc+0x160>
						USBD_EP_TYPE_INTR, USBD_HID_KEYBOARD_EPIN_HS_MPS);
			}
			else
			{
				/* Assign IN Endpoint */
				USBD_FrameWork_AssignEp(pdev, USBD_HID_KEYBOARD_EPIN_ADDR,
 801e194:	68f8      	ldr	r0, [r7, #12]
 801e196:	2304      	movs	r3, #4
 801e198:	2203      	movs	r2, #3
 801e19a:	2184      	movs	r1, #132	@ 0x84
 801e19c:	f000 f8b9 	bl	801e312 <USBD_FrameWork_AssignEp>
						USBD_EP_TYPE_INTR, USBD_HID_KEYBOARD_EPIN_FS_MPS);
			}

			/* Configure and Append the Descriptor */
			USBD_FrameWork_HID_Desc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801e1a0:	6879      	ldr	r1, [r7, #4]
 801e1a2:	68fb      	ldr	r3, [r7, #12]
 801e1a4:	3325      	adds	r3, #37	@ 0x25
 801e1a6:	33ff      	adds	r3, #255	@ 0xff
 801e1a8:	001a      	movs	r2, r3
 801e1aa:	68fb      	ldr	r3, [r7, #12]
 801e1ac:	0018      	movs	r0, r3
 801e1ae:	f000 f92b 	bl	801e408 <USBD_FrameWork_HID_Desc>

			break;
 801e1b2:	e04e      	b.n	801e252 <USBD_FrameWork_AddToConfDesc+0x212>
#if USBD_MSC_CLASS_ACTIVATED == 1U

    case CLASS_TYPE_MSC:

      /* Find the first available interface slot and Assign number of interfaces */
      interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801e1b4:	2517      	movs	r5, #23
 801e1b6:	197c      	adds	r4, r7, r5
 801e1b8:	68fb      	ldr	r3, [r7, #12]
 801e1ba:	0018      	movs	r0, r3
 801e1bc:	f000 f850 	bl	801e260 <USBD_FrameWork_FindFreeIFNbr>
 801e1c0:	0003      	movs	r3, r0
 801e1c2:	7023      	strb	r3, [r4, #0]
      pdev->tclasslist[pdev->classId].NumIf = 1U;
 801e1c4:	68fb      	ldr	r3, [r7, #12]
 801e1c6:	685b      	ldr	r3, [r3, #4]
 801e1c8:	68fa      	ldr	r2, [r7, #12]
 801e1ca:	215c      	movs	r1, #92	@ 0x5c
 801e1cc:	434b      	muls	r3, r1
 801e1ce:	18d3      	adds	r3, r2, r3
 801e1d0:	3320      	adds	r3, #32
 801e1d2:	2201      	movs	r2, #1
 801e1d4:	601a      	str	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801e1d6:	68fb      	ldr	r3, [r7, #12]
 801e1d8:	685b      	ldr	r3, [r3, #4]
 801e1da:	68fa      	ldr	r2, [r7, #12]
 801e1dc:	215a      	movs	r1, #90	@ 0x5a
 801e1de:	205c      	movs	r0, #92	@ 0x5c
 801e1e0:	4343      	muls	r3, r0
 801e1e2:	18d3      	adds	r3, r2, r3
 801e1e4:	185b      	adds	r3, r3, r1
 801e1e6:	197a      	adds	r2, r7, r5
 801e1e8:	7812      	ldrb	r2, [r2, #0]
 801e1ea:	701a      	strb	r2, [r3, #0]

      /* Assign endpoint numbers */
      pdev->tclasslist[pdev->classId].NumEps = 2; /* EP_IN, EP_OUT */
 801e1ec:	68fb      	ldr	r3, [r7, #12]
 801e1ee:	685b      	ldr	r3, [r3, #4]
 801e1f0:	68fa      	ldr	r2, [r7, #12]
 801e1f2:	215c      	movs	r1, #92	@ 0x5c
 801e1f4:	434b      	muls	r3, r1
 801e1f6:	18d3      	adds	r3, r2, r3
 801e1f8:	331c      	adds	r3, #28
 801e1fa:	2202      	movs	r2, #2
 801e1fc:	601a      	str	r2, [r3, #0]

      /* Check the current speed to assign endpoints */
      if (pdev->Speed == USBD_HIGH_SPEED)
 801e1fe:	68fb      	ldr	r3, [r7, #12]
 801e200:	781b      	ldrb	r3, [r3, #0]
 801e202:	2b01      	cmp	r3, #1
 801e204:	d10e      	bne.n	801e224 <USBD_FrameWork_AddToConfDesc+0x1e4>
      {
        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_MSC_EPIN_ADDR,
 801e206:	2380      	movs	r3, #128	@ 0x80
 801e208:	009b      	lsls	r3, r3, #2
 801e20a:	68f8      	ldr	r0, [r7, #12]
 801e20c:	2202      	movs	r2, #2
 801e20e:	2181      	movs	r1, #129	@ 0x81
 801e210:	f000 f87f 	bl	801e312 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_MSC_EPIN_HS_MPS);

        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_MSC_EPOUT_ADDR,
 801e214:	2380      	movs	r3, #128	@ 0x80
 801e216:	009b      	lsls	r3, r3, #2
 801e218:	68f8      	ldr	r0, [r7, #12]
 801e21a:	2202      	movs	r2, #2
 801e21c:	2102      	movs	r1, #2
 801e21e:	f000 f878 	bl	801e312 <USBD_FrameWork_AssignEp>
 801e222:	e00b      	b.n	801e23c <USBD_FrameWork_AddToConfDesc+0x1fc>
                                USBD_EP_TYPE_BULK, USBD_MSC_EPOUT_HS_MPS);
      }
      else
      {
        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_MSC_EPIN_ADDR,
 801e224:	68f8      	ldr	r0, [r7, #12]
 801e226:	2340      	movs	r3, #64	@ 0x40
 801e228:	2202      	movs	r2, #2
 801e22a:	2181      	movs	r1, #129	@ 0x81
 801e22c:	f000 f871 	bl	801e312 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_MSC_EPIN_FS_MPS);

        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_MSC_EPOUT_ADDR,
 801e230:	68f8      	ldr	r0, [r7, #12]
 801e232:	2340      	movs	r3, #64	@ 0x40
 801e234:	2202      	movs	r2, #2
 801e236:	2102      	movs	r1, #2
 801e238:	f000 f86b 	bl	801e312 <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_MSC_EPOUT_FS_MPS);
      }

      /* Configure and Append the Descriptor */
      USBD_FrameWork_MSCDesc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801e23c:	6879      	ldr	r1, [r7, #4]
 801e23e:	68fb      	ldr	r3, [r7, #12]
 801e240:	3325      	adds	r3, #37	@ 0x25
 801e242:	33ff      	adds	r3, #255	@ 0xff
 801e244:	001a      	movs	r2, r3
 801e246:	68fb      	ldr	r3, [r7, #12]
 801e248:	0018      	movs	r0, r3
 801e24a:	f000 fb7f 	bl	801e94c <USBD_FrameWork_MSCDesc>

      break;
 801e24e:	e000      	b.n	801e252 <USBD_FrameWork_AddToConfDesc+0x212>

#endif /* USBD_MSC_CLASS_ACTIVATED */

		default:
			break;
 801e250:	46c0      	nop			@ (mov r8, r8)
		}

		break;
 801e252:	e000      	b.n	801e256 <USBD_FrameWork_AddToConfDesc+0x216>

		default:
			/* USER CODE FrameWork_AddToConfDesc_2 */

			/* USER CODE FrameWork_AddToConfDesc_2 */
			break;
 801e254:	46c0      	nop			@ (mov r8, r8)
	}

	return UX_SUCCESS;
 801e256:	2300      	movs	r3, #0
}
 801e258:	0018      	movs	r0, r3
 801e25a:	46bd      	mov	sp, r7
 801e25c:	b006      	add	sp, #24
 801e25e:	bdb0      	pop	{r4, r5, r7, pc}

0801e260 <USBD_FrameWork_FindFreeIFNbr>:
 *         Find the first interface available slot
 * @param  pdev: device instance
 * @retval The interface number to be used
 */
static uint8_t USBD_FrameWork_FindFreeIFNbr(USBD_DevClassHandleTypeDef *pdev)
{
 801e260:	b580      	push	{r7, lr}
 801e262:	b086      	sub	sp, #24
 801e264:	af00      	add	r7, sp, #0
 801e266:	6078      	str	r0, [r7, #4]
	uint32_t idx = 0U;
 801e268:	2300      	movs	r3, #0
 801e26a:	617b      	str	r3, [r7, #20]

	/* Unroll all already activated classes */
	for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801e26c:	2300      	movs	r3, #0
 801e26e:	613b      	str	r3, [r7, #16]
 801e270:	e015      	b.n	801e29e <USBD_FrameWork_FindFreeIFNbr+0x3e>
	{
		/* Unroll each class interfaces */
		for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801e272:	2300      	movs	r3, #0
 801e274:	60fb      	str	r3, [r7, #12]
 801e276:	e005      	b.n	801e284 <USBD_FrameWork_FindFreeIFNbr+0x24>
		{
			/* Increment the interface counter index */
			idx++;
 801e278:	697b      	ldr	r3, [r7, #20]
 801e27a:	3301      	adds	r3, #1
 801e27c:	617b      	str	r3, [r7, #20]
		for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801e27e:	68fb      	ldr	r3, [r7, #12]
 801e280:	3301      	adds	r3, #1
 801e282:	60fb      	str	r3, [r7, #12]
 801e284:	687a      	ldr	r2, [r7, #4]
 801e286:	693b      	ldr	r3, [r7, #16]
 801e288:	215c      	movs	r1, #92	@ 0x5c
 801e28a:	434b      	muls	r3, r1
 801e28c:	18d3      	adds	r3, r2, r3
 801e28e:	3320      	adds	r3, #32
 801e290:	681b      	ldr	r3, [r3, #0]
 801e292:	68fa      	ldr	r2, [r7, #12]
 801e294:	429a      	cmp	r2, r3
 801e296:	d3ef      	bcc.n	801e278 <USBD_FrameWork_FindFreeIFNbr+0x18>
	for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801e298:	693b      	ldr	r3, [r7, #16]
 801e29a:	3301      	adds	r3, #1
 801e29c:	613b      	str	r3, [r7, #16]
 801e29e:	687b      	ldr	r3, [r7, #4]
 801e2a0:	689b      	ldr	r3, [r3, #8]
 801e2a2:	693a      	ldr	r2, [r7, #16]
 801e2a4:	429a      	cmp	r2, r3
 801e2a6:	d3e4      	bcc.n	801e272 <USBD_FrameWork_FindFreeIFNbr+0x12>
		}
	}

	/* Return the first available interface slot */
	return (uint8_t)idx;
 801e2a8:	697b      	ldr	r3, [r7, #20]
 801e2aa:	b2db      	uxtb	r3, r3
}
 801e2ac:	0018      	movs	r0, r3
 801e2ae:	46bd      	mov	sp, r7
 801e2b0:	b006      	add	sp, #24
 801e2b2:	bd80      	pop	{r7, pc}

0801e2b4 <USBD_FrameWork_AddConfDesc>:
 * @param  Conf: configuration descriptor
 * @param  pSze: pointer to the configuration descriptor size
 * @retval none
 */
static void  USBD_FrameWork_AddConfDesc(uint32_t Conf, uint32_t *pSze)
{
 801e2b4:	b580      	push	{r7, lr}
 801e2b6:	b084      	sub	sp, #16
 801e2b8:	af00      	add	r7, sp, #0
 801e2ba:	6078      	str	r0, [r7, #4]
 801e2bc:	6039      	str	r1, [r7, #0]
	/* Intermediate variable to comply with MISRA-C Rule 11.3 */
	USBD_ConfigDescTypedef *ptr = (USBD_ConfigDescTypedef *)Conf;
 801e2be:	687b      	ldr	r3, [r7, #4]
 801e2c0:	60fb      	str	r3, [r7, #12]

	ptr->bLength = (uint8_t)sizeof(USBD_ConfigDescTypedef);
 801e2c2:	68fb      	ldr	r3, [r7, #12]
 801e2c4:	2209      	movs	r2, #9
 801e2c6:	701a      	strb	r2, [r3, #0]
	ptr->bDescriptorType = USB_DESC_TYPE_CONFIGURATION;
 801e2c8:	68fb      	ldr	r3, [r7, #12]
 801e2ca:	2202      	movs	r2, #2
 801e2cc:	705a      	strb	r2, [r3, #1]
	ptr->wDescriptorLength = 0U;
 801e2ce:	68fb      	ldr	r3, [r7, #12]
 801e2d0:	789a      	ldrb	r2, [r3, #2]
 801e2d2:	2100      	movs	r1, #0
 801e2d4:	400a      	ands	r2, r1
 801e2d6:	709a      	strb	r2, [r3, #2]
 801e2d8:	78da      	ldrb	r2, [r3, #3]
 801e2da:	2100      	movs	r1, #0
 801e2dc:	400a      	ands	r2, r1
 801e2de:	70da      	strb	r2, [r3, #3]
	ptr->bNumInterfaces = 0U;
 801e2e0:	68fb      	ldr	r3, [r7, #12]
 801e2e2:	2200      	movs	r2, #0
 801e2e4:	711a      	strb	r2, [r3, #4]
	ptr->bConfigurationValue = 1U;
 801e2e6:	68fb      	ldr	r3, [r7, #12]
 801e2e8:	2201      	movs	r2, #1
 801e2ea:	715a      	strb	r2, [r3, #5]
	ptr->iConfiguration = USBD_CONFIG_STR_DESC_IDX;
 801e2ec:	68fb      	ldr	r3, [r7, #12]
 801e2ee:	2200      	movs	r2, #0
 801e2f0:	719a      	strb	r2, [r3, #6]
	ptr->bmAttributes = USBD_CONFIG_BMATTRIBUTES;
 801e2f2:	68fb      	ldr	r3, [r7, #12]
 801e2f4:	22c0      	movs	r2, #192	@ 0xc0
 801e2f6:	71da      	strb	r2, [r3, #7]
	ptr->bMaxPower = USBD_CONFIG_MAXPOWER;
 801e2f8:	68fb      	ldr	r3, [r7, #12]
 801e2fa:	2219      	movs	r2, #25
 801e2fc:	721a      	strb	r2, [r3, #8]
	*pSze += sizeof(USBD_ConfigDescTypedef);
 801e2fe:	683b      	ldr	r3, [r7, #0]
 801e300:	681b      	ldr	r3, [r3, #0]
 801e302:	3309      	adds	r3, #9
 801e304:	001a      	movs	r2, r3
 801e306:	683b      	ldr	r3, [r7, #0]
 801e308:	601a      	str	r2, [r3, #0]
}
 801e30a:	46c0      	nop			@ (mov r8, r8)
 801e30c:	46bd      	mov	sp, r7
 801e30e:	b004      	add	sp, #16
 801e310:	bd80      	pop	{r7, pc}

0801e312 <USBD_FrameWork_AssignEp>:
 * @param  Sze: Endpoint max packet size
 * @retval none
 */
static void  USBD_FrameWork_AssignEp(USBD_DevClassHandleTypeDef *pdev,
		uint8_t Add, uint8_t Type, uint32_t Sze)
{
 801e312:	b590      	push	{r4, r7, lr}
 801e314:	b087      	sub	sp, #28
 801e316:	af00      	add	r7, sp, #0
 801e318:	60f8      	str	r0, [r7, #12]
 801e31a:	0008      	movs	r0, r1
 801e31c:	0011      	movs	r1, r2
 801e31e:	607b      	str	r3, [r7, #4]
 801e320:	230b      	movs	r3, #11
 801e322:	18fb      	adds	r3, r7, r3
 801e324:	1c02      	adds	r2, r0, #0
 801e326:	701a      	strb	r2, [r3, #0]
 801e328:	230a      	movs	r3, #10
 801e32a:	18fb      	adds	r3, r7, r3
 801e32c:	1c0a      	adds	r2, r1, #0
 801e32e:	701a      	strb	r2, [r3, #0]
	uint32_t idx = 0U;
 801e330:	2300      	movs	r3, #0
 801e332:	617b      	str	r3, [r7, #20]

	/* Find the first available endpoint slot */
	while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801e334:	e002      	b.n	801e33c <USBD_FrameWork_AssignEp+0x2a>
			((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
	{
		/* Increment the index */
		idx++;
 801e336:	697b      	ldr	r3, [r7, #20]
 801e338:	3301      	adds	r3, #1
 801e33a:	617b      	str	r3, [r7, #20]
	while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801e33c:	68fb      	ldr	r3, [r7, #12]
 801e33e:	685b      	ldr	r3, [r3, #4]
 801e340:	68fa      	ldr	r2, [r7, #12]
 801e342:	215c      	movs	r1, #92	@ 0x5c
 801e344:	434b      	muls	r3, r1
 801e346:	18d3      	adds	r3, r2, r3
 801e348:	331c      	adds	r3, #28
 801e34a:	681b      	ldr	r3, [r3, #0]
 801e34c:	697a      	ldr	r2, [r7, #20]
 801e34e:	429a      	cmp	r2, r3
 801e350:	d210      	bcs.n	801e374 <USBD_FrameWork_AssignEp+0x62>
			((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
 801e352:	68fb      	ldr	r3, [r7, #12]
 801e354:	6858      	ldr	r0, [r3, #4]
 801e356:	68f9      	ldr	r1, [r7, #12]
 801e358:	697a      	ldr	r2, [r7, #20]
 801e35a:	2428      	movs	r4, #40	@ 0x28
 801e35c:	0013      	movs	r3, r2
 801e35e:	005b      	lsls	r3, r3, #1
 801e360:	189b      	adds	r3, r3, r2
 801e362:	005b      	lsls	r3, r3, #1
 801e364:	225c      	movs	r2, #92	@ 0x5c
 801e366:	4342      	muls	r2, r0
 801e368:	189b      	adds	r3, r3, r2
 801e36a:	18cb      	adds	r3, r1, r3
 801e36c:	191b      	adds	r3, r3, r4
 801e36e:	781b      	ldrb	r3, [r3, #0]
	while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801e370:	2b00      	cmp	r3, #0
 801e372:	d1e0      	bne.n	801e336 <USBD_FrameWork_AssignEp+0x24>
	}

	/* Configure the endpoint */
	pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 801e374:	68fb      	ldr	r3, [r7, #12]
 801e376:	6858      	ldr	r0, [r3, #4]
 801e378:	68f9      	ldr	r1, [r7, #12]
 801e37a:	697a      	ldr	r2, [r7, #20]
 801e37c:	2424      	movs	r4, #36	@ 0x24
 801e37e:	0013      	movs	r3, r2
 801e380:	005b      	lsls	r3, r3, #1
 801e382:	189b      	adds	r3, r3, r2
 801e384:	005b      	lsls	r3, r3, #1
 801e386:	225c      	movs	r2, #92	@ 0x5c
 801e388:	4342      	muls	r2, r0
 801e38a:	189b      	adds	r3, r3, r2
 801e38c:	18cb      	adds	r3, r1, r3
 801e38e:	191b      	adds	r3, r3, r4
 801e390:	220b      	movs	r2, #11
 801e392:	18ba      	adds	r2, r7, r2
 801e394:	7812      	ldrb	r2, [r2, #0]
 801e396:	701a      	strb	r2, [r3, #0]
	pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
 801e398:	68fb      	ldr	r3, [r7, #12]
 801e39a:	6858      	ldr	r0, [r3, #4]
 801e39c:	68f9      	ldr	r1, [r7, #12]
 801e39e:	697a      	ldr	r2, [r7, #20]
 801e3a0:	2425      	movs	r4, #37	@ 0x25
 801e3a2:	0013      	movs	r3, r2
 801e3a4:	005b      	lsls	r3, r3, #1
 801e3a6:	189b      	adds	r3, r3, r2
 801e3a8:	005b      	lsls	r3, r3, #1
 801e3aa:	225c      	movs	r2, #92	@ 0x5c
 801e3ac:	4342      	muls	r2, r0
 801e3ae:	189b      	adds	r3, r3, r2
 801e3b0:	18cb      	adds	r3, r1, r3
 801e3b2:	191b      	adds	r3, r3, r4
 801e3b4:	220a      	movs	r2, #10
 801e3b6:	18ba      	adds	r2, r7, r2
 801e3b8:	7812      	ldrb	r2, [r2, #0]
 801e3ba:	701a      	strb	r2, [r3, #0]
	pdev->tclasslist[pdev->classId].Eps[idx].size = (uint16_t) Sze;
 801e3bc:	68fb      	ldr	r3, [r7, #12]
 801e3be:	6858      	ldr	r0, [r3, #4]
 801e3c0:	687b      	ldr	r3, [r7, #4]
 801e3c2:	b29c      	uxth	r4, r3
 801e3c4:	68f9      	ldr	r1, [r7, #12]
 801e3c6:	697a      	ldr	r2, [r7, #20]
 801e3c8:	0013      	movs	r3, r2
 801e3ca:	005b      	lsls	r3, r3, #1
 801e3cc:	189b      	adds	r3, r3, r2
 801e3ce:	005b      	lsls	r3, r3, #1
 801e3d0:	225c      	movs	r2, #92	@ 0x5c
 801e3d2:	4342      	muls	r2, r0
 801e3d4:	189b      	adds	r3, r3, r2
 801e3d6:	18cb      	adds	r3, r1, r3
 801e3d8:	3326      	adds	r3, #38	@ 0x26
 801e3da:	1c22      	adds	r2, r4, #0
 801e3dc:	801a      	strh	r2, [r3, #0]
	pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 801e3de:	68fb      	ldr	r3, [r7, #12]
 801e3e0:	6858      	ldr	r0, [r3, #4]
 801e3e2:	68f9      	ldr	r1, [r7, #12]
 801e3e4:	697a      	ldr	r2, [r7, #20]
 801e3e6:	2428      	movs	r4, #40	@ 0x28
 801e3e8:	0013      	movs	r3, r2
 801e3ea:	005b      	lsls	r3, r3, #1
 801e3ec:	189b      	adds	r3, r3, r2
 801e3ee:	005b      	lsls	r3, r3, #1
 801e3f0:	225c      	movs	r2, #92	@ 0x5c
 801e3f2:	4342      	muls	r2, r0
 801e3f4:	189b      	adds	r3, r3, r2
 801e3f6:	18cb      	adds	r3, r1, r3
 801e3f8:	191b      	adds	r3, r3, r4
 801e3fa:	2201      	movs	r2, #1
 801e3fc:	701a      	strb	r2, [r3, #0]
}
 801e3fe:	46c0      	nop			@ (mov r8, r8)
 801e400:	46bd      	mov	sp, r7
 801e402:	b007      	add	sp, #28
 801e404:	bd90      	pop	{r4, r7, pc}
	...

0801e408 <USBD_FrameWork_HID_Desc>:
 * @param  Sze: pointer to the current configuration descriptor size
 * @retval None
 */
static void  USBD_FrameWork_HID_Desc(USBD_DevClassHandleTypeDef *pdev,
		uint32_t pConf, uint32_t *Sze)
{
 801e408:	b590      	push	{r4, r7, lr}
 801e40a:	b085      	sub	sp, #20
 801e40c:	af00      	add	r7, sp, #0
 801e40e:	60f8      	str	r0, [r7, #12]
 801e410:	60b9      	str	r1, [r7, #8]
 801e412:	607a      	str	r2, [r7, #4]
	static USBD_IfDescTypedef       *pIfDesc;
	static USBD_EpDescTypedef       *pEpDesc;
	static USBD_HIDDescTypedef      *pHidDesc;

	switch(pdev->tclasslist[pdev->classId].InterfaceType)
 801e414:	68fb      	ldr	r3, [r7, #12]
 801e416:	685b      	ldr	r3, [r3, #4]
 801e418:	68fa      	ldr	r2, [r7, #12]
 801e41a:	215c      	movs	r1, #92	@ 0x5c
 801e41c:	434b      	muls	r3, r1
 801e41e:	18d3      	adds	r3, r2, r3
 801e420:	3314      	adds	r3, #20
 801e422:	781b      	ldrb	r3, [r3, #0]
 801e424:	2b01      	cmp	r3, #1
 801e426:	d100      	bne.n	801e42a <USBD_FrameWork_HID_Desc+0x22>
 801e428:	e138      	b.n	801e69c <USBD_FrameWork_HID_Desc+0x294>
 801e42a:	2b02      	cmp	r3, #2
 801e42c:	d000      	beq.n	801e430 <USBD_FrameWork_HID_Desc+0x28>
 801e42e:	e264      	b.n	801e8fa <USBD_FrameWork_HID_Desc+0x4f2>

#if USBD_HID_MOUSE_ACTIVATED == 1U
	case INTERFACE_HID_MOUSE:

		/* Append HID Interface descriptor to Configuration descriptor */
		__USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U,
 801e430:	687b      	ldr	r3, [r7, #4]
 801e432:	681a      	ldr	r2, [r3, #0]
 801e434:	68bb      	ldr	r3, [r7, #8]
 801e436:	18d3      	adds	r3, r2, r3
 801e438:	001a      	movs	r2, r3
 801e43a:	4b95      	ldr	r3, [pc, #596]	@ (801e690 <USBD_FrameWork_HID_Desc+0x288>)
 801e43c:	601a      	str	r2, [r3, #0]
 801e43e:	4b94      	ldr	r3, [pc, #592]	@ (801e690 <USBD_FrameWork_HID_Desc+0x288>)
 801e440:	681b      	ldr	r3, [r3, #0]
 801e442:	2209      	movs	r2, #9
 801e444:	701a      	strb	r2, [r3, #0]
 801e446:	4b92      	ldr	r3, [pc, #584]	@ (801e690 <USBD_FrameWork_HID_Desc+0x288>)
 801e448:	681b      	ldr	r3, [r3, #0]
 801e44a:	2204      	movs	r2, #4
 801e44c:	705a      	strb	r2, [r3, #1]
 801e44e:	68fb      	ldr	r3, [r7, #12]
 801e450:	685a      	ldr	r2, [r3, #4]
 801e452:	4b8f      	ldr	r3, [pc, #572]	@ (801e690 <USBD_FrameWork_HID_Desc+0x288>)
 801e454:	681b      	ldr	r3, [r3, #0]
 801e456:	68f9      	ldr	r1, [r7, #12]
 801e458:	205a      	movs	r0, #90	@ 0x5a
 801e45a:	245c      	movs	r4, #92	@ 0x5c
 801e45c:	4362      	muls	r2, r4
 801e45e:	188a      	adds	r2, r1, r2
 801e460:	1812      	adds	r2, r2, r0
 801e462:	7812      	ldrb	r2, [r2, #0]
 801e464:	709a      	strb	r2, [r3, #2]
 801e466:	4b8a      	ldr	r3, [pc, #552]	@ (801e690 <USBD_FrameWork_HID_Desc+0x288>)
 801e468:	681b      	ldr	r3, [r3, #0]
 801e46a:	2200      	movs	r2, #0
 801e46c:	70da      	strb	r2, [r3, #3]
 801e46e:	68fb      	ldr	r3, [r7, #12]
 801e470:	685b      	ldr	r3, [r3, #4]
 801e472:	68fa      	ldr	r2, [r7, #12]
 801e474:	215c      	movs	r1, #92	@ 0x5c
 801e476:	434b      	muls	r3, r1
 801e478:	18d3      	adds	r3, r2, r3
 801e47a:	331c      	adds	r3, #28
 801e47c:	681a      	ldr	r2, [r3, #0]
 801e47e:	4b84      	ldr	r3, [pc, #528]	@ (801e690 <USBD_FrameWork_HID_Desc+0x288>)
 801e480:	681b      	ldr	r3, [r3, #0]
 801e482:	b2d2      	uxtb	r2, r2
 801e484:	711a      	strb	r2, [r3, #4]
 801e486:	4b82      	ldr	r3, [pc, #520]	@ (801e690 <USBD_FrameWork_HID_Desc+0x288>)
 801e488:	681b      	ldr	r3, [r3, #0]
 801e48a:	2203      	movs	r2, #3
 801e48c:	715a      	strb	r2, [r3, #5]
 801e48e:	4b80      	ldr	r3, [pc, #512]	@ (801e690 <USBD_FrameWork_HID_Desc+0x288>)
 801e490:	681b      	ldr	r3, [r3, #0]
 801e492:	2201      	movs	r2, #1
 801e494:	719a      	strb	r2, [r3, #6]
 801e496:	4b7e      	ldr	r3, [pc, #504]	@ (801e690 <USBD_FrameWork_HID_Desc+0x288>)
 801e498:	681b      	ldr	r3, [r3, #0]
 801e49a:	2202      	movs	r2, #2
 801e49c:	71da      	strb	r2, [r3, #7]
 801e49e:	4b7c      	ldr	r3, [pc, #496]	@ (801e690 <USBD_FrameWork_HID_Desc+0x288>)
 801e4a0:	681b      	ldr	r3, [r3, #0]
 801e4a2:	2200      	movs	r2, #0
 801e4a4:	721a      	strb	r2, [r3, #8]
 801e4a6:	687b      	ldr	r3, [r7, #4]
 801e4a8:	681b      	ldr	r3, [r3, #0]
 801e4aa:	3309      	adds	r3, #9
 801e4ac:	001a      	movs	r2, r3
 801e4ae:	687b      	ldr	r3, [r7, #4]
 801e4b0:	601a      	str	r2, [r3, #0]
				(uint8_t)(pdev->tclasslist[pdev->classId].NumEps),
				UX_DEVICE_CLASS_HID_CLASS,
				0x01U, INTERFACE_HID_MOUSE, 0U);

		/* Append HID Functional descriptor to Configuration descriptor */
		pHidDesc = ((USBD_HIDDescTypedef *)(pConf + *Sze));
 801e4b2:	687b      	ldr	r3, [r7, #4]
 801e4b4:	681a      	ldr	r2, [r3, #0]
 801e4b6:	68bb      	ldr	r3, [r7, #8]
 801e4b8:	18d3      	adds	r3, r2, r3
 801e4ba:	001a      	movs	r2, r3
 801e4bc:	4b75      	ldr	r3, [pc, #468]	@ (801e694 <USBD_FrameWork_HID_Desc+0x28c>)
 801e4be:	601a      	str	r2, [r3, #0]
		pHidDesc->bLength = (uint8_t)sizeof(USBD_HIDDescTypedef);
 801e4c0:	4b74      	ldr	r3, [pc, #464]	@ (801e694 <USBD_FrameWork_HID_Desc+0x28c>)
 801e4c2:	681b      	ldr	r3, [r3, #0]
 801e4c4:	2209      	movs	r2, #9
 801e4c6:	701a      	strb	r2, [r3, #0]
		pHidDesc->bDescriptorType = UX_DEVICE_CLASS_HID_DESCRIPTOR_HID;
 801e4c8:	4b72      	ldr	r3, [pc, #456]	@ (801e694 <USBD_FrameWork_HID_Desc+0x28c>)
 801e4ca:	681b      	ldr	r3, [r3, #0]
 801e4cc:	2221      	movs	r2, #33	@ 0x21
 801e4ce:	705a      	strb	r2, [r3, #1]
		pHidDesc->bcdHID = 0x0111U;
 801e4d0:	4b70      	ldr	r3, [pc, #448]	@ (801e694 <USBD_FrameWork_HID_Desc+0x28c>)
 801e4d2:	681b      	ldr	r3, [r3, #0]
 801e4d4:	789a      	ldrb	r2, [r3, #2]
 801e4d6:	2100      	movs	r1, #0
 801e4d8:	400a      	ands	r2, r1
 801e4da:	1c11      	adds	r1, r2, #0
 801e4dc:	2211      	movs	r2, #17
 801e4de:	430a      	orrs	r2, r1
 801e4e0:	709a      	strb	r2, [r3, #2]
 801e4e2:	78da      	ldrb	r2, [r3, #3]
 801e4e4:	2100      	movs	r1, #0
 801e4e6:	400a      	ands	r2, r1
 801e4e8:	1c11      	adds	r1, r2, #0
 801e4ea:	2201      	movs	r2, #1
 801e4ec:	430a      	orrs	r2, r1
 801e4ee:	70da      	strb	r2, [r3, #3]
		pHidDesc->bCountryCode = 0x00U;
 801e4f0:	4b68      	ldr	r3, [pc, #416]	@ (801e694 <USBD_FrameWork_HID_Desc+0x28c>)
 801e4f2:	681b      	ldr	r3, [r3, #0]
 801e4f4:	2200      	movs	r2, #0
 801e4f6:	711a      	strb	r2, [r3, #4]
		pHidDesc->bNumDescriptors = 0x01U;
 801e4f8:	4b66      	ldr	r3, [pc, #408]	@ (801e694 <USBD_FrameWork_HID_Desc+0x28c>)
 801e4fa:	681b      	ldr	r3, [r3, #0]
 801e4fc:	2201      	movs	r2, #1
 801e4fe:	715a      	strb	r2, [r3, #5]
		pHidDesc->bHIDDescriptorType = 0x22U;
 801e500:	4b64      	ldr	r3, [pc, #400]	@ (801e694 <USBD_FrameWork_HID_Desc+0x28c>)
 801e502:	681b      	ldr	r3, [r3, #0]
 801e504:	2222      	movs	r2, #34	@ 0x22
 801e506:	719a      	strb	r2, [r3, #6]
		pHidDesc->wDescriptorLength = USBD_HID_ReportDesc_length(INTERFACE_HID_MOUSE);
 801e508:	4b62      	ldr	r3, [pc, #392]	@ (801e694 <USBD_FrameWork_HID_Desc+0x28c>)
 801e50a:	681c      	ldr	r4, [r3, #0]
 801e50c:	2002      	movs	r0, #2
 801e50e:	f7ff fb7f 	bl	801dc10 <USBD_HID_ReportDesc_length>
 801e512:	0003      	movs	r3, r0
 801e514:	001a      	movs	r2, r3
 801e516:	1de3      	adds	r3, r4, #7
 801e518:	21ff      	movs	r1, #255	@ 0xff
 801e51a:	4011      	ands	r1, r2
 801e51c:	000c      	movs	r4, r1
 801e51e:	7819      	ldrb	r1, [r3, #0]
 801e520:	2000      	movs	r0, #0
 801e522:	4001      	ands	r1, r0
 801e524:	1c08      	adds	r0, r1, #0
 801e526:	1c21      	adds	r1, r4, #0
 801e528:	4301      	orrs	r1, r0
 801e52a:	7019      	strb	r1, [r3, #0]
 801e52c:	0a12      	lsrs	r2, r2, #8
 801e52e:	b290      	uxth	r0, r2
 801e530:	785a      	ldrb	r2, [r3, #1]
 801e532:	2100      	movs	r1, #0
 801e534:	400a      	ands	r2, r1
 801e536:	1c11      	adds	r1, r2, #0
 801e538:	1c02      	adds	r2, r0, #0
 801e53a:	430a      	orrs	r2, r1
 801e53c:	705a      	strb	r2, [r3, #1]
		*Sze += (uint32_t)sizeof(USBD_HIDDescTypedef);
 801e53e:	687b      	ldr	r3, [r7, #4]
 801e540:	681b      	ldr	r3, [r3, #0]
 801e542:	3309      	adds	r3, #9
 801e544:	001a      	movs	r2, r3
 801e546:	687b      	ldr	r3, [r7, #4]
 801e548:	601a      	str	r2, [r3, #0]

		if (pdev->Speed == USBD_HIGH_SPEED)
 801e54a:	68fb      	ldr	r3, [r7, #12]
 801e54c:	781b      	ldrb	r3, [r3, #0]
 801e54e:	2b01      	cmp	r3, #1
 801e550:	d14e      	bne.n	801e5f0 <USBD_FrameWork_HID_Desc+0x1e8>
		{
			/* Append Endpoint descriptor to Configuration descriptor */
			__USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[0].add,
 801e552:	687b      	ldr	r3, [r7, #4]
 801e554:	681a      	ldr	r2, [r3, #0]
 801e556:	68bb      	ldr	r3, [r7, #8]
 801e558:	18d3      	adds	r3, r2, r3
 801e55a:	001a      	movs	r2, r3
 801e55c:	4b4e      	ldr	r3, [pc, #312]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e55e:	601a      	str	r2, [r3, #0]
 801e560:	4b4d      	ldr	r3, [pc, #308]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e562:	681b      	ldr	r3, [r3, #0]
 801e564:	2207      	movs	r2, #7
 801e566:	701a      	strb	r2, [r3, #0]
 801e568:	4b4b      	ldr	r3, [pc, #300]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e56a:	681b      	ldr	r3, [r3, #0]
 801e56c:	2205      	movs	r2, #5
 801e56e:	705a      	strb	r2, [r3, #1]
 801e570:	68fb      	ldr	r3, [r7, #12]
 801e572:	685a      	ldr	r2, [r3, #4]
 801e574:	4b48      	ldr	r3, [pc, #288]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e576:	681b      	ldr	r3, [r3, #0]
 801e578:	68f9      	ldr	r1, [r7, #12]
 801e57a:	2024      	movs	r0, #36	@ 0x24
 801e57c:	245c      	movs	r4, #92	@ 0x5c
 801e57e:	4362      	muls	r2, r4
 801e580:	188a      	adds	r2, r1, r2
 801e582:	1812      	adds	r2, r2, r0
 801e584:	7812      	ldrb	r2, [r2, #0]
 801e586:	709a      	strb	r2, [r3, #2]
 801e588:	4b43      	ldr	r3, [pc, #268]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e58a:	681b      	ldr	r3, [r3, #0]
 801e58c:	2203      	movs	r2, #3
 801e58e:	70da      	strb	r2, [r3, #3]
 801e590:	68fb      	ldr	r3, [r7, #12]
 801e592:	685a      	ldr	r2, [r3, #4]
 801e594:	4b40      	ldr	r3, [pc, #256]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e596:	681b      	ldr	r3, [r3, #0]
 801e598:	68f9      	ldr	r1, [r7, #12]
 801e59a:	205c      	movs	r0, #92	@ 0x5c
 801e59c:	4342      	muls	r2, r0
 801e59e:	188a      	adds	r2, r1, r2
 801e5a0:	3226      	adds	r2, #38	@ 0x26
 801e5a2:	8812      	ldrh	r2, [r2, #0]
 801e5a4:	21ff      	movs	r1, #255	@ 0xff
 801e5a6:	4011      	ands	r1, r2
 801e5a8:	000c      	movs	r4, r1
 801e5aa:	7919      	ldrb	r1, [r3, #4]
 801e5ac:	2000      	movs	r0, #0
 801e5ae:	4001      	ands	r1, r0
 801e5b0:	1c08      	adds	r0, r1, #0
 801e5b2:	1c21      	adds	r1, r4, #0
 801e5b4:	4301      	orrs	r1, r0
 801e5b6:	7119      	strb	r1, [r3, #4]
 801e5b8:	0a12      	lsrs	r2, r2, #8
 801e5ba:	b290      	uxth	r0, r2
 801e5bc:	795a      	ldrb	r2, [r3, #5]
 801e5be:	2100      	movs	r1, #0
 801e5c0:	400a      	ands	r2, r1
 801e5c2:	1c11      	adds	r1, r2, #0
 801e5c4:	1c02      	adds	r2, r0, #0
 801e5c6:	430a      	orrs	r2, r1
 801e5c8:	715a      	strb	r2, [r3, #5]
 801e5ca:	68fb      	ldr	r3, [r7, #12]
 801e5cc:	781b      	ldrb	r3, [r3, #0]
 801e5ce:	2b01      	cmp	r3, #1
 801e5d0:	d104      	bne.n	801e5dc <USBD_FrameWork_HID_Desc+0x1d4>
 801e5d2:	4b31      	ldr	r3, [pc, #196]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e5d4:	681b      	ldr	r3, [r3, #0]
 801e5d6:	2205      	movs	r2, #5
 801e5d8:	719a      	strb	r2, [r3, #6]
 801e5da:	e003      	b.n	801e5e4 <USBD_FrameWork_HID_Desc+0x1dc>
 801e5dc:	4b2e      	ldr	r3, [pc, #184]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e5de:	681b      	ldr	r3, [r3, #0]
 801e5e0:	2205      	movs	r2, #5
 801e5e2:	719a      	strb	r2, [r3, #6]
 801e5e4:	687b      	ldr	r3, [r7, #4]
 801e5e6:	681b      	ldr	r3, [r3, #0]
 801e5e8:	1dda      	adds	r2, r3, #7
 801e5ea:	687b      	ldr	r3, [r7, #4]
 801e5ec:	601a      	str	r2, [r3, #0]
					(uint16_t)pdev->tclasslist[pdev->classId].Eps[0].size,
					USBD_HID_MOUSE_EPIN_HS_BINTERVAL,
					USBD_HID_MOUSE_EPIN_FS_BINTERVAL);
		}

		break;
 801e5ee:	e185      	b.n	801e8fc <USBD_FrameWork_HID_Desc+0x4f4>
			__USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[0].add,
 801e5f0:	687b      	ldr	r3, [r7, #4]
 801e5f2:	681a      	ldr	r2, [r3, #0]
 801e5f4:	68bb      	ldr	r3, [r7, #8]
 801e5f6:	18d3      	adds	r3, r2, r3
 801e5f8:	001a      	movs	r2, r3
 801e5fa:	4b27      	ldr	r3, [pc, #156]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e5fc:	601a      	str	r2, [r3, #0]
 801e5fe:	4b26      	ldr	r3, [pc, #152]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e600:	681b      	ldr	r3, [r3, #0]
 801e602:	2207      	movs	r2, #7
 801e604:	701a      	strb	r2, [r3, #0]
 801e606:	4b24      	ldr	r3, [pc, #144]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e608:	681b      	ldr	r3, [r3, #0]
 801e60a:	2205      	movs	r2, #5
 801e60c:	705a      	strb	r2, [r3, #1]
 801e60e:	68fb      	ldr	r3, [r7, #12]
 801e610:	685a      	ldr	r2, [r3, #4]
 801e612:	4b21      	ldr	r3, [pc, #132]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e614:	681b      	ldr	r3, [r3, #0]
 801e616:	68f9      	ldr	r1, [r7, #12]
 801e618:	2024      	movs	r0, #36	@ 0x24
 801e61a:	245c      	movs	r4, #92	@ 0x5c
 801e61c:	4362      	muls	r2, r4
 801e61e:	188a      	adds	r2, r1, r2
 801e620:	1812      	adds	r2, r2, r0
 801e622:	7812      	ldrb	r2, [r2, #0]
 801e624:	709a      	strb	r2, [r3, #2]
 801e626:	4b1c      	ldr	r3, [pc, #112]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e628:	681b      	ldr	r3, [r3, #0]
 801e62a:	2203      	movs	r2, #3
 801e62c:	70da      	strb	r2, [r3, #3]
 801e62e:	68fb      	ldr	r3, [r7, #12]
 801e630:	685a      	ldr	r2, [r3, #4]
 801e632:	4b19      	ldr	r3, [pc, #100]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e634:	681b      	ldr	r3, [r3, #0]
 801e636:	68f9      	ldr	r1, [r7, #12]
 801e638:	205c      	movs	r0, #92	@ 0x5c
 801e63a:	4342      	muls	r2, r0
 801e63c:	188a      	adds	r2, r1, r2
 801e63e:	3226      	adds	r2, #38	@ 0x26
 801e640:	8812      	ldrh	r2, [r2, #0]
 801e642:	21ff      	movs	r1, #255	@ 0xff
 801e644:	4011      	ands	r1, r2
 801e646:	000c      	movs	r4, r1
 801e648:	7919      	ldrb	r1, [r3, #4]
 801e64a:	2000      	movs	r0, #0
 801e64c:	4001      	ands	r1, r0
 801e64e:	1c08      	adds	r0, r1, #0
 801e650:	1c21      	adds	r1, r4, #0
 801e652:	4301      	orrs	r1, r0
 801e654:	7119      	strb	r1, [r3, #4]
 801e656:	0a12      	lsrs	r2, r2, #8
 801e658:	b290      	uxth	r0, r2
 801e65a:	795a      	ldrb	r2, [r3, #5]
 801e65c:	2100      	movs	r1, #0
 801e65e:	400a      	ands	r2, r1
 801e660:	1c11      	adds	r1, r2, #0
 801e662:	1c02      	adds	r2, r0, #0
 801e664:	430a      	orrs	r2, r1
 801e666:	715a      	strb	r2, [r3, #5]
 801e668:	68fb      	ldr	r3, [r7, #12]
 801e66a:	781b      	ldrb	r3, [r3, #0]
 801e66c:	2b01      	cmp	r3, #1
 801e66e:	d104      	bne.n	801e67a <USBD_FrameWork_HID_Desc+0x272>
 801e670:	4b09      	ldr	r3, [pc, #36]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e672:	681b      	ldr	r3, [r3, #0]
 801e674:	2205      	movs	r2, #5
 801e676:	719a      	strb	r2, [r3, #6]
 801e678:	e003      	b.n	801e682 <USBD_FrameWork_HID_Desc+0x27a>
 801e67a:	4b07      	ldr	r3, [pc, #28]	@ (801e698 <USBD_FrameWork_HID_Desc+0x290>)
 801e67c:	681b      	ldr	r3, [r3, #0]
 801e67e:	2205      	movs	r2, #5
 801e680:	719a      	strb	r2, [r3, #6]
 801e682:	687b      	ldr	r3, [r7, #4]
 801e684:	681b      	ldr	r3, [r3, #0]
 801e686:	1dda      	adds	r2, r3, #7
 801e688:	687b      	ldr	r3, [r7, #4]
 801e68a:	601a      	str	r2, [r3, #0]
		break;
 801e68c:	e136      	b.n	801e8fc <USBD_FrameWork_HID_Desc+0x4f4>
 801e68e:	46c0      	nop			@ (mov r8, r8)
 801e690:	20011fd0 	.word	0x20011fd0
 801e694:	20011fd4 	.word	0x20011fd4
 801e698:	20011fd8 	.word	0x20011fd8

#if USBD_HID_KEYBOARD_ACTIVATED == 1U
	case INTERFACE_HID_KEYBOARD:

		/* Append HID Interface descriptor to Configuration descriptor */
		__USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U,
 801e69c:	687b      	ldr	r3, [r7, #4]
 801e69e:	681a      	ldr	r2, [r3, #0]
 801e6a0:	68bb      	ldr	r3, [r7, #8]
 801e6a2:	18d3      	adds	r3, r2, r3
 801e6a4:	001a      	movs	r2, r3
 801e6a6:	4ba6      	ldr	r3, [pc, #664]	@ (801e940 <USBD_FrameWork_HID_Desc+0x538>)
 801e6a8:	601a      	str	r2, [r3, #0]
 801e6aa:	4ba5      	ldr	r3, [pc, #660]	@ (801e940 <USBD_FrameWork_HID_Desc+0x538>)
 801e6ac:	681b      	ldr	r3, [r3, #0]
 801e6ae:	2209      	movs	r2, #9
 801e6b0:	701a      	strb	r2, [r3, #0]
 801e6b2:	4ba3      	ldr	r3, [pc, #652]	@ (801e940 <USBD_FrameWork_HID_Desc+0x538>)
 801e6b4:	681b      	ldr	r3, [r3, #0]
 801e6b6:	2204      	movs	r2, #4
 801e6b8:	705a      	strb	r2, [r3, #1]
 801e6ba:	68fb      	ldr	r3, [r7, #12]
 801e6bc:	685a      	ldr	r2, [r3, #4]
 801e6be:	4ba0      	ldr	r3, [pc, #640]	@ (801e940 <USBD_FrameWork_HID_Desc+0x538>)
 801e6c0:	681b      	ldr	r3, [r3, #0]
 801e6c2:	68f9      	ldr	r1, [r7, #12]
 801e6c4:	205a      	movs	r0, #90	@ 0x5a
 801e6c6:	245c      	movs	r4, #92	@ 0x5c
 801e6c8:	4362      	muls	r2, r4
 801e6ca:	188a      	adds	r2, r1, r2
 801e6cc:	1812      	adds	r2, r2, r0
 801e6ce:	7812      	ldrb	r2, [r2, #0]
 801e6d0:	709a      	strb	r2, [r3, #2]
 801e6d2:	4b9b      	ldr	r3, [pc, #620]	@ (801e940 <USBD_FrameWork_HID_Desc+0x538>)
 801e6d4:	681b      	ldr	r3, [r3, #0]
 801e6d6:	2200      	movs	r2, #0
 801e6d8:	70da      	strb	r2, [r3, #3]
 801e6da:	68fb      	ldr	r3, [r7, #12]
 801e6dc:	685b      	ldr	r3, [r3, #4]
 801e6de:	68fa      	ldr	r2, [r7, #12]
 801e6e0:	215c      	movs	r1, #92	@ 0x5c
 801e6e2:	434b      	muls	r3, r1
 801e6e4:	18d3      	adds	r3, r2, r3
 801e6e6:	331c      	adds	r3, #28
 801e6e8:	681a      	ldr	r2, [r3, #0]
 801e6ea:	4b95      	ldr	r3, [pc, #596]	@ (801e940 <USBD_FrameWork_HID_Desc+0x538>)
 801e6ec:	681b      	ldr	r3, [r3, #0]
 801e6ee:	b2d2      	uxtb	r2, r2
 801e6f0:	711a      	strb	r2, [r3, #4]
 801e6f2:	4b93      	ldr	r3, [pc, #588]	@ (801e940 <USBD_FrameWork_HID_Desc+0x538>)
 801e6f4:	681b      	ldr	r3, [r3, #0]
 801e6f6:	2203      	movs	r2, #3
 801e6f8:	715a      	strb	r2, [r3, #5]
 801e6fa:	4b91      	ldr	r3, [pc, #580]	@ (801e940 <USBD_FrameWork_HID_Desc+0x538>)
 801e6fc:	681b      	ldr	r3, [r3, #0]
 801e6fe:	2201      	movs	r2, #1
 801e700:	719a      	strb	r2, [r3, #6]
 801e702:	4b8f      	ldr	r3, [pc, #572]	@ (801e940 <USBD_FrameWork_HID_Desc+0x538>)
 801e704:	681b      	ldr	r3, [r3, #0]
 801e706:	2201      	movs	r2, #1
 801e708:	71da      	strb	r2, [r3, #7]
 801e70a:	4b8d      	ldr	r3, [pc, #564]	@ (801e940 <USBD_FrameWork_HID_Desc+0x538>)
 801e70c:	681b      	ldr	r3, [r3, #0]
 801e70e:	2200      	movs	r2, #0
 801e710:	721a      	strb	r2, [r3, #8]
 801e712:	687b      	ldr	r3, [r7, #4]
 801e714:	681b      	ldr	r3, [r3, #0]
 801e716:	3309      	adds	r3, #9
 801e718:	001a      	movs	r2, r3
 801e71a:	687b      	ldr	r3, [r7, #4]
 801e71c:	601a      	str	r2, [r3, #0]
				(uint8_t)(pdev->tclasslist[pdev->classId].NumEps),
				UX_DEVICE_CLASS_HID_CLASS,
				0x01U, INTERFACE_HID_KEYBOARD, 0U);

		/* Append HID Functional descriptor to Configuration descriptor */
		pHidDesc = ((USBD_HIDDescTypedef *)(pConf + *Sze));
 801e71e:	687b      	ldr	r3, [r7, #4]
 801e720:	681a      	ldr	r2, [r3, #0]
 801e722:	68bb      	ldr	r3, [r7, #8]
 801e724:	18d3      	adds	r3, r2, r3
 801e726:	001a      	movs	r2, r3
 801e728:	4b86      	ldr	r3, [pc, #536]	@ (801e944 <USBD_FrameWork_HID_Desc+0x53c>)
 801e72a:	601a      	str	r2, [r3, #0]
		pHidDesc->bLength = (uint8_t)sizeof(USBD_HIDDescTypedef);
 801e72c:	4b85      	ldr	r3, [pc, #532]	@ (801e944 <USBD_FrameWork_HID_Desc+0x53c>)
 801e72e:	681b      	ldr	r3, [r3, #0]
 801e730:	2209      	movs	r2, #9
 801e732:	701a      	strb	r2, [r3, #0]
		pHidDesc->bDescriptorType = UX_DEVICE_CLASS_HID_DESCRIPTOR_HID;
 801e734:	4b83      	ldr	r3, [pc, #524]	@ (801e944 <USBD_FrameWork_HID_Desc+0x53c>)
 801e736:	681b      	ldr	r3, [r3, #0]
 801e738:	2221      	movs	r2, #33	@ 0x21
 801e73a:	705a      	strb	r2, [r3, #1]
		pHidDesc->bcdHID = 0x0111U;
 801e73c:	4b81      	ldr	r3, [pc, #516]	@ (801e944 <USBD_FrameWork_HID_Desc+0x53c>)
 801e73e:	681b      	ldr	r3, [r3, #0]
 801e740:	789a      	ldrb	r2, [r3, #2]
 801e742:	2100      	movs	r1, #0
 801e744:	400a      	ands	r2, r1
 801e746:	1c11      	adds	r1, r2, #0
 801e748:	2211      	movs	r2, #17
 801e74a:	430a      	orrs	r2, r1
 801e74c:	709a      	strb	r2, [r3, #2]
 801e74e:	78da      	ldrb	r2, [r3, #3]
 801e750:	2100      	movs	r1, #0
 801e752:	400a      	ands	r2, r1
 801e754:	1c11      	adds	r1, r2, #0
 801e756:	2201      	movs	r2, #1
 801e758:	430a      	orrs	r2, r1
 801e75a:	70da      	strb	r2, [r3, #3]
		pHidDesc->bCountryCode = 0x00U;
 801e75c:	4b79      	ldr	r3, [pc, #484]	@ (801e944 <USBD_FrameWork_HID_Desc+0x53c>)
 801e75e:	681b      	ldr	r3, [r3, #0]
 801e760:	2200      	movs	r2, #0
 801e762:	711a      	strb	r2, [r3, #4]
		pHidDesc->bNumDescriptors = 0x01U;
 801e764:	4b77      	ldr	r3, [pc, #476]	@ (801e944 <USBD_FrameWork_HID_Desc+0x53c>)
 801e766:	681b      	ldr	r3, [r3, #0]
 801e768:	2201      	movs	r2, #1
 801e76a:	715a      	strb	r2, [r3, #5]
		pHidDesc->bHIDDescriptorType = 0x22U;
 801e76c:	4b75      	ldr	r3, [pc, #468]	@ (801e944 <USBD_FrameWork_HID_Desc+0x53c>)
 801e76e:	681b      	ldr	r3, [r3, #0]
 801e770:	2222      	movs	r2, #34	@ 0x22
 801e772:	719a      	strb	r2, [r3, #6]
		pHidDesc->wDescriptorLength = USBD_HID_ReportDesc_length(INTERFACE_HID_KEYBOARD);
 801e774:	4b73      	ldr	r3, [pc, #460]	@ (801e944 <USBD_FrameWork_HID_Desc+0x53c>)
 801e776:	681c      	ldr	r4, [r3, #0]
 801e778:	2001      	movs	r0, #1
 801e77a:	f7ff fa49 	bl	801dc10 <USBD_HID_ReportDesc_length>
 801e77e:	0003      	movs	r3, r0
 801e780:	001a      	movs	r2, r3
 801e782:	1de3      	adds	r3, r4, #7
 801e784:	21ff      	movs	r1, #255	@ 0xff
 801e786:	4011      	ands	r1, r2
 801e788:	000c      	movs	r4, r1
 801e78a:	7819      	ldrb	r1, [r3, #0]
 801e78c:	2000      	movs	r0, #0
 801e78e:	4001      	ands	r1, r0
 801e790:	1c08      	adds	r0, r1, #0
 801e792:	1c21      	adds	r1, r4, #0
 801e794:	4301      	orrs	r1, r0
 801e796:	7019      	strb	r1, [r3, #0]
 801e798:	0a12      	lsrs	r2, r2, #8
 801e79a:	b290      	uxth	r0, r2
 801e79c:	785a      	ldrb	r2, [r3, #1]
 801e79e:	2100      	movs	r1, #0
 801e7a0:	400a      	ands	r2, r1
 801e7a2:	1c11      	adds	r1, r2, #0
 801e7a4:	1c02      	adds	r2, r0, #0
 801e7a6:	430a      	orrs	r2, r1
 801e7a8:	705a      	strb	r2, [r3, #1]
		*Sze += (uint32_t)sizeof(USBD_HIDDescTypedef);
 801e7aa:	687b      	ldr	r3, [r7, #4]
 801e7ac:	681b      	ldr	r3, [r3, #0]
 801e7ae:	3309      	adds	r3, #9
 801e7b0:	001a      	movs	r2, r3
 801e7b2:	687b      	ldr	r3, [r7, #4]
 801e7b4:	601a      	str	r2, [r3, #0]

		if (pdev->Speed == USBD_HIGH_SPEED)
 801e7b6:	68fb      	ldr	r3, [r7, #12]
 801e7b8:	781b      	ldrb	r3, [r3, #0]
 801e7ba:	2b01      	cmp	r3, #1
 801e7bc:	d14e      	bne.n	801e85c <USBD_FrameWork_HID_Desc+0x454>
		{
			/* Append Endpoint descriptor to Configuration descriptor */
			__USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[0].add,
 801e7be:	687b      	ldr	r3, [r7, #4]
 801e7c0:	681a      	ldr	r2, [r3, #0]
 801e7c2:	68bb      	ldr	r3, [r7, #8]
 801e7c4:	18d3      	adds	r3, r2, r3
 801e7c6:	001a      	movs	r2, r3
 801e7c8:	4b5f      	ldr	r3, [pc, #380]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e7ca:	601a      	str	r2, [r3, #0]
 801e7cc:	4b5e      	ldr	r3, [pc, #376]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e7ce:	681b      	ldr	r3, [r3, #0]
 801e7d0:	2207      	movs	r2, #7
 801e7d2:	701a      	strb	r2, [r3, #0]
 801e7d4:	4b5c      	ldr	r3, [pc, #368]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e7d6:	681b      	ldr	r3, [r3, #0]
 801e7d8:	2205      	movs	r2, #5
 801e7da:	705a      	strb	r2, [r3, #1]
 801e7dc:	68fb      	ldr	r3, [r7, #12]
 801e7de:	685a      	ldr	r2, [r3, #4]
 801e7e0:	4b59      	ldr	r3, [pc, #356]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e7e2:	681b      	ldr	r3, [r3, #0]
 801e7e4:	68f9      	ldr	r1, [r7, #12]
 801e7e6:	2024      	movs	r0, #36	@ 0x24
 801e7e8:	245c      	movs	r4, #92	@ 0x5c
 801e7ea:	4362      	muls	r2, r4
 801e7ec:	188a      	adds	r2, r1, r2
 801e7ee:	1812      	adds	r2, r2, r0
 801e7f0:	7812      	ldrb	r2, [r2, #0]
 801e7f2:	709a      	strb	r2, [r3, #2]
 801e7f4:	4b54      	ldr	r3, [pc, #336]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e7f6:	681b      	ldr	r3, [r3, #0]
 801e7f8:	2203      	movs	r2, #3
 801e7fa:	70da      	strb	r2, [r3, #3]
 801e7fc:	68fb      	ldr	r3, [r7, #12]
 801e7fe:	685a      	ldr	r2, [r3, #4]
 801e800:	4b51      	ldr	r3, [pc, #324]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e802:	681b      	ldr	r3, [r3, #0]
 801e804:	68f9      	ldr	r1, [r7, #12]
 801e806:	205c      	movs	r0, #92	@ 0x5c
 801e808:	4342      	muls	r2, r0
 801e80a:	188a      	adds	r2, r1, r2
 801e80c:	3226      	adds	r2, #38	@ 0x26
 801e80e:	8812      	ldrh	r2, [r2, #0]
 801e810:	21ff      	movs	r1, #255	@ 0xff
 801e812:	4011      	ands	r1, r2
 801e814:	000c      	movs	r4, r1
 801e816:	7919      	ldrb	r1, [r3, #4]
 801e818:	2000      	movs	r0, #0
 801e81a:	4001      	ands	r1, r0
 801e81c:	1c08      	adds	r0, r1, #0
 801e81e:	1c21      	adds	r1, r4, #0
 801e820:	4301      	orrs	r1, r0
 801e822:	7119      	strb	r1, [r3, #4]
 801e824:	0a12      	lsrs	r2, r2, #8
 801e826:	b290      	uxth	r0, r2
 801e828:	795a      	ldrb	r2, [r3, #5]
 801e82a:	2100      	movs	r1, #0
 801e82c:	400a      	ands	r2, r1
 801e82e:	1c11      	adds	r1, r2, #0
 801e830:	1c02      	adds	r2, r0, #0
 801e832:	430a      	orrs	r2, r1
 801e834:	715a      	strb	r2, [r3, #5]
 801e836:	68fb      	ldr	r3, [r7, #12]
 801e838:	781b      	ldrb	r3, [r3, #0]
 801e83a:	2b01      	cmp	r3, #1
 801e83c:	d104      	bne.n	801e848 <USBD_FrameWork_HID_Desc+0x440>
 801e83e:	4b42      	ldr	r3, [pc, #264]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e840:	681b      	ldr	r3, [r3, #0]
 801e842:	2205      	movs	r2, #5
 801e844:	719a      	strb	r2, [r3, #6]
 801e846:	e003      	b.n	801e850 <USBD_FrameWork_HID_Desc+0x448>
 801e848:	4b3f      	ldr	r3, [pc, #252]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e84a:	681b      	ldr	r3, [r3, #0]
 801e84c:	2205      	movs	r2, #5
 801e84e:	719a      	strb	r2, [r3, #6]
 801e850:	687b      	ldr	r3, [r7, #4]
 801e852:	681b      	ldr	r3, [r3, #0]
 801e854:	1dda      	adds	r2, r3, #7
 801e856:	687b      	ldr	r3, [r7, #4]
 801e858:	601a      	str	r2, [r3, #0]
					(uint16_t)pdev->tclasslist[pdev->classId].Eps[0].size,
					USBD_HID_KEYBOARD_EPIN_HS_BINTERVAL,
					USBD_HID_KEYBOARD_EPIN_FS_BINTERVAL);
		}

		break;
 801e85a:	e04f      	b.n	801e8fc <USBD_FrameWork_HID_Desc+0x4f4>
			__USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[0].add,
 801e85c:	687b      	ldr	r3, [r7, #4]
 801e85e:	681a      	ldr	r2, [r3, #0]
 801e860:	68bb      	ldr	r3, [r7, #8]
 801e862:	18d3      	adds	r3, r2, r3
 801e864:	001a      	movs	r2, r3
 801e866:	4b38      	ldr	r3, [pc, #224]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e868:	601a      	str	r2, [r3, #0]
 801e86a:	4b37      	ldr	r3, [pc, #220]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e86c:	681b      	ldr	r3, [r3, #0]
 801e86e:	2207      	movs	r2, #7
 801e870:	701a      	strb	r2, [r3, #0]
 801e872:	4b35      	ldr	r3, [pc, #212]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e874:	681b      	ldr	r3, [r3, #0]
 801e876:	2205      	movs	r2, #5
 801e878:	705a      	strb	r2, [r3, #1]
 801e87a:	68fb      	ldr	r3, [r7, #12]
 801e87c:	685a      	ldr	r2, [r3, #4]
 801e87e:	4b32      	ldr	r3, [pc, #200]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e880:	681b      	ldr	r3, [r3, #0]
 801e882:	68f9      	ldr	r1, [r7, #12]
 801e884:	2024      	movs	r0, #36	@ 0x24
 801e886:	245c      	movs	r4, #92	@ 0x5c
 801e888:	4362      	muls	r2, r4
 801e88a:	188a      	adds	r2, r1, r2
 801e88c:	1812      	adds	r2, r2, r0
 801e88e:	7812      	ldrb	r2, [r2, #0]
 801e890:	709a      	strb	r2, [r3, #2]
 801e892:	4b2d      	ldr	r3, [pc, #180]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e894:	681b      	ldr	r3, [r3, #0]
 801e896:	2203      	movs	r2, #3
 801e898:	70da      	strb	r2, [r3, #3]
 801e89a:	68fb      	ldr	r3, [r7, #12]
 801e89c:	685a      	ldr	r2, [r3, #4]
 801e89e:	4b2a      	ldr	r3, [pc, #168]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e8a0:	681b      	ldr	r3, [r3, #0]
 801e8a2:	68f9      	ldr	r1, [r7, #12]
 801e8a4:	205c      	movs	r0, #92	@ 0x5c
 801e8a6:	4342      	muls	r2, r0
 801e8a8:	188a      	adds	r2, r1, r2
 801e8aa:	3226      	adds	r2, #38	@ 0x26
 801e8ac:	8812      	ldrh	r2, [r2, #0]
 801e8ae:	21ff      	movs	r1, #255	@ 0xff
 801e8b0:	4011      	ands	r1, r2
 801e8b2:	000c      	movs	r4, r1
 801e8b4:	7919      	ldrb	r1, [r3, #4]
 801e8b6:	2000      	movs	r0, #0
 801e8b8:	4001      	ands	r1, r0
 801e8ba:	1c08      	adds	r0, r1, #0
 801e8bc:	1c21      	adds	r1, r4, #0
 801e8be:	4301      	orrs	r1, r0
 801e8c0:	7119      	strb	r1, [r3, #4]
 801e8c2:	0a12      	lsrs	r2, r2, #8
 801e8c4:	b290      	uxth	r0, r2
 801e8c6:	795a      	ldrb	r2, [r3, #5]
 801e8c8:	2100      	movs	r1, #0
 801e8ca:	400a      	ands	r2, r1
 801e8cc:	1c11      	adds	r1, r2, #0
 801e8ce:	1c02      	adds	r2, r0, #0
 801e8d0:	430a      	orrs	r2, r1
 801e8d2:	715a      	strb	r2, [r3, #5]
 801e8d4:	68fb      	ldr	r3, [r7, #12]
 801e8d6:	781b      	ldrb	r3, [r3, #0]
 801e8d8:	2b01      	cmp	r3, #1
 801e8da:	d104      	bne.n	801e8e6 <USBD_FrameWork_HID_Desc+0x4de>
 801e8dc:	4b1a      	ldr	r3, [pc, #104]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e8de:	681b      	ldr	r3, [r3, #0]
 801e8e0:	2205      	movs	r2, #5
 801e8e2:	719a      	strb	r2, [r3, #6]
 801e8e4:	e003      	b.n	801e8ee <USBD_FrameWork_HID_Desc+0x4e6>
 801e8e6:	4b18      	ldr	r3, [pc, #96]	@ (801e948 <USBD_FrameWork_HID_Desc+0x540>)
 801e8e8:	681b      	ldr	r3, [r3, #0]
 801e8ea:	2205      	movs	r2, #5
 801e8ec:	719a      	strb	r2, [r3, #6]
 801e8ee:	687b      	ldr	r3, [r7, #4]
 801e8f0:	681b      	ldr	r3, [r3, #0]
 801e8f2:	1dda      	adds	r2, r3, #7
 801e8f4:	687b      	ldr	r3, [r7, #4]
 801e8f6:	601a      	str	r2, [r3, #0]
		break;
 801e8f8:	e000      	b.n	801e8fc <USBD_FrameWork_HID_Desc+0x4f4>

#endif /* USBD_HID_KEYBOARD_ACTIVATED == 1U */

	default:
		break;
 801e8fa:	46c0      	nop			@ (mov r8, r8)
	}

	/* Update Config Descriptor and IAD descriptor */
	((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 1U;
 801e8fc:	68bb      	ldr	r3, [r7, #8]
 801e8fe:	791a      	ldrb	r2, [r3, #4]
 801e900:	68bb      	ldr	r3, [r7, #8]
 801e902:	3201      	adds	r2, #1
 801e904:	b2d2      	uxtb	r2, r2
 801e906:	711a      	strb	r2, [r3, #4]
	((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 801e908:	687b      	ldr	r3, [r7, #4]
 801e90a:	681a      	ldr	r2, [r3, #0]
 801e90c:	68bb      	ldr	r3, [r7, #8]
 801e90e:	b292      	uxth	r2, r2
 801e910:	21ff      	movs	r1, #255	@ 0xff
 801e912:	4011      	ands	r1, r2
 801e914:	000c      	movs	r4, r1
 801e916:	7899      	ldrb	r1, [r3, #2]
 801e918:	2000      	movs	r0, #0
 801e91a:	4001      	ands	r1, r0
 801e91c:	1c08      	adds	r0, r1, #0
 801e91e:	1c21      	adds	r1, r4, #0
 801e920:	4301      	orrs	r1, r0
 801e922:	7099      	strb	r1, [r3, #2]
 801e924:	0a12      	lsrs	r2, r2, #8
 801e926:	b290      	uxth	r0, r2
 801e928:	78da      	ldrb	r2, [r3, #3]
 801e92a:	2100      	movs	r1, #0
 801e92c:	400a      	ands	r2, r1
 801e92e:	1c11      	adds	r1, r2, #0
 801e930:	1c02      	adds	r2, r0, #0
 801e932:	430a      	orrs	r2, r1
 801e934:	70da      	strb	r2, [r3, #3]

}
 801e936:	46c0      	nop			@ (mov r8, r8)
 801e938:	46bd      	mov	sp, r7
 801e93a:	b005      	add	sp, #20
 801e93c:	bd90      	pop	{r4, r7, pc}
 801e93e:	46c0      	nop			@ (mov r8, r8)
 801e940:	20011fd0 	.word	0x20011fd0
 801e944:	20011fd4 	.word	0x20011fd4
 801e948:	20011fd8 	.word	0x20011fd8

0801e94c <USBD_FrameWork_MSCDesc>:
  * @param  Sze: pointer to the current configuration descriptor size
  * @retval None
  */
static void  USBD_FrameWork_MSCDesc(USBD_DevClassHandleTypeDef *pdev,
                                    uint32_t pConf, uint32_t *Sze)
{
 801e94c:	b590      	push	{r4, r7, lr}
 801e94e:	b087      	sub	sp, #28
 801e950:	af00      	add	r7, sp, #0
 801e952:	60f8      	str	r0, [r7, #12]
 801e954:	60b9      	str	r1, [r7, #8]
 801e956:	607a      	str	r2, [r7, #4]
  USBD_IfDescTypedef       *pIfDesc;
  USBD_EpDescTypedef       *pEpDesc;

  /* Append MSC Interface descriptor */
  __USBD_FRAMEWORK_SET_IF((pdev->tclasslist[pdev->classId].Ifs[0]), (0U), \
 801e958:	687b      	ldr	r3, [r7, #4]
 801e95a:	681a      	ldr	r2, [r3, #0]
 801e95c:	68bb      	ldr	r3, [r7, #8]
 801e95e:	18d3      	adds	r3, r2, r3
 801e960:	617b      	str	r3, [r7, #20]
 801e962:	697b      	ldr	r3, [r7, #20]
 801e964:	2209      	movs	r2, #9
 801e966:	701a      	strb	r2, [r3, #0]
 801e968:	697b      	ldr	r3, [r7, #20]
 801e96a:	2204      	movs	r2, #4
 801e96c:	705a      	strb	r2, [r3, #1]
 801e96e:	68fb      	ldr	r3, [r7, #12]
 801e970:	685b      	ldr	r3, [r3, #4]
 801e972:	68fa      	ldr	r2, [r7, #12]
 801e974:	215a      	movs	r1, #90	@ 0x5a
 801e976:	205c      	movs	r0, #92	@ 0x5c
 801e978:	4343      	muls	r3, r0
 801e97a:	18d3      	adds	r3, r2, r3
 801e97c:	185b      	adds	r3, r3, r1
 801e97e:	781a      	ldrb	r2, [r3, #0]
 801e980:	697b      	ldr	r3, [r7, #20]
 801e982:	709a      	strb	r2, [r3, #2]
 801e984:	697b      	ldr	r3, [r7, #20]
 801e986:	2200      	movs	r2, #0
 801e988:	70da      	strb	r2, [r3, #3]
 801e98a:	68fb      	ldr	r3, [r7, #12]
 801e98c:	685b      	ldr	r3, [r3, #4]
 801e98e:	68fa      	ldr	r2, [r7, #12]
 801e990:	215c      	movs	r1, #92	@ 0x5c
 801e992:	434b      	muls	r3, r1
 801e994:	18d3      	adds	r3, r2, r3
 801e996:	331c      	adds	r3, #28
 801e998:	681b      	ldr	r3, [r3, #0]
 801e99a:	b2da      	uxtb	r2, r3
 801e99c:	697b      	ldr	r3, [r7, #20]
 801e99e:	711a      	strb	r2, [r3, #4]
 801e9a0:	697b      	ldr	r3, [r7, #20]
 801e9a2:	2208      	movs	r2, #8
 801e9a4:	715a      	strb	r2, [r3, #5]
 801e9a6:	697b      	ldr	r3, [r7, #20]
 801e9a8:	2206      	movs	r2, #6
 801e9aa:	719a      	strb	r2, [r3, #6]
 801e9ac:	697b      	ldr	r3, [r7, #20]
 801e9ae:	2250      	movs	r2, #80	@ 0x50
 801e9b0:	71da      	strb	r2, [r3, #7]
 801e9b2:	697b      	ldr	r3, [r7, #20]
 801e9b4:	2200      	movs	r2, #0
 801e9b6:	721a      	strb	r2, [r3, #8]
 801e9b8:	687b      	ldr	r3, [r7, #4]
 801e9ba:	681b      	ldr	r3, [r3, #0]
 801e9bc:	3309      	adds	r3, #9
 801e9be:	001a      	movs	r2, r3
 801e9c0:	687b      	ldr	r3, [r7, #4]
 801e9c2:	601a      	str	r2, [r3, #0]
                          (uint8_t)(pdev->tclasslist[pdev->classId].NumEps),
                          (0x08U), (0x06U), (0x50U), (0U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add),
 801e9c4:	687b      	ldr	r3, [r7, #4]
 801e9c6:	681a      	ldr	r2, [r3, #0]
 801e9c8:	68bb      	ldr	r3, [r7, #8]
 801e9ca:	18d3      	adds	r3, r2, r3
 801e9cc:	613b      	str	r3, [r7, #16]
 801e9ce:	693b      	ldr	r3, [r7, #16]
 801e9d0:	2207      	movs	r2, #7
 801e9d2:	701a      	strb	r2, [r3, #0]
 801e9d4:	693b      	ldr	r3, [r7, #16]
 801e9d6:	2205      	movs	r2, #5
 801e9d8:	705a      	strb	r2, [r3, #1]
 801e9da:	68fb      	ldr	r3, [r7, #12]
 801e9dc:	685b      	ldr	r3, [r3, #4]
 801e9de:	68fa      	ldr	r2, [r7, #12]
 801e9e0:	2124      	movs	r1, #36	@ 0x24
 801e9e2:	205c      	movs	r0, #92	@ 0x5c
 801e9e4:	4343      	muls	r3, r0
 801e9e6:	18d3      	adds	r3, r2, r3
 801e9e8:	185b      	adds	r3, r3, r1
 801e9ea:	781a      	ldrb	r2, [r3, #0]
 801e9ec:	693b      	ldr	r3, [r7, #16]
 801e9ee:	709a      	strb	r2, [r3, #2]
 801e9f0:	693b      	ldr	r3, [r7, #16]
 801e9f2:	2202      	movs	r2, #2
 801e9f4:	70da      	strb	r2, [r3, #3]
 801e9f6:	68fb      	ldr	r3, [r7, #12]
 801e9f8:	685b      	ldr	r3, [r3, #4]
 801e9fa:	68fa      	ldr	r2, [r7, #12]
 801e9fc:	215c      	movs	r1, #92	@ 0x5c
 801e9fe:	434b      	muls	r3, r1
 801ea00:	18d3      	adds	r3, r2, r3
 801ea02:	3326      	adds	r3, #38	@ 0x26
 801ea04:	881a      	ldrh	r2, [r3, #0]
 801ea06:	693b      	ldr	r3, [r7, #16]
 801ea08:	21ff      	movs	r1, #255	@ 0xff
 801ea0a:	4011      	ands	r1, r2
 801ea0c:	000c      	movs	r4, r1
 801ea0e:	7919      	ldrb	r1, [r3, #4]
 801ea10:	2000      	movs	r0, #0
 801ea12:	4001      	ands	r1, r0
 801ea14:	1c08      	adds	r0, r1, #0
 801ea16:	1c21      	adds	r1, r4, #0
 801ea18:	4301      	orrs	r1, r0
 801ea1a:	7119      	strb	r1, [r3, #4]
 801ea1c:	0a12      	lsrs	r2, r2, #8
 801ea1e:	b290      	uxth	r0, r2
 801ea20:	795a      	ldrb	r2, [r3, #5]
 801ea22:	2100      	movs	r1, #0
 801ea24:	400a      	ands	r2, r1
 801ea26:	1c11      	adds	r1, r2, #0
 801ea28:	1c02      	adds	r2, r0, #0
 801ea2a:	430a      	orrs	r2, r1
 801ea2c:	715a      	strb	r2, [r3, #5]
 801ea2e:	68fb      	ldr	r3, [r7, #12]
 801ea30:	781b      	ldrb	r3, [r3, #0]
 801ea32:	2b01      	cmp	r3, #1
 801ea34:	d103      	bne.n	801ea3e <USBD_FrameWork_MSCDesc+0xf2>
 801ea36:	693b      	ldr	r3, [r7, #16]
 801ea38:	2200      	movs	r2, #0
 801ea3a:	719a      	strb	r2, [r3, #6]
 801ea3c:	e002      	b.n	801ea44 <USBD_FrameWork_MSCDesc+0xf8>
 801ea3e:	693b      	ldr	r3, [r7, #16]
 801ea40:	2200      	movs	r2, #0
 801ea42:	719a      	strb	r2, [r3, #6]
 801ea44:	687b      	ldr	r3, [r7, #4]
 801ea46:	681b      	ldr	r3, [r3, #0]
 801ea48:	1dda      	adds	r2, r3, #7
 801ea4a:	687b      	ldr	r3, [r7, #4]
 801ea4c:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[0].size),
                          (0U), (0U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add),
 801ea4e:	687b      	ldr	r3, [r7, #4]
 801ea50:	681a      	ldr	r2, [r3, #0]
 801ea52:	68bb      	ldr	r3, [r7, #8]
 801ea54:	18d3      	adds	r3, r2, r3
 801ea56:	613b      	str	r3, [r7, #16]
 801ea58:	693b      	ldr	r3, [r7, #16]
 801ea5a:	2207      	movs	r2, #7
 801ea5c:	701a      	strb	r2, [r3, #0]
 801ea5e:	693b      	ldr	r3, [r7, #16]
 801ea60:	2205      	movs	r2, #5
 801ea62:	705a      	strb	r2, [r3, #1]
 801ea64:	68fb      	ldr	r3, [r7, #12]
 801ea66:	685b      	ldr	r3, [r3, #4]
 801ea68:	68fa      	ldr	r2, [r7, #12]
 801ea6a:	212a      	movs	r1, #42	@ 0x2a
 801ea6c:	205c      	movs	r0, #92	@ 0x5c
 801ea6e:	4343      	muls	r3, r0
 801ea70:	18d3      	adds	r3, r2, r3
 801ea72:	185b      	adds	r3, r3, r1
 801ea74:	781a      	ldrb	r2, [r3, #0]
 801ea76:	693b      	ldr	r3, [r7, #16]
 801ea78:	709a      	strb	r2, [r3, #2]
 801ea7a:	693b      	ldr	r3, [r7, #16]
 801ea7c:	2202      	movs	r2, #2
 801ea7e:	70da      	strb	r2, [r3, #3]
 801ea80:	68fb      	ldr	r3, [r7, #12]
 801ea82:	685b      	ldr	r3, [r3, #4]
 801ea84:	68fa      	ldr	r2, [r7, #12]
 801ea86:	215c      	movs	r1, #92	@ 0x5c
 801ea88:	434b      	muls	r3, r1
 801ea8a:	18d3      	adds	r3, r2, r3
 801ea8c:	332c      	adds	r3, #44	@ 0x2c
 801ea8e:	881a      	ldrh	r2, [r3, #0]
 801ea90:	693b      	ldr	r3, [r7, #16]
 801ea92:	21ff      	movs	r1, #255	@ 0xff
 801ea94:	4011      	ands	r1, r2
 801ea96:	000c      	movs	r4, r1
 801ea98:	7919      	ldrb	r1, [r3, #4]
 801ea9a:	2000      	movs	r0, #0
 801ea9c:	4001      	ands	r1, r0
 801ea9e:	1c08      	adds	r0, r1, #0
 801eaa0:	1c21      	adds	r1, r4, #0
 801eaa2:	4301      	orrs	r1, r0
 801eaa4:	7119      	strb	r1, [r3, #4]
 801eaa6:	0a12      	lsrs	r2, r2, #8
 801eaa8:	b290      	uxth	r0, r2
 801eaaa:	795a      	ldrb	r2, [r3, #5]
 801eaac:	2100      	movs	r1, #0
 801eaae:	400a      	ands	r2, r1
 801eab0:	1c11      	adds	r1, r2, #0
 801eab2:	1c02      	adds	r2, r0, #0
 801eab4:	430a      	orrs	r2, r1
 801eab6:	715a      	strb	r2, [r3, #5]
 801eab8:	68fb      	ldr	r3, [r7, #12]
 801eaba:	781b      	ldrb	r3, [r3, #0]
 801eabc:	2b01      	cmp	r3, #1
 801eabe:	d103      	bne.n	801eac8 <USBD_FrameWork_MSCDesc+0x17c>
 801eac0:	693b      	ldr	r3, [r7, #16]
 801eac2:	2200      	movs	r2, #0
 801eac4:	719a      	strb	r2, [r3, #6]
 801eac6:	e002      	b.n	801eace <USBD_FrameWork_MSCDesc+0x182>
 801eac8:	693b      	ldr	r3, [r7, #16]
 801eaca:	2200      	movs	r2, #0
 801eacc:	719a      	strb	r2, [r3, #6]
 801eace:	687b      	ldr	r3, [r7, #4]
 801ead0:	681b      	ldr	r3, [r3, #0]
 801ead2:	1dda      	adds	r2, r3, #7
 801ead4:	687b      	ldr	r3, [r7, #4]
 801ead6:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[1].size),
                          (0U), (0U));

  /* Update Config Descriptor and IAD descriptor */
  ((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 1U;
 801ead8:	68bb      	ldr	r3, [r7, #8]
 801eada:	791a      	ldrb	r2, [r3, #4]
 801eadc:	68bb      	ldr	r3, [r7, #8]
 801eade:	3201      	adds	r2, #1
 801eae0:	b2d2      	uxtb	r2, r2
 801eae2:	711a      	strb	r2, [r3, #4]
  ((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 801eae4:	687b      	ldr	r3, [r7, #4]
 801eae6:	681a      	ldr	r2, [r3, #0]
 801eae8:	68bb      	ldr	r3, [r7, #8]
 801eaea:	b292      	uxth	r2, r2
 801eaec:	21ff      	movs	r1, #255	@ 0xff
 801eaee:	4011      	ands	r1, r2
 801eaf0:	000c      	movs	r4, r1
 801eaf2:	7899      	ldrb	r1, [r3, #2]
 801eaf4:	2000      	movs	r0, #0
 801eaf6:	4001      	ands	r1, r0
 801eaf8:	1c08      	adds	r0, r1, #0
 801eafa:	1c21      	adds	r1, r4, #0
 801eafc:	4301      	orrs	r1, r0
 801eafe:	7099      	strb	r1, [r3, #2]
 801eb00:	0a12      	lsrs	r2, r2, #8
 801eb02:	b290      	uxth	r0, r2
 801eb04:	78da      	ldrb	r2, [r3, #3]
 801eb06:	2100      	movs	r1, #0
 801eb08:	400a      	ands	r2, r1
 801eb0a:	1c11      	adds	r1, r2, #0
 801eb0c:	1c02      	adds	r2, r0, #0
 801eb0e:	430a      	orrs	r2, r1
 801eb10:	70da      	strb	r2, [r3, #3]
}
 801eb12:	46c0      	nop			@ (mov r8, r8)
 801eb14:	46bd      	mov	sp, r7
 801eb16:	b007      	add	sp, #28
 801eb18:	bd90      	pop	{r4, r7, pc}
	...

0801eb1c <malloc>:
 801eb1c:	b510      	push	{r4, lr}
 801eb1e:	4b03      	ldr	r3, [pc, #12]	@ (801eb2c <malloc+0x10>)
 801eb20:	0001      	movs	r1, r0
 801eb22:	6818      	ldr	r0, [r3, #0]
 801eb24:	f000 f826 	bl	801eb74 <_malloc_r>
 801eb28:	bd10      	pop	{r4, pc}
 801eb2a:	46c0      	nop			@ (mov r8, r8)
 801eb2c:	20000204 	.word	0x20000204

0801eb30 <sbrk_aligned>:
 801eb30:	b570      	push	{r4, r5, r6, lr}
 801eb32:	4e0f      	ldr	r6, [pc, #60]	@ (801eb70 <sbrk_aligned+0x40>)
 801eb34:	000d      	movs	r5, r1
 801eb36:	6831      	ldr	r1, [r6, #0]
 801eb38:	0004      	movs	r4, r0
 801eb3a:	2900      	cmp	r1, #0
 801eb3c:	d102      	bne.n	801eb44 <sbrk_aligned+0x14>
 801eb3e:	f000 f8b1 	bl	801eca4 <_sbrk_r>
 801eb42:	6030      	str	r0, [r6, #0]
 801eb44:	0029      	movs	r1, r5
 801eb46:	0020      	movs	r0, r4
 801eb48:	f000 f8ac 	bl	801eca4 <_sbrk_r>
 801eb4c:	1c43      	adds	r3, r0, #1
 801eb4e:	d103      	bne.n	801eb58 <sbrk_aligned+0x28>
 801eb50:	2501      	movs	r5, #1
 801eb52:	426d      	negs	r5, r5
 801eb54:	0028      	movs	r0, r5
 801eb56:	bd70      	pop	{r4, r5, r6, pc}
 801eb58:	2303      	movs	r3, #3
 801eb5a:	1cc5      	adds	r5, r0, #3
 801eb5c:	439d      	bics	r5, r3
 801eb5e:	42a8      	cmp	r0, r5
 801eb60:	d0f8      	beq.n	801eb54 <sbrk_aligned+0x24>
 801eb62:	1a29      	subs	r1, r5, r0
 801eb64:	0020      	movs	r0, r4
 801eb66:	f000 f89d 	bl	801eca4 <_sbrk_r>
 801eb6a:	3001      	adds	r0, #1
 801eb6c:	d1f2      	bne.n	801eb54 <sbrk_aligned+0x24>
 801eb6e:	e7ef      	b.n	801eb50 <sbrk_aligned+0x20>
 801eb70:	20011fdc 	.word	0x20011fdc

0801eb74 <_malloc_r>:
 801eb74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801eb76:	2203      	movs	r2, #3
 801eb78:	1ccb      	adds	r3, r1, #3
 801eb7a:	4393      	bics	r3, r2
 801eb7c:	3308      	adds	r3, #8
 801eb7e:	0005      	movs	r5, r0
 801eb80:	001f      	movs	r7, r3
 801eb82:	2b0c      	cmp	r3, #12
 801eb84:	d234      	bcs.n	801ebf0 <_malloc_r+0x7c>
 801eb86:	270c      	movs	r7, #12
 801eb88:	42b9      	cmp	r1, r7
 801eb8a:	d833      	bhi.n	801ebf4 <_malloc_r+0x80>
 801eb8c:	0028      	movs	r0, r5
 801eb8e:	f000 f871 	bl	801ec74 <__malloc_lock>
 801eb92:	4e37      	ldr	r6, [pc, #220]	@ (801ec70 <_malloc_r+0xfc>)
 801eb94:	6833      	ldr	r3, [r6, #0]
 801eb96:	001c      	movs	r4, r3
 801eb98:	2c00      	cmp	r4, #0
 801eb9a:	d12f      	bne.n	801ebfc <_malloc_r+0x88>
 801eb9c:	0039      	movs	r1, r7
 801eb9e:	0028      	movs	r0, r5
 801eba0:	f7ff ffc6 	bl	801eb30 <sbrk_aligned>
 801eba4:	0004      	movs	r4, r0
 801eba6:	1c43      	adds	r3, r0, #1
 801eba8:	d15f      	bne.n	801ec6a <_malloc_r+0xf6>
 801ebaa:	6834      	ldr	r4, [r6, #0]
 801ebac:	9400      	str	r4, [sp, #0]
 801ebae:	9b00      	ldr	r3, [sp, #0]
 801ebb0:	2b00      	cmp	r3, #0
 801ebb2:	d14a      	bne.n	801ec4a <_malloc_r+0xd6>
 801ebb4:	2c00      	cmp	r4, #0
 801ebb6:	d052      	beq.n	801ec5e <_malloc_r+0xea>
 801ebb8:	6823      	ldr	r3, [r4, #0]
 801ebba:	0028      	movs	r0, r5
 801ebbc:	18e3      	adds	r3, r4, r3
 801ebbe:	9900      	ldr	r1, [sp, #0]
 801ebc0:	9301      	str	r3, [sp, #4]
 801ebc2:	f000 f86f 	bl	801eca4 <_sbrk_r>
 801ebc6:	9b01      	ldr	r3, [sp, #4]
 801ebc8:	4283      	cmp	r3, r0
 801ebca:	d148      	bne.n	801ec5e <_malloc_r+0xea>
 801ebcc:	6823      	ldr	r3, [r4, #0]
 801ebce:	0028      	movs	r0, r5
 801ebd0:	1aff      	subs	r7, r7, r3
 801ebd2:	0039      	movs	r1, r7
 801ebd4:	f7ff ffac 	bl	801eb30 <sbrk_aligned>
 801ebd8:	3001      	adds	r0, #1
 801ebda:	d040      	beq.n	801ec5e <_malloc_r+0xea>
 801ebdc:	6823      	ldr	r3, [r4, #0]
 801ebde:	19db      	adds	r3, r3, r7
 801ebe0:	6023      	str	r3, [r4, #0]
 801ebe2:	6833      	ldr	r3, [r6, #0]
 801ebe4:	685a      	ldr	r2, [r3, #4]
 801ebe6:	2a00      	cmp	r2, #0
 801ebe8:	d133      	bne.n	801ec52 <_malloc_r+0xde>
 801ebea:	9b00      	ldr	r3, [sp, #0]
 801ebec:	6033      	str	r3, [r6, #0]
 801ebee:	e019      	b.n	801ec24 <_malloc_r+0xb0>
 801ebf0:	2b00      	cmp	r3, #0
 801ebf2:	dac9      	bge.n	801eb88 <_malloc_r+0x14>
 801ebf4:	230c      	movs	r3, #12
 801ebf6:	602b      	str	r3, [r5, #0]
 801ebf8:	2000      	movs	r0, #0
 801ebfa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801ebfc:	6821      	ldr	r1, [r4, #0]
 801ebfe:	1bc9      	subs	r1, r1, r7
 801ec00:	d420      	bmi.n	801ec44 <_malloc_r+0xd0>
 801ec02:	290b      	cmp	r1, #11
 801ec04:	d90a      	bls.n	801ec1c <_malloc_r+0xa8>
 801ec06:	19e2      	adds	r2, r4, r7
 801ec08:	6027      	str	r7, [r4, #0]
 801ec0a:	42a3      	cmp	r3, r4
 801ec0c:	d104      	bne.n	801ec18 <_malloc_r+0xa4>
 801ec0e:	6032      	str	r2, [r6, #0]
 801ec10:	6863      	ldr	r3, [r4, #4]
 801ec12:	6011      	str	r1, [r2, #0]
 801ec14:	6053      	str	r3, [r2, #4]
 801ec16:	e005      	b.n	801ec24 <_malloc_r+0xb0>
 801ec18:	605a      	str	r2, [r3, #4]
 801ec1a:	e7f9      	b.n	801ec10 <_malloc_r+0x9c>
 801ec1c:	6862      	ldr	r2, [r4, #4]
 801ec1e:	42a3      	cmp	r3, r4
 801ec20:	d10e      	bne.n	801ec40 <_malloc_r+0xcc>
 801ec22:	6032      	str	r2, [r6, #0]
 801ec24:	0028      	movs	r0, r5
 801ec26:	f000 f82d 	bl	801ec84 <__malloc_unlock>
 801ec2a:	0020      	movs	r0, r4
 801ec2c:	2207      	movs	r2, #7
 801ec2e:	300b      	adds	r0, #11
 801ec30:	1d23      	adds	r3, r4, #4
 801ec32:	4390      	bics	r0, r2
 801ec34:	1ac2      	subs	r2, r0, r3
 801ec36:	4298      	cmp	r0, r3
 801ec38:	d0df      	beq.n	801ebfa <_malloc_r+0x86>
 801ec3a:	1a1b      	subs	r3, r3, r0
 801ec3c:	50a3      	str	r3, [r4, r2]
 801ec3e:	e7dc      	b.n	801ebfa <_malloc_r+0x86>
 801ec40:	605a      	str	r2, [r3, #4]
 801ec42:	e7ef      	b.n	801ec24 <_malloc_r+0xb0>
 801ec44:	0023      	movs	r3, r4
 801ec46:	6864      	ldr	r4, [r4, #4]
 801ec48:	e7a6      	b.n	801eb98 <_malloc_r+0x24>
 801ec4a:	9c00      	ldr	r4, [sp, #0]
 801ec4c:	6863      	ldr	r3, [r4, #4]
 801ec4e:	9300      	str	r3, [sp, #0]
 801ec50:	e7ad      	b.n	801ebae <_malloc_r+0x3a>
 801ec52:	001a      	movs	r2, r3
 801ec54:	685b      	ldr	r3, [r3, #4]
 801ec56:	42a3      	cmp	r3, r4
 801ec58:	d1fb      	bne.n	801ec52 <_malloc_r+0xde>
 801ec5a:	2300      	movs	r3, #0
 801ec5c:	e7da      	b.n	801ec14 <_malloc_r+0xa0>
 801ec5e:	230c      	movs	r3, #12
 801ec60:	0028      	movs	r0, r5
 801ec62:	602b      	str	r3, [r5, #0]
 801ec64:	f000 f80e 	bl	801ec84 <__malloc_unlock>
 801ec68:	e7c6      	b.n	801ebf8 <_malloc_r+0x84>
 801ec6a:	6007      	str	r7, [r0, #0]
 801ec6c:	e7da      	b.n	801ec24 <_malloc_r+0xb0>
 801ec6e:	46c0      	nop			@ (mov r8, r8)
 801ec70:	20011fe0 	.word	0x20011fe0

0801ec74 <__malloc_lock>:
 801ec74:	b510      	push	{r4, lr}
 801ec76:	4802      	ldr	r0, [pc, #8]	@ (801ec80 <__malloc_lock+0xc>)
 801ec78:	f000 f850 	bl	801ed1c <__retarget_lock_acquire_recursive>
 801ec7c:	bd10      	pop	{r4, pc}
 801ec7e:	46c0      	nop			@ (mov r8, r8)
 801ec80:	20012120 	.word	0x20012120

0801ec84 <__malloc_unlock>:
 801ec84:	b510      	push	{r4, lr}
 801ec86:	4802      	ldr	r0, [pc, #8]	@ (801ec90 <__malloc_unlock+0xc>)
 801ec88:	f000 f849 	bl	801ed1e <__retarget_lock_release_recursive>
 801ec8c:	bd10      	pop	{r4, pc}
 801ec8e:	46c0      	nop			@ (mov r8, r8)
 801ec90:	20012120 	.word	0x20012120

0801ec94 <memset>:
 801ec94:	0003      	movs	r3, r0
 801ec96:	1882      	adds	r2, r0, r2
 801ec98:	4293      	cmp	r3, r2
 801ec9a:	d100      	bne.n	801ec9e <memset+0xa>
 801ec9c:	4770      	bx	lr
 801ec9e:	7019      	strb	r1, [r3, #0]
 801eca0:	3301      	adds	r3, #1
 801eca2:	e7f9      	b.n	801ec98 <memset+0x4>

0801eca4 <_sbrk_r>:
 801eca4:	2300      	movs	r3, #0
 801eca6:	b570      	push	{r4, r5, r6, lr}
 801eca8:	4d06      	ldr	r5, [pc, #24]	@ (801ecc4 <_sbrk_r+0x20>)
 801ecaa:	0004      	movs	r4, r0
 801ecac:	0008      	movs	r0, r1
 801ecae:	602b      	str	r3, [r5, #0]
 801ecb0:	f7e8 feb6 	bl	8007a20 <_sbrk>
 801ecb4:	1c43      	adds	r3, r0, #1
 801ecb6:	d103      	bne.n	801ecc0 <_sbrk_r+0x1c>
 801ecb8:	682b      	ldr	r3, [r5, #0]
 801ecba:	2b00      	cmp	r3, #0
 801ecbc:	d000      	beq.n	801ecc0 <_sbrk_r+0x1c>
 801ecbe:	6023      	str	r3, [r4, #0]
 801ecc0:	bd70      	pop	{r4, r5, r6, pc}
 801ecc2:	46c0      	nop			@ (mov r8, r8)
 801ecc4:	2001211c 	.word	0x2001211c

0801ecc8 <__errno>:
 801ecc8:	4b01      	ldr	r3, [pc, #4]	@ (801ecd0 <__errno+0x8>)
 801ecca:	6818      	ldr	r0, [r3, #0]
 801eccc:	4770      	bx	lr
 801ecce:	46c0      	nop			@ (mov r8, r8)
 801ecd0:	20000204 	.word	0x20000204

0801ecd4 <__libc_init_array>:
 801ecd4:	b570      	push	{r4, r5, r6, lr}
 801ecd6:	2600      	movs	r6, #0
 801ecd8:	4c0c      	ldr	r4, [pc, #48]	@ (801ed0c <__libc_init_array+0x38>)
 801ecda:	4d0d      	ldr	r5, [pc, #52]	@ (801ed10 <__libc_init_array+0x3c>)
 801ecdc:	1b64      	subs	r4, r4, r5
 801ecde:	10a4      	asrs	r4, r4, #2
 801ece0:	42a6      	cmp	r6, r4
 801ece2:	d109      	bne.n	801ecf8 <__libc_init_array+0x24>
 801ece4:	2600      	movs	r6, #0
 801ece6:	f000 f835 	bl	801ed54 <_init>
 801ecea:	4c0a      	ldr	r4, [pc, #40]	@ (801ed14 <__libc_init_array+0x40>)
 801ecec:	4d0a      	ldr	r5, [pc, #40]	@ (801ed18 <__libc_init_array+0x44>)
 801ecee:	1b64      	subs	r4, r4, r5
 801ecf0:	10a4      	asrs	r4, r4, #2
 801ecf2:	42a6      	cmp	r6, r4
 801ecf4:	d105      	bne.n	801ed02 <__libc_init_array+0x2e>
 801ecf6:	bd70      	pop	{r4, r5, r6, pc}
 801ecf8:	00b3      	lsls	r3, r6, #2
 801ecfa:	58eb      	ldr	r3, [r5, r3]
 801ecfc:	4798      	blx	r3
 801ecfe:	3601      	adds	r6, #1
 801ed00:	e7ee      	b.n	801ece0 <__libc_init_array+0xc>
 801ed02:	00b3      	lsls	r3, r6, #2
 801ed04:	58eb      	ldr	r3, [r5, r3]
 801ed06:	4798      	blx	r3
 801ed08:	3601      	adds	r6, #1
 801ed0a:	e7f2      	b.n	801ecf2 <__libc_init_array+0x1e>
 801ed0c:	0801f32c 	.word	0x0801f32c
 801ed10:	0801f32c 	.word	0x0801f32c
 801ed14:	0801f330 	.word	0x0801f330
 801ed18:	0801f32c 	.word	0x0801f32c

0801ed1c <__retarget_lock_acquire_recursive>:
 801ed1c:	4770      	bx	lr

0801ed1e <__retarget_lock_release_recursive>:
 801ed1e:	4770      	bx	lr

0801ed20 <__aeabi_memcpy>:
 801ed20:	b510      	push	{r4, lr}
 801ed22:	f000 f80d 	bl	801ed40 <memcpy>
 801ed26:	bd10      	pop	{r4, pc}

0801ed28 <__aeabi_memset>:
 801ed28:	000b      	movs	r3, r1
 801ed2a:	b510      	push	{r4, lr}
 801ed2c:	0011      	movs	r1, r2
 801ed2e:	001a      	movs	r2, r3
 801ed30:	f7ff ffb0 	bl	801ec94 <memset>
 801ed34:	bd10      	pop	{r4, pc}

0801ed36 <__aeabi_memclr>:
 801ed36:	b510      	push	{r4, lr}
 801ed38:	2200      	movs	r2, #0
 801ed3a:	f7ff fff5 	bl	801ed28 <__aeabi_memset>
 801ed3e:	bd10      	pop	{r4, pc}

0801ed40 <memcpy>:
 801ed40:	2300      	movs	r3, #0
 801ed42:	b510      	push	{r4, lr}
 801ed44:	429a      	cmp	r2, r3
 801ed46:	d100      	bne.n	801ed4a <memcpy+0xa>
 801ed48:	bd10      	pop	{r4, pc}
 801ed4a:	5ccc      	ldrb	r4, [r1, r3]
 801ed4c:	54c4      	strb	r4, [r0, r3]
 801ed4e:	3301      	adds	r3, #1
 801ed50:	e7f8      	b.n	801ed44 <memcpy+0x4>
	...

0801ed54 <_init>:
 801ed54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ed56:	46c0      	nop			@ (mov r8, r8)
 801ed58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ed5a:	bc08      	pop	{r3}
 801ed5c:	469e      	mov	lr, r3
 801ed5e:	4770      	bx	lr

0801ed60 <_fini>:
 801ed60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ed62:	46c0      	nop			@ (mov r8, r8)
 801ed64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ed66:	bc08      	pop	{r3}
 801ed68:	469e      	mov	lr, r3
 801ed6a:	4770      	bx	lr
