Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 859d59f8409a4e59aec9ba1dce0e6817 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Mul_4x3_behav xil_defaultlib.tb_Mul_4x3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 7 for port 'C' [D:/DL/H2/A1/tb_Mul_4x3.v:8]
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'A' [D:/DL/H2/A1/Mul_4x3.v:65]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C0' [D:/DL/H2/A1/Mul_4x3.v:67]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C0' [D:/DL/H2/A1/Mul_4x3.v:74]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/DL/H2/A1/Mul_4x3.v:65]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/DL/H2/H2/H2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/DL/H2/H2/H2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ripple_carry_4_bit_adder
Compiling module xil_defaultlib.Mul_4x3
Compiling module xil_defaultlib.tb_Mul_4x3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Mul_4x3_behav
