============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.27 - v14.20-s064_1
  Generated on:           Nov 25 2022  02:38:13 pm
  Module:                 adaptive_filter
  Technology library:     D_CELLS_HD_LP5MOS_slow_1_62V_175C 4.0.0
  Operating conditions:   slow_1_62V_175C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin               Type       Fanout  Load Slew Delay Arrival   
                                             (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------
(clock clk)             launch                                     0 R 
mult_coeff_1_reg[2]/C                                0             0 R 
mult_coeff_1_reg[2]/Q   DFRQHDX2         66 584.5 2347 +2242    2242 R 
mul_186_52/A[2] 
  g2552/B                                                 +0    2242   
  g2552/S               HAHDX0            2  21.6  422 +1306    3548 R 
  g2551/A                                                 +0    3548   
  g2551/Q               INHDX1           15 120.8  887  +864    4412 F 
  g2522/A                                                 +0    4412   
  g2522/Q               AND2HDX1         15 121.6  593  +931    5343 F 
  g2509/B                                                 +0    5343   
  g2509/Q               NA2I1HDX1         1  12.9  316  +425    5767 R 
  g2495/C                                                 +0    5768   
  g2495/Q               NA22HDX1          1  13.2  191  +229    5997 F 
  g2476/A                                                 +0    5997   
  g2476/S               HAHDX0            1  19.2  259  +701    6698 F 
  g2460/CI                                                +0    6698   
  g2460/CO              FAHDX0            1  21.8  297  +720    7418 F 
  g2447/CI                                                +0    7418   
  g2447/CO              FAHDX1            1  19.2  226  +650    8068 F 
  g2431/CI                                                +0    8068   
  g2431/CO              FAHDX0            1  21.8  299  +708    8776 F 
  g2426/CI                                                +0    8776   
  g2426/CO              FAHDX1            1  19.2  225  +650    9427 F 
  g2425/CI                                                +0    9427   
  g2425/S               FAHDX0            1  13.2  308  +911   10338 R 
mul_186_52/Z[7] 
inc_ADD_UNS_OP_2/A[5] 
  g143/B                                                  +0   10338   
  g143/S                HAHDX0            1  18.4  354  +777   11115 R 
inc_ADD_UNS_OP_2/Z[5] 
csa_tree_add_208_53_groupi/in_4[6] 
  g2128/B                                                 +0   11115   
  g2128/S               FAHDX0            2  20.6  422 +1094   12209 R 
  g2157/C                                                 +0   12209   
  g2157/Q               EO3HDX1           1  19.2  365  +998   13207 F 
  g2068/CI                                                +0   13207   
  g2068/CO              FAHDX0            1  21.8  298  +760   13967 F 
  g2067/CI                                                +0   13967   
  g2067/CO              FAHDX1            1  21.8  241  +668   14635 F 
  g2066/CI                                                +0   14635   
  g2066/CO              FAHDX1            1  21.8  241  +647   15282 F 
  g2065/CI                                                +0   15282   
  g2065/CO              FAHDX1            1  21.8  241  +647   15929 F 
  g2064/CI                                                +0   15929   
  g2064/CO              FAHDX1            1  19.2  224  +629   16558 F 
  g2063/CI                                                +0   16558   
  g2063/CO              FAHDX0            1  19.2  276  +684   17243 F 
  g2062/CI                                                +0   17243   
  g2062/CO              FAHDX0            1  19.2  276  +704   17947 F 
  g2061/CI                                                +0   17947   
  g2061/CO              FAHDX0            1  19.2  276  +704   18650 F 
  g2060/CI                                                +0   18651   
  g2060/CO              FAHDX0            1  19.2  276  +704   19354 F 
  g2059/CI                                                +0   19354   
  g2059/CO              FAHDX0            1  19.2  276  +704   20058 F 
  g2058/CI                                                +0   20058   
  g2058/CO              FAHDX0            2  23.3  311  +740   20798 F 
  g2057/A                                                 +0   20798   
  g2057/Q               INHDX1            1  10.3  165  +204   21002 R 
  g2055/CI                                                +0   21003   
  g2055/CO              CAGHDX0           2  20.7  399  +546   21548 R 
  g2156/C                                                 +0   21548   
  g2156/Q               EN3HDX1           3  30.0  858 +1179   22727 R 
csa_tree_add_208_53_groupi/out_0[18] 
g6898/A                                                   +0   22727   
g6898/Q                 NA2HDX1           3  28.4  687  +475   23202 F 
g6530/C                                                   +0   23202   
g6530/Q                 NO3I1HDX0         1  10.0  768  +845   24048 R 
g6525/C                                                   +0   24048   
g6525/Q                 AO211HDX0         1  10.0  279  +480   24528 R 
m_tdata_reg[13]/D       DFRQHDX1                          +0   24528   
m_tdata_reg[13]/C       setup                        0  +211   24740 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                25000 R 
                        uncertainty                     -250   24750 R 
-----------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :      10ps 
Start-point  : mult_coeff_1_reg[2]/C
End-point    : m_tdata_reg[13]/D
