#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001506180 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_00000000014f80b0 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0000000001590800_0 .var "Clk", 0 0;
v000000000158f720_0 .var "Reset", 0 0;
v000000000158f680_0 .var "Start", 0 0;
v000000000158fe00_0 .var "address", 26 0;
v0000000001590260_0 .var/i "counter", 31 0;
v000000000158fea0_0 .net "cpu_mem_addr", 31 0, L_000000000158d600;  1 drivers
v000000000158ff40_0 .net "cpu_mem_data", 255 0, L_00000000015e98e0;  1 drivers
v000000000158ffe0_0 .net "cpu_mem_enable", 0 0, L_00000000015e8e60;  1 drivers
v0000000001590080_0 .net "cpu_mem_write", 0 0, L_00000000015e96b0;  1 drivers
v0000000001590120_0 .var "flag", 0 0;
v00000000015908a0_0 .var/i "i", 31 0;
v00000000015901c0_0 .var "index", 3 0;
v000000000158f2c0_0 .var/i "j", 31 0;
v000000000158f360_0 .net "mem_cpu_ack", 0 0, L_00000000015e92c0;  1 drivers
v000000000158f400_0 .net "mem_cpu_data", 255 0, v000000000158fb80_0;  1 drivers
v000000000158e460_0 .var/i "outfile", 31 0;
v000000000158d240_0 .var/i "outfile2", 31 0;
v000000000158f220_0 .var "tag", 24 0;
S_0000000001523d50 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0000000001506180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
L_00000000014e8550 .functor OR 1, v000000000157c600_0, L_00000000014e7d70, C4<0>, C4<0>;
v000000000158b2c0_0 .net "IFID_addr_o", 31 0, v000000000157f330_0;  1 drivers
v000000000158c580_0 .net "IFID_inst_o", 31 0, v000000000157f6f0_0;  1 drivers
v000000000158b040_0 .net "MemStall", 0 0, L_00000000014e7d70;  1 drivers
v000000000158c080_0 .net "PC_addr", 31 0, v0000000001584630_0;  1 drivers
v000000000158af00_0 .net *"_ivl_20", 6 0, L_000000000158e1e0;  1 drivers
v000000000158c120_0 .net *"_ivl_22", 2 0, L_000000000158e280;  1 drivers
v000000000158aaa0_0 .net *"_ivl_5", 30 0, L_000000000158ebe0;  1 drivers
L_0000000001590b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000158c260_0 .net *"_ivl_7", 0 0, L_0000000001590b50;  1 drivers
v000000000158c620_0 .net "clk_i", 0 0, v0000000001590800_0;  1 drivers
v000000000158b220_0 .net "mem_ack_i", 0 0, L_00000000015e92c0;  alias, 1 drivers
v000000000158c1c0_0 .net "mem_addr_o", 31 0, L_000000000158d600;  alias, 1 drivers
v000000000158c300_0 .net "mem_data_i", 255 0, v000000000158fb80_0;  alias, 1 drivers
v000000000158c3a0_0 .net "mem_data_o", 255 0, L_00000000015e98e0;  alias, 1 drivers
v000000000158c6c0_0 .net "mem_enable_o", 0 0, L_00000000015e8e60;  alias, 1 drivers
v000000000158c8a0_0 .net "mem_write_o", 0 0, L_00000000015e96b0;  alias, 1 drivers
v00000000015904e0_0 .net "rst_i", 0 0, v000000000158f720_0;  1 drivers
v000000000158f4a0_0 .net "start_i", 0 0, v000000000158f680_0;  1 drivers
L_000000000158d1a0 .concat [ 1 31 0 0], L_0000000001590b50, L_000000000158ebe0;
L_000000000158de20 .part v000000000157f6f0_0, 15, 5;
L_000000000158dec0 .part v000000000157f6f0_0, 20, 5;
L_000000000158cc00 .part v000000000157f6f0_0, 15, 5;
L_000000000158ce80 .part v000000000157f6f0_0, 20, 5;
L_000000000158dc40 .part v000000000157f6f0_0, 0, 7;
L_000000000158e1e0 .part v000000000157f6f0_0, 25, 7;
L_000000000158e280 .part v000000000157f6f0_0, 12, 3;
L_000000000158e320 .concat [ 3 7 0 0], L_000000000158e280, L_000000000158e1e0;
L_000000000158da60 .part v000000000157f6f0_0, 15, 5;
L_000000000158e780 .part v000000000157f6f0_0, 20, 5;
L_000000000158d7e0 .part v000000000157f6f0_0, 7, 5;
S_0000000001524400 .scope module, "ALU" "ALU" 3 199, 4 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v00000000014f3e40_0 .net "ALUCtrl_i", 3 0, v00000000014f40c0_0;  1 drivers
v00000000014f3d00_0 .net "Zero_o", 0 0, L_000000000158d2e0;  1 drivers
v00000000014f3da0_0 .net *"_ivl_0", 0 0, L_000000000158dba0;  1 drivers
L_0000000001590e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000014f43e0_0 .net/2s *"_ivl_2", 1 0, L_0000000001590e20;  1 drivers
L_0000000001590e68 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000014f4480_0 .net/2s *"_ivl_4", 1 0, L_0000000001590e68;  1 drivers
v00000000014f4c00_0 .net *"_ivl_6", 1 0, L_000000000158cf20;  1 drivers
v00000000014f3ee0_0 .net/s "data1_i", 31 0, v0000000001584e50_0;  1 drivers
v00000000014f4020_0 .net/s "data2_i", 31 0, L_000000000158db00;  1 drivers
v00000000014f4840_0 .var "data_o", 31 0;
E_00000000014f82b0 .event edge, v00000000014f3e40_0, v00000000014f4020_0, v00000000014f3ee0_0;
L_000000000158dba0 .cmp/eq 32, v0000000001584e50_0, L_000000000158db00;
L_000000000158cf20 .functor MUXZ 2, L_0000000001590e68, L_0000000001590e20, L_000000000158dba0, C4<>;
L_000000000158d2e0 .part L_000000000158cf20, 0, 1;
S_0000000001524590 .scope module, "ALU_Control" "ALU_Control" 3 208, 5 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v00000000014f40c0_0 .var "ALUCtrl_o", 3 0;
v00000000014f33a0_0 .net "ALUOp_i", 1 0, v000000000157bac0_0;  1 drivers
v00000000014f34e0_0 .net "funct_i", 9 0, v000000000157dc10_0;  1 drivers
E_00000000014f8670 .event edge, v00000000014f33a0_0, v00000000014f34e0_0;
S_0000000001524720 .scope module, "Add_Branch_addr" "Adder" 3 74, 6 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v00000000014f3800_0 .net "data1_i", 31 0, L_000000000158d1a0;  1 drivers
v00000000014f4660_0 .net "data2_i", 31 0, v000000000157f330_0;  alias, 1 drivers
v00000000014f4d40_0 .net "data_o", 31 0, L_000000000158d100;  1 drivers
L_000000000158d100 .arith/sum 32, L_000000000158d1a0, v000000000157f330_0;
S_00000000010ffb80 .scope module, "Add_PC" "Adder" 3 55, 6 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v00000000014f4160_0 .net "data1_i", 31 0, v0000000001584630_0;  alias, 1 drivers
L_0000000001590b08 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000014f2fe0_0 .net "data2_i", 31 0, L_0000000001590b08;  1 drivers
v00000000014f47a0_0 .net "data_o", 31 0, L_000000000158e500;  1 drivers
L_000000000158e500 .arith/sum 32, v0000000001584630_0, L_0000000001590b08;
S_00000000010ffd10 .scope module, "Branch_And" "And" 3 121, 7 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_i";
    .port_info 1 /INPUT 1 "data2_i";
    .port_info 2 /OUTPUT 1 "data_o";
L_00000000014e7e50 .functor AND 1, v00000000014f3620_0, L_000000000158cac0, C4<1>, C4<1>;
v00000000014f4de0_0 .net "data1_i", 0 0, v00000000014f3620_0;  1 drivers
v00000000014f38a0_0 .net "data2_i", 0 0, L_000000000158cac0;  1 drivers
v00000000014f48e0_0 .net "data_o", 0 0, L_00000000014e7e50;  1 drivers
S_00000000010ffea0 .scope module, "Control" "Control" 3 102, 8 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
    .port_info 9 /NODIR 0 "";
v00000000014f2f40_0 .var "ALUOp_o", 1 0;
v00000000014f4200_0 .var "ALUSrc_o", 0 0;
v00000000014f3620_0 .var "Branch_o", 0 0;
v00000000010a8240_0 .var "MemRead_o", 0 0;
v00000000010a8e20_0 .var "MemWrite_o", 0 0;
v00000000010a7160_0 .var "MemtoReg_o", 0 0;
v00000000010a7480_0 .net "NoOp_i", 0 0, v000000000157c2e0_0;  1 drivers
v000000000157d320_0 .net "Op_i", 6 0, L_000000000158dc40;  1 drivers
v000000000157c880_0 .var "RegWrite_o", 0 0;
E_00000000014f89f0 .event edge, v00000000010a7480_0, v000000000157d320_0;
S_00000000010e1490 .scope module, "EXMEM" "EXMEM" 3 214, 9 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 32 "ALUdata_i";
    .port_info 7 /INPUT 32 "MemWdata_i";
    .port_info 8 /INPUT 5 "RDaddr_i";
    .port_info 9 /INPUT 1 "EXMEMenable_i";
    .port_info 10 /OUTPUT 1 "RegWrite_o";
    .port_info 11 /OUTPUT 1 "MemtoReg_o";
    .port_info 12 /OUTPUT 1 "MemRead_o";
    .port_info 13 /OUTPUT 1 "MemWrite_o";
    .port_info 14 /OUTPUT 32 "ALUdata_o";
    .port_info 15 /OUTPUT 32 "MemWdata_o";
    .port_info 16 /OUTPUT 5 "RDaddr_o";
v000000000157c4c0_0 .net "ALUdata_i", 31 0, v00000000014f4840_0;  1 drivers
v000000000157c9c0_0 .var "ALUdata_o", 31 0;
v000000000157c100_0 .net "EXMEMenable_i", 0 0, L_00000000014e7d70;  alias, 1 drivers
v000000000157c740_0 .net "MemRead_i", 0 0, v000000000157bb60_0;  1 drivers
v000000000157d140_0 .var "MemRead_o", 0 0;
v000000000157cd80_0 .net "MemWdata_i", 31 0, v00000000015852b0_0;  1 drivers
v000000000157bd40_0 .var "MemWdata_o", 31 0;
v000000000157be80_0 .net "MemWrite_i", 0 0, v000000000157bc00_0;  1 drivers
v000000000157d820_0 .var "MemWrite_o", 0 0;
v000000000157bde0_0 .net "MemtoReg_i", 0 0, v000000000157d6e0_0;  1 drivers
v000000000157bf20_0 .var "MemtoReg_o", 0 0;
v000000000157d780_0 .net "RDaddr_i", 4 0, v000000000157e9d0_0;  1 drivers
v000000000157cba0_0 .var "RDaddr_o", 4 0;
v000000000157c7e0_0 .net "RegWrite_i", 0 0, v000000000157db70_0;  1 drivers
v000000000157ce20_0 .var "RegWrite_o", 0 0;
v000000000157d460_0 .net "clk_i", 0 0, v0000000001590800_0;  alias, 1 drivers
v000000000157bfc0_0 .net "start_i", 0 0, v000000000158f680_0;  alias, 1 drivers
E_00000000014f9b30/0 .event negedge, v000000000157bfc0_0;
E_00000000014f9b30/1 .event posedge, v000000000157d460_0;
E_00000000014f9b30 .event/or E_00000000014f9b30/0, E_00000000014f9b30/1;
S_00000000010e1620 .scope module, "Forward" "Forward" 3 188, 10 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IDEX_RS1_i";
    .port_info 1 /INPUT 5 "IDEX_RS2_i";
    .port_info 2 /INPUT 1 "EXMEM_RegWrite_i";
    .port_info 3 /INPUT 5 "EXMEM_Rd_i";
    .port_info 4 /INPUT 1 "MEMWB_RegWrite_i";
    .port_info 5 /INPUT 5 "MEMWB_Rd_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
    .port_info 8 /NODIR 0 "";
L_00000000014e79f0 .functor BUFZ 2, v000000000157d3c0_0, C4<00>, C4<00>, C4<00>;
L_00000000014e7a60 .functor BUFZ 2, v000000000157cec0_0, C4<00>, C4<00>, C4<00>;
v000000000157c420_0 .net "EXMEM_Rd_i", 4 0, v000000000157cba0_0;  1 drivers
v000000000157d8c0_0 .net "EXMEM_RegWrite_i", 0 0, v000000000157ce20_0;  1 drivers
v000000000157ba20_0 .net "ForwardA_o", 1 0, L_00000000014e79f0;  1 drivers
v000000000157d3c0_0 .var "ForwardA_reg", 1 0;
v000000000157d500_0 .net "ForwardB_o", 1 0, L_00000000014e7a60;  1 drivers
v000000000157cec0_0 .var "ForwardB_reg", 1 0;
v000000000157c920_0 .net "IDEX_RS1_i", 4 0, v000000000157e430_0;  1 drivers
v000000000157c1a0_0 .net "IDEX_RS2_i", 4 0, v000000000157ddf0_0;  1 drivers
v000000000157bca0_0 .net "MEMWB_Rd_i", 4 0, v000000000157f650_0;  1 drivers
v000000000157c560_0 .net "MEMWB_RegWrite_i", 0 0, v000000000157dd50_0;  1 drivers
E_00000000014fab70/0 .event edge, v000000000157c560_0, v000000000157bca0_0, v000000000157ce20_0, v000000000157cba0_0;
E_00000000014fab70/1 .event edge, v000000000157c1a0_0, v000000000157c920_0;
E_00000000014fab70 .event/or E_00000000014fab70/0, E_00000000014fab70/1;
S_00000000010e17b0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 80, 11 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IFID_RS1_i";
    .port_info 1 /INPUT 5 "IFID_RS2_i";
    .port_info 2 /INPUT 1 "IDEX_MemRead_i";
    .port_info 3 /INPUT 5 "IDEX_RD_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v000000000157d5a0_0 .net "IDEX_MemRead_i", 0 0, v000000000157bb60_0;  alias, 1 drivers
v000000000157d000_0 .net "IDEX_RD_i", 4 0, v000000000157e9d0_0;  alias, 1 drivers
v000000000157c6a0_0 .net "IFID_RS1_i", 4 0, L_000000000158de20;  1 drivers
v000000000157c240_0 .net "IFID_RS2_i", 4 0, L_000000000158dec0;  1 drivers
v000000000157c2e0_0 .var "NoOp_o", 0 0;
v000000000157c380_0 .var "PCWrite_o", 0 0;
v000000000157c600_0 .var "Stall_o", 0 0;
E_00000000014fc370 .event edge, v000000000157c740_0, v000000000157d780_0, v000000000157c6a0_0, v000000000157c240_0;
S_0000000001137440 .scope module, "IDEX" "IDEX" 3 133, 12 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 1 "MemRead_i";
    .port_info 5 /INPUT 1 "MemWrite_i";
    .port_info 6 /INPUT 2 "ALUOp_i";
    .port_info 7 /INPUT 1 "ALUSrc_i";
    .port_info 8 /INPUT 32 "RS1data_i";
    .port_info 9 /INPUT 32 "RS2data_i";
    .port_info 10 /INPUT 32 "ImmGen_i";
    .port_info 11 /INPUT 10 "funct_7_3_i";
    .port_info 12 /INPUT 5 "RS1addr_i";
    .port_info 13 /INPUT 5 "RS2addr_i";
    .port_info 14 /INPUT 5 "RDaddr_i";
    .port_info 15 /INPUT 1 "IDEXenable_i";
    .port_info 16 /OUTPUT 1 "RegWrite_o";
    .port_info 17 /OUTPUT 1 "MemtoReg_o";
    .port_info 18 /OUTPUT 1 "MemRead_o";
    .port_info 19 /OUTPUT 1 "MemWrite_o";
    .port_info 20 /OUTPUT 2 "ALUOp_o";
    .port_info 21 /OUTPUT 1 "ALUSrc_o";
    .port_info 22 /OUTPUT 32 "RS1data_o";
    .port_info 23 /OUTPUT 32 "RS2data_o";
    .port_info 24 /OUTPUT 32 "ImmGen_o";
    .port_info 25 /OUTPUT 10 "funct_7_3_o";
    .port_info 26 /OUTPUT 5 "RS1addr_o";
    .port_info 27 /OUTPUT 5 "RS2addr_o";
    .port_info 28 /OUTPUT 5 "RDaddr_o";
    .port_info 29 /NODIR 0 "";
v000000000157ca60_0 .net "ALUOp_i", 1 0, v00000000014f2f40_0;  1 drivers
v000000000157bac0_0 .var "ALUOp_o", 1 0;
v000000000157d0a0_0 .net "ALUSrc_i", 0 0, v00000000014f4200_0;  1 drivers
v000000000157cb00_0 .var "ALUSrc_o", 0 0;
v000000000157cc40_0 .net "IDEXenable_i", 0 0, L_00000000014e7d70;  alias, 1 drivers
v000000000157cf60_0 .net "ImmGen_i", 31 0, v000000000157f290_0;  1 drivers
v000000000157cce0_0 .var "ImmGen_o", 31 0;
v000000000157d1e0_0 .net "MemRead_i", 0 0, v00000000010a8240_0;  1 drivers
v000000000157bb60_0 .var "MemRead_o", 0 0;
v000000000157d640_0 .net "MemWrite_i", 0 0, v00000000010a8e20_0;  1 drivers
v000000000157bc00_0 .var "MemWrite_o", 0 0;
v000000000157d280_0 .net "MemtoReg_i", 0 0, v00000000010a7160_0;  1 drivers
v000000000157d6e0_0 .var "MemtoReg_o", 0 0;
v000000000157e750_0 .net "RDaddr_i", 4 0, L_000000000158d7e0;  1 drivers
v000000000157e9d0_0 .var "RDaddr_o", 4 0;
v000000000157e890_0 .net "RS1addr_i", 4 0, L_000000000158da60;  1 drivers
v000000000157e430_0 .var "RS1addr_o", 4 0;
v000000000157e2f0_0 .net "RS1data_i", 31 0, L_000000000158e000;  1 drivers
v000000000157de90_0 .var "RS1data_o", 31 0;
v000000000157dad0_0 .net "RS2addr_i", 4 0, L_000000000158e780;  1 drivers
v000000000157ddf0_0 .var "RS2addr_o", 4 0;
v000000000157f8d0_0 .net "RS2data_i", 31 0, L_000000000158cd40;  1 drivers
v000000000157f1f0_0 .var "RS2data_o", 31 0;
v000000000157f830_0 .net "RegWrite_i", 0 0, v000000000157c880_0;  1 drivers
v000000000157db70_0 .var "RegWrite_o", 0 0;
v000000000157e610_0 .net "clk_i", 0 0, v0000000001590800_0;  alias, 1 drivers
v000000000157eed0_0 .net "funct_7_3_i", 9 0, L_000000000158e320;  1 drivers
v000000000157dc10_0 .var "funct_7_3_o", 9 0;
v000000000157df30_0 .net "start_i", 0 0, v000000000158f680_0;  alias, 1 drivers
S_0000000001134f70 .scope module, "IFID" "IFID" 3 63, 13 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 32 "inst_i";
    .port_info 4 /INPUT 1 "Stall_i";
    .port_info 5 /INPUT 1 "Flush_i";
    .port_info 6 /OUTPUT 32 "addr_o";
    .port_info 7 /OUTPUT 32 "inst_o";
v000000000157dfd0_0 .net "Flush_i", 0 0, L_00000000014e7e50;  alias, 1 drivers
v000000000157e070_0 .net "Stall_i", 0 0, L_00000000014e8550;  1 drivers
v000000000157e930_0 .net "addr_i", 31 0, v0000000001584630_0;  alias, 1 drivers
v000000000157f330_0 .var "addr_o", 31 0;
v000000000157ea70_0 .net "clk_i", 0 0, v0000000001590800_0;  alias, 1 drivers
v000000000157e6b0_0 .net "inst_i", 31 0, L_00000000014e8080;  1 drivers
v000000000157f6f0_0 .var "inst_o", 31 0;
v000000000157e110_0 .net "start_i", 0 0, v000000000158f680_0;  alias, 1 drivers
S_0000000001135100 .scope module, "ImmGen" "ImmGen" 3 115, 14 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "data_i";
    .port_info 2 /OUTPUT 32 "data_o";
v000000000157f150_0 .net "clk_i", 0 0, v0000000001590800_0;  alias, 1 drivers
v000000000157ec50_0 .net "data_i", 31 0, v000000000157f6f0_0;  alias, 1 drivers
v000000000157f290_0 .var "data_o", 31 0;
v000000000157f470_0 .net "opcode", 6 0, L_000000000158e140;  1 drivers
E_00000000014fc070 .event edge, v000000000157f470_0, v000000000157f6f0_0;
L_000000000158ebe0 .part v000000000157f290_0, 0, 31;
L_000000000158e140 .part v000000000157f6f0_0, 0, 7;
S_0000000001135290 .scope module, "Instruction_Memory" "Instruction_Memory" 3 50, 15 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_00000000014e8080 .functor BUFZ 32, L_000000000158eb40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000157e1b0_0 .net *"_ivl_0", 31 0, L_000000000158eb40;  1 drivers
v000000000157f790_0 .net *"_ivl_2", 31 0, L_000000000158d920;  1 drivers
v000000000157eb10_0 .net *"_ivl_4", 29 0, L_000000000158d420;  1 drivers
L_0000000001590ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000157ed90_0 .net *"_ivl_6", 1 0, L_0000000001590ac0;  1 drivers
v000000000157e390_0 .net "addr_i", 31 0, v0000000001584630_0;  alias, 1 drivers
v000000000157f510_0 .net "instr_o", 31 0, L_00000000014e8080;  alias, 1 drivers
v000000000157f3d0 .array "memory", 255 0, 31 0;
L_000000000158eb40 .array/port v000000000157f3d0, L_000000000158d920;
L_000000000158d420 .part v0000000001584630_0, 2, 30;
L_000000000158d920 .concat [ 30 2 0 0], L_000000000158d420, L_0000000001590ac0;
S_0000000001130690 .scope module, "MEMWB" "MEMWB" 3 266, 16 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 1 "RegWrite_i";
    .port_info 3 /INPUT 1 "MemtoReg_i";
    .port_info 4 /INPUT 32 "ALUdata_i";
    .port_info 5 /INPUT 32 "ReadData_i";
    .port_info 6 /INPUT 5 "RDaddr_i";
    .port_info 7 /INPUT 1 "MEMWBenable_i";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 32 "ALUdata_o";
    .port_info 11 /OUTPUT 32 "ReadData_o";
    .port_info 12 /OUTPUT 5 "RDaddr_o";
v000000000157e7f0_0 .net "ALUdata_i", 31 0, v000000000157c9c0_0;  1 drivers
v000000000157ebb0_0 .var "ALUdata_o", 31 0;
v000000000157e4d0_0 .net "MEMWBenable_i", 0 0, L_00000000014e7d70;  alias, 1 drivers
v000000000157e570_0 .net "MemtoReg_i", 0 0, v000000000157bf20_0;  1 drivers
v000000000157ecf0_0 .var "MemtoReg_o", 0 0;
v000000000157f5b0_0 .net "RDaddr_i", 4 0, v000000000157cba0_0;  alias, 1 drivers
v000000000157f650_0 .var "RDaddr_o", 4 0;
v000000000157da30_0 .net "ReadData_i", 31 0, L_00000000011682a0;  1 drivers
v000000000157dcb0_0 .var "ReadData_o", 31 0;
v000000000157f010_0 .net "RegWrite_i", 0 0, v000000000157ce20_0;  alias, 1 drivers
v000000000157dd50_0 .var "RegWrite_o", 0 0;
v000000000157ee30_0 .net "clk_i", 0 0, v0000000001590800_0;  alias, 1 drivers
v000000000157ef70_0 .net "start_i", 0 0, v000000000158f680_0;  alias, 1 drivers
S_0000000001130820 .scope module, "MUX_ALUSrc" "MUX32" 3 181, 17 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0000000001590dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000014e7c20 .functor XNOR 1, v000000000157cb00_0, L_0000000001590dd8, C4<0>, C4<0>;
v000000000157e250_0 .net/2u *"_ivl_0", 0 0, L_0000000001590dd8;  1 drivers
v000000000157f0b0_0 .net *"_ivl_2", 0 0, L_00000000014e7c20;  1 drivers
v00000000015850d0_0 .net "data1_i", 31 0, v00000000015852b0_0;  alias, 1 drivers
v0000000001585170_0 .net "data2_i", 31 0, v000000000157cce0_0;  1 drivers
v0000000001584450_0 .net "data_o", 31 0, L_000000000158db00;  alias, 1 drivers
v0000000001583eb0_0 .net "select_i", 0 0, v000000000157cb00_0;  1 drivers
L_000000000158db00 .functor MUXZ 32, v000000000157cce0_0, v00000000015852b0_0, L_00000000014e7c20, C4<>;
S_0000000001585f10 .scope module, "MUX_ALUSrc_RS1" "MUX32_4Input" 3 165, 18 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0000000001585530_0 .net "data1_i", 31 0, v000000000157de90_0;  1 drivers
v0000000001583f50_0 .net "data2_i", 31 0, L_000000000158ed20;  1 drivers
v0000000001585850_0 .net "data3_i", 31 0, v000000000157c9c0_0;  alias, 1 drivers
v0000000001583d70_0 .net "data_o", 31 0, v0000000001584e50_0;  alias, 1 drivers
v0000000001584e50_0 .var "data_reg", 31 0;
v0000000001583cd0_0 .net "select_i", 1 0, L_00000000014e79f0;  alias, 1 drivers
E_00000000014fbd30 .event edge, v000000000157ba20_0, v000000000157c9c0_0, v0000000001583f50_0, v000000000157de90_0;
S_00000000015863c0 .scope module, "MUX_ALUSrc_RS2" "MUX32_4Input" 3 173, 18 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 32 "data3_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0000000001584c70_0 .net "data1_i", 31 0, v000000000157f1f0_0;  1 drivers
v0000000001585710_0 .net "data2_i", 31 0, L_000000000158ed20;  alias, 1 drivers
v0000000001585210_0 .net "data3_i", 31 0, v000000000157c9c0_0;  alias, 1 drivers
v0000000001584f90_0 .net "data_o", 31 0, v00000000015852b0_0;  alias, 1 drivers
v00000000015852b0_0 .var "data_reg", 31 0;
v0000000001583ff0_0 .net "select_i", 1 0, L_00000000014e7a60;  alias, 1 drivers
E_00000000014fbd70 .event edge, v000000000157d500_0, v000000000157c9c0_0, v0000000001583f50_0, v000000000157f1f0_0;
S_00000000015866e0 .scope module, "MUX_MemtoReg" "MUX32" 3 282, 17 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0000000001590fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000015e9170 .functor XNOR 1, v000000000157ecf0_0, L_0000000001590fd0, C4<0>, C4<0>;
v00000000015844f0_0 .net/2u *"_ivl_0", 0 0, L_0000000001590fd0;  1 drivers
v0000000001585030_0 .net *"_ivl_2", 0 0, L_00000000015e9170;  1 drivers
v00000000015858f0_0 .net "data1_i", 31 0, v000000000157ebb0_0;  1 drivers
v0000000001583b90_0 .net "data2_i", 31 0, v000000000157dcb0_0;  1 drivers
v0000000001583c30_0 .net "data_o", 31 0, L_000000000158ed20;  alias, 1 drivers
v0000000001585350_0 .net "select_i", 0 0, v000000000157ecf0_0;  1 drivers
L_000000000158ed20 .functor MUXZ 32, v000000000157dcb0_0, v000000000157ebb0_0, L_00000000015e9170, C4<>;
S_0000000001586550 .scope module, "MUX_PCSrc" "MUX32" 3 33, 17 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
L_0000000001590a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000014e8630 .functor XNOR 1, L_00000000014e7e50, L_0000000001590a78, C4<0>, C4<0>;
v0000000001583e10_0 .net/2u *"_ivl_0", 0 0, L_0000000001590a78;  1 drivers
v0000000001584090_0 .net *"_ivl_2", 0 0, L_00000000014e8630;  1 drivers
v0000000001584590_0 .net "data1_i", 31 0, L_000000000158e500;  alias, 1 drivers
v00000000015853f0_0 .net "data2_i", 31 0, L_000000000158d100;  alias, 1 drivers
v00000000015855d0_0 .net "data_o", 31 0, L_000000000158dd80;  1 drivers
v00000000015849f0_0 .net "select_i", 0 0, L_00000000014e7e50;  alias, 1 drivers
L_000000000158dd80 .functor MUXZ 32, L_000000000158d100, L_000000000158e500, L_00000000014e8630, C4<>;
S_00000000015860a0 .scope module, "PC" "PC" 3 40, 19 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "PCWrite_i";
    .port_info 5 /INPUT 32 "pc_i";
    .port_info 6 /OUTPUT 32 "pc_o";
v0000000001584130_0 .net "PCWrite_i", 0 0, v000000000157c380_0;  1 drivers
v0000000001584770_0 .net "clk_i", 0 0, v0000000001590800_0;  alias, 1 drivers
v0000000001585490_0 .net "pc_i", 31 0, L_000000000158dd80;  alias, 1 drivers
v0000000001584630_0 .var "pc_o", 31 0;
v0000000001584310_0 .net "rst_i", 0 0, v000000000158f720_0;  alias, 1 drivers
v0000000001585670_0 .net "stall_i", 0 0, L_00000000014e7d70;  alias, 1 drivers
v0000000001584810_0 .net "start_i", 0 0, v000000000158f680_0;  alias, 1 drivers
E_00000000014fb830 .event posedge, v0000000001584310_0, v000000000157d460_0;
S_0000000001586230 .scope module, "RS1_RS2_eq" "Equal" 3 127, 20 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 1 "data_o";
v0000000001583a50_0 .net *"_ivl_0", 0 0, L_000000000158d9c0;  1 drivers
L_0000000001590d48 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000000001584d10_0 .net/2s *"_ivl_2", 1 0, L_0000000001590d48;  1 drivers
L_0000000001590d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001584db0_0 .net/2s *"_ivl_4", 1 0, L_0000000001590d90;  1 drivers
v00000000015857b0_0 .net *"_ivl_6", 1 0, L_000000000158d060;  1 drivers
v0000000001583af0_0 .net "data1_i", 31 0, L_000000000158e000;  alias, 1 drivers
v0000000001584b30_0 .net "data2_i", 31 0, L_000000000158cd40;  alias, 1 drivers
v0000000001584ef0_0 .net "data_o", 0 0, L_000000000158cac0;  alias, 1 drivers
L_000000000158d9c0 .cmp/eq 32, L_000000000158e000, L_000000000158cd40;
L_000000000158d060 .functor MUXZ 2, L_0000000001590d90, L_0000000001590d48, L_000000000158d9c0, C4<>;
L_000000000158cac0 .part L_000000000158d060, 0, 1;
S_0000000001586870 .scope module, "Registers" "Registers" 3 91, 21 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_00000000014e82b0 .functor AND 1, L_000000000158df60, v000000000157dd50_0, C4<1>, C4<1>;
L_00000000014e84e0 .functor AND 1, L_00000000014e82b0, L_000000000158cb60, C4<1>, C4<1>;
L_00000000014e8860 .functor AND 1, L_000000000158e5a0, v000000000157dd50_0, C4<1>, C4<1>;
L_00000000014e88d0 .functor AND 1, L_00000000014e8860, L_000000000158edc0, C4<1>, C4<1>;
v00000000015846d0_0 .net "RDaddr_i", 4 0, v000000000157f650_0;  alias, 1 drivers
v00000000015841d0_0 .net "RDdata_i", 31 0, L_000000000158ed20;  alias, 1 drivers
v00000000015848b0_0 .net "RS1addr_i", 4 0, L_000000000158cc00;  1 drivers
v0000000001584950_0 .net "RS1data_o", 31 0, L_000000000158e000;  alias, 1 drivers
v0000000001584270_0 .net "RS2addr_i", 4 0, L_000000000158ce80;  1 drivers
v00000000015843b0_0 .net "RS2data_o", 31 0, L_000000000158cd40;  alias, 1 drivers
v0000000001584a90_0 .net "RegWrite_i", 0 0, v000000000157dd50_0;  alias, 1 drivers
v0000000001584bd0_0 .net *"_ivl_0", 0 0, L_000000000158df60;  1 drivers
v0000000001588f20_0 .net *"_ivl_10", 0 0, L_000000000158cb60;  1 drivers
v00000000015897e0_0 .net *"_ivl_13", 0 0, L_00000000014e84e0;  1 drivers
v0000000001588200_0 .net *"_ivl_14", 31 0, L_000000000158ec80;  1 drivers
v0000000001587bc0_0 .net *"_ivl_16", 6 0, L_000000000158d880;  1 drivers
L_0000000001590c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000015888e0_0 .net *"_ivl_19", 1 0, L_0000000001590c28;  1 drivers
v0000000001588840_0 .net *"_ivl_22", 0 0, L_000000000158e5a0;  1 drivers
v0000000001588020_0 .net *"_ivl_25", 0 0, L_00000000014e8860;  1 drivers
v0000000001589240_0 .net *"_ivl_26", 31 0, L_000000000158dce0;  1 drivers
L_0000000001590c70 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001589740_0 .net *"_ivl_29", 26 0, L_0000000001590c70;  1 drivers
v00000000015882a0_0 .net *"_ivl_3", 0 0, L_00000000014e82b0;  1 drivers
L_0000000001590cb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001588480_0 .net/2u *"_ivl_30", 31 0, L_0000000001590cb8;  1 drivers
v0000000001589600_0 .net *"_ivl_32", 0 0, L_000000000158edc0;  1 drivers
v0000000001588700_0 .net *"_ivl_35", 0 0, L_00000000014e88d0;  1 drivers
v00000000015892e0_0 .net *"_ivl_36", 31 0, L_000000000158ee60;  1 drivers
v0000000001588520_0 .net *"_ivl_38", 6 0, L_000000000158e0a0;  1 drivers
v0000000001588e80_0 .net *"_ivl_4", 31 0, L_000000000158cfc0;  1 drivers
L_0000000001590d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000015880c0_0 .net *"_ivl_41", 1 0, L_0000000001590d00;  1 drivers
L_0000000001590b98 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001588a20_0 .net *"_ivl_7", 26 0, L_0000000001590b98;  1 drivers
L_0000000001590be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000015891a0_0 .net/2u *"_ivl_8", 31 0, L_0000000001590be0;  1 drivers
v0000000001589420_0 .net "clk_i", 0 0, v0000000001590800_0;  alias, 1 drivers
v00000000015887a0 .array/s "register", 31 0, 31 0;
E_00000000014fc770 .event posedge, v000000000157d460_0;
L_000000000158df60 .cmp/eq 5, L_000000000158cc00, v000000000157f650_0;
L_000000000158cfc0 .concat [ 5 27 0 0], L_000000000158cc00, L_0000000001590b98;
L_000000000158cb60 .cmp/ne 32, L_000000000158cfc0, L_0000000001590be0;
L_000000000158ec80 .array/port v00000000015887a0, L_000000000158d880;
L_000000000158d880 .concat [ 5 2 0 0], L_000000000158cc00, L_0000000001590c28;
L_000000000158e000 .functor MUXZ 32, L_000000000158ec80, L_000000000158ed20, L_00000000014e84e0, C4<>;
L_000000000158e5a0 .cmp/eq 5, L_000000000158ce80, v000000000157f650_0;
L_000000000158dce0 .concat [ 5 27 0 0], L_000000000158ce80, L_0000000001590c70;
L_000000000158edc0 .cmp/ne 32, L_000000000158dce0, L_0000000001590cb8;
L_000000000158ee60 .array/port v00000000015887a0, L_000000000158e0a0;
L_000000000158e0a0 .concat [ 5 2 0 0], L_000000000158ce80, L_0000000001590d00;
L_000000000158cd40 .functor MUXZ 32, L_000000000158ee60, L_000000000158ed20, L_00000000014e88d0, C4<>;
S_0000000001585bf0 .scope module, "dcache" "dcache_controller" 3 234, 22 1 0, S_0000000001523d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_00000000014eebe0 .param/l "STATE_IDLE" 0 22 69, C4<000>;
P_00000000014eec18 .param/l "STATE_MISS" 0 22 73, C4<100>;
P_00000000014eec50 .param/l "STATE_READMISS" 0 22 70, C4<001>;
P_00000000014eec88 .param/l "STATE_READMISSOK" 0 22 71, C4<010>;
P_00000000014eecc0 .param/l "STATE_WRITEBACK" 0 22 72, C4<011>;
L_00000000014e7b40 .functor OR 1, v000000000157d140_0, v000000000157d820_0, C4<0>, C4<0>;
L_00000000014e7d00 .functor NOT 1, v0000000001589880_0, C4<0>, C4<0>, C4<0>;
L_00000000014e7d70 .functor AND 1, L_00000000014e7d00, L_00000000014e7b40, C4<1>, C4<1>;
L_00000000011682a0 .functor BUFZ 32, v000000000158b9a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000011688c0 .functor BUFZ 4, L_000000000158e3c0, C4<0000>, C4<0000>, C4<0000>;
L_0000000001121130 .functor BUFZ 1, L_00000000014e7b40, C4<0>, C4<0>, C4<0>;
L_00000000015e93a0 .functor OR 1, v000000000158b860_0, L_00000000015e95d0, C4<0>, C4<0>;
L_00000000015e8e60 .functor BUFZ 1, v000000000158bc20_0, C4<0>, C4<0>, C4<0>;
L_00000000015e98e0 .functor BUFZ 256, v0000000001587e40_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_00000000015e96b0 .functor BUFZ 1, v000000000158adc0_0, C4<0>, C4<0>, C4<0>;
L_00000000015e95d0 .functor AND 1, v0000000001589880_0, v000000000157d820_0, C4<1>, C4<1>;
L_00000000015e8d80 .functor BUFZ 1, L_00000000015e95d0, C4<0>, C4<0>, C4<0>;
L_00000000015e9330 .functor BUFZ 256, v0000000001587e40_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0000000001587c60_0 .net *"_ivl_19", 22 0, L_000000000158ea00;  1 drivers
L_0000000001590eb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000001588ac0_0 .net/2u *"_ivl_28", 0 0, L_0000000001590eb0;  1 drivers
L_0000000001590ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000001588b60_0 .net/2u *"_ivl_36", 4 0, L_0000000001590ef8;  1 drivers
v0000000001588c00_0 .net *"_ivl_38", 30 0, L_000000000158cca0;  1 drivers
v0000000001588ca0_0 .net *"_ivl_40", 31 0, L_000000000158d4c0;  1 drivers
L_0000000001590f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000001588d40_0 .net *"_ivl_43", 0 0, L_0000000001590f40;  1 drivers
L_0000000001590f88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000001589920_0 .net/2u *"_ivl_44", 4 0, L_0000000001590f88;  1 drivers
v0000000001588de0_0 .net *"_ivl_46", 31 0, L_000000000158e8c0;  1 drivers
v0000000001587a80_0 .net *"_ivl_8", 0 0, L_00000000014e7d00;  1 drivers
v0000000001587b20_0 .net "cache_dirty", 0 0, L_00000000015e8d80;  1 drivers
v0000000001587d00_0 .net "cache_sram_data", 255 0, L_000000000158e820;  1 drivers
v0000000001587ee0_0 .net "cache_sram_enable", 0 0, L_0000000001121130;  1 drivers
v0000000001587f80_0 .net "cache_sram_index", 3 0, L_00000000011688c0;  1 drivers
v000000000158ab40_0 .net "cache_sram_tag", 24 0, L_000000000158ef00;  1 drivers
v000000000158c440_0 .net "cache_sram_write", 0 0, L_00000000015e93a0;  1 drivers
v000000000158b860_0 .var "cache_write", 0 0;
v000000000158ad20_0 .net "clk_i", 0 0, v0000000001590800_0;  alias, 1 drivers
v000000000158b4a0_0 .net "cpu_MemRead_i", 0 0, v000000000157d140_0;  1 drivers
v000000000158b720_0 .net "cpu_MemWrite_i", 0 0, v000000000157d820_0;  1 drivers
v000000000158b900_0 .net "cpu_addr_i", 31 0, v000000000157c9c0_0;  alias, 1 drivers
v000000000158b9a0_0 .var "cpu_data", 31 0;
v000000000158b360_0 .net "cpu_data_i", 31 0, v000000000157bd40_0;  1 drivers
v000000000158bcc0_0 .net "cpu_data_o", 31 0, L_00000000011682a0;  alias, 1 drivers
v000000000158c4e0_0 .net "cpu_index", 3 0, L_000000000158e3c0;  1 drivers
v000000000158ba40_0 .net "cpu_offset", 4 0, L_000000000158d380;  1 drivers
v000000000158b540_0 .net "cpu_req", 0 0, L_00000000014e7b40;  1 drivers
v000000000158be00_0 .net "cpu_stall_o", 0 0, L_00000000014e7d70;  alias, 1 drivers
v000000000158bfe0_0 .net "cpu_tag", 22 0, L_000000000158e6e0;  1 drivers
v000000000158c940_0 .net "hit", 0 0, v0000000001589880_0;  1 drivers
v000000000158b0e0_0 .net "mem_ack_i", 0 0, L_00000000015e92c0;  alias, 1 drivers
v000000000158abe0_0 .net "mem_addr_o", 31 0, L_000000000158d600;  alias, 1 drivers
v000000000158ac80_0 .net "mem_data_i", 255 0, v000000000158fb80_0;  alias, 1 drivers
v000000000158c800_0 .net "mem_data_o", 255 0, L_00000000015e98e0;  alias, 1 drivers
v000000000158bc20_0 .var "mem_enable", 0 0;
v000000000158bd60_0 .net "mem_enable_o", 0 0, L_00000000015e8e60;  alias, 1 drivers
v000000000158adc0_0 .var "mem_write", 0 0;
v000000000158bf40_0 .net "mem_write_o", 0 0, L_00000000015e96b0;  alias, 1 drivers
v000000000158b400_0 .net "r_hit_data", 255 0, L_00000000015e9330;  1 drivers
v000000000158afa0_0 .net "rst_i", 0 0, v000000000158f720_0;  alias, 1 drivers
v000000000158ae60_0 .net "sram_cache_data", 255 0, v0000000001587e40_0;  1 drivers
v000000000158b5e0_0 .net "sram_cache_tag", 24 0, v0000000001589380_0;  1 drivers
v000000000158b180_0 .net "sram_dirty", 0 0, L_000000000158f0e0;  1 drivers
v000000000158c760_0 .net "sram_tag", 21 0, L_000000000158e960;  1 drivers
v000000000158b680_0 .net "sram_valid", 0 0, L_000000000158e640;  1 drivers
v000000000158bae0_0 .var "state", 2 0;
v000000000158b7c0_0 .var "w_hit_data", 255 0;
v000000000158bb80_0 .var "write_back", 0 0;
v000000000158bea0_0 .net "write_hit", 0 0, L_00000000015e95d0;  1 drivers
E_00000000014fc530 .event edge, v000000000157bd40_0, v000000000158b400_0, v000000000158ba40_0;
E_00000000014fc470 .event edge, v000000000158b400_0, v000000000158ba40_0;
L_000000000158e6e0 .part v000000000157c9c0_0, 9, 23;
L_000000000158e3c0 .part v000000000157c9c0_0, 5, 4;
L_000000000158d380 .part v000000000157c9c0_0, 0, 5;
L_000000000158e640 .part v0000000001589380_0, 24, 1;
L_000000000158f0e0 .part v0000000001589380_0, 23, 1;
L_000000000158ea00 .part v0000000001589380_0, 0, 23;
L_000000000158e960 .part L_000000000158ea00, 0, 22;
L_000000000158ef00 .concat [ 23 1 1 0], L_000000000158e6e0, L_00000000015e8d80, L_0000000001590eb0;
L_000000000158e820 .functor MUXZ 256, v000000000158fb80_0, v000000000158b7c0_0, v0000000001589880_0, C4<>;
L_000000000158cca0 .concat [ 5 4 22 0], L_0000000001590ef8, L_000000000158e3c0, L_000000000158e960;
L_000000000158d4c0 .concat [ 31 1 0 0], L_000000000158cca0, L_0000000001590f40;
L_000000000158e8c0 .concat [ 5 4 23 0], L_0000000001590f88, L_000000000158e3c0, L_000000000158e6e0;
L_000000000158d600 .functor MUXZ 32, L_000000000158e8c0, L_000000000158d4c0, v000000000158bb80_0, C4<>;
S_0000000001585d80 .scope module, "dcache_sram" "dcache_sram" 22 236, 23 1 0, S_0000000001585bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /INPUT 1 "write_hit_i";
    .port_info 8 /OUTPUT 25 "tag_o";
    .port_info 9 /OUTPUT 256 "data_o";
    .port_info 10 /OUTPUT 1 "hit_o";
v0000000001588160_0 .net "addr_i", 3 0, L_00000000011688c0;  alias, 1 drivers
v00000000015896a0_0 .net "clk_i", 0 0, v0000000001590800_0;  alias, 1 drivers
v0000000001587da0 .array "data", 31 0, 255 0;
v00000000015883e0_0 .net "data_i", 255 0, L_000000000158e820;  alias, 1 drivers
v0000000001587e40_0 .var "data_o", 255 0;
v00000000015885c0_0 .net "enable_i", 0 0, L_0000000001121130;  alias, 1 drivers
v0000000001589880_0 .var "hit_o", 0 0;
v0000000001588fc0_0 .var/i "i", 31 0;
v0000000001589060_0 .var/i "j", 31 0;
v0000000001589560_0 .net "rst_i", 0 0, v000000000158f720_0;  alias, 1 drivers
v0000000001589100 .array "tag", 31 0, 24 0;
v0000000001588340_0 .net "tag_i", 24 0, L_000000000158ef00;  alias, 1 drivers
v0000000001589380_0 .var "tag_o", 24 0;
v00000000015894c0 .array "use_next", 15 0, 0 0;
v0000000001588660_0 .net "write_hit_i", 0 0, L_00000000015e95d0;  alias, 1 drivers
v0000000001588980_0 .net "write_i", 0 0, L_00000000015e93a0;  alias, 1 drivers
v0000000001589100_0 .array/port v0000000001589100, 0;
E_00000000014fb7b0/0 .event edge, v00000000015885c0_0, v0000000001588340_0, v0000000001588160_0, v0000000001589100_0;
v0000000001589100_1 .array/port v0000000001589100, 1;
v0000000001589100_2 .array/port v0000000001589100, 2;
v0000000001589100_3 .array/port v0000000001589100, 3;
v0000000001589100_4 .array/port v0000000001589100, 4;
E_00000000014fb7b0/1 .event edge, v0000000001589100_1, v0000000001589100_2, v0000000001589100_3, v0000000001589100_4;
v0000000001589100_5 .array/port v0000000001589100, 5;
v0000000001589100_6 .array/port v0000000001589100, 6;
v0000000001589100_7 .array/port v0000000001589100, 7;
v0000000001589100_8 .array/port v0000000001589100, 8;
E_00000000014fb7b0/2 .event edge, v0000000001589100_5, v0000000001589100_6, v0000000001589100_7, v0000000001589100_8;
v0000000001589100_9 .array/port v0000000001589100, 9;
v0000000001589100_10 .array/port v0000000001589100, 10;
v0000000001589100_11 .array/port v0000000001589100, 11;
v0000000001589100_12 .array/port v0000000001589100, 12;
E_00000000014fb7b0/3 .event edge, v0000000001589100_9, v0000000001589100_10, v0000000001589100_11, v0000000001589100_12;
v0000000001589100_13 .array/port v0000000001589100, 13;
v0000000001589100_14 .array/port v0000000001589100, 14;
v0000000001589100_15 .array/port v0000000001589100, 15;
v0000000001589100_16 .array/port v0000000001589100, 16;
E_00000000014fb7b0/4 .event edge, v0000000001589100_13, v0000000001589100_14, v0000000001589100_15, v0000000001589100_16;
v0000000001589100_17 .array/port v0000000001589100, 17;
v0000000001589100_18 .array/port v0000000001589100, 18;
v0000000001589100_19 .array/port v0000000001589100, 19;
v0000000001589100_20 .array/port v0000000001589100, 20;
E_00000000014fb7b0/5 .event edge, v0000000001589100_17, v0000000001589100_18, v0000000001589100_19, v0000000001589100_20;
v0000000001589100_21 .array/port v0000000001589100, 21;
v0000000001589100_22 .array/port v0000000001589100, 22;
v0000000001589100_23 .array/port v0000000001589100, 23;
v0000000001589100_24 .array/port v0000000001589100, 24;
E_00000000014fb7b0/6 .event edge, v0000000001589100_21, v0000000001589100_22, v0000000001589100_23, v0000000001589100_24;
v0000000001589100_25 .array/port v0000000001589100, 25;
v0000000001589100_26 .array/port v0000000001589100, 26;
v0000000001589100_27 .array/port v0000000001589100, 27;
v0000000001589100_28 .array/port v0000000001589100, 28;
E_00000000014fb7b0/7 .event edge, v0000000001589100_25, v0000000001589100_26, v0000000001589100_27, v0000000001589100_28;
v0000000001589100_29 .array/port v0000000001589100, 29;
v0000000001589100_30 .array/port v0000000001589100, 30;
v0000000001589100_31 .array/port v0000000001589100, 31;
v0000000001587da0_0 .array/port v0000000001587da0, 0;
E_00000000014fb7b0/8 .event edge, v0000000001589100_29, v0000000001589100_30, v0000000001589100_31, v0000000001587da0_0;
v0000000001587da0_1 .array/port v0000000001587da0, 1;
v0000000001587da0_2 .array/port v0000000001587da0, 2;
v0000000001587da0_3 .array/port v0000000001587da0, 3;
v0000000001587da0_4 .array/port v0000000001587da0, 4;
E_00000000014fb7b0/9 .event edge, v0000000001587da0_1, v0000000001587da0_2, v0000000001587da0_3, v0000000001587da0_4;
v0000000001587da0_5 .array/port v0000000001587da0, 5;
v0000000001587da0_6 .array/port v0000000001587da0, 6;
v0000000001587da0_7 .array/port v0000000001587da0, 7;
v0000000001587da0_8 .array/port v0000000001587da0, 8;
E_00000000014fb7b0/10 .event edge, v0000000001587da0_5, v0000000001587da0_6, v0000000001587da0_7, v0000000001587da0_8;
v0000000001587da0_9 .array/port v0000000001587da0, 9;
v0000000001587da0_10 .array/port v0000000001587da0, 10;
v0000000001587da0_11 .array/port v0000000001587da0, 11;
v0000000001587da0_12 .array/port v0000000001587da0, 12;
E_00000000014fb7b0/11 .event edge, v0000000001587da0_9, v0000000001587da0_10, v0000000001587da0_11, v0000000001587da0_12;
v0000000001587da0_13 .array/port v0000000001587da0, 13;
v0000000001587da0_14 .array/port v0000000001587da0, 14;
v0000000001587da0_15 .array/port v0000000001587da0, 15;
v0000000001587da0_16 .array/port v0000000001587da0, 16;
E_00000000014fb7b0/12 .event edge, v0000000001587da0_13, v0000000001587da0_14, v0000000001587da0_15, v0000000001587da0_16;
v0000000001587da0_17 .array/port v0000000001587da0, 17;
v0000000001587da0_18 .array/port v0000000001587da0, 18;
v0000000001587da0_19 .array/port v0000000001587da0, 19;
v0000000001587da0_20 .array/port v0000000001587da0, 20;
E_00000000014fb7b0/13 .event edge, v0000000001587da0_17, v0000000001587da0_18, v0000000001587da0_19, v0000000001587da0_20;
v0000000001587da0_21 .array/port v0000000001587da0, 21;
v0000000001587da0_22 .array/port v0000000001587da0, 22;
v0000000001587da0_23 .array/port v0000000001587da0, 23;
v0000000001587da0_24 .array/port v0000000001587da0, 24;
E_00000000014fb7b0/14 .event edge, v0000000001587da0_21, v0000000001587da0_22, v0000000001587da0_23, v0000000001587da0_24;
v0000000001587da0_25 .array/port v0000000001587da0, 25;
v0000000001587da0_26 .array/port v0000000001587da0, 26;
v0000000001587da0_27 .array/port v0000000001587da0, 27;
v0000000001587da0_28 .array/port v0000000001587da0, 28;
E_00000000014fb7b0/15 .event edge, v0000000001587da0_25, v0000000001587da0_26, v0000000001587da0_27, v0000000001587da0_28;
v0000000001587da0_29 .array/port v0000000001587da0, 29;
v0000000001587da0_30 .array/port v0000000001587da0, 30;
v0000000001587da0_31 .array/port v0000000001587da0, 31;
E_00000000014fb7b0/16 .event edge, v0000000001587da0_29, v0000000001587da0_30, v0000000001587da0_31, v00000000015883e0_0;
E_00000000014fb7b0 .event/or E_00000000014fb7b0/0, E_00000000014fb7b0/1, E_00000000014fb7b0/2, E_00000000014fb7b0/3, E_00000000014fb7b0/4, E_00000000014fb7b0/5, E_00000000014fb7b0/6, E_00000000014fb7b0/7, E_00000000014fb7b0/8, E_00000000014fb7b0/9, E_00000000014fb7b0/10, E_00000000014fb7b0/11, E_00000000014fb7b0/12, E_00000000014fb7b0/13, E_00000000014fb7b0/14, E_00000000014fb7b0/15, E_00000000014fb7b0/16;
S_0000000001585a60 .scope module, "Data_Memory" "Data_Memory" 2 37, 24 1 0, S_0000000001506180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_00000000011273c0 .param/l "STATE_IDLE" 0 24 31, C4<0>;
P_00000000011273f8 .param/l "STATE_WAIT" 0 24 32, C4<1>;
L_00000000015e92c0 .functor AND 1, L_000000000158f180, L_000000000158d560, C4<1>, C4<1>;
L_0000000001591018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000000000158fd60_0 .net/2u *"_ivl_0", 1 0, L_0000000001591018;  1 drivers
v0000000001590300_0 .net *"_ivl_10", 31 0, L_000000000158d6a0;  1 drivers
v000000000158fae0_0 .net *"_ivl_12", 26 0, L_000000000158efa0;  1 drivers
L_00000000015910a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000000000158f5e0_0 .net *"_ivl_14", 4 0, L_00000000015910a8;  1 drivers
v000000000158f540_0 .net *"_ivl_2", 0 0, L_000000000158f180;  1 drivers
L_0000000001591060 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0000000001590940_0 .net/2u *"_ivl_4", 3 0, L_0000000001591060;  1 drivers
v0000000001590440_0 .net *"_ivl_6", 0 0, L_000000000158d560;  1 drivers
v000000000158f900_0 .net "ack_o", 0 0, L_00000000015e92c0;  alias, 1 drivers
v000000000158fcc0_0 .net "addr", 26 0, L_000000000158cde0;  1 drivers
v0000000001590580_0 .net "addr_i", 31 0, L_000000000158d600;  alias, 1 drivers
v00000000015903a0_0 .net "clk_i", 0 0, v0000000001590800_0;  alias, 1 drivers
v000000000158f7c0_0 .var "count", 3 0;
v000000000158fb80_0 .var "data", 255 0;
v000000000158fa40_0 .net "data_i", 255 0, L_00000000015e98e0;  alias, 1 drivers
v00000000015906c0_0 .net "data_o", 255 0, v000000000158fb80_0;  alias, 1 drivers
v000000000158f9a0_0 .net "enable_i", 0 0, L_00000000015e8e60;  alias, 1 drivers
v000000000158fc20 .array "memory", 511 0, 255 0;
v0000000001590760_0 .net "rst_i", 0 0, v000000000158f720_0;  alias, 1 drivers
v0000000001590620_0 .var "state", 1 0;
v000000000158f860_0 .net "write_i", 0 0, L_00000000015e96b0;  alias, 1 drivers
L_000000000158f180 .cmp/eq 2, v0000000001590620_0, L_0000000001591018;
L_000000000158d560 .cmp/eq 4, v000000000158f7c0_0, L_0000000001591060;
L_000000000158efa0 .part L_000000000158d600, 5, 27;
L_000000000158d6a0 .concat [ 27 5 0 0], L_000000000158efa0, L_00000000015910a8;
L_000000000158cde0 .part L_000000000158d6a0, 0, 27;
    .scope S_00000000015860a0;
T_0 ;
    %wait E_00000000014fb830;
    %load/vec4 v0000000001584310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001584630_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000001585670_0;
    %inv;
    %load/vec4 v0000000001584130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000001584810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000000001585490_0;
    %assign/vec4 v0000000001584630_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001584630_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001134f70;
T_1 ;
    %wait E_00000000014f9b30;
    %load/vec4 v000000000157e110_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157f330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157f6f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000157dfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157f330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157f6f0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000000000157e070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000000000157f330_0;
    %assign/vec4 v000000000157f330_0, 0;
    %load/vec4 v000000000157f6f0_0;
    %assign/vec4 v000000000157f6f0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000000000157e930_0;
    %assign/vec4 v000000000157f330_0, 0;
    %load/vec4 v000000000157e6b0_0;
    %assign/vec4 v000000000157f6f0_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010e17b0;
T_2 ;
    %wait E_00000000014fc370;
    %load/vec4 v000000000157d5a0_0;
    %load/vec4 v000000000157d000_0;
    %load/vec4 v000000000157c6a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000157c600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000157c2e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000157d5a0_0;
    %load/vec4 v000000000157d000_0;
    %load/vec4 v000000000157c240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157c380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000157c600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000157c2e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000157c380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157c600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157c2e0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000001586870;
T_3 ;
    %wait E_00000000014fc770;
    %load/vec4 v0000000001584a90_0;
    %load/vec4 v00000000015846d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000000015841d0_0;
    %load/vec4 v00000000015846d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000015887a0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010ffea0;
T_4 ;
    %wait E_00000000014f89f0;
    %load/vec4 v00000000010a7480_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a7160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a8240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a8e20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000014f2f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014f4200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014f3620_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000157d320_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a7160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a8240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a8e20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000014f2f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014f4200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014f3620_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000157c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a7160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a8240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a8e20_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000014f2f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014f4200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014f3620_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000157c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a7160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a8240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a8e20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000014f2f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014f4200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014f3620_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000157c880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010a7160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010a8240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a8e20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000014f2f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014f4200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014f3620_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a7160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a8240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010a8e20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000014f2f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014f4200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014f3620_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157c880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a7160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a8240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010a8e20_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000014f2f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014f4200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014f3620_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000001135100;
T_5 ;
    %wait E_00000000014fc070;
    %load/vec4 v000000000157f470_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000000000157ec50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000000000157ec50_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000157ec50_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000157f290_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000000000157f470_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000000000157ec50_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v000000000157ec50_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000157ec50_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000157ec50_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000157ec50_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000000000157f290_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000000000157ec50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000000000157ec50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000157f290_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000000001137440;
T_6 ;
    %wait E_00000000014f9b30;
    %load/vec4 v000000000157df30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157db70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157d6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157bc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157cb00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000157bac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157de90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157f1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157cce0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000000000157dc10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000157e430_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000157ddf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000157e9d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000000000157cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000000000157db70_0;
    %assign/vec4 v000000000157db70_0, 0;
    %load/vec4 v000000000157d6e0_0;
    %assign/vec4 v000000000157d6e0_0, 0;
    %load/vec4 v000000000157bb60_0;
    %assign/vec4 v000000000157bb60_0, 0;
    %load/vec4 v000000000157bc00_0;
    %assign/vec4 v000000000157bc00_0, 0;
    %load/vec4 v000000000157cb00_0;
    %assign/vec4 v000000000157cb00_0, 0;
    %load/vec4 v000000000157bac0_0;
    %assign/vec4 v000000000157bac0_0, 0;
    %load/vec4 v000000000157de90_0;
    %assign/vec4 v000000000157de90_0, 0;
    %load/vec4 v000000000157f1f0_0;
    %assign/vec4 v000000000157f1f0_0, 0;
    %load/vec4 v000000000157cce0_0;
    %assign/vec4 v000000000157cce0_0, 0;
    %load/vec4 v000000000157dc10_0;
    %assign/vec4 v000000000157dc10_0, 0;
    %load/vec4 v000000000157e430_0;
    %assign/vec4 v000000000157e430_0, 0;
    %load/vec4 v000000000157ddf0_0;
    %assign/vec4 v000000000157ddf0_0, 0;
    %load/vec4 v000000000157e9d0_0;
    %assign/vec4 v000000000157e9d0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000000000157f830_0;
    %assign/vec4 v000000000157db70_0, 0;
    %load/vec4 v000000000157d280_0;
    %assign/vec4 v000000000157d6e0_0, 0;
    %load/vec4 v000000000157d1e0_0;
    %assign/vec4 v000000000157bb60_0, 0;
    %load/vec4 v000000000157d640_0;
    %assign/vec4 v000000000157bc00_0, 0;
    %load/vec4 v000000000157d0a0_0;
    %assign/vec4 v000000000157cb00_0, 0;
    %load/vec4 v000000000157ca60_0;
    %assign/vec4 v000000000157bac0_0, 0;
    %load/vec4 v000000000157e2f0_0;
    %assign/vec4 v000000000157de90_0, 0;
    %load/vec4 v000000000157f8d0_0;
    %assign/vec4 v000000000157f1f0_0, 0;
    %load/vec4 v000000000157cf60_0;
    %assign/vec4 v000000000157cce0_0, 0;
    %load/vec4 v000000000157eed0_0;
    %assign/vec4 v000000000157dc10_0, 0;
    %load/vec4 v000000000157e890_0;
    %assign/vec4 v000000000157e430_0, 0;
    %load/vec4 v000000000157dad0_0;
    %assign/vec4 v000000000157ddf0_0, 0;
    %load/vec4 v000000000157e750_0;
    %assign/vec4 v000000000157e9d0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000001585f10;
T_7 ;
    %wait E_00000000014fbd30;
    %load/vec4 v0000000001583cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0000000001585530_0;
    %store/vec4 v0000000001584e50_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0000000001583f50_0;
    %store/vec4 v0000000001584e50_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000000001585850_0;
    %store/vec4 v0000000001584e50_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000015863c0;
T_8 ;
    %wait E_00000000014fbd70;
    %load/vec4 v0000000001583ff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0000000001584c70_0;
    %store/vec4 v00000000015852b0_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0000000001585710_0;
    %store/vec4 v00000000015852b0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000000001585210_0;
    %store/vec4 v00000000015852b0_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000010e1620;
T_9 ;
    %wait E_00000000014fab70;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000157d3c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000157cec0_0, 0;
    %load/vec4 v000000000157d8c0_0;
    %load/vec4 v000000000157c420_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000157c420_0;
    %load/vec4 v000000000157c920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000157d3c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000000000157c560_0;
    %load/vec4 v000000000157bca0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000157d8c0_0;
    %load/vec4 v000000000157c420_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000157c420_0;
    %load/vec4 v000000000157c920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v000000000157bca0_0;
    %load/vec4 v000000000157c920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000157d3c0_0, 0;
T_9.2 ;
T_9.1 ;
    %load/vec4 v000000000157d8c0_0;
    %load/vec4 v000000000157c420_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000157c420_0;
    %load/vec4 v000000000157c1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000157cec0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000000000157c560_0;
    %load/vec4 v000000000157bca0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000157d8c0_0;
    %load/vec4 v000000000157c420_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000157c420_0;
    %load/vec4 v000000000157c1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v000000000157bca0_0;
    %load/vec4 v000000000157c1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000157cec0_0, 0;
T_9.6 ;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000001524400;
T_10 ;
    %wait E_00000000014f82b0;
    %load/vec4 v00000000014f3e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.0 ;
    %load/vec4 v00000000014f3ee0_0;
    %load/vec4 v00000000014f4020_0;
    %and;
    %store/vec4 v00000000014f4840_0, 0, 32;
    %jmp T_10.10;
T_10.1 ;
    %load/vec4 v00000000014f3ee0_0;
    %load/vec4 v00000000014f4020_0;
    %xor;
    %store/vec4 v00000000014f4840_0, 0, 32;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v00000000014f3ee0_0;
    %load/vec4 v00000000014f4020_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000000014f4840_0, 0, 32;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v00000000014f3ee0_0;
    %load/vec4 v00000000014f4020_0;
    %add;
    %store/vec4 v00000000014f4840_0, 0, 32;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v00000000014f3ee0_0;
    %load/vec4 v00000000014f4020_0;
    %sub;
    %store/vec4 v00000000014f4840_0, 0, 32;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v00000000014f3ee0_0;
    %load/vec4 v00000000014f4020_0;
    %mul;
    %store/vec4 v00000000014f4840_0, 0, 32;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v00000000014f3ee0_0;
    %load/vec4 v00000000014f4020_0;
    %add;
    %store/vec4 v00000000014f4840_0, 0, 32;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v00000000014f3ee0_0;
    %load/vec4 v00000000014f4020_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000000014f4840_0, 0, 32;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v00000000014f3ee0_0;
    %load/vec4 v00000000014f4020_0;
    %add;
    %store/vec4 v00000000014f4840_0, 0, 32;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v00000000014f3ee0_0;
    %load/vec4 v00000000014f4020_0;
    %sub;
    %store/vec4 v00000000014f4840_0, 0, 32;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000001524590;
T_11 ;
    %wait E_00000000014f8670;
    %load/vec4 v00000000014f33a0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v00000000014f34e0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000014f40c0_0, 0, 4;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000014f40c0_0, 0, 4;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000014f40c0_0, 0, 4;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000000014f40c0_0, 0, 4;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000000014f40c0_0, 0, 4;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000014f40c0_0, 0, 4;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000000014f33a0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.9, 4;
    %load/vec4 v00000000014f34e0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %jmp T_11.14;
T_11.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000014f40c0_0, 0, 4;
    %jmp T_11.14;
T_11.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000014f40c0_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000014f40c0_0, 0, 4;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v00000000014f33a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.15, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000000014f40c0_0, 0, 4;
T_11.15 ;
T_11.10 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000010e1490;
T_12 ;
    %wait E_00000000014f9b30;
    %load/vec4 v000000000157bfc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157ce20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157bf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157d140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157d820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157c9c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000157cba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157bd40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000157c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000000000157ce20_0;
    %assign/vec4 v000000000157ce20_0, 0;
    %load/vec4 v000000000157bf20_0;
    %assign/vec4 v000000000157bf20_0, 0;
    %load/vec4 v000000000157d140_0;
    %assign/vec4 v000000000157d140_0, 0;
    %load/vec4 v000000000157d820_0;
    %assign/vec4 v000000000157d820_0, 0;
    %load/vec4 v000000000157c9c0_0;
    %assign/vec4 v000000000157c9c0_0, 0;
    %load/vec4 v000000000157cba0_0;
    %assign/vec4 v000000000157cba0_0, 0;
    %load/vec4 v000000000157bd40_0;
    %assign/vec4 v000000000157bd40_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000000000157c7e0_0;
    %assign/vec4 v000000000157ce20_0, 0;
    %load/vec4 v000000000157bde0_0;
    %assign/vec4 v000000000157bf20_0, 0;
    %load/vec4 v000000000157c740_0;
    %assign/vec4 v000000000157d140_0, 0;
    %load/vec4 v000000000157be80_0;
    %assign/vec4 v000000000157d820_0, 0;
    %load/vec4 v000000000157c4c0_0;
    %assign/vec4 v000000000157c9c0_0, 0;
    %load/vec4 v000000000157d780_0;
    %assign/vec4 v000000000157cba0_0, 0;
    %load/vec4 v000000000157cd80_0;
    %assign/vec4 v000000000157bd40_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000001585d80;
T_13 ;
    %wait E_00000000014fb830;
    %load/vec4 v0000000001589560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001588fc0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0000000001588fc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0000000001588fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000015894c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001589060_0, 0, 32;
T_13.4 ;
    %load/vec4 v0000000001589060_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0000000001588fc0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000000001589060_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001589100, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0000000001588fc0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0000000001589060_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001587da0, 0, 4;
    %load/vec4 v0000000001589060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001589060_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %load/vec4 v0000000001588fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001588fc0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
T_13.0 ;
    %load/vec4 v00000000015885c0_0;
    %load/vec4 v0000000001588980_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0000000001588660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0000000001588160_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000015894c0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %load/vec4 v0000000001588340_0;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001589100, 0, 4;
    %load/vec4 v00000000015883e0_0;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001587da0, 0, 4;
    %jmp T_13.11;
T_13.10 ;
    %load/vec4 v0000000001588160_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000015894c0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.12, 4;
    %load/vec4 v0000000001588340_0;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001589100, 0, 4;
    %load/vec4 v00000000015883e0_0;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001587da0, 0, 4;
T_13.12 ;
T_13.11 ;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0000000001588160_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000015894c0, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.14, 4;
    %load/vec4 v0000000001588340_0;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001589100, 0, 4;
    %load/vec4 v00000000015883e0_0;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001587da0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000001588160_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000015894c0, 4, 0;
    %jmp T_13.15;
T_13.14 ;
    %load/vec4 v0000000001588160_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000015894c0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.16, 4;
    %load/vec4 v0000000001588340_0;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001589100, 0, 4;
    %load/vec4 v00000000015883e0_0;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001587da0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000001588160_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000015894c0, 4, 0;
T_13.16 ;
T_13.15 ;
T_13.9 ;
T_13.6 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000001585d80;
T_14 ;
    %wait E_00000000014fb7b0;
    %load/vec4 v00000000015885c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000001588340_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0000000001589100, 4;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0000000001589100, 4;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001589880_0, 0;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0000000001587da0, 4;
    %assign/vec4 v0000000001587e40_0, 0;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0000000001589100, 4;
    %assign/vec4 v0000000001589380_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000001588160_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000015894c0, 4, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000000001588340_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000000001589100, 4;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000000001589100, 4;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001589880_0, 0;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000000001587da0, 4;
    %assign/vec4 v0000000001587e40_0, 0;
    %load/vec4 v0000000001588160_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000000001589100, 4;
    %assign/vec4 v0000000001589380_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000001588160_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000015894c0, 4, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001589880_0, 0;
    %load/vec4 v00000000015883e0_0;
    %assign/vec4 v0000000001587e40_0, 0;
    %load/vec4 v0000000001588340_0;
    %assign/vec4 v0000000001589380_0, 0;
T_14.5 ;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001589880_0, 0;
    %load/vec4 v00000000015883e0_0;
    %assign/vec4 v0000000001587e40_0, 0;
    %load/vec4 v0000000001588340_0;
    %assign/vec4 v0000000001589380_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000001585bf0;
T_15 ;
    %wait E_00000000014fc470;
    %load/vec4 v000000000158ba40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %load/vec4 v000000000158b400_0;
    %parti/s 32, 224, 9;
    %assign/vec4 v000000000158b9a0_0, 0;
    %jmp T_15.9;
T_15.0 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v000000000158b9a0_0, 0;
    %jmp T_15.9;
T_15.1 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v000000000158b9a0_0, 0;
    %jmp T_15.9;
T_15.2 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 32, 64, 8;
    %assign/vec4 v000000000158b9a0_0, 0;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 32, 96, 8;
    %assign/vec4 v000000000158b9a0_0, 0;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 32, 128, 9;
    %assign/vec4 v000000000158b9a0_0, 0;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 32, 160, 9;
    %assign/vec4 v000000000158b9a0_0, 0;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 32, 192, 9;
    %assign/vec4 v000000000158b9a0_0, 0;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 32, 224, 9;
    %assign/vec4 v000000000158b9a0_0, 0;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000001585bf0;
T_16 ;
    %wait E_00000000014fc530;
    %load/vec4 v000000000158ba40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %load/vec4 v000000000158b360_0;
    %load/vec4 v000000000158b400_0;
    %parti/s 224, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000158b7c0_0, 0;
    %jmp T_16.9;
T_16.0 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 224, 32, 7;
    %load/vec4 v000000000158b360_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000158b7c0_0, 0;
    %jmp T_16.9;
T_16.1 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 192, 64, 8;
    %load/vec4 v000000000158b360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000158b400_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000158b7c0_0, 0;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 160, 96, 8;
    %load/vec4 v000000000158b360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000158b400_0;
    %parti/s 64, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000158b7c0_0, 0;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 128, 128, 9;
    %load/vec4 v000000000158b360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000158b400_0;
    %parti/s 96, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000158b7c0_0, 0;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 96, 160, 9;
    %load/vec4 v000000000158b360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000158b400_0;
    %parti/s 128, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000158b7c0_0, 0;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 64, 192, 9;
    %load/vec4 v000000000158b360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000158b400_0;
    %parti/s 160, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000158b7c0_0, 0;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v000000000158b400_0;
    %parti/s 32, 224, 9;
    %load/vec4 v000000000158b360_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000158b400_0;
    %parti/s 192, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000158b7c0_0, 0;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v000000000158b360_0;
    %load/vec4 v000000000158b400_0;
    %parti/s 224, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000158b7c0_0, 0;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000001585bf0;
T_17 ;
    %wait E_00000000014fb830;
    %load/vec4 v000000000158afa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000158bae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000158bc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000158adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000158b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000158bb80_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000000000158bae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %jmp T_17.7;
T_17.2 ;
    %load/vec4 v000000000158b540_0;
    %load/vec4 v000000000158c940_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000000000158bae0_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000158bae0_0, 0;
T_17.9 ;
    %jmp T_17.7;
T_17.3 ;
    %load/vec4 v000000000158b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000158bb80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000158adc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000158bc20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000158bae0_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000158bc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000158adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000158bb80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000158bae0_0, 0;
T_17.11 ;
    %jmp T_17.7;
T_17.4 ;
    %load/vec4 v000000000158b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000158bc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000158b860_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000000000158bae0_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000158bae0_0, 0;
T_17.13 ;
    %jmp T_17.7;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000158b860_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000158bae0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v000000000158b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000158adc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000158bb80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000158bae0_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000158bae0_0, 0;
T_17.15 ;
    %jmp T_17.7;
T_17.7 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000001130690;
T_18 ;
    %wait E_00000000014f9b30;
    %load/vec4 v000000000157ef70_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v000000000157e4d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_18.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157dd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000157ecf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157dcb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000157ebb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000157f650_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000000000157f010_0;
    %assign/vec4 v000000000157dd50_0, 0;
    %load/vec4 v000000000157e570_0;
    %assign/vec4 v000000000157ecf0_0, 0;
    %load/vec4 v000000000157da30_0;
    %assign/vec4 v000000000157dcb0_0, 0;
    %load/vec4 v000000000157e7f0_0;
    %assign/vec4 v000000000157ebb0_0, 0;
    %load/vec4 v000000000157f5b0_0;
    %assign/vec4 v000000000157f650_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000001585a60;
T_19 ;
    %wait E_00000000014fb830;
    %load/vec4 v0000000001590760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001590620_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000158f7c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000001590620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v000000000158f9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000001590620_0, 0;
    %load/vec4 v000000000158f7c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000158f7c0_0, 0;
T_19.5 ;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v000000000158f7c0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000001590620_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000158f7c0_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v000000000158f7c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000000000158f7c0_0, 0;
T_19.8 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000001585a60;
T_20 ;
    %wait E_00000000014fc770;
    %load/vec4 v000000000158f900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000000000158f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000000000158fa40_0;
    %ix/getv 3, v000000000158fcc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000158fc20, 0, 4;
    %load/vec4 v000000000158fa40_0;
    %assign/vec4 v000000000158fb80_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %ix/getv 4, v000000000158fcc0_0;
    %load/vec4a v000000000158fc20, 4;
    %store/vec4 v000000000158fb80_0, 0, 256;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000001506180;
T_21 ;
    %delay 25, 0;
    %load/vec4 v0000000001590800_0;
    %inv;
    %store/vec4 v0000000001590800_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000001506180;
T_22 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001590260_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001590800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000158f720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000158f680_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000158f720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000158f680_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015908a0_0, 0, 32;
T_22.0 ;
    %load/vec4 v00000000015908a0_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_22.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000015908a0_0;
    %store/vec4a v000000000157f3d0, 4, 0;
    %load/vec4 v00000000015908a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015908a0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000158f2c0_0, 0, 32;
T_22.2 ;
    %load/vec4 v000000000158f2c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_22.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015908a0_0, 0, 32;
T_22.4 ;
    %load/vec4 v00000000015908a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_22.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v00000000015908a0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000000000158f2c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000000001589100, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v00000000015908a0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000000000158f2c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0000000001587da0, 4, 0;
    %load/vec4 v00000000015908a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015908a0_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v000000000158f2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000158f2c0_0, 0, 32;
    %jmp T_22.2;
T_22.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015908a0_0, 0, 32;
T_22.6 ;
    %load/vec4 v00000000015908a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000000015908a0_0;
    %store/vec4a v00000000015887a0, 4, 0;
    %load/vec4 v00000000015908a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015908a0_0, 0, 32;
    %jmp T_22.6;
T_22.7 ;
    %vpi_call 2 85 "$readmemb", "instruction_2.txt", v000000000157f3d0 {0 0 0};
    %vpi_func 2 89 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v000000000158e460_0, 0, 32;
    %vpi_func 2 91 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v000000000158d240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015908a0_0, 0, 32;
T_22.8 ;
    %load/vec4 v00000000015908a0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_22.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v00000000015908a0_0;
    %store/vec4a v000000000158fc20, 4, 0;
    %load/vec4 v00000000015908a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015908a0_0, 0, 32;
    %jmp T_22.8;
T_22.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000158fc20, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000158fc20, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000158fc20, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000158fc20, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000158fc20, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000158fc20, 4, 0;
    %end;
    .thread T_22;
    .scope S_0000000001506180;
T_23 ;
    %wait E_00000000014fc770;
    %load/vec4 v0000000001590260_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %vpi_call 2 110 "$fdisplay", v000000000158e460_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000158f2c0_0, 0, 32;
T_23.2 ;
    %load/vec4 v000000000158f2c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000015908a0_0, 0, 32;
T_23.4 ;
    %load/vec4 v00000000015908a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_23.5, 5;
    %load/vec4 v00000000015908a0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000000000158f2c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000000001589100, 4;
    %store/vec4 v000000000158f220_0, 0, 25;
    %load/vec4 v00000000015908a0_0;
    %pad/s 4;
    %store/vec4 v00000000015901c0_0, 0, 4;
    %load/vec4 v000000000158f220_0;
    %parti/s 23, 0, 2;
    %load/vec4 v00000000015901c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000158fe00_0, 0, 27;
    %load/vec4 v000000000158f220_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v00000000015908a0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000000000158f2c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000000001587da0, 4;
    %ix/getv 4, v000000000158fe00_0;
    %store/vec4a v000000000158fc20, 4, 0;
T_23.6 ;
    %load/vec4 v00000000015908a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000015908a0_0, 0, 32;
    %jmp T_23.4;
T_23.5 ;
    %load/vec4 v000000000158f2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000158f2c0_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
T_23.0 ;
    %load/vec4 v0000000001590260_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.8, 5;
    %vpi_call 2 122 "$finish" {0 0 0};
T_23.8 ;
    %vpi_call 2 126 "$fdisplay", v000000000158e460_0, "cycle = %0d, Start = %b\012PC = %d", v0000000001590260_0, v000000000158f680_0, v0000000001584630_0 {0 0 0};
    %vpi_call 2 130 "$fdisplay", v000000000158e460_0, "Registers" {0 0 0};
    %vpi_call 2 131 "$fdisplay", v000000000158e460_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v00000000015887a0, 0>, &A<v00000000015887a0, 8>, &A<v00000000015887a0, 16>, &A<v00000000015887a0, 24> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v000000000158e460_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v00000000015887a0, 1>, &A<v00000000015887a0, 9>, &A<v00000000015887a0, 17>, &A<v00000000015887a0, 25> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v000000000158e460_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v00000000015887a0, 2>, &A<v00000000015887a0, 10>, &A<v00000000015887a0, 18>, &A<v00000000015887a0, 26> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v000000000158e460_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v00000000015887a0, 3>, &A<v00000000015887a0, 11>, &A<v00000000015887a0, 19>, &A<v00000000015887a0, 27> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v000000000158e460_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v00000000015887a0, 4>, &A<v00000000015887a0, 12>, &A<v00000000015887a0, 20>, &A<v00000000015887a0, 28> {0 0 0};
    %vpi_call 2 136 "$fdisplay", v000000000158e460_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v00000000015887a0, 5>, &A<v00000000015887a0, 13>, &A<v00000000015887a0, 21>, &A<v00000000015887a0, 29> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v000000000158e460_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v00000000015887a0, 6>, &A<v00000000015887a0, 14>, &A<v00000000015887a0, 22>, &A<v00000000015887a0, 30> {0 0 0};
    %vpi_call 2 138 "$fdisplay", v000000000158e460_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v00000000015887a0, 7>, &A<v00000000015887a0, 15>, &A<v00000000015887a0, 23>, &A<v00000000015887a0, 31> {0 0 0};
    %vpi_call 2 142 "$fdisplay", v000000000158e460_0, "Data Memory: 0x0000 = %h", &A<v000000000158fc20, 0> {0 0 0};
    %vpi_call 2 143 "$fdisplay", v000000000158e460_0, "Data Memory: 0x0020 = %h", &A<v000000000158fc20, 1> {0 0 0};
    %vpi_call 2 144 "$fdisplay", v000000000158e460_0, "Data Memory: 0x0040 = %h", &A<v000000000158fc20, 2> {0 0 0};
    %vpi_call 2 145 "$fdisplay", v000000000158e460_0, "Data Memory: 0x0200 = %h", &A<v000000000158fc20, 16> {0 0 0};
    %vpi_call 2 146 "$fdisplay", v000000000158e460_0, "Data Memory: 0x0220 = %h", &A<v000000000158fc20, 17> {0 0 0};
    %vpi_call 2 147 "$fdisplay", v000000000158e460_0, "Data Memory: 0x0240 = %h", &A<v000000000158fc20, 18> {0 0 0};
    %vpi_call 2 148 "$fdisplay", v000000000158e460_0, "Data Memory: 0x0400 = %h", &A<v000000000158fc20, 32> {0 0 0};
    %vpi_call 2 149 "$fdisplay", v000000000158e460_0, "Data Memory: 0x0420 = %h", &A<v000000000158fc20, 33> {0 0 0};
    %vpi_call 2 150 "$fdisplay", v000000000158e460_0, "Data Memory: 0x0440 = %h", &A<v000000000158fc20, 34> {0 0 0};
    %vpi_call 2 152 "$fdisplay", v000000000158e460_0, "\012" {0 0 0};
    %load/vec4 v000000000158be00_0;
    %load/vec4 v000000000158bae0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %load/vec4 v000000000158b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %load/vec4 v000000000158b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.14, 8;
    %vpi_call 2 159 "$fdisplay", v000000000158d240_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0000000001590260_0, v000000000158b900_0, v000000000158b360_0 {0 0 0};
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v000000000158b4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %vpi_call 2 161 "$fdisplay", v000000000158d240_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0000000001590260_0, v000000000158b900_0, v000000000158bcc0_0 {0 0 0};
T_23.16 ;
T_23.15 ;
    %jmp T_23.13;
T_23.12 ;
    %load/vec4 v000000000158b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.18, 8;
    %vpi_call 2 165 "$fdisplay", v000000000158d240_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0000000001590260_0, v000000000158b900_0, v000000000158b360_0 {0 0 0};
    %jmp T_23.19;
T_23.18 ;
    %load/vec4 v000000000158b4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.20, 8;
    %vpi_call 2 167 "$fdisplay", v000000000158d240_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0000000001590260_0, v000000000158b900_0, v000000000158bcc0_0 {0 0 0};
T_23.20 ;
T_23.19 ;
T_23.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001590120_0, 0, 1;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v000000000158be00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.22, 8;
    %load/vec4 v0000000001590120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.24, 8;
    %load/vec4 v000000000158b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.26, 8;
    %vpi_call 2 174 "$fdisplay", v000000000158d240_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0000000001590260_0, v000000000158b900_0, v000000000158b360_0 {0 0 0};
    %jmp T_23.27;
T_23.26 ;
    %load/vec4 v000000000158b4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.28, 8;
    %vpi_call 2 176 "$fdisplay", v000000000158d240_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0000000001590260_0, v000000000158b900_0, v000000000158bcc0_0 {0 0 0};
T_23.28 ;
T_23.27 ;
T_23.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001590120_0, 0, 1;
T_23.22 ;
T_23.11 ;
    %load/vec4 v0000000001590260_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001590260_0, 0, 32;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "And.v";
    "Control.v";
    "EXMEM.v";
    "Forward.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "ImmGen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX32.v";
    "MUX32_4Input.v";
    "PC.v";
    "Equal.v";
    "Registers.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
