\hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status}{}\doxysection{AHB2 Peripheral Clock Enabled or Disabled Status}
\label{group__RCC__AHB2__Clock__Enable__Disable__Status}\index{AHB2 Peripheral Clock Enabled or Disabled Status@{AHB2 Peripheral Clock Enabled or Disabled Status}}


Check whether the AHB2 peripheral clock is enabled or not.  


Collaboration diagram for AHB2 Peripheral Clock Enabled or Disabled Status\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__AHB2__Clock__Enable__Disable__Status}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_gad1edbd9407c814110f04c1a609a214e4}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_gad1edbd9407c814110f04c1a609a214e4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2fc8f9dc5f5b64c14c325c45ee301b4f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga528029c120a0154dfd7cfd6159e8debe}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga528029c120a0154dfd7cfd6159e8debe}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga8e182ed43301e2586bc198a729b50436}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga8e182ed43301e2586bc198a729b50436}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOHEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga533cce6e679e55d54b4381b2817fc974}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga533cce6e679e55d54b4381b2817fc974}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADCEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_gabb083459b7bbd56c9b89db59bb75fdc2}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_gabb083459b7bbd56c9b89db59bb75fdc2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN) != 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2d73b007700fe1576c7965ce677148bd}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga2d73b007700fe1576c7965ce677148bd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga9b9353035473ac5f144f6e5385c4bebb}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga9b9353035473ac5f144f6e5385c4bebb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga5e939d98ecca025c028bd1d837b84c81}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga5e939d98ecca025c028bd1d837b84c81}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga9c405e3a8e5219c98d0262e18bd0eed9}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga9c405e3a8e5219c98d0262e18bd0eed9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOHEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga452be040858dff873d54c0020d1cbeef}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga452be040858dff873d54c0020d1cbeef}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADCEN) == 0U)
\item 
\mbox{\Hypertarget{group__RCC__AHB2__Clock__Enable__Disable__Status_ga9b17b31dc3e560ead96b7d8a74c8c679}\label{group__RCC__AHB2__Clock__Enable__Disable__Status_ga9b17b31dc3e560ead96b7d8a74c8c679}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$AHB2\+ENR, RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN) == 0U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Check whether the AHB2 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
