INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/vhdl/led/led.srcs/sources_1/new/led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/vhdl/led/led.srcs/sim_1/new/led_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_tb
