// Seed: 2204581379
module module_0 #(
    parameter id_8 = 32'd15
) (
    output tri0  id_0,
    input  uwire id_1,
    input  uwire id_2,
    output tri   id_3,
    input  tri1  id_4
);
  logic [-1 'b0 : -1] id_6;
  ;
  wire id_7;
  integer _id_8;
  ;
  tri [1  &&  -1 : 1  &  id_8] id_9;
  assign id_9 = id_8;
  assign id_0 = id_7;
  final $clog2(64);
  ;
  wire  id_10;
  logic id_11;
  assign id_6 = id_2;
  assign id_9 = -1;
  wire id_12;
  assign id_7 = id_2;
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    input tri1 id_2,
    output wor id_3,
    input uwire id_4,
    output wand id_5,
    output supply0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output wand id_9,
    output wand id_10,
    input uwire id_11
);
  always @(negedge 1);
  module_0 modCall_1 (
      id_10,
      id_4,
      id_4,
      id_5,
      id_1
  );
endmodule
