#ifndef pitcairn____GPU_FEATURES_H__
#define pitcairn____GPU_FEATURES_H__
#define pitcairn__GPU__ATC__PRESENT 1
#define pitcairn__GPU__ATC__PRESENT__1 1
#define pitcairn__GPU__ATC__INVALIDATE_QUEUE_DEPTH 32
#define pitcairn__GPU__ATC__INVALIDATE_QUEUE_DEPTH__32 1
#define pitcairn__GPU__ATC__ITAG_WIDTH 5
#define pitcairn__GPU__ATC__ITAG_WIDTH__5 1
#define pitcairn__GPU__ATC__PAGE_ALIGNED_REQUEST 1
#define pitcairn__GPU__ATC__PAGE_ALIGNED_REQUEST__1 1
#define pitcairn__GPU__ATC__REREQ_PROTECTION_FAULT 1
#define pitcairn__GPU__ATC__REREQ_PROTECTION_FAULT__1 1
#define pitcairn__GPU__ATC__PASID_TLP_PREFIX_SUPPORTED 1
#define pitcairn__GPU__ATC__PASID_TLP_PREFIX_SUPPORTED__1 1
#define pitcairn__GPU__ATC__PASID_TLP_PASID_SUPPORTED 1
#define pitcairn__GPU__ATC__PASID_TLP_PASID_SUPPORTED__1 1
#define pitcairn__GPU__ATC__PASID_TLP_EXE_SUPPORTED 0
#define pitcairn__GPU__ATC__PASID_TLP_EXE_SUPPORTED__0 1
#define pitcairn__GPU__ATC__PASID_TLP_PRIV_SUPPORTED 0
#define pitcairn__GPU__ATC__PASID_TLP_PRIV_SUPPORTED__0 1
#define pitcairn__GPU__ATC__MAX_PASID_WIDTH 16
#define pitcairn__GPU__ATC__MAX_PASID_WIDTH__16 1
#define pitcairn__GPU__ATC__MAX_PASID_WIDTH_FOR_PCR 0
#define pitcairn__GPU__ATC__MAX_PASID_WIDTH_FOR_PCR__0 1
#define pitcairn__GPU__ATC__PRI_PRESENT 1
#define pitcairn__GPU__ATC__PRI_PRESENT__1 1
#define pitcairn__GPU__ATC__PRI_OUTSTANDING_PAGES_BITS 6
#define pitcairn__GPU__ATC__PRI_OUTSTANDING_PAGES_BITS__6 1
#define pitcairn__GPU__ATC__PRI_OUTSTANDING_PAGES 32
#define pitcairn__GPU__ATC__PRI_OUTSTANDING_PAGES__32 1
#define pitcairn__GPU__ATC__PRI_MAX_PRGS 32
#define pitcairn__GPU__ATC__PRI_MAX_PRGS__32 1
#define pitcairn__GPU__ATC__ATS_WORKQUEUE_DEPTH 32
#define pitcairn__GPU__ATC__ATS_WORKQUEUE_DEPTH__32 1
#define pitcairn__GPU__ATC__ATCL1_ATCL2_CREDITDEBIT_FIFO_DEPTH 8
#define pitcairn__GPU__ATC__ATCL1_ATCL2_CREDITDEBIT_FIFO_DEPTH__8 1
#define pitcairn__GPU__ATC__ATSTAG_WIDTH 5
#define pitcairn__GPU__ATC__ATSTAG_WIDTH__5 1
#define pitcairn__GPU__ATC__RPBTAG_WIDTH 5
#define pitcairn__GPU__ATC__RPBTAG_WIDTH__5 1
#define pitcairn__GPU__ATC__L1_WORKQUEUE_DEPTH 32
#define pitcairn__GPU__ATC__L1_WORKQUEUE_DEPTH__32 1
#define pitcairn__GPU__ATC__L1TAG_WIDTH 5
#define pitcairn__GPU__ATC__L1TAG_WIDTH__5 1
#define pitcairn__GPU__ATC__L2_WORKQUEUE_DEPTH 32
#define pitcairn__GPU__ATC__L2_WORKQUEUE_DEPTH__32 1
#define pitcairn__GPU__ATC__L2TAG_WIDTH 5
#define pitcairn__GPU__ATC__L2TAG_WIDTH__5 1
#define pitcairn__GPU__ATC__IFIFO_WR_DEPTH 385
#define pitcairn__GPU__ATC__IFIFO_WR_DEPTH__385 1
#define pitcairn__GPU__ATC__IFIFO_RD_DEPTH 64
#define pitcairn__GPU__ATC__IFIFO_RD_DEPTH__64 1
#define pitcairn__GPU__ATC__CREDITS_L1_L2 8
#define pitcairn__GPU__ATC__CREDITS_L1_L2__8 1
#define pitcairn__GPU__ATC__CREDITS_L1_RPB 64
#define pitcairn__GPU__ATC__CREDITS_L1_RPB__64 1
#define pitcairn__GPU__ATC__L1_CAM_DEPTH 128
#define pitcairn__GPU__ATC__L1_CAM_DEPTH__128 1
#define pitcairn__GPU__ATC__L1_STOR_DEPTH_WR 385
#define pitcairn__GPU__ATC__L1_STOR_DEPTH_WR__385 1
#define pitcairn__GPU__ATC__L1_STOR_DEPTH_RD 64
#define pitcairn__GPU__ATC__L1_STOR_DEPTH_RD__64 1
#define pitcairn__GPU__ATC__L1_STOR_TAG_WIDTH_RD 6
#define pitcairn__GPU__ATC__L1_STOR_TAG_WIDTH_RD__6 1
#define pitcairn__GPU__ATC__L1_STOR_TAG_WIDTH_WR 9
#define pitcairn__GPU__ATC__L1_STOR_TAG_WIDTH_WR__9 1
#define pitcairn__GPU__BIF__VC_PRESENT 0
#define pitcairn__GPU__BIF__VC_PRESENT__0 1
#define pitcairn__GPU__BIF__LV33_PRESENT 1
#define pitcairn__GPU__BIF__LV33_PRESENT__1 1
#define pitcairn__GPU__BIF__CLKBUF_PRESENT 1
#define pitcairn__GPU__BIF__CLKBUF_PRESENT__1 1
#define pitcairn__GPU__XSP__PRESENT 0
#define pitcairn__GPU__XSP__PRESENT__0 1
#define pitcairn__GPU__BIF__PHYLET_EN 0
#define pitcairn__GPU__BIF__PHYLET_EN__0 1
#define pitcairn__GPU__CHIP__DFS 1
#define pitcairn__GPU__CHIP__DFS__1 1
#define pitcairn__GPU__CHIP__TECH tsmc28hp
#define pitcairn__GPU__CHIP__TECH__TSMC28HP 1
#define pitcairn__GPU__CHIP__TECHVER 3.0.9
#define pitcairn__GPU__CHIP__TECHVER__3_0_9 1
#define pitcairn__TOOLS__GUTS__TECHNM tsmc28hp
#define pitcairn__TOOLS__GUTS__TECHNM__TSMC28HP 1
#define pitcairn__TOOLS__GUTS__MEMVENDOR Virage
#define pitcairn__TOOLS__GUTS__MEMVENDOR__VIRAGE 1
#define pitcairn__TOOLS__GUTS__MEMTECH 28nm
#define pitcairn__TOOLS__GUTS__MEMTECH__28NM 1
#define pitcairn__TOOLS__GUTS__LARRVENDOR AMD
#define pitcairn__TOOLS__GUTS__LARRVENDOR__AMD 1
#define pitcairn__TOOLS__GUTS__MEMFABTECH TSMC28
#define pitcairn__TOOLS__GUTS__MEMFABTECH__TSMC28 1
#define pitcairn__TOOLS__GUTS__TECHVER 3.0.0
#define pitcairn__TOOLS__GUTS__TECHVER__3_0_0 1
#define pitcairn__TOOLS__GUTS__MEMVER 1_0
#define pitcairn__TOOLS__GUTS__MEMVER__1_0 1
#define pitcairn__TOOLS__GUTS__MEMCOMPVER 0_6
#define pitcairn__TOOLS__GUTS__MEMCOMPVER__0_6 1
#define pitcairn__TOOLS__GUTS__MEMTYPE default
#define pitcairn__TOOLS__GUTS__MEMTYPE__DEFAULT 1
#define pitcairn__TOOLS__GUTS__LARRTYPE default
#define pitcairn__TOOLS__GUTS__LARRTYPE__DEFAULT 1
#define pitcairn__TOOLS__GUTS__LARRVER 0_4ptcn
#define pitcairn__TOOLS__GUTS__LARRVER__0_4PTCN 1
#define pitcairn__TOOLS__GUTS__MEMVIEWVER 0_6
#define pitcairn__TOOLS__GUTS__MEMVIEWVER__0_6 1
#define pitcairn__GPU__CHIP__MEM virage
#define pitcairn__GPU__CHIP__MEM__VIRAGE 1
#define pitcairn__GPU__CHIP__MEMVENDOR Virage
#define pitcairn__GPU__CHIP__MEMVENDOR__VIRAGE 1
#define pitcairn__GPU__CHIP__MEMTECH 28nm
#define pitcairn__GPU__CHIP__MEMTECH__28NM 1
#define pitcairn__GPU__CHIP__LARRVENDOR AMD
#define pitcairn__GPU__CHIP__LARRVENDOR__AMD 1
#define pitcairn__GPU__CHIP__MEMFABTECH TSMC28
#define pitcairn__GPU__CHIP__MEMFABTECH__TSMC28 1
#define pitcairn__GPU__CHIP__MEMVER 1_0
#define pitcairn__GPU__CHIP__MEMVER__1_0 1
#define pitcairn__GPU__CHIP__LARR_MEMFABTECH TSMC28
#define pitcairn__GPU__CHIP__LARR_MEMFABTECH__TSMC28 1
#define pitcairn__GPU__CHIP__SRAM_MEMFABTECH TSMC28
#define pitcairn__GPU__CHIP__SRAM_MEMFABTECH__TSMC28 1
#define pitcairn__GPU__CHIP__MEMTYPE default
#define pitcairn__GPU__CHIP__MEMTYPE__DEFAULT 1
#define pitcairn__GPU__CHIP__LARRTYPE default
#define pitcairn__GPU__CHIP__LARRTYPE__DEFAULT 1
#define pitcairn__GPU__CHIP__LARRVER 0_4ptcn
#define pitcairn__GPU__CHIP__LARRVER__0_4PTCN 1
#define pitcairn__GPU__CHIP__MEMVIEWVER 0_6
#define pitcairn__GPU__CHIP__MEMVIEWVER__0_6 1
#define pitcairn__GPU__CHIP__TILES_PRESENT 1
#define pitcairn__GPU__CHIP__TILES_PRESENT__1 1
#define pitcairn__GPU__CHIP__SRAM_TIMING default
#define pitcairn__GPU__CHIP__SRAM_TIMING__DEFAULT 1
#define pitcairn__GPU__CHIP__SRAM_MEMVER 1_0
#define pitcairn__GPU__CHIP__SRAM_MEMVER__1_0 1
#define pitcairn__GPU__CHIP__LARR_TIMING default
#define pitcairn__GPU__CHIP__LARR_TIMING__DEFAULT 1
#define pitcairn__GPU__CHIP__LARR_MEMVER 0_4ptcn
#define pitcairn__GPU__CHIP__LARR_MEMVER__0_4PTCN 1
#define pitcairn__GPU__CHIP__SMSGCOUNT 4
#define pitcairn__GPU__CHIP__SMSGCOUNT__4 1
#define pitcairn__GPU__CHIP__SMSG_0_PRESENT 1
#define pitcairn__GPU__CHIP__SMSG_0_PRESENT__1 1
#define pitcairn__GPU__CHIP__SMSG_1_PRESENT 1
#define pitcairn__GPU__CHIP__SMSG_1_PRESENT__1 1
#define pitcairn__GPU__CHIP__SMSG_2_PRESENT 1
#define pitcairn__GPU__CHIP__SMSG_2_PRESENT__1 1
#define pitcairn__GPU__CHIP__SMSG_3_PRESENT 1
#define pitcairn__GPU__CHIP__SMSG_3_PRESENT__1 1
#define pitcairn__GPU__CHIP__SMSG_FOR_BR 0
#define pitcairn__GPU__CHIP__SMSG_FOR_BR__0 1
#define pitcairn__GPU__CHIP__SMSG_FOR_BL 1
#define pitcairn__GPU__CHIP__SMSG_FOR_BL__1 1
#define pitcairn__GPU__CHIP__SMSG_FOR_TL 2
#define pitcairn__GPU__CHIP__SMSG_FOR_TL__2 1
#define pitcairn__GPU__CHIP__SMSG_FOR_TR 3
#define pitcairn__GPU__CHIP__SMSG_FOR_TR__3 1
#define pitcairn__GPU__CHIP__TCB_DEPTH 512
#define pitcairn__GPU__CHIP__TCB_DEPTH__512 1
#define pitcairn__GPU__CHIP__EDCMEM1 0
#define pitcairn__GPU__CHIP__EDCMEM1__0 1
#define pitcairn__GPU__LBIST__PRESENT 0
#define pitcairn__GPU__LBIST__PRESENT__0 1
#define pitcairn__GPU__CHIP__POWERGATE 0
#define pitcairn__GPU__CHIP__POWERGATE__0 1
#define pitcairn__GPU__CHIP__UVD_POWERGATE 0
#define pitcairn__GPU__CHIP__UVD_POWERGATE__0 1
#define pitcairn__GPU__CHIP__BACO 1
#define pitcairn__GPU__CHIP__BACO__1 1
#define pitcairn__GPU__CEC__PRESENT 1
#define pitcairn__GPU__CEC__PRESENT__1 1
#define pitcairn__GPU__CHIP__REAL_RDL_READY 1
#define pitcairn__GPU__CHIP__REAL_RDL_READY__1 1
#define pitcairn__GPU__PDMA__PRESENT 0
#define pitcairn__GPU__PDMA__PRESENT__0 1
#define pitcairn__GPU__DRMDMA__DUAL_DRMDMA_PRESENT 1
#define pitcairn__GPU__DRMDMA__DUAL_DRMDMA_PRESENT__1 1
#define pitcairn__GPU__DRMDMA__DATA_BUF_SPLIT 1
#define pitcairn__GPU__DRMDMA__DATA_BUF_SPLIT__1 1
#define pitcairn__GPU__DLB__SLEW 1
#define pitcairn__GPU__DLB__SLEW__1 1
#define pitcairn__GPU__CHIP__INFERRED_REPS 1
#define pitcairn__GPU__CHIP__INFERRED_REPS__1 1
#define pitcairn__GPU__THM__CMON_PRESENT 1
#define pitcairn__GPU__THM__CMON_PRESENT__1 1
#define pitcairn__GPU__TMON0__LEFT_NUM_RDI 12
#define pitcairn__GPU__TMON0__LEFT_NUM_RDI__12 1
#define pitcairn__GPU__TMON0__RIGHT_NUM_RDI 12
#define pitcairn__GPU__TMON0__RIGHT_NUM_RDI__12 1
#define pitcairn__GPU__DFT__IBIZA_TMON 1
#define pitcairn__GPU__DFT__IBIZA_TMON__1 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL 17
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL__17 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_LS 0
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_LS__0 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_DS_D 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_DS_D__1 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_DS_M 2
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_DS_M__2 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_SD_D 3
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_SD_D__3 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_SD_M 4
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_SD_M__4 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_DS 5
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_DS__5 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_SD 6
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_SD__6 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_FISO 7
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_FISO__7 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_START 8
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_START__8 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_END 16
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_END__16 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_START 8
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_START__8 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_END 30
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_END__30 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_RF_RME 8
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_RF_RME__8 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_RF_RM_START 9
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_RF_RM_START__9 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_RF_RM_END 10
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_RF_RM_END__10 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_PDP_RME 11
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_PDP_RME__11 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_PDP_RM_START 12
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_PDP_RM_START__12 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_PDP_RM_END 13
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_PDP_RM_END__13 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_HD_RME 14
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_HD_RME__14 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_HD_RM_START 15
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_HD_RM_START__15 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_HD_RM_END 16
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_V_RM_HD_RM_END__16 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_RF_RME 8
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_RF_RME__8 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_RF_RM_START 9
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_RF_RM_START__9 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_RF_RM_END 17
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_RF_RM_END__17 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_PDP_RME 18
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_PDP_RME__18 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_PDP_RM_START 19
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_PDP_RM_START__19 1
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_PDP_RM_END 30
#define pitcairn__GPU__CHIP__MEM_POWER_CTRL_A_RM_PDP_RM_END__30 1
#define pitcairn__GPU__CGTT_TILE__PDLY 0
#define pitcairn__GPU__CGTT_TILE__PDLY__0 1
#define pitcairn__GPU__PDLY_TILE__PDLY 0
#define pitcairn__GPU__PDLY_TILE__PDLY__0 1
#define pitcairn__GPU__PDLY_TILE__CLKGATE 0
#define pitcairn__GPU__PDLY_TILE__CLKGATE__0 1
#define pitcairn__GPU__CHIP__XCLK_MHZ 25
#define pitcairn__GPU__CHIP__XCLK_MHZ__25 1
#define pitcairn__GPU__CPL__CML_BUFFER_0_PRESENT 0
#define pitcairn__GPU__CPL__CML_BUFFER_0_PRESENT__0 1
#define pitcairn__GPU__CPL__CML_BUFFER_1_PRESENT 0
#define pitcairn__GPU__CPL__CML_BUFFER_1_PRESENT__0 1
#define pitcairn__GPU__CPL__GPIO_0_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_0_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_1_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_1_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_2_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_2_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_3_PRESENT 0
#define pitcairn__GPU__CPL__GPIO_3_PRESENT__0 1
#define pitcairn__GPU__CPL__GPIO_4_PRESENT 0
#define pitcairn__GPU__CPL__GPIO_4_PRESENT__0 1
#define pitcairn__GPU__CPL__GPIO_5_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_5_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_6_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_6_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_7_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_7_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_8_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_8_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_9_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_9_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_10_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_10_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_11_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_11_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_12_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_12_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_13_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_13_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_14_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_14_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_15_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_15_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_16_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_16_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_17_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_17_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_18_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_18_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_19_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_19_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_20_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_20_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_21_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_21_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_22_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_22_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_23_PRESENT 0
#define pitcairn__GPU__CPL__GPIO_23_PRESENT__0 1
#define pitcairn__GPU__CPL__GPIO_24_PRESENT 0
#define pitcairn__GPU__CPL__GPIO_24_PRESENT__0 1
#define pitcairn__GPU__CPL__GPIO_25_PRESENT 0
#define pitcairn__GPU__CPL__GPIO_25_PRESENT__0 1
#define pitcairn__GPU__CPL__GPIO_26_PRESENT 0
#define pitcairn__GPU__CPL__GPIO_26_PRESENT__0 1
#define pitcairn__GPU__CPL__GPIO_27_PRESENT 0
#define pitcairn__GPU__CPL__GPIO_27_PRESENT__0 1
#define pitcairn__GPU__CPL__GPIO_28_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_28_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_29_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_29_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_30_PRESENT 1
#define pitcairn__GPU__CPL__GPIO_30_PRESENT__1 1
#define pitcairn__GPU__CPL__GPIO_0_LR 1
#define pitcairn__GPU__CPL__GPIO_0_LR__1 1
#define pitcairn__GPU__CPL__GPIO_1_LR 1
#define pitcairn__GPU__CPL__GPIO_1_LR__1 1
#define pitcairn__GPU__CPL__GPIO_2_LR 1
#define pitcairn__GPU__CPL__GPIO_2_LR__1 1
#define pitcairn__GPU__CPL__GPIO_3_LR 1
#define pitcairn__GPU__CPL__GPIO_3_LR__1 1
#define pitcairn__GPU__CPL__GPIO_4_LR 1
#define pitcairn__GPU__CPL__GPIO_4_LR__1 1
#define pitcairn__GPU__CPL__GPIO_5_LR 1
#define pitcairn__GPU__CPL__GPIO_5_LR__1 1
#define pitcairn__GPU__CPL__GPIO_6_LR 1
#define pitcairn__GPU__CPL__GPIO_6_LR__1 1
#define pitcairn__GPU__CPL__GPIO_7_LR 1
#define pitcairn__GPU__CPL__GPIO_7_LR__1 1
#define pitcairn__GPU__CPL__GPIO_8_LR 1
#define pitcairn__GPU__CPL__GPIO_8_LR__1 1
#define pitcairn__GPU__CPL__GPIO_9_LR 1
#define pitcairn__GPU__CPL__GPIO_9_LR__1 1
#define pitcairn__GPU__CPL__GPIO_10_LR 1
#define pitcairn__GPU__CPL__GPIO_10_LR__1 1
#define pitcairn__GPU__CPL__GPIO_11_LR 1
#define pitcairn__GPU__CPL__GPIO_11_LR__1 1
#define pitcairn__GPU__CPL__GPIO_12_LR 1
#define pitcairn__GPU__CPL__GPIO_12_LR__1 1
#define pitcairn__GPU__CPL__GPIO_13_LR 1
#define pitcairn__GPU__CPL__GPIO_13_LR__1 1
#define pitcairn__GPU__CPL__GPIO_14_LR 1
#define pitcairn__GPU__CPL__GPIO_14_LR__1 1
#define pitcairn__GPU__CPL__GPIO_15_LR 1
#define pitcairn__GPU__CPL__GPIO_15_LR__1 1
#define pitcairn__GPU__CPL__GPIO_16_LR 1
#define pitcairn__GPU__CPL__GPIO_16_LR__1 1
#define pitcairn__GPU__CPL__GPIO_17_LR 1
#define pitcairn__GPU__CPL__GPIO_17_LR__1 1
#define pitcairn__GPU__CPL__GPIO_18_LR 1
#define pitcairn__GPU__CPL__GPIO_18_LR__1 1
#define pitcairn__GPU__CPL__GPIO_19_LR 1
#define pitcairn__GPU__CPL__GPIO_19_LR__1 1
#define pitcairn__GPU__CPL__GPIO_20_LR 1
#define pitcairn__GPU__CPL__GPIO_20_LR__1 1
#define pitcairn__GPU__CPL__GPIO_21_LR 1
#define pitcairn__GPU__CPL__GPIO_21_LR__1 1
#define pitcairn__GPU__CPL__GPIO_22_LR 1
#define pitcairn__GPU__CPL__GPIO_22_LR__1 1
#define pitcairn__GPU__CPL__GPIO_23_LR 1
#define pitcairn__GPU__CPL__GPIO_23_LR__1 1
#define pitcairn__GPU__CPL__GPIO_24_LR 1
#define pitcairn__GPU__CPL__GPIO_24_LR__1 1
#define pitcairn__GPU__CPL__GPIO_25_LR 1
#define pitcairn__GPU__CPL__GPIO_25_LR__1 1
#define pitcairn__GPU__CPL__GPIO_26_LR 1
#define pitcairn__GPU__CPL__GPIO_26_LR__1 1
#define pitcairn__GPU__CPL__GPIO_27_LR 1
#define pitcairn__GPU__CPL__GPIO_27_LR__1 1
#define pitcairn__GPU__CPL__GPIO_28_LR 1
#define pitcairn__GPU__CPL__GPIO_28_LR__1 1
#define pitcairn__GPU__CPL__GPIO_29_LR 1
#define pitcairn__GPU__CPL__GPIO_29_LR__1 1
#define pitcairn__GPU__CPL__GPIO_30_LR 1
#define pitcairn__GPU__CPL__GPIO_30_LR__1 1
#define pitcairn__GPU__CPL__XO_IN_LR 1
#define pitcairn__GPU__CPL__XO_IN_LR__1 1
#define pitcairn__GPU__CPL__XO_IN2_LR 1
#define pitcairn__GPU__CPL__XO_IN2_LR__1 1
#define pitcairn__GPU__CPL__MLPS_0_PRESENT 1
#define pitcairn__GPU__CPL__MLPS_0_PRESENT__1 1
#define pitcairn__GPU__CPL__MLPS_1_PRESENT 1
#define pitcairn__GPU__CPL__MLPS_1_PRESENT__1 1
#define pitcairn__GPU__CPL__MLPS_2_PRESENT 1
#define pitcairn__GPU__CPL__MLPS_2_PRESENT__1 1
#define pitcairn__GPU__CPL__MLPS_3_PRESENT 1
#define pitcairn__GPU__CPL__MLPS_3_PRESENT__1 1
#define pitcairn__GPU__CPL__SX_0_PRESENT 1
#define pitcairn__GPU__CPL__SX_0_PRESENT__1 1
#define pitcairn__GPU__CPL__SX_1_PRESENT 1
#define pitcairn__GPU__CPL__SX_1_PRESENT__1 1
#define pitcairn__GPU__CPL__SX_2_PRESENT 1
#define pitcairn__GPU__CPL__SX_2_PRESENT__1 1
#define pitcairn__GPU__CPL__SX_3_PRESENT 1
#define pitcairn__GPU__CPL__SX_3_PRESENT__1 1
#define pitcairn__GPU__SMC__TAP_FED_PRESENT 1
#define pitcairn__GPU__SMC__TAP_FED_PRESENT__1 1
#define pitcairn__GPU__SMC__MSG2_REG_PRESENT 1
#define pitcairn__GPU__SMC__MSG2_REG_PRESENT__1 1
#define pitcairn__GPU__SMC__MBUS2_SRBM_LOCK_FIX 1
#define pitcairn__GPU__SMC__MBUS2_SRBM_LOCK_FIX__1 1
#define pitcairn__GPU__SMC__RESET_SCAN_MUX 1
#define pitcairn__GPU__SMC__RESET_SCAN_MUX__1 1
#define pitcairn__GPU__SMC__GATE_FSM_WITH_ENA 1
#define pitcairn__GPU__SMC__GATE_FSM_WITH_ENA__1 1
#define pitcairn__GPU__SMC__UART_CDC_FIX 1
#define pitcairn__GPU__SMC__UART_CDC_FIX__1 1
#define pitcairn__GPU__SMC__DBG_BUS_CONNECTED 1
#define pitcairn__GPU__SMC__DBG_BUS_CONNECTED__1 1
#define pitcairn__GPU__SMC__ROM_MBUS2_FIX 1
#define pitcairn__GPU__SMC__ROM_MBUS2_FIX__1 1
#define pitcairn__GPU__CPL__PG_CODE_ENABLE 0
#define pitcairn__GPU__CPL__PG_CODE_ENABLE__0 1
#define pitcairn__GPU__CPL__PG_CODE_GPG 1
#define pitcairn__GPU__CPL__PG_CODE_GPG__1 1
#define pitcairn__GPU__VERIF__NOT_SUPPORTED enabled_false_path_marker
#define pitcairn__GPU__VERIF__NOT_SUPPORTED__ENABLED_FALSE_PATH_MARKER 1
#define pitcairn__GPU__CPL__SYNC_FIX 1
#define pitcairn__GPU__CPL__SYNC_FIX__1 1
#define pitcairn__GPU__AVP__MC_IF 1
#define pitcairn__GPU__AVP__MC_IF__1 1
#define pitcairn__GPU__AVP__UVD_RLC_CMC_IF 1
#define pitcairn__GPU__AVP__UVD_RLC_CMC_IF__1 1
#define pitcairn__GPU__DC__DVO_17BIT_MAPPING 0
#define pitcairn__GPU__DC__DVO_17BIT_MAPPING__0 1
#define pitcairn__GPU__DC__NUM_DDC_PAIRS 6
#define pitcairn__GPU__DC__NUM_DDC_PAIRS__6 1
#define pitcairn__GPU__DC__NUM_DDC_PAIRS__0_PRESENT 1
#define pitcairn__GPU__DC__NUM_DDC_PAIRS__1_PRESENT 1
#define pitcairn__GPU__DC__NUM_DDC_PAIRS__2_PRESENT 1
#define pitcairn__GPU__DC__NUM_DDC_PAIRS__3_PRESENT 1
#define pitcairn__GPU__DC__NUM_DDC_PAIRS__4_PRESENT 1
#define pitcairn__GPU__DC__NUM_DDC_PAIRS__5_PRESENT 1
#define pitcairn__GPU__DC__NUM_HPD 6
#define pitcairn__GPU__DC__NUM_HPD__6 1
#define pitcairn__GPU__DC__NUM_HPD__0_PRESENT 1
#define pitcairn__GPU__DC__NUM_HPD__1_PRESENT 1
#define pitcairn__GPU__DC__NUM_HPD__2_PRESENT 1
#define pitcairn__GPU__DC__NUM_HPD__3_PRESENT 1
#define pitcairn__GPU__DC__NUM_HPD__4_PRESENT 1
#define pitcairn__GPU__DC__NUM_HPD__5_PRESENT 1
#define pitcairn__GPU__DC__NUM_PIPES 6
#define pitcairn__GPU__DC__NUM_PIPES__6 1
#define pitcairn__GPU__DC__NUM_PIPES__0_PRESENT 1
#define pitcairn__GPU__DC__NUM_PIPES__1_PRESENT 1
#define pitcairn__GPU__DC__NUM_PIPES__2_PRESENT 1
#define pitcairn__GPU__DC__NUM_PIPES__3_PRESENT 1
#define pitcairn__GPU__DC__NUM_PIPES__4_PRESENT 1
#define pitcairn__GPU__DC__NUM_PIPES__5_PRESENT 1
#define pitcairn__GPU__DC__NUM_DIG 6
#define pitcairn__GPU__DC__NUM_DIG__6 1
#define pitcairn__GPU__DC__NUM_DIG__0_PRESENT 1
#define pitcairn__GPU__DC__NUM_DIG__1_PRESENT 1
#define pitcairn__GPU__DC__NUM_DIG__2_PRESENT 1
#define pitcairn__GPU__DC__NUM_DIG__3_PRESENT 1
#define pitcairn__GPU__DC__NUM_DIG__4_PRESENT 1
#define pitcairn__GPU__DC__NUM_DIG__5_PRESENT 1
#define pitcairn__GPU__DC__NUM_AUX 6
#define pitcairn__GPU__DC__NUM_AUX__6 1
#define pitcairn__GPU__DC__NUM_AUX__0_PRESENT 1
#define pitcairn__GPU__DC__NUM_AUX__1_PRESENT 1
#define pitcairn__GPU__DC__NUM_AUX__2_PRESENT 1
#define pitcairn__GPU__DC__NUM_AUX__3_PRESENT 1
#define pitcairn__GPU__DC__NUM_AUX__4_PRESENT 1
#define pitcairn__GPU__DC__NUM_AUX__5_PRESENT 1
#define pitcairn__GPU__DC__NUM_PHY 6
#define pitcairn__GPU__DC__NUM_PHY__6 1
#define pitcairn__GPU__DC__NUM_PHY__0_PRESENT 1
#define pitcairn__GPU__DC__NUM_PHY__1_PRESENT 1
#define pitcairn__GPU__DC__NUM_PHY__2_PRESENT 1
#define pitcairn__GPU__DC__NUM_PHY__3_PRESENT 1
#define pitcairn__GPU__DC__NUM_PHY__4_PRESENT 1
#define pitcairn__GPU__DC__NUM_PHY__5_PRESENT 1
#define pitcairn__GPU__DC__PHY_BROADCAST_PRESENT 0
#define pitcairn__GPU__DC__PHY_BROADCAST_PRESENT__0 1
#define pitcairn__GPU__DC__VIP_PRESENT 0
#define pitcairn__GPU__DC__VIP_PRESENT__0 1
#define pitcairn__GPU__DC__ABM_PRESENT 1
#define pitcairn__GPU__DC__ABM_PRESENT__1 1
#define pitcairn__GPU__DC__DMCU_PRESENT 1
#define pitcairn__GPU__DC__DMCU_PRESENT__1 1
#define pitcairn__GPU__DC__DVO_PRESENT 1
#define pitcairn__GPU__DC__DVO_PRESENT__1 1
#define pitcairn__GPU__DC__LVDS_PRESENT 1
#define pitcairn__GPU__DC__LVDS_PRESENT__1 1
#define pitcairn__GPU__DC__UNIPHY_STAGGER_CH_PRESENT 1
#define pitcairn__GPU__DC__UNIPHY_STAGGER_CH_PRESENT__1 1
#define pitcairn__GPU__UNIPHYA__PRESENT 1
#define pitcairn__GPU__UNIPHYA__PRESENT__1 1
#define pitcairn__GPU__UNIPHYB__PRESENT 1
#define pitcairn__GPU__UNIPHYB__PRESENT__1 1
#define pitcairn__GPU__UNIPHYC__PRESENT 1
#define pitcairn__GPU__UNIPHYC__PRESENT__1 1
#define pitcairn__GPU__UNIPHYD__PRESENT 1
#define pitcairn__GPU__UNIPHYD__PRESENT__1 1
#define pitcairn__GPU__UNIPHYE__PRESENT 1
#define pitcairn__GPU__UNIPHYE__PRESENT__1 1
#define pitcairn__GPU__UNIPHYF__PRESENT 1
#define pitcairn__GPU__UNIPHYF__PRESENT__1 1
#define pitcairn__GPU__UNIPHYA__TYPE lvtmdp
#define pitcairn__GPU__UNIPHYA__TYPE__LVTMDP 1
#define pitcairn__GPU__UNIPHYB__TYPE lvtmdp
#define pitcairn__GPU__UNIPHYB__TYPE__LVTMDP 1
#define pitcairn__GPU__UNIPHYC__TYPE tmdpa
#define pitcairn__GPU__UNIPHYC__TYPE__TMDPA 1
#define pitcairn__GPU__UNIPHYD__TYPE tmdpa
#define pitcairn__GPU__UNIPHYD__TYPE__TMDPA 1
#define pitcairn__GPU__UNIPHYE__TYPE tmdpb
#define pitcairn__GPU__UNIPHYE__TYPE__TMDPB 1
#define pitcairn__GPU__UNIPHYF__TYPE tmdpb
#define pitcairn__GPU__UNIPHYF__TYPE__TMDPB 1
#define pitcairn__GPU__DC__TMDS_LINK tmds_link_dual
#define pitcairn__GPU__DC__TMDS_LINK__TMDS_LINK_DUAL 1
#define pitcairn__GPU__DC__DACA_PRESENT 1
#define pitcairn__GPU__DC__DACA_PRESENT__1 1
#define pitcairn__GPU__DC__DACB_PRESENT 0
#define pitcairn__GPU__DC__DACB_PRESENT__0 1
#define pitcairn__GPU__DC__DACA_TYPE crtdac
#define pitcairn__GPU__DC__DACA_TYPE__CRTDAC 1
#define pitcairn__GPU__DC__DACB_TYPE crtdac
#define pitcairn__GPU__DC__DACB_TYPE__CRTDAC 1
#define pitcairn__GPU__DC__TVOUT_PRESENT 0
#define pitcairn__GPU__DC__TVOUT_PRESENT__0 1
#define pitcairn__GPU__DC__MVP_PRESENT 1
#define pitcairn__GPU__DC__MVP_PRESENT__1 1
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE 12
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE__12 1
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE__0_PRESENT 1
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE__1_PRESENT 1
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE__2_PRESENT 1
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE__3_PRESENT 1
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE__4_PRESENT 1
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE__5_PRESENT 1
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE__6_PRESENT 1
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE__7_PRESENT 1
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE__8_PRESENT 1
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE__9_PRESENT 1
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE__10_PRESENT 1
#define pitcairn__GPU__DC__DVO_RESYNC_FIFO_SIZE__11_PRESENT 1
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE 12
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE__12 1
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE__0_PRESENT 1
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE__1_PRESENT 1
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE__2_PRESENT 1
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE__3_PRESENT 1
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE__4_PRESENT 1
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE__5_PRESENT 1
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE__6_PRESENT 1
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE__7_PRESENT 1
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE__8_PRESENT 1
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE__9_PRESENT 1
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE__10_PRESENT 1
#define pitcairn__GPU__DC__DAC_RESYNC_FIFO_SIZE__11_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE 14
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__14 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__0_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__1_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__2_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__3_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__4_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__5_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__6_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__7_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__8_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__9_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__10_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__11_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__12_PRESENT 1
#define pitcairn__GPU__DC__DIG_RESYNC_FIFO_SIZE__13_PRESENT 1
#define pitcairn__GPU__DC__DENTIST_INTERFACE_PRESENT 0
#define pitcairn__GPU__DC__DENTIST_INTERFACE_PRESENT__0 1
#define pitcairn__GPU__DC__GENERICA_PRESENT 1
#define pitcairn__GPU__DC__GENERICA_PRESENT__1 1
#define pitcairn__GPU__DC__GENERICB_PRESENT 1
#define pitcairn__GPU__DC__GENERICB_PRESENT__1 1
#define pitcairn__GPU__DC__GENERICC_PRESENT 1
#define pitcairn__GPU__DC__GENERICC_PRESENT__1 1
#define pitcairn__GPU__DC__GENERICD_PRESENT 1
#define pitcairn__GPU__DC__GENERICD_PRESENT__1 1
#define pitcairn__GPU__DC__GENERICE_PRESENT 1
#define pitcairn__GPU__DC__GENERICE_PRESENT__1 1
#define pitcairn__GPU__DC__GENERICF_PRESENT 1
#define pitcairn__GPU__DC__GENERICF_PRESENT__1 1
#define pitcairn__GPU__DC__GENERICG_PRESENT 1
#define pitcairn__GPU__DC__GENERICG_PRESENT__1 1
#define pitcairn__GPU__DC__BLON_TYPE shared
#define pitcairn__GPU__DC__BLON_TYPE__SHARED 1
#define pitcairn__GPU__DC__NB_STUTTER_MODE_PRESENT 0
#define pitcairn__GPU__DC__NB_STUTTER_MODE_PRESENT__0 1
#define pitcairn__GPU__DC__DTMTEST_PRESENT 0
#define pitcairn__GPU__DC__DTMTEST_PRESENT__0 1
#define pitcairn__GPU__DC__SHUT_DOWN_MODE_PRESENT 1
#define pitcairn__GPU__DC__SHUT_DOWN_MODE_PRESENT__1 1
#define pitcairn__GPU__DC__LIGHT_SLEEP_MODE_PRESENT 1
#define pitcairn__GPU__DC__LIGHT_SLEEP_MODE_PRESENT__1 1
#define pitcairn__GPU__DC__DEEP_SLEEP_MODE_PRESENT 1
#define pitcairn__GPU__DC__DEEP_SLEEP_MODE_PRESENT__1 1
#define pitcairn__GPU__DC__RAMP_CLOCK_GATER 0
#define pitcairn__GPU__DC__RAMP_CLOCK_GATER__0 1
#define pitcairn__GPU__DC__DPLL_STRAPS_PRESENT 0
#define pitcairn__GPU__DC__DPLL_STRAPS_PRESENT__0 1
#define pitcairn__GPU__DC__IMP_AUX_CAL_SHARE cd
#define pitcairn__GPU__DC__IMP_AUX_CAL_SHARE__CD 1
#define pitcairn__GPU__DC__VID_SYNC3 0
#define pitcairn__GPU__DC__VID_SYNC3__0 1
#define pitcairn__GPU__DC__NUM_PLLS 3
#define pitcairn__GPU__DC__NUM_PLLS__3 1
#define pitcairn__GPU__DC__SYNC_CELL vid_sync_tsmc28hp
#define pitcairn__GPU__DC__SYNC_CELL__VID_SYNC_TSMC28HP 1
#define pitcairn__GPU__DC__SYNC_CELL_DISPCLK_NUM_LATCHES 6
#define pitcairn__GPU__DC__SYNC_CELL_DISPCLK_NUM_LATCHES__6 1
#define pitcairn__GPU__DC__SYNC_CELL_DVOCLK_NUM_LATCHES 6
#define pitcairn__GPU__DC__SYNC_CELL_DVOCLK_NUM_LATCHES__6 1
#define pitcairn__GPU__DC__SYNC_CELL_PIXCLK_NUM_LATCHES 6
#define pitcairn__GPU__DC__SYNC_CELL_PIXCLK_NUM_LATCHES__6 1
#define pitcairn__GPU__DC__SYNC_CELL_SYMCLK_NUM_LATCHES 6
#define pitcairn__GPU__DC__SYNC_CELL_SYMCLK_NUM_LATCHES__6 1
#define pitcairn__GPU__DC__SYNC_CELL_DPREFCLK_NUM_LATCHES 6
#define pitcairn__GPU__DC__SYNC_CELL_DPREFCLK_NUM_LATCHES__6 1
#define pitcairn__GPU__DC__SYNC_CELL_REFCLK_NUM_LATCHES 6
#define pitcairn__GPU__DC__SYNC_CELL_REFCLK_NUM_LATCHES__6 1
#define pitcairn__GPU__DC__SYNC_CELL_VIPCLK_NUM_LATCHES 6
#define pitcairn__GPU__DC__SYNC_CELL_VIPCLK_NUM_LATCHES__6 1
#define pitcairn__GPU__DC__SYNC_CELL_MVPCLK_NUM_LATCHES 6
#define pitcairn__GPU__DC__SYNC_CELL_MVPCLK_NUM_LATCHES__6 1
#define pitcairn__GPU__DC__SYNC_CELL_SCLK_NUM_LATCHES 6
#define pitcairn__GPU__DC__SYNC_CELL_SCLK_NUM_LATCHES__6 1
#define pitcairn__GPU__DC__NUM_AUDIO_STREAMS 6
#define pitcairn__GPU__DC__NUM_AUDIO_STREAMS__6 1
#define pitcairn__GPU__DC__NUM_AUDIO_ENDPOINTS 6
#define pitcairn__GPU__DC__NUM_AUDIO_ENDPOINTS__6 1
#define pitcairn__GPU__DC__HDMI_PIN_STRAP_GENERIC_B_PRESENT 0
#define pitcairn__GPU__DC__HDMI_PIN_STRAP_GENERIC_B_PRESENT__0 1
#define pitcairn__GPU__DC__PIN_STRAPS_PRESENT 1
#define pitcairn__GPU__DC__PIN_STRAPS_PRESENT__1 1
#define pitcairn__GPU__DC__HW_ASSERTIONS_PRESENT 0
#define pitcairn__GPU__DC__HW_ASSERTIONS_PRESENT__0 1
#define pitcairn__GPU__DC__SW_CONTROLLED_SHUTDOWN 1
#define pitcairn__GPU__DC__SW_CONTROLLED_SHUTDOWN__1 1
#define pitcairn__GPU__DC__MC_ADDR_TILING_LIB generic_10xx
#define pitcairn__GPU__DC__MC_ADDR_TILING_LIB__GENERIC_10XX 1
#define pitcairn__GPU__DC__POWER_GATING 0
#define pitcairn__GPU__DC__POWER_GATING__0 1
#define pitcairn__GPU__DC__DCE_VCE_REP_NUM 3
#define pitcairn__GPU__DC__DCE_VCE_REP_NUM__3 1
#define pitcairn__ENV__TOOLS__VCS__MAJOR_VERSION 200912
#define pitcairn__ENV__TOOLS__VCS__MAJOR_VERSION__200912 1
#define pitcairn__ENV__TOOLS__VCS__MINOR_VERSION 4
#define pitcairn__ENV__TOOLS__VCS__MINOR_VERSION__4 1
#define pitcairn__GPU__GC__NUM_SE 2
#define pitcairn__GPU__GC__NUM_SE__2 1
#define pitcairn__GPU__GC__NUM_SE__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_SE__1_PRESENT 1
#define pitcairn__GPU__GC__NUM_SH_PER_SE 2
#define pitcairn__GPU__GC__NUM_SH_PER_SE__2 1
#define pitcairn__GPU__GC__NUM_SH_PER_SE__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_SH_PER_SE__1_PRESENT 1
#define pitcairn__GPU__GC__NUM_RB_PER_SE 4
#define pitcairn__GPU__GC__NUM_RB_PER_SE__4 1
#define pitcairn__GPU__GC__NUM_RB_PER_SE__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_RB_PER_SE__1_PRESENT 1
#define pitcairn__GPU__GC__NUM_RB_PER_SE__2_PRESENT 1
#define pitcairn__GPU__GC__NUM_RB_PER_SE__3_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SH 5
#define pitcairn__GPU__GC__NUM_CU_PER_SH__5 1
#define pitcairn__GPU__GC__NUM_CU_PER_SH__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SH__1_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SH__2_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SH__3_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SH__4_PRESENT 1
#define pitcairn__GPU__GC__WAVE_SIZE 64
#define pitcairn__GPU__GC__WAVE_SIZE__64 1
#define pitcairn__GPU__GC__NUM_CP_RINGS 3
#define pitcairn__GPU__GC__NUM_CP_RINGS__3 1
#define pitcairn__GPU__GC__NUM_CP_RINGS__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_CP_RINGS__1_PRESENT 1
#define pitcairn__GPU__GC__NUM_CP_RINGS__2_PRESENT 1
#define pitcairn__GPU__GC__NUM_SC_PER_SE 1
#define pitcairn__GPU__GC__NUM_SC_PER_SE__1 1
#define pitcairn__GPU__GC__NUM_SC_PER_SE__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_BCI_PER_SE 1
#define pitcairn__GPU__GC__NUM_BCI_PER_SE__1 1
#define pitcairn__GPU__GC__NUM_BCI_PER_SE__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_RB_PER_SC 4
#define pitcairn__GPU__GC__NUM_RB_PER_SC__4 1
#define pitcairn__GPU__GC__NUM_RB_PER_SC__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_RB_PER_SC__1_PRESENT 1
#define pitcairn__GPU__GC__NUM_RB_PER_SC__2_PRESENT 1
#define pitcairn__GPU__GC__NUM_RB_PER_SC__3_PRESENT 1
#define pitcairn__GPU__GC__NUM_RB_PER_PACKER 2
#define pitcairn__GPU__GC__NUM_RB_PER_PACKER__2 1
#define pitcairn__GPU__GC__NUM_RB_PER_PACKER__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_RB_PER_PACKER__1_PRESENT 1
#define pitcairn__GPU__GC__NUM_PACKER_PER_SC 2
#define pitcairn__GPU__GC__NUM_PACKER_PER_SC__2 1
#define pitcairn__GPU__GC__NUM_PACKER_PER_SC__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_PACKER_PER_SC__1_PRESENT 1
#define pitcairn__GPU__GC__NUM_DB_PER_PACKER 2
#define pitcairn__GPU__GC__NUM_DB_PER_PACKER__2 1
#define pitcairn__GPU__GC__NUM_DB_PER_PACKER__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_DB_PER_PACKER__1_PRESENT 1
#define pitcairn__GPU__GC__NUM_PACKER_PER_SE 2
#define pitcairn__GPU__GC__NUM_PACKER_PER_SE__2 1
#define pitcairn__GPU__GC__NUM_PACKER_PER_SE__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_PACKER_PER_SE__1_PRESENT 1
#define pitcairn__GPU__GC__NUM_RB_PER_SX 2
#define pitcairn__GPU__GC__NUM_RB_PER_SX__2 1
#define pitcairn__GPU__GC__NUM_RB_PER_SX__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_RB_PER_SX__1_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SE 10
#define pitcairn__GPU__GC__NUM_CU_PER_SE__10 1
#define pitcairn__GPU__GC__NUM_CU_PER_SE__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SE__1_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SE__2_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SE__3_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SE__4_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SE__5_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SE__6_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SE__7_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SE__8_PRESENT 1
#define pitcairn__GPU__GC__NUM_CU_PER_SE__9_PRESENT 1
#define pitcairn__GPU__GC__MAX_NUMBER_WAVES 800
#define pitcairn__GPU__GC__MAX_NUMBER_WAVES__800 1
#define pitcairn__GPU__GC__MAX_NUMBER_WAVES_PER_PACKER 200
#define pitcairn__GPU__GC__MAX_NUMBER_WAVES_PER_PACKER__200 1
#define pitcairn__GPU__SQ__NUM_WAVES_PER_SIMD 10
#define pitcairn__GPU__SQ__NUM_WAVES_PER_SIMD__10 1
#define pitcairn__GPU__SQ__THREAD_GROUPS_PER_CU 16
#define pitcairn__GPU__SQ__THREAD_GROUPS_PER_CU__16 1
#define pitcairn__GPU__SQ__NUM_PERF_CNTRS 8
#define pitcairn__GPU__SQ__NUM_PERF_CNTRS__8 1
#define pitcairn__GPU__SQ__NUM_PERF_CNTRS__0_PRESENT 1
#define pitcairn__GPU__SQ__NUM_PERF_CNTRS__1_PRESENT 1
#define pitcairn__GPU__SQ__NUM_PERF_CNTRS__2_PRESENT 1
#define pitcairn__GPU__SQ__NUM_PERF_CNTRS__3_PRESENT 1
#define pitcairn__GPU__SQ__NUM_PERF_CNTRS__4_PRESENT 1
#define pitcairn__GPU__SQ__NUM_PERF_CNTRS__5_PRESENT 1
#define pitcairn__GPU__SQ__NUM_PERF_CNTRS__6_PRESENT 1
#define pitcairn__GPU__SQ__NUM_PERF_CNTRS__7_PRESENT 1
#define pitcairn__GPU__SQ__NUM_SGPR_PER_SIMD 512
#define pitcairn__GPU__SQ__NUM_SGPR_PER_SIMD__512 1
#define pitcairn__GPU__SQ__USE_SV_PACKAGES 0
#define pitcairn__GPU__SQ__USE_SV_PACKAGES__0 1
#define pitcairn__GPU__SQ__BUG_307568_EXISTS 1
#define pitcairn__GPU__SQ__BUG_307568_EXISTS__1 1
#define pitcairn__GPU__SQC__NUM_SQC 8
#define pitcairn__GPU__SQC__NUM_SQC__8 1
#define pitcairn__GPU__SQC__NUM_SQC__0_PRESENT 1
#define pitcairn__GPU__SQC__NUM_SQC__1_PRESENT 1
#define pitcairn__GPU__SQC__NUM_SQC__2_PRESENT 1
#define pitcairn__GPU__SQC__NUM_SQC__3_PRESENT 1
#define pitcairn__GPU__SQC__NUM_SQC__4_PRESENT 1
#define pitcairn__GPU__SQC__NUM_SQC__5_PRESENT 1
#define pitcairn__GPU__SQC__NUM_SQC__6_PRESENT 1
#define pitcairn__GPU__SQC__NUM_SQC__7_PRESENT 1
#define pitcairn__GPU__SQC__NUM_SQC_PER_SH 2
#define pitcairn__GPU__SQC__NUM_SQC_PER_SH__2 1
#define pitcairn__GPU__SQC__NUM_SQC_PER_SH__0_PRESENT 1
#define pitcairn__GPU__SQC__NUM_SQC_PER_SH__1_PRESENT 1
#define pitcairn__GPU__SQC__IDENTICAL_NAMES 0
#define pitcairn__GPU__SQC__IDENTICAL_NAMES__0 1
#define pitcairn__GPU__SQC__SH_SQC0_POSN_AFTER_SQ 0
#define pitcairn__GPU__SQC__SH_SQC0_POSN_AFTER_SQ__0 1
#define pitcairn__GPU__SQC__SH_SQC0_FIRST_CONNECTED_SQ 0
#define pitcairn__GPU__SQC__SH_SQC0_FIRST_CONNECTED_SQ__0 1
#define pitcairn__GPU__SQC__SH_SQC0_NUM_CU 3
#define pitcairn__GPU__SQC__SH_SQC0_NUM_CU__3 1
#define pitcairn__GPU__SQC__SH_SQC0_NUM_CU__0_PRESENT 1
#define pitcairn__GPU__SQC__SH_SQC0_NUM_CU__1_PRESENT 1
#define pitcairn__GPU__SQC__SH_SQC0_NUM_CU__2_PRESENT 1
#define pitcairn__GPU__SQC__SH_SQC0_NUM_BANK 4
#define pitcairn__GPU__SQC__SH_SQC0_NUM_BANK__4 1
#define pitcairn__GPU__SQC__SH_SQC0_NUM_BANK__0_PRESENT 1
#define pitcairn__GPU__SQC__SH_SQC0_NUM_BANK__1_PRESENT 1
#define pitcairn__GPU__SQC__SH_SQC0_NUM_BANK__2_PRESENT 1
#define pitcairn__GPU__SQC__SH_SQC0_NUM_BANK__3_PRESENT 1
#define pitcairn__GPU__SQC__SH_SQC0_BANK_INST_CACHE_SIZE_KBYTES 8
#define pitcairn__GPU__SQC__SH_SQC0_BANK_INST_CACHE_SIZE_KBYTES__8 1
#define pitcairn__GPU__SQC__SH_SQC0_BANK_DATA_CACHE_SIZE_KBYTES 4
#define pitcairn__GPU__SQC__SH_SQC0_BANK_DATA_CACHE_SIZE_KBYTES__4 1
#define pitcairn__GPU__SQC__SH_SQC1_POSN_AFTER_SQ 3
#define pitcairn__GPU__SQC__SH_SQC1_POSN_AFTER_SQ__3 1
#define pitcairn__GPU__SQC__SH_SQC1_FIRST_CONNECTED_SQ 3
#define pitcairn__GPU__SQC__SH_SQC1_FIRST_CONNECTED_SQ__3 1
#define pitcairn__GPU__SQC__SH_SQC1_NUM_CU 2
#define pitcairn__GPU__SQC__SH_SQC1_NUM_CU__2 1
#define pitcairn__GPU__SQC__SH_SQC1_NUM_CU__0_PRESENT 1
#define pitcairn__GPU__SQC__SH_SQC1_NUM_CU__1_PRESENT 1
#define pitcairn__GPU__SQC__SH_SQC1_NUM_BANK 2
#define pitcairn__GPU__SQC__SH_SQC1_NUM_BANK__2 1
#define pitcairn__GPU__SQC__SH_SQC1_NUM_BANK__0_PRESENT 1
#define pitcairn__GPU__SQC__SH_SQC1_NUM_BANK__1_PRESENT 1
#define pitcairn__GPU__SQC__SH_SQC1_BANK_INST_CACHE_SIZE_KBYTES 16
#define pitcairn__GPU__SQC__SH_SQC1_BANK_INST_CACHE_SIZE_KBYTES__16 1
#define pitcairn__GPU__SQC__SH_SQC1_BANK_DATA_CACHE_SIZE_KBYTES 8
#define pitcairn__GPU__SQC__SH_SQC1_BANK_DATA_CACHE_SIZE_KBYTES__8 1
#define pitcairn__GPU__SQC__SH_SQC2_POSN_AFTER_SQ 0
#define pitcairn__GPU__SQC__SH_SQC2_POSN_AFTER_SQ__0 1
#define pitcairn__GPU__SQC__SH_SQC2_FIRST_CONNECTED_SQ 0
#define pitcairn__GPU__SQC__SH_SQC2_FIRST_CONNECTED_SQ__0 1
#define pitcairn__GPU__SQC__SH_SQC2_NUM_CU 0
#define pitcairn__GPU__SQC__SH_SQC2_NUM_CU__0 1
#define pitcairn__GPU__SQC__SH_SQC2_NUM_BANK 0
#define pitcairn__GPU__SQC__SH_SQC2_NUM_BANK__0 1
#define pitcairn__GPU__SQC__SH_SQC2_BANK_INST_CACHE_SIZE_KBYTES 0
#define pitcairn__GPU__SQC__SH_SQC2_BANK_INST_CACHE_SIZE_KBYTES__0 1
#define pitcairn__GPU__SQC__SH_SQC2_BANK_DATA_CACHE_SIZE_KBYTES 0
#define pitcairn__GPU__SQC__SH_SQC2_BANK_DATA_CACHE_SIZE_KBYTES__0 1
#define pitcairn__GPU__GC__GDS_EXISTS 1
#define pitcairn__GPU__GC__GDS_EXISTS__1 1
#define pitcairn__GPU__GC__RB_REDUNDANCY 1
#define pitcairn__GPU__GC__RB_REDUNDANCY__1 1
#define pitcairn__GPU__GC__SC_DOES_RB_REDUNDANCY 0
#define pitcairn__GPU__GC__SC_DOES_RB_REDUNDANCY__0 1
#define pitcairn__GPU__GC__MEM_ADDR_BITS 40
#define pitcairn__GPU__GC__MEM_ADDR_BITS__40 1
#define pitcairn__GPU__GC__NEW_VERTEX_VECTOR_ORDER 0
#define pitcairn__GPU__GC__NEW_VERTEX_VECTOR_ORDER__0 1
#define pitcairn__GPU__GC__NUM_INTERPS 1
#define pitcairn__GPU__GC__NUM_INTERPS__1 1
#define pitcairn__GPU__GC__HZ_PRESENT 1
#define pitcairn__GPU__GC__HZ_PRESENT__1 1
#define pitcairn__GPU__GC__NUM_CLKS_PER_PRIM 1
#define pitcairn__GPU__GC__NUM_CLKS_PER_PRIM__1 1
#define pitcairn__GPU__GC__NUM_INTERP_PRIM_PER_CLK 2
#define pitcairn__GPU__GC__NUM_INTERP_PRIM_PER_CLK__2 1
#define pitcairn__GPU__GC__ATTR_BUS_PRIM_PER_CLK 1
#define pitcairn__GPU__GC__ATTR_BUS_PRIM_PER_CLK__1 1
#define pitcairn__GPU__GC__NUM_MAX_GS_THDS 32
#define pitcairn__GPU__GC__NUM_MAX_GS_THDS__32 1
#define pitcairn__GPU__GC__NUM_MIN_GS_THDS 4
#define pitcairn__GPU__GC__NUM_MIN_GS_THDS__4 1
#define pitcairn__GPU__GC__NUM_STATES 8
#define pitcairn__GPU__GC__NUM_STATES__8 1
#define pitcairn__GPU__GC__NUM_STATES__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_STATES__1_PRESENT 1
#define pitcairn__GPU__GC__NUM_STATES__2_PRESENT 1
#define pitcairn__GPU__GC__NUM_STATES__3_PRESENT 1
#define pitcairn__GPU__GC__NUM_STATES__4_PRESENT 1
#define pitcairn__GPU__GC__NUM_STATES__5_PRESENT 1
#define pitcairn__GPU__GC__NUM_STATES__6_PRESENT 1
#define pitcairn__GPU__GC__NUM_STATES__7_PRESENT 1
#define pitcairn__GPU__GC__STWTPTR_WIDTH 3
#define pitcairn__GPU__GC__STWTPTR_WIDTH__3 1
#define pitcairn__GPU__SH__DOUBLE_FLOAT_PRESENT 1
#define pitcairn__GPU__SH__DOUBLE_FLOAT_PRESENT__1 1
#define pitcairn__GPU__SH__NUM_DOUBLE_VSPS_PER_SIMD 1
#define pitcairn__GPU__SH__NUM_DOUBLE_VSPS_PER_SIMD__1 1
#define pitcairn__GPU__SH__NUM_DOUBLE_VSPS_PER_SIMD__0_PRESENT 1
#define pitcairn__GPU__SH__NORM_SIN_COS 1
#define pitcairn__GPU__SH__NORM_SIN_COS__1 1
#define pitcairn__GPU__SH__MICROCODE_LEVEL 10
#define pitcairn__GPU__SH__MICROCODE_LEVEL__10 1
#define pitcairn__GPU__SH__NUM_EXPREQ_PER_CU 12
#define pitcairn__GPU__SH__NUM_EXPREQ_PER_CU__12 1
#define pitcairn__GPU__GC__GLOBAL_VGT_PA 0
#define pitcairn__GPU__GC__GLOBAL_VGT_PA__0 1
#define pitcairn__GPU__GC__NUM_FRONTEND 2
#define pitcairn__GPU__GC__NUM_FRONTEND__2 1
#define pitcairn__GPU__GC__NUM_FRONTEND__0_PRESENT 1
#define pitcairn__GPU__GC__NUM_FRONTEND__1_PRESENT 1
#define pitcairn__GPU__GC__COALESCED_READ_PRESENT 1
#define pitcairn__GPU__GC__COALESCED_READ_PRESENT__1 1
#define pitcairn__GPU__GC__NUM_CLKS_PER_TILE 1
#define pitcairn__GPU__GC__NUM_CLKS_PER_TILE__1 1
#define pitcairn__GPU__GC__DBSC_TRUE_QUAD_INTF 1
#define pitcairn__GPU__GC__DBSC_TRUE_QUAD_INTF__1 1
#define pitcairn__GPU__GC__ASYNC_DISPATCH 1
#define pitcairn__GPU__GC__ASYNC_DISPATCH__1 1
#define pitcairn__GPU__GC__VMID_PORTS_EXISTS 1
#define pitcairn__GPU__GC__VMID_PORTS_EXISTS__1 1
#define pitcairn__GPU__GC__NUM_EXPORT_BUS 2
#define pitcairn__GPU__GC__NUM_EXPORT_BUS__2 1
#define pitcairn__GPU__GC__TILING_CONFIG_TABLE 1
#define pitcairn__GPU__GC__TILING_CONFIG_TABLE__1 1
#define pitcairn__GPU__GC__FMASK_TILING_CONFIG_TABLE 1
#define pitcairn__GPU__GC__FMASK_TILING_CONFIG_TABLE__1 1
#define pitcairn__GPU__GC__NEW_SRC_COLOR_FORMAT 1
#define pitcairn__GPU__GC__NEW_SRC_COLOR_FORMAT__1 1
#define pitcairn__GPU__SP__NUM_GPRS 256
#define pitcairn__GPU__SP__NUM_GPRS__256 1
#define pitcairn__GPU__SP__GPR_ADDR_WIDTH 8
#define pitcairn__GPU__SP__GPR_ADDR_WIDTH__8 1
#define pitcairn__GPU__SP__WIDTH_GPRS 128
#define pitcairn__GPU__SP__WIDTH_GPRS__128 1
#define pitcairn__GPU__SPI__TMP_SCBD_SLOTS_PER_CU 32
#define pitcairn__GPU__SPI__TMP_SCBD_SLOTS_PER_CU__32 1
#define pitcairn__GPU__VGT__GSPRIM_BUFF_DEPTH 1792
#define pitcairn__GPU__VGT__GSPRIM_BUFF_DEPTH__1792 1
#define pitcairn__GPU__VGT__GS_TABLE_DEPTH 32
#define pitcairn__GPU__VGT__GS_TABLE_DEPTH__32 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_DEPTH 1024
#define pitcairn__GPU__SX__PARAMETER_CACHE_DEPTH__1024 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH 16
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__16 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__0_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__1_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__2_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__3_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__4_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__5_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__6_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__7_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__8_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__9_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__10_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__11_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__12_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__13_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__14_PRESENT 1
#define pitcairn__GPU__SX__PARAMETER_CACHE_WIDTH__15_PRESENT 1
#define pitcairn__GPU__SX__COLOR_SCOREBOARD_SLOTS 64
#define pitcairn__GPU__SX__COLOR_SCOREBOARD_SLOTS__64 1
#define pitcairn__GPU__SX__POS_SCOREBOARD_SLOTS 16
#define pitcairn__GPU__SX__POS_SCOREBOARD_SLOTS__16 1
#define pitcairn__GPU__SX__COLOR_EXPORT_BUFFER_SIZE 256
#define pitcairn__GPU__SX__COLOR_EXPORT_BUFFER_SIZE__256 1
#define pitcairn__GPU__SX__POS_EXPORT_BUFFER_SIZE 256
#define pitcairn__GPU__SX__POS_EXPORT_BUFFER_SIZE__256 1
#define pitcairn__GPU__SX__COLOR_EXPORT_REG_BUFFER_SIZE 1024
#define pitcairn__GPU__SX__COLOR_EXPORT_REG_BUFFER_SIZE__1024 1
#define pitcairn__GPU__SX__POS_EXPORT_REG_BUFFER_SIZE 1024
#define pitcairn__GPU__SX__POS_EXPORT_REG_BUFFER_SIZE__1024 1
#define pitcairn__GPU__SX__PIXEL_FIFO_DEPTH 32
#define pitcairn__GPU__SX__PIXEL_FIFO_DEPTH__32 1
#define pitcairn__GPU__PA__PRIM_BUFF_DEPTH 2048
#define pitcairn__GPU__PA__PRIM_BUFF_DEPTH__2048 1
#define pitcairn__GPU__PA__NUM_CLIPPERS 4
#define pitcairn__GPU__PA__NUM_CLIPPERS__4 1
#define pitcairn__GPU__PA__LOG2_MAX_SAMPLES 3
#define pitcairn__GPU__PA__LOG2_MAX_SAMPLES__3 1
#define pitcairn__GPU__TA__GRBM_INTF_RESET_FIX 1
#define pitcairn__GPU__TA__GRBM_INTF_RESET_FIX__1 1
#define pitcairn__GPU__TC__TCC_PRESENT 1
#define pitcairn__GPU__TC__TCC_PRESENT__1 1
#define pitcairn__GPU__TC__TCR_TCA_REQ_CREDITS 32
#define pitcairn__GPU__TC__TCR_TCA_REQ_CREDITS__32 1
#define pitcairn__GPU__TC__TA_HANDLE_BASEADDR 1
#define pitcairn__GPU__TC__TA_HANDLE_BASEADDR__1 1
#define pitcairn__GPU__TC__TCP_L1_SIZE 16
#define pitcairn__GPU__TC__TCP_L1_SIZE__16 1
#define pitcairn__GPU__TC__NUM_TCPS 20
#define pitcairn__GPU__TC__NUM_TCPS__20 1
#define pitcairn__GPU__TC__NUM_TCPS__0_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__1_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__2_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__3_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__4_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__5_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__6_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__7_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__8_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__9_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__10_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__11_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__12_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__13_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__14_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__15_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__16_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__17_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__18_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCPS__19_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCCS 8
#define pitcairn__GPU__TC__NUM_TCCS__8 1
#define pitcairn__GPU__TC__NUM_TCCS__0_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCCS__1_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCCS__2_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCCS__3_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCCS__4_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCCS__5_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCCS__6_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCCS__7_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCAS 2
#define pitcairn__GPU__TC__NUM_TCAS__2 1
#define pitcairn__GPU__TC__NUM_TCAS__0_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCAS__1_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIRS 10
#define pitcairn__GPU__TC__NUM_TCIRS__10 1
#define pitcairn__GPU__TC__NUM_TCIRS__0_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIRS__1_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIRS__2_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIRS__3_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIRS__4_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIRS__5_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIRS__6_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIRS__7_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIRS__8_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIRS__9_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIWS 1
#define pitcairn__GPU__TC__NUM_TCIWS__1 1
#define pitcairn__GPU__TC__NUM_TCIWS__0_PRESENT 1
#define pitcairn__GPU__TC__CLIENT_TCI_REQ_CREDITS 8
#define pitcairn__GPU__TC__CLIENT_TCI_REQ_CREDITS__8 1
#define pitcairn__GPU__TC__VGT_TCI_REQ_CREDITS 8
#define pitcairn__GPU__TC__VGT_TCI_REQ_CREDITS__8 1
#define pitcairn__GPU__TC__SQC_TCI_REQ_CREDITS 8
#define pitcairn__GPU__TC__SQC_TCI_REQ_CREDITS__8 1
#define pitcairn__GPU__TC__CP_TCI_REQ_CREDITS 8
#define pitcairn__GPU__TC__CP_TCI_REQ_CREDITS__8 1
#define pitcairn__GPU__TC__NUM_TCIS 11
#define pitcairn__GPU__TC__NUM_TCIS__11 1
#define pitcairn__GPU__TC__NUM_TCIS__0_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIS__1_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIS__2_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIS__3_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIS__4_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIS__5_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIS__6_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIS__7_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIS__8_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIS__9_PRESENT 1
#define pitcairn__GPU__TC__NUM_TCIS__10_PRESENT 1
#define pitcairn__GPU__TC__TCC_NUM_LINES 1024
#define pitcairn__GPU__TC__TCC_NUM_LINES__1024 1
#define pitcairn__GPU__TC__TCA_PHASE 0
#define pitcairn__GPU__TC__TCA_PHASE__0 1
#define pitcairn__GPU__TC__TCA_RTN_ARB_IO_PIPELINING 0
#define pitcairn__GPU__TC__TCA_RTN_ARB_IO_PIPELINING__0 1
#define pitcairn__GPU__TC__CP_VGT_TCI_ABOVE_SH0 0
#define pitcairn__GPU__TC__CP_VGT_TCI_ABOVE_SH0__0 1
#define pitcairn__GPU__DB__TB_USES_EMULATOR_MODE 0
#define pitcairn__GPU__DB__TB_USES_EMULATOR_MODE__0 1
#define pitcairn__GPU__DB__USE_ADDRRAXX_LIB 1
#define pitcairn__GPU__DB__USE_ADDRRAXX_LIB__1 1
#define pitcairn__GPU__DB__LEGACY_TILE_MODE_ASSERTS 1
#define pitcairn__GPU__DB__LEGACY_TILE_MODE_ASSERTS__1 1
#define pitcairn__GPU__DB__SUBBLOCK_GATES_PRESENT 1
#define pitcairn__GPU__DB__SUBBLOCK_GATES_PRESENT__1 1
#define pitcairn__GPU__CB__BLENDER_NUM_PIXELS 4
#define pitcairn__GPU__CB__BLENDER_NUM_PIXELS__4 1
#define pitcairn__GPU__CB__BLENDER_NUM_FP32_COMPS 4
#define pitcairn__GPU__CB__BLENDER_NUM_FP32_COMPS__4 1
#define pitcairn__GPU__CB__COMPRESSION 1
#define pitcairn__GPU__CB__COMPRESSION__1 1
#define pitcairn__GPU__LDS__SIZE 64
#define pitcairn__GPU__LDS__SIZE__64 1
#define pitcairn__GPU__LDS__NUM_PIXELS 32
#define pitcairn__GPU__LDS__NUM_PIXELS__32 1
#define pitcairn__GPU__LDS__NUM_BANKS 32
#define pitcairn__GPU__LDS__NUM_BANKS__32 1
#define pitcairn__GPU__GDS__SIZE 64
#define pitcairn__GPU__GDS__SIZE__64 1
#define pitcairn__GPU__GDS__NUM_PIXELS 32
#define pitcairn__GPU__GDS__NUM_PIXELS__32 1
#define pitcairn__GPU__GDS__NUM_PIXELS__0_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__1_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__2_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__3_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__4_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__5_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__6_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__7_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__8_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__9_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__10_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__11_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__12_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__13_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__14_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__15_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__16_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__17_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__18_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__19_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__20_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__21_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__22_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__23_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__24_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__25_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__26_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__27_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__28_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__29_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__30_PRESENT 1
#define pitcairn__GPU__GDS__NUM_PIXELS__31_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS 32
#define pitcairn__GPU__GDS__NUM_BANKS__32 1
#define pitcairn__GPU__GDS__NUM_BANKS__0_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__1_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__2_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__3_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__4_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__5_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__6_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__7_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__8_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__9_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__10_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__11_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__12_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__13_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__14_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__15_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__16_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__17_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__18_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__19_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__20_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__21_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__22_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__23_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__24_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__25_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__26_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__27_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__28_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__29_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__30_PRESENT 1
#define pitcairn__GPU__GDS__NUM_BANKS__31_PRESENT 1
#define pitcairn__GPU__GDS__NUM_OA_COUNTERS 4
#define pitcairn__GPU__GDS__NUM_OA_COUNTERS__4 1
#define pitcairn__GPU__RLC__LARGE_UCODE_RAM 1
#define pitcairn__GPU__RLC__LARGE_UCODE_RAM__1 1
#define pitcairn__GPU__GC__SC_BCI_16_SAMPLE_PER_PIXEL 1
#define pitcairn__GPU__GC__SC_BCI_16_SAMPLE_PER_PIXEL__1 1
#define pitcairn__GPU__GC__TMP_USE_RASTER_CONFIG 1
#define pitcairn__GPU__GC__TMP_USE_RASTER_CONFIG__1 1
#define pitcairn__GPU__GC__FLT_NORM_0_6 0
#define pitcairn__GPU__GC__FLT_NORM_0_6__0 1
#define pitcairn__GPU__HDP__READ_CACHE_SIZE 8
#define pitcairn__GPU__HDP__READ_CACHE_SIZE__8 1
#define pitcairn__GPU__HDP__READ_QUEUE_SIZE 24
#define pitcairn__GPU__HDP__READ_QUEUE_SIZE__24 1
#define pitcairn__GPU__IO__I2C_SUBMOD io_b
#define pitcairn__GPU__IO__I2C_SUBMOD__IO_B 1
#define pitcairn__GPU__IO__ASAT_45_PLL 1
#define pitcairn__GPU__IO__ASAT_45_PLL__1 1
#define pitcairn__GPU__IO__PWRGOOD 1
#define pitcairn__GPU__IO__PWRGOOD__1 1
#define pitcairn__GPU__IO__NUM_MPLL 2
#define pitcairn__GPU__IO__NUM_MPLL__2 1
#define pitcairn__GPU__IO__READY 1
#define pitcairn__GPU__IO__READY__1 1
#define pitcairn__GPU__MC__NUM_MCB_BLOCKS 1
#define pitcairn__GPU__MC__NUM_MCB_BLOCKS__1 1
#define pitcairn__GPU__MC__NUM_MCB_BLOCKS__0_PRESENT 1
#define pitcairn__GPU__MC__NUM_MCB_TILES 1
#define pitcairn__GPU__MC__NUM_MCB_TILES__1 1
#define pitcairn__GPU__MC__NUM_MCB_TILES__0_PRESENT 1
#define pitcairn__GPU__MC__NUM_MCD_BLOCKS 4
#define pitcairn__GPU__MC__NUM_MCD_BLOCKS__4 1
#define pitcairn__GPU__MC__NUM_MCD_BLOCKS__0_PRESENT 1
#define pitcairn__GPU__MC__NUM_MCD_BLOCKS__1_PRESENT 1
#define pitcairn__GPU__MC__NUM_MCD_BLOCKS__2_PRESENT 1
#define pitcairn__GPU__MC__NUM_MCD_BLOCKS__3_PRESENT 1
#define pitcairn__GPU__MC__NUM_MCC_BLOCKS 4
#define pitcairn__GPU__MC__NUM_MCC_BLOCKS__4 1
#define pitcairn__GPU__MC__NUM_MCC_BLOCKS__0_PRESENT 1
#define pitcairn__GPU__MC__NUM_MCC_BLOCKS__1_PRESENT 1
#define pitcairn__GPU__MC__NUM_MCC_BLOCKS__2_PRESENT 1
#define pitcairn__GPU__MC__NUM_MCC_BLOCKS__3_PRESENT 1
#define pitcairn__GPU__MC__NUM_MCT_TILES 4
#define pitcairn__GPU__MC__NUM_MCT_TILES__4 1
#define pitcairn__GPU__MC__NUM_MCT_TILES__0_PRESENT 1
#define pitcairn__GPU__MC__NUM_MCT_TILES__1_PRESENT 1
#define pitcairn__GPU__MC__NUM_MCT_TILES__2_PRESENT 1
#define pitcairn__GPU__MC__NUM_MCT_TILES__3_PRESENT 1
#define pitcairn__GPU__MC__NUM_IO_CHNLS 8
#define pitcairn__GPU__MC__NUM_IO_CHNLS__8 1
#define pitcairn__GPU__MC__NUM_IO_CHNLS__0_PRESENT 1
#define pitcairn__GPU__MC__NUM_IO_CHNLS__1_PRESENT 1
#define pitcairn__GPU__MC__NUM_IO_CHNLS__2_PRESENT 1
#define pitcairn__GPU__MC__NUM_IO_CHNLS__3_PRESENT 1
#define pitcairn__GPU__MC__NUM_IO_CHNLS__4_PRESENT 1
#define pitcairn__GPU__MC__NUM_IO_CHNLS__5_PRESENT 1
#define pitcairn__GPU__MC__NUM_IO_CHNLS__6_PRESENT 1
#define pitcairn__GPU__MC__NUM_IO_CHNLS__7_PRESENT 1
#define pitcairn__GPU__MC__CDRRDBK 6
#define pitcairn__GPU__MC__CDRRDBK__6 1
#define pitcairn__GPU__MC__NUM_RPB_EFF_QUEUES 2
#define pitcairn__GPU__MC__NUM_RPB_EFF_QUEUES__2 1
#define pitcairn__GPU__MC__MCD0_BLOCK 1
#define pitcairn__GPU__MC__MCD0_BLOCK__1 1
#define pitcairn__GPU__MC__MCD1_BLOCK 1
#define pitcairn__GPU__MC__MCD1_BLOCK__1 1
#define pitcairn__GPU__MC__MCD2_BLOCK 1
#define pitcairn__GPU__MC__MCD2_BLOCK__1 1
#define pitcairn__GPU__MC__MCD3_BLOCK 1
#define pitcairn__GPU__MC__MCD3_BLOCK__1 1
#define pitcairn__GPU__MC__MCC0_BLOCK 1
#define pitcairn__GPU__MC__MCC0_BLOCK__1 1
#define pitcairn__GPU__MC__MCC1_BLOCK 1
#define pitcairn__GPU__MC__MCC1_BLOCK__1 1
#define pitcairn__GPU__MC__MCC2_BLOCK 1
#define pitcairn__GPU__MC__MCC2_BLOCK__1 1
#define pitcairn__GPU__MC__MCC3_BLOCK 1
#define pitcairn__GPU__MC__MCC3_BLOCK__1 1
#define pitcairn__GPU__MC__MCB_BLOCK 1
#define pitcairn__GPU__MC__MCB_BLOCK__1 1
#define pitcairn__GPU__MC__RB_REDUNDANCY 1
#define pitcairn__GPU__MC__RB_REDUNDANCY__1 1
#define pitcairn__GPU__MC__ALLOW_LARRAY 0
#define pitcairn__GPU__MC__ALLOW_LARRAY__0 1
#define pitcairn__GPU__MC__MCD_SRBM_PRESENT 0
#define pitcairn__GPU__MC__MCD_SRBM_PRESENT__0 1
#define pitcairn__GPU__MC__TWO_RB_PER_MCD 1
#define pitcairn__GPU__MC__TWO_RB_PER_MCD__1 1
#define pitcairn__GPU__MC__HDP_RD_ON_GBL1 1
#define pitcairn__GPU__MC__HDP_RD_ON_GBL1__1 1
#define pitcairn__GPU__MC__TWO_GBL0_RDRET 1
#define pitcairn__GPU__MC__TWO_GBL0_RDRET__1 1
#define pitcairn__GPU__MC__NUM_TC_PER_MCD 2
#define pitcairn__GPU__MC__NUM_TC_PER_MCD__2 1
#define pitcairn__GPU__MC__NUM_TCCS 8
#define pitcairn__GPU__MC__NUM_TCCS__8 1
#define pitcairn__GPU__MC__NUM_MCD_POW2 1
#define pitcairn__GPU__MC__NUM_MCD_POW2__1 1
#define pitcairn__GPU__MC__MCD0_IO0_REP 8
#define pitcairn__GPU__MC__MCD0_IO0_REP__8 1
#define pitcairn__GPU__MC__MCD0_IO1_REP 3
#define pitcairn__GPU__MC__MCD0_IO1_REP__3 1
#define pitcairn__GPU__MC__MCD1_IO0_REP 3
#define pitcairn__GPU__MC__MCD1_IO0_REP__3 1
#define pitcairn__GPU__MC__MCD1_IO1_REP 3
#define pitcairn__GPU__MC__MCD1_IO1_REP__3 1
#define pitcairn__GPU__MC__MCD2_IO0_REP 3
#define pitcairn__GPU__MC__MCD2_IO0_REP__3 1
#define pitcairn__GPU__MC__MCD2_IO1_REP 3
#define pitcairn__GPU__MC__MCD2_IO1_REP__3 1
#define pitcairn__GPU__MC__MCD3_IO0_REP 3
#define pitcairn__GPU__MC__MCD3_IO0_REP__3 1
#define pitcairn__GPU__MC__MCD3_IO1_REP 4
#define pitcairn__GPU__MC__MCD3_IO1_REP__4 1
#define pitcairn__GPU__MC__SIMPLIFIED_BLACKOUT 1
#define pitcairn__GPU__MC__SIMPLIFIED_BLACKOUT__1 1
#define pitcairn__GPU__MC__DDR5_MCLK_DEFAULT 5
#define pitcairn__GPU__MC__DDR5_MCLK_DEFAULT__5 1
#define pitcairn__GPU__MC__XBAR_REMAP 0
#define pitcairn__GPU__MC__XBAR_REMAP__0 1
#define pitcairn__GPU__MC__GPU_VIRTUAL_ADDRESS_WIDTH 40
#define pitcairn__GPU__MC__GPU_VIRTUAL_ADDRESS_WIDTH__40 1
#define pitcairn__GPU__MC__GPU_PHYSICAL_ADDRESS_WIDTH 40
#define pitcairn__GPU__MC__GPU_PHYSICAL_ADDRESS_WIDTH__40 1
#define pitcairn__GPU__MC__PCIE_VIRTUAL_ADDRESS_WIDTH 48
#define pitcairn__GPU__MC__PCIE_VIRTUAL_ADDRESS_WIDTH__48 1
#define pitcairn__GPU__MC__PCIE_PHYSICAL_ADDRESS_WIDTH 48
#define pitcairn__GPU__MC__PCIE_PHYSICAL_ADDRESS_WIDTH__48 1
#define pitcairn__GPU__MC__SPLIT_TILES 0
#define pitcairn__GPU__MC__SPLIT_TILES__0 1
#define pitcairn__GPU__MC__FUSION_FEATURE_ONLY 0
#define pitcairn__GPU__MC__FUSION_FEATURE_ONLY__0 1
#define pitcairn__GPU__MC__PHY_POWER_GATING 1
#define pitcairn__GPU__MC__PHY_POWER_GATING__1 1
#define pitcairn__GPU__MC__LOWSPEED_MEMPHY 1
#define pitcairn__GPU__MC__LOWSPEED_MEMPHY__1 1
#define pitcairn__GPU__VID__PRESENT 1
#define pitcairn__GPU__VID__PRESENT__1 1
#define pitcairn__GPU__DC__PRESENT 1
#define pitcairn__GPU__DC__PRESENT__1 1
#define pitcairn__GPU__XDMA__PRESENT 1
#define pitcairn__GPU__XDMA__PRESENT__1 1
#define pitcairn__GPU__AVP__PRESENT 0
#define pitcairn__GPU__AVP__PRESENT__0 1
#define pitcairn__GPU__UVD__PRESENT 1
#define pitcairn__GPU__UVD__PRESENT__1 1
#define pitcairn__GPU__VCE__PRESENT 1
#define pitcairn__GPU__VCE__PRESENT__1 1
#define pitcairn__ENV__GPU__AVP__HAVE_BIA 0
#define pitcairn__ENV__GPU__AVP__HAVE_BIA__0 1
#define pitcairn__ENV__GPU__DC__HAVE_BIA 1
#define pitcairn__ENV__GPU__DC__HAVE_BIA__1 1
#define pitcairn__ENV__GPU__UVD__HAVE_BIA 1
#define pitcairn__ENV__GPU__UVD__HAVE_BIA__1 1
#define pitcairn__ENV__GPU__VCE__HAVE_BIA 1
#define pitcairn__ENV__GPU__VCE__HAVE_BIA__1 1
#define pitcairn__ENV__GPU__DC__HAVE_SRC 1
#define pitcairn__ENV__GPU__DC__HAVE_SRC__1 1
#define pitcairn__ENV__GPU__UVD__HAVE_SRC 1
#define pitcairn__ENV__GPU__UVD__HAVE_SRC__1 1
#define pitcairn__ENV__GPU__VCE__HAVE_SRC 1
#define pitcairn__ENV__GPU__VCE__HAVE_SRC__1 1
#define pitcairn__ENV__GPU__UVD__HAVE_RTL 1
#define pitcairn__ENV__GPU__UVD__HAVE_RTL__1 1
#define pitcairn__ENV__GPU__VCE__HAVE_RTL 1
#define pitcairn__ENV__GPU__VCE__HAVE_RTL__1 1
#define pitcairn__GPU__MC__RTL_AND_BIA_MATCH 0
#define pitcairn__GPU__MC__RTL_AND_BIA_MATCH__0 1
#define pitcairn__ENV__GPU__MC__HAVE_BFM 0
#define pitcairn__ENV__GPU__MC__HAVE_BFM__0 1
#define pitcairn__ENV__GPU__MC__HAVE_RTL 1
#define pitcairn__ENV__GPU__MC__HAVE_RTL__1 1
#define pitcairn__ENV__GPU__GC__HAVE_RTL 1
#define pitcairn__ENV__GPU__GC__HAVE_RTL__1 1
#define pitcairn__GPU__UVD__CTX_ENABLE 1
#define pitcairn__GPU__UVD__CTX_ENABLE__1 1
#define pitcairn__GPU__UVD__CGC_CGTT_LOCAL_CLOCK_GATER 1
#define pitcairn__GPU__UVD__CGC_CGTT_LOCAL_CLOCK_GATER__1 1
#define pitcairn__GPU__UVD__ADDR_MODE 10xx
#define pitcairn__GPU__UVD__ADDR_MODE__10XX 1
#define pitcairn__GPU__UVD__HAS_SPU 1
#define pitcairn__GPU__UVD__HAS_SPU__1 1
#define pitcairn__GPU__UVD__SI_PWR_GATING 1
#define pitcairn__GPU__UVD__SI_PWR_GATING__1 1
#define pitcairn__GPU__UVD__PGFSM_TIEOFF 1
#define pitcairn__GPU__UVD__PGFSM_TIEOFF__1 1
#define pitcairn__GPU__UVD__SI_HARVESTING 1
#define pitcairn__GPU__UVD__SI_HARVESTING__1 1
#define pitcairn__GPU__UVD__ECPU_AM32_DISABLE 1
#define pitcairn__GPU__UVD__ECPU_AM32_DISABLE__1 1
#define pitcairn__GPU__DCE_VCE__INJECTOR_PRESENT 1
#define pitcairn__GPU__DCE_VCE__INJECTOR_PRESENT__1 1
#define pitcairn__GPU__VCE__POWERGATE_SI 0
#define pitcairn__GPU__VCE__POWERGATE_SI__0 1
#define pitcairn__GPU__VCE__POWERGATE_FUSION 0
#define pitcairn__GPU__VCE__POWERGATE_FUSION__0 1
#define pitcairn__GPU__VCE__ADDR_MODE 10xx
#define pitcairn__GPU__VCE__ADDR_MODE__10XX 1
#define pitcairn__GPU__VCE__FUSION 0
#define pitcairn__GPU__VCE__FUSION__0 1
#define pitcairn__GPU__VCE__ECPU_AM32_DISABLE 1
#define pitcairn__GPU__VCE__ECPU_AM32_DISABLE__1 1
#define pitcairn__GPU__MC__ARB_VM_CREDITS 48
#define pitcairn__GPU__MC__ARB_VM_CREDITS__48 1
#define pitcairn__GPU__MC__MC_VMC_L2REQ_CREDITS 32
#define pitcairn__GPU__MC__MC_VMC_L2REQ_CREDITS__32 1
#define pitcairn__GPU__MC__MCD_TLBS 4
#define pitcairn__GPU__MC__MCD_TLBS__4 1
#define pitcairn__GPU__MC__MCB_TLBS 4
#define pitcairn__GPU__MC__MCB_TLBS__4 1
#define pitcairn__GPU__MC__NO_STALL_ON_FAULT 1
#define pitcairn__GPU__MC__NO_STALL_ON_FAULT__1 1
#define pitcairn__GPU__MC__VMC_CACHES 2
#define pitcairn__GPU__MC__VMC_CACHES__2 1
#define pitcairn__GPU__MC__BIGK_CACHE_SIZE 8
#define pitcairn__GPU__MC__BIGK_CACHE_SIZE__8 1
#define pitcairn__GPU__MC__EXPANDED_BIGK_CACHE_SIZE 4096
#define pitcairn__GPU__MC__EXPANDED_BIGK_CACHE_SIZE__4096 1
#define pitcairn__GPU__MC__MCB_TLB0_CAM 5
#define pitcairn__GPU__MC__MCB_TLB0_CAM__5 1
#define pitcairn__GPU__MC__MCB_TLB1_CAM 4
#define pitcairn__GPU__MC__MCB_TLB1_CAM__4 1
#define pitcairn__GPU__MC__MCB_TLB2_CAM 4
#define pitcairn__GPU__MC__MCB_TLB2_CAM__4 1
#define pitcairn__GPU__MC__MCB_TLB3_CAM 4
#define pitcairn__GPU__MC__MCB_TLB3_CAM__4 1
#define pitcairn__GPU__MC__MCD_TLB0_CAM 4
#define pitcairn__GPU__MC__MCD_TLB0_CAM__4 1
#define pitcairn__GPU__MC__MCD_TLB1_CAM 4
#define pitcairn__GPU__MC__MCD_TLB1_CAM__4 1
#define pitcairn__GPU__MC__MCD_TLB2_CAM 4
#define pitcairn__GPU__MC__MCD_TLB2_CAM__4 1
#define pitcairn__GPU__MC__MCD_TLB3_CAM 4
#define pitcairn__GPU__MC__MCD_TLB3_CAM__4 1
#define pitcairn__GPU__MC__SEND_FREE_AT_RTN 1
#define pitcairn__GPU__MC__SEND_FREE_AT_RTN__1 1
#define pitcairn__GPU__MC__CONTEXT_WIDTH 4
#define pitcairn__GPU__MC__CONTEXT_WIDTH__4 1
#endif
