timestamp=1696160350109

[~A]
LastVerilogToplevel=testbench_day4
ModifyID=1
Version=74
design.sv_testbench.sv=0*550*1044

[~MFT]
0=5|0work.mgf|1044|0
1=3|1work.mgf|1387|0
3=6|3work.mgf|1131|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c9216be6ad68978d62fbae665e526e049b7db

[day4]
A/day4=22|../design.sv|1|1*390
BinL64/day4=3*174
R=../design.sv|1
SLP=3*279
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|2bf2950574705eca7e1058c15324343a78ed69572d526a083fb41711957004d6

[testbench_day4]
A/testbench_day4=22|../testbench.sv|1|1*1387
BinL64/testbench_day4=3*384
R=../testbench.sv|1
SLP=3*1131
Version=2022.04.117 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|531db976bd1c37256c42b0035752a35f1a839070dd42c50f82c6e983595b18080de7cc0579ddbc6551fc4937c810997e

[~U]
$root=12|0*0|
day4=12|0*182|
testbench_day4=12|0*373||0x10
