module prueba (
		input Clock;
		input Reset;
		input Rx;
		output Tx;
);


wire RxDone;
reg [7:0] RxData=1'b0;
reg [7:0] TxData=1'b0;
wire TxDone;

TOP Top(Clock, Reset, Rx, Tx, RxData,TxData,TxDone,RxDone);





always @(posedge Clock)begin


if(RxDone==1 && TxDone==1)begin
	TxData=RxData+1'b1;
end




end















endmodule
