

================================================================
== Vivado HLS Report for 'softmax_latency_ap_fixed_ap_fixed_softmax_config13_s'
================================================================
* Date:           Wed Sep  8 18:14:32 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.092 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       10|       10| 50.000 ns | 50.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 12 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 13 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 14 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 15 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:223]   --->   Operation 16 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_V = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_0_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 17 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln251 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 18 'zext' 'zext_ln251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 19 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 20 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_V_1 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_1_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 21 'partselect' 'y_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln251_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 22 'zext' 'zext_ln251_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251_1" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 23 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 24 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%y_V_2 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_2_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 25 'partselect' 'y_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln251_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 26 'zext' 'zext_ln251_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251_2" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 27 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 28 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y_V_3 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_3_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 29 'partselect' 'y_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln251_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 30 'zext' 'zext_ln251_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251_3" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 31 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (3.25ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 32 'load' 'exp_res_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%y_V_4 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %data_4_V_read_1, i32 6, i32 15)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:250]   --->   Operation 33 'partselect' 'y_V_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 34 'load' 'exp_res_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 35 'load' 'exp_res_1_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 36 'load' 'exp_res_2_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 37 [1/2] (3.25ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 37 'load' 'exp_res_3_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_Val2_s = zext i17 %exp_res_0_V to i18" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 38 'zext' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_Val2_2 = zext i17 %exp_res_1_V to i18" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 39 'zext' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_Val2_4 = zext i17 %exp_res_2_V to i18" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 40 'zext' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_Val2_5 = zext i17 %exp_res_3_V to i18" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 41 'zext' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln251_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 42 'zext' 'zext_ln251_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%exp_table1_addr_4 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln251_4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 43 'getelementptr' 'exp_table1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%exp_res_4_V = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 44 'load' 'exp_res_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 45 [1/1] (2.10ns)   --->   "%p_Val2_3 = add i18 %p_Val2_2, %p_Val2_s" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 45 'add' 'p_Val2_3' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_3, i32 17)" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 46 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.75ns)   --->   "%p_Val2_7 = select i1 %p_Result_s, i18 131071, i18 %p_Val2_3" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 47 'select' 'p_Val2_7' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (2.10ns)   --->   "%p_Val2_6 = add i18 %p_Val2_5, %p_Val2_4" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 48 'add' 'p_Val2_6' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_6, i32 17)" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 49 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.75ns)   --->   "%p_Val2_8 = select i1 %p_Result_14, i18 131071, i18 %p_Val2_6" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:52->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 50 'select' 'p_Val2_8' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.09>
ST_4 : Operation 51 [1/2] (3.25ns)   --->   "%exp_res_4_V = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 51 'load' 'exp_res_4_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_7 to i19" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 52 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_8 to i19" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 53 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.13ns)   --->   "%ret_V = add nsw i19 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 54 'add' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 55 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.13ns)   --->   "%p_Val2_10 = add i18 %p_Val2_8, %p_Val2_7" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 56 'add' 'p_Val2_10' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_10, i32 17)" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 57 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_16, true" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 58 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_15, %xor_ln786" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 59 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%xor_ln340 = xor i1 %p_Result_15, %p_Result_16" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 60 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%xor_ln340_1 = xor i1 %p_Result_15, true" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 61 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%or_ln340 = or i1 %p_Result_16, %xor_ln340_1" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 62 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_11)   --->   "%select_ln340 = select i1 %xor_ln340, i18 131071, i18 %p_Val2_10" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 63 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i18 -131072, i18 %p_Val2_10" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 64 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_11 = select i1 %or_ln340, i18 %select_ln340, i18 %select_ln388" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 65 'select' 'p_Val2_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.09>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i17 %exp_res_4_V to i18" [firmware/nnet_utils/nnet_activation.h:251]   --->   Operation 66 'zext' 'zext_ln203_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i18 %p_Val2_11 to i19" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 67 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i17 %exp_res_4_V to i19" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 68 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (2.13ns)   --->   "%ret_V_1 = add nsw i19 %lhs_V_1, %rhs_V_1" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 69 'add' 'ret_V_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_1, i32 18)" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 70 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (2.13ns)   --->   "%p_Val2_14 = add i18 %p_Val2_11, %zext_ln203_4" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 71 'add' 'p_Val2_14' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_14, i32 17)" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 72 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %p_Result_18, true" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 73 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%underflow_1 = and i1 %p_Result_17, %xor_ln786_1" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 74 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_2 = xor i1 %p_Result_17, %p_Result_18" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 75 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_3 = xor i1 %p_Result_17, true" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 76 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%or_ln340_1 = or i1 %p_Result_18, %xor_ln340_3" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 77 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_14, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:197->firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 78 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%select_ln340_3 = select i1 %xor_ln340_2, i10 511, i10 %tmp" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 79 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %underflow_1, i10 -512, i10 %tmp" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 80 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%y_V_5 = select i1 %or_ln340_1, i10 %select_ln340_3, i10 %select_ln388_1" [firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257]   --->   Operation 81 'select' 'y_V_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 82 'zext' 'zext_ln259' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln259" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 83 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 84 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 85 [1/2] (3.25ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:259]   --->   Operation 85 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 86 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 87 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %zext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 88 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 89 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 90 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %exp_res_2_V to i26" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 91 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 92 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i17 %exp_res_3_V to i26" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 93 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i26 %zext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 94 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i17 %exp_res_4_V to i26" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 95 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i26 %zext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 96 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 97 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %zext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 97 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 98 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 98 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 99 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 99 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 100 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i26 %zext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 100 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 101 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i26 %zext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 101 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 102 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %zext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 102 'mul' 'mul_ln1118' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 103 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i26 %zext_ln1118_1, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 103 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 104 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i26 %zext_ln1118_2, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 104 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 105 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i26 %zext_ln1118_3, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 105 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 106 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i26 %zext_ln1118_4, %sext_ln1116" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 106 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/nnet_utils/nnet_activation.h:224]   --->   Operation 107 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 108 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 109 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 110 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 111 'partselect' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 112 'partselect' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 113 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 114 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 115 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 116 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign, 4" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 117 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16 } %mrv_4" [firmware/nnet_utils/nnet_activation.h:264]   --->   Operation 118 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	wire read on port 'data_3_V_read' (firmware/nnet_utils/nnet_activation.h:223) [11]  (0 ns)
	'getelementptr' operation ('exp_table1_addr_3', firmware/nnet_utils/nnet_activation.h:251) [33]  (0 ns)
	'load' operation ('exp_res[3].V', firmware/nnet_utils/nnet_activation.h:251) on array 'exp_table1' [34]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('exp_res[0].V', firmware/nnet_utils/nnet_activation.h:251) on array 'exp_table1' [19]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('exp_table1_addr_4', firmware/nnet_utils/nnet_activation.h:251) [38]  (0 ns)
	'load' operation ('exp_res[4].V', firmware/nnet_utils/nnet_activation.h:251) on array 'exp_table1' [39]  (3.25 ns)

 <State 4>: 4.09ns
The critical path consists of the following:
	'add' operation ('ret.V', firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257) [49]  (2.14 ns)
	'and' operation ('underflow', firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257) [54]  (0 ns)
	'select' operation ('select_ln388', firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257) [59]  (0.978 ns)
	'select' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257) [60]  (0.978 ns)

 <State 5>: 4.09ns
The critical path consists of the following:
	'add' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257) [65]  (2.14 ns)
	'xor' operation ('xor_ln786_1', firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257) [67]  (0 ns)
	'and' operation ('underflow', firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257) [68]  (0 ns)
	'select' operation ('select_ln388_1', firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257) [74]  (0.978 ns)
	'select' operation ('y.V', firmware/nnet_utils/nnet_common.h:61->firmware/nnet_utils/nnet_common.h:54->firmware/nnet_utils/nnet_activation.h:257) [75]  (0.978 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('invert_table2_addr', firmware/nnet_utils/nnet_activation.h:259) [77]  (0 ns)
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:259) on array 'invert_table2' [78]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('inv_exp_sum.V', firmware/nnet_utils/nnet_activation.h:259) on array 'invert_table2' [78]  (3.25 ns)

 <State 8>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[81] ('mul_ln1118', firmware/nnet_utils/nnet_activation.h:262) [81]  (3.89 ns)

 <State 9>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[81] ('mul_ln1118', firmware/nnet_utils/nnet_activation.h:262) [81]  (3.89 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
