/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : conn_semaphore.h
//[Revision time]   : Mon Oct 30 23:13:27 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_SEMAPHORE_REGS_H__
#define __CONN_SEMAPHORE_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_SEMAPHORE CR Definitions                     
//
//****************************************************************************

#define CONN_SEMAPHORE_BASE                                    (0x18070000 + CONN_INFRA_REMAPPING_OFFSET)

#define CONN_SEMAPHORE_CONN_SEMA00_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x0000u) // 0000
#define CONN_SEMAPHORE_CONN_SEMA01_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x0004u) // 0004
#define CONN_SEMAPHORE_CONN_SEMA02_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x0008u) // 0008
#define CONN_SEMAPHORE_CONN_SEMA03_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x000Cu) // 000C
#define CONN_SEMAPHORE_CONN_SEMA04_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x0010u) // 0010
#define CONN_SEMAPHORE_CONN_SEMA05_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x0014u) // 0014
#define CONN_SEMAPHORE_CONN_SEMA06_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x0018u) // 0018
#define CONN_SEMAPHORE_CONN_SEMA07_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x001Cu) // 001C
#define CONN_SEMAPHORE_CONN_SEMA08_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x0020u) // 0020
#define CONN_SEMAPHORE_CONN_SEMA09_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x0024u) // 0024
#define CONN_SEMAPHORE_CONN_SEMA10_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x0028u) // 0028
#define CONN_SEMAPHORE_CONN_SEMA11_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x002Cu) // 002C
#define CONN_SEMAPHORE_CONN_SEMA12_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x0030u) // 0030
#define CONN_SEMAPHORE_CONN_SEMA13_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x0034u) // 0034
#define CONN_SEMAPHORE_CONN_SEMA14_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x0038u) // 0038
#define CONN_SEMAPHORE_CONN_SEMA15_M0_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x003Cu) // 003C
#define CONN_SEMAPHORE_CONN_SEMA00_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x0200u) // 0200
#define CONN_SEMAPHORE_CONN_SEMA01_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x0204u) // 0204
#define CONN_SEMAPHORE_CONN_SEMA02_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x0208u) // 0208
#define CONN_SEMAPHORE_CONN_SEMA03_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x020Cu) // 020C
#define CONN_SEMAPHORE_CONN_SEMA04_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x0210u) // 0210
#define CONN_SEMAPHORE_CONN_SEMA05_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x0214u) // 0214
#define CONN_SEMAPHORE_CONN_SEMA06_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x0218u) // 0218
#define CONN_SEMAPHORE_CONN_SEMA07_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x021Cu) // 021C
#define CONN_SEMAPHORE_CONN_SEMA08_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x0220u) // 0220
#define CONN_SEMAPHORE_CONN_SEMA09_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x0224u) // 0224
#define CONN_SEMAPHORE_CONN_SEMA10_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x0228u) // 0228
#define CONN_SEMAPHORE_CONN_SEMA11_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x022Cu) // 022C
#define CONN_SEMAPHORE_CONN_SEMA12_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x0230u) // 0230
#define CONN_SEMAPHORE_CONN_SEMA13_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x0234u) // 0234
#define CONN_SEMAPHORE_CONN_SEMA14_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x0238u) // 0238
#define CONN_SEMAPHORE_CONN_SEMA15_M0_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x023Cu) // 023C
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR      (CONN_SEMAPHORE_BASE + 0x0400u) // 0400
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR    (CONN_SEMAPHORE_BASE + 0x0410u) // 0410
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR  (CONN_SEMAPHORE_BASE + 0x0420u) // 0420
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M0_ADDR      (CONN_SEMAPHORE_BASE + 0x0500u) // 0500
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0600u) // 0600
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0604u) // 0604
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0608u) // 0608
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x060Cu) // 060C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0610u) // 0610
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0614u) // 0614
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0618u) // 0618
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x061Cu) // 061C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0620u) // 0620
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0624u) // 0624
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0628u) // 0628
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x062Cu) // 062C
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0630u) // 0630
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0634u) // 0634
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0638u) // 0638
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x063Cu) // 063C
#define CONN_SEMAPHORE_CONN_SEMA_M0_SETTING_TIMEOUT_INT_TO_ALL_ADDR (CONN_SEMAPHORE_BASE + 0x0700u) // 0700
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0800u) // 0800
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0804u) // 0804
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0808u) // 0808
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x080Cu) // 080C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0810u) // 0810
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0814u) // 0814
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0818u) // 0818
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x081Cu) // 081C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0820u) // 0820
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0824u) // 0824
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0828u) // 0828
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x082Cu) // 082C
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0830u) // 0830
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0834u) // 0834
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x0838u) // 0838
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M0_ADDR (CONN_SEMAPHORE_BASE + 0x083Cu) // 083C
#define CONN_SEMAPHORE_CONN_SEMA_M0_TIMEOUT_INT_RESET_BY_SW_ADDR (CONN_SEMAPHORE_BASE + 0x0900u) // 0900
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1000u) // 1000
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1004u) // 1004
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1008u) // 1008
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x100Cu) // 100C
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1010u) // 1010
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1014u) // 1014
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1018u) // 1018
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x101Cu) // 101C
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1020u) // 1020
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1024u) // 1024
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1028u) // 1028
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x102Cu) // 102C
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1030u) // 1030
#define CONN_SEMAPHORE_CONN_SEMA13_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1034u) // 1034
#define CONN_SEMAPHORE_CONN_SEMA14_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1038u) // 1038
#define CONN_SEMAPHORE_CONN_SEMA15_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x103Cu) // 103C
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1200u) // 1200
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1204u) // 1204
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1208u) // 1208
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x120Cu) // 120C
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1210u) // 1210
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1214u) // 1214
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1218u) // 1218
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x121Cu) // 121C
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1220u) // 1220
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1224u) // 1224
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1228u) // 1228
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x122Cu) // 122C
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1230u) // 1230
#define CONN_SEMAPHORE_CONN_SEMA13_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1234u) // 1234
#define CONN_SEMAPHORE_CONN_SEMA14_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1238u) // 1238
#define CONN_SEMAPHORE_CONN_SEMA15_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x123Cu) // 123C
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR      (CONN_SEMAPHORE_BASE + 0x1400u) // 1400
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR    (CONN_SEMAPHORE_BASE + 0x1410u) // 1410
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR  (CONN_SEMAPHORE_BASE + 0x1420u) // 1420
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M1_ADDR      (CONN_SEMAPHORE_BASE + 0x1500u) // 1500
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1600u) // 1600
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1604u) // 1604
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1608u) // 1608
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x160Cu) // 160C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1610u) // 1610
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1614u) // 1614
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1618u) // 1618
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x161Cu) // 161C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1620u) // 1620
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1624u) // 1624
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1628u) // 1628
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x162Cu) // 162C
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1630u) // 1630
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1634u) // 1634
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1638u) // 1638
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x163Cu) // 163C
#define CONN_SEMAPHORE_CONN_SEMA_M1_SETTING_TIMEOUT_INT_TO_ALL_ADDR (CONN_SEMAPHORE_BASE + 0x1700u) // 1700
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1800u) // 1800
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1804u) // 1804
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1808u) // 1808
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x180Cu) // 180C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1810u) // 1810
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1814u) // 1814
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1818u) // 1818
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x181Cu) // 181C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1820u) // 1820
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1824u) // 1824
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1828u) // 1828
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x182Cu) // 182C
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1830u) // 1830
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1834u) // 1834
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1838u) // 1838
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x183Cu) // 183C
#define CONN_SEMAPHORE_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_ADDR (CONN_SEMAPHORE_BASE + 0x1900u) // 1900
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2000u) // 2000
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2004u) // 2004
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2008u) // 2008
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x200Cu) // 200C
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2010u) // 2010
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2014u) // 2014
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2018u) // 2018
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x201Cu) // 201C
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2020u) // 2020
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2024u) // 2024
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2028u) // 2028
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x202Cu) // 202C
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2030u) // 2030
#define CONN_SEMAPHORE_CONN_SEMA13_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2034u) // 2034
#define CONN_SEMAPHORE_CONN_SEMA14_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2038u) // 2038
#define CONN_SEMAPHORE_CONN_SEMA15_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x203Cu) // 203C
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2200u) // 2200
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2204u) // 2204
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2208u) // 2208
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x220Cu) // 220C
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2210u) // 2210
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2214u) // 2214
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2218u) // 2218
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x221Cu) // 221C
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2220u) // 2220
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2224u) // 2224
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2228u) // 2228
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x222Cu) // 222C
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2230u) // 2230
#define CONN_SEMAPHORE_CONN_SEMA13_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2234u) // 2234
#define CONN_SEMAPHORE_CONN_SEMA14_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2238u) // 2238
#define CONN_SEMAPHORE_CONN_SEMA15_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x223Cu) // 223C
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR      (CONN_SEMAPHORE_BASE + 0x2400u) // 2400
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR    (CONN_SEMAPHORE_BASE + 0x2410u) // 2410
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR  (CONN_SEMAPHORE_BASE + 0x2420u) // 2420
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M2_ADDR      (CONN_SEMAPHORE_BASE + 0x2500u) // 2500
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2600u) // 2600
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2604u) // 2604
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2608u) // 2608
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x260Cu) // 260C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2610u) // 2610
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2614u) // 2614
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2618u) // 2618
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x261Cu) // 261C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2620u) // 2620
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2624u) // 2624
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2628u) // 2628
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x262Cu) // 262C
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2630u) // 2630
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2634u) // 2634
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2638u) // 2638
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x263Cu) // 263C
#define CONN_SEMAPHORE_CONN_SEMA_M2_SETTING_TIMEOUT_INT_TO_ALL_ADDR (CONN_SEMAPHORE_BASE + 0x2700u) // 2700
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2800u) // 2800
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2804u) // 2804
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2808u) // 2808
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x280Cu) // 280C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2810u) // 2810
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2814u) // 2814
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2818u) // 2818
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x281Cu) // 281C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2820u) // 2820
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2824u) // 2824
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2828u) // 2828
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x282Cu) // 282C
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2830u) // 2830
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2834u) // 2834
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2838u) // 2838
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x283Cu) // 283C
#define CONN_SEMAPHORE_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_ADDR (CONN_SEMAPHORE_BASE + 0x2900u) // 2900
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3000u) // 3000
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3004u) // 3004
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3008u) // 3008
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x300Cu) // 300C
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3010u) // 3010
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3014u) // 3014
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3018u) // 3018
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x301Cu) // 301C
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3020u) // 3020
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3024u) // 3024
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3028u) // 3028
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x302Cu) // 302C
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3030u) // 3030
#define CONN_SEMAPHORE_CONN_SEMA13_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3034u) // 3034
#define CONN_SEMAPHORE_CONN_SEMA14_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3038u) // 3038
#define CONN_SEMAPHORE_CONN_SEMA15_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x303Cu) // 303C
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3200u) // 3200
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3204u) // 3204
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3208u) // 3208
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x320Cu) // 320C
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3210u) // 3210
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3214u) // 3214
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3218u) // 3218
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x321Cu) // 321C
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3220u) // 3220
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3224u) // 3224
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3228u) // 3228
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x322Cu) // 322C
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3230u) // 3230
#define CONN_SEMAPHORE_CONN_SEMA13_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3234u) // 3234
#define CONN_SEMAPHORE_CONN_SEMA14_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3238u) // 3238
#define CONN_SEMAPHORE_CONN_SEMA15_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x323Cu) // 323C
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR      (CONN_SEMAPHORE_BASE + 0x3400u) // 3400
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR    (CONN_SEMAPHORE_BASE + 0x3410u) // 3410
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR  (CONN_SEMAPHORE_BASE + 0x3420u) // 3420
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M3_ADDR      (CONN_SEMAPHORE_BASE + 0x3500u) // 3500
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3600u) // 3600
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3604u) // 3604
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3608u) // 3608
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x360Cu) // 360C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3610u) // 3610
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3614u) // 3614
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3618u) // 3618
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x361Cu) // 361C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3620u) // 3620
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3624u) // 3624
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3628u) // 3628
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x362Cu) // 362C
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3630u) // 3630
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3634u) // 3634
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3638u) // 3638
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x363Cu) // 363C
#define CONN_SEMAPHORE_CONN_SEMA_M3_SETTING_TIMEOUT_INT_TO_ALL_ADDR (CONN_SEMAPHORE_BASE + 0x3700u) // 3700
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3800u) // 3800
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3804u) // 3804
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3808u) // 3808
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x380Cu) // 380C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3810u) // 3810
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3814u) // 3814
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3818u) // 3818
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x381Cu) // 381C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3820u) // 3820
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3824u) // 3824
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3828u) // 3828
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x382Cu) // 382C
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3830u) // 3830
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3834u) // 3834
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3838u) // 3838
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x383Cu) // 383C
#define CONN_SEMAPHORE_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_ADDR (CONN_SEMAPHORE_BASE + 0x3900u) // 3900
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4000u) // 4000
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4004u) // 4004
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4008u) // 4008
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x400Cu) // 400C
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4010u) // 4010
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4014u) // 4014
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4018u) // 4018
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x401Cu) // 401C
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4200u) // 4200
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4204u) // 4204
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4208u) // 4208
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x420Cu) // 420C
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4210u) // 4210
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4214u) // 4214
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4218u) // 4218
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x421Cu) // 421C
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR     (CONN_SEMAPHORE_BASE + 0x4400u) // 4400
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR      (CONN_SEMAPHORE_BASE + 0x4410u) // 4410
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5000u) // 5000
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5004u) // 5004
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5008u) // 5008
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x500Cu) // 500C
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5010u) // 5010
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5014u) // 5014
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5018u) // 5018
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x501Cu) // 501C
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5200u) // 5200
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5204u) // 5204
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5208u) // 5208
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x520Cu) // 520C
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5210u) // 5210
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5214u) // 5214
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5218u) // 5218
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x521Cu) // 521C
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR        (CONN_SEMAPHORE_BASE + 0x5400u) // 5400
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR      (CONN_SEMAPHORE_BASE + 0x5410u) // 5410
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6000u) // 6000
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6004u) // 6004
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6008u) // 6008
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x600Cu) // 600C
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6010u) // 6010
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6014u) // 6014
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6018u) // 6018
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x601Cu) // 601C
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6200u) // 6200
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6204u) // 6204
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6208u) // 6208
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x620Cu) // 620C
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6210u) // 6210
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6214u) // 6214
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6218u) // 6218
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x621Cu) // 621C
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR        (CONN_SEMAPHORE_BASE + 0x6400u) // 6400
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR      (CONN_SEMAPHORE_BASE + 0x6410u) // 6410
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7000u) // 7000
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7004u) // 7004
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7008u) // 7008
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x700Cu) // 700C
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7010u) // 7010
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7014u) // 7014
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7018u) // 7018
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x701Cu) // 701C
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7200u) // 7200
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7204u) // 7204
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7208u) // 7208
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x720Cu) // 720C
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7210u) // 7210
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7214u) // 7214
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7218u) // 7218
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x721Cu) // 721C
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR        (CONN_SEMAPHORE_BASE + 0x7400u) // 7400
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR      (CONN_SEMAPHORE_BASE + 0x7410u) // 7410
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR                 (CONN_SEMAPHORE_BASE + 0x8000u) // 8000




/* =====================================================================================

  ---CONN_SEMA00_M0_OWN_STA (0x18070000 + 0x0000u)---

    CONN_SEMA00_M0_OWN_STA[1..0] - (RO) Connsys semaphore00 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M0_OWN_STA_CONN_SEMA00_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA00_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M0_OWN_STA_CONN_SEMA00_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA00_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA00_M0_OWN_STA_CONN_SEMA00_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M0_OWN_STA (0x18070000 + 0x0004u)---

    CONN_SEMA01_M0_OWN_STA[1..0] - (RO) Connsys semaphore01 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M0_OWN_STA_CONN_SEMA01_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA01_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M0_OWN_STA_CONN_SEMA01_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA01_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA01_M0_OWN_STA_CONN_SEMA01_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M0_OWN_STA (0x18070000 + 0x0008u)---

    CONN_SEMA02_M0_OWN_STA[1..0] - (RO) Connsys semaphore02 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M0_OWN_STA_CONN_SEMA02_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA02_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M0_OWN_STA_CONN_SEMA02_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA02_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA02_M0_OWN_STA_CONN_SEMA02_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M0_OWN_STA (0x18070000 + 0x000Cu)---

    CONN_SEMA03_M0_OWN_STA[1..0] - (RO) Connsys semaphore03 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M0_OWN_STA_CONN_SEMA03_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA03_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M0_OWN_STA_CONN_SEMA03_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA03_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA03_M0_OWN_STA_CONN_SEMA03_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M0_OWN_STA (0x18070000 + 0x0010u)---

    CONN_SEMA04_M0_OWN_STA[1..0] - (RO) Connsys semaphore04 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M0_OWN_STA_CONN_SEMA04_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA04_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M0_OWN_STA_CONN_SEMA04_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA04_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA04_M0_OWN_STA_CONN_SEMA04_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M0_OWN_STA (0x18070000 + 0x0014u)---

    CONN_SEMA05_M0_OWN_STA[1..0] - (RO) Connsys semaphore05 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M0_OWN_STA_CONN_SEMA05_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA05_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M0_OWN_STA_CONN_SEMA05_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA05_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA05_M0_OWN_STA_CONN_SEMA05_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M0_OWN_STA (0x18070000 + 0x0018u)---

    CONN_SEMA06_M0_OWN_STA[1..0] - (RO) Connsys semaphore06 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M0_OWN_STA_CONN_SEMA06_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA06_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M0_OWN_STA_CONN_SEMA06_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA06_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA06_M0_OWN_STA_CONN_SEMA06_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M0_OWN_STA (0x18070000 + 0x001Cu)---

    CONN_SEMA07_M0_OWN_STA[1..0] - (RO) Connsys semaphore07 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M0_OWN_STA_CONN_SEMA07_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA07_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M0_OWN_STA_CONN_SEMA07_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA07_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA07_M0_OWN_STA_CONN_SEMA07_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_M0_OWN_STA (0x18070000 + 0x0020u)---

    CONN_SEMA08_M0_OWN_STA[1..0] - (RO) Connsys semaphore08 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M0_OWN_STA_CONN_SEMA08_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA08_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M0_OWN_STA_CONN_SEMA08_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA08_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA08_M0_OWN_STA_CONN_SEMA08_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_M0_OWN_STA (0x18070000 + 0x0024u)---

    CONN_SEMA09_M0_OWN_STA[1..0] - (RO) Connsys semaphore09 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M0_OWN_STA_CONN_SEMA09_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA09_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M0_OWN_STA_CONN_SEMA09_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA09_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA09_M0_OWN_STA_CONN_SEMA09_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA10_M0_OWN_STA (0x18070000 + 0x0028u)---

    CONN_SEMA10_M0_OWN_STA[1..0] - (RO) Connsys semaphore10 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M0_OWN_STA_CONN_SEMA10_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA10_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M0_OWN_STA_CONN_SEMA10_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA10_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA10_M0_OWN_STA_CONN_SEMA10_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA11_M0_OWN_STA (0x18070000 + 0x002Cu)---

    CONN_SEMA11_M0_OWN_STA[1..0] - (RO) Connsys semaphore11 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M0_OWN_STA_CONN_SEMA11_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA11_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M0_OWN_STA_CONN_SEMA11_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA11_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA11_M0_OWN_STA_CONN_SEMA11_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA12_M0_OWN_STA (0x18070000 + 0x0030u)---

    CONN_SEMA12_M0_OWN_STA[1..0] - (RO) Connsys semaphore12 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M0_OWN_STA_CONN_SEMA12_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA12_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M0_OWN_STA_CONN_SEMA12_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA12_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA12_M0_OWN_STA_CONN_SEMA12_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA13_M0_OWN_STA (0x18070000 + 0x0034u)---

    CONN_SEMA13_M0_OWN_STA[1..0] - (RO) Connsys semaphore13 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA13_M0_OWN_STA_CONN_SEMA13_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA13_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA13_M0_OWN_STA_CONN_SEMA13_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA13_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA13_M0_OWN_STA_CONN_SEMA13_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA14_M0_OWN_STA (0x18070000 + 0x0038u)---

    CONN_SEMA14_M0_OWN_STA[1..0] - (RO) Connsys semaphore14 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA14_M0_OWN_STA_CONN_SEMA14_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA14_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA14_M0_OWN_STA_CONN_SEMA14_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA14_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA14_M0_OWN_STA_CONN_SEMA14_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA15_M0_OWN_STA (0x18070000 + 0x003Cu)---

    CONN_SEMA15_M0_OWN_STA[1..0] - (RO) Connsys semaphore15 Master0 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA15_M0_OWN_STA_CONN_SEMA15_M0_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA15_M0_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA15_M0_OWN_STA_CONN_SEMA15_M0_OWN_STA_MASK 0x00000003u                // CONN_SEMA15_M0_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA15_M0_OWN_STA_CONN_SEMA15_M0_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M0_OWN_REL (0x18070000 + 0x0200u)---

    CONN_SEMA00_M0_OWN_REL[0]    - (W1C) Connsys semaphore00 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M0_OWN_REL_CONN_SEMA00_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA00_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M0_OWN_REL_CONN_SEMA00_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA00_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M0_OWN_REL_CONN_SEMA00_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M0_OWN_REL (0x18070000 + 0x0204u)---

    CONN_SEMA01_M0_OWN_REL[0]    - (W1C) Connsys semaphore01 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M0_OWN_REL_CONN_SEMA01_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA01_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M0_OWN_REL_CONN_SEMA01_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA01_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M0_OWN_REL_CONN_SEMA01_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M0_OWN_REL (0x18070000 + 0x0208u)---

    CONN_SEMA02_M0_OWN_REL[0]    - (W1C) Connsys semaphore02 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M0_OWN_REL_CONN_SEMA02_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA02_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M0_OWN_REL_CONN_SEMA02_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA02_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M0_OWN_REL_CONN_SEMA02_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M0_OWN_REL (0x18070000 + 0x020Cu)---

    CONN_SEMA03_M0_OWN_REL[0]    - (W1C) Connsys semaphore03 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M0_OWN_REL_CONN_SEMA03_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA03_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M0_OWN_REL_CONN_SEMA03_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA03_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M0_OWN_REL_CONN_SEMA03_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M0_OWN_REL (0x18070000 + 0x0210u)---

    CONN_SEMA04_M0_OWN_REL[0]    - (W1C) Connsys semaphore04 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M0_OWN_REL_CONN_SEMA04_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA04_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M0_OWN_REL_CONN_SEMA04_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA04_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M0_OWN_REL_CONN_SEMA04_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M0_OWN_REL (0x18070000 + 0x0214u)---

    CONN_SEMA05_M0_OWN_REL[0]    - (W1C) Connsys semaphore05 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M0_OWN_REL_CONN_SEMA05_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA05_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M0_OWN_REL_CONN_SEMA05_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA05_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M0_OWN_REL_CONN_SEMA05_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M0_OWN_REL (0x18070000 + 0x0218u)---

    CONN_SEMA06_M0_OWN_REL[0]    - (W1C) Connsys semaphore06 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M0_OWN_REL_CONN_SEMA06_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA06_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M0_OWN_REL_CONN_SEMA06_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA06_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M0_OWN_REL_CONN_SEMA06_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M0_OWN_REL (0x18070000 + 0x021Cu)---

    CONN_SEMA07_M0_OWN_REL[0]    - (W1C) Connsys semaphore07 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M0_OWN_REL_CONN_SEMA07_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA07_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M0_OWN_REL_CONN_SEMA07_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA07_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M0_OWN_REL_CONN_SEMA07_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_M0_OWN_REL (0x18070000 + 0x0220u)---

    CONN_SEMA08_M0_OWN_REL[0]    - (W1C) Connsys semaphore08 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M0_OWN_REL_CONN_SEMA08_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA08_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M0_OWN_REL_CONN_SEMA08_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA08_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA08_M0_OWN_REL_CONN_SEMA08_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_M0_OWN_REL (0x18070000 + 0x0224u)---

    CONN_SEMA09_M0_OWN_REL[0]    - (W1C) Connsys semaphore09 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M0_OWN_REL_CONN_SEMA09_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA09_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M0_OWN_REL_CONN_SEMA09_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA09_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA09_M0_OWN_REL_CONN_SEMA09_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA10_M0_OWN_REL (0x18070000 + 0x0228u)---

    CONN_SEMA10_M0_OWN_REL[0]    - (W1C) Connsys semaphore10 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M0_OWN_REL_CONN_SEMA10_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA10_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M0_OWN_REL_CONN_SEMA10_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA10_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA10_M0_OWN_REL_CONN_SEMA10_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA11_M0_OWN_REL (0x18070000 + 0x022Cu)---

    CONN_SEMA11_M0_OWN_REL[0]    - (W1C) Connsys semaphore11 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M0_OWN_REL_CONN_SEMA11_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA11_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M0_OWN_REL_CONN_SEMA11_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA11_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA11_M0_OWN_REL_CONN_SEMA11_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA12_M0_OWN_REL (0x18070000 + 0x0230u)---

    CONN_SEMA12_M0_OWN_REL[0]    - (W1C) Connsys semaphore12 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M0_OWN_REL_CONN_SEMA12_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA12_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M0_OWN_REL_CONN_SEMA12_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA12_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA12_M0_OWN_REL_CONN_SEMA12_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA13_M0_OWN_REL (0x18070000 + 0x0234u)---

    CONN_SEMA13_M0_OWN_REL[0]    - (W1C) Connsys semaphore13 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA13_M0_OWN_REL_CONN_SEMA13_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA13_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA13_M0_OWN_REL_CONN_SEMA13_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA13_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA13_M0_OWN_REL_CONN_SEMA13_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA14_M0_OWN_REL (0x18070000 + 0x0238u)---

    CONN_SEMA14_M0_OWN_REL[0]    - (W1C) Connsys semaphore14 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA14_M0_OWN_REL_CONN_SEMA14_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA14_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA14_M0_OWN_REL_CONN_SEMA14_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA14_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA14_M0_OWN_REL_CONN_SEMA14_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA15_M0_OWN_REL (0x18070000 + 0x023Cu)---

    CONN_SEMA15_M0_OWN_REL[0]    - (W1C) Connsys semaphore15 Master0 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA15_M0_OWN_REL_CONN_SEMA15_M0_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA15_M0_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA15_M0_OWN_REL_CONN_SEMA15_M0_OWN_REL_MASK 0x00000001u                // CONN_SEMA15_M0_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA15_M0_OWN_REL_CONN_SEMA15_M0_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M0_STA_REP_1 (0x18070000 + 0x0400u)---

    CONN_SEMA00_OWN_BY_M0_STA_REP[0] - (RO) connsys semaphore00 own by master0 status report, 1 = own by master0
    CONN_SEMA01_OWN_BY_M0_STA_REP[1] - (RO) connsys semaphore01 own by master0 status report, 1 = own by master0
    CONN_SEMA02_OWN_BY_M0_STA_REP[2] - (RO) connsys semaphore02 own by master0 status report, 1 = own by master0
    CONN_SEMA03_OWN_BY_M0_STA_REP[3] - (RO) connsys semaphore03 own by master0 status report, 1 = own by master0
    CONN_SEMA04_OWN_BY_M0_STA_REP[4] - (RO) connsys semaphore04 own by master0 status report, 1 = own by master0
    CONN_SEMA05_OWN_BY_M0_STA_REP[5] - (RO) connsys semaphore05 own by master0 status report, 1 = own by master0
    CONN_SEMA06_OWN_BY_M0_STA_REP[6] - (RO) connsys semaphore06 own by master0 status report, 1 = own by master0
    CONN_SEMA07_OWN_BY_M0_STA_REP[7] - (RO) connsys semaphore07 own by master0 status report, 1 = own by master0
    CONN_SEMA08_OWN_BY_M0_STA_REP[8] - (RO) connsys semaphore08 own by master0 status report, 1 = own by master0
    CONN_SEMA09_OWN_BY_M0_STA_REP[9] - (RO) connsys semaphore09 own by master0 status report, 1 = own by master0
    CONN_SEMA10_OWN_BY_M0_STA_REP[10] - (RO) connsys semaphore10 own by master0 status report, 1 = own by master0
    CONN_SEMA11_OWN_BY_M0_STA_REP[11] - (RO) connsys semaphore11 own by master0 status report, 1 = own by master0
    CONN_SEMA12_OWN_BY_M0_STA_REP[12] - (RO) connsys semaphore12 own by master0 status report, 1 = own by master0
    CONN_SEMA13_OWN_BY_M0_STA_REP[13] - (RO) connsys semaphore13 own by master0 status report, 1 = own by master0
    CONN_SEMA14_OWN_BY_M0_STA_REP[14] - (RO) connsys semaphore14 own by master0 status report, 1 = own by master0
    CONN_SEMA15_OWN_BY_M0_STA_REP[15] - (RO) connsys semaphore15 own by master0 status report, 1 = own by master0
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA15_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA15_OWN_BY_M0_STA_REP_MASK 0x00008000u                // CONN_SEMA15_OWN_BY_M0_STA_REP[15]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA15_OWN_BY_M0_STA_REP_SHFT 15u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA14_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA14_OWN_BY_M0_STA_REP_MASK 0x00004000u                // CONN_SEMA14_OWN_BY_M0_STA_REP[14]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA14_OWN_BY_M0_STA_REP_SHFT 14u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA13_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA13_OWN_BY_M0_STA_REP_MASK 0x00002000u                // CONN_SEMA13_OWN_BY_M0_STA_REP[13]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA13_OWN_BY_M0_STA_REP_SHFT 13u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA12_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA12_OWN_BY_M0_STA_REP_MASK 0x00001000u                // CONN_SEMA12_OWN_BY_M0_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA12_OWN_BY_M0_STA_REP_SHFT 12u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA11_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA11_OWN_BY_M0_STA_REP_MASK 0x00000800u                // CONN_SEMA11_OWN_BY_M0_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA11_OWN_BY_M0_STA_REP_SHFT 11u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA10_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA10_OWN_BY_M0_STA_REP_MASK 0x00000400u                // CONN_SEMA10_OWN_BY_M0_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA10_OWN_BY_M0_STA_REP_SHFT 10u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA09_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA09_OWN_BY_M0_STA_REP_MASK 0x00000200u                // CONN_SEMA09_OWN_BY_M0_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA09_OWN_BY_M0_STA_REP_SHFT 9u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA08_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA08_OWN_BY_M0_STA_REP_MASK 0x00000100u                // CONN_SEMA08_OWN_BY_M0_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA08_OWN_BY_M0_STA_REP_SHFT 8u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA07_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA07_OWN_BY_M0_STA_REP_MASK 0x00000080u                // CONN_SEMA07_OWN_BY_M0_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA07_OWN_BY_M0_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA06_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA06_OWN_BY_M0_STA_REP_MASK 0x00000040u                // CONN_SEMA06_OWN_BY_M0_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA06_OWN_BY_M0_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA05_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA05_OWN_BY_M0_STA_REP_MASK 0x00000020u                // CONN_SEMA05_OWN_BY_M0_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA05_OWN_BY_M0_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA04_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA04_OWN_BY_M0_STA_REP_MASK 0x00000010u                // CONN_SEMA04_OWN_BY_M0_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA04_OWN_BY_M0_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA03_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA03_OWN_BY_M0_STA_REP_MASK 0x00000008u                // CONN_SEMA03_OWN_BY_M0_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA03_OWN_BY_M0_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA02_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA02_OWN_BY_M0_STA_REP_MASK 0x00000004u                // CONN_SEMA02_OWN_BY_M0_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA02_OWN_BY_M0_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA01_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA01_OWN_BY_M0_STA_REP_MASK 0x00000002u                // CONN_SEMA01_OWN_BY_M0_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA01_OWN_BY_M0_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA00_OWN_BY_M0_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA00_OWN_BY_M0_STA_REP_MASK 0x00000001u                // CONN_SEMA00_OWN_BY_M0_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M0_STA_REP_1_CONN_SEMA00_OWN_BY_M0_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M0_QUEUEING_STA_REP_1 (0x18070000 + 0x0410u)---

    CONN_SEMA00_M0_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA01_M0_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA02_M0_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA03_M0_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA04_M0_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA05_M0_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA06_M0_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA07_M0_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA08_M0_QUEUEING_STA_REP[8] - (RO) connsys semaphore08 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA09_M0_QUEUEING_STA_REP[9] - (RO) connsys semaphore09 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA10_M0_QUEUEING_STA_REP[10] - (RO) connsys semaphore10 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA11_M0_QUEUEING_STA_REP[11] - (RO) connsys semaphore11 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA12_M0_QUEUEING_STA_REP[12] - (RO) connsys semaphore12 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA13_M0_QUEUEING_STA_REP[13] - (RO) connsys semaphore13 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA14_M0_QUEUEING_STA_REP[14] - (RO) connsys semaphore14 master0 queueing status report, 1 = master0 is queueing
    CONN_SEMA15_M0_QUEUEING_STA_REP[15] - (RO) connsys semaphore15 master0 queueing status report, 1 = master0 is queueing
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA15_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA15_M0_QUEUEING_STA_REP_MASK 0x00008000u                // CONN_SEMA15_M0_QUEUEING_STA_REP[15]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA15_M0_QUEUEING_STA_REP_SHFT 15u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA14_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA14_M0_QUEUEING_STA_REP_MASK 0x00004000u                // CONN_SEMA14_M0_QUEUEING_STA_REP[14]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA14_M0_QUEUEING_STA_REP_SHFT 14u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA13_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA13_M0_QUEUEING_STA_REP_MASK 0x00002000u                // CONN_SEMA13_M0_QUEUEING_STA_REP[13]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA13_M0_QUEUEING_STA_REP_SHFT 13u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA12_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA12_M0_QUEUEING_STA_REP_MASK 0x00001000u                // CONN_SEMA12_M0_QUEUEING_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA12_M0_QUEUEING_STA_REP_SHFT 12u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA11_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA11_M0_QUEUEING_STA_REP_MASK 0x00000800u                // CONN_SEMA11_M0_QUEUEING_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA11_M0_QUEUEING_STA_REP_SHFT 11u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA10_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA10_M0_QUEUEING_STA_REP_MASK 0x00000400u                // CONN_SEMA10_M0_QUEUEING_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA10_M0_QUEUEING_STA_REP_SHFT 10u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA09_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA09_M0_QUEUEING_STA_REP_MASK 0x00000200u                // CONN_SEMA09_M0_QUEUEING_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA09_M0_QUEUEING_STA_REP_SHFT 9u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA08_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA08_M0_QUEUEING_STA_REP_MASK 0x00000100u                // CONN_SEMA08_M0_QUEUEING_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA08_M0_QUEUEING_STA_REP_SHFT 8u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA07_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA07_M0_QUEUEING_STA_REP_MASK 0x00000080u                // CONN_SEMA07_M0_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA07_M0_QUEUEING_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA06_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA06_M0_QUEUEING_STA_REP_MASK 0x00000040u                // CONN_SEMA06_M0_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA06_M0_QUEUEING_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA05_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA05_M0_QUEUEING_STA_REP_MASK 0x00000020u                // CONN_SEMA05_M0_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA05_M0_QUEUEING_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA04_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA04_M0_QUEUEING_STA_REP_MASK 0x00000010u                // CONN_SEMA04_M0_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA04_M0_QUEUEING_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA03_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA03_M0_QUEUEING_STA_REP_MASK 0x00000008u                // CONN_SEMA03_M0_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA03_M0_QUEUEING_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA02_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA02_M0_QUEUEING_STA_REP_MASK 0x00000004u                // CONN_SEMA02_M0_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA02_M0_QUEUEING_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA01_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA01_M0_QUEUEING_STA_REP_MASK 0x00000002u                // CONN_SEMA01_M0_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA01_M0_QUEUEING_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA00_M0_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA00_M0_QUEUEING_STA_REP_MASK 0x00000001u                // CONN_SEMA00_M0_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M0_QUEUEING_STA_REP_1_CONN_SEMA00_M0_QUEUEING_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1 (0x18070000 + 0x0420u)---

    CONN_SEMA00_TIMEOUT_STA_REP[0] - (RO) connsys semaphore00 timeout status report, 1 = semaphore is timeout
    CONN_SEMA01_TIMEOUT_STA_REP[1] - (RO) connsys semaphore01 timeout status report, 1 = semaphore is timeout
    CONN_SEMA02_TIMEOUT_STA_REP[2] - (RO) connsys semaphore02 timeout status report, 1 = semaphore is timeout
    CONN_SEMA03_TIMEOUT_STA_REP[3] - (RO) connsys semaphore03 timeout status report, 1 = semaphore is timeout
    CONN_SEMA04_TIMEOUT_STA_REP[4] - (RO) connsys semaphore04 timeout status report, 1 = semaphore is timeout
    CONN_SEMA05_TIMEOUT_STA_REP[5] - (RO) connsys semaphore05 timeout status report, 1 = semaphore is timeout
    CONN_SEMA06_TIMEOUT_STA_REP[6] - (RO) connsys semaphore06 timeout status report, 1 = semaphore is timeout
    CONN_SEMA07_TIMEOUT_STA_REP[7] - (RO) connsys semaphore07 timeout status report, 1 = semaphore is timeout
    CONN_SEMA08_TIMEOUT_STA_REP[8] - (RO) connsys semaphore08 timeout status report, 1 = semaphore is timeout
    CONN_SEMA09_TIMEOUT_STA_REP[9] - (RO) connsys semaphore09 timeout status report, 1 = semaphore is timeout
    CONN_SEMA10_TIMEOUT_STA_REP[10] - (RO) connsys semaphore10 timeout status report, 1 = semaphore is timeout
    CONN_SEMA11_TIMEOUT_STA_REP[11] - (RO) connsys semaphore11 timeout status report, 1 = semaphore is timeout
    CONN_SEMA12_TIMEOUT_STA_REP[12] - (RO) connsys semaphore12 timeout status report, 1 = semaphore is timeout
    CONN_SEMA13_TIMEOUT_STA_REP[13] - (RO) connsys semaphore13 timeout status report, 1 = semaphore is timeout
    CONN_SEMA14_TIMEOUT_STA_REP[14] - (RO) connsys semaphore14 timeout status report, 1 = semaphore is timeout
    CONN_SEMA15_TIMEOUT_STA_REP[15] - (RO) connsys semaphore15 timeout status report, 1 = semaphore is timeout
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA15_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA15_TIMEOUT_STA_REP_MASK 0x00008000u                // CONN_SEMA15_TIMEOUT_STA_REP[15]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA15_TIMEOUT_STA_REP_SHFT 15u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA14_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA14_TIMEOUT_STA_REP_MASK 0x00004000u                // CONN_SEMA14_TIMEOUT_STA_REP[14]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA14_TIMEOUT_STA_REP_SHFT 14u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA13_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA13_TIMEOUT_STA_REP_MASK 0x00002000u                // CONN_SEMA13_TIMEOUT_STA_REP[13]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA13_TIMEOUT_STA_REP_SHFT 13u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA12_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA12_TIMEOUT_STA_REP_MASK 0x00001000u                // CONN_SEMA12_TIMEOUT_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA12_TIMEOUT_STA_REP_SHFT 12u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA11_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA11_TIMEOUT_STA_REP_MASK 0x00000800u                // CONN_SEMA11_TIMEOUT_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA11_TIMEOUT_STA_REP_SHFT 11u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA10_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA10_TIMEOUT_STA_REP_MASK 0x00000400u                // CONN_SEMA10_TIMEOUT_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA10_TIMEOUT_STA_REP_SHFT 10u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA09_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA09_TIMEOUT_STA_REP_MASK 0x00000200u                // CONN_SEMA09_TIMEOUT_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA09_TIMEOUT_STA_REP_SHFT 9u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA08_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA08_TIMEOUT_STA_REP_MASK 0x00000100u                // CONN_SEMA08_TIMEOUT_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA08_TIMEOUT_STA_REP_SHFT 8u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA07_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA07_TIMEOUT_STA_REP_MASK 0x00000080u                // CONN_SEMA07_TIMEOUT_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA07_TIMEOUT_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA06_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA06_TIMEOUT_STA_REP_MASK 0x00000040u                // CONN_SEMA06_TIMEOUT_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA06_TIMEOUT_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA05_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA05_TIMEOUT_STA_REP_MASK 0x00000020u                // CONN_SEMA05_TIMEOUT_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA05_TIMEOUT_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA04_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA04_TIMEOUT_STA_REP_MASK 0x00000010u                // CONN_SEMA04_TIMEOUT_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA04_TIMEOUT_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA03_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA03_TIMEOUT_STA_REP_MASK 0x00000008u                // CONN_SEMA03_TIMEOUT_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA03_TIMEOUT_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA02_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA02_TIMEOUT_STA_REP_MASK 0x00000004u                // CONN_SEMA02_TIMEOUT_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA02_TIMEOUT_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA01_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA01_TIMEOUT_STA_REP_MASK 0x00000002u                // CONN_SEMA01_TIMEOUT_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA01_TIMEOUT_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA00_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA00_TIMEOUT_STA_REP_MASK 0x00000001u                // CONN_SEMA00_TIMEOUT_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M0_1_CONN_SEMA00_TIMEOUT_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_VALUE_BY_M0 (0x18070000 + 0x0500u)---

    CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0] - (RW) Connsys semaphore Timeout Value setting
                                     16'dN = N * 30.5 us (if N = 0, turn off timer)
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M0_CONN_SEMA_TIMEOUT_VALUE_SETTING_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M0_CONN_SEMA_TIMEOUT_VALUE_SETTING_MASK 0x0000FFFFu                // CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M0_CONN_SEMA_TIMEOUT_VALUE_SETTING_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x0600u)---

    CONN_SEMA00_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore00 timeout interrupt switch, 1 = send interrupt when semaphore00 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA00_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA00_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA00_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA00_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x0604u)---

    CONN_SEMA01_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore01 timeout interrupt switch, 1 = send interrupt when semaphore01 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA01_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA01_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA01_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA01_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x0608u)---

    CONN_SEMA02_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore02 timeout interrupt switch, 1 = send interrupt when semaphore02 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA02_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA02_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA02_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA02_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x060Cu)---

    CONN_SEMA03_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore03 timeout interrupt switch, 1 = send interrupt when semaphore03 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA03_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA03_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA03_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA03_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x0610u)---

    CONN_SEMA04_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore04 timeout interrupt switch, 1 = send interrupt when semaphore04 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA04_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA04_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA04_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA04_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x0614u)---

    CONN_SEMA05_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore05 timeout interrupt switch, 1 = send interrupt when semaphore05 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA05_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA05_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA05_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA05_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x0618u)---

    CONN_SEMA06_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore06 timeout interrupt switch, 1 = send interrupt when semaphore06 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA06_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA06_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA06_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA06_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x061Cu)---

    CONN_SEMA07_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore07 timeout interrupt switch, 1 = send interrupt when semaphore07 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA07_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA07_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA07_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA07_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x0620u)---

    CONN_SEMA08_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore08 timeout interrupt switch, 1 = send interrupt when semaphore08 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA08_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA08_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA08_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA08_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x0624u)---

    CONN_SEMA09_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore09 timeout interrupt switch, 1 = send interrupt when semaphore09 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA09_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA09_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA09_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA09_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x0628u)---

    CONN_SEMA10_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore10 timeout interrupt switch, 1 = send interrupt when semaphore10 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA10_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA10_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA10_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA10_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x062Cu)---

    CONN_SEMA11_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore11 timeout interrupt switch, 1 = send interrupt when semaphore11 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA11_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA11_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA11_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA11_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x0630u)---

    CONN_SEMA12_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore12 timeout interrupt switch, 1 = send interrupt when semaphore12 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA12_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA12_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA12_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA12_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x0634u)---

    CONN_SEMA13_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore13 timeout interrupt switch, 1 = send interrupt when semaphore13 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA13_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA13_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA13_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA13_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x0638u)---

    CONN_SEMA14_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore14 timeout interrupt switch, 1 = send interrupt when semaphore14 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA14_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA14_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA14_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA14_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M0 (0x18070000 + 0x063Cu)---

    CONN_SEMA15_M0_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore15 timeout interrupt switch, 1 = send interrupt when semaphore15 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA15_M0_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA15_M0_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA15_M0_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M0_CONN_SEMA15_M0_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M0_SETTING_TIMEOUT_INT_TO_ALL (0x18070000 + 0x0700u)---

    CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL[0] - (RW) connsys semaphore timeout interrupt to inform 4 masters switch, 1 = send interrupt to inform 4 masters when semaphore timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M0_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_SETTING_TIMEOUT_INT_TO_ALL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL_MASK 0x00000001u                // CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL[0]
#define CONN_SEMAPHORE_CONN_SEMA_M0_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x0800u)---

    CONN_SEMA00_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore00 release interrupt switch, 1 = send interrupt when semaphore00 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA00_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA00_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA00_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA00_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x0804u)---

    CONN_SEMA01_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore01 release interrupt switch, 1 = send interrupt when semaphore01 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA01_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA01_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA01_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA01_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x0808u)---

    CONN_SEMA02_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore02 release interrupt switch, 1 = send interrupt when semaphore02 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA02_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA02_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA02_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA02_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x080Cu)---

    CONN_SEMA03_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore03 release interrupt switch, 1 = send interrupt when semaphore03 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA03_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA03_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA03_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA03_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x0810u)---

    CONN_SEMA04_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore04 release interrupt switch, 1 = send interrupt when semaphore04 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA04_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA04_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA04_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA04_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x0814u)---

    CONN_SEMA05_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore05 release interrupt switch, 1 = send interrupt when semaphore05 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA05_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA05_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA05_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA05_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x0818u)---

    CONN_SEMA06_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore06 release interrupt switch, 1 = send interrupt when semaphore06 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA06_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA06_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA06_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA06_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x081Cu)---

    CONN_SEMA07_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore07 release interrupt switch, 1 = send interrupt when semaphore07 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA07_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA07_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA07_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA07_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x0820u)---

    CONN_SEMA08_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore08 release interrupt switch, 1 = send interrupt when semaphore08 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA08_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA08_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA08_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA08_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x0824u)---

    CONN_SEMA09_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore09 release interrupt switch, 1 = send interrupt when semaphore09 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA09_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA09_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA09_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA09_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x0828u)---

    CONN_SEMA10_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore10 release interrupt switch, 1 = send interrupt when semaphore10 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA10_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA10_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA10_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA10_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x082Cu)---

    CONN_SEMA11_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore11 release interrupt switch, 1 = send interrupt when semaphore11 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA11_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA11_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA11_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA11_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x0830u)---

    CONN_SEMA12_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore12 release interrupt switch, 1 = send interrupt when semaphore12 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA12_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA12_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA12_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA12_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x0834u)---

    CONN_SEMA13_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore13 release interrupt switch, 1 = send interrupt when semaphore13 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA13_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA13_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA13_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA13_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x0838u)---

    CONN_SEMA14_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore14 release interrupt switch, 1 = send interrupt when semaphore14 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA14_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA14_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA14_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA14_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M0 (0x18070000 + 0x083Cu)---

    CONN_SEMA15_M0_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore15 release interrupt switch, 1 = send interrupt when semaphore15 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA15_M0_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M0_ADDR
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA15_M0_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA15_M0_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M0_CONN_SEMA15_M0_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M0_TIMEOUT_INT_RESET_BY_SW (0x18070000 + 0x0900u)---

    CONN_SEMA_M0_TIMEOUT_INT_RESET_BY_SW[0] - (W1C) connsys semaphore timeout interrupt reset by sw, 1 = semaphore timeout interrupt reset by sw
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M0_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M0_TIMEOUT_INT_RESET_BY_SW_ADDR CONN_SEMAPHORE_CONN_SEMA_M0_TIMEOUT_INT_RESET_BY_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M0_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M0_TIMEOUT_INT_RESET_BY_SW_MASK 0x00000001u                // CONN_SEMA_M0_TIMEOUT_INT_RESET_BY_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA_M0_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M0_TIMEOUT_INT_RESET_BY_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M1_OWN_STA (0x18070000 + 0x1000u)---

    CONN_SEMA00_M1_OWN_STA[1..0] - (RO) Connsys semaphore00 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_STA_CONN_SEMA00_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_STA_CONN_SEMA00_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA00_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_STA_CONN_SEMA00_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M1_OWN_STA (0x18070000 + 0x1004u)---

    CONN_SEMA01_M1_OWN_STA[1..0] - (RO) Connsys semaphore01 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_STA_CONN_SEMA01_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_STA_CONN_SEMA01_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA01_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_STA_CONN_SEMA01_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M1_OWN_STA (0x18070000 + 0x1008u)---

    CONN_SEMA02_M1_OWN_STA[1..0] - (RO) Connsys semaphore02 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_STA_CONN_SEMA02_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_STA_CONN_SEMA02_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA02_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_STA_CONN_SEMA02_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M1_OWN_STA (0x18070000 + 0x100Cu)---

    CONN_SEMA03_M1_OWN_STA[1..0] - (RO) Connsys semaphore03 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_STA_CONN_SEMA03_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_STA_CONN_SEMA03_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA03_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_STA_CONN_SEMA03_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M1_OWN_STA (0x18070000 + 0x1010u)---

    CONN_SEMA04_M1_OWN_STA[1..0] - (RO) Connsys semaphore04 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_STA_CONN_SEMA04_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_STA_CONN_SEMA04_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA04_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_STA_CONN_SEMA04_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M1_OWN_STA (0x18070000 + 0x1014u)---

    CONN_SEMA05_M1_OWN_STA[1..0] - (RO) Connsys semaphore05 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_STA_CONN_SEMA05_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_STA_CONN_SEMA05_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA05_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_STA_CONN_SEMA05_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M1_OWN_STA (0x18070000 + 0x1018u)---

    CONN_SEMA06_M1_OWN_STA[1..0] - (RO) Connsys semaphore06 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_STA_CONN_SEMA06_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_STA_CONN_SEMA06_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA06_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_STA_CONN_SEMA06_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M1_OWN_STA (0x18070000 + 0x101Cu)---

    CONN_SEMA07_M1_OWN_STA[1..0] - (RO) Connsys semaphore07 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_STA_CONN_SEMA07_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_STA_CONN_SEMA07_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA07_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_STA_CONN_SEMA07_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_M1_OWN_STA (0x18070000 + 0x1020u)---

    CONN_SEMA08_M1_OWN_STA[1..0] - (RO) Connsys semaphore08 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_STA_CONN_SEMA08_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_STA_CONN_SEMA08_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA08_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_STA_CONN_SEMA08_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_M1_OWN_STA (0x18070000 + 0x1024u)---

    CONN_SEMA09_M1_OWN_STA[1..0] - (RO) Connsys semaphore09 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_STA_CONN_SEMA09_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_STA_CONN_SEMA09_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA09_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_STA_CONN_SEMA09_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA10_M1_OWN_STA (0x18070000 + 0x1028u)---

    CONN_SEMA10_M1_OWN_STA[1..0] - (RO) Connsys semaphore10 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_STA_CONN_SEMA10_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_STA_CONN_SEMA10_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA10_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_STA_CONN_SEMA10_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA11_M1_OWN_STA (0x18070000 + 0x102Cu)---

    CONN_SEMA11_M1_OWN_STA[1..0] - (RO) Connsys semaphore11 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_STA_CONN_SEMA11_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_STA_CONN_SEMA11_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA11_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_STA_CONN_SEMA11_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA12_M1_OWN_STA (0x18070000 + 0x1030u)---

    CONN_SEMA12_M1_OWN_STA[1..0] - (RO) Connsys semaphore12 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_STA_CONN_SEMA12_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_STA_CONN_SEMA12_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA12_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_STA_CONN_SEMA12_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA13_M1_OWN_STA (0x18070000 + 0x1034u)---

    CONN_SEMA13_M1_OWN_STA[1..0] - (RO) Connsys semaphore13 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA13_M1_OWN_STA_CONN_SEMA13_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA13_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA13_M1_OWN_STA_CONN_SEMA13_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA13_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA13_M1_OWN_STA_CONN_SEMA13_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA14_M1_OWN_STA (0x18070000 + 0x1038u)---

    CONN_SEMA14_M1_OWN_STA[1..0] - (RO) Connsys semaphore14 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA14_M1_OWN_STA_CONN_SEMA14_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA14_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA14_M1_OWN_STA_CONN_SEMA14_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA14_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA14_M1_OWN_STA_CONN_SEMA14_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA15_M1_OWN_STA (0x18070000 + 0x103Cu)---

    CONN_SEMA15_M1_OWN_STA[1..0] - (RO) Connsys semaphore15 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA15_M1_OWN_STA_CONN_SEMA15_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA15_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA15_M1_OWN_STA_CONN_SEMA15_M1_OWN_STA_MASK 0x00000003u                // CONN_SEMA15_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA15_M1_OWN_STA_CONN_SEMA15_M1_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M1_OWN_REL (0x18070000 + 0x1200u)---

    CONN_SEMA00_M1_OWN_REL[0]    - (W1C) Connsys semaphore00 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_REL_CONN_SEMA00_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_REL_CONN_SEMA00_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA00_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_REL_CONN_SEMA00_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M1_OWN_REL (0x18070000 + 0x1204u)---

    CONN_SEMA01_M1_OWN_REL[0]    - (W1C) Connsys semaphore01 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_REL_CONN_SEMA01_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_REL_CONN_SEMA01_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA01_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_REL_CONN_SEMA01_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M1_OWN_REL (0x18070000 + 0x1208u)---

    CONN_SEMA02_M1_OWN_REL[0]    - (W1C) Connsys semaphore02 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_REL_CONN_SEMA02_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_REL_CONN_SEMA02_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA02_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_REL_CONN_SEMA02_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M1_OWN_REL (0x18070000 + 0x120Cu)---

    CONN_SEMA03_M1_OWN_REL[0]    - (W1C) Connsys semaphore03 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_REL_CONN_SEMA03_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_REL_CONN_SEMA03_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA03_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_REL_CONN_SEMA03_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M1_OWN_REL (0x18070000 + 0x1210u)---

    CONN_SEMA04_M1_OWN_REL[0]    - (W1C) Connsys semaphore04 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_REL_CONN_SEMA04_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_REL_CONN_SEMA04_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA04_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_REL_CONN_SEMA04_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M1_OWN_REL (0x18070000 + 0x1214u)---

    CONN_SEMA05_M1_OWN_REL[0]    - (W1C) Connsys semaphore05 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_REL_CONN_SEMA05_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_REL_CONN_SEMA05_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA05_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_REL_CONN_SEMA05_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M1_OWN_REL (0x18070000 + 0x1218u)---

    CONN_SEMA06_M1_OWN_REL[0]    - (W1C) Connsys semaphore06 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_REL_CONN_SEMA06_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_REL_CONN_SEMA06_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA06_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_REL_CONN_SEMA06_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M1_OWN_REL (0x18070000 + 0x121Cu)---

    CONN_SEMA07_M1_OWN_REL[0]    - (W1C) Connsys semaphore07 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_REL_CONN_SEMA07_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_REL_CONN_SEMA07_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA07_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_REL_CONN_SEMA07_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_M1_OWN_REL (0x18070000 + 0x1220u)---

    CONN_SEMA08_M1_OWN_REL[0]    - (W1C) Connsys semaphore08 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_REL_CONN_SEMA08_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_REL_CONN_SEMA08_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA08_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_REL_CONN_SEMA08_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_M1_OWN_REL (0x18070000 + 0x1224u)---

    CONN_SEMA09_M1_OWN_REL[0]    - (W1C) Connsys semaphore09 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_REL_CONN_SEMA09_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_REL_CONN_SEMA09_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA09_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_REL_CONN_SEMA09_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA10_M1_OWN_REL (0x18070000 + 0x1228u)---

    CONN_SEMA10_M1_OWN_REL[0]    - (W1C) Connsys semaphore10 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_REL_CONN_SEMA10_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_REL_CONN_SEMA10_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA10_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_REL_CONN_SEMA10_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA11_M1_OWN_REL (0x18070000 + 0x122Cu)---

    CONN_SEMA11_M1_OWN_REL[0]    - (W1C) Connsys semaphore11 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_REL_CONN_SEMA11_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_REL_CONN_SEMA11_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA11_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_REL_CONN_SEMA11_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA12_M1_OWN_REL (0x18070000 + 0x1230u)---

    CONN_SEMA12_M1_OWN_REL[0]    - (W1C) Connsys semaphore12 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_REL_CONN_SEMA12_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_REL_CONN_SEMA12_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA12_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_REL_CONN_SEMA12_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA13_M1_OWN_REL (0x18070000 + 0x1234u)---

    CONN_SEMA13_M1_OWN_REL[0]    - (W1C) Connsys semaphore13 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA13_M1_OWN_REL_CONN_SEMA13_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA13_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA13_M1_OWN_REL_CONN_SEMA13_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA13_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA13_M1_OWN_REL_CONN_SEMA13_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA14_M1_OWN_REL (0x18070000 + 0x1238u)---

    CONN_SEMA14_M1_OWN_REL[0]    - (W1C) Connsys semaphore14 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA14_M1_OWN_REL_CONN_SEMA14_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA14_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA14_M1_OWN_REL_CONN_SEMA14_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA14_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA14_M1_OWN_REL_CONN_SEMA14_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA15_M1_OWN_REL (0x18070000 + 0x123Cu)---

    CONN_SEMA15_M1_OWN_REL[0]    - (W1C) Connsys semaphore15 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA15_M1_OWN_REL_CONN_SEMA15_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA15_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA15_M1_OWN_REL_CONN_SEMA15_M1_OWN_REL_MASK 0x00000001u                // CONN_SEMA15_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA15_M1_OWN_REL_CONN_SEMA15_M1_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M1_STA_REP_1 (0x18070000 + 0x1400u)---

    CONN_SEMA00_OWN_BY_M1_STA_REP[0] - (RO) connsys semaphore00 own by Master1 status report, 1 = own by Master1
    CONN_SEMA01_OWN_BY_M1_STA_REP[1] - (RO) connsys semaphore01 own by Master1 status report, 1 = own by Master1
    CONN_SEMA02_OWN_BY_M1_STA_REP[2] - (RO) connsys semaphore02 own by Master1 status report, 1 = own by Master1
    CONN_SEMA03_OWN_BY_M1_STA_REP[3] - (RO) connsys semaphore03 own by Master1 status report, 1 = own by Master1
    CONN_SEMA04_OWN_BY_M1_STA_REP[4] - (RO) connsys semaphore04 own by Master1 status report, 1 = own by Master1
    CONN_SEMA05_OWN_BY_M1_STA_REP[5] - (RO) connsys semaphore05 own by Master1 status report, 1 = own by Master1
    CONN_SEMA06_OWN_BY_M1_STA_REP[6] - (RO) connsys semaphore06 own by Master1 status report, 1 = own by Master1
    CONN_SEMA07_OWN_BY_M1_STA_REP[7] - (RO) connsys semaphore07 own by Master1 status report, 1 = own by Master1
    CONN_SEMA08_OWN_BY_M1_STA_REP[8] - (RO) connsys semaphore08 own by Master1 status report, 1 = own by Master1
    CONN_SEMA09_OWN_BY_M1_STA_REP[9] - (RO) connsys semaphore09 own by Master1 status report, 1 = own by Master1
    CONN_SEMA10_OWN_BY_M1_STA_REP[10] - (RO) connsys semaphore10 own by Master1 status report, 1 = own by Master1
    CONN_SEMA11_OWN_BY_M1_STA_REP[11] - (RO) connsys semaphore11 own by Master1 status report, 1 = own by Master1
    CONN_SEMA12_OWN_BY_M1_STA_REP[12] - (RO) connsys semaphore12 own by Master1 status report, 1 = own by Master1
    CONN_SEMA13_OWN_BY_M1_STA_REP[13] - (RO) connsys semaphore13 own by Master1 status report, 1 = own by Master1
    CONN_SEMA14_OWN_BY_M1_STA_REP[14] - (RO) connsys semaphore14 own by Master1 status report, 1 = own by Master1
    CONN_SEMA15_OWN_BY_M1_STA_REP[15] - (RO) connsys semaphore15 own by Master1 status report, 1 = own by Master1
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA15_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA15_OWN_BY_M1_STA_REP_MASK 0x00008000u                // CONN_SEMA15_OWN_BY_M1_STA_REP[15]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA15_OWN_BY_M1_STA_REP_SHFT 15u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA14_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA14_OWN_BY_M1_STA_REP_MASK 0x00004000u                // CONN_SEMA14_OWN_BY_M1_STA_REP[14]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA14_OWN_BY_M1_STA_REP_SHFT 14u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA13_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA13_OWN_BY_M1_STA_REP_MASK 0x00002000u                // CONN_SEMA13_OWN_BY_M1_STA_REP[13]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA13_OWN_BY_M1_STA_REP_SHFT 13u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA12_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA12_OWN_BY_M1_STA_REP_MASK 0x00001000u                // CONN_SEMA12_OWN_BY_M1_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA12_OWN_BY_M1_STA_REP_SHFT 12u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA11_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA11_OWN_BY_M1_STA_REP_MASK 0x00000800u                // CONN_SEMA11_OWN_BY_M1_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA11_OWN_BY_M1_STA_REP_SHFT 11u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA10_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA10_OWN_BY_M1_STA_REP_MASK 0x00000400u                // CONN_SEMA10_OWN_BY_M1_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA10_OWN_BY_M1_STA_REP_SHFT 10u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA09_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA09_OWN_BY_M1_STA_REP_MASK 0x00000200u                // CONN_SEMA09_OWN_BY_M1_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA09_OWN_BY_M1_STA_REP_SHFT 9u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA08_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA08_OWN_BY_M1_STA_REP_MASK 0x00000100u                // CONN_SEMA08_OWN_BY_M1_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA08_OWN_BY_M1_STA_REP_SHFT 8u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA07_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA07_OWN_BY_M1_STA_REP_MASK 0x00000080u                // CONN_SEMA07_OWN_BY_M1_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA07_OWN_BY_M1_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA06_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA06_OWN_BY_M1_STA_REP_MASK 0x00000040u                // CONN_SEMA06_OWN_BY_M1_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA06_OWN_BY_M1_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA05_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA05_OWN_BY_M1_STA_REP_MASK 0x00000020u                // CONN_SEMA05_OWN_BY_M1_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA05_OWN_BY_M1_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA04_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA04_OWN_BY_M1_STA_REP_MASK 0x00000010u                // CONN_SEMA04_OWN_BY_M1_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA04_OWN_BY_M1_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA03_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA03_OWN_BY_M1_STA_REP_MASK 0x00000008u                // CONN_SEMA03_OWN_BY_M1_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA03_OWN_BY_M1_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA02_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA02_OWN_BY_M1_STA_REP_MASK 0x00000004u                // CONN_SEMA02_OWN_BY_M1_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA02_OWN_BY_M1_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA01_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA01_OWN_BY_M1_STA_REP_MASK 0x00000002u                // CONN_SEMA01_OWN_BY_M1_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA01_OWN_BY_M1_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA00_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA00_OWN_BY_M1_STA_REP_MASK 0x00000001u                // CONN_SEMA00_OWN_BY_M1_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA00_OWN_BY_M1_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M1_QUEUEING_STA_REP_1 (0x18070000 + 0x1410u)---

    CONN_SEMA00_M1_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA01_M1_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA02_M1_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA03_M1_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA04_M1_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA05_M1_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA06_M1_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA07_M1_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA08_M1_QUEUEING_STA_REP[8] - (RO) connsys semaphore08 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA09_M1_QUEUEING_STA_REP[9] - (RO) connsys semaphore09 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA10_M1_QUEUEING_STA_REP[10] - (RO) connsys semaphore10 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA11_M1_QUEUEING_STA_REP[11] - (RO) connsys semaphore11 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA12_M1_QUEUEING_STA_REP[12] - (RO) connsys semaphore12 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA13_M1_QUEUEING_STA_REP[13] - (RO) connsys semaphore13 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA14_M1_QUEUEING_STA_REP[14] - (RO) connsys semaphore14 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA15_M1_QUEUEING_STA_REP[15] - (RO) connsys semaphore15 Master1 queueing status report, 1 = Master1 is queueing
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA15_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA15_M1_QUEUEING_STA_REP_MASK 0x00008000u                // CONN_SEMA15_M1_QUEUEING_STA_REP[15]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA15_M1_QUEUEING_STA_REP_SHFT 15u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA14_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA14_M1_QUEUEING_STA_REP_MASK 0x00004000u                // CONN_SEMA14_M1_QUEUEING_STA_REP[14]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA14_M1_QUEUEING_STA_REP_SHFT 14u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA13_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA13_M1_QUEUEING_STA_REP_MASK 0x00002000u                // CONN_SEMA13_M1_QUEUEING_STA_REP[13]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA13_M1_QUEUEING_STA_REP_SHFT 13u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA12_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA12_M1_QUEUEING_STA_REP_MASK 0x00001000u                // CONN_SEMA12_M1_QUEUEING_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA12_M1_QUEUEING_STA_REP_SHFT 12u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA11_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA11_M1_QUEUEING_STA_REP_MASK 0x00000800u                // CONN_SEMA11_M1_QUEUEING_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA11_M1_QUEUEING_STA_REP_SHFT 11u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA10_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA10_M1_QUEUEING_STA_REP_MASK 0x00000400u                // CONN_SEMA10_M1_QUEUEING_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA10_M1_QUEUEING_STA_REP_SHFT 10u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA09_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA09_M1_QUEUEING_STA_REP_MASK 0x00000200u                // CONN_SEMA09_M1_QUEUEING_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA09_M1_QUEUEING_STA_REP_SHFT 9u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA08_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA08_M1_QUEUEING_STA_REP_MASK 0x00000100u                // CONN_SEMA08_M1_QUEUEING_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA08_M1_QUEUEING_STA_REP_SHFT 8u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA07_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA07_M1_QUEUEING_STA_REP_MASK 0x00000080u                // CONN_SEMA07_M1_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA07_M1_QUEUEING_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA06_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA06_M1_QUEUEING_STA_REP_MASK 0x00000040u                // CONN_SEMA06_M1_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA06_M1_QUEUEING_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA05_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA05_M1_QUEUEING_STA_REP_MASK 0x00000020u                // CONN_SEMA05_M1_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA05_M1_QUEUEING_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA04_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA04_M1_QUEUEING_STA_REP_MASK 0x00000010u                // CONN_SEMA04_M1_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA04_M1_QUEUEING_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA03_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA03_M1_QUEUEING_STA_REP_MASK 0x00000008u                // CONN_SEMA03_M1_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA03_M1_QUEUEING_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA02_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA02_M1_QUEUEING_STA_REP_MASK 0x00000004u                // CONN_SEMA02_M1_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA02_M1_QUEUEING_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA01_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA01_M1_QUEUEING_STA_REP_MASK 0x00000002u                // CONN_SEMA01_M1_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA01_M1_QUEUEING_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA00_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA00_M1_QUEUEING_STA_REP_MASK 0x00000001u                // CONN_SEMA00_M1_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA00_M1_QUEUEING_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1 (0x18070000 + 0x1420u)---

    CONN_SEMA00_TIMEOUT_STA_REP[0] - (RO) connsys semaphore00 timeout status report, 1 = semaphore is timeout
    CONN_SEMA01_TIMEOUT_STA_REP[1] - (RO) connsys semaphore01 timeout status report, 1 = semaphore is timeout
    CONN_SEMA02_TIMEOUT_STA_REP[2] - (RO) connsys semaphore02 timeout status report, 1 = semaphore is timeout
    CONN_SEMA03_TIMEOUT_STA_REP[3] - (RO) connsys semaphore03 timeout status report, 1 = semaphore is timeout
    CONN_SEMA04_TIMEOUT_STA_REP[4] - (RO) connsys semaphore04 timeout status report, 1 = semaphore is timeout
    CONN_SEMA05_TIMEOUT_STA_REP[5] - (RO) connsys semaphore05 timeout status report, 1 = semaphore is timeout
    CONN_SEMA06_TIMEOUT_STA_REP[6] - (RO) connsys semaphore06 timeout status report, 1 = semaphore is timeout
    CONN_SEMA07_TIMEOUT_STA_REP[7] - (RO) connsys semaphore07 timeout status report, 1 = semaphore is timeout
    CONN_SEMA08_TIMEOUT_STA_REP[8] - (RO) connsys semaphore08 timeout status report, 1 = semaphore is timeout
    CONN_SEMA09_TIMEOUT_STA_REP[9] - (RO) connsys semaphore09 timeout status report, 1 = semaphore is timeout
    CONN_SEMA10_TIMEOUT_STA_REP[10] - (RO) connsys semaphore10 timeout status report, 1 = semaphore is timeout
    CONN_SEMA11_TIMEOUT_STA_REP[11] - (RO) connsys semaphore11 timeout status report, 1 = semaphore is timeout
    CONN_SEMA12_TIMEOUT_STA_REP[12] - (RO) connsys semaphore12 timeout status report, 1 = semaphore is timeout
    CONN_SEMA13_TIMEOUT_STA_REP[13] - (RO) connsys semaphore13 timeout status report, 1 = semaphore is timeout
    CONN_SEMA14_TIMEOUT_STA_REP[14] - (RO) connsys semaphore14 timeout status report, 1 = semaphore is timeout
    CONN_SEMA15_TIMEOUT_STA_REP[15] - (RO) connsys semaphore15 timeout status report, 1 = semaphore is timeout
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA15_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA15_TIMEOUT_STA_REP_MASK 0x00008000u                // CONN_SEMA15_TIMEOUT_STA_REP[15]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA15_TIMEOUT_STA_REP_SHFT 15u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA14_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA14_TIMEOUT_STA_REP_MASK 0x00004000u                // CONN_SEMA14_TIMEOUT_STA_REP[14]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA14_TIMEOUT_STA_REP_SHFT 14u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA13_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA13_TIMEOUT_STA_REP_MASK 0x00002000u                // CONN_SEMA13_TIMEOUT_STA_REP[13]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA13_TIMEOUT_STA_REP_SHFT 13u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA12_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA12_TIMEOUT_STA_REP_MASK 0x00001000u                // CONN_SEMA12_TIMEOUT_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA12_TIMEOUT_STA_REP_SHFT 12u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA11_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA11_TIMEOUT_STA_REP_MASK 0x00000800u                // CONN_SEMA11_TIMEOUT_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA11_TIMEOUT_STA_REP_SHFT 11u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA10_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA10_TIMEOUT_STA_REP_MASK 0x00000400u                // CONN_SEMA10_TIMEOUT_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA10_TIMEOUT_STA_REP_SHFT 10u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA09_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA09_TIMEOUT_STA_REP_MASK 0x00000200u                // CONN_SEMA09_TIMEOUT_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA09_TIMEOUT_STA_REP_SHFT 9u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA08_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA08_TIMEOUT_STA_REP_MASK 0x00000100u                // CONN_SEMA08_TIMEOUT_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA08_TIMEOUT_STA_REP_SHFT 8u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA07_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA07_TIMEOUT_STA_REP_MASK 0x00000080u                // CONN_SEMA07_TIMEOUT_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA07_TIMEOUT_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA06_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA06_TIMEOUT_STA_REP_MASK 0x00000040u                // CONN_SEMA06_TIMEOUT_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA06_TIMEOUT_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA05_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA05_TIMEOUT_STA_REP_MASK 0x00000020u                // CONN_SEMA05_TIMEOUT_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA05_TIMEOUT_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA04_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA04_TIMEOUT_STA_REP_MASK 0x00000010u                // CONN_SEMA04_TIMEOUT_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA04_TIMEOUT_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA03_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA03_TIMEOUT_STA_REP_MASK 0x00000008u                // CONN_SEMA03_TIMEOUT_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA03_TIMEOUT_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA02_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA02_TIMEOUT_STA_REP_MASK 0x00000004u                // CONN_SEMA02_TIMEOUT_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA02_TIMEOUT_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA01_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA01_TIMEOUT_STA_REP_MASK 0x00000002u                // CONN_SEMA01_TIMEOUT_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA01_TIMEOUT_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA00_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA00_TIMEOUT_STA_REP_MASK 0x00000001u                // CONN_SEMA00_TIMEOUT_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA00_TIMEOUT_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_VALUE_BY_M1 (0x18070000 + 0x1500u)---

    CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0] - (RW) Connsys semaphore Timeout Value setting
                                     16'dN = N * 30.5 us (if N = 0, turn off timer)
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M1_CONN_SEMA_TIMEOUT_VALUE_SETTING_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M1_CONN_SEMA_TIMEOUT_VALUE_SETTING_MASK 0x0000FFFFu                // CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M1_CONN_SEMA_TIMEOUT_VALUE_SETTING_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1600u)---

    CONN_SEMA00_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore00 timeout interrupt switch, 1 = send interrupt when semaphore00 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA00_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA00_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA00_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA00_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1604u)---

    CONN_SEMA01_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore01 timeout interrupt switch, 1 = send interrupt when semaphore01 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA01_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA01_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA01_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA01_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1608u)---

    CONN_SEMA02_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore02 timeout interrupt switch, 1 = send interrupt when semaphore02 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA02_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA02_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA02_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA02_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x160Cu)---

    CONN_SEMA03_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore03 timeout interrupt switch, 1 = send interrupt when semaphore03 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA03_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA03_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA03_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA03_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1610u)---

    CONN_SEMA04_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore04 timeout interrupt switch, 1 = send interrupt when semaphore04 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA04_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA04_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA04_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA04_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1614u)---

    CONN_SEMA05_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore05 timeout interrupt switch, 1 = send interrupt when semaphore05 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA05_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA05_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA05_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA05_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1618u)---

    CONN_SEMA06_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore06 timeout interrupt switch, 1 = send interrupt when semaphore06 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA06_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA06_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA06_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA06_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x161Cu)---

    CONN_SEMA07_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore07 timeout interrupt switch, 1 = send interrupt when semaphore07 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA07_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA07_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA07_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA07_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1620u)---

    CONN_SEMA08_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore08 timeout interrupt switch, 1 = send interrupt when semaphore08 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA08_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA08_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA08_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA08_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1624u)---

    CONN_SEMA09_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore09 timeout interrupt switch, 1 = send interrupt when semaphore09 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA09_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA09_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA09_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA09_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1628u)---

    CONN_SEMA10_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore10 timeout interrupt switch, 1 = send interrupt when semaphore10 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA10_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA10_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA10_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA10_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x162Cu)---

    CONN_SEMA11_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore11 timeout interrupt switch, 1 = send interrupt when semaphore11 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA11_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA11_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA11_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA11_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1630u)---

    CONN_SEMA12_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore12 timeout interrupt switch, 1 = send interrupt when semaphore12 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA12_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA12_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA12_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA12_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1634u)---

    CONN_SEMA13_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore13 timeout interrupt switch, 1 = send interrupt when semaphore13 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA13_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA13_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA13_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA13_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1638u)---

    CONN_SEMA14_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore14 timeout interrupt switch, 1 = send interrupt when semaphore14 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA14_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA14_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA14_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA14_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x163Cu)---

    CONN_SEMA15_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore15 timeout interrupt switch, 1 = send interrupt when semaphore15 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA15_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA15_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA15_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA15_M1_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M1_SETTING_TIMEOUT_INT_TO_ALL (0x18070000 + 0x1700u)---

    CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL[0] - (RW) connsys semaphore timeout interrupt to inform 4 masters switch, 1 = send interrupt to inform 4 masters when semaphore timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M1_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_SETTING_TIMEOUT_INT_TO_ALL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL_MASK 0x00000001u                // CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL[0]
#define CONN_SEMAPHORE_CONN_SEMA_M1_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1800u)---

    CONN_SEMA00_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore00 release interrupt switch, 1 = send interrupt when semaphore00 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA00_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA00_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA00_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA00_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1804u)---

    CONN_SEMA01_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore01 release interrupt switch, 1 = send interrupt when semaphore01 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA01_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA01_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA01_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA01_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1808u)---

    CONN_SEMA02_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore02 release interrupt switch, 1 = send interrupt when semaphore02 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA02_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA02_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA02_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA02_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x180Cu)---

    CONN_SEMA03_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore03 release interrupt switch, 1 = send interrupt when semaphore03 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA03_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA03_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA03_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA03_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1810u)---

    CONN_SEMA04_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore04 release interrupt switch, 1 = send interrupt when semaphore04 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA04_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA04_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA04_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA04_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1814u)---

    CONN_SEMA05_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore05 release interrupt switch, 1 = send interrupt when semaphore05 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA05_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA05_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA05_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA05_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1818u)---

    CONN_SEMA06_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore06 release interrupt switch, 1 = send interrupt when semaphore06 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA06_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA06_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA06_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA06_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x181Cu)---

    CONN_SEMA07_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore07 release interrupt switch, 1 = send interrupt when semaphore07 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA07_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA07_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA07_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA07_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1820u)---

    CONN_SEMA08_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore08 release interrupt switch, 1 = send interrupt when semaphore08 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA08_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA08_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA08_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA08_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1824u)---

    CONN_SEMA09_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore09 release interrupt switch, 1 = send interrupt when semaphore09 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA09_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA09_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA09_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA09_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1828u)---

    CONN_SEMA10_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore10 release interrupt switch, 1 = send interrupt when semaphore10 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA10_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA10_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA10_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA10_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x182Cu)---

    CONN_SEMA11_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore11 release interrupt switch, 1 = send interrupt when semaphore11 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA11_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA11_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA11_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA11_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1830u)---

    CONN_SEMA12_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore12 release interrupt switch, 1 = send interrupt when semaphore12 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA12_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA12_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA12_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA12_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1834u)---

    CONN_SEMA13_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore13 release interrupt switch, 1 = send interrupt when semaphore13 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA13_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA13_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA13_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA13_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1838u)---

    CONN_SEMA14_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore14 release interrupt switch, 1 = send interrupt when semaphore14 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA14_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA14_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA14_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA14_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x183Cu)---

    CONN_SEMA15_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore15 release interrupt switch, 1 = send interrupt when semaphore15 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA15_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA15_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA15_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA15_M1_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW (0x18070000 + 0x1900u)---

    CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW[0] - (W1C) connsys semaphore timeout interrupt reset by sw, 1 = semaphore timeout interrupt reset by sw
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_MASK 0x00000001u                // CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M2_OWN_STA (0x18070000 + 0x2000u)---

    CONN_SEMA00_M2_OWN_STA[1..0] - (RO) Connsys semaphore00 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_STA_CONN_SEMA00_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_STA_CONN_SEMA00_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA00_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_STA_CONN_SEMA00_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M2_OWN_STA (0x18070000 + 0x2004u)---

    CONN_SEMA01_M2_OWN_STA[1..0] - (RO) Connsys semaphore01 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_STA_CONN_SEMA01_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_STA_CONN_SEMA01_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA01_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_STA_CONN_SEMA01_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M2_OWN_STA (0x18070000 + 0x2008u)---

    CONN_SEMA02_M2_OWN_STA[1..0] - (RO) Connsys semaphore02 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_STA_CONN_SEMA02_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_STA_CONN_SEMA02_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA02_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_STA_CONN_SEMA02_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M2_OWN_STA (0x18070000 + 0x200Cu)---

    CONN_SEMA03_M2_OWN_STA[1..0] - (RO) Connsys semaphore03 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_STA_CONN_SEMA03_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_STA_CONN_SEMA03_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA03_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_STA_CONN_SEMA03_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M2_OWN_STA (0x18070000 + 0x2010u)---

    CONN_SEMA04_M2_OWN_STA[1..0] - (RO) Connsys semaphore04 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_STA_CONN_SEMA04_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_STA_CONN_SEMA04_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA04_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_STA_CONN_SEMA04_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M2_OWN_STA (0x18070000 + 0x2014u)---

    CONN_SEMA05_M2_OWN_STA[1..0] - (RO) Connsys semaphore05 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_STA_CONN_SEMA05_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_STA_CONN_SEMA05_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA05_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_STA_CONN_SEMA05_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M2_OWN_STA (0x18070000 + 0x2018u)---

    CONN_SEMA06_M2_OWN_STA[1..0] - (RO) Connsys semaphore06 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_STA_CONN_SEMA06_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_STA_CONN_SEMA06_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA06_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_STA_CONN_SEMA06_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M2_OWN_STA (0x18070000 + 0x201Cu)---

    CONN_SEMA07_M2_OWN_STA[1..0] - (RO) Connsys semaphore07 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_STA_CONN_SEMA07_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_STA_CONN_SEMA07_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA07_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_STA_CONN_SEMA07_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_M2_OWN_STA (0x18070000 + 0x2020u)---

    CONN_SEMA08_M2_OWN_STA[1..0] - (RO) Connsys semaphore08 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_STA_CONN_SEMA08_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_STA_CONN_SEMA08_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA08_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_STA_CONN_SEMA08_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_M2_OWN_STA (0x18070000 + 0x2024u)---

    CONN_SEMA09_M2_OWN_STA[1..0] - (RO) Connsys semaphore09 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_STA_CONN_SEMA09_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_STA_CONN_SEMA09_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA09_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_STA_CONN_SEMA09_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA10_M2_OWN_STA (0x18070000 + 0x2028u)---

    CONN_SEMA10_M2_OWN_STA[1..0] - (RO) Connsys semaphore10 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_STA_CONN_SEMA10_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_STA_CONN_SEMA10_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA10_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_STA_CONN_SEMA10_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA11_M2_OWN_STA (0x18070000 + 0x202Cu)---

    CONN_SEMA11_M2_OWN_STA[1..0] - (RO) Connsys semaphore11 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_STA_CONN_SEMA11_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_STA_CONN_SEMA11_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA11_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_STA_CONN_SEMA11_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA12_M2_OWN_STA (0x18070000 + 0x2030u)---

    CONN_SEMA12_M2_OWN_STA[1..0] - (RO) Connsys semaphore12 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_STA_CONN_SEMA12_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_STA_CONN_SEMA12_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA12_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_STA_CONN_SEMA12_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA13_M2_OWN_STA (0x18070000 + 0x2034u)---

    CONN_SEMA13_M2_OWN_STA[1..0] - (RO) Connsys semaphore13 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA13_M2_OWN_STA_CONN_SEMA13_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA13_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA13_M2_OWN_STA_CONN_SEMA13_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA13_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA13_M2_OWN_STA_CONN_SEMA13_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA14_M2_OWN_STA (0x18070000 + 0x2038u)---

    CONN_SEMA14_M2_OWN_STA[1..0] - (RO) Connsys semaphore14 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA14_M2_OWN_STA_CONN_SEMA14_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA14_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA14_M2_OWN_STA_CONN_SEMA14_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA14_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA14_M2_OWN_STA_CONN_SEMA14_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA15_M2_OWN_STA (0x18070000 + 0x203Cu)---

    CONN_SEMA15_M2_OWN_STA[1..0] - (RO) Connsys semaphore15 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA15_M2_OWN_STA_CONN_SEMA15_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA15_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA15_M2_OWN_STA_CONN_SEMA15_M2_OWN_STA_MASK 0x00000003u                // CONN_SEMA15_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA15_M2_OWN_STA_CONN_SEMA15_M2_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M2_OWN_REL (0x18070000 + 0x2200u)---

    CONN_SEMA00_M2_OWN_REL[0]    - (W1C) Connsys semaphore00 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_REL_CONN_SEMA00_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_REL_CONN_SEMA00_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA00_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_REL_CONN_SEMA00_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M2_OWN_REL (0x18070000 + 0x2204u)---

    CONN_SEMA01_M2_OWN_REL[0]    - (W1C) Connsys semaphore01 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_REL_CONN_SEMA01_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_REL_CONN_SEMA01_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA01_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_REL_CONN_SEMA01_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M2_OWN_REL (0x18070000 + 0x2208u)---

    CONN_SEMA02_M2_OWN_REL[0]    - (W1C) Connsys semaphore02 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_REL_CONN_SEMA02_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_REL_CONN_SEMA02_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA02_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_REL_CONN_SEMA02_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M2_OWN_REL (0x18070000 + 0x220Cu)---

    CONN_SEMA03_M2_OWN_REL[0]    - (W1C) Connsys semaphore03 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_REL_CONN_SEMA03_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_REL_CONN_SEMA03_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA03_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_REL_CONN_SEMA03_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M2_OWN_REL (0x18070000 + 0x2210u)---

    CONN_SEMA04_M2_OWN_REL[0]    - (W1C) Connsys semaphore04 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_REL_CONN_SEMA04_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_REL_CONN_SEMA04_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA04_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_REL_CONN_SEMA04_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M2_OWN_REL (0x18070000 + 0x2214u)---

    CONN_SEMA05_M2_OWN_REL[0]    - (W1C) Connsys semaphore05 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_REL_CONN_SEMA05_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_REL_CONN_SEMA05_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA05_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_REL_CONN_SEMA05_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M2_OWN_REL (0x18070000 + 0x2218u)---

    CONN_SEMA06_M2_OWN_REL[0]    - (W1C) Connsys semaphore06 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_REL_CONN_SEMA06_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_REL_CONN_SEMA06_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA06_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_REL_CONN_SEMA06_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M2_OWN_REL (0x18070000 + 0x221Cu)---

    CONN_SEMA07_M2_OWN_REL[0]    - (W1C) Connsys semaphore07 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_REL_CONN_SEMA07_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_REL_CONN_SEMA07_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA07_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_REL_CONN_SEMA07_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_M2_OWN_REL (0x18070000 + 0x2220u)---

    CONN_SEMA08_M2_OWN_REL[0]    - (W1C) Connsys semaphore08 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_REL_CONN_SEMA08_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_REL_CONN_SEMA08_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA08_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_REL_CONN_SEMA08_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_M2_OWN_REL (0x18070000 + 0x2224u)---

    CONN_SEMA09_M2_OWN_REL[0]    - (W1C) Connsys semaphore09 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_REL_CONN_SEMA09_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_REL_CONN_SEMA09_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA09_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_REL_CONN_SEMA09_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA10_M2_OWN_REL (0x18070000 + 0x2228u)---

    CONN_SEMA10_M2_OWN_REL[0]    - (W1C) Connsys semaphore10 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_REL_CONN_SEMA10_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_REL_CONN_SEMA10_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA10_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_REL_CONN_SEMA10_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA11_M2_OWN_REL (0x18070000 + 0x222Cu)---

    CONN_SEMA11_M2_OWN_REL[0]    - (W1C) Connsys semaphore11 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_REL_CONN_SEMA11_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_REL_CONN_SEMA11_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA11_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_REL_CONN_SEMA11_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA12_M2_OWN_REL (0x18070000 + 0x2230u)---

    CONN_SEMA12_M2_OWN_REL[0]    - (W1C) Connsys semaphore12 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_REL_CONN_SEMA12_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_REL_CONN_SEMA12_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA12_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_REL_CONN_SEMA12_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA13_M2_OWN_REL (0x18070000 + 0x2234u)---

    CONN_SEMA13_M2_OWN_REL[0]    - (W1C) Connsys semaphore13 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA13_M2_OWN_REL_CONN_SEMA13_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA13_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA13_M2_OWN_REL_CONN_SEMA13_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA13_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA13_M2_OWN_REL_CONN_SEMA13_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA14_M2_OWN_REL (0x18070000 + 0x2238u)---

    CONN_SEMA14_M2_OWN_REL[0]    - (W1C) Connsys semaphore14 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA14_M2_OWN_REL_CONN_SEMA14_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA14_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA14_M2_OWN_REL_CONN_SEMA14_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA14_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA14_M2_OWN_REL_CONN_SEMA14_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA15_M2_OWN_REL (0x18070000 + 0x223Cu)---

    CONN_SEMA15_M2_OWN_REL[0]    - (W1C) Connsys semaphore15 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA15_M2_OWN_REL_CONN_SEMA15_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA15_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA15_M2_OWN_REL_CONN_SEMA15_M2_OWN_REL_MASK 0x00000001u                // CONN_SEMA15_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA15_M2_OWN_REL_CONN_SEMA15_M2_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M2_STA_REP_1 (0x18070000 + 0x2400u)---

    CONN_SEMA00_OWN_BY_M2_STA_REP[0] - (RO) connsys semaphore00 own by Master2 status report, 1 = own by Master2
    CONN_SEMA01_OWN_BY_M2_STA_REP[1] - (RO) connsys semaphore01 own by Master2 status report, 1 = own by Master2
    CONN_SEMA02_OWN_BY_M2_STA_REP[2] - (RO) connsys semaphore02 own by Master2 status report, 1 = own by Master2
    CONN_SEMA03_OWN_BY_M2_STA_REP[3] - (RO) connsys semaphore03 own by Master2 status report, 1 = own by Master2
    CONN_SEMA04_OWN_BY_M2_STA_REP[4] - (RO) connsys semaphore04 own by Master2 status report, 1 = own by Master2
    CONN_SEMA05_OWN_BY_M2_STA_REP[5] - (RO) connsys semaphore05 own by Master2 status report, 1 = own by Master2
    CONN_SEMA06_OWN_BY_M2_STA_REP[6] - (RO) connsys semaphore06 own by Master2 status report, 1 = own by Master2
    CONN_SEMA07_OWN_BY_M2_STA_REP[7] - (RO) connsys semaphore07 own by Master2 status report, 1 = own by Master2
    CONN_SEMA08_OWN_BY_M2_STA_REP[8] - (RO) connsys semaphore08 own by Master2 status report, 1 = own by Master2
    CONN_SEMA09_OWN_BY_M2_STA_REP[9] - (RO) connsys semaphore09 own by Master2 status report, 1 = own by Master2
    CONN_SEMA10_OWN_BY_M2_STA_REP[10] - (RO) connsys semaphore10 own by Master2 status report, 1 = own by Master2
    CONN_SEMA11_OWN_BY_M2_STA_REP[11] - (RO) connsys semaphore11 own by Master2 status report, 1 = own by Master2
    CONN_SEMA12_OWN_BY_M2_STA_REP[12] - (RO) connsys semaphore12 own by Master2 status report, 1 = own by Master2
    CONN_SEMA13_OWN_BY_M2_STA_REP[13] - (RO) connsys semaphore13 own by Master2 status report, 1 = own by Master2
    CONN_SEMA14_OWN_BY_M2_STA_REP[14] - (RO) connsys semaphore14 own by Master2 status report, 1 = own by Master2
    CONN_SEMA15_OWN_BY_M2_STA_REP[15] - (RO) connsys semaphore15 own by Master2 status report, 1 = own by Master2
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA15_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA15_OWN_BY_M2_STA_REP_MASK 0x00008000u                // CONN_SEMA15_OWN_BY_M2_STA_REP[15]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA15_OWN_BY_M2_STA_REP_SHFT 15u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA14_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA14_OWN_BY_M2_STA_REP_MASK 0x00004000u                // CONN_SEMA14_OWN_BY_M2_STA_REP[14]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA14_OWN_BY_M2_STA_REP_SHFT 14u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA13_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA13_OWN_BY_M2_STA_REP_MASK 0x00002000u                // CONN_SEMA13_OWN_BY_M2_STA_REP[13]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA13_OWN_BY_M2_STA_REP_SHFT 13u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA12_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA12_OWN_BY_M2_STA_REP_MASK 0x00001000u                // CONN_SEMA12_OWN_BY_M2_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA12_OWN_BY_M2_STA_REP_SHFT 12u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA11_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA11_OWN_BY_M2_STA_REP_MASK 0x00000800u                // CONN_SEMA11_OWN_BY_M2_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA11_OWN_BY_M2_STA_REP_SHFT 11u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA10_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA10_OWN_BY_M2_STA_REP_MASK 0x00000400u                // CONN_SEMA10_OWN_BY_M2_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA10_OWN_BY_M2_STA_REP_SHFT 10u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA09_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA09_OWN_BY_M2_STA_REP_MASK 0x00000200u                // CONN_SEMA09_OWN_BY_M2_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA09_OWN_BY_M2_STA_REP_SHFT 9u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA08_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA08_OWN_BY_M2_STA_REP_MASK 0x00000100u                // CONN_SEMA08_OWN_BY_M2_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA08_OWN_BY_M2_STA_REP_SHFT 8u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA07_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA07_OWN_BY_M2_STA_REP_MASK 0x00000080u                // CONN_SEMA07_OWN_BY_M2_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA07_OWN_BY_M2_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA06_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA06_OWN_BY_M2_STA_REP_MASK 0x00000040u                // CONN_SEMA06_OWN_BY_M2_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA06_OWN_BY_M2_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA05_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA05_OWN_BY_M2_STA_REP_MASK 0x00000020u                // CONN_SEMA05_OWN_BY_M2_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA05_OWN_BY_M2_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA04_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA04_OWN_BY_M2_STA_REP_MASK 0x00000010u                // CONN_SEMA04_OWN_BY_M2_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA04_OWN_BY_M2_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA03_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA03_OWN_BY_M2_STA_REP_MASK 0x00000008u                // CONN_SEMA03_OWN_BY_M2_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA03_OWN_BY_M2_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA02_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA02_OWN_BY_M2_STA_REP_MASK 0x00000004u                // CONN_SEMA02_OWN_BY_M2_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA02_OWN_BY_M2_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA01_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA01_OWN_BY_M2_STA_REP_MASK 0x00000002u                // CONN_SEMA01_OWN_BY_M2_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA01_OWN_BY_M2_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA00_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA00_OWN_BY_M2_STA_REP_MASK 0x00000001u                // CONN_SEMA00_OWN_BY_M2_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA00_OWN_BY_M2_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M2_QUEUEING_STA_REP_1 (0x18070000 + 0x2410u)---

    CONN_SEMA00_M2_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA01_M2_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA02_M2_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA03_M2_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA04_M2_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA05_M2_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA06_M2_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA07_M2_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA08_M2_QUEUEING_STA_REP[8] - (RO) connsys semaphore08 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA09_M2_QUEUEING_STA_REP[9] - (RO) connsys semaphore09 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA10_M2_QUEUEING_STA_REP[10] - (RO) connsys semaphore10 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA11_M2_QUEUEING_STA_REP[11] - (RO) connsys semaphore11 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA12_M2_QUEUEING_STA_REP[12] - (RO) connsys semaphore12 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA13_M2_QUEUEING_STA_REP[13] - (RO) connsys semaphore13 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA14_M2_QUEUEING_STA_REP[14] - (RO) connsys semaphore14 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA15_M2_QUEUEING_STA_REP[15] - (RO) connsys semaphore15 Master2 queueing status report, 1 = Master2 is queueing
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA15_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA15_M2_QUEUEING_STA_REP_MASK 0x00008000u                // CONN_SEMA15_M2_QUEUEING_STA_REP[15]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA15_M2_QUEUEING_STA_REP_SHFT 15u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA14_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA14_M2_QUEUEING_STA_REP_MASK 0x00004000u                // CONN_SEMA14_M2_QUEUEING_STA_REP[14]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA14_M2_QUEUEING_STA_REP_SHFT 14u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA13_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA13_M2_QUEUEING_STA_REP_MASK 0x00002000u                // CONN_SEMA13_M2_QUEUEING_STA_REP[13]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA13_M2_QUEUEING_STA_REP_SHFT 13u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA12_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA12_M2_QUEUEING_STA_REP_MASK 0x00001000u                // CONN_SEMA12_M2_QUEUEING_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA12_M2_QUEUEING_STA_REP_SHFT 12u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA11_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA11_M2_QUEUEING_STA_REP_MASK 0x00000800u                // CONN_SEMA11_M2_QUEUEING_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA11_M2_QUEUEING_STA_REP_SHFT 11u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA10_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA10_M2_QUEUEING_STA_REP_MASK 0x00000400u                // CONN_SEMA10_M2_QUEUEING_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA10_M2_QUEUEING_STA_REP_SHFT 10u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA09_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA09_M2_QUEUEING_STA_REP_MASK 0x00000200u                // CONN_SEMA09_M2_QUEUEING_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA09_M2_QUEUEING_STA_REP_SHFT 9u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA08_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA08_M2_QUEUEING_STA_REP_MASK 0x00000100u                // CONN_SEMA08_M2_QUEUEING_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA08_M2_QUEUEING_STA_REP_SHFT 8u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA07_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA07_M2_QUEUEING_STA_REP_MASK 0x00000080u                // CONN_SEMA07_M2_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA07_M2_QUEUEING_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA06_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA06_M2_QUEUEING_STA_REP_MASK 0x00000040u                // CONN_SEMA06_M2_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA06_M2_QUEUEING_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA05_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA05_M2_QUEUEING_STA_REP_MASK 0x00000020u                // CONN_SEMA05_M2_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA05_M2_QUEUEING_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA04_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA04_M2_QUEUEING_STA_REP_MASK 0x00000010u                // CONN_SEMA04_M2_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA04_M2_QUEUEING_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA03_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA03_M2_QUEUEING_STA_REP_MASK 0x00000008u                // CONN_SEMA03_M2_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA03_M2_QUEUEING_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA02_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA02_M2_QUEUEING_STA_REP_MASK 0x00000004u                // CONN_SEMA02_M2_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA02_M2_QUEUEING_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA01_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA01_M2_QUEUEING_STA_REP_MASK 0x00000002u                // CONN_SEMA01_M2_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA01_M2_QUEUEING_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA00_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA00_M2_QUEUEING_STA_REP_MASK 0x00000001u                // CONN_SEMA00_M2_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA00_M2_QUEUEING_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1 (0x18070000 + 0x2420u)---

    CONN_SEMA00_TIMEOUT_STA_REP[0] - (RO) connsys semaphore00 timeout status report, 1 = semaphore is timeout
    CONN_SEMA01_TIMEOUT_STA_REP[1] - (RO) connsys semaphore01 timeout status report, 1 = semaphore is timeout
    CONN_SEMA02_TIMEOUT_STA_REP[2] - (RO) connsys semaphore02 timeout status report, 1 = semaphore is timeout
    CONN_SEMA03_TIMEOUT_STA_REP[3] - (RO) connsys semaphore03 timeout status report, 1 = semaphore is timeout
    CONN_SEMA04_TIMEOUT_STA_REP[4] - (RO) connsys semaphore04 timeout status report, 1 = semaphore is timeout
    CONN_SEMA05_TIMEOUT_STA_REP[5] - (RO) connsys semaphore05 timeout status report, 1 = semaphore is timeout
    CONN_SEMA06_TIMEOUT_STA_REP[6] - (RO) connsys semaphore06 timeout status report, 1 = semaphore is timeout
    CONN_SEMA07_TIMEOUT_STA_REP[7] - (RO) connsys semaphore07 timeout status report, 1 = semaphore is timeout
    CONN_SEMA08_TIMEOUT_STA_REP[8] - (RO) connsys semaphore08 timeout status report, 1 = semaphore is timeout
    CONN_SEMA09_TIMEOUT_STA_REP[9] - (RO) connsys semaphore09 timeout status report, 1 = semaphore is timeout
    CONN_SEMA10_TIMEOUT_STA_REP[10] - (RO) connsys semaphore10 timeout status report, 1 = semaphore is timeout
    CONN_SEMA11_TIMEOUT_STA_REP[11] - (RO) connsys semaphore11 timeout status report, 1 = semaphore is timeout
    CONN_SEMA12_TIMEOUT_STA_REP[12] - (RO) connsys semaphore12 timeout status report, 1 = semaphore is timeout
    CONN_SEMA13_TIMEOUT_STA_REP[13] - (RO) connsys semaphore13 timeout status report, 1 = semaphore is timeout
    CONN_SEMA14_TIMEOUT_STA_REP[14] - (RO) connsys semaphore14 timeout status report, 1 = semaphore is timeout
    CONN_SEMA15_TIMEOUT_STA_REP[15] - (RO) connsys semaphore15 timeout status report, 1 = semaphore is timeout
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA15_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA15_TIMEOUT_STA_REP_MASK 0x00008000u                // CONN_SEMA15_TIMEOUT_STA_REP[15]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA15_TIMEOUT_STA_REP_SHFT 15u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA14_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA14_TIMEOUT_STA_REP_MASK 0x00004000u                // CONN_SEMA14_TIMEOUT_STA_REP[14]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA14_TIMEOUT_STA_REP_SHFT 14u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA13_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA13_TIMEOUT_STA_REP_MASK 0x00002000u                // CONN_SEMA13_TIMEOUT_STA_REP[13]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA13_TIMEOUT_STA_REP_SHFT 13u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA12_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA12_TIMEOUT_STA_REP_MASK 0x00001000u                // CONN_SEMA12_TIMEOUT_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA12_TIMEOUT_STA_REP_SHFT 12u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA11_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA11_TIMEOUT_STA_REP_MASK 0x00000800u                // CONN_SEMA11_TIMEOUT_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA11_TIMEOUT_STA_REP_SHFT 11u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA10_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA10_TIMEOUT_STA_REP_MASK 0x00000400u                // CONN_SEMA10_TIMEOUT_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA10_TIMEOUT_STA_REP_SHFT 10u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA09_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA09_TIMEOUT_STA_REP_MASK 0x00000200u                // CONN_SEMA09_TIMEOUT_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA09_TIMEOUT_STA_REP_SHFT 9u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA08_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA08_TIMEOUT_STA_REP_MASK 0x00000100u                // CONN_SEMA08_TIMEOUT_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA08_TIMEOUT_STA_REP_SHFT 8u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA07_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA07_TIMEOUT_STA_REP_MASK 0x00000080u                // CONN_SEMA07_TIMEOUT_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA07_TIMEOUT_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA06_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA06_TIMEOUT_STA_REP_MASK 0x00000040u                // CONN_SEMA06_TIMEOUT_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA06_TIMEOUT_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA05_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA05_TIMEOUT_STA_REP_MASK 0x00000020u                // CONN_SEMA05_TIMEOUT_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA05_TIMEOUT_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA04_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA04_TIMEOUT_STA_REP_MASK 0x00000010u                // CONN_SEMA04_TIMEOUT_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA04_TIMEOUT_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA03_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA03_TIMEOUT_STA_REP_MASK 0x00000008u                // CONN_SEMA03_TIMEOUT_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA03_TIMEOUT_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA02_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA02_TIMEOUT_STA_REP_MASK 0x00000004u                // CONN_SEMA02_TIMEOUT_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA02_TIMEOUT_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA01_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA01_TIMEOUT_STA_REP_MASK 0x00000002u                // CONN_SEMA01_TIMEOUT_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA01_TIMEOUT_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA00_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA00_TIMEOUT_STA_REP_MASK 0x00000001u                // CONN_SEMA00_TIMEOUT_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA00_TIMEOUT_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_VALUE_BY_M2 (0x18070000 + 0x2500u)---

    CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0] - (RW) Connsys semaphore Timeout Value setting
                                     16'dN = N * 30.5 us (if N = 0, turn off timer)
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M2_CONN_SEMA_TIMEOUT_VALUE_SETTING_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M2_CONN_SEMA_TIMEOUT_VALUE_SETTING_MASK 0x0000FFFFu                // CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M2_CONN_SEMA_TIMEOUT_VALUE_SETTING_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2600u)---

    CONN_SEMA00_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore00 timeout interrupt switch, 1 = send interrupt when semaphore00 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA00_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA00_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA00_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA00_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2604u)---

    CONN_SEMA01_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore01 timeout interrupt switch, 1 = send interrupt when semaphore01 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA01_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA01_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA01_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA01_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2608u)---

    CONN_SEMA02_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore02 timeout interrupt switch, 1 = send interrupt when semaphore02 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA02_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA02_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA02_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA02_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x260Cu)---

    CONN_SEMA03_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore03 timeout interrupt switch, 1 = send interrupt when semaphore03 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA03_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA03_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA03_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA03_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2610u)---

    CONN_SEMA04_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore04 timeout interrupt switch, 1 = send interrupt when semaphore04 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA04_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA04_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA04_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA04_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2614u)---

    CONN_SEMA05_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore05 timeout interrupt switch, 1 = send interrupt when semaphore05 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA05_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA05_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA05_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA05_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2618u)---

    CONN_SEMA06_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore06 timeout interrupt switch, 1 = send interrupt when semaphore06 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA06_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA06_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA06_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA06_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x261Cu)---

    CONN_SEMA07_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore07 timeout interrupt switch, 1 = send interrupt when semaphore07 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA07_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA07_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA07_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA07_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2620u)---

    CONN_SEMA08_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore08 timeout interrupt switch, 1 = send interrupt when semaphore08 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA08_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA08_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA08_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA08_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2624u)---

    CONN_SEMA09_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore09 timeout interrupt switch, 1 = send interrupt when semaphore09 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA09_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA09_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA09_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA09_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2628u)---

    CONN_SEMA10_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore10 timeout interrupt switch, 1 = send interrupt when semaphore10 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA10_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA10_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA10_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA10_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x262Cu)---

    CONN_SEMA11_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore11 timeout interrupt switch, 1 = send interrupt when semaphore11 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA11_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA11_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA11_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA11_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2630u)---

    CONN_SEMA12_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore12 timeout interrupt switch, 1 = send interrupt when semaphore12 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA12_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA12_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA12_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA12_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2634u)---

    CONN_SEMA13_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore13 timeout interrupt switch, 1 = send interrupt when semaphore13 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA13_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA13_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA13_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA13_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2638u)---

    CONN_SEMA14_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore14 timeout interrupt switch, 1 = send interrupt when semaphore14 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA14_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA14_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA14_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA14_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x263Cu)---

    CONN_SEMA15_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore15 timeout interrupt switch, 1 = send interrupt when semaphore15 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA15_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA15_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA15_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA15_M2_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M2_SETTING_TIMEOUT_INT_TO_ALL (0x18070000 + 0x2700u)---

    CONN_SEMA_M2_SETTING_TIMEOUT_INT_ON_ALL[0] - (RW) connsys semaphore timeout interrupt to inform 4 masters switch, 1 = send interrupt to inform 4 masters when semaphore timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M2_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M2_SETTING_TIMEOUT_INT_ON_ALL_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_SETTING_TIMEOUT_INT_TO_ALL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M2_SETTING_TIMEOUT_INT_ON_ALL_MASK 0x00000001u                // CONN_SEMA_M2_SETTING_TIMEOUT_INT_ON_ALL[0]
#define CONN_SEMAPHORE_CONN_SEMA_M2_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M2_SETTING_TIMEOUT_INT_ON_ALL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2800u)---

    CONN_SEMA00_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore00 release interrupt switch, 1 = send interrupt when semaphore00 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA00_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA00_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA00_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA00_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2804u)---

    CONN_SEMA01_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore01 release interrupt switch, 1 = send interrupt when semaphore01 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA01_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA01_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA01_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA01_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2808u)---

    CONN_SEMA02_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore02 release interrupt switch, 1 = send interrupt when semaphore02 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA02_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA02_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA02_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA02_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x280Cu)---

    CONN_SEMA03_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore03 release interrupt switch, 1 = send interrupt when semaphore03 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA03_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA03_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA03_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA03_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2810u)---

    CONN_SEMA04_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore04 release interrupt switch, 1 = send interrupt when semaphore04 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA04_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA04_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA04_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA04_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2814u)---

    CONN_SEMA05_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore05 release interrupt switch, 1 = send interrupt when semaphore05 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA05_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA05_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA05_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA05_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2818u)---

    CONN_SEMA06_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore06 release interrupt switch, 1 = send interrupt when semaphore06 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA06_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA06_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA06_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA06_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x281Cu)---

    CONN_SEMA07_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore07 release interrupt switch, 1 = send interrupt when semaphore07 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA07_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA07_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA07_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA07_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2820u)---

    CONN_SEMA08_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore08 release interrupt switch, 1 = send interrupt when semaphore08 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA08_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA08_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA08_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA08_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2824u)---

    CONN_SEMA09_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore09 release interrupt switch, 1 = send interrupt when semaphore09 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA09_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA09_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA09_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA09_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2828u)---

    CONN_SEMA10_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore10 release interrupt switch, 1 = send interrupt when semaphore10 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA10_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA10_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA10_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA10_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x282Cu)---

    CONN_SEMA11_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore11 release interrupt switch, 1 = send interrupt when semaphore11 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA11_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA11_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA11_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA11_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2830u)---

    CONN_SEMA12_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore12 release interrupt switch, 1 = send interrupt when semaphore12 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA12_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA12_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA12_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA12_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2834u)---

    CONN_SEMA13_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore13 release interrupt switch, 1 = send interrupt when semaphore13 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA13_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA13_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA13_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA13_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2838u)---

    CONN_SEMA14_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore14 release interrupt switch, 1 = send interrupt when semaphore14 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA14_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA14_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA14_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA14_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x283Cu)---

    CONN_SEMA15_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore15 release interrupt switch, 1 = send interrupt when semaphore15 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA15_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA15_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA15_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA15_M2_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW (0x18070000 + 0x2900u)---

    CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW[0] - (W1C) connsys semaphore timeout interrupt reset by sw, 1 = semaphore timeout interrupt reset by sw
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_MASK 0x00000001u                // CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M3_OWN_STA (0x18070000 + 0x3000u)---

    CONN_SEMA00_M3_OWN_STA[1..0] - (RO) Connsys semaphore00 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_STA_CONN_SEMA00_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_STA_CONN_SEMA00_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA00_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_STA_CONN_SEMA00_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M3_OWN_STA (0x18070000 + 0x3004u)---

    CONN_SEMA01_M3_OWN_STA[1..0] - (RO) Connsys semaphore01 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_STA_CONN_SEMA01_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_STA_CONN_SEMA01_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA01_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_STA_CONN_SEMA01_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M3_OWN_STA (0x18070000 + 0x3008u)---

    CONN_SEMA02_M3_OWN_STA[1..0] - (RO) Connsys semaphore02 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_STA_CONN_SEMA02_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_STA_CONN_SEMA02_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA02_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_STA_CONN_SEMA02_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M3_OWN_STA (0x18070000 + 0x300Cu)---

    CONN_SEMA03_M3_OWN_STA[1..0] - (RO) Connsys semaphore03 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_STA_CONN_SEMA03_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_STA_CONN_SEMA03_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA03_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_STA_CONN_SEMA03_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M3_OWN_STA (0x18070000 + 0x3010u)---

    CONN_SEMA04_M3_OWN_STA[1..0] - (RO) Connsys semaphore04 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_STA_CONN_SEMA04_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_STA_CONN_SEMA04_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA04_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_STA_CONN_SEMA04_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M3_OWN_STA (0x18070000 + 0x3014u)---

    CONN_SEMA05_M3_OWN_STA[1..0] - (RO) Connsys semaphore05 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_STA_CONN_SEMA05_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_STA_CONN_SEMA05_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA05_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_STA_CONN_SEMA05_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M3_OWN_STA (0x18070000 + 0x3018u)---

    CONN_SEMA06_M3_OWN_STA[1..0] - (RO) Connsys semaphore06 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_STA_CONN_SEMA06_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_STA_CONN_SEMA06_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA06_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_STA_CONN_SEMA06_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M3_OWN_STA (0x18070000 + 0x301Cu)---

    CONN_SEMA07_M3_OWN_STA[1..0] - (RO) Connsys semaphore07 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_STA_CONN_SEMA07_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_STA_CONN_SEMA07_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA07_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_STA_CONN_SEMA07_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_M3_OWN_STA (0x18070000 + 0x3020u)---

    CONN_SEMA08_M3_OWN_STA[1..0] - (RO) Connsys semaphore08 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_STA_CONN_SEMA08_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_STA_CONN_SEMA08_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA08_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_STA_CONN_SEMA08_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_M3_OWN_STA (0x18070000 + 0x3024u)---

    CONN_SEMA09_M3_OWN_STA[1..0] - (RO) Connsys semaphore09 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_STA_CONN_SEMA09_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_STA_CONN_SEMA09_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA09_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_STA_CONN_SEMA09_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA10_M3_OWN_STA (0x18070000 + 0x3028u)---

    CONN_SEMA10_M3_OWN_STA[1..0] - (RO) Connsys semaphore10 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_STA_CONN_SEMA10_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_STA_CONN_SEMA10_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA10_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_STA_CONN_SEMA10_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA11_M3_OWN_STA (0x18070000 + 0x302Cu)---

    CONN_SEMA11_M3_OWN_STA[1..0] - (RO) Connsys semaphore11 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_STA_CONN_SEMA11_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_STA_CONN_SEMA11_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA11_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_STA_CONN_SEMA11_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA12_M3_OWN_STA (0x18070000 + 0x3030u)---

    CONN_SEMA12_M3_OWN_STA[1..0] - (RO) Connsys semaphore12 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_STA_CONN_SEMA12_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_STA_CONN_SEMA12_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA12_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_STA_CONN_SEMA12_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA13_M3_OWN_STA (0x18070000 + 0x3034u)---

    CONN_SEMA13_M3_OWN_STA[1..0] - (RO) Connsys semaphore13 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA13_M3_OWN_STA_CONN_SEMA13_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA13_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA13_M3_OWN_STA_CONN_SEMA13_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA13_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA13_M3_OWN_STA_CONN_SEMA13_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA14_M3_OWN_STA (0x18070000 + 0x3038u)---

    CONN_SEMA14_M3_OWN_STA[1..0] - (RO) Connsys semaphore14 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA14_M3_OWN_STA_CONN_SEMA14_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA14_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA14_M3_OWN_STA_CONN_SEMA14_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA14_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA14_M3_OWN_STA_CONN_SEMA14_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA15_M3_OWN_STA (0x18070000 + 0x303Cu)---

    CONN_SEMA15_M3_OWN_STA[1..0] - (RO) Connsys semaphore15 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA15_M3_OWN_STA_CONN_SEMA15_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA15_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA15_M3_OWN_STA_CONN_SEMA15_M3_OWN_STA_MASK 0x00000003u                // CONN_SEMA15_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA15_M3_OWN_STA_CONN_SEMA15_M3_OWN_STA_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M3_OWN_REL (0x18070000 + 0x3200u)---

    CONN_SEMA00_M3_OWN_REL[0]    - (W1C) Connsys semaphore00 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_REL_CONN_SEMA00_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_REL_CONN_SEMA00_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA00_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_REL_CONN_SEMA00_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M3_OWN_REL (0x18070000 + 0x3204u)---

    CONN_SEMA01_M3_OWN_REL[0]    - (W1C) Connsys semaphore01 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_REL_CONN_SEMA01_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_REL_CONN_SEMA01_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA01_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_REL_CONN_SEMA01_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M3_OWN_REL (0x18070000 + 0x3208u)---

    CONN_SEMA02_M3_OWN_REL[0]    - (W1C) Connsys semaphore02 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_REL_CONN_SEMA02_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_REL_CONN_SEMA02_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA02_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_REL_CONN_SEMA02_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M3_OWN_REL (0x18070000 + 0x320Cu)---

    CONN_SEMA03_M3_OWN_REL[0]    - (W1C) Connsys semaphore03 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_REL_CONN_SEMA03_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_REL_CONN_SEMA03_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA03_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_REL_CONN_SEMA03_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M3_OWN_REL (0x18070000 + 0x3210u)---

    CONN_SEMA04_M3_OWN_REL[0]    - (W1C) Connsys semaphore04 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_REL_CONN_SEMA04_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_REL_CONN_SEMA04_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA04_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_REL_CONN_SEMA04_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M3_OWN_REL (0x18070000 + 0x3214u)---

    CONN_SEMA05_M3_OWN_REL[0]    - (W1C) Connsys semaphore05 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_REL_CONN_SEMA05_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_REL_CONN_SEMA05_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA05_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_REL_CONN_SEMA05_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M3_OWN_REL (0x18070000 + 0x3218u)---

    CONN_SEMA06_M3_OWN_REL[0]    - (W1C) Connsys semaphore06 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_REL_CONN_SEMA06_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_REL_CONN_SEMA06_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA06_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_REL_CONN_SEMA06_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M3_OWN_REL (0x18070000 + 0x321Cu)---

    CONN_SEMA07_M3_OWN_REL[0]    - (W1C) Connsys semaphore07 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_REL_CONN_SEMA07_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_REL_CONN_SEMA07_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA07_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_REL_CONN_SEMA07_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_M3_OWN_REL (0x18070000 + 0x3220u)---

    CONN_SEMA08_M3_OWN_REL[0]    - (W1C) Connsys semaphore08 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_REL_CONN_SEMA08_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_REL_CONN_SEMA08_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA08_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_REL_CONN_SEMA08_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_M3_OWN_REL (0x18070000 + 0x3224u)---

    CONN_SEMA09_M3_OWN_REL[0]    - (W1C) Connsys semaphore09 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_REL_CONN_SEMA09_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_REL_CONN_SEMA09_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA09_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_REL_CONN_SEMA09_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA10_M3_OWN_REL (0x18070000 + 0x3228u)---

    CONN_SEMA10_M3_OWN_REL[0]    - (W1C) Connsys semaphore10 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_REL_CONN_SEMA10_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_REL_CONN_SEMA10_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA10_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_REL_CONN_SEMA10_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA11_M3_OWN_REL (0x18070000 + 0x322Cu)---

    CONN_SEMA11_M3_OWN_REL[0]    - (W1C) Connsys semaphore11 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_REL_CONN_SEMA11_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_REL_CONN_SEMA11_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA11_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_REL_CONN_SEMA11_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA12_M3_OWN_REL (0x18070000 + 0x3230u)---

    CONN_SEMA12_M3_OWN_REL[0]    - (W1C) Connsys semaphore12 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_REL_CONN_SEMA12_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_REL_CONN_SEMA12_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA12_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_REL_CONN_SEMA12_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA13_M3_OWN_REL (0x18070000 + 0x3234u)---

    CONN_SEMA13_M3_OWN_REL[0]    - (W1C) Connsys semaphore13 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA13_M3_OWN_REL_CONN_SEMA13_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA13_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA13_M3_OWN_REL_CONN_SEMA13_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA13_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA13_M3_OWN_REL_CONN_SEMA13_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA14_M3_OWN_REL (0x18070000 + 0x3238u)---

    CONN_SEMA14_M3_OWN_REL[0]    - (W1C) Connsys semaphore14 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA14_M3_OWN_REL_CONN_SEMA14_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA14_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA14_M3_OWN_REL_CONN_SEMA14_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA14_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA14_M3_OWN_REL_CONN_SEMA14_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA15_M3_OWN_REL (0x18070000 + 0x323Cu)---

    CONN_SEMA15_M3_OWN_REL[0]    - (W1C) Connsys semaphore15 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA15_M3_OWN_REL_CONN_SEMA15_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA15_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA15_M3_OWN_REL_CONN_SEMA15_M3_OWN_REL_MASK 0x00000001u                // CONN_SEMA15_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA15_M3_OWN_REL_CONN_SEMA15_M3_OWN_REL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M3_STA_REP_1 (0x18070000 + 0x3400u)---

    CONN_SEMA00_OWN_BY_M3_STA_REP[0] - (RO) connsys semaphore00 own by Master3 status report, 1 = own by Master3
    CONN_SEMA01_OWN_BY_M3_STA_REP[1] - (RO) connsys semaphore01 own by Master3 status report, 1 = own by Master3
    CONN_SEMA02_OWN_BY_M3_STA_REP[2] - (RO) connsys semaphore02 own by Master3 status report, 1 = own by Master3
    CONN_SEMA03_OWN_BY_M3_STA_REP[3] - (RO) connsys semaphore03 own by Master3 status report, 1 = own by Master3
    CONN_SEMA04_OWN_BY_M3_STA_REP[4] - (RO) connsys semaphore04 own by Master3 status report, 1 = own by Master3
    CONN_SEMA05_OWN_BY_M3_STA_REP[5] - (RO) connsys semaphore05 own by Master3 status report, 1 = own by Master3
    CONN_SEMA06_OWN_BY_M3_STA_REP[6] - (RO) connsys semaphore06 own by Master3 status report, 1 = own by Master3
    CONN_SEMA07_OWN_BY_M3_STA_REP[7] - (RO) connsys semaphore07 own by Master3 status report, 1 = own by Master3
    CONN_SEMA08_OWN_BY_M3_STA_REP[8] - (RO) connsys semaphore08 own by Master3 status report, 1 = own by Master3
    CONN_SEMA09_OWN_BY_M3_STA_REP[9] - (RO) connsys semaphore09 own by Master3 status report, 1 = own by Master3
    CONN_SEMA10_OWN_BY_M3_STA_REP[10] - (RO) connsys semaphore10 own by Master3 status report, 1 = own by Master3
    CONN_SEMA11_OWN_BY_M3_STA_REP[11] - (RO) connsys semaphore11 own by Master3 status report, 1 = own by Master3
    CONN_SEMA12_OWN_BY_M3_STA_REP[12] - (RO) connsys semaphore12 own by Master3 status report, 1 = own by Master3
    CONN_SEMA13_OWN_BY_M3_STA_REP[13] - (RO) connsys semaphore13 own by Master3 status report, 1 = own by Master3
    CONN_SEMA14_OWN_BY_M3_STA_REP[14] - (RO) connsys semaphore14 own by Master3 status report, 1 = own by Master3
    CONN_SEMA15_OWN_BY_M3_STA_REP[15] - (RO) connsys semaphore15 own by Master3 status report, 1 = own by Master3
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA15_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA15_OWN_BY_M3_STA_REP_MASK 0x00008000u                // CONN_SEMA15_OWN_BY_M3_STA_REP[15]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA15_OWN_BY_M3_STA_REP_SHFT 15u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA14_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA14_OWN_BY_M3_STA_REP_MASK 0x00004000u                // CONN_SEMA14_OWN_BY_M3_STA_REP[14]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA14_OWN_BY_M3_STA_REP_SHFT 14u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA13_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA13_OWN_BY_M3_STA_REP_MASK 0x00002000u                // CONN_SEMA13_OWN_BY_M3_STA_REP[13]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA13_OWN_BY_M3_STA_REP_SHFT 13u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA12_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA12_OWN_BY_M3_STA_REP_MASK 0x00001000u                // CONN_SEMA12_OWN_BY_M3_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA12_OWN_BY_M3_STA_REP_SHFT 12u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA11_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA11_OWN_BY_M3_STA_REP_MASK 0x00000800u                // CONN_SEMA11_OWN_BY_M3_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA11_OWN_BY_M3_STA_REP_SHFT 11u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA10_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA10_OWN_BY_M3_STA_REP_MASK 0x00000400u                // CONN_SEMA10_OWN_BY_M3_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA10_OWN_BY_M3_STA_REP_SHFT 10u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA09_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA09_OWN_BY_M3_STA_REP_MASK 0x00000200u                // CONN_SEMA09_OWN_BY_M3_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA09_OWN_BY_M3_STA_REP_SHFT 9u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA08_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA08_OWN_BY_M3_STA_REP_MASK 0x00000100u                // CONN_SEMA08_OWN_BY_M3_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA08_OWN_BY_M3_STA_REP_SHFT 8u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA07_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA07_OWN_BY_M3_STA_REP_MASK 0x00000080u                // CONN_SEMA07_OWN_BY_M3_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA07_OWN_BY_M3_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA06_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA06_OWN_BY_M3_STA_REP_MASK 0x00000040u                // CONN_SEMA06_OWN_BY_M3_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA06_OWN_BY_M3_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA05_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA05_OWN_BY_M3_STA_REP_MASK 0x00000020u                // CONN_SEMA05_OWN_BY_M3_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA05_OWN_BY_M3_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA04_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA04_OWN_BY_M3_STA_REP_MASK 0x00000010u                // CONN_SEMA04_OWN_BY_M3_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA04_OWN_BY_M3_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA03_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA03_OWN_BY_M3_STA_REP_MASK 0x00000008u                // CONN_SEMA03_OWN_BY_M3_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA03_OWN_BY_M3_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA02_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA02_OWN_BY_M3_STA_REP_MASK 0x00000004u                // CONN_SEMA02_OWN_BY_M3_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA02_OWN_BY_M3_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA01_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA01_OWN_BY_M3_STA_REP_MASK 0x00000002u                // CONN_SEMA01_OWN_BY_M3_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA01_OWN_BY_M3_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA00_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA00_OWN_BY_M3_STA_REP_MASK 0x00000001u                // CONN_SEMA00_OWN_BY_M3_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA00_OWN_BY_M3_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M3_QUEUEING_STA_REP_1 (0x18070000 + 0x3410u)---

    CONN_SEMA00_M3_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA01_M3_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA02_M3_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA03_M3_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA04_M3_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA05_M3_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA06_M3_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA07_M3_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA08_M3_QUEUEING_STA_REP[8] - (RO) connsys semaphore08 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA09_M3_QUEUEING_STA_REP[9] - (RO) connsys semaphore09 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA10_M3_QUEUEING_STA_REP[10] - (RO) connsys semaphore10 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA11_M3_QUEUEING_STA_REP[11] - (RO) connsys semaphore11 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA12_M3_QUEUEING_STA_REP[12] - (RO) connsys semaphore12 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA13_M3_QUEUEING_STA_REP[13] - (RO) connsys semaphore13 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA14_M3_QUEUEING_STA_REP[14] - (RO) connsys semaphore14 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA15_M3_QUEUEING_STA_REP[15] - (RO) connsys semaphore15 Master3 queueing status report, 1 = Master3 is queueing
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA15_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA15_M3_QUEUEING_STA_REP_MASK 0x00008000u                // CONN_SEMA15_M3_QUEUEING_STA_REP[15]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA15_M3_QUEUEING_STA_REP_SHFT 15u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA14_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA14_M3_QUEUEING_STA_REP_MASK 0x00004000u                // CONN_SEMA14_M3_QUEUEING_STA_REP[14]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA14_M3_QUEUEING_STA_REP_SHFT 14u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA13_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA13_M3_QUEUEING_STA_REP_MASK 0x00002000u                // CONN_SEMA13_M3_QUEUEING_STA_REP[13]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA13_M3_QUEUEING_STA_REP_SHFT 13u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA12_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA12_M3_QUEUEING_STA_REP_MASK 0x00001000u                // CONN_SEMA12_M3_QUEUEING_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA12_M3_QUEUEING_STA_REP_SHFT 12u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA11_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA11_M3_QUEUEING_STA_REP_MASK 0x00000800u                // CONN_SEMA11_M3_QUEUEING_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA11_M3_QUEUEING_STA_REP_SHFT 11u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA10_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA10_M3_QUEUEING_STA_REP_MASK 0x00000400u                // CONN_SEMA10_M3_QUEUEING_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA10_M3_QUEUEING_STA_REP_SHFT 10u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA09_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA09_M3_QUEUEING_STA_REP_MASK 0x00000200u                // CONN_SEMA09_M3_QUEUEING_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA09_M3_QUEUEING_STA_REP_SHFT 9u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA08_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA08_M3_QUEUEING_STA_REP_MASK 0x00000100u                // CONN_SEMA08_M3_QUEUEING_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA08_M3_QUEUEING_STA_REP_SHFT 8u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA07_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA07_M3_QUEUEING_STA_REP_MASK 0x00000080u                // CONN_SEMA07_M3_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA07_M3_QUEUEING_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA06_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA06_M3_QUEUEING_STA_REP_MASK 0x00000040u                // CONN_SEMA06_M3_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA06_M3_QUEUEING_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA05_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA05_M3_QUEUEING_STA_REP_MASK 0x00000020u                // CONN_SEMA05_M3_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA05_M3_QUEUEING_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA04_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA04_M3_QUEUEING_STA_REP_MASK 0x00000010u                // CONN_SEMA04_M3_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA04_M3_QUEUEING_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA03_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA03_M3_QUEUEING_STA_REP_MASK 0x00000008u                // CONN_SEMA03_M3_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA03_M3_QUEUEING_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA02_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA02_M3_QUEUEING_STA_REP_MASK 0x00000004u                // CONN_SEMA02_M3_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA02_M3_QUEUEING_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA01_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA01_M3_QUEUEING_STA_REP_MASK 0x00000002u                // CONN_SEMA01_M3_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA01_M3_QUEUEING_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA00_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA00_M3_QUEUEING_STA_REP_MASK 0x00000001u                // CONN_SEMA00_M3_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA00_M3_QUEUEING_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1 (0x18070000 + 0x3420u)---

    CONN_SEMA00_TIMEOUT_STA_REP[0] - (RO) connsys semaphore00 timeout status report, 1 = semaphore is timeout
    CONN_SEMA01_TIMEOUT_STA_REP[1] - (RO) connsys semaphore01 timeout status report, 1 = semaphore is timeout
    CONN_SEMA02_TIMEOUT_STA_REP[2] - (RO) connsys semaphore02 timeout status report, 1 = semaphore is timeout
    CONN_SEMA03_TIMEOUT_STA_REP[3] - (RO) connsys semaphore03 timeout status report, 1 = semaphore is timeout
    CONN_SEMA04_TIMEOUT_STA_REP[4] - (RO) connsys semaphore04 timeout status report, 1 = semaphore is timeout
    CONN_SEMA05_TIMEOUT_STA_REP[5] - (RO) connsys semaphore05 timeout status report, 1 = semaphore is timeout
    CONN_SEMA06_TIMEOUT_STA_REP[6] - (RO) connsys semaphore06 timeout status report, 1 = semaphore is timeout
    CONN_SEMA07_TIMEOUT_STA_REP[7] - (RO) connsys semaphore07 timeout status report, 1 = semaphore is timeout
    CONN_SEMA08_TIMEOUT_STA_REP[8] - (RO) connsys semaphore08 timeout status report, 1 = semaphore is timeout
    CONN_SEMA09_TIMEOUT_STA_REP[9] - (RO) connsys semaphore09 timeout status report, 1 = semaphore is timeout
    CONN_SEMA10_TIMEOUT_STA_REP[10] - (RO) connsys semaphore10 timeout status report, 1 = semaphore is timeout
    CONN_SEMA11_TIMEOUT_STA_REP[11] - (RO) connsys semaphore11 timeout status report, 1 = semaphore is timeout
    CONN_SEMA12_TIMEOUT_STA_REP[12] - (RO) connsys semaphore12 timeout status report, 1 = semaphore is timeout
    CONN_SEMA13_TIMEOUT_STA_REP[13] - (RO) connsys semaphore13 timeout status report, 1 = semaphore is timeout
    CONN_SEMA14_TIMEOUT_STA_REP[14] - (RO) connsys semaphore14 timeout status report, 1 = semaphore is timeout
    CONN_SEMA15_TIMEOUT_STA_REP[15] - (RO) connsys semaphore15 timeout status report, 1 = semaphore is timeout
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA15_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA15_TIMEOUT_STA_REP_MASK 0x00008000u                // CONN_SEMA15_TIMEOUT_STA_REP[15]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA15_TIMEOUT_STA_REP_SHFT 15u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA14_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA14_TIMEOUT_STA_REP_MASK 0x00004000u                // CONN_SEMA14_TIMEOUT_STA_REP[14]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA14_TIMEOUT_STA_REP_SHFT 14u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA13_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA13_TIMEOUT_STA_REP_MASK 0x00002000u                // CONN_SEMA13_TIMEOUT_STA_REP[13]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA13_TIMEOUT_STA_REP_SHFT 13u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA12_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA12_TIMEOUT_STA_REP_MASK 0x00001000u                // CONN_SEMA12_TIMEOUT_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA12_TIMEOUT_STA_REP_SHFT 12u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA11_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA11_TIMEOUT_STA_REP_MASK 0x00000800u                // CONN_SEMA11_TIMEOUT_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA11_TIMEOUT_STA_REP_SHFT 11u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA10_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA10_TIMEOUT_STA_REP_MASK 0x00000400u                // CONN_SEMA10_TIMEOUT_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA10_TIMEOUT_STA_REP_SHFT 10u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA09_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA09_TIMEOUT_STA_REP_MASK 0x00000200u                // CONN_SEMA09_TIMEOUT_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA09_TIMEOUT_STA_REP_SHFT 9u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA08_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA08_TIMEOUT_STA_REP_MASK 0x00000100u                // CONN_SEMA08_TIMEOUT_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA08_TIMEOUT_STA_REP_SHFT 8u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA07_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA07_TIMEOUT_STA_REP_MASK 0x00000080u                // CONN_SEMA07_TIMEOUT_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA07_TIMEOUT_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA06_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA06_TIMEOUT_STA_REP_MASK 0x00000040u                // CONN_SEMA06_TIMEOUT_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA06_TIMEOUT_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA05_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA05_TIMEOUT_STA_REP_MASK 0x00000020u                // CONN_SEMA05_TIMEOUT_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA05_TIMEOUT_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA04_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA04_TIMEOUT_STA_REP_MASK 0x00000010u                // CONN_SEMA04_TIMEOUT_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA04_TIMEOUT_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA03_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA03_TIMEOUT_STA_REP_MASK 0x00000008u                // CONN_SEMA03_TIMEOUT_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA03_TIMEOUT_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA02_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA02_TIMEOUT_STA_REP_MASK 0x00000004u                // CONN_SEMA02_TIMEOUT_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA02_TIMEOUT_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA01_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA01_TIMEOUT_STA_REP_MASK 0x00000002u                // CONN_SEMA01_TIMEOUT_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA01_TIMEOUT_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA00_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA00_TIMEOUT_STA_REP_MASK 0x00000001u                // CONN_SEMA00_TIMEOUT_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA00_TIMEOUT_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_VALUE_BY_M3 (0x18070000 + 0x3500u)---

    CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0] - (RW) Connsys semaphore Timeout Value setting
                                     16'dN = N * 30.5 us (if N = 0, turn off timer)
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M3_CONN_SEMA_TIMEOUT_VALUE_SETTING_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M3_CONN_SEMA_TIMEOUT_VALUE_SETTING_MASK 0x0000FFFFu                // CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M3_CONN_SEMA_TIMEOUT_VALUE_SETTING_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3600u)---

    CONN_SEMA00_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore00 timeout interrupt switch, 1 = send interrupt when semaphore00 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA00_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA00_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA00_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA00_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3604u)---

    CONN_SEMA01_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore01 timeout interrupt switch, 1 = send interrupt when semaphore01 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA01_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA01_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA01_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA01_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3608u)---

    CONN_SEMA02_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore02 timeout interrupt switch, 1 = send interrupt when semaphore02 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA02_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA02_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA02_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA02_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x360Cu)---

    CONN_SEMA03_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore03 timeout interrupt switch, 1 = send interrupt when semaphore03 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA03_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA03_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA03_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA03_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3610u)---

    CONN_SEMA04_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore04 timeout interrupt switch, 1 = send interrupt when semaphore04 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA04_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA04_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA04_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA04_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3614u)---

    CONN_SEMA05_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore05 timeout interrupt switch, 1 = send interrupt when semaphore05 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA05_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA05_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA05_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA05_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3618u)---

    CONN_SEMA06_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore06 timeout interrupt switch, 1 = send interrupt when semaphore06 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA06_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA06_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA06_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA06_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x361Cu)---

    CONN_SEMA07_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore07 timeout interrupt switch, 1 = send interrupt when semaphore07 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA07_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA07_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA07_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA07_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3620u)---

    CONN_SEMA08_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore08 timeout interrupt switch, 1 = send interrupt when semaphore08 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA08_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA08_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA08_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA08_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3624u)---

    CONN_SEMA09_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore09 timeout interrupt switch, 1 = send interrupt when semaphore09 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA09_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA09_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA09_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA09_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3628u)---

    CONN_SEMA10_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore10 timeout interrupt switch, 1 = send interrupt when semaphore10 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA10_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA10_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA10_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA10_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x362Cu)---

    CONN_SEMA11_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore11 timeout interrupt switch, 1 = send interrupt when semaphore11 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA11_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA11_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA11_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA11_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3630u)---

    CONN_SEMA12_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore12 timeout interrupt switch, 1 = send interrupt when semaphore12 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA12_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA12_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA12_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA12_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3634u)---

    CONN_SEMA13_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore13 timeout interrupt switch, 1 = send interrupt when semaphore13 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA13_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA13_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA13_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA013_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA13_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3638u)---

    CONN_SEMA14_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore14 timeout interrupt switch, 1 = send interrupt when semaphore14 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA14_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA14_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA14_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA014_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA14_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x363Cu)---

    CONN_SEMA15_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore15 timeout interrupt switch, 1 = send interrupt when semaphore15 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA15_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA15_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001u                // CONN_SEMA15_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA015_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA15_M3_SETTING_TIMEOUT_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M3_SETTING_TIMEOUT_INT_TO_ALL (0x18070000 + 0x3700u)---

    CONN_SEMA_M3_SETTING_TIMEOUT_INT_ON_ALL[0] - (RW) connsys semaphore timeout interrupt to inform 4 masters switch, 1 = send interrupt to inform 4 masters when semaphore timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M3_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M3_SETTING_TIMEOUT_INT_ON_ALL_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_SETTING_TIMEOUT_INT_TO_ALL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M3_SETTING_TIMEOUT_INT_ON_ALL_MASK 0x00000001u                // CONN_SEMA_M3_SETTING_TIMEOUT_INT_ON_ALL[0]
#define CONN_SEMAPHORE_CONN_SEMA_M3_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M3_SETTING_TIMEOUT_INT_ON_ALL_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3800u)---

    CONN_SEMA00_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore00 release interrupt switch, 1 = send interrupt when semaphore00 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA00_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA00_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA00_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA00_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3804u)---

    CONN_SEMA01_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore01 release interrupt switch, 1 = send interrupt when semaphore01 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA01_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA01_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA01_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA01_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3808u)---

    CONN_SEMA02_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore02 release interrupt switch, 1 = send interrupt when semaphore02 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA02_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA02_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA02_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA02_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x380Cu)---

    CONN_SEMA03_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore03 release interrupt switch, 1 = send interrupt when semaphore03 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA03_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA03_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA03_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA03_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3810u)---

    CONN_SEMA04_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore04 release interrupt switch, 1 = send interrupt when semaphore04 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA04_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA04_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA04_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA04_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3814u)---

    CONN_SEMA05_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore05 release interrupt switch, 1 = send interrupt when semaphore05 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA05_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA05_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA05_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA05_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3818u)---

    CONN_SEMA06_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore06 release interrupt switch, 1 = send interrupt when semaphore06 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA06_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA06_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA06_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA06_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x381Cu)---

    CONN_SEMA07_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore07 release interrupt switch, 1 = send interrupt when semaphore07 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA07_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA07_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA07_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA07_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3820u)---

    CONN_SEMA08_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore08 release interrupt switch, 1 = send interrupt when semaphore08 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA08_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA08_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA08_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA08_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3824u)---

    CONN_SEMA09_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore09 release interrupt switch, 1 = send interrupt when semaphore09 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA09_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA09_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA09_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA09_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3828u)---

    CONN_SEMA10_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore10 release interrupt switch, 1 = send interrupt when semaphore10 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA10_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA10_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA10_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA10_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x382Cu)---

    CONN_SEMA11_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore11 release interrupt switch, 1 = send interrupt when semaphore11 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA11_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA11_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA11_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA11_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3830u)---

    CONN_SEMA12_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore12 release interrupt switch, 1 = send interrupt when semaphore12 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA12_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA12_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA12_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA12_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3834u)---

    CONN_SEMA13_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore13 release interrupt switch, 1 = send interrupt when semaphore13 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA13_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA13_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA13_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA13_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA13_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3838u)---

    CONN_SEMA14_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore14 release interrupt switch, 1 = send interrupt when semaphore14 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA14_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA14_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA14_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA14_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA14_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x383Cu)---

    CONN_SEMA15_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore15 release interrupt switch, 1 = send interrupt when semaphore15 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA15_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA15_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001u                // CONN_SEMA15_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA15_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA15_M3_SETTING_RELEASE_INT_ON_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW (0x18070000 + 0x3900u)---

    CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW[0] - (W1C) connsys semaphore timeout interrupt reset by sw, 1 = semaphore timeout interrupt reset by sw
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_MASK 0x00000001u                // CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M4_OWN_STA_SW (0x18070000 + 0x4000u)---

    CONN_SEMA00_M4_OWN_STA_SW[0] - (RO) Connsys semaphore00 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_STA_SW_CONN_SEMA00_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_STA_SW_CONN_SEMA00_M4_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA00_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_STA_SW_CONN_SEMA00_M4_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M4_OWN_STA_SW (0x18070000 + 0x4004u)---

    CONN_SEMA01_M4_OWN_STA_SW[0] - (RO) Connsys semaphore01 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_STA_SW_CONN_SEMA01_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_STA_SW_CONN_SEMA01_M4_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA01_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_STA_SW_CONN_SEMA01_M4_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M4_OWN_STA_SW (0x18070000 + 0x4008u)---

    CONN_SEMA02_M4_OWN_STA_SW[0] - (RO) Connsys semaphore02 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_STA_SW_CONN_SEMA02_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_STA_SW_CONN_SEMA02_M4_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA02_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_STA_SW_CONN_SEMA02_M4_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M4_OWN_STA_SW (0x18070000 + 0x400Cu)---

    CONN_SEMA03_M4_OWN_STA_SW[0] - (RO) Connsys semaphore03 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_STA_SW_CONN_SEMA03_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_STA_SW_CONN_SEMA03_M4_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA03_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_STA_SW_CONN_SEMA03_M4_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M4_OWN_STA_SW (0x18070000 + 0x4010u)---

    CONN_SEMA04_M4_OWN_STA_SW[0] - (RO) Connsys semaphore04 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_STA_SW_CONN_SEMA04_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_STA_SW_CONN_SEMA04_M4_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA04_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_STA_SW_CONN_SEMA04_M4_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M4_OWN_STA_SW (0x18070000 + 0x4014u)---

    CONN_SEMA05_M4_OWN_STA_SW[0] - (RO) Connsys semaphore05 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_STA_SW_CONN_SEMA05_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_STA_SW_CONN_SEMA05_M4_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA05_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_STA_SW_CONN_SEMA05_M4_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M4_OWN_STA_SW (0x18070000 + 0x4018u)---

    CONN_SEMA06_M4_OWN_STA_SW[0] - (RO) Connsys semaphore06 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_STA_SW_CONN_SEMA06_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_STA_SW_CONN_SEMA06_M4_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA06_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_STA_SW_CONN_SEMA06_M4_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M4_OWN_STA_SW (0x18070000 + 0x401Cu)---

    CONN_SEMA07_M4_OWN_STA_SW[0] - (RO) Connsys semaphore07 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_STA_SW_CONN_SEMA07_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_STA_SW_CONN_SEMA07_M4_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA07_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_STA_SW_CONN_SEMA07_M4_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M4_OWN_REL_SW (0x18070000 + 0x4200u)---

    CONN_SEMA00_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore00 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_REL_SW_CONN_SEMA00_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_REL_SW_CONN_SEMA00_M4_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA00_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_REL_SW_CONN_SEMA00_M4_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M4_OWN_REL_SW (0x18070000 + 0x4204u)---

    CONN_SEMA01_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore01 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_REL_SW_CONN_SEMA01_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_REL_SW_CONN_SEMA01_M4_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA01_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_REL_SW_CONN_SEMA01_M4_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M4_OWN_REL_SW (0x18070000 + 0x4208u)---

    CONN_SEMA02_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore02 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_REL_SW_CONN_SEMA02_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_REL_SW_CONN_SEMA02_M4_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA02_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_REL_SW_CONN_SEMA02_M4_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M4_OWN_REL_SW (0x18070000 + 0x420Cu)---

    CONN_SEMA03_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore03 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_REL_SW_CONN_SEMA03_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_REL_SW_CONN_SEMA03_M4_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA03_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_REL_SW_CONN_SEMA03_M4_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M4_OWN_REL_SW (0x18070000 + 0x4210u)---

    CONN_SEMA04_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore04 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_REL_SW_CONN_SEMA04_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_REL_SW_CONN_SEMA04_M4_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA04_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_REL_SW_CONN_SEMA04_M4_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M4_OWN_REL_SW (0x18070000 + 0x4214u)---

    CONN_SEMA05_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore05 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_REL_SW_CONN_SEMA05_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_REL_SW_CONN_SEMA05_M4_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA05_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_REL_SW_CONN_SEMA05_M4_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M4_OWN_REL_SW (0x18070000 + 0x4218u)---

    CONN_SEMA06_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore06 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_REL_SW_CONN_SEMA06_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_REL_SW_CONN_SEMA06_M4_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA06_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_REL_SW_CONN_SEMA06_M4_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M4_OWN_REL_SW (0x18070000 + 0x421Cu)---

    CONN_SEMA07_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore07 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_REL_SW_CONN_SEMA07_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_REL_SW_CONN_SEMA07_M4_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA07_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_REL_SW_CONN_SEMA07_M4_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M4_STA_REP_SW (0x18070000 + 0x4400u)---

    CONN_SEMA00_OWN_BY_M4_STA_REP[0] - (RO) connsys semaphore00 own by Master4 status report, 1 = own by Master4
    CONN_SEMA01_OWN_BY_M4_STA_REP[1] - (RO) connsys semaphore01 own by Master4 status report, 1 = own by Master4
    CONN_SEMA02_OWN_BY_M4_STA_REP[2] - (RO) connsys semaphore02 own by Master4 status report, 1 = own by Master4
    CONN_SEMA03_OWN_BY_M4_STA_REP[3] - (RO) connsys semaphore03 own by Master4 status report, 1 = own by Master4
    CONN_SEMA04_OWN_BY_M4_STA_REP[4] - (RO) connsys semaphore04 own by Master4 status report, 1 = own by Master4
    CONN_SEMA05_OWN_BY_M4_STA_REP[5] - (RO) connsys semaphore05 own by Master4 status report, 1 = own by Master4
    CONN_SEMA06_OWN_BY_M4_STA_REP[6] - (RO) connsys semaphore06 own by Master4 status report, 1 = own by Master4
    CONN_SEMA07_OWN_BY_M4_STA_REP[7] - (RO) connsys semaphore07 own by Master4 status report, 1 = own by Master4
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA07_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA07_OWN_BY_M4_STA_REP_MASK 0x00000080u                // CONN_SEMA07_OWN_BY_M4_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA07_OWN_BY_M4_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA06_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA06_OWN_BY_M4_STA_REP_MASK 0x00000040u                // CONN_SEMA06_OWN_BY_M4_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA06_OWN_BY_M4_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA05_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA05_OWN_BY_M4_STA_REP_MASK 0x00000020u                // CONN_SEMA05_OWN_BY_M4_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA05_OWN_BY_M4_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA04_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA04_OWN_BY_M4_STA_REP_MASK 0x00000010u                // CONN_SEMA04_OWN_BY_M4_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA04_OWN_BY_M4_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA03_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA03_OWN_BY_M4_STA_REP_MASK 0x00000008u                // CONN_SEMA03_OWN_BY_M4_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA03_OWN_BY_M4_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA02_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA02_OWN_BY_M4_STA_REP_MASK 0x00000004u                // CONN_SEMA02_OWN_BY_M4_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA02_OWN_BY_M4_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA01_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA01_OWN_BY_M4_STA_REP_MASK 0x00000002u                // CONN_SEMA01_OWN_BY_M4_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA01_OWN_BY_M4_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA00_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA00_OWN_BY_M4_STA_REP_MASK 0x00000001u                // CONN_SEMA00_OWN_BY_M4_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA00_OWN_BY_M4_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M4_QUEUEING_STA_REP (0x18070000 + 0x4410u)---

    CONN_SEMA00_M4_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA01_M4_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA02_M4_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA03_M4_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA04_M4_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA05_M4_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA06_M4_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA07_M4_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master4 queueing status report, 1 = Master4 is queueing
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA07_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA07_M4_QUEUEING_STA_REP_MASK 0x00000080u                // CONN_SEMA07_M4_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA07_M4_QUEUEING_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA06_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA06_M4_QUEUEING_STA_REP_MASK 0x00000040u                // CONN_SEMA06_M4_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA06_M4_QUEUEING_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA05_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA05_M4_QUEUEING_STA_REP_MASK 0x00000020u                // CONN_SEMA05_M4_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA05_M4_QUEUEING_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA04_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA04_M4_QUEUEING_STA_REP_MASK 0x00000010u                // CONN_SEMA04_M4_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA04_M4_QUEUEING_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA03_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA03_M4_QUEUEING_STA_REP_MASK 0x00000008u                // CONN_SEMA03_M4_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA03_M4_QUEUEING_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA02_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA02_M4_QUEUEING_STA_REP_MASK 0x00000004u                // CONN_SEMA02_M4_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA02_M4_QUEUEING_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA01_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA01_M4_QUEUEING_STA_REP_MASK 0x00000002u                // CONN_SEMA01_M4_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA01_M4_QUEUEING_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA00_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA00_M4_QUEUEING_STA_REP_MASK 0x00000001u                // CONN_SEMA00_M4_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA00_M4_QUEUEING_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M5_OWN_STA_SW (0x18070000 + 0x5000u)---

    CONN_SEMA00_M5_OWN_STA_SW[0] - (RO) Connsys semaphore00 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_STA_SW_CONN_SEMA00_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_STA_SW_CONN_SEMA00_M5_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA00_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_STA_SW_CONN_SEMA00_M5_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M5_OWN_STA_SW (0x18070000 + 0x5004u)---

    CONN_SEMA01_M5_OWN_STA_SW[0] - (RO) Connsys semaphore01 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_STA_SW_CONN_SEMA01_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_STA_SW_CONN_SEMA01_M5_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA01_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_STA_SW_CONN_SEMA01_M5_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M5_OWN_STA_SW (0x18070000 + 0x5008u)---

    CONN_SEMA02_M5_OWN_STA_SW[0] - (RO) Connsys semaphore02 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_STA_SW_CONN_SEMA02_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_STA_SW_CONN_SEMA02_M5_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA02_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_STA_SW_CONN_SEMA02_M5_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M5_OWN_STA_SW (0x18070000 + 0x500Cu)---

    CONN_SEMA03_M5_OWN_STA_SW[0] - (RO) Connsys semaphore03 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_STA_SW_CONN_SEMA03_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_STA_SW_CONN_SEMA03_M5_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA03_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_STA_SW_CONN_SEMA03_M5_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M5_OWN_STA_SW (0x18070000 + 0x5010u)---

    CONN_SEMA04_M5_OWN_STA_SW[0] - (RO) Connsys semaphore04 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_STA_SW_CONN_SEMA04_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_STA_SW_CONN_SEMA04_M5_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA04_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_STA_SW_CONN_SEMA04_M5_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M5_OWN_STA_SW (0x18070000 + 0x5014u)---

    CONN_SEMA05_M5_OWN_STA_SW[0] - (RO) Connsys semaphore05 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_STA_SW_CONN_SEMA05_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_STA_SW_CONN_SEMA05_M5_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA05_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_STA_SW_CONN_SEMA05_M5_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M5_OWN_STA_SW (0x18070000 + 0x5018u)---

    CONN_SEMA06_M5_OWN_STA_SW[0] - (RO) Connsys semaphore06 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_STA_SW_CONN_SEMA06_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_STA_SW_CONN_SEMA06_M5_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA06_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_STA_SW_CONN_SEMA06_M5_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M5_OWN_STA_SW (0x18070000 + 0x501Cu)---

    CONN_SEMA07_M5_OWN_STA_SW[0] - (RO) Connsys semaphore07 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_STA_SW_CONN_SEMA07_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_STA_SW_CONN_SEMA07_M5_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA07_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_STA_SW_CONN_SEMA07_M5_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M5_OWN_REL_SW (0x18070000 + 0x5200u)---

    CONN_SEMA00_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore00 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_REL_SW_CONN_SEMA00_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_REL_SW_CONN_SEMA00_M5_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA00_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_REL_SW_CONN_SEMA00_M5_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M5_OWN_REL_SW (0x18070000 + 0x5204u)---

    CONN_SEMA01_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore01 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_REL_SW_CONN_SEMA01_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_REL_SW_CONN_SEMA01_M5_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA01_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_REL_SW_CONN_SEMA01_M5_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M5_OWN_REL_SW (0x18070000 + 0x5208u)---

    CONN_SEMA02_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore02 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_REL_SW_CONN_SEMA02_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_REL_SW_CONN_SEMA02_M5_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA02_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_REL_SW_CONN_SEMA02_M5_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M5_OWN_REL_SW (0x18070000 + 0x520Cu)---

    CONN_SEMA03_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore03 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_REL_SW_CONN_SEMA03_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_REL_SW_CONN_SEMA03_M5_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA03_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_REL_SW_CONN_SEMA03_M5_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M5_OWN_REL_SW (0x18070000 + 0x5210u)---

    CONN_SEMA04_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore04 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_REL_SW_CONN_SEMA04_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_REL_SW_CONN_SEMA04_M5_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA04_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_REL_SW_CONN_SEMA04_M5_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M5_OWN_REL_SW (0x18070000 + 0x5214u)---

    CONN_SEMA05_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore05 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_REL_SW_CONN_SEMA05_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_REL_SW_CONN_SEMA05_M5_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA05_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_REL_SW_CONN_SEMA05_M5_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M5_OWN_REL_SW (0x18070000 + 0x5218u)---

    CONN_SEMA06_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore06 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_REL_SW_CONN_SEMA06_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_REL_SW_CONN_SEMA06_M5_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA06_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_REL_SW_CONN_SEMA06_M5_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M5_OWN_REL_SW (0x18070000 + 0x521Cu)---

    CONN_SEMA07_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore07 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_REL_SW_CONN_SEMA07_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_REL_SW_CONN_SEMA07_M5_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA07_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_REL_SW_CONN_SEMA07_M5_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M5_STA_REP (0x18070000 + 0x5400u)---

    CONN_SEMA00_OWN_BY_M5_STA_REP[0] - (RO) connsys semaphore00 own by Master5 status report, 1 = own by Master5
    CONN_SEMA01_OWN_BY_M5_STA_REP[1] - (RO) connsys semaphore01 own by Master5 status report, 1 = own by Master5
    CONN_SEMA02_OWN_BY_M5_STA_REP[2] - (RO) connsys semaphore02 own by Master5 status report, 1 = own by Master5
    CONN_SEMA03_OWN_BY_M5_STA_REP[3] - (RO) connsys semaphore03 own by Master5 status report, 1 = own by Master5
    CONN_SEMA04_OWN_BY_M5_STA_REP[4] - (RO) connsys semaphore04 own by Master5 status report, 1 = own by Master5
    CONN_SEMA05_OWN_BY_M5_STA_REP[5] - (RO) connsys semaphore05 own by Master5 status report, 1 = own by Master5
    CONN_SEMA06_OWN_BY_M5_STA_REP[6] - (RO) connsys semaphore06 own by Master5 status report, 1 = own by Master5
    CONN_SEMA07_OWN_BY_M5_STA_REP[7] - (RO) connsys semaphore07 own by Master5 status report, 1 = own by Master5
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA07_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA07_OWN_BY_M5_STA_REP_MASK 0x00000080u                // CONN_SEMA07_OWN_BY_M5_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA07_OWN_BY_M5_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA06_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA06_OWN_BY_M5_STA_REP_MASK 0x00000040u                // CONN_SEMA06_OWN_BY_M5_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA06_OWN_BY_M5_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA05_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA05_OWN_BY_M5_STA_REP_MASK 0x00000020u                // CONN_SEMA05_OWN_BY_M5_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA05_OWN_BY_M5_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA04_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA04_OWN_BY_M5_STA_REP_MASK 0x00000010u                // CONN_SEMA04_OWN_BY_M5_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA04_OWN_BY_M5_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA03_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA03_OWN_BY_M5_STA_REP_MASK 0x00000008u                // CONN_SEMA03_OWN_BY_M5_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA03_OWN_BY_M5_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA02_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA02_OWN_BY_M5_STA_REP_MASK 0x00000004u                // CONN_SEMA02_OWN_BY_M5_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA02_OWN_BY_M5_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA01_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA01_OWN_BY_M5_STA_REP_MASK 0x00000002u                // CONN_SEMA01_OWN_BY_M5_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA01_OWN_BY_M5_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA00_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA00_OWN_BY_M5_STA_REP_MASK 0x00000001u                // CONN_SEMA00_OWN_BY_M5_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA00_OWN_BY_M5_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M5_QUEUEING_STA_REP (0x18070000 + 0x5410u)---

    CONN_SEMA00_M5_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA01_M5_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA02_M5_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA03_M5_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA04_M5_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA05_M5_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA06_M5_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA07_M5_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master5 queueing status report, 1 = Master5 is queueing
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA07_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA07_M5_QUEUEING_STA_REP_MASK 0x00000080u                // CONN_SEMA07_M5_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA07_M5_QUEUEING_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA06_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA06_M5_QUEUEING_STA_REP_MASK 0x00000040u                // CONN_SEMA06_M5_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA06_M5_QUEUEING_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA05_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA05_M5_QUEUEING_STA_REP_MASK 0x00000020u                // CONN_SEMA05_M5_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA05_M5_QUEUEING_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA04_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA04_M5_QUEUEING_STA_REP_MASK 0x00000010u                // CONN_SEMA04_M5_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA04_M5_QUEUEING_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA03_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA03_M5_QUEUEING_STA_REP_MASK 0x00000008u                // CONN_SEMA03_M5_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA03_M5_QUEUEING_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA02_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA02_M5_QUEUEING_STA_REP_MASK 0x00000004u                // CONN_SEMA02_M5_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA02_M5_QUEUEING_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA01_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA01_M5_QUEUEING_STA_REP_MASK 0x00000002u                // CONN_SEMA01_M5_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA01_M5_QUEUEING_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA00_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA00_M5_QUEUEING_STA_REP_MASK 0x00000001u                // CONN_SEMA00_M5_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA00_M5_QUEUEING_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M6_OWN_STA_SW (0x18070000 + 0x6000u)---

    CONN_SEMA00_M6_OWN_STA_SW[0] - (RO) Connsys semaphore00 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_STA_SW_CONN_SEMA00_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_STA_SW_CONN_SEMA00_M6_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA00_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_STA_SW_CONN_SEMA00_M6_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M6_OWN_STA_SW (0x18070000 + 0x6004u)---

    CONN_SEMA01_M6_OWN_STA_SW[0] - (RO) Connsys semaphore01 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_STA_SW_CONN_SEMA01_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_STA_SW_CONN_SEMA01_M6_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA01_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_STA_SW_CONN_SEMA01_M6_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M6_OWN_STA_SW (0x18070000 + 0x6008u)---

    CONN_SEMA02_M6_OWN_STA_SW[0] - (RO) Connsys semaphore02 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_STA_SW_CONN_SEMA02_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_STA_SW_CONN_SEMA02_M6_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA02_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_STA_SW_CONN_SEMA02_M6_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M6_OWN_STA_SW (0x18070000 + 0x600Cu)---

    CONN_SEMA03_M6_OWN_STA_SW[0] - (RO) Connsys semaphore03 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_STA_SW_CONN_SEMA03_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_STA_SW_CONN_SEMA03_M6_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA03_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_STA_SW_CONN_SEMA03_M6_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M6_OWN_STA_SW (0x18070000 + 0x6010u)---

    CONN_SEMA04_M6_OWN_STA_SW[0] - (RO) Connsys semaphore04 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_STA_SW_CONN_SEMA04_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_STA_SW_CONN_SEMA04_M6_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA04_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_STA_SW_CONN_SEMA04_M6_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M6_OWN_STA_SW (0x18070000 + 0x6014u)---

    CONN_SEMA05_M6_OWN_STA_SW[0] - (RO) Connsys semaphore05 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_STA_SW_CONN_SEMA05_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_STA_SW_CONN_SEMA05_M6_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA05_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_STA_SW_CONN_SEMA05_M6_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M6_OWN_STA_SW (0x18070000 + 0x6018u)---

    CONN_SEMA06_M6_OWN_STA_SW[0] - (RO) Connsys semaphore06 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_STA_SW_CONN_SEMA06_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_STA_SW_CONN_SEMA06_M6_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA06_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_STA_SW_CONN_SEMA06_M6_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M6_OWN_STA_SW (0x18070000 + 0x601Cu)---

    CONN_SEMA07_M6_OWN_STA_SW[0] - (RO) Connsys semaphore07 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_STA_SW_CONN_SEMA07_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_STA_SW_CONN_SEMA07_M6_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA07_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_STA_SW_CONN_SEMA07_M6_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M6_OWN_REL_SW (0x18070000 + 0x6200u)---

    CONN_SEMA00_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore00 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_REL_SW_CONN_SEMA00_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_REL_SW_CONN_SEMA00_M6_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA00_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_REL_SW_CONN_SEMA00_M6_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M6_OWN_REL_SW (0x18070000 + 0x6204u)---

    CONN_SEMA01_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore01 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_REL_SW_CONN_SEMA01_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_REL_SW_CONN_SEMA01_M6_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA01_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_REL_SW_CONN_SEMA01_M6_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M6_OWN_REL_SW (0x18070000 + 0x6208u)---

    CONN_SEMA02_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore02 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_REL_SW_CONN_SEMA02_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_REL_SW_CONN_SEMA02_M6_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA02_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_REL_SW_CONN_SEMA02_M6_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M6_OWN_REL_SW (0x18070000 + 0x620Cu)---

    CONN_SEMA03_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore03 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_REL_SW_CONN_SEMA03_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_REL_SW_CONN_SEMA03_M6_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA03_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_REL_SW_CONN_SEMA03_M6_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M6_OWN_REL_SW (0x18070000 + 0x6210u)---

    CONN_SEMA04_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore04 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_REL_SW_CONN_SEMA04_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_REL_SW_CONN_SEMA04_M6_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA04_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_REL_SW_CONN_SEMA04_M6_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M6_OWN_REL_SW (0x18070000 + 0x6214u)---

    CONN_SEMA05_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore05 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_REL_SW_CONN_SEMA05_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_REL_SW_CONN_SEMA05_M6_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA05_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_REL_SW_CONN_SEMA05_M6_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M6_OWN_REL_SW (0x18070000 + 0x6218u)---

    CONN_SEMA06_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore06 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_REL_SW_CONN_SEMA06_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_REL_SW_CONN_SEMA06_M6_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA06_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_REL_SW_CONN_SEMA06_M6_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M6_OWN_REL_SW (0x18070000 + 0x621Cu)---

    CONN_SEMA07_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore07 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_REL_SW_CONN_SEMA07_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_REL_SW_CONN_SEMA07_M6_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA07_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_REL_SW_CONN_SEMA07_M6_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M6_STA_REP (0x18070000 + 0x6400u)---

    CONN_SEMA00_OWN_BY_M6_STA_REP[0] - (RO) connsys semaphore00 own by Master6 status report, 1 = own by Master6
    CONN_SEMA01_OWN_BY_M6_STA_REP[1] - (RO) connsys semaphore01 own by Master6 status report, 1 = own by Master6
    CONN_SEMA02_OWN_BY_M6_STA_REP[2] - (RO) connsys semaphore02 own by Master6 status report, 1 = own by Master6
    CONN_SEMA03_OWN_BY_M6_STA_REP[3] - (RO) connsys semaphore03 own by Master6 status report, 1 = own by Master6
    CONN_SEMA04_OWN_BY_M6_STA_REP[4] - (RO) connsys semaphore04 own by Master6 status report, 1 = own by Master6
    CONN_SEMA05_OWN_BY_M6_STA_REP[5] - (RO) connsys semaphore05 own by Master6 status report, 1 = own by Master6
    CONN_SEMA06_OWN_BY_M6_STA_REP[6] - (RO) connsys semaphore06 own by Master6 status report, 1 = own by Master6
    CONN_SEMA07_OWN_BY_M6_STA_REP[7] - (RO) connsys semaphore07 own by Master6 status report, 1 = own by Master6
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA07_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA07_OWN_BY_M6_STA_REP_MASK 0x00000080u                // CONN_SEMA07_OWN_BY_M6_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA07_OWN_BY_M6_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA06_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA06_OWN_BY_M6_STA_REP_MASK 0x00000040u                // CONN_SEMA06_OWN_BY_M6_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA06_OWN_BY_M6_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA05_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA05_OWN_BY_M6_STA_REP_MASK 0x00000020u                // CONN_SEMA05_OWN_BY_M6_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA05_OWN_BY_M6_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA04_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA04_OWN_BY_M6_STA_REP_MASK 0x00000010u                // CONN_SEMA04_OWN_BY_M6_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA04_OWN_BY_M6_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA03_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA03_OWN_BY_M6_STA_REP_MASK 0x00000008u                // CONN_SEMA03_OWN_BY_M6_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA03_OWN_BY_M6_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA02_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA02_OWN_BY_M6_STA_REP_MASK 0x00000004u                // CONN_SEMA02_OWN_BY_M6_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA02_OWN_BY_M6_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA01_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA01_OWN_BY_M6_STA_REP_MASK 0x00000002u                // CONN_SEMA01_OWN_BY_M6_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA01_OWN_BY_M6_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA00_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA00_OWN_BY_M6_STA_REP_MASK 0x00000001u                // CONN_SEMA00_OWN_BY_M6_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA00_OWN_BY_M6_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M6_QUEUEING_STA_REP (0x18070000 + 0x6410u)---

    CONN_SEMA00_M6_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA01_M6_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA02_M6_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA03_M6_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA04_M6_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA05_M6_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA06_M6_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA07_M6_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master6 queueing status report, 1 = Master6 is queueing
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA07_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA07_M6_QUEUEING_STA_REP_MASK 0x00000080u                // CONN_SEMA07_M6_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA07_M6_QUEUEING_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA06_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA06_M6_QUEUEING_STA_REP_MASK 0x00000040u                // CONN_SEMA06_M6_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA06_M6_QUEUEING_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA05_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA05_M6_QUEUEING_STA_REP_MASK 0x00000020u                // CONN_SEMA05_M6_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA05_M6_QUEUEING_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA04_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA04_M6_QUEUEING_STA_REP_MASK 0x00000010u                // CONN_SEMA04_M6_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA04_M6_QUEUEING_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA03_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA03_M6_QUEUEING_STA_REP_MASK 0x00000008u                // CONN_SEMA03_M6_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA03_M6_QUEUEING_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA02_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA02_M6_QUEUEING_STA_REP_MASK 0x00000004u                // CONN_SEMA02_M6_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA02_M6_QUEUEING_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA01_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA01_M6_QUEUEING_STA_REP_MASK 0x00000002u                // CONN_SEMA01_M6_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA01_M6_QUEUEING_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA00_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA00_M6_QUEUEING_STA_REP_MASK 0x00000001u                // CONN_SEMA00_M6_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA00_M6_QUEUEING_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M7_OWN_STA_SW (0x18070000 + 0x7000u)---

    CONN_SEMA00_M7_OWN_STA_SW[0] - (RO) Connsys semaphore00 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_STA_SW_CONN_SEMA00_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_STA_SW_CONN_SEMA00_M7_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA00_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_STA_SW_CONN_SEMA00_M7_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M7_OWN_STA_SW (0x18070000 + 0x7004u)---

    CONN_SEMA01_M7_OWN_STA_SW[0] - (RO) Connsys semaphore01 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_STA_SW_CONN_SEMA01_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_STA_SW_CONN_SEMA01_M7_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA01_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_STA_SW_CONN_SEMA01_M7_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M7_OWN_STA_SW (0x18070000 + 0x7008u)---

    CONN_SEMA02_M7_OWN_STA_SW[0] - (RO) Connsys semaphore02 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_STA_SW_CONN_SEMA02_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_STA_SW_CONN_SEMA02_M7_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA02_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_STA_SW_CONN_SEMA02_M7_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M7_OWN_STA_SW (0x18070000 + 0x700Cu)---

    CONN_SEMA03_M7_OWN_STA_SW[0] - (RO) Connsys semaphore03 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_STA_SW_CONN_SEMA03_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_STA_SW_CONN_SEMA03_M7_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA03_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_STA_SW_CONN_SEMA03_M7_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M7_OWN_STA_SW (0x18070000 + 0x7010u)---

    CONN_SEMA04_M7_OWN_STA_SW[0] - (RO) Connsys semaphore04 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_STA_SW_CONN_SEMA04_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_STA_SW_CONN_SEMA04_M7_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA04_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_STA_SW_CONN_SEMA04_M7_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M7_OWN_STA_SW (0x18070000 + 0x7014u)---

    CONN_SEMA05_M7_OWN_STA_SW[0] - (RO) Connsys semaphore05 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_STA_SW_CONN_SEMA05_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_STA_SW_CONN_SEMA05_M7_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA05_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_STA_SW_CONN_SEMA05_M7_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M7_OWN_STA_SW (0x18070000 + 0x7018u)---

    CONN_SEMA06_M7_OWN_STA_SW[0] - (RO) Connsys semaphore06 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_STA_SW_CONN_SEMA06_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_STA_SW_CONN_SEMA06_M7_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA06_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_STA_SW_CONN_SEMA06_M7_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M7_OWN_STA_SW (0x18070000 + 0x701Cu)---

    CONN_SEMA07_M7_OWN_STA_SW[0] - (RO) Connsys semaphore07 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_STA_SW_CONN_SEMA07_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_STA_SW_CONN_SEMA07_M7_OWN_STA_SW_MASK 0x00000001u                // CONN_SEMA07_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_STA_SW_CONN_SEMA07_M7_OWN_STA_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA00_M7_OWN_REL_SW (0x18070000 + 0x7200u)---

    CONN_SEMA00_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore00 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_REL_SW_CONN_SEMA00_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_REL_SW_CONN_SEMA00_M7_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA00_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_REL_SW_CONN_SEMA00_M7_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA01_M7_OWN_REL_SW (0x18070000 + 0x7204u)---

    CONN_SEMA01_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore01 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_REL_SW_CONN_SEMA01_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_REL_SW_CONN_SEMA01_M7_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA01_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_REL_SW_CONN_SEMA01_M7_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA02_M7_OWN_REL_SW (0x18070000 + 0x7208u)---

    CONN_SEMA02_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore02 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_REL_SW_CONN_SEMA02_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_REL_SW_CONN_SEMA02_M7_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA02_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_REL_SW_CONN_SEMA02_M7_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA03_M7_OWN_REL_SW (0x18070000 + 0x720Cu)---

    CONN_SEMA03_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore03 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_REL_SW_CONN_SEMA03_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_REL_SW_CONN_SEMA03_M7_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA03_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_REL_SW_CONN_SEMA03_M7_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA04_M7_OWN_REL_SW (0x18070000 + 0x7210u)---

    CONN_SEMA04_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore04 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_REL_SW_CONN_SEMA04_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_REL_SW_CONN_SEMA04_M7_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA04_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_REL_SW_CONN_SEMA04_M7_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA05_M7_OWN_REL_SW (0x18070000 + 0x7214u)---

    CONN_SEMA05_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore05 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_REL_SW_CONN_SEMA05_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_REL_SW_CONN_SEMA05_M7_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA05_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_REL_SW_CONN_SEMA05_M7_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA06_M7_OWN_REL_SW (0x18070000 + 0x7218u)---

    CONN_SEMA06_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore06 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_REL_SW_CONN_SEMA06_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_REL_SW_CONN_SEMA06_M7_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA06_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_REL_SW_CONN_SEMA06_M7_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA07_M7_OWN_REL_SW (0x18070000 + 0x721Cu)---

    CONN_SEMA07_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore07 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_REL_SW_CONN_SEMA07_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_REL_SW_CONN_SEMA07_M7_OWN_REL_SW_MASK 0x00000001u                // CONN_SEMA07_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_REL_SW_CONN_SEMA07_M7_OWN_REL_SW_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M7_STA_REP (0x18070000 + 0x7400u)---

    CONN_SEMA00_OWN_BY_M7_STA_REP[0] - (RO) connsys semaphore00 own by Master7 status report, 1 = own by Master7
    CONN_SEMA01_OWN_BY_M7_STA_REP[1] - (RO) connsys semaphore01 own by Master7 status report, 1 = own by Master7
    CONN_SEMA02_OWN_BY_M7_STA_REP[2] - (RO) connsys semaphore02 own by Master7 status report, 1 = own by Master7
    CONN_SEMA03_OWN_BY_M7_STA_REP[3] - (RO) connsys semaphore03 own by Master7 status report, 1 = own by Master7
    CONN_SEMA04_OWN_BY_M7_STA_REP[4] - (RO) connsys semaphore04 own by Master7 status report, 1 = own by Master7
    CONN_SEMA05_OWN_BY_M7_STA_REP[5] - (RO) connsys semaphore05 own by Master7 status report, 1 = own by Master7
    CONN_SEMA06_OWN_BY_M7_STA_REP[6] - (RO) connsys semaphore06 own by Master7 status report, 1 = own by Master7
    CONN_SEMA07_OWN_BY_M7_STA_REP[7] - (RO) connsys semaphore07 own by Master7 status report, 1 = own by Master7
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA07_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA07_OWN_BY_M7_STA_REP_MASK 0x00000080u                // CONN_SEMA07_OWN_BY_M7_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA07_OWN_BY_M7_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA06_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA06_OWN_BY_M7_STA_REP_MASK 0x00000040u                // CONN_SEMA06_OWN_BY_M7_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA06_OWN_BY_M7_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA05_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA05_OWN_BY_M7_STA_REP_MASK 0x00000020u                // CONN_SEMA05_OWN_BY_M7_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA05_OWN_BY_M7_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA04_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA04_OWN_BY_M7_STA_REP_MASK 0x00000010u                // CONN_SEMA04_OWN_BY_M7_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA04_OWN_BY_M7_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA03_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA03_OWN_BY_M7_STA_REP_MASK 0x00000008u                // CONN_SEMA03_OWN_BY_M7_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA03_OWN_BY_M7_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA02_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA02_OWN_BY_M7_STA_REP_MASK 0x00000004u                // CONN_SEMA02_OWN_BY_M7_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA02_OWN_BY_M7_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA01_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA01_OWN_BY_M7_STA_REP_MASK 0x00000002u                // CONN_SEMA01_OWN_BY_M7_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA01_OWN_BY_M7_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA00_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA00_OWN_BY_M7_STA_REP_MASK 0x00000001u                // CONN_SEMA00_OWN_BY_M7_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA00_OWN_BY_M7_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_M7_QUEUEING_STA_REP (0x18070000 + 0x7410u)---

    CONN_SEMA00_M7_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA01_M7_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA02_M7_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA03_M7_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA04_M7_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA05_M7_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA06_M7_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA07_M7_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master7 queueing status report, 1 = Master7 is queueing
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA07_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA07_M7_QUEUEING_STA_REP_MASK 0x00000080u                // CONN_SEMA07_M7_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA07_M7_QUEUEING_STA_REP_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA06_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA06_M7_QUEUEING_STA_REP_MASK 0x00000040u                // CONN_SEMA06_M7_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA06_M7_QUEUEING_STA_REP_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA05_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA05_M7_QUEUEING_STA_REP_MASK 0x00000020u                // CONN_SEMA05_M7_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA05_M7_QUEUEING_STA_REP_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA04_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA04_M7_QUEUEING_STA_REP_MASK 0x00000010u                // CONN_SEMA04_M7_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA04_M7_QUEUEING_STA_REP_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA03_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA03_M7_QUEUEING_STA_REP_MASK 0x00000008u                // CONN_SEMA03_M7_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA03_M7_QUEUEING_STA_REP_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA02_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA02_M7_QUEUEING_STA_REP_MASK 0x00000004u                // CONN_SEMA02_M7_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA02_M7_QUEUEING_STA_REP_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA01_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA01_M7_QUEUEING_STA_REP_MASK 0x00000002u                // CONN_SEMA01_M7_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA01_M7_QUEUEING_STA_REP_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA00_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA00_M7_QUEUEING_STA_REP_MASK 0x00000001u                // CONN_SEMA00_M7_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA00_M7_QUEUEING_STA_REP_SHFT 0u

/* =====================================================================================

  ---CONN_SEMA_SW_RESET (0x18070000 + 0x8000u)---

    CONN_SEMA00_M4_SW_RESET[0]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA00_M5_SW_RESET[1]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA00_M6_SW_RESET[2]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA00_M7_SW_RESET[3]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA01_M4_SW_RESET[4]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA01_M5_SW_RESET[5]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA01_M6_SW_RESET[6]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA01_M7_SW_RESET[7]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA02_M4_SW_RESET[8]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA02_M5_SW_RESET[9]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA02_M6_SW_RESET[10]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA02_M7_SW_RESET[11]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA03_M4_SW_RESET[12]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA03_M5_SW_RESET[13]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA03_M6_SW_RESET[14]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA03_M7_SW_RESET[15]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA04_M4_SW_RESET[16]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA04_M5_SW_RESET[17]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA04_M6_SW_RESET[18]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA04_M7_SW_RESET[19]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA05_M4_SW_RESET[20]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA05_M5_SW_RESET[21]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA05_M6_SW_RESET[22]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA05_M7_SW_RESET[23]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA06_M4_SW_RESET[24]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA06_M5_SW_RESET[25]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA06_M6_SW_RESET[26]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA06_M7_SW_RESET[27]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA07_M4_SW_RESET[28]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA07_M5_SW_RESET[29]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA07_M6_SW_RESET[30]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA07_M7_SW_RESET[31]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M7_SW_RESET_MASK 0x80000000u                // CONN_SEMA07_M7_SW_RESET[31]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M7_SW_RESET_SHFT 31u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M6_SW_RESET_MASK 0x40000000u                // CONN_SEMA07_M6_SW_RESET[30]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M6_SW_RESET_SHFT 30u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M5_SW_RESET_MASK 0x20000000u                // CONN_SEMA07_M5_SW_RESET[29]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M5_SW_RESET_SHFT 29u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M4_SW_RESET_MASK 0x10000000u                // CONN_SEMA07_M4_SW_RESET[28]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M4_SW_RESET_SHFT 28u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M7_SW_RESET_MASK 0x08000000u                // CONN_SEMA06_M7_SW_RESET[27]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M7_SW_RESET_SHFT 27u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M6_SW_RESET_MASK 0x04000000u                // CONN_SEMA06_M6_SW_RESET[26]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M6_SW_RESET_SHFT 26u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M5_SW_RESET_MASK 0x02000000u                // CONN_SEMA06_M5_SW_RESET[25]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M5_SW_RESET_SHFT 25u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M4_SW_RESET_MASK 0x01000000u                // CONN_SEMA06_M4_SW_RESET[24]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M4_SW_RESET_SHFT 24u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M7_SW_RESET_MASK 0x00800000u                // CONN_SEMA05_M7_SW_RESET[23]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M7_SW_RESET_SHFT 23u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M6_SW_RESET_MASK 0x00400000u                // CONN_SEMA05_M6_SW_RESET[22]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M6_SW_RESET_SHFT 22u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M5_SW_RESET_MASK 0x00200000u                // CONN_SEMA05_M5_SW_RESET[21]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M5_SW_RESET_SHFT 21u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M4_SW_RESET_MASK 0x00100000u                // CONN_SEMA05_M4_SW_RESET[20]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M4_SW_RESET_SHFT 20u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M7_SW_RESET_MASK 0x00080000u                // CONN_SEMA04_M7_SW_RESET[19]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M7_SW_RESET_SHFT 19u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M6_SW_RESET_MASK 0x00040000u                // CONN_SEMA04_M6_SW_RESET[18]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M6_SW_RESET_SHFT 18u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M5_SW_RESET_MASK 0x00020000u                // CONN_SEMA04_M5_SW_RESET[17]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M5_SW_RESET_SHFT 17u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M4_SW_RESET_MASK 0x00010000u                // CONN_SEMA04_M4_SW_RESET[16]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M4_SW_RESET_SHFT 16u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M7_SW_RESET_MASK 0x00008000u                // CONN_SEMA03_M7_SW_RESET[15]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M7_SW_RESET_SHFT 15u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M6_SW_RESET_MASK 0x00004000u                // CONN_SEMA03_M6_SW_RESET[14]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M6_SW_RESET_SHFT 14u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M5_SW_RESET_MASK 0x00002000u                // CONN_SEMA03_M5_SW_RESET[13]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M5_SW_RESET_SHFT 13u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M4_SW_RESET_MASK 0x00001000u                // CONN_SEMA03_M4_SW_RESET[12]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M4_SW_RESET_SHFT 12u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M7_SW_RESET_MASK 0x00000800u                // CONN_SEMA02_M7_SW_RESET[11]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M7_SW_RESET_SHFT 11u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M6_SW_RESET_MASK 0x00000400u                // CONN_SEMA02_M6_SW_RESET[10]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M6_SW_RESET_SHFT 10u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M5_SW_RESET_MASK 0x00000200u                // CONN_SEMA02_M5_SW_RESET[9]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M5_SW_RESET_SHFT 9u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M4_SW_RESET_MASK 0x00000100u                // CONN_SEMA02_M4_SW_RESET[8]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M4_SW_RESET_SHFT 8u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M7_SW_RESET_MASK 0x00000080u                // CONN_SEMA01_M7_SW_RESET[7]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M7_SW_RESET_SHFT 7u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M6_SW_RESET_MASK 0x00000040u                // CONN_SEMA01_M6_SW_RESET[6]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M6_SW_RESET_SHFT 6u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M5_SW_RESET_MASK 0x00000020u                // CONN_SEMA01_M5_SW_RESET[5]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M5_SW_RESET_SHFT 5u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M4_SW_RESET_MASK 0x00000010u                // CONN_SEMA01_M4_SW_RESET[4]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M4_SW_RESET_SHFT 4u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M7_SW_RESET_MASK 0x00000008u                // CONN_SEMA00_M7_SW_RESET[3]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M7_SW_RESET_SHFT 3u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M6_SW_RESET_MASK 0x00000004u                // CONN_SEMA00_M6_SW_RESET[2]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M6_SW_RESET_SHFT 2u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M5_SW_RESET_MASK 0x00000002u                // CONN_SEMA00_M5_SW_RESET[1]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M5_SW_RESET_SHFT 1u
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M4_SW_RESET_MASK 0x00000001u                // CONN_SEMA00_M4_SW_RESET[0]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M4_SW_RESET_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __CONN_SEMAPHORE_REGS_H__
