// Seed: 449250749
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    input wand id_2,
    input tri id_3,
    output supply1 id_4,
    input supply1 id_5
    , id_7
);
  assign id_4 = 1 ? id_5 : id_2;
  assign id_7 = 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wand id_4,
    input wire id_5,
    input wire id_6,
    output uwire id_7,
    input supply0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input wor id_12,
    input wor id_13,
    output wire id_14,
    output tri1 id_15,
    input wand id_16,
    input supply1 id_17,
    input wand id_18,
    output uwire id_19,
    output wor id_20,
    output uwire id_21
);
  id_23(
      ~id_9, id_9 == ((1) == 1), 1
  ); module_0(
      id_20, id_11, id_13, id_10, id_11, id_0
  );
endmodule
