{
    "preprocessor/default_net/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/default_net/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "default_net.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 84.8,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/default_net/k6_N10_40nm": {
        "test_name": "preprocessor/default_net/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "default_net.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 10.7,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/default_net/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/default_net/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "default_net.blif",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 85.2,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/default_net/no_arch": {
        "test_name": "preprocessor/default_net/no_arch",
        "blif": "default_net.blif",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 4.1,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/elsif_defined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/elsif_defined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "elsif_defined.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 83.8,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/elsif_defined/k6_N10_40nm": {
        "test_name": "preprocessor/elsif_defined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "elsif_defined.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 7.8,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/elsif_defined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/elsif_defined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "elsif_defined.blif",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 80,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/elsif_defined/no_arch": {
        "test_name": "preprocessor/elsif_defined/no_arch",
        "blif": "elsif_defined.blif",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 5.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifdef_defined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_defined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "ifdef_defined.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 83.6,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifdef_defined/k6_N10_40nm": {
        "test_name": "preprocessor/ifdef_defined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ifdef_defined.blif",
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 9.6,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifdef_defined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_defined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ifdef_defined.blif",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 76.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifdef_defined/no_arch": {
        "test_name": "preprocessor/ifdef_defined/no_arch",
        "blif": "ifdef_defined.blif",
        "max_rss(MiB)": 14.4,
        "exec_time(ms)": 5.5,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifdef_else_defined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_else_defined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "ifdef_else_defined.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 83.6,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifdef_else_defined/k6_N10_40nm": {
        "test_name": "preprocessor/ifdef_else_defined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ifdef_else_defined.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 9.6,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifdef_else_defined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_else_defined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ifdef_else_defined.blif",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 83.4,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifdef_else_defined/no_arch": {
        "test_name": "preprocessor/ifdef_else_defined/no_arch",
        "blif": "ifdef_else_defined.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifdef_else_undefined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_else_undefined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "ifdef_else_undefined.blif",
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 69.4,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifdef_else_undefined/k6_N10_40nm": {
        "test_name": "preprocessor/ifdef_else_undefined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ifdef_else_undefined.blif",
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 11,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifdef_else_undefined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_else_undefined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ifdef_else_undefined.blif",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 75.7,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifdef_else_undefined/no_arch": {
        "test_name": "preprocessor/ifdef_else_undefined/no_arch",
        "blif": "ifdef_else_undefined.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 3.6,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifndef_else_defined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_else_defined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "ifndef_else_defined.blif",
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 88.2,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifndef_else_defined/k6_N10_40nm": {
        "test_name": "preprocessor/ifndef_else_defined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ifndef_else_defined.blif",
        "max_rss(MiB)": 18,
        "exec_time(ms)": 9.9,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifndef_else_defined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_else_defined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ifndef_else_defined.blif",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 81.5,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifndef_else_defined/no_arch": {
        "test_name": "preprocessor/ifndef_else_defined/no_arch",
        "blif": "ifndef_else_defined.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4.8,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifndef_else_undefined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_else_undefined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "ifndef_else_undefined.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 69.6,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifndef_else_undefined/k6_N10_40nm": {
        "test_name": "preprocessor/ifndef_else_undefined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ifndef_else_undefined.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 11,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifndef_else_undefined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_else_undefined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ifndef_else_undefined.blif",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 76,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifndef_else_undefined/no_arch": {
        "test_name": "preprocessor/ifndef_else_undefined/no_arch",
        "blif": "ifndef_else_undefined.blif",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 4.4,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifndef_undefined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_undefined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "ifndef_undefined.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 87.2,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifndef_undefined/k6_N10_40nm": {
        "test_name": "preprocessor/ifndef_undefined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ifndef_undefined.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 9.9,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifndef_undefined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_undefined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ifndef_undefined.blif",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 68.9,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/ifndef_undefined/no_arch": {
        "test_name": "preprocessor/ifndef_undefined/no_arch",
        "blif": "ifndef_undefined.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 4,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 71.4,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/multiple_nested_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/multiple_nested_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "multiple_nested_define.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 88,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "preprocessor/multiple_nested_define/k6_N10_40nm": {
        "test_name": "preprocessor/multiple_nested_define/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "multiple_nested_define.blif",
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 10.6,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "preprocessor/multiple_nested_define/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/multiple_nested_define/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "multiple_nested_define.blif",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 82.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "preprocessor/multiple_nested_define/no_arch": {
        "test_name": "preprocessor/multiple_nested_define/no_arch",
        "blif": "multiple_nested_define.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.4,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "preprocessor/nested_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/nested_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "nested_define.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 77.3,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "preprocessor/nested_define/k6_N10_40nm": {
        "test_name": "preprocessor/nested_define/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "nested_define.blif",
        "max_rss(MiB)": 18.1,
        "exec_time(ms)": 10.7,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "preprocessor/nested_define/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/nested_define/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "nested_define.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 78.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "preprocessor/nested_define/no_arch": {
        "test_name": "preprocessor/nested_define/no_arch",
        "blif": "nested_define.blif",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 4.2,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "preprocessor/operation_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/operation_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "operation_define.blif",
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 68.7,
        "simulation_time(ms)": 0.2,
        "test_coverage(%)": 62.5,
        "Pi": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "preprocessor/operation_define/k6_N10_40nm": {
        "test_name": "preprocessor/operation_define/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "operation_define.blif",
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 8,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 62.5,
        "Pi": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "preprocessor/operation_define/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/operation_define/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "operation_define.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 70.5,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 62.5,
        "Pi": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "preprocessor/operation_define/no_arch": {
        "test_name": "preprocessor/operation_define/no_arch",
        "blif": "operation_define.blif",
        "max_rss(MiB)": 14.5,
        "exec_time(ms)": 3.2,
        "simulation_time(ms)": 0.1,
        "test_coverage(%)": 62.5,
        "Pi": 1,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "preprocessor/ifdef_undefined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_undefined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "ifdef_undefined.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "generic logic size": 4
    },
    "preprocessor/ifdef_undefined/k6_N10_40nm": {
        "test_name": "preprocessor/ifdef_undefined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ifdef_undefined.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "generic logic size": 6
    },
    "preprocessor/ifdef_undefined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifdef_undefined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ifdef_undefined.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "generic logic size": 6
    },
    "preprocessor/ifdef_undefined/no_arch": {
        "test_name": "preprocessor/ifdef_undefined/no_arch",
        "blif": "ifdef_undefined.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ]
    },
    "preprocessor/ifndef_defined/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_defined/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "ifndef_defined.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "generic logic size": 4
    },
    "preprocessor/ifndef_defined/k6_N10_40nm": {
        "test_name": "preprocessor/ifndef_defined/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "ifndef_defined.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "generic logic size": 6
    },
    "preprocessor/ifndef_defined/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/ifndef_defined/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "ifndef_defined.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ],
        "generic logic size": 6
    },
    "preprocessor/ifndef_defined/no_arch": {
        "test_name": "preprocessor/ifndef_defined/no_arch",
        "blif": "ifndef_defined.blif",
        "exit": 134,
        "errors": [
            "OUTPUT_BLIF Vector files differ."
        ],
        "warnings": [
            "OUTPUT_BLIF Simulation produced fewer than 2 vectors."
        ]
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "preprocessor/undef/k6_N10_40nm": {
        "test_name": "preprocessor/undef/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "undef.blif",
        "max_rss(MiB)": 32.6,
        "exec_time(ms)": 10.6,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/undef/k6_N10_mem32K_40nm": {
        "test_name": "preprocessor/undef/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "undef.blif",
        "max_rss(MiB)": 49.1,
        "exec_time(ms)": 71.9,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/undef/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "preprocessor/undef/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "undef.blif",
        "max_rss(MiB)": 50,
        "exec_time(ms)": 71.4,
        "simulation_time(ms)": 0.3,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "preprocessor/undef/no_arch": {
        "test_name": "preprocessor/undef/no_arch",
        "blif": "undef.blif",
        "max_rss(MiB)": 29.9,
        "exec_time(ms)": 4.1,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    }
}
