INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx_Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_crypto_sign_keypair_top glbl -prj crypto_sign_keypair.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx_Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s crypto_sign_keypair 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/AddRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/AES256_CTR_DRBG_UdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_CTR_DRBG_UdEe_ram
INFO: [VRFC 10-311] analyzing module AES256_CTR_DRBG_UdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/AES256_CTR_DRBG_Upda.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_CTR_DRBG_Upda
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/AES256_ECB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_ECB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/AES256_ECB_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_ECB_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/AES256_ECB_1_ctx_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_ECB_1_ctx_bkb_ram
INFO: [VRFC 10-311] analyzing module AES256_ECB_1_ctx_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/AES256_ECB_1_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_ECB_1_test_ram
INFO: [VRFC 10-311] analyzing module AES256_ECB_1_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/AES256_ECB_ctx_Rocud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES256_ECB_ctx_Rocud_ram
INFO: [VRFC 10-311] analyzing module AES256_ECB_ctx_Rocud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/AESL_automem_DRBG_ctx_Key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_DRBG_ctx_Key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/AESL_automem_DRBG_ctx_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_DRBG_ctx_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/AESL_automem_pk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_pk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/AESL_automem_sk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_sk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/crypto_sign_keypahbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_keypahbi_ram
INFO: [VRFC 10-311] analyzing module crypto_sign_keypahbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/crypto_sign_keypair.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_crypto_sign_keypair_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/crypto_sign_keypair.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_keypair
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/crypto_sign_keypakbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crypto_sign_keypakbM_ram
INFO: [VRFC 10-311] analyzing module crypto_sign_keypakbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/KeyExpansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyExpansion
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/KeyExpansion_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyExpansion_sbox_rom
INFO: [VRFC 10-311] analyzing module KeyExpansion_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/LowMCEnc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LowMCEnc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/LowMCEnc_roundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LowMCEnc_roundKey_ram
INFO: [VRFC 10-311] analyzing module LowMCEnc_roundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/LowMCEnc_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LowMCEnc_temp_ram
INFO: [VRFC 10-311] analyzing module LowMCEnc_temp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/LowMCEnc_temp_matg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LowMCEnc_temp_matg8j_rom
INFO: [VRFC 10-311] analyzing module LowMCEnc_temp_matg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/matrix_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/matrix_mul_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/matrix_mul_1_prod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_1_prod_ram
INFO: [VRFC 10-311] analyzing module matrix_mul_1_prod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/matrix_mul_1_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_1_temp_ram
INFO: [VRFC 10-311] analyzing module matrix_mul_1_temp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/matrix_mul_1_tempeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_1_tempeOg_rom
INFO: [VRFC 10-311] analyzing module matrix_mul_1_tempeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/matrix_mul_temp_mfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_temp_mfYi_rom
INFO: [VRFC 10-311] analyzing module matrix_mul_temp_mfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/MixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MixColumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/picnic_keygen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picnic_keygen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/picnic_keygen_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picnic_keygen_temp_ram
INFO: [VRFC 10-311] analyzing module picnic_keygen_temp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/picnic_keygen_temp2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module picnic_keygen_temp2_ram
INFO: [VRFC 10-311] analyzing module picnic_keygen_temp2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/randombytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module randombytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/ShiftRows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftRows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/project16-master/picnic1/keypair/sim/verilog/SubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SubBytes
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.crypto_sign_keypahbi_ram
Compiling module xil_defaultlib.crypto_sign_keypahbi(DataWidth=8...
Compiling module xil_defaultlib.crypto_sign_keypakbM_ram
Compiling module xil_defaultlib.crypto_sign_keypakbM(DataWidth=8...
Compiling module xil_defaultlib.picnic_keygen_temp_ram
Compiling module xil_defaultlib.picnic_keygen_temp(DataWidth=32,...
Compiling module xil_defaultlib.picnic_keygen_temp2_ram
Compiling module xil_defaultlib.picnic_keygen_temp2(DataWidth=32...
Compiling module xil_defaultlib.AES256_CTR_DRBG_UdEe_ram
Compiling module xil_defaultlib.AES256_CTR_DRBG_UdEe(DataWidth=8...
Compiling module xil_defaultlib.AES256_ECB_ctx_Rocud_ram
Compiling module xil_defaultlib.AES256_ECB_ctx_Rocud(DataWidth=8...
Compiling module xil_defaultlib.AES256_ECB_1_test_ram
Compiling module xil_defaultlib.AES256_ECB_1_test(DataWidth=8,Ad...
Compiling module xil_defaultlib.KeyExpansion_sbox_rom
Compiling module xil_defaultlib.KeyExpansion_sbox(DataWidth=8,Ad...
Compiling module xil_defaultlib.KeyExpansion
Compiling module xil_defaultlib.MixColumns
Compiling module xil_defaultlib.ShiftRows
Compiling module xil_defaultlib.AddRoundKey
Compiling module xil_defaultlib.SubBytes
Compiling module xil_defaultlib.AES256_ECB
Compiling module xil_defaultlib.AES256_CTR_DRBG_Upda
Compiling module xil_defaultlib.AES256_ECB_1_ctx_bkb_ram
Compiling module xil_defaultlib.AES256_ECB_1_ctx_bkb(DataWidth=8...
Compiling module xil_defaultlib.AES256_ECB_1
Compiling module xil_defaultlib.randombytes
Compiling module xil_defaultlib.LowMCEnc_temp_matg8j_rom
Compiling module xil_defaultlib.LowMCEnc_temp_matg8j(DataWidth=3...
Compiling module xil_defaultlib.LowMCEnc_roundKey_ram
Compiling module xil_defaultlib.LowMCEnc_roundKey(DataWidth=32,A...
Compiling module xil_defaultlib.LowMCEnc_temp_ram
Compiling module xil_defaultlib.LowMCEnc_temp(DataWidth=8,Addres...
Compiling module xil_defaultlib.matrix_mul_temp_mfYi_rom
Compiling module xil_defaultlib.matrix_mul_temp_mfYi(DataWidth=3...
Compiling module xil_defaultlib.matrix_mul_1_prod_ram
Compiling module xil_defaultlib.matrix_mul_1_prod(DataWidth=32,A...
Compiling module xil_defaultlib.matrix_mul_1_temp_ram_default
Compiling module xil_defaultlib.matrix_mul_1_temp(DataWidth=32,A...
Compiling module xil_defaultlib.matrix_mul
Compiling module xil_defaultlib.matrix_mul_1_tempeOg_rom
Compiling module xil_defaultlib.matrix_mul_1_tempeOg(DataWidth=3...
Compiling module xil_defaultlib.matrix_mul_1
Compiling module xil_defaultlib.LowMCEnc
Compiling module xil_defaultlib.picnic_keygen
Compiling module xil_defaultlib.crypto_sign_keypair
Compiling module xil_defaultlib.AESL_automem_pk
Compiling module xil_defaultlib.AESL_automem_sk
Compiling module xil_defaultlib.AESL_automem_DRBG_ctx_V
Compiling module xil_defaultlib.AESL_automem_DRBG_ctx_Key
Compiling module xil_defaultlib.apatb_crypto_sign_keypair_top
Compiling module work.glbl
Built simulation snapshot crypto_sign_keypair
