LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY somador_bin_par IS

	PORT(A1, B1, A2, B2, A3, B3, A4, B4, C0 :  IN STD_LOGIC;
			S1, S2, S3, S4, C4 : OUT STD_LOGIC);
END somador_bin_par;

ARCHITECTURE LogicFunction OF somador_bin_par IS
SIGNAL C1, C2, C3 : STD_LOGIC;
COMPONENT somador_completo
	PORT(A, B, Cin :  IN STD_LOGIC;
			S, Cout : OUT STD_LOGIC);
END COMPONENT;
BEGIN
	S <= (NOT A AND NOT B AND Cin) OR 
			(NOT A AND B AND NOT Cin) OR 
			(A AND B AND Cin) OR
			(A AND NOT B AND NOT Cin);
	Cout <= (B AND Cin) OR (A AND Cin) OR (A AND B);
END LogicFunction;