{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632877159687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632877159688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 28 18:59:19 2021 " "Processing started: Tue Sep 28 18:59:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632877159688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877159688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecompressorModule -c DecompressorModule " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecompressorModule -c DecompressorModule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877159688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632877159905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632877159905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tfg/isa_indep_decode_sys/test_processor/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /tfg/isa_indep_decode_sys/test_processor/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file topreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topReg " "Found entity 1: topReg" {  } { { "topReg.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topReg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tokentable.sv 1 1 " "Found 1 design units, including 1 entities, in source file tokentable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tokenTable " "Found entity 1: tokenTable" {  } { { "tokenTable.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/tokenTable.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tfg/isa_indep_decode_sys/test_processor/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /tfg/isa_indep_decode_sys/test_processor/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FLOPR " "Found entity 1: FLOPR" {  } { { "../test_processor/flopr.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tfg/isa_indep_decode_sys/test_processor/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /tfg/isa_indep_decode_sys/test_processor/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "../test_processor/mux2.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tfg/isa_indep_decode_sys/test_processor/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /tfg/isa_indep_decode_sys/test_processor/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "../test_processor/adder.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.sv 1 1 " "Found 1 design units, including 1 entities, in source file and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANDModule " "Found entity 1: ANDModule" {  } { { "and.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlUnit.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARATOR " "Found entity 1: COMPARATOR" {  } { { "comparator.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/comparator.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gratherless.sv 1 1 " "Found 1 design units, including 1 entities, in source file gratherless.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GratherLess " "Found entity 1: GratherLess" {  } { { "gratherLess.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/gratherLess.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCADD pcAdd decompressor.sv(2) " "Verilog HDL Declaration information at decompressor.sv(2): object \"PCADD\" differs only in case from object \"pcAdd\" in the same scope" {  } { { "decompressor.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressor.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632877164493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecompressorReg " "Found entity 1: DecompressorReg" {  } { { "decompressor.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.sv 2 2 " "Found 2 design units, including 2 entities, in source file buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER " "Found entity 1: BUFFER" {  } { { "buffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/buffer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164494 ""} { "Info" "ISGN_ENTITY_NAME" "2 FIFObuffer " "Found entity 2: FIFObuffer" {  } { { "buffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/buffer.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164494 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Dlatch " "Entity \"Dlatch\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "latches.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/latches.sv" 10 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Analysis & Synthesis" 0 -1 1632877164494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latches.sv 2 2 " "Found 2 design units, including 2 entities, in source file latches.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRlatch " "Found entity 1: SRlatch" {  } { { "latches.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/latches.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCADD pcAdd decompressorBuff.sv(2) " "Verilog HDL Declaration information at decompressorBuff.sv(2): object \"PCADD\" differs only in case from object \"pcAdd\" in the same scope" {  } { { "decompressorBuff.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632877164495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompressorbuff.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompressorbuff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecompressorBuff " "Found entity 1: DecompressorBuff" {  } { { "decompressorBuff.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCADD pcAdd decompressorLatch.sv(2) " "Verilog HDL Declaration information at decompressorLatch.sv(2): object \"PCADD\" differs only in case from object \"pcAdd\" in the same scope" {  } { { "decompressorLatch.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorLatch.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1632877164496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decompressorlatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file decompressorlatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecompressorLatch " "Found entity 1: DecompressorLatch" {  } { { "decompressorLatch.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorLatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplatch.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplatch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topLatch " "Found entity 1: topLatch" {  } { { "topLatch.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topLatch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file topbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topBuffer " "Found entity 1: topBuffer" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632877164497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877164497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topBuffer " "Elaborating entity \"topBuffer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632877164512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecompressorBuff DecompressorBuff:decompressorModule " "Elaborating entity \"DecompressorBuff\" for hierarchy \"DecompressorBuff:decompressorModule\"" {  } { { "topBuffer.sv" "decompressorModule" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit DecompressorBuff:decompressorModule\|ControlUnit:ControlU " "Elaborating entity \"ControlUnit\" for hierarchy \"DecompressorBuff:decompressorModule\|ControlUnit:ControlU\"" {  } { { "decompressorBuff.sv" "ControlU" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOPR DecompressorBuff:decompressorModule\|ControlUnit:ControlU\|FLOPR:instructionReg " "Elaborating entity \"FLOPR\" for hierarchy \"DecompressorBuff:decompressorModule\|ControlUnit:ControlU\|FLOPR:instructionReg\"" {  } { { "controlUnit.sv" "instructionReg" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/controlUnit.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 flopr.sv(7) " "Verilog HDL assignment warning at flopr.sv(7): truncated value with size 32 to match size of target (1)" {  } { { "../test_processor/flopr.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/flopr.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1632877164555 "|topReg|DecompressorReg:decompressorModule|ControlUnit:ControlU|FLOPR:instructionReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 DecompressorBuff:decompressorModule\|MUX2:branchTaken " "Elaborating entity \"MUX2\" for hierarchy \"DecompressorBuff:decompressorModule\|MUX2:branchTaken\"" {  } { { "decompressorBuff.sv" "branchTaken" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOPR DecompressorBuff:decompressorModule\|FLOPR:pcReg " "Elaborating entity \"FLOPR\" for hierarchy \"DecompressorBuff:decompressorModule\|FLOPR:pcReg\"" {  } { { "decompressorBuff.sv" "pcReg" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD DecompressorBuff:decompressorModule\|ADD:pcAdd " "Elaborating entity \"ADD\" for hierarchy \"DecompressorBuff:decompressorModule\|ADD:pcAdd\"" {  } { { "decompressorBuff.sv" "pcAdd" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDModule DecompressorBuff:decompressorModule\|ANDModule:pcAnd " "Elaborating entity \"ANDModule\" for hierarchy \"DecompressorBuff:decompressorModule\|ANDModule:pcAnd\"" {  } { { "decompressorBuff.sv" "pcAnd" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARATOR DecompressorBuff:decompressorModule\|COMPARATOR:comparator " "Elaborating entity \"COMPARATOR\" for hierarchy \"DecompressorBuff:decompressorModule\|COMPARATOR:comparator\"" {  } { { "decompressorBuff.sv" "comparator" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOPR DecompressorBuff:decompressorModule\|FLOPR:internalPCReg " "Elaborating entity \"FLOPR\" for hierarchy \"DecompressorBuff:decompressorModule\|FLOPR:internalPCReg\"" {  } { { "decompressorBuff.sv" "internalPCReg" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GratherLess DecompressorBuff:decompressorModule\|GratherLess:branchCheck " "Elaborating entity \"GratherLess\" for hierarchy \"DecompressorBuff:decompressorModule\|GratherLess:branchCheck\"" {  } { { "decompressorBuff.sv" "branchCheck" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER DecompressorBuff:decompressorModule\|BUFFER:inputBuff_ " "Elaborating entity \"BUFFER\" for hierarchy \"DecompressorBuff:decompressorModule\|BUFFER:inputBuff_\"" {  } { { "decompressorBuff.sv" "inputBuff_" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tokenTable DecompressorBuff:decompressorModule\|tokenTable:conversionTable " "Elaborating entity \"tokenTable\" for hierarchy \"DecompressorBuff:decompressorModule\|tokenTable:conversionTable\"" {  } { { "decompressorBuff.sv" "conversionTable" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/decompressorBuff.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164589 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 101 tokenTable.sv(11) " "Verilog HDL warning at tokenTable.sv(11): number of words (23) in memory file does not match the number of elements in the address range \[0:101\]" {  } { { "tokenTable.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/tokenTable.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1632877164590 "|topBuffer|DecompressorBuff:decompressorModule|tokenTable:conversionTable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "topBuffer.sv" "imem" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877164596 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "23 0 101 imem.sv(10) " "Verilog HDL warning at imem.sv(10): number of words (23) in memory file does not match the number of elements in the address range \[0:101\]" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1632877164597 "|topBuffer|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 imem.sv(7) " "Net \"ROM.data_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632877164598 "|topBuffer|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 imem.sv(7) " "Net \"ROM.waddr_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632877164598 "|topBuffer|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 imem.sv(7) " "Net \"ROM.we_a\" at imem.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "../test_processor/imem.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1632877164598 "|topBuffer|imem:imem"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:imem\|ROM " "RAM logic \"imem:imem\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "../test_processor/imem.sv" "ROM" { Text "F:/TFG/ISA_indep_decode_sys/test_processor/imem.sv" 7 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1632877164781 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DecompressorBuff:decompressorModule\|tokenTable:conversionTable\|ROM " "RAM logic \"DecompressorBuff:decompressorModule\|tokenTable:conversionTable\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "tokenTable.sv" "ROM" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/tokenTable.sv" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1632877164781 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1632877164781 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 102 F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_imem_a1f044f2.hdl.mif " "Memory depth (128) in the design file differs from memory depth (102) in the Memory Initialization File \"F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_imem_a1f044f2.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1632877164782 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_imem_a1f044f2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_imem_a1f044f2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1632877164783 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 102 F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_tokenTable_6cdb4a49.hdl.mif " "Memory depth (128) in the design file differs from memory depth (102) in the Memory Initialization File \"F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_tokenTable_6cdb4a49.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1632877164833 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_tokenTable_6cdb4a49.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/TFG/ISA_indep_decode_sys/decompressor_sys/db/DecompressorModule.ram0_tokenTable_6cdb4a49.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1632877164834 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[7\] GND " "Pin \"DecompressInstr\[7\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632877165450 "|topBuffer|DecompressInstr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[8\] GND " "Pin \"DecompressInstr\[8\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632877165450 "|topBuffer|DecompressInstr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[9\] GND " "Pin \"DecompressInstr\[9\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632877165450 "|topBuffer|DecompressInstr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[10\] GND " "Pin \"DecompressInstr\[10\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632877165450 "|topBuffer|DecompressInstr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[11\] GND " "Pin \"DecompressInstr\[11\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632877165450 "|topBuffer|DecompressInstr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DecompressInstr\[21\] GND " "Pin \"DecompressInstr\[21\]\" is stuck at GND" {  } { { "topBuffer.sv" "" { Text "F:/TFG/ISA_indep_decode_sys/decompressor_sys/topBuffer.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632877165450 "|topBuffer|DecompressInstr[21]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632877165450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632877165500 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1241 " "1241 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1632877166039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/TFG/ISA_indep_decode_sys/decompressor_sys/output_files/DecompressorModule.map.smsg " "Generated suppressed messages file F:/TFG/ISA_indep_decode_sys/decompressor_sys/output_files/DecompressorModule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877166076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632877166137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632877166137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "296 " "Implemented 296 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632877166194 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632877166194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632877166194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632877166194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632877166208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 28 18:59:26 2021 " "Processing ended: Tue Sep 28 18:59:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632877166208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632877166208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632877166208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632877166208 ""}
