###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID ece022.ece.local.cmu.edu)
#  Generated on:      Mon Apr 21 18:13:40 2025
#  Design:            mult_16b_flopped
#  Command:           report_timing -nworst 10 > timing.rpt
###############################################################
Path 1: MET (8.523 ns) Setup Check with Pin product_flopped_reg_15/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (F) product_flopped_reg_15/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.036
        Cppr Adjust:+    0.023
      Required Time:=    9.975
       Launch Clock:=    0.011
          Data Path:+    1.441
              Slack:=    8.523

#---------------------------------------------------------------------------------
# Instance                     Arc     Cell       Trans   Delay  Arrival  Required  
#                                                  (ns)    (ns)     (ns)      Time  
#                                                                             (ns)  
#---------------------------------------------------------------------------------
  b_flopped_reg_1              CK      (arrival)  0.027       -    0.011     8.535  
  b_flopped_reg_1              CK->Q   DFF_X1     0.027   0.197    0.208     8.732  
  iDUT/mul_12_20_g6031         A->ZN   INV_X1     0.106   0.017    0.226     8.749  
  iDUT/mul_12_20_g5968__8780   A->Z    XOR2_X1    0.024   0.055    0.281     8.804  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z    CLKBUF_X1  0.010   0.101    0.381     8.905  
  iDUT/mul_12_20_g5924__8757   A1->ZN  NAND2_X1   0.064   0.102    0.483     9.007  
  iDUT/mul_12_20_g5873__6083   A1->ZN  OAI22_X1   0.063   0.032    0.515     9.038  
  iDUT/mul_12_20_g5814__2250   CI->S   FA_X1      0.021   0.095    0.610     9.134  
  iDUT/mul_12_20_g5795__4296   A->CO   FA_X1      0.018   0.080    0.690     9.213  
  iDUT/mul_12_20_g5786__6083   CI->CO  FA_X1      0.015   0.073    0.763     9.286  
  iDUT/mul_12_20_g5780__1786   CI->CO  FA_X1      0.015   0.073    0.835     9.359  
  iDUT/mul_12_20_g5776__2391   CI->CO  FA_X1      0.015   0.072    0.908     9.431  
  iDUT/mul_12_20_g5774__6877   CI->CO  FA_X1      0.015   0.072    0.980     9.503  
  iDUT/mul_12_20_g5772__2683   CI->CO  FA_X1      0.015   0.072    1.052     9.576  
  iDUT/mul_12_20_g5771__9682   CI->CO  FA_X1      0.015   0.072    1.125     9.648  
  iDUT/mul_12_20_g5770__4547   CI->CO  FA_X1      0.015   0.073    1.198     9.721  
  iDUT/mul_12_20_g5769__1474   CI->CO  FA_X1      0.015   0.072    1.270     9.793  
  iDUT/mul_12_20_g5768__3772   CI->CO  FA_X1      0.015   0.072    1.342     9.865  
  iDUT/mul_12_20_g5767__4296   CI->CO  FA_X1      0.015   0.070    1.412     9.936  
  iDUT/mul_12_20_g5766__8780   A->ZN   XNOR2_X1   0.014   0.039    1.452     9.975  
  product_flopped_reg_15       -       DFF_X1     0.012   0.000    1.452     9.975  
#---------------------------------------------------------------------------------
Path 2: MET (8.528 ns) Setup Check with Pin product_flopped_reg_14/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_14/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.030
        Cppr Adjust:+    0.023
      Required Time:=    9.982
       Launch Clock:=    0.011
          Data Path:+    1.442
              Slack:=    8.528

#---------------------------------------------------------------------------------
# Instance                     Arc     Cell       Trans   Delay  Arrival  Required  
#                                                  (ns)    (ns)     (ns)      Time  
#                                                                             (ns)  
#---------------------------------------------------------------------------------
  b_flopped_reg_1              CK      (arrival)  0.027       -    0.011     8.540  
  b_flopped_reg_1              CK->Q   DFF_X1     0.027   0.197    0.208     8.737  
  iDUT/mul_12_20_g6031         A->ZN   INV_X1     0.106   0.017    0.226     8.754  
  iDUT/mul_12_20_g5968__8780   A->Z    XOR2_X1    0.024   0.055    0.281     8.809  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z    CLKBUF_X1  0.010   0.101    0.381     8.910  
  iDUT/mul_12_20_g5924__8757   A1->ZN  NAND2_X1   0.064   0.102    0.483     9.012  
  iDUT/mul_12_20_g5873__6083   A1->ZN  OAI22_X1   0.063   0.032    0.515     9.043  
  iDUT/mul_12_20_g5814__2250   CI->S   FA_X1      0.021   0.095    0.610     9.139  
  iDUT/mul_12_20_g5795__4296   A->CO   FA_X1      0.018   0.080    0.690     9.218  
  iDUT/mul_12_20_g5786__6083   CI->CO  FA_X1      0.015   0.073    0.763     9.291  
  iDUT/mul_12_20_g5780__1786   CI->CO  FA_X1      0.015   0.073    0.835     9.364  
  iDUT/mul_12_20_g5776__2391   CI->CO  FA_X1      0.015   0.072    0.908     9.436  
  iDUT/mul_12_20_g5774__6877   CI->CO  FA_X1      0.015   0.072    0.980     9.508  
  iDUT/mul_12_20_g5772__2683   CI->CO  FA_X1      0.015   0.072    1.052     9.581  
  iDUT/mul_12_20_g5771__9682   CI->CO  FA_X1      0.015   0.072    1.125     9.653  
  iDUT/mul_12_20_g5770__4547   CI->CO  FA_X1      0.015   0.073    1.198     9.726  
  iDUT/mul_12_20_g5769__1474   CI->CO  FA_X1      0.015   0.072    1.270     9.798  
  iDUT/mul_12_20_g5768__3772   CI->CO  FA_X1      0.015   0.072    1.342     9.871  
  iDUT/mul_12_20_g5767__4296   CI->S   FA_X1      0.015   0.111    1.453     9.982  
  product_flopped_reg_14       -       DFF_X1     0.011   0.000    1.453     9.982  
#---------------------------------------------------------------------------------
Path 3: MET (8.537 ns) Setup Check with Pin product_flopped_reg_15/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (F) product_flopped_reg_15/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.036
        Cppr Adjust:+    0.023
      Required Time:=    9.975
       Launch Clock:=    0.011
          Data Path:+    1.426
              Slack:=    8.537

#---------------------------------------------------------------------------------
# Instance                     Arc     Cell       Trans   Delay  Arrival  Required  
#                                                  (ns)    (ns)     (ns)      Time  
#                                                                             (ns)  
#---------------------------------------------------------------------------------
  b_flopped_reg_1              CK      (arrival)  0.027       -    0.011     8.549  
  b_flopped_reg_1              CK->Q   DFF_X1     0.027   0.197    0.208     8.746  
  iDUT/mul_12_20_g6031         A->ZN   INV_X1     0.106   0.017    0.226     8.763  
  iDUT/mul_12_20_g5968__8780   A->Z    XOR2_X1    0.024   0.055    0.281     8.818  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z    CLKBUF_X1  0.010   0.101    0.381     8.919  
  iDUT/mul_12_20_g5924__8757   A1->ZN  NAND2_X1   0.064   0.102    0.483     9.021  
  iDUT/mul_12_20_g5840__5703   A1->ZN  OAI22_X1   0.063   0.035    0.518     9.056  
  iDUT/mul_12_20_g5805__7675   B->CO   FA_X1      0.023   0.085    0.603     9.141  
  iDUT/mul_12_20_g5795__4296   CI->CO  FA_X1      0.015   0.073    0.676     9.213  
  iDUT/mul_12_20_g5786__6083   CI->CO  FA_X1      0.015   0.073    0.749     9.286  
  iDUT/mul_12_20_g5780__1786   CI->CO  FA_X1      0.015   0.073    0.821     9.359  
  iDUT/mul_12_20_g5776__2391   CI->CO  FA_X1      0.015   0.072    0.894     9.431  
  iDUT/mul_12_20_g5774__6877   CI->CO  FA_X1      0.015   0.072    0.966     9.503  
  iDUT/mul_12_20_g5772__2683   CI->CO  FA_X1      0.015   0.072    1.038     9.576  
  iDUT/mul_12_20_g5771__9682   CI->CO  FA_X1      0.015   0.072    1.110     9.648  
  iDUT/mul_12_20_g5770__4547   CI->CO  FA_X1      0.015   0.073    1.184     9.721  
  iDUT/mul_12_20_g5769__1474   CI->CO  FA_X1      0.015   0.072    1.256     9.793  
  iDUT/mul_12_20_g5768__3772   CI->CO  FA_X1      0.015   0.072    1.328     9.865  
  iDUT/mul_12_20_g5767__4296   CI->CO  FA_X1      0.015   0.070    1.398     9.936  
  iDUT/mul_12_20_g5766__8780   A->ZN   XNOR2_X1   0.014   0.039    1.438     9.975  
  product_flopped_reg_15       -       DFF_X1     0.012   0.000    1.438     9.975  
#---------------------------------------------------------------------------------
Path 4: MET (8.539 ns) Setup Check with Pin product_flopped_reg_15/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_15/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.032
        Cppr Adjust:+    0.023
      Required Time:=    9.980
       Launch Clock:=    0.011
          Data Path:+    1.429
              Slack:=    8.539

#---------------------------------------------------------------------------------
# Instance                     Arc     Cell       Trans   Delay  Arrival  Required  
#                                                  (ns)    (ns)     (ns)      Time  
#                                                                             (ns)  
#---------------------------------------------------------------------------------
  b_flopped_reg_1              CK      (arrival)  0.027       -    0.011     8.550  
  b_flopped_reg_1              CK->Q   DFF_X1     0.027   0.197    0.208     8.747  
  iDUT/mul_12_20_g6031         A->ZN   INV_X1     0.106   0.017    0.226     8.765  
  iDUT/mul_12_20_g5968__8780   A->Z    XOR2_X1    0.024   0.055    0.281     8.820  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z    CLKBUF_X1  0.010   0.101    0.381     8.920  
  iDUT/mul_12_20_g5924__8757   A1->ZN  NAND2_X1   0.064   0.102    0.483     9.022  
  iDUT/mul_12_20_g5873__6083   A1->ZN  OAI22_X1   0.063   0.032    0.515     9.054  
  iDUT/mul_12_20_g5814__2250   CI->S   FA_X1      0.021   0.095    0.610     9.149  
  iDUT/mul_12_20_g5795__4296   A->CO   FA_X1      0.018   0.080    0.690     9.229  
  iDUT/mul_12_20_g5786__6083   CI->CO  FA_X1      0.015   0.073    0.763     9.302  
  iDUT/mul_12_20_g5780__1786   CI->CO  FA_X1      0.015   0.073    0.835     9.374  
  iDUT/mul_12_20_g5776__2391   CI->CO  FA_X1      0.015   0.072    0.908     9.447  
  iDUT/mul_12_20_g5774__6877   CI->CO  FA_X1      0.015   0.072    0.980     9.519  
  iDUT/mul_12_20_g5772__2683   CI->CO  FA_X1      0.015   0.072    1.052     9.591  
  iDUT/mul_12_20_g5771__9682   CI->CO  FA_X1      0.015   0.072    1.125     9.664  
  iDUT/mul_12_20_g5770__4547   CI->CO  FA_X1      0.015   0.073    1.198     9.737  
  iDUT/mul_12_20_g5769__1474   CI->CO  FA_X1      0.015   0.072    1.270     9.809  
  iDUT/mul_12_20_g5768__3772   CI->CO  FA_X1      0.015   0.072    1.342     9.881  
  iDUT/mul_12_20_g5767__4296   CI->CO  FA_X1      0.015   0.070    1.412     9.951  
  iDUT/mul_12_20_g5766__8780   A->ZN   XNOR2_X1   0.014   0.028    1.441     9.980  
  product_flopped_reg_15       -       DFF_X1     0.018   0.000    1.441     9.980  
#---------------------------------------------------------------------------------
Path 5: MET (8.540 ns) Setup Check with Pin product_flopped_reg_15/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (F) product_flopped_reg_15/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.036
        Cppr Adjust:+    0.023
      Required Time:=    9.975
       Launch Clock:=    0.011
          Data Path:+    1.424
              Slack:=    8.540

#---------------------------------------------------------------------------------
# Instance                     Arc     Cell       Trans   Delay  Arrival  Required  
#                                                  (ns)    (ns)     (ns)      Time  
#                                                                             (ns)  
#---------------------------------------------------------------------------------
  b_flopped_reg_1              CK      (arrival)  0.027       -    0.011     8.551  
  b_flopped_reg_1              CK->Q   DFF_X1     0.027   0.197    0.208     8.748  
  iDUT/mul_12_20_g6031         A->ZN   INV_X1     0.106   0.017    0.226     8.765  
  iDUT/mul_12_20_g5968__8780   A->Z    XOR2_X1    0.024   0.029    0.254     8.794  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z    CLKBUF_X1  0.018   0.101    0.356     8.895  
  iDUT/mul_12_20_g5924__8757   A1->ZN  NAND2_X1   0.068   0.082    0.438     8.978  
  iDUT/mul_12_20_g5873__6083   A1->ZN  OAI22_X1   0.048   0.051    0.489     9.029  
  iDUT/mul_12_20_g5814__2250   CI->S   FA_X1      0.039   0.105    0.594     9.134  
  iDUT/mul_12_20_g5795__4296   A->CO   FA_X1      0.018   0.080    0.674     9.213  
  iDUT/mul_12_20_g5786__6083   CI->CO  FA_X1      0.015   0.073    0.747     9.286  
  iDUT/mul_12_20_g5780__1786   CI->CO  FA_X1      0.015   0.073    0.819     9.359  
  iDUT/mul_12_20_g5776__2391   CI->CO  FA_X1      0.015   0.072    0.892     9.431  
  iDUT/mul_12_20_g5774__6877   CI->CO  FA_X1      0.015   0.072    0.964     9.503  
  iDUT/mul_12_20_g5772__2683   CI->CO  FA_X1      0.015   0.072    1.036     9.576  
  iDUT/mul_12_20_g5771__9682   CI->CO  FA_X1      0.015   0.072    1.108     9.648  
  iDUT/mul_12_20_g5770__4547   CI->CO  FA_X1      0.015   0.073    1.181     9.721  
  iDUT/mul_12_20_g5769__1474   CI->CO  FA_X1      0.015   0.072    1.254     9.793  
  iDUT/mul_12_20_g5768__3772   CI->CO  FA_X1      0.015   0.072    1.326     9.865  
  iDUT/mul_12_20_g5767__4296   CI->CO  FA_X1      0.015   0.070    1.396     9.936  
  iDUT/mul_12_20_g5766__8780   A->ZN   XNOR2_X1   0.014   0.039    1.436     9.975  
  product_flopped_reg_15       -       DFF_X1     0.012   0.000    1.436     9.975  
#---------------------------------------------------------------------------------
Path 6: MET (8.543 ns) Setup Check with Pin product_flopped_reg_14/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_14/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.030
        Cppr Adjust:+    0.023
      Required Time:=    9.982
       Launch Clock:=    0.011
          Data Path:+    1.428
              Slack:=    8.543

#---------------------------------------------------------------------------------
# Instance                     Arc     Cell       Trans   Delay  Arrival  Required  
#                                                  (ns)    (ns)     (ns)      Time  
#                                                                             (ns)  
#---------------------------------------------------------------------------------
  b_flopped_reg_1              CK      (arrival)  0.027       -    0.011     8.554  
  b_flopped_reg_1              CK->Q   DFF_X1     0.027   0.197    0.208     8.751  
  iDUT/mul_12_20_g6031         A->ZN   INV_X1     0.106   0.017    0.226     8.768  
  iDUT/mul_12_20_g5968__8780   A->Z    XOR2_X1    0.024   0.055    0.281     8.823  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z    CLKBUF_X1  0.010   0.101    0.381     8.924  
  iDUT/mul_12_20_g5924__8757   A1->ZN  NAND2_X1   0.064   0.102    0.483     9.026  
  iDUT/mul_12_20_g5840__5703   A1->ZN  OAI22_X1   0.063   0.035    0.518     9.061  
  iDUT/mul_12_20_g5805__7675   B->CO   FA_X1      0.023   0.085    0.603     9.146  
  iDUT/mul_12_20_g5795__4296   CI->CO  FA_X1      0.015   0.073    0.676     9.218  
  iDUT/mul_12_20_g5786__6083   CI->CO  FA_X1      0.015   0.073    0.749     9.291  
  iDUT/mul_12_20_g5780__1786   CI->CO  FA_X1      0.015   0.073    0.821     9.364  
  iDUT/mul_12_20_g5776__2391   CI->CO  FA_X1      0.015   0.072    0.894     9.436  
  iDUT/mul_12_20_g5774__6877   CI->CO  FA_X1      0.015   0.072    0.966     9.508  
  iDUT/mul_12_20_g5772__2683   CI->CO  FA_X1      0.015   0.072    1.038     9.581  
  iDUT/mul_12_20_g5771__9682   CI->CO  FA_X1      0.015   0.072    1.110     9.653  
  iDUT/mul_12_20_g5770__4547   CI->CO  FA_X1      0.015   0.073    1.184     9.726  
  iDUT/mul_12_20_g5769__1474   CI->CO  FA_X1      0.015   0.072    1.256     9.798  
  iDUT/mul_12_20_g5768__3772   CI->CO  FA_X1      0.015   0.072    1.328     9.871  
  iDUT/mul_12_20_g5767__4296   CI->S   FA_X1      0.015   0.111    1.439     9.982  
  product_flopped_reg_14       -       DFF_X1     0.011   0.000    1.439     9.982  
#---------------------------------------------------------------------------------
Path 7: MET (8.545 ns) Setup Check with Pin product_flopped_reg_14/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_14/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.030
        Cppr Adjust:+    0.023
      Required Time:=    9.982
       Launch Clock:=    0.011
          Data Path:+    1.426
              Slack:=    8.545

#---------------------------------------------------------------------------------
# Instance                     Arc     Cell       Trans   Delay  Arrival  Required  
#                                                  (ns)    (ns)     (ns)      Time  
#                                                                             (ns)  
#---------------------------------------------------------------------------------
  b_flopped_reg_1              CK      (arrival)  0.027       -    0.011     8.556  
  b_flopped_reg_1              CK->Q   DFF_X1     0.027   0.197    0.208     8.753  
  iDUT/mul_12_20_g6031         A->ZN   INV_X1     0.106   0.017    0.226     8.770  
  iDUT/mul_12_20_g5968__8780   A->Z    XOR2_X1    0.024   0.029    0.254     8.799  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z    CLKBUF_X1  0.018   0.101    0.356     8.900  
  iDUT/mul_12_20_g5924__8757   A1->ZN  NAND2_X1   0.068   0.082    0.438     8.983  
  iDUT/mul_12_20_g5873__6083   A1->ZN  OAI22_X1   0.048   0.051    0.489     9.034  
  iDUT/mul_12_20_g5814__2250   CI->S   FA_X1      0.039   0.105    0.594     9.139  
  iDUT/mul_12_20_g5795__4296   A->CO   FA_X1      0.018   0.080    0.674     9.218  
  iDUT/mul_12_20_g5786__6083   CI->CO  FA_X1      0.015   0.073    0.747     9.291  
  iDUT/mul_12_20_g5780__1786   CI->CO  FA_X1      0.015   0.073    0.819     9.364  
  iDUT/mul_12_20_g5776__2391   CI->CO  FA_X1      0.015   0.072    0.892     9.436  
  iDUT/mul_12_20_g5774__6877   CI->CO  FA_X1      0.015   0.072    0.964     9.508  
  iDUT/mul_12_20_g5772__2683   CI->CO  FA_X1      0.015   0.072    1.036     9.581  
  iDUT/mul_12_20_g5771__9682   CI->CO  FA_X1      0.015   0.072    1.108     9.653  
  iDUT/mul_12_20_g5770__4547   CI->CO  FA_X1      0.015   0.073    1.181     9.726  
  iDUT/mul_12_20_g5769__1474   CI->CO  FA_X1      0.015   0.072    1.254     9.798  
  iDUT/mul_12_20_g5768__3772   CI->CO  FA_X1      0.015   0.072    1.326     9.871  
  iDUT/mul_12_20_g5767__4296   CI->S   FA_X1      0.015   0.111    1.437     9.982  
  product_flopped_reg_14       -       DFF_X1     0.011   0.000    1.437     9.982  
#---------------------------------------------------------------------------------
Path 8: MET (8.547 ns) Setup Check with Pin product_flopped_reg_14/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (F) product_flopped_reg_14/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.037
        Cppr Adjust:+    0.023
      Required Time:=    9.974
       Launch Clock:=    0.011
          Data Path:+    1.416
              Slack:=    8.547

#---------------------------------------------------------------------------------
# Instance                     Arc     Cell       Trans   Delay  Arrival  Required  
#                                                  (ns)    (ns)     (ns)      Time  
#                                                                             (ns)  
#---------------------------------------------------------------------------------
  b_flopped_reg_1              CK      (arrival)  0.027       -    0.011     8.558  
  b_flopped_reg_1              CK->Q   DFF_X1     0.027   0.197    0.208     8.755  
  iDUT/mul_12_20_g6031         A->ZN   INV_X1     0.106   0.017    0.226     8.773  
  iDUT/mul_12_20_g5968__8780   A->Z    XOR2_X1    0.024   0.055    0.281     8.828  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z    CLKBUF_X1  0.010   0.101    0.381     8.928  
  iDUT/mul_12_20_g5924__8757   A1->ZN  NAND2_X1   0.064   0.102    0.483     9.030  
  iDUT/mul_12_20_g5873__6083   A1->ZN  OAI22_X1   0.063   0.032    0.515     9.062  
  iDUT/mul_12_20_g5814__2250   CI->S   FA_X1      0.021   0.095    0.610     9.157  
  iDUT/mul_12_20_g5795__4296   A->CO   FA_X1      0.018   0.080    0.690     9.237  
  iDUT/mul_12_20_g5786__6083   CI->CO  FA_X1      0.015   0.073    0.763     9.310  
  iDUT/mul_12_20_g5780__1786   CI->CO  FA_X1      0.015   0.073    0.835     9.382  
  iDUT/mul_12_20_g5776__2391   CI->CO  FA_X1      0.015   0.072    0.908     9.455  
  iDUT/mul_12_20_g5774__6877   CI->CO  FA_X1      0.015   0.072    0.980     9.527  
  iDUT/mul_12_20_g5772__2683   CI->CO  FA_X1      0.015   0.072    1.052     9.599  
  iDUT/mul_12_20_g5771__9682   CI->CO  FA_X1      0.015   0.072    1.125     9.671  
  iDUT/mul_12_20_g5770__4547   CI->CO  FA_X1      0.015   0.073    1.198     9.745  
  iDUT/mul_12_20_g5769__1474   CI->CO  FA_X1      0.015   0.072    1.270     9.817  
  iDUT/mul_12_20_g5768__3772   CI->CO  FA_X1      0.015   0.072    1.342     9.889  
  iDUT/mul_12_20_g5767__4296   CI->S   FA_X1      0.015   0.085    1.427     9.974  
  product_flopped_reg_14       -       DFF_X1     0.014   0.000    1.427     9.974  
#---------------------------------------------------------------------------------
Path 9: MET (8.550 ns) Setup Check with Pin product_flopped_reg_15/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (F) product_flopped_reg_15/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.036
        Cppr Adjust:+    0.023
      Required Time:=    9.975
       Launch Clock:=    0.011
          Data Path:+    1.414
              Slack:=    8.550

#---------------------------------------------------------------------------------
# Instance                     Arc     Cell       Trans   Delay  Arrival  Required  
#                                                  (ns)    (ns)     (ns)      Time  
#                                                                             (ns)  
#---------------------------------------------------------------------------------
  b_flopped_reg_1              CK      (arrival)  0.027       -    0.011     8.561  
  b_flopped_reg_1              CK->Q   DFF_X1     0.027   0.197    0.208     8.758  
  iDUT/mul_12_20_g6031         A->ZN   INV_X1     0.106   0.017    0.226     8.776  
  iDUT/mul_12_20_g5968__8780   A->Z    XOR2_X1    0.024   0.055    0.281     8.831  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z    CLKBUF_X1  0.010   0.101    0.381     8.931  
  iDUT/mul_12_20_g5924__8757   A1->ZN  NAND2_X1   0.064   0.102    0.483     9.033  
  iDUT/mul_12_20_g5870__7114   A1->ZN  OAI22_X1   0.063   0.032    0.515     9.065  
  iDUT/mul_12_20_g5824__4296   CI->S   FA_X1      0.021   0.118    0.633     9.183  
  iDUT/mul_12_20_g5804__2391   CI->S   FA_X1      0.014   0.096    0.729     9.279  
  iDUT/mul_12_20_g5780__1786   A->CO   FA_X1      0.018   0.079    0.809     9.359  
  iDUT/mul_12_20_g5776__2391   CI->CO  FA_X1      0.015   0.072    0.881     9.431  
  iDUT/mul_12_20_g5774__6877   CI->CO  FA_X1      0.015   0.072    0.953     9.503  
  iDUT/mul_12_20_g5772__2683   CI->CO  FA_X1      0.015   0.072    1.025     9.576  
  iDUT/mul_12_20_g5771__9682   CI->CO  FA_X1      0.015   0.072    1.098     9.648  
  iDUT/mul_12_20_g5770__4547   CI->CO  FA_X1      0.015   0.073    1.171     9.721  
  iDUT/mul_12_20_g5769__1474   CI->CO  FA_X1      0.015   0.072    1.243     9.793  
  iDUT/mul_12_20_g5768__3772   CI->CO  FA_X1      0.015   0.072    1.315     9.865  
  iDUT/mul_12_20_g5767__4296   CI->CO  FA_X1      0.015   0.070    1.386     9.936  
  iDUT/mul_12_20_g5766__8780   A->ZN   XNOR2_X1   0.014   0.039    1.425     9.975  
  product_flopped_reg_15       -       DFF_X1     0.012   0.000    1.425     9.975  
#---------------------------------------------------------------------------------
Path 10: MET (8.553 ns) Setup Check with Pin product_flopped_reg_15/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) b_flopped_reg_1/CK
              Clock: (R) ideal_clock
           Endpoint: (R) product_flopped_reg_15/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.051       -0.051
        Net Latency:+    0.039 (P)    0.062 (P)
            Arrival:=    9.988        0.011

              Setup:-    0.032
        Cppr Adjust:+    0.023
      Required Time:=    9.980
       Launch Clock:=    0.011
          Data Path:+    1.415
              Slack:=    8.553

#---------------------------------------------------------------------------------
# Instance                     Arc     Cell       Trans   Delay  Arrival  Required  
#                                                  (ns)    (ns)     (ns)      Time  
#                                                                             (ns)  
#---------------------------------------------------------------------------------
  b_flopped_reg_1              CK      (arrival)  0.027       -    0.011     8.564  
  b_flopped_reg_1              CK->Q   DFF_X1     0.027   0.197    0.208     8.761  
  iDUT/mul_12_20_g6031         A->ZN   INV_X1     0.106   0.017    0.226     8.779  
  iDUT/mul_12_20_g5968__8780   A->Z    XOR2_X1    0.024   0.055    0.281     8.834  
  iDUT/FE_OFC1_mul_12_20_n_83  A->Z    CLKBUF_X1  0.010   0.101    0.381     8.934  
  iDUT/mul_12_20_g5924__8757   A1->ZN  NAND2_X1   0.064   0.102    0.483     9.036  
  iDUT/mul_12_20_g5840__5703   A1->ZN  OAI22_X1   0.063   0.035    0.518     9.071  
  iDUT/mul_12_20_g5805__7675   B->CO   FA_X1      0.023   0.085    0.603     9.156  
  iDUT/mul_12_20_g5795__4296   CI->CO  FA_X1      0.015   0.073    0.676     9.229  
  iDUT/mul_12_20_g5786__6083   CI->CO  FA_X1      0.015   0.073    0.749     9.302  
  iDUT/mul_12_20_g5780__1786   CI->CO  FA_X1      0.015   0.073    0.821     9.374  
  iDUT/mul_12_20_g5776__2391   CI->CO  FA_X1      0.015   0.072    0.894     9.447  
  iDUT/mul_12_20_g5774__6877   CI->CO  FA_X1      0.015   0.072    0.966     9.519  
  iDUT/mul_12_20_g5772__2683   CI->CO  FA_X1      0.015   0.072    1.038     9.591  
  iDUT/mul_12_20_g5771__9682   CI->CO  FA_X1      0.015   0.072    1.110     9.664  
  iDUT/mul_12_20_g5770__4547   CI->CO  FA_X1      0.015   0.073    1.184     9.737  
  iDUT/mul_12_20_g5769__1474   CI->CO  FA_X1      0.015   0.072    1.256     9.809  
  iDUT/mul_12_20_g5768__3772   CI->CO  FA_X1      0.015   0.072    1.328     9.881  
  iDUT/mul_12_20_g5767__4296   CI->CO  FA_X1      0.015   0.070    1.398     9.951  
  iDUT/mul_12_20_g5766__8780   A->ZN   XNOR2_X1   0.014   0.028    1.426     9.980  
  product_flopped_reg_15       -       DFF_X1     0.018   0.000    1.426     9.980  
#---------------------------------------------------------------------------------

