library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity beat is
port(data_out : out std_logic_vector(7 downto 0);
		CLK,Start : in std_logic);
end beat;
architecture beh of beat is
begin