// Seed: 2871646230
program module_0 (
    output wand id_0,
    input  wand id_1
);
  parameter id_3 = -1;
endprogram
module module_1 (
    output wor id_0,
    output uwire id_1,
    output logic id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5,
    output uwire id_6,
    output uwire id_7,
    input supply0 id_8,
    output tri id_9,
    input tri id_10,
    input supply1 id_11
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_9,
      id_4
  );
  always_comb @(posedge id_4)
    if (-1) begin : LABEL_0
      if (1) id_2 <= (id_4);
    end
  assign id_9 = id_10;
  wire id_13;
  wor id_14;
  wire id_15;
  integer id_16;
  assign id_16 = id_5;
  assign id_14 = 1'b0;
endmodule
