OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/booth/runs/myrun/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/jagadeesh97/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/booth/runs/myrun/tmp/17-booth.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   booth
Die area:                 ( 0 0 ) ( 131445 142165 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1953
Number of terminals:      34
Number of snets:          2
Number of nets:           545

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 186.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 18895.
[INFO DRT-0033] mcon shape region query size = 10272.
[INFO DRT-0033] met1 shape region query size = 4791.
[INFO DRT-0033] via shape region query size = 3600.
[INFO DRT-0033] met2 shape region query size = 2176.
[INFO DRT-0033] via2 shape region query size = 2880.
[INFO DRT-0033] met3 shape region query size = 2176.
[INFO DRT-0033] via3 shape region query size = 2880.
[INFO DRT-0033] met4 shape region query size = 1296.
[INFO DRT-0033] via4 shape region query size = 512.
[INFO DRT-0033] met5 shape region query size = 576.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0078]   Complete 597 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 168 unique inst patterns.
[INFO DRT-0084]   Complete 357 groups.
#scanned instances     = 1953
#unique  instances     = 186
#stdCellGenAp          = 4532
#stdCellValidPlanarAp  = 18
#stdCellValidViaAp     = 3621
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1801
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:07, memory = 119.24 (MB), peak = 119.24 (MB)

Number of guides:     3706

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 19 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 20 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1376.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1015.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 540.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 19.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1916 vertical wires in 1 frboxes and 1034 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 410 vertical wires in 1 frboxes and 295 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.75 (MB), peak = 131.39 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 128.75 (MB), peak = 131.39 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 152.84 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 161.60 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 173.90 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 176.08 (MB).
    Completing 50% with 105 violations.
    elapsed time = 00:00:02, memory = 186.41 (MB).
    Completing 60% with 105 violations.
    elapsed time = 00:00:02, memory = 174.30 (MB).
    Completing 70% with 193 violations.
    elapsed time = 00:00:03, memory = 177.95 (MB).
    Completing 80% with 193 violations.
    elapsed time = 00:00:03, memory = 178.09 (MB).
    Completing 90% with 246 violations.
    elapsed time = 00:00:05, memory = 158.52 (MB).
    Completing 100% with 298 violations.
    elapsed time = 00:00:05, memory = 158.52 (MB).
[INFO DRT-0199]   Number of violations = 343.
Viol/Layer         li1   mcon   met1   met2
Cut Spacing          0      1      0      0
Metal Spacing        1      0     42     56
Recheck              0      0     31     14
Short                0      0    107     91
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:05, memory = 487.72 (MB), peak = 487.72 (MB)
Total wire length = 14378 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7324 um.
Total wire length on LAYER met2 = 6824 um.
Total wire length on LAYER met3 = 154 um.
Total wire length on LAYER met4 = 75 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3631.
Up-via summary (total 3631):.

-----------------------
 FR_MASTERSLICE       0
            li1    1796
           met1    1799
           met2      30
           met3       6
           met4       0
-----------------------
                   3631


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 343 violations.
    elapsed time = 00:00:00, memory = 503.22 (MB).
    Completing 20% with 343 violations.
    elapsed time = 00:00:00, memory = 503.22 (MB).
    Completing 30% with 343 violations.
    elapsed time = 00:00:01, memory = 503.30 (MB).
    Completing 40% with 316 violations.
    elapsed time = 00:00:01, memory = 503.30 (MB).
    Completing 50% with 316 violations.
    elapsed time = 00:00:02, memory = 505.88 (MB).
    Completing 60% with 316 violations.
    elapsed time = 00:00:02, memory = 506.04 (MB).
    Completing 70% with 238 violations.
    elapsed time = 00:00:03, memory = 519.70 (MB).
    Completing 80% with 238 violations.
    elapsed time = 00:00:04, memory = 521.95 (MB).
    Completing 90% with 214 violations.
    elapsed time = 00:00:04, memory = 487.66 (MB).
    Completing 100% with 163 violations.
    elapsed time = 00:00:06, memory = 487.81 (MB).
[INFO DRT-0199]   Number of violations = 163.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     22     30
Short                0    100     10
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:06, memory = 487.81 (MB), peak = 522.05 (MB)
Total wire length = 14231 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7264 um.
Total wire length on LAYER met2 = 6758 um.
Total wire length on LAYER met3 = 152 um.
Total wire length on LAYER met4 = 56 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3619.
Up-via summary (total 3619):.

-----------------------
 FR_MASTERSLICE       0
            li1    1796
           met1    1789
           met2      28
           met3       6
           met4       0
-----------------------
                   3619


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 163 violations.
    elapsed time = 00:00:00, memory = 487.91 (MB).
    Completing 20% with 163 violations.
    elapsed time = 00:00:01, memory = 487.91 (MB).
    Completing 30% with 157 violations.
    elapsed time = 00:00:01, memory = 487.91 (MB).
    Completing 40% with 157 violations.
    elapsed time = 00:00:01, memory = 502.09 (MB).
    Completing 50% with 157 violations.
    elapsed time = 00:00:03, memory = 502.23 (MB).
    Completing 60% with 165 violations.
    elapsed time = 00:00:03, memory = 502.23 (MB).
    Completing 70% with 165 violations.
    elapsed time = 00:00:04, memory = 502.23 (MB).
    Completing 80% with 166 violations.
    elapsed time = 00:00:05, memory = 502.23 (MB).
    Completing 90% with 166 violations.
    elapsed time = 00:00:05, memory = 502.24 (MB).
    Completing 100% with 156 violations.
    elapsed time = 00:00:06, memory = 502.24 (MB).
[INFO DRT-0199]   Number of violations = 156.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     35     36
Short                0     70     14
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 502.24 (MB), peak = 522.05 (MB)
Total wire length = 14215 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7267 um.
Total wire length on LAYER met2 = 6730 um.
Total wire length on LAYER met3 = 145 um.
Total wire length on LAYER met4 = 71 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3597.
Up-via summary (total 3597):.

-----------------------
 FR_MASTERSLICE       0
            li1    1796
           met1    1767
           met2      28
           met3       6
           met4       0
-----------------------
                   3597


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 156 violations.
    elapsed time = 00:00:00, memory = 503.81 (MB).
    Completing 20% with 156 violations.
    elapsed time = 00:00:00, memory = 515.15 (MB).
    Completing 30% with 156 violations.
    elapsed time = 00:00:00, memory = 527.91 (MB).
    Completing 40% with 156 violations.
    elapsed time = 00:00:00, memory = 527.96 (MB).
    Completing 50% with 104 violations.
    elapsed time = 00:00:01, memory = 512.37 (MB).
    Completing 60% with 104 violations.
    elapsed time = 00:00:01, memory = 512.45 (MB).
    Completing 70% with 74 violations.
    elapsed time = 00:00:02, memory = 514.83 (MB).
    Completing 80% with 74 violations.
    elapsed time = 00:00:02, memory = 514.84 (MB).
    Completing 90% with 41 violations.
    elapsed time = 00:00:04, memory = 487.03 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:04, memory = 487.03 (MB).
[INFO DRT-0199]   Number of violations = 28.
Viol/Layer        met1
Metal Spacing       11
Short               17
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 487.03 (MB), peak = 527.96 (MB)
Total wire length = 14278 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7201 um.
Total wire length on LAYER met2 = 6669 um.
Total wire length on LAYER met3 = 238 um.
Total wire length on LAYER met4 = 168 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3720.
Up-via summary (total 3720):.

-----------------------
 FR_MASTERSLICE       0
            li1    1796
           met1    1849
           met2      63
           met3      12
           met4       0
-----------------------
                   3720


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 487.03 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 487.03 (MB).
    Completing 30% with 28 violations.
    elapsed time = 00:00:00, memory = 487.03 (MB).
    Completing 40% with 28 violations.
    elapsed time = 00:00:00, memory = 487.03 (MB).
    Completing 50% with 28 violations.
    elapsed time = 00:00:00, memory = 487.03 (MB).
    Completing 60% with 28 violations.
    elapsed time = 00:00:00, memory = 487.04 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:00, memory = 487.04 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:00, memory = 507.14 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:01, memory = 487.07 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 487.07 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 487.07 (MB), peak = 527.96 (MB)
Total wire length = 14276 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7197 um.
Total wire length on LAYER met2 = 6671 um.
Total wire length on LAYER met3 = 238 um.
Total wire length on LAYER met4 = 168 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3720.
Up-via summary (total 3720):.

-----------------------
 FR_MASTERSLICE       0
            li1    1796
           met1    1849
           met2      63
           met3      12
           met4       0
-----------------------
                   3720


[INFO DRT-0198] Complete detail routing.
Total wire length = 14276 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 7197 um.
Total wire length on LAYER met2 = 6671 um.
Total wire length on LAYER met3 = 238 um.
Total wire length on LAYER met4 = 168 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 3720.
Up-via summary (total 3720):.

-----------------------
 FR_MASTERSLICE       0
            li1    1796
           met1    1849
           met2      63
           met3      12
           met4       0
-----------------------
                   3720


[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:25, memory = 487.07 (MB), peak = 527.96 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/booth/runs/myrun/results/routing/booth.odb'…
Writing netlist to '/openlane/designs/booth/runs/myrun/results/routing/booth.nl.v'…
Writing powered netlist to '/openlane/designs/booth/runs/myrun/results/routing/booth.pnl.v'…
Writing layout to '/openlane/designs/booth/runs/myrun/results/routing/booth.def'…
