// Seed: 1290842344
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
endmodule
module module_1;
  wire id_1;
  wand id_2;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_1, id_2
  );
  if (1) begin : id_3
    if (1) begin
      assign id_2 = 1;
    end else begin
      assign id_2 = 1 + (1'b0);
    end
  end
  wire id_4;
  wire id_5;
endmodule
