INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Verilog/memory/async_rom/async_rom/async_rom.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Verilog/memory/async_rom/async_rom/async_rom.srcs/sources_1/new/inst_rom_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom_display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/Verilog/memory/async_rom/async_rom/async_rom.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
