

================================================================
== Vitis HLS Report for 'forward_21'
================================================================
* Date:           Wed Feb 25 16:07:05 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        unet_pvm_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.414 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2193|     2193|  10.965 us|  10.965 us|  2193|  2193|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_forward_21_Pipeline_VITIS_LOOP_32_2_fu_927  |forward_21_Pipeline_VITIS_LOOP_32_2  |       35|       35|  0.175 us|  0.175 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_forward_21_Pipeline_VITIS_LOOP_42_3_fu_933  |forward_21_Pipeline_VITIS_LOOP_42_3  |       36|       36|  0.180 us|  0.180 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |     2192|     2192|       137|          -|          -|    16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1775|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|     373|     730|    -|
|Memory           |        0|     -|      72|      18|    0|
|Multiplexer      |        -|     -|       0|     905|    -|
|Register         |        -|     -|    1463|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|    1908|    3428|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |bitselect_1ns_54ns_6ns_1_1_1_U648               |bitselect_1ns_54ns_6ns_1_1_1         |        0|   0|    0|   17|    0|
    |bitselect_1ns_54ns_6ns_1_1_1_U650               |bitselect_1ns_54ns_6ns_1_1_1         |        0|   0|    0|   17|    0|
    |ctlz_30_30_1_1_U647                             |ctlz_30_30_1_1                       |        0|   0|    0|   20|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U644              |fdiv_32ns_32ns_32_12_no_dsp_1        |        0|   0|    0|    0|    0|
    |grp_forward_21_Pipeline_VITIS_LOOP_32_2_fu_927  |forward_21_Pipeline_VITIS_LOOP_32_2  |        0|   1|   69|  264|    0|
    |grp_forward_21_Pipeline_VITIS_LOOP_42_3_fu_933  |forward_21_Pipeline_VITIS_LOOP_42_3  |        0|   3|  304|  367|    0|
    |fpext_32ns_64_2_no_dsp_1_U645                   |fpext_32ns_64_2_no_dsp_1             |        0|   0|    0|    0|    0|
    |fsqrt_32ns_32ns_32_12_no_dsp_1_U646             |fsqrt_32ns_32ns_32_12_no_dsp_1       |        0|   0|    0|    0|    0|
    |sparsemux_7_2_18_1_1_U649                       |sparsemux_7_2_18_1_1                 |        0|   0|    0|    9|    0|
    |sparsemux_7_2_18_1_1_U654                       |sparsemux_7_2_18_1_1                 |        0|   0|    0|    9|    0|
    |sparsemux_7_2_1_1_1_U651                        |sparsemux_7_2_1_1_1                  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_1_1_1_U652                        |sparsemux_7_2_1_1_1                  |        0|   0|    0|    9|    0|
    |sparsemux_7_2_1_1_1_U653                        |sparsemux_7_2_1_1_1                  |        0|   0|    0|    9|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                     |        0|   4|  373|  730|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |              Module             | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |in_vec_U   |forward_2_in_vec_RAM_AUTO_1R1W   |        0|  36|   9|    0|    32|   18|     1|          576|
    |out_vec_U  |forward_2_out_vec_RAM_AUTO_1R1W  |        0|  36|   9|    0|    32|   18|     1|          576|
    +-----------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                                 |        0|  72|  18|    0|    64|   36|     2|         1152|
    +-----------+---------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln39_1_fu_1499_p2            |         +|   0|  0|   15|           8|           8|
    |add_ln39_fu_1443_p2              |         +|   0|  0|   12|           5|           4|
    |add_ln40_3_fu_1747_p2            |         +|   0|  0|   25|          18|          18|
    |add_ln40_4_fu_1831_p2            |         +|   0|  0|   19|          12|          12|
    |add_ln40_5_fu_1852_p2            |         +|   0|  0|   19|          12|           4|
    |add_ln40_6_fu_1861_p2            |         +|   0|  0|   19|          12|           4|
    |add_ln40_fu_1619_p2              |         +|   0|  0|   19|          12|           5|
    |t_12_fu_967_p2                   |         +|   0|  0|   12|           5|           1|
    |tmp_464_fu_1720_p2               |         +|   0|  0|   13|           6|           5|
    |sub_ln39_1_fu_1341_p2            |         -|   0|  0|   36|           1|          29|
    |sub_ln39_2_fu_1361_p2            |         -|   0|  0|   24|           1|          17|
    |sub_ln39_3_fu_1489_p2            |         -|   0|  0|   12|           5|           5|
    |sub_ln39_fu_1411_p2              |         -|   0|  0|   23|           1|          16|
    |sub_ln40_1_fu_1595_p2            |         -|   0|  0|   19|          11|          12|
    |sub_ln40_2_fu_1628_p2            |         -|   0|  0|   18|           4|          11|
    |sub_ln40_fu_1583_p2              |         -|   0|  0|   61|           1|          54|
    |pi_assign_fu_1512_p5             |      1003|   0|  0|    2|          64|           9|
    |Range1_all_ones_2_i_fu_2048_p2   |       and|   0|  0|    2|           1|           1|
    |Range1_all_zeros_2_i_fu_2068_p2  |       and|   0|  0|    2|           1|           1|
    |and_ln40_10_fu_2101_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln40_11_fu_2112_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln40_12_fu_2186_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln40_13_fu_2192_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln40_14_fu_2203_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln40_15_fu_1807_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln40_16_fu_2034_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln40_17_fu_2133_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln40_18_fu_2171_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln40_19_fu_2228_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln40_20_fu_2234_p2           |       and|   0|  0|    2|           1|           1|
    |and_ln40_6_fu_1773_p2            |       and|   0|  0|    2|           1|           1|
    |and_ln40_7_fu_1974_p2            |       and|   0|  0|    2|           1|           1|
    |ap_block_state2                  |       and|   0|  0|    2|           1|           1|
    |carry_1_i_fu_1813_p2             |       and|   0|  0|    2|           1|           1|
    |lD_0_i_fu_1908_p2                |       and|   0|  0|    2|           1|           1|
    |neg_src_0_i_fu_2145_p2           |       and|   0|  0|    2|           1|           1|
    |ashr_ln40_fu_1667_p2             |      ashr|   0|  0|  159|          54|          54|
    |icmp_ln26_fu_961_p2              |      icmp|   0|  0|   13|           5|           6|
    |icmp_ln39_fu_1397_p2             |      icmp|   0|  0|   24|          17|           1|
    |icmp_ln40_10_fu_1894_p2          |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln40_11_fu_1914_p2          |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln40_12_fu_1920_p2          |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln40_13_fu_1946_p2          |      icmp|   0|  0|   61|          54|          54|
    |icmp_ln40_14_fu_1992_p2          |      icmp|   0|  0|   61|          54|           1|
    |icmp_ln40_15_fu_2004_p2          |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln40_16_fu_2010_p2          |      icmp|   0|  0|   61|          54|           1|
    |icmp_ln40_3_fu_1614_p2           |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln40_4_fu_1641_p2           |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln40_5_fu_1650_p2           |      icmp|   0|  0|   18|          11|           6|
    |icmp_ln40_6_fu_1685_p2           |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln40_7_fu_1691_p2           |      icmp|   0|  0|   18|          11|           5|
    |icmp_ln40_8_fu_1846_p2           |      icmp|   0|  0|   16|           9|           1|
    |icmp_ln40_9_fu_1874_p2           |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln40_fu_1589_p2             |      icmp|   0|  0|   70|          63|           1|
    |lshr_ln40_1_fu_1940_p2           |      lshr|   0|  0|  159|           2|          54|
    |lshr_ln40_fu_1934_p2             |      lshr|   0|  0|  159|          54|          54|
    |Range1_all_zeros_2_i_fu_2068_p6  |        or|   0|  0|    2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|    2|           1|           1|
    |deleted_ones_0_i_fu_2127_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln40_2_fu_2097_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln40_3_fu_2176_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln40_4_fu_2209_p2             |        or|   0|  0|    2|           1|           1|
    |or_ln40_6_fu_2028_p2             |        or|   0|  0|    2|           1|           1|
    |Range2_all_ones_1_i_fu_1966_p3   |    select|   0|  0|    2|           1|           1|
    |cond193_i_fu_2106_p3             |    select|   0|  0|    2|           1|           1|
    |cond64_i_fu_1728_p3              |    select|   0|  0|    2|           1|           1|
    |ref_tmp_i_i_fu_1787_p6           |    select|   0|  0|   17|           1|          18|
    |rsqrt_fu_2246_p4                 |    select|   0|  0|   18|           1|          17|
    |select_ln39_2_fu_1385_p3         |    select|   0|  0|   16|           1|          17|
    |select_ln39_3_fu_1481_p3         |    select|   0|  0|    7|           1|           7|
    |select_ln39_fu_1417_p3           |    select|   0|  0|   16|           1|          16|
    |select_ln40_4_fu_1633_p3         |    select|   0|  0|   10|           1|          11|
    |select_ln40_5_fu_1677_p3         |    select|   0|  0|   17|           1|          18|
    |select_ln40_7_fu_2092_p3         |    select|   0|  0|    2|           1|           1|
    |select_ln40_9_fu_1656_p3         |    select|   0|  0|    2|           1|           2|
    |select_ln40_fu_1609_p3           |    select|   0|  0|   52|           1|          54|
    |temp_sum_fu_1532_p3              |    select|   0|  0|   32|           1|           1|
    |shl_ln39_fu_1453_p2              |       shl|   0|  0|  134|          41|          41|
    |shl_ln40_fu_1701_p2              |       shl|   0|  0|   51|          18|          18|
    |neg_src_0_i_fu_2145_p4           |       xor|   0|  0|    2|           2|           1|
    |not_icmp_ln40_954_fu_2122_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln40_10_fu_2181_p2           |       xor|   0|  0|    2|           1|           2|
    |xor_ln40_11_fu_2197_p2           |       xor|   0|  0|    2|           2|           1|
    |xor_ln40_12_fu_2223_p2           |       xor|   0|  0|    2|           1|           2|
    |xor_ln40_13_fu_1888_p2           |       xor|   0|  0|    2|           1|           2|
    |xor_ln40_14_fu_1960_p2           |       xor|   0|  0|    2|           1|           2|
    |xor_ln40_15_fu_2022_p2           |       xor|   0|  0|    2|           1|           2|
    |xor_ln40_5_fu_1767_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln40_6_fu_1986_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln40_9_fu_2165_p2            |       xor|   0|  0|    2|           1|           2|
    |xor_ln40_fu_1761_p2              |       xor|   0|  0|    2|           1|           2|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 1775|         775|         768|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  319|         68|    1|         68|
    |ap_done                 |    9|          2|    1|          2|
    |in_vec_address0         |   14|          3|    5|         15|
    |in_vec_address0_local   |   81|         17|    5|         85|
    |in_vec_address1_local   |   81|         17|    5|         85|
    |in_vec_ce0              |   14|          3|    1|          3|
    |in_vec_d0_local         |   81|         17|   18|        306|
    |in_vec_d1_local         |   81|         17|   18|        306|
    |out_vec_address0        |    9|          2|    5|         10|
    |out_vec_address0_local  |   81|         17|    5|         85|
    |out_vec_address1_local  |   81|         17|    5|         85|
    |out_vec_ce0             |    9|          2|    1|          2|
    |out_vec_we0             |    9|          2|    1|          2|
    |real_start              |    9|          2|    1|          2|
    |s_in_norm_blk_n         |    9|          2|    1|          2|
    |s_norm_out_blk_n        |    9|          2|    1|          2|
    |t_4_fu_368              |    9|          2|    5|         10|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  905|        192|   79|       1070|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Range1_all_ones_2_i_reg_2918                                 |   1|   0|    1|          0|
    |Range1_all_zeros_2_i_reg_2925                                |   1|   0|    1|          0|
    |Range2_all_ones_1_i_reg_2908                                 |   1|   0|    1|          0|
    |ap_CS_fsm                                                    |  67|   0|   67|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |carry_1_i_reg_2877                                           |   1|   0|    1|          0|
    |div_reg_2817                                                 |  32|   0|   32|          0|
    |grp_forward_21_Pipeline_VITIS_LOOP_32_2_fu_927_ap_start_reg  |   1|   0|    1|          0|
    |grp_forward_21_Pipeline_VITIS_LOOP_42_3_fu_933_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln39_reg_2791                                           |   1|   0|    1|          0|
    |icmp_ln40_8_reg_2884                                         |   1|   0|    1|          0|
    |icmp_ln40_9_reg_2896                                         |   1|   0|    1|          0|
    |icmp_ln40_reg_2847                                           |   1|   0|    1|          0|
    |out_vec_load_10_reg_2985                                     |  18|   0|   18|          0|
    |out_vec_load_11_reg_2990                                     |  18|   0|   18|          0|
    |out_vec_load_12_reg_2995                                     |  18|   0|   18|          0|
    |out_vec_load_13_reg_3000                                     |  18|   0|   18|          0|
    |out_vec_load_14_reg_3005                                     |  18|   0|   18|          0|
    |out_vec_load_15_reg_3010                                     |  18|   0|   18|          0|
    |out_vec_load_16_reg_3015                                     |  18|   0|   18|          0|
    |out_vec_load_17_reg_3020                                     |  18|   0|   18|          0|
    |out_vec_load_18_reg_3025                                     |  18|   0|   18|          0|
    |out_vec_load_19_reg_3030                                     |  18|   0|   18|          0|
    |out_vec_load_1_reg_2940                                      |  18|   0|   18|          0|
    |out_vec_load_20_reg_3035                                     |  18|   0|   18|          0|
    |out_vec_load_21_reg_3040                                     |  18|   0|   18|          0|
    |out_vec_load_22_reg_3045                                     |  18|   0|   18|          0|
    |out_vec_load_23_reg_3050                                     |  18|   0|   18|          0|
    |out_vec_load_24_reg_3055                                     |  18|   0|   18|          0|
    |out_vec_load_25_reg_3060                                     |  18|   0|   18|          0|
    |out_vec_load_26_reg_3065                                     |  18|   0|   18|          0|
    |out_vec_load_27_reg_3070                                     |  18|   0|   18|          0|
    |out_vec_load_28_reg_3075                                     |  18|   0|   18|          0|
    |out_vec_load_29_reg_3080                                     |  18|   0|   18|          0|
    |out_vec_load_2_reg_2945                                      |  18|   0|   18|          0|
    |out_vec_load_3_reg_2950                                      |  18|   0|   18|          0|
    |out_vec_load_4_reg_2955                                      |  18|   0|   18|          0|
    |out_vec_load_5_reg_2960                                      |  18|   0|   18|          0|
    |out_vec_load_6_reg_2965                                      |  18|   0|   18|          0|
    |out_vec_load_7_reg_2970                                      |  18|   0|   18|          0|
    |out_vec_load_8_reg_2975                                      |  18|   0|   18|          0|
    |out_vec_load_9_reg_2980                                      |  18|   0|   18|          0|
    |out_vec_load_reg_2935                                        |  18|   0|   18|          0|
    |ref_tmp_i_i_reg_2872                                         |  18|   0|   18|          0|
    |rsqrt_reg_2930                                               |  18|   0|   18|          0|
    |select_ln39_reg_2801                                         |  16|   0|   16|          0|
    |start_once_reg                                               |   1|   0|    1|          0|
    |sub_ln40_1_reg_2853                                          |  12|   0|   12|          0|
    |sub_ln40_reg_2842                                            |  54|   0|   54|          0|
    |t_4_fu_368                                                   |   5|   0|    5|          0|
    |temp_sum_reg_2807                                            |  32|   0|   32|          0|
    |tmp_331_reg_2812                                             |  32|   0|   32|          0|
    |tmp_461_reg_2796                                             |   1|   0|    1|          0|
    |tmp_463_reg_2822                                             |   1|   0|    1|          0|
    |tmp_468_reg_2889                                             |   1|   0|    1|          0|
    |tmp_469_reg_2903                                             |   1|   0|    1|          0|
    |trunc_ln28_10_reg_2686                                       |  18|   0|   18|          0|
    |trunc_ln28_11_reg_2691                                       |  18|   0|   18|          0|
    |trunc_ln28_12_reg_2696                                       |  18|   0|   18|          0|
    |trunc_ln28_13_reg_2701                                       |  18|   0|   18|          0|
    |trunc_ln28_14_reg_2706                                       |  18|   0|   18|          0|
    |trunc_ln28_15_reg_2711                                       |  18|   0|   18|          0|
    |trunc_ln28_16_reg_2716                                       |  18|   0|   18|          0|
    |trunc_ln28_17_reg_2721                                       |  18|   0|   18|          0|
    |trunc_ln28_18_reg_2726                                       |  18|   0|   18|          0|
    |trunc_ln28_19_reg_2731                                       |  18|   0|   18|          0|
    |trunc_ln28_20_reg_2736                                       |  18|   0|   18|          0|
    |trunc_ln28_21_reg_2741                                       |  18|   0|   18|          0|
    |trunc_ln28_22_reg_2746                                       |  18|   0|   18|          0|
    |trunc_ln28_23_reg_2751                                       |  18|   0|   18|          0|
    |trunc_ln28_24_reg_2756                                       |  18|   0|   18|          0|
    |trunc_ln28_25_reg_2761                                       |  18|   0|   18|          0|
    |trunc_ln28_26_reg_2766                                       |  18|   0|   18|          0|
    |trunc_ln28_27_reg_2771                                       |  18|   0|   18|          0|
    |trunc_ln28_28_reg_2776                                       |  18|   0|   18|          0|
    |trunc_ln28_29_reg_2781                                       |  18|   0|   18|          0|
    |trunc_ln28_2_reg_2641                                        |  18|   0|   18|          0|
    |trunc_ln28_30_reg_2786                                       |  18|   0|   18|          0|
    |trunc_ln28_3_reg_2646                                        |  18|   0|   18|          0|
    |trunc_ln28_4_reg_2651                                        |  18|   0|   18|          0|
    |trunc_ln28_5_reg_2656                                        |  18|   0|   18|          0|
    |trunc_ln28_6_reg_2661                                        |  18|   0|   18|          0|
    |trunc_ln28_7_reg_2666                                        |  18|   0|   18|          0|
    |trunc_ln28_8_reg_2671                                        |  18|   0|   18|          0|
    |trunc_ln28_9_reg_2676                                        |  18|   0|   18|          0|
    |trunc_ln28_s_reg_2681                                        |  18|   0|   18|          0|
    |trunc_ln40_2_reg_2862                                        |   6|   0|    6|          0|
    |trunc_ln40_3_reg_2867                                        |  11|   0|   11|          0|
    |xor_ln40_6_reg_2913                                          |   1|   0|    1|          0|
    |zext_ln40_1_reg_2837                                         |  52|   0|   54|          2|
    |zext_ln40_reg_2832                                           |  11|   0|   12|          1|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |1463|   0| 1466|          3|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|    forward.21|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|    forward.21|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|    forward.21|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|    forward.21|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|    forward.21|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|    forward.21|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|    forward.21|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|    forward.21|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|    forward.21|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|    forward.21|  return value|
|s_in_norm_dout             |   in|  576|     ap_fifo|     s_in_norm|       pointer|
|s_in_norm_empty_n          |   in|    1|     ap_fifo|     s_in_norm|       pointer|
|s_in_norm_read             |  out|    1|     ap_fifo|     s_in_norm|       pointer|
|s_in_norm_num_data_valid   |   in|    5|     ap_fifo|     s_in_norm|       pointer|
|s_in_norm_fifo_cap         |   in|    5|     ap_fifo|     s_in_norm|       pointer|
|s_norm_out_din             |  out|  576|     ap_fifo|    s_norm_out|       pointer|
|s_norm_out_full_n          |   in|    1|     ap_fifo|    s_norm_out|       pointer|
|s_norm_out_write           |  out|    1|     ap_fifo|    s_norm_out|       pointer|
|s_norm_out_num_data_valid  |   in|    5|     ap_fifo|    s_norm_out|       pointer|
|s_norm_out_fifo_cap        |   in|    5|     ap_fifo|    s_norm_out|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

