Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan  8 19:25:08 2024
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description               Violations  
---------  --------  ------------------------  ----------  
TIMING-23  Warning   Combinational loop found  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (35)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (35)
----------------------
 There are 35 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.070ns  (logic 3.735ns (37.089%)  route 6.335ns (62.911%))
  Logic Levels:           12  (IBUF=1 LUT4=2 LUT5=2 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.976     1.762    clk_IBUF
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.053     1.815 r  Q_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.485     2.300    Q_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.053     2.353 r  Q_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.318     2.671    Q_OBUF[0]_inst_i_4_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I4_O)        0.053     2.724 f  Q_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.576     3.300    t0/d1/sbar0__0
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.053     3.353 r  Q_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           0.833     4.186    Q_OBUF[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I5_O)        0.053     4.239 f  Q_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.318     4.557    Q_OBUF[1]_inst_i_4_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I5_O)        0.053     4.610 r  Q_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           0.517     5.127    Q_OBUF[1]
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.053     5.180 f  Q_OBUF[2]_inst_i_4/O
                         net (fo=2, routed)           0.318     5.498    Q_OBUF[2]_inst_i_4_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.053     5.551 r  Q_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           0.508     6.059    Q_OBUF[2]
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.053     6.112 f  Q_OBUF[3]_inst_i_4/O
                         net (fo=2, routed)           0.318     6.430    Q_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.053     6.483 r  Q_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           1.167     7.651    Q_OBUF[3]
    T17                  OBUF (Prop_obuf_I_O)         2.419    10.070 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.070    Q[3]
    T17                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.175ns  (logic 3.655ns (39.841%)  route 5.520ns (60.159%))
  Logic Levels:           10  (IBUF=1 LUT4=2 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.976     1.762    clk_IBUF
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.053     1.815 r  Q_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.485     2.300    Q_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.053     2.353 r  Q_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.318     2.671    Q_OBUF[0]_inst_i_4_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I4_O)        0.053     2.724 f  Q_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.576     3.300    t0/d1/sbar0__0
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.053     3.353 r  Q_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           0.833     4.186    Q_OBUF[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I5_O)        0.053     4.239 f  Q_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.318     4.557    Q_OBUF[1]_inst_i_4_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I5_O)        0.053     4.610 r  Q_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           0.517     5.127    Q_OBUF[1]
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.053     5.180 f  Q_OBUF[2]_inst_i_4/O
                         net (fo=2, routed)           0.318     5.498    Q_OBUF[2]_inst_i_4_n_0
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.053     5.551 r  Q_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           1.178     6.729    Q_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         2.446     9.175 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.175    Q[2]
    R18                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 3.554ns (43.092%)  route 4.694ns (56.908%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.976     1.762    clk_IBUF
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.053     1.815 r  Q_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.485     2.300    Q_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.053     2.353 r  Q_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.318     2.671    Q_OBUF[0]_inst_i_4_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I4_O)        0.053     2.724 f  Q_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.576     3.300    t0/d1/sbar0__0
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.053     3.353 r  Q_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           0.833     4.186    Q_OBUF[0]
    SLICE_X0Y1           LUT6 (Prop_lut6_I5_O)        0.053     4.239 f  Q_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.318     4.557    Q_OBUF[1]_inst_i_4_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I5_O)        0.053     4.610 r  Q_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           1.187     5.797    Q_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         2.451     8.248 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.248    Q[1]
    P18                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.267ns  (logic 3.431ns (47.215%)  route 3.836ns (52.785%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  clk_IBUF_inst/O
                         net (fo=4, routed)           0.976     1.762    clk_IBUF
    SLICE_X0Y4           LUT4 (Prop_lut4_I3_O)        0.053     1.815 r  Q_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.485     2.300    Q_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I3_O)        0.053     2.353 r  Q_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.318     2.671    Q_OBUF[0]_inst_i_4_n_0
    SLICE_X0Y4           LUT5 (Prop_lut5_I4_O)        0.053     2.724 f  Q_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.576     3.300    t0/d1/sbar0__0
    SLICE_X0Y4           LUT4 (Prop_lut4_I2_O)        0.053     3.353 r  Q_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.480     4.833    Q_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         2.434     7.267 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.267    Q[0]
    U16                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.341ns (61.335%)  route 0.845ns (38.665%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 f  clk_IBUF_inst/O
                         net (fo=4, routed)           0.427     0.477    clk_IBUF
    SLICE_X0Y4           LUT4 (Prop_lut4_I0_O)        0.028     0.505 r  Q_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           0.418     0.923    Q_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.263     2.186 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.186    Q[0]
    U16                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            Q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.370ns (62.222%)  route 0.832ns (37.778%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 f  clr_IBUF_inst/O
                         net (fo=16, routed)          0.536     0.629    clr_IBUF
    SLICE_X0Y3           LUT6 (Prop_lut6_I1_O)        0.028     0.657 r  Q_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.295     0.952    Q_OBUF[3]
    T17                  OBUF (Prop_obuf_I_O)         1.249     2.201 r  Q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.201    Q[3]
    T17                                                               r  Q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.396ns (60.972%)  route 0.894ns (39.028%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 f  clr_IBUF_inst/O
                         net (fo=16, routed)          0.587     0.680    clr_IBUF
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.028     0.708 r  Q_OBUF[2]_inst_i_1/O
                         net (fo=9, routed)           0.306     1.015    Q_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         1.275     2.290 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.290    Q[2]
    R18                                                               r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.401ns (60.507%)  route 0.914ns (39.493%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  clr (IN)
                         net (fo=0)                   0.000     0.000    clr
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 f  clr_IBUF_inst/O
                         net (fo=16, routed)          0.599     0.692    clr_IBUF
    SLICE_X0Y1           LUT6 (Prop_lut6_I1_O)        0.028     0.720 r  Q_OBUF[1]_inst_i_1/O
                         net (fo=9, routed)           0.315     1.035    Q_OBUF[1]
    P18                  OBUF (Prop_obuf_I_O)         1.280     2.315 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.315    Q[1]
    P18                                                               r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------





