Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jul 14 23:28:19 2024
| Host         : Zhengzb-ThinkPad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   398 |
|    Minimum number of control sets                        |   398 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   670 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   398 |
| >= 0 to < 4        |   142 |
| >= 4 to < 6        |    42 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    40 |
| >= 10 to < 12      |    62 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    97 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1112 |          197 |
| No           | No                    | Yes                    |            2507 |          567 |
| No           | Yes                   | No                     |            1840 |          403 |
| Yes          | No                    | No                     |             755 |          138 |
| Yes          | No                    | Yes                    |            2258 |          626 |
| Yes          | Yes                   | No                     |            2046 |          452 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                             |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                          Set/Reset Signal                                                                                                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[16]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_15                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[24]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_7                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[14]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_17                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[2]_0  |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_29                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[13]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_18                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[3]_0  |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_28                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[5]_0  |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_26                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[6]_0  |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_25                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[9]_0  |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_22                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[22]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_9                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[12]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_19                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[7]_0  |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_24                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[19]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_12                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[27]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_4                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[10]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_21                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[11]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_20                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[15]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_16                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[8]_0  |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_23                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[31]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[0]_0  |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_31                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[28]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_3                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[21]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_10                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[30]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[18]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_13                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[26]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_5                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[17]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_14                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[1]_0  |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_30                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[25]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_6                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[4]_0  |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_27                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[29]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[20]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[23]_0 |                                                                                                                                                                                                                                                                                       | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_8                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_13                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_16                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[31]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[8]_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[15]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[11]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[10]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_27                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[27]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_18                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[19]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[7]_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[12]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[22]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_12                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_19                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_20                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[9]_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[6]_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_21                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[5]_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_22                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[3]_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[13]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[2]_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_23                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_24                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_26                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_25                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_14                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[14]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[24]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[16]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_31                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_1_n_0                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_6                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_29                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_7                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_5                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_3                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_8                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[11]_i_1_n_0                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[15]_i_1_n_0                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_30                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_1_n_0                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_1_n_0                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_9                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_28                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_4                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_10                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_15                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_17                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[15]_i_2_n_0                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[11]_i_1_n_0                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[3]_i_1_n_0                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/s_ready_i_reg                                                                                                            |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                 |                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[1]                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[23]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[20]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[29]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[4]_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[25]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[1]_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[17]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[26]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[18]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[30]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[21]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[28]_0                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/E[0]                                                                                                                                                                                                                                 | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[0]_0                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[1]_i_1__0_n_0                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1_n_0                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1__1_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1_n_0                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__1_n_0                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__2_n_0                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/i1/i1/FSM_sequential_read_state[1]_i_1__0_n_0                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[1]_i_1__0_n_0                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/i1/i1/FSM_sequential_write_state[1]_i_1__0_n_0                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1__0_n_0                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/i1/FSM_sequential_read_state[1]_i_1_n_0                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/i1/FSM_sequential_write_state[1]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_valid_i_reg_inv_2[0]                                                                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                       |                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/SR[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[1]_i_1_n_0                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/shandshake_r_reg[0]                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__2_n_0                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/axi_awready0                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg_n_0_[0]                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[1]_1                                          |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/aresetn_d_reg[0]_1                                          |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/i1/FSM_onehot_read_state_reg[4][1]                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/i1/i1/FSM_onehot_write_state_reg[4][1]                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/axi_arready0                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_1                                                                        |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aresetn_d_reg[1]_0                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_1                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Acc_Controller/rom_win_cnt[3]_i_1_n_0                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0[0]                                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[3]_i_1_n_0                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_FC_layer/fc_outcnt[4]_i_1_n_0                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/i1/read_done_reg_0[0]                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Acc_Controller/layer1_buffer_outcnt[4]_i_1_n_0                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/i1/i1/write_done_reg_0[0]                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/E[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[1][0]                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Acc_Controller/rom_bias_raddr[4]_i_1_n_0                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/p_15_in                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                      | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/p_1_in[15]                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/p_1_in[23]                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_ready_i_reg_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_ready_i_reg[0]                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Acc_Controller/rom_win_raddr[7]_i_1_n_0                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/dout_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                               | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/dout_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/i1/FSM_onehot_read_state_reg[4][0]                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/dout_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                               | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/dout_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/i1/E[0]                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/i1/read_burst_len                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_FC_layer/inst_fifo_FClayer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_FC_layer/inst_fifo_FClayer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                            |                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/p_1_in[7]                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/p_1_in[31]                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/i1/i1/FSM_onehot_write_state_reg[4][0]                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/i1/i1/write_burst_len                                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_171_in                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/i1/i1/E[0]                                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.first_mi_word_q_i_1__0_n_0                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_171_in                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[33]_0                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[2].inst_ConvPE/Data_Correct0/rd_state                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Correct0/dout_cnt[9]_i_1__2_n_0                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[2].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                              | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[2].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_dataCorrect/rd_state                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                    | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_dataCorrect/dout_cnt[9]_i_1__14_n_0                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Correct0/rd_state                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_dataCorrect/rd_state                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_dataCorrect/dout_cnt[9]_i_1__11_n_0                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                    | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                    | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_dataCorrect/dout_cnt[9]_i_1__12_n_0                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_dataCorrect/rd_state                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_dataCorrect/dout_cnt[9]_i_1__10_n_0                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/rd_state                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                    | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/dout_cnt[9]_i_1__15_n_0                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_dataCorrect/dout_cnt[9]_i_1__9_n_0                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                    | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                              | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_dataCorrect/dout_cnt[9]_i_1__8_n_0                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_dataCorrect/rd_state                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_dataCorrect/dout_cnt[9]_i_1__13_n_0                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                    | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_dataCorrect/rd_state                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                              | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_dataCorrect/dout_cnt[9]_i_1__7_n_0                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                              | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_dataCorrect/rd_state                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                    | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                    | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Correct0/rd_state                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/din_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                                                                                | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/din_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_dataCorrect/rd_state                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Correct0/dout_cnt[9]_i_1__3_n_0                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_dataCorrect/rd_state                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Data_Correct0/rd_state                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Data_Correct0/dout_cnt[9]_i_1__0_n_0                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                              | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Data_Correct0/rd_state                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Data_Correct0/dout_cnt[9]_i_1__4_n_0                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                              | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                              | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Correct0/rd_state                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                              | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Correct0/dout_cnt[9]_i_1__5_n_0                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/rd_state                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/dout_cnt[9]_i_1__6_n_0                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Correct0/rd_state                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Correct0/dout_cnt[9]_i_1__1_n_0                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                                                              | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[2].inst_ConvPE/Data_Correct0/dout_cnt[9]_i_1_n_0                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/E[0]                                                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/i1/i1/write_index0                                                                                                                                                                                                                   | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/i1/i1/write_index[10]_i_1_n_0                                                                                                                                                    |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_FC_layer/dout_st                                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/PS8_i_0[0]                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                   |                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/M_READY_I                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_3[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                   |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_2_n_0                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                   |                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |               11 |             17 |         1.55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_FC_layer/bram_select_reg[16]_i_1_n_0                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                   |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/Accelerator_0/inst/inst_FC_layer/fclayer_dout_st                                                                                                                                                                       |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_READY_I                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                   |                7 |             18 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                   |                3 |             19 |         6.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                   |                6 |             19 |         3.17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                3 |             19 |         6.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                   |                5 |             19 |         3.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                                                             | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                   |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                                             | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                                             | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                      | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                   | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                                             | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                                             | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[2].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                                             | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[2].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                      | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                   | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[6].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                      | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                6 |             20 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                                             | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                   | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[4].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                   | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[5].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                      | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                   | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[3].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                      | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[2].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                      | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                                             | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                   | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[1].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/din_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Input_FIFO_rd_en_reg_reg[0]                                                                                                                           | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/din_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                     |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/din_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                  | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/din_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                                                     |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                      | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                   | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                6 |             20 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                      | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                                             | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0[0]                                                   | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[7].inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                         |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[2].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[2].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                3 |             20 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling/inst_dataCorrect/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                                   |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SS[0]                                                   |                5 |             20 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                   |                6 |             28 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                   |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                   |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                   |                6 |             29 |         4.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_0[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg_rden__0                                                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/i1/read_start_pre_reg[1]_0[0]                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/DMA_Controller_0/inst/inst_OutputFIFO/i1/i1/write_start_pre_reg[1]_0[0]                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg[0]                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_valid_i_reg_2[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                         |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                   |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                   |               16 |             36 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                   |               15 |             36 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_FC_layer/bias_array[158]_i_1_n_0                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |                7 |             36 |         5.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                          |                                                                                                                                                                                                                                   |               11 |             40 |         3.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                          |                                                                                                                                                                                                                                   |               13 |             40 |         3.08 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |               11 |             43 |         3.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                          |                8 |             43 |         5.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               20 |             58 |         2.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               17 |             58 |         3.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/adderTree_dout_st                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               15 |             60 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            |                                                                                                                                                                                                                                   |               15 |             65 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                 |                                                                                                                                                                                                                                   |               15 |             65 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                       |                                                                                                                                                                                                                                   |               18 |             66 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                              |                                                                                                                                                                                                                                   |               18 |             66 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[2].inst_ConvPE/Weight_Shift0/shift_en_reg                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               40 |            144 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Weight_Shift0/shift_en_reg                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               33 |            144 |         4.36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/shift_en_reg                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               37 |            144 |         3.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Weight_Shift0/shift_en_reg                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               46 |            144 |         3.13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Weight_Shift0/shift_en_reg                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               48 |            144 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Weight_Shift0/shift_en_reg                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               35 |            144 |         4.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Weight_Shift0/shift_en_reg                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               41 |            144 |         3.51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Weight_Shift0/shift_en_reg                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |               41 |            144 |         3.51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           | design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/list_din_st                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |              107 |            480 |         4.49 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |              198 |           1775 |         8.96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0                           |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                 |              868 |           4197 |         4.84 |
+----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


