-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_cnn_cnn is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_0_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_0_ce0 : OUT STD_LOGIC;
    input_0_we0 : OUT STD_LOGIC;
    input_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_0_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_0_ce1 : OUT STD_LOGIC;
    input_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_0_address2 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_0_ce2 : OUT STD_LOGIC;
    input_0_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_0_address3 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_0_ce3 : OUT STD_LOGIC;
    input_0_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_0_address4 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_0_ce4 : OUT STD_LOGIC;
    input_0_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_0_address5 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_0_ce5 : OUT STD_LOGIC;
    input_0_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_0_address6 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_0_ce6 : OUT STD_LOGIC;
    input_0_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_0_address7 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_0_ce7 : OUT STD_LOGIC;
    input_0_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_1_ce0 : OUT STD_LOGIC;
    input_1_we0 : OUT STD_LOGIC;
    input_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_1_ce1 : OUT STD_LOGIC;
    input_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_address2 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_1_ce2 : OUT STD_LOGIC;
    input_1_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_address3 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_1_ce3 : OUT STD_LOGIC;
    input_1_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_address4 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_1_ce4 : OUT STD_LOGIC;
    input_1_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_address5 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_1_ce5 : OUT STD_LOGIC;
    input_1_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_address6 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_1_ce6 : OUT STD_LOGIC;
    input_1_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_1_address7 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_1_ce7 : OUT STD_LOGIC;
    input_1_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_2_ce0 : OUT STD_LOGIC;
    input_2_we0 : OUT STD_LOGIC;
    input_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_2_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_2_ce1 : OUT STD_LOGIC;
    input_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_2_address2 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_2_ce2 : OUT STD_LOGIC;
    input_2_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_2_address3 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_2_ce3 : OUT STD_LOGIC;
    input_2_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_2_address4 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_2_ce4 : OUT STD_LOGIC;
    input_2_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_2_address5 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_2_ce5 : OUT STD_LOGIC;
    input_2_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_2_address6 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_2_ce6 : OUT STD_LOGIC;
    input_2_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_2_address7 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_2_ce7 : OUT STD_LOGIC;
    input_2_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_3_ce0 : OUT STD_LOGIC;
    input_3_we0 : OUT STD_LOGIC;
    input_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_3_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_3_ce1 : OUT STD_LOGIC;
    input_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_3_address2 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_3_ce2 : OUT STD_LOGIC;
    input_3_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_3_address3 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_3_ce3 : OUT STD_LOGIC;
    input_3_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_3_address4 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_3_ce4 : OUT STD_LOGIC;
    input_3_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_3_address5 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_3_ce5 : OUT STD_LOGIC;
    input_3_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_3_address6 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_3_ce6 : OUT STD_LOGIC;
    input_3_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
    input_3_address7 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_3_ce7 : OUT STD_LOGIC;
    input_3_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_0_ce0 : OUT STD_LOGIC;
    output_0_we0 : OUT STD_LOGIC;
    output_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_1_ce0 : OUT STD_LOGIC;
    output_1_we0 : OUT STD_LOGIC;
    output_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_2_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_2_ce0 : OUT STD_LOGIC;
    output_2_we0 : OUT STD_LOGIC;
    output_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_3_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_3_ce0 : OUT STD_LOGIC;
    output_3_we0 : OUT STD_LOGIC;
    output_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_4_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_4_ce0 : OUT STD_LOGIC;
    output_4_we0 : OUT STD_LOGIC;
    output_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_5_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_5_ce0 : OUT STD_LOGIC;
    output_5_we0 : OUT STD_LOGIC;
    output_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_6_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_6_ce0 : OUT STD_LOGIC;
    output_6_we0 : OUT STD_LOGIC;
    output_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_7_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_7_ce0 : OUT STD_LOGIC;
    output_7_we0 : OUT STD_LOGIC;
    output_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_8_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_8_ce0 : OUT STD_LOGIC;
    output_8_we0 : OUT STD_LOGIC;
    output_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_9_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_9_ce0 : OUT STD_LOGIC;
    output_9_we0 : OUT STD_LOGIC;
    output_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_10_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_10_ce0 : OUT STD_LOGIC;
    output_10_we0 : OUT STD_LOGIC;
    output_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_11_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_11_ce0 : OUT STD_LOGIC;
    output_11_we0 : OUT STD_LOGIC;
    output_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_12_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_12_ce0 : OUT STD_LOGIC;
    output_12_we0 : OUT STD_LOGIC;
    output_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_13_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_13_ce0 : OUT STD_LOGIC;
    output_13_we0 : OUT STD_LOGIC;
    output_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_14_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_14_ce0 : OUT STD_LOGIC;
    output_14_we0 : OUT STD_LOGIC;
    output_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    output_15_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    output_15_ce0 : OUT STD_LOGIC;
    output_15_we0 : OUT STD_LOGIC;
    output_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    output_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weight_ce0 : OUT STD_LOGIC;
    weight_we0 : OUT STD_LOGIC;
    weight_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    weight_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weight_ce1 : OUT STD_LOGIC;
    weight_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address2 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weight_ce2 : OUT STD_LOGIC;
    weight_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address3 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weight_ce3 : OUT STD_LOGIC;
    weight_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address4 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weight_ce4 : OUT STD_LOGIC;
    weight_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address5 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weight_ce5 : OUT STD_LOGIC;
    weight_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address6 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weight_ce6 : OUT STD_LOGIC;
    weight_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address7 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weight_ce7 : OUT STD_LOGIC;
    weight_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address8 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weight_ce8 : OUT STD_LOGIC;
    weight_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address9 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weight_ce9 : OUT STD_LOGIC;
    weight_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address10 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weight_ce10 : OUT STD_LOGIC;
    weight_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address11 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weight_ce11 : OUT STD_LOGIC;
    weight_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_address12 : OUT STD_LOGIC_VECTOR (16 downto 0);
    weight_ce12 : OUT STD_LOGIC;
    weight_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_kernel_input_AWVALID : OUT STD_LOGIC;
    m_axi_kernel_input_AWREADY : IN STD_LOGIC;
    m_axi_kernel_input_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_kernel_input_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_input_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_kernel_input_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_input_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_input_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_input_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_input_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_input_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_input_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_input_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_input_WVALID : OUT STD_LOGIC;
    m_axi_kernel_input_WREADY : IN STD_LOGIC;
    m_axi_kernel_input_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    m_axi_kernel_input_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
    m_axi_kernel_input_WLAST : OUT STD_LOGIC;
    m_axi_kernel_input_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_input_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_input_ARVALID : OUT STD_LOGIC;
    m_axi_kernel_input_ARREADY : IN STD_LOGIC;
    m_axi_kernel_input_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_kernel_input_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_input_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_kernel_input_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_input_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_input_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_input_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_input_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_input_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_input_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_input_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_input_RVALID : IN STD_LOGIC;
    m_axi_kernel_input_RREADY : OUT STD_LOGIC;
    m_axi_kernel_input_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    m_axi_kernel_input_RLAST : IN STD_LOGIC;
    m_axi_kernel_input_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_input_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_kernel_input_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_input_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_input_BVALID : IN STD_LOGIC;
    m_axi_kernel_input_BREADY : OUT STD_LOGIC;
    m_axi_kernel_input_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_input_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_input_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    vinput : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_kernel_weight_AWVALID : OUT STD_LOGIC;
    m_axi_kernel_weight_AWREADY : IN STD_LOGIC;
    m_axi_kernel_weight_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_kernel_weight_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_weight_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_kernel_weight_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_weight_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_weight_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_weight_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_weight_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_weight_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_weight_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_weight_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_weight_WVALID : OUT STD_LOGIC;
    m_axi_kernel_weight_WREADY : IN STD_LOGIC;
    m_axi_kernel_weight_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_kernel_weight_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_weight_WLAST : OUT STD_LOGIC;
    m_axi_kernel_weight_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_weight_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_weight_ARVALID : OUT STD_LOGIC;
    m_axi_kernel_weight_ARREADY : IN STD_LOGIC;
    m_axi_kernel_weight_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_kernel_weight_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_weight_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_kernel_weight_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_weight_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_weight_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_weight_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_weight_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_weight_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_weight_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_weight_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_weight_RVALID : IN STD_LOGIC;
    m_axi_kernel_weight_RREADY : OUT STD_LOGIC;
    m_axi_kernel_weight_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_kernel_weight_RLAST : IN STD_LOGIC;
    m_axi_kernel_weight_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_weight_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_kernel_weight_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_weight_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_weight_BVALID : IN STD_LOGIC;
    m_axi_kernel_weight_BREADY : OUT STD_LOGIC;
    m_axi_kernel_weight_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_weight_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_weight_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    vweight : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_kernel_output_AWVALID : OUT STD_LOGIC;
    m_axi_kernel_output_AWREADY : IN STD_LOGIC;
    m_axi_kernel_output_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_kernel_output_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_output_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_kernel_output_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_output_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_output_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_output_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_output_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_output_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_output_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_output_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_output_WVALID : OUT STD_LOGIC;
    m_axi_kernel_output_WREADY : IN STD_LOGIC;
    m_axi_kernel_output_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_kernel_output_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_kernel_output_WLAST : OUT STD_LOGIC;
    m_axi_kernel_output_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_output_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_output_ARVALID : OUT STD_LOGIC;
    m_axi_kernel_output_ARREADY : IN STD_LOGIC;
    m_axi_kernel_output_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_kernel_output_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_output_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_kernel_output_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_output_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_output_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_output_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_output_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_kernel_output_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_output_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_kernel_output_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_output_RVALID : IN STD_LOGIC;
    m_axi_kernel_output_RREADY : OUT STD_LOGIC;
    m_axi_kernel_output_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_kernel_output_RLAST : IN STD_LOGIC;
    m_axi_kernel_output_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_output_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_kernel_output_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_output_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_output_BVALID : IN STD_LOGIC;
    m_axi_kernel_output_BREADY : OUT STD_LOGIC;
    m_axi_kernel_output_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_kernel_output_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_kernel_output_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    voutput : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of kernel_cnn_cnn is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i0_2_fu_314_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i0_2_reg_373 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln304_fu_320_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln304_reg_378 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln319_fu_332_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln319_reg_388 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln319_fu_338_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln319_reg_393 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_weight_S0_fu_147_ap_start : STD_LOGIC;
    signal grp_load_weight_S0_fu_147_ap_done : STD_LOGIC;
    signal grp_load_weight_S0_fu_147_ap_idle : STD_LOGIC;
    signal grp_load_weight_S0_fu_147_ap_ready : STD_LOGIC;
    signal grp_load_weight_S0_fu_147_weight_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_load_weight_S0_fu_147_weight_ce0 : STD_LOGIC;
    signal grp_load_weight_S0_fu_147_weight_we0 : STD_LOGIC;
    signal grp_load_weight_S0_fu_147_weight_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWVALID : STD_LOGIC;
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_WVALID : STD_LOGIC;
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_WLAST : STD_LOGIC;
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARVALID : STD_LOGIC;
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_RREADY : STD_LOGIC;
    signal grp_load_weight_S0_fu_147_m_axi_kernel_weight_BREADY : STD_LOGIC;
    signal grp_load_output_S0_fu_157_ap_start : STD_LOGIC;
    signal grp_load_output_S0_fu_157_ap_done : STD_LOGIC;
    signal grp_load_output_S0_fu_157_ap_idle : STD_LOGIC;
    signal grp_load_output_S0_fu_157_ap_ready : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_0_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_0_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_1_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_1_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_1_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_2_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_2_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_2_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_3_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_3_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_3_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_4_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_4_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_4_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_5_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_5_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_5_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_6_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_6_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_6_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_7_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_7_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_7_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_8_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_8_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_8_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_9_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_9_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_9_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_10_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_10_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_10_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_11_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_11_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_11_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_12_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_12_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_12_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_13_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_13_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_13_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_14_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_14_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_14_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_output_15_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_output_S0_fu_157_output_15_ce0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_15_we0 : STD_LOGIC;
    signal grp_load_output_S0_fu_157_output_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_AWVALID : STD_LOGIC;
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_WVALID : STD_LOGIC;
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_WLAST : STD_LOGIC;
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_ARVALID : STD_LOGIC;
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_RREADY : STD_LOGIC;
    signal grp_load_output_S0_fu_157_m_axi_kernel_output_BREADY : STD_LOGIC;
    signal grp_load_input_S0_fu_197_ap_start : STD_LOGIC;
    signal grp_load_input_S0_fu_197_ap_done : STD_LOGIC;
    signal grp_load_input_S0_fu_197_ap_idle : STD_LOGIC;
    signal grp_load_input_S0_fu_197_ap_ready : STD_LOGIC;
    signal grp_load_input_S0_fu_197_input_0_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_load_input_S0_fu_197_input_0_ce0 : STD_LOGIC;
    signal grp_load_input_S0_fu_197_input_0_we0 : STD_LOGIC;
    signal grp_load_input_S0_fu_197_input_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_input_S0_fu_197_input_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_load_input_S0_fu_197_input_1_ce0 : STD_LOGIC;
    signal grp_load_input_S0_fu_197_input_1_we0 : STD_LOGIC;
    signal grp_load_input_S0_fu_197_input_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_input_S0_fu_197_input_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_load_input_S0_fu_197_input_2_ce0 : STD_LOGIC;
    signal grp_load_input_S0_fu_197_input_2_we0 : STD_LOGIC;
    signal grp_load_input_S0_fu_197_input_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_input_S0_fu_197_input_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_load_input_S0_fu_197_input_3_ce0 : STD_LOGIC;
    signal grp_load_input_S0_fu_197_input_3_we0 : STD_LOGIC;
    signal grp_load_input_S0_fu_197_input_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_AWVALID : STD_LOGIC;
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_WVALID : STD_LOGIC;
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_WDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_WSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_WLAST : STD_LOGIC;
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_ARVALID : STD_LOGIC;
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_RREADY : STD_LOGIC;
    signal grp_load_input_S0_fu_197_m_axi_kernel_input_BREADY : STD_LOGIC;
    signal grp_store_output_S0_fu_213_ap_start : STD_LOGIC;
    signal grp_store_output_S0_fu_213_ap_done : STD_LOGIC;
    signal grp_store_output_S0_fu_213_ap_idle : STD_LOGIC;
    signal grp_store_output_S0_fu_213_ap_ready : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_0_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_1_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_1_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_2_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_2_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_3_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_3_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_4_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_4_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_5_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_5_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_6_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_6_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_7_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_7_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_8_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_8_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_9_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_9_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_10_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_10_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_11_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_11_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_12_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_12_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_13_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_13_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_14_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_14_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_output_15_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_store_output_S0_fu_213_output_15_ce0 : STD_LOGIC;
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_AWVALID : STD_LOGIC;
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_WVALID : STD_LOGIC;
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_WLAST : STD_LOGIC;
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_ARVALID : STD_LOGIC;
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_RREADY : STD_LOGIC;
    signal grp_store_output_S0_fu_213_m_axi_kernel_output_BREADY : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_done : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_idle : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_ready : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce1 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce2 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address3 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce3 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address4 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce4 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address5 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce5 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address6 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce6 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address7 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce7 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address8 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce8 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address9 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce9 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address10 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce10 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address11 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce11 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address12 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce12 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce1 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce2 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce3 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address4 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce4 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address5 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce5 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address6 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce6 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address7 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce7 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce1 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce2 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce3 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address4 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce4 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address5 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce5 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address6 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce6 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address7 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce7 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce1 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce2 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce3 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address4 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce4 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address5 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce5 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address6 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce6 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address7 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce7 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce1 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce2 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce3 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address4 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce4 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address5 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce5 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address6 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce6 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address7 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce7 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_ce0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_we0 : STD_LOGIC;
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_reg_136 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal grp_load_weight_S0_fu_147_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln304_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_output_S0_fu_157_ap_start_reg : STD_LOGIC := '0';
    signal grp_load_input_S0_fu_197_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln319_fu_326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_store_output_S0_fu_213_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm_state6 : STD_LOGIC;
    signal i0_fu_114 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component kernel_cnn_load_weight_S0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        weight_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce0 : OUT STD_LOGIC;
        weight_we0 : OUT STD_LOGIC;
        weight_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_weight_AWVALID : OUT STD_LOGIC;
        m_axi_kernel_weight_AWREADY : IN STD_LOGIC;
        m_axi_kernel_weight_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_weight_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_weight_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_weight_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_weight_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_weight_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_weight_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_WVALID : OUT STD_LOGIC;
        m_axi_kernel_weight_WREADY : IN STD_LOGIC;
        m_axi_kernel_weight_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_weight_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_WLAST : OUT STD_LOGIC;
        m_axi_kernel_weight_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_ARVALID : OUT STD_LOGIC;
        m_axi_kernel_weight_ARREADY : IN STD_LOGIC;
        m_axi_kernel_weight_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_weight_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_weight_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_weight_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_weight_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_weight_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_weight_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_weight_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_RVALID : IN STD_LOGIC;
        m_axi_kernel_weight_RREADY : OUT STD_LOGIC;
        m_axi_kernel_weight_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_weight_RLAST : IN STD_LOGIC;
        m_axi_kernel_weight_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_kernel_weight_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_weight_BVALID : IN STD_LOGIC;
        m_axi_kernel_weight_BREADY : OUT STD_LOGIC;
        m_axi_kernel_weight_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_weight_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_weight_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        vweight : IN STD_LOGIC_VECTOR (63 downto 0);
        d0 : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component kernel_cnn_load_output_S0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_we0 : OUT STD_LOGIC;
        output_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_we0 : OUT STD_LOGIC;
        output_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_we0 : OUT STD_LOGIC;
        output_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_we0 : OUT STD_LOGIC;
        output_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_we0 : OUT STD_LOGIC;
        output_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_we0 : OUT STD_LOGIC;
        output_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_8_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_8_ce0 : OUT STD_LOGIC;
        output_8_we0 : OUT STD_LOGIC;
        output_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_9_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_9_ce0 : OUT STD_LOGIC;
        output_9_we0 : OUT STD_LOGIC;
        output_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_10_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_10_ce0 : OUT STD_LOGIC;
        output_10_we0 : OUT STD_LOGIC;
        output_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_11_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_11_ce0 : OUT STD_LOGIC;
        output_11_we0 : OUT STD_LOGIC;
        output_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_12_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_12_ce0 : OUT STD_LOGIC;
        output_12_we0 : OUT STD_LOGIC;
        output_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_13_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_13_ce0 : OUT STD_LOGIC;
        output_13_we0 : OUT STD_LOGIC;
        output_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_14_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_14_ce0 : OUT STD_LOGIC;
        output_14_we0 : OUT STD_LOGIC;
        output_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_15_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_15_ce0 : OUT STD_LOGIC;
        output_15_we0 : OUT STD_LOGIC;
        output_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_output_AWVALID : OUT STD_LOGIC;
        m_axi_kernel_output_AWREADY : IN STD_LOGIC;
        m_axi_kernel_output_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_output_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_output_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_output_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_output_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_WVALID : OUT STD_LOGIC;
        m_axi_kernel_output_WREADY : IN STD_LOGIC;
        m_axi_kernel_output_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_kernel_output_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_output_WLAST : OUT STD_LOGIC;
        m_axi_kernel_output_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_ARVALID : OUT STD_LOGIC;
        m_axi_kernel_output_ARREADY : IN STD_LOGIC;
        m_axi_kernel_output_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_output_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_output_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_output_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_output_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_RVALID : IN STD_LOGIC;
        m_axi_kernel_output_RREADY : OUT STD_LOGIC;
        m_axi_kernel_output_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_kernel_output_RLAST : IN STD_LOGIC;
        m_axi_kernel_output_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_kernel_output_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_BVALID : IN STD_LOGIC;
        m_axi_kernel_output_BREADY : OUT STD_LOGIC;
        m_axi_kernel_output_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        voutput : IN STD_LOGIC_VECTOR (63 downto 0);
        d0 : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component kernel_cnn_load_input_S0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_we0 : OUT STD_LOGIC;
        input_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_we0 : OUT STD_LOGIC;
        input_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_2_ce0 : OUT STD_LOGIC;
        input_2_we0 : OUT STD_LOGIC;
        input_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        input_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_3_ce0 : OUT STD_LOGIC;
        input_3_we0 : OUT STD_LOGIC;
        input_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_input_AWVALID : OUT STD_LOGIC;
        m_axi_kernel_input_AWREADY : IN STD_LOGIC;
        m_axi_kernel_input_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_input_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_input_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_input_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_input_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_input_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_input_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_input_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_input_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_input_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_WVALID : OUT STD_LOGIC;
        m_axi_kernel_input_WREADY : IN STD_LOGIC;
        m_axi_kernel_input_WDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        m_axi_kernel_input_WSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_kernel_input_WLAST : OUT STD_LOGIC;
        m_axi_kernel_input_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_ARVALID : OUT STD_LOGIC;
        m_axi_kernel_input_ARREADY : IN STD_LOGIC;
        m_axi_kernel_input_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_input_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_input_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_input_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_input_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_input_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_input_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_input_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_input_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_input_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_RVALID : IN STD_LOGIC;
        m_axi_kernel_input_RREADY : OUT STD_LOGIC;
        m_axi_kernel_input_RDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        m_axi_kernel_input_RLAST : IN STD_LOGIC;
        m_axi_kernel_input_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_kernel_input_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_input_BVALID : IN STD_LOGIC;
        m_axi_kernel_input_BREADY : OUT STD_LOGIC;
        m_axi_kernel_input_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_input_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_input_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        vinput : IN STD_LOGIC_VECTOR (63 downto 0);
        d0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component kernel_cnn_store_output_S0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_8_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_8_ce0 : OUT STD_LOGIC;
        output_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_9_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_9_ce0 : OUT STD_LOGIC;
        output_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_10_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_10_ce0 : OUT STD_LOGIC;
        output_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_11_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_11_ce0 : OUT STD_LOGIC;
        output_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_12_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_12_ce0 : OUT STD_LOGIC;
        output_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_13_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_13_ce0 : OUT STD_LOGIC;
        output_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_14_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_14_ce0 : OUT STD_LOGIC;
        output_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_15_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_15_ce0 : OUT STD_LOGIC;
        output_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_output_AWVALID : OUT STD_LOGIC;
        m_axi_kernel_output_AWREADY : IN STD_LOGIC;
        m_axi_kernel_output_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_output_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_output_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_output_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_output_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_WVALID : OUT STD_LOGIC;
        m_axi_kernel_output_WREADY : IN STD_LOGIC;
        m_axi_kernel_output_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_kernel_output_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_output_WLAST : OUT STD_LOGIC;
        m_axi_kernel_output_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_ARVALID : OUT STD_LOGIC;
        m_axi_kernel_output_ARREADY : IN STD_LOGIC;
        m_axi_kernel_output_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_kernel_output_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_kernel_output_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_output_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_kernel_output_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_kernel_output_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_RVALID : IN STD_LOGIC;
        m_axi_kernel_output_RREADY : OUT STD_LOGIC;
        m_axi_kernel_output_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_kernel_output_RLAST : IN STD_LOGIC;
        m_axi_kernel_output_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_kernel_output_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_BVALID : IN STD_LOGIC;
        m_axi_kernel_output_BREADY : OUT STD_LOGIC;
        m_axi_kernel_output_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_kernel_output_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_kernel_output_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        voutput : IN STD_LOGIC_VECTOR (63 downto 0);
        d0 : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component kernel_cnn_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        zext_ln319 : IN STD_LOGIC_VECTOR (7 downto 0);
        weight_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce0 : OUT STD_LOGIC;
        weight_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce1 : OUT STD_LOGIC;
        weight_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_address2 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce2 : OUT STD_LOGIC;
        weight_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_address3 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce3 : OUT STD_LOGIC;
        weight_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_address4 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce4 : OUT STD_LOGIC;
        weight_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_address5 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce5 : OUT STD_LOGIC;
        weight_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_address6 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce6 : OUT STD_LOGIC;
        weight_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_address7 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce7 : OUT STD_LOGIC;
        weight_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_address8 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce8 : OUT STD_LOGIC;
        weight_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_address9 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce9 : OUT STD_LOGIC;
        weight_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_address10 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce10 : OUT STD_LOGIC;
        weight_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_address11 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce11 : OUT STD_LOGIC;
        weight_q11 : IN STD_LOGIC_VECTOR (31 downto 0);
        weight_address12 : OUT STD_LOGIC_VECTOR (16 downto 0);
        weight_ce12 : OUT STD_LOGIC;
        weight_q12 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_0_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_0_ce0 : OUT STD_LOGIC;
        input_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_0_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_0_ce1 : OUT STD_LOGIC;
        input_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_0_address2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_0_ce2 : OUT STD_LOGIC;
        input_0_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_0_address3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_0_ce3 : OUT STD_LOGIC;
        input_0_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_0_address4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_0_ce4 : OUT STD_LOGIC;
        input_0_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_0_address5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_0_ce5 : OUT STD_LOGIC;
        input_0_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_0_address6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_0_ce6 : OUT STD_LOGIC;
        input_0_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_0_address7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_0_ce7 : OUT STD_LOGIC;
        input_0_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_1_ce0 : OUT STD_LOGIC;
        input_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_1_ce1 : OUT STD_LOGIC;
        input_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_address2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_1_ce2 : OUT STD_LOGIC;
        input_1_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_address3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_1_ce3 : OUT STD_LOGIC;
        input_1_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_address4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_1_ce4 : OUT STD_LOGIC;
        input_1_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_address5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_1_ce5 : OUT STD_LOGIC;
        input_1_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_address6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_1_ce6 : OUT STD_LOGIC;
        input_1_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_1_address7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_1_ce7 : OUT STD_LOGIC;
        input_1_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_2_ce0 : OUT STD_LOGIC;
        input_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_2_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_2_ce1 : OUT STD_LOGIC;
        input_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_2_address2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_2_ce2 : OUT STD_LOGIC;
        input_2_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_2_address3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_2_ce3 : OUT STD_LOGIC;
        input_2_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_2_address4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_2_ce4 : OUT STD_LOGIC;
        input_2_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_2_address5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_2_ce5 : OUT STD_LOGIC;
        input_2_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_2_address6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_2_ce6 : OUT STD_LOGIC;
        input_2_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_2_address7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_2_ce7 : OUT STD_LOGIC;
        input_2_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_3_ce0 : OUT STD_LOGIC;
        input_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_3_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_3_ce1 : OUT STD_LOGIC;
        input_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_3_address2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_3_ce2 : OUT STD_LOGIC;
        input_3_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_3_address3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_3_ce3 : OUT STD_LOGIC;
        input_3_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_3_address4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_3_ce4 : OUT STD_LOGIC;
        input_3_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_3_address5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_3_ce5 : OUT STD_LOGIC;
        input_3_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_3_address6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_3_ce6 : OUT STD_LOGIC;
        input_3_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_3_address7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_3_ce7 : OUT STD_LOGIC;
        input_3_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_0_ce0 : OUT STD_LOGIC;
        output_0_we0 : OUT STD_LOGIC;
        output_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_1_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_1_ce0 : OUT STD_LOGIC;
        output_1_we0 : OUT STD_LOGIC;
        output_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_2_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_2_ce0 : OUT STD_LOGIC;
        output_2_we0 : OUT STD_LOGIC;
        output_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_3_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_3_ce0 : OUT STD_LOGIC;
        output_3_we0 : OUT STD_LOGIC;
        output_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_4_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_4_ce0 : OUT STD_LOGIC;
        output_4_we0 : OUT STD_LOGIC;
        output_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_5_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_5_ce0 : OUT STD_LOGIC;
        output_5_we0 : OUT STD_LOGIC;
        output_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_6_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_6_ce0 : OUT STD_LOGIC;
        output_6_we0 : OUT STD_LOGIC;
        output_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_7_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_7_ce0 : OUT STD_LOGIC;
        output_7_we0 : OUT STD_LOGIC;
        output_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_8_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_8_ce0 : OUT STD_LOGIC;
        output_8_we0 : OUT STD_LOGIC;
        output_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_9_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_9_ce0 : OUT STD_LOGIC;
        output_9_we0 : OUT STD_LOGIC;
        output_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_10_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_10_ce0 : OUT STD_LOGIC;
        output_10_we0 : OUT STD_LOGIC;
        output_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_11_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_11_ce0 : OUT STD_LOGIC;
        output_11_we0 : OUT STD_LOGIC;
        output_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_12_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_12_ce0 : OUT STD_LOGIC;
        output_12_we0 : OUT STD_LOGIC;
        output_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_13_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_13_ce0 : OUT STD_LOGIC;
        output_13_we0 : OUT STD_LOGIC;
        output_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_14_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_14_ce0 : OUT STD_LOGIC;
        output_14_we0 : OUT STD_LOGIC;
        output_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_15_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_15_ce0 : OUT STD_LOGIC;
        output_15_we0 : OUT STD_LOGIC;
        output_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_load_weight_S0_fu_147 : component kernel_cnn_load_weight_S0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_weight_S0_fu_147_ap_start,
        ap_done => grp_load_weight_S0_fu_147_ap_done,
        ap_idle => grp_load_weight_S0_fu_147_ap_idle,
        ap_ready => grp_load_weight_S0_fu_147_ap_ready,
        weight_address0 => grp_load_weight_S0_fu_147_weight_address0,
        weight_ce0 => grp_load_weight_S0_fu_147_weight_ce0,
        weight_we0 => grp_load_weight_S0_fu_147_weight_we0,
        weight_d0 => grp_load_weight_S0_fu_147_weight_d0,
        m_axi_kernel_weight_AWVALID => grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWVALID,
        m_axi_kernel_weight_AWREADY => ap_const_logic_0,
        m_axi_kernel_weight_AWADDR => grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWADDR,
        m_axi_kernel_weight_AWID => grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWID,
        m_axi_kernel_weight_AWLEN => grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWLEN,
        m_axi_kernel_weight_AWSIZE => grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWSIZE,
        m_axi_kernel_weight_AWBURST => grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWBURST,
        m_axi_kernel_weight_AWLOCK => grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWLOCK,
        m_axi_kernel_weight_AWCACHE => grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWCACHE,
        m_axi_kernel_weight_AWPROT => grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWPROT,
        m_axi_kernel_weight_AWQOS => grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWQOS,
        m_axi_kernel_weight_AWREGION => grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWREGION,
        m_axi_kernel_weight_AWUSER => grp_load_weight_S0_fu_147_m_axi_kernel_weight_AWUSER,
        m_axi_kernel_weight_WVALID => grp_load_weight_S0_fu_147_m_axi_kernel_weight_WVALID,
        m_axi_kernel_weight_WREADY => ap_const_logic_0,
        m_axi_kernel_weight_WDATA => grp_load_weight_S0_fu_147_m_axi_kernel_weight_WDATA,
        m_axi_kernel_weight_WSTRB => grp_load_weight_S0_fu_147_m_axi_kernel_weight_WSTRB,
        m_axi_kernel_weight_WLAST => grp_load_weight_S0_fu_147_m_axi_kernel_weight_WLAST,
        m_axi_kernel_weight_WID => grp_load_weight_S0_fu_147_m_axi_kernel_weight_WID,
        m_axi_kernel_weight_WUSER => grp_load_weight_S0_fu_147_m_axi_kernel_weight_WUSER,
        m_axi_kernel_weight_ARVALID => grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARVALID,
        m_axi_kernel_weight_ARREADY => m_axi_kernel_weight_ARREADY,
        m_axi_kernel_weight_ARADDR => grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARADDR,
        m_axi_kernel_weight_ARID => grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARID,
        m_axi_kernel_weight_ARLEN => grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARLEN,
        m_axi_kernel_weight_ARSIZE => grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARSIZE,
        m_axi_kernel_weight_ARBURST => grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARBURST,
        m_axi_kernel_weight_ARLOCK => grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARLOCK,
        m_axi_kernel_weight_ARCACHE => grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARCACHE,
        m_axi_kernel_weight_ARPROT => grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARPROT,
        m_axi_kernel_weight_ARQOS => grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARQOS,
        m_axi_kernel_weight_ARREGION => grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARREGION,
        m_axi_kernel_weight_ARUSER => grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARUSER,
        m_axi_kernel_weight_RVALID => m_axi_kernel_weight_RVALID,
        m_axi_kernel_weight_RREADY => grp_load_weight_S0_fu_147_m_axi_kernel_weight_RREADY,
        m_axi_kernel_weight_RDATA => m_axi_kernel_weight_RDATA,
        m_axi_kernel_weight_RLAST => m_axi_kernel_weight_RLAST,
        m_axi_kernel_weight_RID => m_axi_kernel_weight_RID,
        m_axi_kernel_weight_RFIFONUM => m_axi_kernel_weight_RFIFONUM,
        m_axi_kernel_weight_RUSER => m_axi_kernel_weight_RUSER,
        m_axi_kernel_weight_RRESP => m_axi_kernel_weight_RRESP,
        m_axi_kernel_weight_BVALID => ap_const_logic_0,
        m_axi_kernel_weight_BREADY => grp_load_weight_S0_fu_147_m_axi_kernel_weight_BREADY,
        m_axi_kernel_weight_BRESP => ap_const_lv2_0,
        m_axi_kernel_weight_BID => ap_const_lv1_0,
        m_axi_kernel_weight_BUSER => ap_const_lv1_0,
        vweight => vweight,
        d0 => trunc_ln304_reg_378);

    grp_load_output_S0_fu_157 : component kernel_cnn_load_output_S0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_output_S0_fu_157_ap_start,
        ap_done => grp_load_output_S0_fu_157_ap_done,
        ap_idle => grp_load_output_S0_fu_157_ap_idle,
        ap_ready => grp_load_output_S0_fu_157_ap_ready,
        output_0_address0 => grp_load_output_S0_fu_157_output_0_address0,
        output_0_ce0 => grp_load_output_S0_fu_157_output_0_ce0,
        output_0_we0 => grp_load_output_S0_fu_157_output_0_we0,
        output_0_d0 => grp_load_output_S0_fu_157_output_0_d0,
        output_1_address0 => grp_load_output_S0_fu_157_output_1_address0,
        output_1_ce0 => grp_load_output_S0_fu_157_output_1_ce0,
        output_1_we0 => grp_load_output_S0_fu_157_output_1_we0,
        output_1_d0 => grp_load_output_S0_fu_157_output_1_d0,
        output_2_address0 => grp_load_output_S0_fu_157_output_2_address0,
        output_2_ce0 => grp_load_output_S0_fu_157_output_2_ce0,
        output_2_we0 => grp_load_output_S0_fu_157_output_2_we0,
        output_2_d0 => grp_load_output_S0_fu_157_output_2_d0,
        output_3_address0 => grp_load_output_S0_fu_157_output_3_address0,
        output_3_ce0 => grp_load_output_S0_fu_157_output_3_ce0,
        output_3_we0 => grp_load_output_S0_fu_157_output_3_we0,
        output_3_d0 => grp_load_output_S0_fu_157_output_3_d0,
        output_4_address0 => grp_load_output_S0_fu_157_output_4_address0,
        output_4_ce0 => grp_load_output_S0_fu_157_output_4_ce0,
        output_4_we0 => grp_load_output_S0_fu_157_output_4_we0,
        output_4_d0 => grp_load_output_S0_fu_157_output_4_d0,
        output_5_address0 => grp_load_output_S0_fu_157_output_5_address0,
        output_5_ce0 => grp_load_output_S0_fu_157_output_5_ce0,
        output_5_we0 => grp_load_output_S0_fu_157_output_5_we0,
        output_5_d0 => grp_load_output_S0_fu_157_output_5_d0,
        output_6_address0 => grp_load_output_S0_fu_157_output_6_address0,
        output_6_ce0 => grp_load_output_S0_fu_157_output_6_ce0,
        output_6_we0 => grp_load_output_S0_fu_157_output_6_we0,
        output_6_d0 => grp_load_output_S0_fu_157_output_6_d0,
        output_7_address0 => grp_load_output_S0_fu_157_output_7_address0,
        output_7_ce0 => grp_load_output_S0_fu_157_output_7_ce0,
        output_7_we0 => grp_load_output_S0_fu_157_output_7_we0,
        output_7_d0 => grp_load_output_S0_fu_157_output_7_d0,
        output_8_address0 => grp_load_output_S0_fu_157_output_8_address0,
        output_8_ce0 => grp_load_output_S0_fu_157_output_8_ce0,
        output_8_we0 => grp_load_output_S0_fu_157_output_8_we0,
        output_8_d0 => grp_load_output_S0_fu_157_output_8_d0,
        output_9_address0 => grp_load_output_S0_fu_157_output_9_address0,
        output_9_ce0 => grp_load_output_S0_fu_157_output_9_ce0,
        output_9_we0 => grp_load_output_S0_fu_157_output_9_we0,
        output_9_d0 => grp_load_output_S0_fu_157_output_9_d0,
        output_10_address0 => grp_load_output_S0_fu_157_output_10_address0,
        output_10_ce0 => grp_load_output_S0_fu_157_output_10_ce0,
        output_10_we0 => grp_load_output_S0_fu_157_output_10_we0,
        output_10_d0 => grp_load_output_S0_fu_157_output_10_d0,
        output_11_address0 => grp_load_output_S0_fu_157_output_11_address0,
        output_11_ce0 => grp_load_output_S0_fu_157_output_11_ce0,
        output_11_we0 => grp_load_output_S0_fu_157_output_11_we0,
        output_11_d0 => grp_load_output_S0_fu_157_output_11_d0,
        output_12_address0 => grp_load_output_S0_fu_157_output_12_address0,
        output_12_ce0 => grp_load_output_S0_fu_157_output_12_ce0,
        output_12_we0 => grp_load_output_S0_fu_157_output_12_we0,
        output_12_d0 => grp_load_output_S0_fu_157_output_12_d0,
        output_13_address0 => grp_load_output_S0_fu_157_output_13_address0,
        output_13_ce0 => grp_load_output_S0_fu_157_output_13_ce0,
        output_13_we0 => grp_load_output_S0_fu_157_output_13_we0,
        output_13_d0 => grp_load_output_S0_fu_157_output_13_d0,
        output_14_address0 => grp_load_output_S0_fu_157_output_14_address0,
        output_14_ce0 => grp_load_output_S0_fu_157_output_14_ce0,
        output_14_we0 => grp_load_output_S0_fu_157_output_14_we0,
        output_14_d0 => grp_load_output_S0_fu_157_output_14_d0,
        output_15_address0 => grp_load_output_S0_fu_157_output_15_address0,
        output_15_ce0 => grp_load_output_S0_fu_157_output_15_ce0,
        output_15_we0 => grp_load_output_S0_fu_157_output_15_we0,
        output_15_d0 => grp_load_output_S0_fu_157_output_15_d0,
        m_axi_kernel_output_AWVALID => grp_load_output_S0_fu_157_m_axi_kernel_output_AWVALID,
        m_axi_kernel_output_AWREADY => ap_const_logic_0,
        m_axi_kernel_output_AWADDR => grp_load_output_S0_fu_157_m_axi_kernel_output_AWADDR,
        m_axi_kernel_output_AWID => grp_load_output_S0_fu_157_m_axi_kernel_output_AWID,
        m_axi_kernel_output_AWLEN => grp_load_output_S0_fu_157_m_axi_kernel_output_AWLEN,
        m_axi_kernel_output_AWSIZE => grp_load_output_S0_fu_157_m_axi_kernel_output_AWSIZE,
        m_axi_kernel_output_AWBURST => grp_load_output_S0_fu_157_m_axi_kernel_output_AWBURST,
        m_axi_kernel_output_AWLOCK => grp_load_output_S0_fu_157_m_axi_kernel_output_AWLOCK,
        m_axi_kernel_output_AWCACHE => grp_load_output_S0_fu_157_m_axi_kernel_output_AWCACHE,
        m_axi_kernel_output_AWPROT => grp_load_output_S0_fu_157_m_axi_kernel_output_AWPROT,
        m_axi_kernel_output_AWQOS => grp_load_output_S0_fu_157_m_axi_kernel_output_AWQOS,
        m_axi_kernel_output_AWREGION => grp_load_output_S0_fu_157_m_axi_kernel_output_AWREGION,
        m_axi_kernel_output_AWUSER => grp_load_output_S0_fu_157_m_axi_kernel_output_AWUSER,
        m_axi_kernel_output_WVALID => grp_load_output_S0_fu_157_m_axi_kernel_output_WVALID,
        m_axi_kernel_output_WREADY => ap_const_logic_0,
        m_axi_kernel_output_WDATA => grp_load_output_S0_fu_157_m_axi_kernel_output_WDATA,
        m_axi_kernel_output_WSTRB => grp_load_output_S0_fu_157_m_axi_kernel_output_WSTRB,
        m_axi_kernel_output_WLAST => grp_load_output_S0_fu_157_m_axi_kernel_output_WLAST,
        m_axi_kernel_output_WID => grp_load_output_S0_fu_157_m_axi_kernel_output_WID,
        m_axi_kernel_output_WUSER => grp_load_output_S0_fu_157_m_axi_kernel_output_WUSER,
        m_axi_kernel_output_ARVALID => grp_load_output_S0_fu_157_m_axi_kernel_output_ARVALID,
        m_axi_kernel_output_ARREADY => m_axi_kernel_output_ARREADY,
        m_axi_kernel_output_ARADDR => grp_load_output_S0_fu_157_m_axi_kernel_output_ARADDR,
        m_axi_kernel_output_ARID => grp_load_output_S0_fu_157_m_axi_kernel_output_ARID,
        m_axi_kernel_output_ARLEN => grp_load_output_S0_fu_157_m_axi_kernel_output_ARLEN,
        m_axi_kernel_output_ARSIZE => grp_load_output_S0_fu_157_m_axi_kernel_output_ARSIZE,
        m_axi_kernel_output_ARBURST => grp_load_output_S0_fu_157_m_axi_kernel_output_ARBURST,
        m_axi_kernel_output_ARLOCK => grp_load_output_S0_fu_157_m_axi_kernel_output_ARLOCK,
        m_axi_kernel_output_ARCACHE => grp_load_output_S0_fu_157_m_axi_kernel_output_ARCACHE,
        m_axi_kernel_output_ARPROT => grp_load_output_S0_fu_157_m_axi_kernel_output_ARPROT,
        m_axi_kernel_output_ARQOS => grp_load_output_S0_fu_157_m_axi_kernel_output_ARQOS,
        m_axi_kernel_output_ARREGION => grp_load_output_S0_fu_157_m_axi_kernel_output_ARREGION,
        m_axi_kernel_output_ARUSER => grp_load_output_S0_fu_157_m_axi_kernel_output_ARUSER,
        m_axi_kernel_output_RVALID => m_axi_kernel_output_RVALID,
        m_axi_kernel_output_RREADY => grp_load_output_S0_fu_157_m_axi_kernel_output_RREADY,
        m_axi_kernel_output_RDATA => m_axi_kernel_output_RDATA,
        m_axi_kernel_output_RLAST => m_axi_kernel_output_RLAST,
        m_axi_kernel_output_RID => m_axi_kernel_output_RID,
        m_axi_kernel_output_RFIFONUM => m_axi_kernel_output_RFIFONUM,
        m_axi_kernel_output_RUSER => m_axi_kernel_output_RUSER,
        m_axi_kernel_output_RRESP => m_axi_kernel_output_RRESP,
        m_axi_kernel_output_BVALID => ap_const_logic_0,
        m_axi_kernel_output_BREADY => grp_load_output_S0_fu_157_m_axi_kernel_output_BREADY,
        m_axi_kernel_output_BRESP => ap_const_lv2_0,
        m_axi_kernel_output_BID => ap_const_lv1_0,
        m_axi_kernel_output_BUSER => ap_const_lv1_0,
        voutput => voutput,
        d0 => trunc_ln304_reg_378);

    grp_load_input_S0_fu_197 : component kernel_cnn_load_input_S0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_input_S0_fu_197_ap_start,
        ap_done => grp_load_input_S0_fu_197_ap_done,
        ap_idle => grp_load_input_S0_fu_197_ap_idle,
        ap_ready => grp_load_input_S0_fu_197_ap_ready,
        input_0_address0 => grp_load_input_S0_fu_197_input_0_address0,
        input_0_ce0 => grp_load_input_S0_fu_197_input_0_ce0,
        input_0_we0 => grp_load_input_S0_fu_197_input_0_we0,
        input_0_d0 => grp_load_input_S0_fu_197_input_0_d0,
        input_1_address0 => grp_load_input_S0_fu_197_input_1_address0,
        input_1_ce0 => grp_load_input_S0_fu_197_input_1_ce0,
        input_1_we0 => grp_load_input_S0_fu_197_input_1_we0,
        input_1_d0 => grp_load_input_S0_fu_197_input_1_d0,
        input_2_address0 => grp_load_input_S0_fu_197_input_2_address0,
        input_2_ce0 => grp_load_input_S0_fu_197_input_2_ce0,
        input_2_we0 => grp_load_input_S0_fu_197_input_2_we0,
        input_2_d0 => grp_load_input_S0_fu_197_input_2_d0,
        input_3_address0 => grp_load_input_S0_fu_197_input_3_address0,
        input_3_ce0 => grp_load_input_S0_fu_197_input_3_ce0,
        input_3_we0 => grp_load_input_S0_fu_197_input_3_we0,
        input_3_d0 => grp_load_input_S0_fu_197_input_3_d0,
        m_axi_kernel_input_AWVALID => grp_load_input_S0_fu_197_m_axi_kernel_input_AWVALID,
        m_axi_kernel_input_AWREADY => ap_const_logic_0,
        m_axi_kernel_input_AWADDR => grp_load_input_S0_fu_197_m_axi_kernel_input_AWADDR,
        m_axi_kernel_input_AWID => grp_load_input_S0_fu_197_m_axi_kernel_input_AWID,
        m_axi_kernel_input_AWLEN => grp_load_input_S0_fu_197_m_axi_kernel_input_AWLEN,
        m_axi_kernel_input_AWSIZE => grp_load_input_S0_fu_197_m_axi_kernel_input_AWSIZE,
        m_axi_kernel_input_AWBURST => grp_load_input_S0_fu_197_m_axi_kernel_input_AWBURST,
        m_axi_kernel_input_AWLOCK => grp_load_input_S0_fu_197_m_axi_kernel_input_AWLOCK,
        m_axi_kernel_input_AWCACHE => grp_load_input_S0_fu_197_m_axi_kernel_input_AWCACHE,
        m_axi_kernel_input_AWPROT => grp_load_input_S0_fu_197_m_axi_kernel_input_AWPROT,
        m_axi_kernel_input_AWQOS => grp_load_input_S0_fu_197_m_axi_kernel_input_AWQOS,
        m_axi_kernel_input_AWREGION => grp_load_input_S0_fu_197_m_axi_kernel_input_AWREGION,
        m_axi_kernel_input_AWUSER => grp_load_input_S0_fu_197_m_axi_kernel_input_AWUSER,
        m_axi_kernel_input_WVALID => grp_load_input_S0_fu_197_m_axi_kernel_input_WVALID,
        m_axi_kernel_input_WREADY => ap_const_logic_0,
        m_axi_kernel_input_WDATA => grp_load_input_S0_fu_197_m_axi_kernel_input_WDATA,
        m_axi_kernel_input_WSTRB => grp_load_input_S0_fu_197_m_axi_kernel_input_WSTRB,
        m_axi_kernel_input_WLAST => grp_load_input_S0_fu_197_m_axi_kernel_input_WLAST,
        m_axi_kernel_input_WID => grp_load_input_S0_fu_197_m_axi_kernel_input_WID,
        m_axi_kernel_input_WUSER => grp_load_input_S0_fu_197_m_axi_kernel_input_WUSER,
        m_axi_kernel_input_ARVALID => grp_load_input_S0_fu_197_m_axi_kernel_input_ARVALID,
        m_axi_kernel_input_ARREADY => m_axi_kernel_input_ARREADY,
        m_axi_kernel_input_ARADDR => grp_load_input_S0_fu_197_m_axi_kernel_input_ARADDR,
        m_axi_kernel_input_ARID => grp_load_input_S0_fu_197_m_axi_kernel_input_ARID,
        m_axi_kernel_input_ARLEN => grp_load_input_S0_fu_197_m_axi_kernel_input_ARLEN,
        m_axi_kernel_input_ARSIZE => grp_load_input_S0_fu_197_m_axi_kernel_input_ARSIZE,
        m_axi_kernel_input_ARBURST => grp_load_input_S0_fu_197_m_axi_kernel_input_ARBURST,
        m_axi_kernel_input_ARLOCK => grp_load_input_S0_fu_197_m_axi_kernel_input_ARLOCK,
        m_axi_kernel_input_ARCACHE => grp_load_input_S0_fu_197_m_axi_kernel_input_ARCACHE,
        m_axi_kernel_input_ARPROT => grp_load_input_S0_fu_197_m_axi_kernel_input_ARPROT,
        m_axi_kernel_input_ARQOS => grp_load_input_S0_fu_197_m_axi_kernel_input_ARQOS,
        m_axi_kernel_input_ARREGION => grp_load_input_S0_fu_197_m_axi_kernel_input_ARREGION,
        m_axi_kernel_input_ARUSER => grp_load_input_S0_fu_197_m_axi_kernel_input_ARUSER,
        m_axi_kernel_input_RVALID => m_axi_kernel_input_RVALID,
        m_axi_kernel_input_RREADY => grp_load_input_S0_fu_197_m_axi_kernel_input_RREADY,
        m_axi_kernel_input_RDATA => m_axi_kernel_input_RDATA,
        m_axi_kernel_input_RLAST => m_axi_kernel_input_RLAST,
        m_axi_kernel_input_RID => m_axi_kernel_input_RID,
        m_axi_kernel_input_RFIFONUM => m_axi_kernel_input_RFIFONUM,
        m_axi_kernel_input_RUSER => m_axi_kernel_input_RUSER,
        m_axi_kernel_input_RRESP => m_axi_kernel_input_RRESP,
        m_axi_kernel_input_BVALID => ap_const_logic_0,
        m_axi_kernel_input_BREADY => grp_load_input_S0_fu_197_m_axi_kernel_input_BREADY,
        m_axi_kernel_input_BRESP => ap_const_lv2_0,
        m_axi_kernel_input_BID => ap_const_lv1_0,
        m_axi_kernel_input_BUSER => ap_const_lv1_0,
        vinput => vinput,
        d0 => trunc_ln319_reg_393);

    grp_store_output_S0_fu_213 : component kernel_cnn_store_output_S0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_store_output_S0_fu_213_ap_start,
        ap_done => grp_store_output_S0_fu_213_ap_done,
        ap_idle => grp_store_output_S0_fu_213_ap_idle,
        ap_ready => grp_store_output_S0_fu_213_ap_ready,
        output_0_address0 => grp_store_output_S0_fu_213_output_0_address0,
        output_0_ce0 => grp_store_output_S0_fu_213_output_0_ce0,
        output_0_q0 => output_0_q0,
        output_1_address0 => grp_store_output_S0_fu_213_output_1_address0,
        output_1_ce0 => grp_store_output_S0_fu_213_output_1_ce0,
        output_1_q0 => output_1_q0,
        output_2_address0 => grp_store_output_S0_fu_213_output_2_address0,
        output_2_ce0 => grp_store_output_S0_fu_213_output_2_ce0,
        output_2_q0 => output_2_q0,
        output_3_address0 => grp_store_output_S0_fu_213_output_3_address0,
        output_3_ce0 => grp_store_output_S0_fu_213_output_3_ce0,
        output_3_q0 => output_3_q0,
        output_4_address0 => grp_store_output_S0_fu_213_output_4_address0,
        output_4_ce0 => grp_store_output_S0_fu_213_output_4_ce0,
        output_4_q0 => output_4_q0,
        output_5_address0 => grp_store_output_S0_fu_213_output_5_address0,
        output_5_ce0 => grp_store_output_S0_fu_213_output_5_ce0,
        output_5_q0 => output_5_q0,
        output_6_address0 => grp_store_output_S0_fu_213_output_6_address0,
        output_6_ce0 => grp_store_output_S0_fu_213_output_6_ce0,
        output_6_q0 => output_6_q0,
        output_7_address0 => grp_store_output_S0_fu_213_output_7_address0,
        output_7_ce0 => grp_store_output_S0_fu_213_output_7_ce0,
        output_7_q0 => output_7_q0,
        output_8_address0 => grp_store_output_S0_fu_213_output_8_address0,
        output_8_ce0 => grp_store_output_S0_fu_213_output_8_ce0,
        output_8_q0 => output_8_q0,
        output_9_address0 => grp_store_output_S0_fu_213_output_9_address0,
        output_9_ce0 => grp_store_output_S0_fu_213_output_9_ce0,
        output_9_q0 => output_9_q0,
        output_10_address0 => grp_store_output_S0_fu_213_output_10_address0,
        output_10_ce0 => grp_store_output_S0_fu_213_output_10_ce0,
        output_10_q0 => output_10_q0,
        output_11_address0 => grp_store_output_S0_fu_213_output_11_address0,
        output_11_ce0 => grp_store_output_S0_fu_213_output_11_ce0,
        output_11_q0 => output_11_q0,
        output_12_address0 => grp_store_output_S0_fu_213_output_12_address0,
        output_12_ce0 => grp_store_output_S0_fu_213_output_12_ce0,
        output_12_q0 => output_12_q0,
        output_13_address0 => grp_store_output_S0_fu_213_output_13_address0,
        output_13_ce0 => grp_store_output_S0_fu_213_output_13_ce0,
        output_13_q0 => output_13_q0,
        output_14_address0 => grp_store_output_S0_fu_213_output_14_address0,
        output_14_ce0 => grp_store_output_S0_fu_213_output_14_ce0,
        output_14_q0 => output_14_q0,
        output_15_address0 => grp_store_output_S0_fu_213_output_15_address0,
        output_15_ce0 => grp_store_output_S0_fu_213_output_15_ce0,
        output_15_q0 => output_15_q0,
        m_axi_kernel_output_AWVALID => grp_store_output_S0_fu_213_m_axi_kernel_output_AWVALID,
        m_axi_kernel_output_AWREADY => m_axi_kernel_output_AWREADY,
        m_axi_kernel_output_AWADDR => grp_store_output_S0_fu_213_m_axi_kernel_output_AWADDR,
        m_axi_kernel_output_AWID => grp_store_output_S0_fu_213_m_axi_kernel_output_AWID,
        m_axi_kernel_output_AWLEN => grp_store_output_S0_fu_213_m_axi_kernel_output_AWLEN,
        m_axi_kernel_output_AWSIZE => grp_store_output_S0_fu_213_m_axi_kernel_output_AWSIZE,
        m_axi_kernel_output_AWBURST => grp_store_output_S0_fu_213_m_axi_kernel_output_AWBURST,
        m_axi_kernel_output_AWLOCK => grp_store_output_S0_fu_213_m_axi_kernel_output_AWLOCK,
        m_axi_kernel_output_AWCACHE => grp_store_output_S0_fu_213_m_axi_kernel_output_AWCACHE,
        m_axi_kernel_output_AWPROT => grp_store_output_S0_fu_213_m_axi_kernel_output_AWPROT,
        m_axi_kernel_output_AWQOS => grp_store_output_S0_fu_213_m_axi_kernel_output_AWQOS,
        m_axi_kernel_output_AWREGION => grp_store_output_S0_fu_213_m_axi_kernel_output_AWREGION,
        m_axi_kernel_output_AWUSER => grp_store_output_S0_fu_213_m_axi_kernel_output_AWUSER,
        m_axi_kernel_output_WVALID => grp_store_output_S0_fu_213_m_axi_kernel_output_WVALID,
        m_axi_kernel_output_WREADY => m_axi_kernel_output_WREADY,
        m_axi_kernel_output_WDATA => grp_store_output_S0_fu_213_m_axi_kernel_output_WDATA,
        m_axi_kernel_output_WSTRB => grp_store_output_S0_fu_213_m_axi_kernel_output_WSTRB,
        m_axi_kernel_output_WLAST => grp_store_output_S0_fu_213_m_axi_kernel_output_WLAST,
        m_axi_kernel_output_WID => grp_store_output_S0_fu_213_m_axi_kernel_output_WID,
        m_axi_kernel_output_WUSER => grp_store_output_S0_fu_213_m_axi_kernel_output_WUSER,
        m_axi_kernel_output_ARVALID => grp_store_output_S0_fu_213_m_axi_kernel_output_ARVALID,
        m_axi_kernel_output_ARREADY => ap_const_logic_0,
        m_axi_kernel_output_ARADDR => grp_store_output_S0_fu_213_m_axi_kernel_output_ARADDR,
        m_axi_kernel_output_ARID => grp_store_output_S0_fu_213_m_axi_kernel_output_ARID,
        m_axi_kernel_output_ARLEN => grp_store_output_S0_fu_213_m_axi_kernel_output_ARLEN,
        m_axi_kernel_output_ARSIZE => grp_store_output_S0_fu_213_m_axi_kernel_output_ARSIZE,
        m_axi_kernel_output_ARBURST => grp_store_output_S0_fu_213_m_axi_kernel_output_ARBURST,
        m_axi_kernel_output_ARLOCK => grp_store_output_S0_fu_213_m_axi_kernel_output_ARLOCK,
        m_axi_kernel_output_ARCACHE => grp_store_output_S0_fu_213_m_axi_kernel_output_ARCACHE,
        m_axi_kernel_output_ARPROT => grp_store_output_S0_fu_213_m_axi_kernel_output_ARPROT,
        m_axi_kernel_output_ARQOS => grp_store_output_S0_fu_213_m_axi_kernel_output_ARQOS,
        m_axi_kernel_output_ARREGION => grp_store_output_S0_fu_213_m_axi_kernel_output_ARREGION,
        m_axi_kernel_output_ARUSER => grp_store_output_S0_fu_213_m_axi_kernel_output_ARUSER,
        m_axi_kernel_output_RVALID => ap_const_logic_0,
        m_axi_kernel_output_RREADY => grp_store_output_S0_fu_213_m_axi_kernel_output_RREADY,
        m_axi_kernel_output_RDATA => ap_const_lv512_lc_1,
        m_axi_kernel_output_RLAST => ap_const_logic_0,
        m_axi_kernel_output_RID => ap_const_lv1_0,
        m_axi_kernel_output_RFIFONUM => ap_const_lv9_0,
        m_axi_kernel_output_RUSER => ap_const_lv1_0,
        m_axi_kernel_output_RRESP => ap_const_lv2_0,
        m_axi_kernel_output_BVALID => m_axi_kernel_output_BVALID,
        m_axi_kernel_output_BREADY => grp_store_output_S0_fu_213_m_axi_kernel_output_BREADY,
        m_axi_kernel_output_BRESP => m_axi_kernel_output_BRESP,
        m_axi_kernel_output_BID => m_axi_kernel_output_BID,
        m_axi_kernel_output_BUSER => m_axi_kernel_output_BUSER,
        voutput => voutput,
        d0 => trunc_ln304_reg_378);

    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253 : component kernel_cnn_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start,
        ap_done => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_done,
        ap_idle => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_idle,
        ap_ready => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_ready,
        zext_ln319 => trunc_ln319_reg_393,
        weight_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address0,
        weight_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce0,
        weight_q0 => weight_q0,
        weight_address1 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address1,
        weight_ce1 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce1,
        weight_q1 => weight_q1,
        weight_address2 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address2,
        weight_ce2 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce2,
        weight_q2 => weight_q2,
        weight_address3 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address3,
        weight_ce3 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce3,
        weight_q3 => weight_q3,
        weight_address4 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address4,
        weight_ce4 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce4,
        weight_q4 => weight_q4,
        weight_address5 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address5,
        weight_ce5 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce5,
        weight_q5 => weight_q5,
        weight_address6 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address6,
        weight_ce6 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce6,
        weight_q6 => weight_q6,
        weight_address7 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address7,
        weight_ce7 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce7,
        weight_q7 => weight_q7,
        weight_address8 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address8,
        weight_ce8 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce8,
        weight_q8 => weight_q8,
        weight_address9 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address9,
        weight_ce9 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce9,
        weight_q9 => weight_q9,
        weight_address10 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address10,
        weight_ce10 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce10,
        weight_q10 => weight_q10,
        weight_address11 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address11,
        weight_ce11 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce11,
        weight_q11 => weight_q11,
        weight_address12 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address12,
        weight_ce12 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce12,
        weight_q12 => weight_q12,
        input_0_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address0,
        input_0_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce0,
        input_0_q0 => input_0_q0,
        input_0_address1 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address1,
        input_0_ce1 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce1,
        input_0_q1 => input_0_q1,
        input_0_address2 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address2,
        input_0_ce2 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce2,
        input_0_q2 => input_0_q2,
        input_0_address3 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address3,
        input_0_ce3 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce3,
        input_0_q3 => input_0_q3,
        input_0_address4 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address4,
        input_0_ce4 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce4,
        input_0_q4 => input_0_q4,
        input_0_address5 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address5,
        input_0_ce5 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce5,
        input_0_q5 => input_0_q5,
        input_0_address6 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address6,
        input_0_ce6 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce6,
        input_0_q6 => input_0_q6,
        input_0_address7 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address7,
        input_0_ce7 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce7,
        input_0_q7 => input_0_q7,
        input_1_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address0,
        input_1_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce0,
        input_1_q0 => input_1_q0,
        input_1_address1 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address1,
        input_1_ce1 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce1,
        input_1_q1 => input_1_q1,
        input_1_address2 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address2,
        input_1_ce2 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce2,
        input_1_q2 => input_1_q2,
        input_1_address3 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address3,
        input_1_ce3 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce3,
        input_1_q3 => input_1_q3,
        input_1_address4 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address4,
        input_1_ce4 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce4,
        input_1_q4 => input_1_q4,
        input_1_address5 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address5,
        input_1_ce5 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce5,
        input_1_q5 => input_1_q5,
        input_1_address6 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address6,
        input_1_ce6 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce6,
        input_1_q6 => input_1_q6,
        input_1_address7 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address7,
        input_1_ce7 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce7,
        input_1_q7 => input_1_q7,
        input_2_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address0,
        input_2_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce0,
        input_2_q0 => input_2_q0,
        input_2_address1 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address1,
        input_2_ce1 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce1,
        input_2_q1 => input_2_q1,
        input_2_address2 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address2,
        input_2_ce2 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce2,
        input_2_q2 => input_2_q2,
        input_2_address3 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address3,
        input_2_ce3 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce3,
        input_2_q3 => input_2_q3,
        input_2_address4 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address4,
        input_2_ce4 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce4,
        input_2_q4 => input_2_q4,
        input_2_address5 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address5,
        input_2_ce5 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce5,
        input_2_q5 => input_2_q5,
        input_2_address6 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address6,
        input_2_ce6 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce6,
        input_2_q6 => input_2_q6,
        input_2_address7 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address7,
        input_2_ce7 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce7,
        input_2_q7 => input_2_q7,
        input_3_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address0,
        input_3_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce0,
        input_3_q0 => input_3_q0,
        input_3_address1 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address1,
        input_3_ce1 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce1,
        input_3_q1 => input_3_q1,
        input_3_address2 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address2,
        input_3_ce2 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce2,
        input_3_q2 => input_3_q2,
        input_3_address3 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address3,
        input_3_ce3 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce3,
        input_3_q3 => input_3_q3,
        input_3_address4 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address4,
        input_3_ce4 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce4,
        input_3_q4 => input_3_q4,
        input_3_address5 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address5,
        input_3_ce5 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce5,
        input_3_q5 => input_3_q5,
        input_3_address6 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address6,
        input_3_ce6 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce6,
        input_3_q6 => input_3_q6,
        input_3_address7 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address7,
        input_3_ce7 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce7,
        input_3_q7 => input_3_q7,
        output_0_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_address0,
        output_0_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_ce0,
        output_0_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_we0,
        output_0_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_d0,
        output_0_q0 => output_0_q0,
        output_1_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_address0,
        output_1_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_ce0,
        output_1_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_we0,
        output_1_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_d0,
        output_1_q0 => output_1_q0,
        output_2_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_address0,
        output_2_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_ce0,
        output_2_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_we0,
        output_2_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_d0,
        output_2_q0 => output_2_q0,
        output_3_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_address0,
        output_3_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_ce0,
        output_3_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_we0,
        output_3_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_d0,
        output_3_q0 => output_3_q0,
        output_4_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_address0,
        output_4_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_ce0,
        output_4_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_we0,
        output_4_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_d0,
        output_4_q0 => output_4_q0,
        output_5_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_address0,
        output_5_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_ce0,
        output_5_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_we0,
        output_5_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_d0,
        output_5_q0 => output_5_q0,
        output_6_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_address0,
        output_6_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_ce0,
        output_6_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_we0,
        output_6_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_d0,
        output_6_q0 => output_6_q0,
        output_7_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_address0,
        output_7_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_ce0,
        output_7_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_we0,
        output_7_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_d0,
        output_7_q0 => output_7_q0,
        output_8_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_address0,
        output_8_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_ce0,
        output_8_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_we0,
        output_8_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_d0,
        output_8_q0 => output_8_q0,
        output_9_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_address0,
        output_9_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_ce0,
        output_9_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_we0,
        output_9_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_d0,
        output_9_q0 => output_9_q0,
        output_10_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_address0,
        output_10_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_ce0,
        output_10_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_we0,
        output_10_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_d0,
        output_10_q0 => output_10_q0,
        output_11_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_address0,
        output_11_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_ce0,
        output_11_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_we0,
        output_11_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_d0,
        output_11_q0 => output_11_q0,
        output_12_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_address0,
        output_12_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_ce0,
        output_12_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_we0,
        output_12_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_d0,
        output_12_q0 => output_12_q0,
        output_13_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_address0,
        output_13_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_ce0,
        output_13_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_we0,
        output_13_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_d0,
        output_13_q0 => output_13_q0,
        output_14_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_address0,
        output_14_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_ce0,
        output_14_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_we0,
        output_14_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_d0,
        output_14_q0 => output_14_q0,
        output_15_address0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_address0,
        output_15_ce0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_ce0,
        output_15_we0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_we0,
        output_15_d0 => grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_d0,
        output_15_q0 => output_15_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state6) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_ready = ap_const_logic_1)) then 
                    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_input_S0_fu_197_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_input_S0_fu_197_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln319_fu_326_p2 = ap_const_lv1_0))) then 
                    grp_load_input_S0_fu_197_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_input_S0_fu_197_ap_ready = ap_const_logic_1)) then 
                    grp_load_input_S0_fu_197_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_output_S0_fu_157_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_output_S0_fu_157_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln304_fu_308_p2 = ap_const_lv1_0))) then 
                    grp_load_output_S0_fu_157_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_output_S0_fu_157_ap_ready = ap_const_logic_1)) then 
                    grp_load_output_S0_fu_157_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_weight_S0_fu_147_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_weight_S0_fu_147_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln304_fu_308_p2 = ap_const_lv1_0))) then 
                    grp_load_weight_S0_fu_147_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_weight_S0_fu_147_ap_ready = ap_const_logic_1)) then 
                    grp_load_weight_S0_fu_147_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_store_output_S0_fu_213_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_store_output_S0_fu_213_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln319_fu_326_p2 = ap_const_lv1_1))) then 
                    grp_store_output_S0_fu_213_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_store_output_S0_fu_213_ap_ready = ap_const_logic_1)) then 
                    grp_store_output_S0_fu_213_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i0_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i0_fu_114 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln319_fu_326_p2 = ap_const_lv1_1))) then 
                i0_fu_114 <= i0_2_reg_373;
            end if; 
        end if;
    end process;

    j_reg_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then 
                j_reg_136 <= ap_const_lv9_0;
            elsif (((grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                j_reg_136 <= add_ln319_reg_388;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln319_reg_388 <= add_ln319_fu_332_p2;
                trunc_ln319_reg_393 <= trunc_ln319_fu_338_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i0_2_reg_373 <= i0_2_fu_314_p2;
                trunc_ln304_reg_378 <= trunc_ln304_fu_320_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state4, grp_load_input_S0_fu_197_ap_done, grp_store_output_S0_fu_213_ap_done, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_done, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_block_state3_on_subcall_done, icmp_ln304_fu_308_p2, icmp_ln319_fu_326_p2, ap_CS_fsm_state5, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln304_fu_308_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln319_fu_326_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((grp_load_input_S0_fu_197_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((grp_store_output_S0_fu_213_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln319_fu_332_p2 <= std_logic_vector(unsigned(j_reg_136) + unsigned(ap_const_lv9_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_NS_fsm_state6 <= ap_NS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_load_input_S0_fu_197_ap_done)
    begin
        if ((grp_load_input_S0_fu_197_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_done)
    begin
        if ((grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(grp_store_output_S0_fu_213_ap_done)
    begin
        if ((grp_store_output_S0_fu_213_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_load_weight_S0_fu_147_ap_done, grp_load_output_S0_fu_157_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_load_output_S0_fu_157_ap_done = ap_const_logic_0) or (grp_load_weight_S0_fu_147_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln304_fu_308_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln304_fu_308_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln304_fu_308_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln304_fu_308_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_ap_start_reg;
    grp_load_input_S0_fu_197_ap_start <= grp_load_input_S0_fu_197_ap_start_reg;
    grp_load_output_S0_fu_157_ap_start <= grp_load_output_S0_fu_157_ap_start_reg;
    grp_load_weight_S0_fu_147_ap_start <= grp_load_weight_S0_fu_147_ap_start_reg;
    grp_store_output_S0_fu_213_ap_start <= grp_store_output_S0_fu_213_ap_start_reg;
    i0_2_fu_314_p2 <= std_logic_vector(unsigned(i0_fu_114) + unsigned(ap_const_lv5_1));
    icmp_ln304_fu_308_p2 <= "1" when (i0_fu_114 = ap_const_lv5_10) else "0";
    icmp_ln319_fu_326_p2 <= "1" when (j_reg_136 = ap_const_lv9_100) else "0";

    input_0_address0_assign_proc : process(grp_load_input_S0_fu_197_input_0_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address0, ap_CS_fsm_state7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_0_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_0_address0 <= grp_load_input_S0_fu_197_input_0_address0;
        else 
            input_0_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    input_0_address1 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address1;
    input_0_address2 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address2;
    input_0_address3 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address3;
    input_0_address4 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address4;
    input_0_address5 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address5;
    input_0_address6 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address6;
    input_0_address7 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_address7;

    input_0_ce0_assign_proc : process(grp_load_input_S0_fu_197_input_0_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce0, ap_CS_fsm_state7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_0_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_0_ce0 <= grp_load_input_S0_fu_197_input_0_ce0;
        else 
            input_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_0_ce1_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_0_ce1 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce1;
        else 
            input_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_0_ce2_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce2, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_0_ce2 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce2;
        else 
            input_0_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    input_0_ce3_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_0_ce3 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce3;
        else 
            input_0_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    input_0_ce4_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_0_ce4 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce4;
        else 
            input_0_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    input_0_ce5_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_0_ce5 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce5;
        else 
            input_0_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    input_0_ce6_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce6, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_0_ce6 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce6;
        else 
            input_0_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    input_0_ce7_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce7, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_0_ce7 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_0_ce7;
        else 
            input_0_ce7 <= ap_const_logic_0;
        end if; 
    end process;

    input_0_d0 <= grp_load_input_S0_fu_197_input_0_d0;

    input_0_we0_assign_proc : process(grp_load_input_S0_fu_197_input_0_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_0_we0 <= grp_load_input_S0_fu_197_input_0_we0;
        else 
            input_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_address0_assign_proc : process(grp_load_input_S0_fu_197_input_1_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_1_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_1_address0 <= grp_load_input_S0_fu_197_input_1_address0;
        else 
            input_1_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    input_1_address1 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address1;
    input_1_address2 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address2;
    input_1_address3 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address3;
    input_1_address4 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address4;
    input_1_address5 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address5;
    input_1_address6 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address6;
    input_1_address7 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_address7;

    input_1_ce0_assign_proc : process(grp_load_input_S0_fu_197_input_1_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_1_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_1_ce0 <= grp_load_input_S0_fu_197_input_1_ce0;
        else 
            input_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_ce1_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_1_ce1 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce1;
        else 
            input_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_ce2_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce2, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_1_ce2 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce2;
        else 
            input_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_ce3_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_1_ce3 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce3;
        else 
            input_1_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_ce4_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_1_ce4 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce4;
        else 
            input_1_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_ce5_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_1_ce5 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce5;
        else 
            input_1_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_ce6_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce6, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_1_ce6 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce6;
        else 
            input_1_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_ce7_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce7, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_1_ce7 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_1_ce7;
        else 
            input_1_ce7 <= ap_const_logic_0;
        end if; 
    end process;

    input_1_d0 <= grp_load_input_S0_fu_197_input_1_d0;

    input_1_we0_assign_proc : process(grp_load_input_S0_fu_197_input_1_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_1_we0 <= grp_load_input_S0_fu_197_input_1_we0;
        else 
            input_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_2_address0_assign_proc : process(grp_load_input_S0_fu_197_input_2_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address0, ap_CS_fsm_state7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_2_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_2_address0 <= grp_load_input_S0_fu_197_input_2_address0;
        else 
            input_2_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    input_2_address1 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address1;
    input_2_address2 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address2;
    input_2_address3 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address3;
    input_2_address4 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address4;
    input_2_address5 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address5;
    input_2_address6 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address6;
    input_2_address7 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_address7;

    input_2_ce0_assign_proc : process(grp_load_input_S0_fu_197_input_2_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce0, ap_CS_fsm_state7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_2_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_2_ce0 <= grp_load_input_S0_fu_197_input_2_ce0;
        else 
            input_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_2_ce1_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_2_ce1 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce1;
        else 
            input_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_2_ce2_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce2, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_2_ce2 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce2;
        else 
            input_2_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    input_2_ce3_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_2_ce3 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce3;
        else 
            input_2_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    input_2_ce4_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_2_ce4 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce4;
        else 
            input_2_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    input_2_ce5_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_2_ce5 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce5;
        else 
            input_2_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    input_2_ce6_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce6, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_2_ce6 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce6;
        else 
            input_2_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    input_2_ce7_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce7, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_2_ce7 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_2_ce7;
        else 
            input_2_ce7 <= ap_const_logic_0;
        end if; 
    end process;

    input_2_d0 <= grp_load_input_S0_fu_197_input_2_d0;

    input_2_we0_assign_proc : process(grp_load_input_S0_fu_197_input_2_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_2_we0 <= grp_load_input_S0_fu_197_input_2_we0;
        else 
            input_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    input_3_address0_assign_proc : process(grp_load_input_S0_fu_197_input_3_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address0, ap_CS_fsm_state7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_3_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_3_address0 <= grp_load_input_S0_fu_197_input_3_address0;
        else 
            input_3_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;

    input_3_address1 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address1;
    input_3_address2 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address2;
    input_3_address3 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address3;
    input_3_address4 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address4;
    input_3_address5 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address5;
    input_3_address6 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address6;
    input_3_address7 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_address7;

    input_3_ce0_assign_proc : process(grp_load_input_S0_fu_197_input_3_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce0, ap_CS_fsm_state7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_3_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_3_ce0 <= grp_load_input_S0_fu_197_input_3_ce0;
        else 
            input_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_3_ce1_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_3_ce1 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce1;
        else 
            input_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_3_ce2_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce2, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_3_ce2 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce2;
        else 
            input_3_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    input_3_ce3_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_3_ce3 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce3;
        else 
            input_3_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    input_3_ce4_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_3_ce4 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce4;
        else 
            input_3_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    input_3_ce5_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_3_ce5 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce5;
        else 
            input_3_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    input_3_ce6_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce6, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_3_ce6 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce6;
        else 
            input_3_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    input_3_ce7_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce7, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            input_3_ce7 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_input_3_ce7;
        else 
            input_3_ce7 <= ap_const_logic_0;
        end if; 
    end process;

    input_3_d0 <= grp_load_input_S0_fu_197_input_3_d0;

    input_3_we0_assign_proc : process(grp_load_input_S0_fu_197_input_3_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_3_we0 <= grp_load_input_S0_fu_197_input_3_we0;
        else 
            input_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_kernel_input_ARADDR <= grp_load_input_S0_fu_197_m_axi_kernel_input_ARADDR;
    m_axi_kernel_input_ARBURST <= grp_load_input_S0_fu_197_m_axi_kernel_input_ARBURST;
    m_axi_kernel_input_ARCACHE <= grp_load_input_S0_fu_197_m_axi_kernel_input_ARCACHE;
    m_axi_kernel_input_ARID <= grp_load_input_S0_fu_197_m_axi_kernel_input_ARID;
    m_axi_kernel_input_ARLEN <= grp_load_input_S0_fu_197_m_axi_kernel_input_ARLEN;
    m_axi_kernel_input_ARLOCK <= grp_load_input_S0_fu_197_m_axi_kernel_input_ARLOCK;
    m_axi_kernel_input_ARPROT <= grp_load_input_S0_fu_197_m_axi_kernel_input_ARPROT;
    m_axi_kernel_input_ARQOS <= grp_load_input_S0_fu_197_m_axi_kernel_input_ARQOS;
    m_axi_kernel_input_ARREGION <= grp_load_input_S0_fu_197_m_axi_kernel_input_ARREGION;
    m_axi_kernel_input_ARSIZE <= grp_load_input_S0_fu_197_m_axi_kernel_input_ARSIZE;
    m_axi_kernel_input_ARUSER <= grp_load_input_S0_fu_197_m_axi_kernel_input_ARUSER;

    m_axi_kernel_input_ARVALID_assign_proc : process(ap_CS_fsm_state4, grp_load_input_S0_fu_197_m_axi_kernel_input_ARVALID, icmp_ln319_fu_326_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln319_fu_326_p2 = ap_const_lv1_0)))) then 
            m_axi_kernel_input_ARVALID <= grp_load_input_S0_fu_197_m_axi_kernel_input_ARVALID;
        else 
            m_axi_kernel_input_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_kernel_input_AWADDR <= ap_const_lv64_0;
    m_axi_kernel_input_AWBURST <= ap_const_lv2_0;
    m_axi_kernel_input_AWCACHE <= ap_const_lv4_0;
    m_axi_kernel_input_AWID <= ap_const_lv1_0;
    m_axi_kernel_input_AWLEN <= ap_const_lv32_0;
    m_axi_kernel_input_AWLOCK <= ap_const_lv2_0;
    m_axi_kernel_input_AWPROT <= ap_const_lv3_0;
    m_axi_kernel_input_AWQOS <= ap_const_lv4_0;
    m_axi_kernel_input_AWREGION <= ap_const_lv4_0;
    m_axi_kernel_input_AWSIZE <= ap_const_lv3_0;
    m_axi_kernel_input_AWUSER <= ap_const_lv1_0;
    m_axi_kernel_input_AWVALID <= ap_const_logic_0;
    m_axi_kernel_input_BREADY <= ap_const_logic_0;

    m_axi_kernel_input_RREADY_assign_proc : process(ap_CS_fsm_state4, grp_load_input_S0_fu_197_m_axi_kernel_input_RREADY, icmp_ln319_fu_326_p2, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln319_fu_326_p2 = ap_const_lv1_0)))) then 
            m_axi_kernel_input_RREADY <= grp_load_input_S0_fu_197_m_axi_kernel_input_RREADY;
        else 
            m_axi_kernel_input_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_kernel_input_WDATA <= ap_const_lv128_lc_1;
    m_axi_kernel_input_WID <= ap_const_lv1_0;
    m_axi_kernel_input_WLAST <= ap_const_logic_0;
    m_axi_kernel_input_WSTRB <= ap_const_lv16_0;
    m_axi_kernel_input_WUSER <= ap_const_lv1_0;
    m_axi_kernel_input_WVALID <= ap_const_logic_0;
    m_axi_kernel_output_ARADDR <= grp_load_output_S0_fu_157_m_axi_kernel_output_ARADDR;
    m_axi_kernel_output_ARBURST <= grp_load_output_S0_fu_157_m_axi_kernel_output_ARBURST;
    m_axi_kernel_output_ARCACHE <= grp_load_output_S0_fu_157_m_axi_kernel_output_ARCACHE;
    m_axi_kernel_output_ARID <= grp_load_output_S0_fu_157_m_axi_kernel_output_ARID;
    m_axi_kernel_output_ARLEN <= grp_load_output_S0_fu_157_m_axi_kernel_output_ARLEN;
    m_axi_kernel_output_ARLOCK <= grp_load_output_S0_fu_157_m_axi_kernel_output_ARLOCK;
    m_axi_kernel_output_ARPROT <= grp_load_output_S0_fu_157_m_axi_kernel_output_ARPROT;
    m_axi_kernel_output_ARQOS <= grp_load_output_S0_fu_157_m_axi_kernel_output_ARQOS;
    m_axi_kernel_output_ARREGION <= grp_load_output_S0_fu_157_m_axi_kernel_output_ARREGION;
    m_axi_kernel_output_ARSIZE <= grp_load_output_S0_fu_157_m_axi_kernel_output_ARSIZE;
    m_axi_kernel_output_ARUSER <= grp_load_output_S0_fu_157_m_axi_kernel_output_ARUSER;

    m_axi_kernel_output_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_load_output_S0_fu_157_m_axi_kernel_output_ARVALID, ap_CS_fsm_state3, icmp_ln304_fu_308_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln304_fu_308_p2 = ap_const_lv1_0)))) then 
            m_axi_kernel_output_ARVALID <= grp_load_output_S0_fu_157_m_axi_kernel_output_ARVALID;
        else 
            m_axi_kernel_output_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_kernel_output_AWADDR <= grp_store_output_S0_fu_213_m_axi_kernel_output_AWADDR;
    m_axi_kernel_output_AWBURST <= grp_store_output_S0_fu_213_m_axi_kernel_output_AWBURST;
    m_axi_kernel_output_AWCACHE <= grp_store_output_S0_fu_213_m_axi_kernel_output_AWCACHE;
    m_axi_kernel_output_AWID <= grp_store_output_S0_fu_213_m_axi_kernel_output_AWID;
    m_axi_kernel_output_AWLEN <= grp_store_output_S0_fu_213_m_axi_kernel_output_AWLEN;
    m_axi_kernel_output_AWLOCK <= grp_store_output_S0_fu_213_m_axi_kernel_output_AWLOCK;
    m_axi_kernel_output_AWPROT <= grp_store_output_S0_fu_213_m_axi_kernel_output_AWPROT;
    m_axi_kernel_output_AWQOS <= grp_store_output_S0_fu_213_m_axi_kernel_output_AWQOS;
    m_axi_kernel_output_AWREGION <= grp_store_output_S0_fu_213_m_axi_kernel_output_AWREGION;
    m_axi_kernel_output_AWSIZE <= grp_store_output_S0_fu_213_m_axi_kernel_output_AWSIZE;
    m_axi_kernel_output_AWUSER <= grp_store_output_S0_fu_213_m_axi_kernel_output_AWUSER;

    m_axi_kernel_output_AWVALID_assign_proc : process(ap_CS_fsm_state4, grp_store_output_S0_fu_213_m_axi_kernel_output_AWVALID, icmp_ln319_fu_326_p2, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln319_fu_326_p2 = ap_const_lv1_1)))) then 
            m_axi_kernel_output_AWVALID <= grp_store_output_S0_fu_213_m_axi_kernel_output_AWVALID;
        else 
            m_axi_kernel_output_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_kernel_output_BREADY_assign_proc : process(ap_CS_fsm_state4, grp_store_output_S0_fu_213_m_axi_kernel_output_BREADY, icmp_ln319_fu_326_p2, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln319_fu_326_p2 = ap_const_lv1_1)))) then 
            m_axi_kernel_output_BREADY <= grp_store_output_S0_fu_213_m_axi_kernel_output_BREADY;
        else 
            m_axi_kernel_output_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_kernel_output_RREADY_assign_proc : process(ap_CS_fsm_state2, grp_load_output_S0_fu_157_m_axi_kernel_output_RREADY, ap_CS_fsm_state3, icmp_ln304_fu_308_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln304_fu_308_p2 = ap_const_lv1_0)))) then 
            m_axi_kernel_output_RREADY <= grp_load_output_S0_fu_157_m_axi_kernel_output_RREADY;
        else 
            m_axi_kernel_output_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_kernel_output_WDATA <= grp_store_output_S0_fu_213_m_axi_kernel_output_WDATA;
    m_axi_kernel_output_WID <= grp_store_output_S0_fu_213_m_axi_kernel_output_WID;
    m_axi_kernel_output_WLAST <= grp_store_output_S0_fu_213_m_axi_kernel_output_WLAST;
    m_axi_kernel_output_WSTRB <= grp_store_output_S0_fu_213_m_axi_kernel_output_WSTRB;
    m_axi_kernel_output_WUSER <= grp_store_output_S0_fu_213_m_axi_kernel_output_WUSER;

    m_axi_kernel_output_WVALID_assign_proc : process(ap_CS_fsm_state4, grp_store_output_S0_fu_213_m_axi_kernel_output_WVALID, icmp_ln319_fu_326_p2, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (icmp_ln319_fu_326_p2 = ap_const_lv1_1)))) then 
            m_axi_kernel_output_WVALID <= grp_store_output_S0_fu_213_m_axi_kernel_output_WVALID;
        else 
            m_axi_kernel_output_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_kernel_weight_ARADDR <= grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARADDR;
    m_axi_kernel_weight_ARBURST <= grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARBURST;
    m_axi_kernel_weight_ARCACHE <= grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARCACHE;
    m_axi_kernel_weight_ARID <= grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARID;
    m_axi_kernel_weight_ARLEN <= grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARLEN;
    m_axi_kernel_weight_ARLOCK <= grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARLOCK;
    m_axi_kernel_weight_ARPROT <= grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARPROT;
    m_axi_kernel_weight_ARQOS <= grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARQOS;
    m_axi_kernel_weight_ARREGION <= grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARREGION;
    m_axi_kernel_weight_ARSIZE <= grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARSIZE;
    m_axi_kernel_weight_ARUSER <= grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARUSER;

    m_axi_kernel_weight_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARVALID, ap_CS_fsm_state3, icmp_ln304_fu_308_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln304_fu_308_p2 = ap_const_lv1_0)))) then 
            m_axi_kernel_weight_ARVALID <= grp_load_weight_S0_fu_147_m_axi_kernel_weight_ARVALID;
        else 
            m_axi_kernel_weight_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_kernel_weight_AWADDR <= ap_const_lv64_0;
    m_axi_kernel_weight_AWBURST <= ap_const_lv2_0;
    m_axi_kernel_weight_AWCACHE <= ap_const_lv4_0;
    m_axi_kernel_weight_AWID <= ap_const_lv1_0;
    m_axi_kernel_weight_AWLEN <= ap_const_lv32_0;
    m_axi_kernel_weight_AWLOCK <= ap_const_lv2_0;
    m_axi_kernel_weight_AWPROT <= ap_const_lv3_0;
    m_axi_kernel_weight_AWQOS <= ap_const_lv4_0;
    m_axi_kernel_weight_AWREGION <= ap_const_lv4_0;
    m_axi_kernel_weight_AWSIZE <= ap_const_lv3_0;
    m_axi_kernel_weight_AWUSER <= ap_const_lv1_0;
    m_axi_kernel_weight_AWVALID <= ap_const_logic_0;
    m_axi_kernel_weight_BREADY <= ap_const_logic_0;

    m_axi_kernel_weight_RREADY_assign_proc : process(ap_CS_fsm_state2, grp_load_weight_S0_fu_147_m_axi_kernel_weight_RREADY, ap_CS_fsm_state3, icmp_ln304_fu_308_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln304_fu_308_p2 = ap_const_lv1_0)))) then 
            m_axi_kernel_weight_RREADY <= grp_load_weight_S0_fu_147_m_axi_kernel_weight_RREADY;
        else 
            m_axi_kernel_weight_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_kernel_weight_WDATA <= ap_const_lv32_0;
    m_axi_kernel_weight_WID <= ap_const_lv1_0;
    m_axi_kernel_weight_WLAST <= ap_const_logic_0;
    m_axi_kernel_weight_WSTRB <= ap_const_lv4_0;
    m_axi_kernel_weight_WUSER <= ap_const_lv1_0;
    m_axi_kernel_weight_WVALID <= ap_const_logic_0;

    output_0_address0_assign_proc : process(grp_load_output_S0_fu_157_output_0_address0, grp_store_output_S0_fu_213_output_0_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_0_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_0_address0 <= grp_store_output_S0_fu_213_output_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_0_address0 <= grp_load_output_S0_fu_157_output_0_address0;
        else 
            output_0_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_0_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_0_ce0, grp_store_output_S0_fu_213_output_0_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_0_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_0_ce0 <= grp_store_output_S0_fu_213_output_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_0_ce0 <= grp_load_output_S0_fu_157_output_0_ce0;
        else 
            output_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_0_d0_assign_proc : process(grp_load_output_S0_fu_157_output_0_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_0_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_0_d0 <= grp_load_output_S0_fu_157_output_0_d0;
        else 
            output_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_0_we0_assign_proc : process(grp_load_output_S0_fu_157_output_0_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_0_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_0_we0 <= grp_load_output_S0_fu_157_output_0_we0;
        else 
            output_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_10_address0_assign_proc : process(grp_load_output_S0_fu_157_output_10_address0, grp_store_output_S0_fu_213_output_10_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_10_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_10_address0 <= grp_store_output_S0_fu_213_output_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_10_address0 <= grp_load_output_S0_fu_157_output_10_address0;
        else 
            output_10_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_10_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_10_ce0, grp_store_output_S0_fu_213_output_10_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_10_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_10_ce0 <= grp_store_output_S0_fu_213_output_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_10_ce0 <= grp_load_output_S0_fu_157_output_10_ce0;
        else 
            output_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_10_d0_assign_proc : process(grp_load_output_S0_fu_157_output_10_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_10_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_10_d0 <= grp_load_output_S0_fu_157_output_10_d0;
        else 
            output_10_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_10_we0_assign_proc : process(grp_load_output_S0_fu_157_output_10_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_10_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_10_we0 <= grp_load_output_S0_fu_157_output_10_we0;
        else 
            output_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_11_address0_assign_proc : process(grp_load_output_S0_fu_157_output_11_address0, grp_store_output_S0_fu_213_output_11_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_11_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_11_address0 <= grp_store_output_S0_fu_213_output_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_11_address0 <= grp_load_output_S0_fu_157_output_11_address0;
        else 
            output_11_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_11_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_11_ce0, grp_store_output_S0_fu_213_output_11_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_11_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_11_ce0 <= grp_store_output_S0_fu_213_output_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_11_ce0 <= grp_load_output_S0_fu_157_output_11_ce0;
        else 
            output_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_11_d0_assign_proc : process(grp_load_output_S0_fu_157_output_11_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_11_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_11_d0 <= grp_load_output_S0_fu_157_output_11_d0;
        else 
            output_11_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_11_we0_assign_proc : process(grp_load_output_S0_fu_157_output_11_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_11_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_11_we0 <= grp_load_output_S0_fu_157_output_11_we0;
        else 
            output_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_12_address0_assign_proc : process(grp_load_output_S0_fu_157_output_12_address0, grp_store_output_S0_fu_213_output_12_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_12_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_12_address0 <= grp_store_output_S0_fu_213_output_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_12_address0 <= grp_load_output_S0_fu_157_output_12_address0;
        else 
            output_12_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_12_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_12_ce0, grp_store_output_S0_fu_213_output_12_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_12_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_12_ce0 <= grp_store_output_S0_fu_213_output_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_12_ce0 <= grp_load_output_S0_fu_157_output_12_ce0;
        else 
            output_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_12_d0_assign_proc : process(grp_load_output_S0_fu_157_output_12_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_12_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_12_d0 <= grp_load_output_S0_fu_157_output_12_d0;
        else 
            output_12_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_12_we0_assign_proc : process(grp_load_output_S0_fu_157_output_12_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_12_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_12_we0 <= grp_load_output_S0_fu_157_output_12_we0;
        else 
            output_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_13_address0_assign_proc : process(grp_load_output_S0_fu_157_output_13_address0, grp_store_output_S0_fu_213_output_13_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_13_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_13_address0 <= grp_store_output_S0_fu_213_output_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_13_address0 <= grp_load_output_S0_fu_157_output_13_address0;
        else 
            output_13_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_13_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_13_ce0, grp_store_output_S0_fu_213_output_13_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_13_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_13_ce0 <= grp_store_output_S0_fu_213_output_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_13_ce0 <= grp_load_output_S0_fu_157_output_13_ce0;
        else 
            output_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_13_d0_assign_proc : process(grp_load_output_S0_fu_157_output_13_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_13_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_13_d0 <= grp_load_output_S0_fu_157_output_13_d0;
        else 
            output_13_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_13_we0_assign_proc : process(grp_load_output_S0_fu_157_output_13_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_13_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_13_we0 <= grp_load_output_S0_fu_157_output_13_we0;
        else 
            output_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_14_address0_assign_proc : process(grp_load_output_S0_fu_157_output_14_address0, grp_store_output_S0_fu_213_output_14_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_14_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_14_address0 <= grp_store_output_S0_fu_213_output_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_14_address0 <= grp_load_output_S0_fu_157_output_14_address0;
        else 
            output_14_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_14_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_14_ce0, grp_store_output_S0_fu_213_output_14_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_14_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_14_ce0 <= grp_store_output_S0_fu_213_output_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_14_ce0 <= grp_load_output_S0_fu_157_output_14_ce0;
        else 
            output_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_14_d0_assign_proc : process(grp_load_output_S0_fu_157_output_14_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_14_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_14_d0 <= grp_load_output_S0_fu_157_output_14_d0;
        else 
            output_14_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_14_we0_assign_proc : process(grp_load_output_S0_fu_157_output_14_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_14_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_14_we0 <= grp_load_output_S0_fu_157_output_14_we0;
        else 
            output_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_15_address0_assign_proc : process(grp_load_output_S0_fu_157_output_15_address0, grp_store_output_S0_fu_213_output_15_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_15_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_15_address0 <= grp_store_output_S0_fu_213_output_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_15_address0 <= grp_load_output_S0_fu_157_output_15_address0;
        else 
            output_15_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_15_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_15_ce0, grp_store_output_S0_fu_213_output_15_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_15_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_15_ce0 <= grp_store_output_S0_fu_213_output_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_15_ce0 <= grp_load_output_S0_fu_157_output_15_ce0;
        else 
            output_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_15_d0_assign_proc : process(grp_load_output_S0_fu_157_output_15_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_15_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_15_d0 <= grp_load_output_S0_fu_157_output_15_d0;
        else 
            output_15_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_15_we0_assign_proc : process(grp_load_output_S0_fu_157_output_15_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_15_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_15_we0 <= grp_load_output_S0_fu_157_output_15_we0;
        else 
            output_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_1_address0_assign_proc : process(grp_load_output_S0_fu_157_output_1_address0, grp_store_output_S0_fu_213_output_1_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_1_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_1_address0 <= grp_store_output_S0_fu_213_output_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_1_address0 <= grp_load_output_S0_fu_157_output_1_address0;
        else 
            output_1_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_1_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_1_ce0, grp_store_output_S0_fu_213_output_1_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_1_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_1_ce0 <= grp_store_output_S0_fu_213_output_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_1_ce0 <= grp_load_output_S0_fu_157_output_1_ce0;
        else 
            output_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_1_d0_assign_proc : process(grp_load_output_S0_fu_157_output_1_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_1_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_1_d0 <= grp_load_output_S0_fu_157_output_1_d0;
        else 
            output_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_1_we0_assign_proc : process(grp_load_output_S0_fu_157_output_1_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_1_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_1_we0 <= grp_load_output_S0_fu_157_output_1_we0;
        else 
            output_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_2_address0_assign_proc : process(grp_load_output_S0_fu_157_output_2_address0, grp_store_output_S0_fu_213_output_2_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_2_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_2_address0 <= grp_store_output_S0_fu_213_output_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_2_address0 <= grp_load_output_S0_fu_157_output_2_address0;
        else 
            output_2_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_2_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_2_ce0, grp_store_output_S0_fu_213_output_2_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_2_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_2_ce0 <= grp_store_output_S0_fu_213_output_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_2_ce0 <= grp_load_output_S0_fu_157_output_2_ce0;
        else 
            output_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_2_d0_assign_proc : process(grp_load_output_S0_fu_157_output_2_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_2_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_2_d0 <= grp_load_output_S0_fu_157_output_2_d0;
        else 
            output_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_2_we0_assign_proc : process(grp_load_output_S0_fu_157_output_2_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_2_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_2_we0 <= grp_load_output_S0_fu_157_output_2_we0;
        else 
            output_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_3_address0_assign_proc : process(grp_load_output_S0_fu_157_output_3_address0, grp_store_output_S0_fu_213_output_3_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_3_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_3_address0 <= grp_store_output_S0_fu_213_output_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_3_address0 <= grp_load_output_S0_fu_157_output_3_address0;
        else 
            output_3_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_3_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_3_ce0, grp_store_output_S0_fu_213_output_3_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_3_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_3_ce0 <= grp_store_output_S0_fu_213_output_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_3_ce0 <= grp_load_output_S0_fu_157_output_3_ce0;
        else 
            output_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_3_d0_assign_proc : process(grp_load_output_S0_fu_157_output_3_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_3_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_3_d0 <= grp_load_output_S0_fu_157_output_3_d0;
        else 
            output_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_3_we0_assign_proc : process(grp_load_output_S0_fu_157_output_3_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_3_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_3_we0 <= grp_load_output_S0_fu_157_output_3_we0;
        else 
            output_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_4_address0_assign_proc : process(grp_load_output_S0_fu_157_output_4_address0, grp_store_output_S0_fu_213_output_4_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_4_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_4_address0 <= grp_store_output_S0_fu_213_output_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_4_address0 <= grp_load_output_S0_fu_157_output_4_address0;
        else 
            output_4_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_4_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_4_ce0, grp_store_output_S0_fu_213_output_4_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_4_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_4_ce0 <= grp_store_output_S0_fu_213_output_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_4_ce0 <= grp_load_output_S0_fu_157_output_4_ce0;
        else 
            output_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_4_d0_assign_proc : process(grp_load_output_S0_fu_157_output_4_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_4_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_4_d0 <= grp_load_output_S0_fu_157_output_4_d0;
        else 
            output_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_4_we0_assign_proc : process(grp_load_output_S0_fu_157_output_4_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_4_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_4_we0 <= grp_load_output_S0_fu_157_output_4_we0;
        else 
            output_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_5_address0_assign_proc : process(grp_load_output_S0_fu_157_output_5_address0, grp_store_output_S0_fu_213_output_5_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_5_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_5_address0 <= grp_store_output_S0_fu_213_output_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_5_address0 <= grp_load_output_S0_fu_157_output_5_address0;
        else 
            output_5_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_5_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_5_ce0, grp_store_output_S0_fu_213_output_5_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_5_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_5_ce0 <= grp_store_output_S0_fu_213_output_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_5_ce0 <= grp_load_output_S0_fu_157_output_5_ce0;
        else 
            output_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_5_d0_assign_proc : process(grp_load_output_S0_fu_157_output_5_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_5_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_5_d0 <= grp_load_output_S0_fu_157_output_5_d0;
        else 
            output_5_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_5_we0_assign_proc : process(grp_load_output_S0_fu_157_output_5_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_5_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_5_we0 <= grp_load_output_S0_fu_157_output_5_we0;
        else 
            output_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_6_address0_assign_proc : process(grp_load_output_S0_fu_157_output_6_address0, grp_store_output_S0_fu_213_output_6_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_6_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_6_address0 <= grp_store_output_S0_fu_213_output_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_6_address0 <= grp_load_output_S0_fu_157_output_6_address0;
        else 
            output_6_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_6_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_6_ce0, grp_store_output_S0_fu_213_output_6_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_6_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_6_ce0 <= grp_store_output_S0_fu_213_output_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_6_ce0 <= grp_load_output_S0_fu_157_output_6_ce0;
        else 
            output_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_6_d0_assign_proc : process(grp_load_output_S0_fu_157_output_6_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_6_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_6_d0 <= grp_load_output_S0_fu_157_output_6_d0;
        else 
            output_6_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_6_we0_assign_proc : process(grp_load_output_S0_fu_157_output_6_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_6_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_6_we0 <= grp_load_output_S0_fu_157_output_6_we0;
        else 
            output_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_7_address0_assign_proc : process(grp_load_output_S0_fu_157_output_7_address0, grp_store_output_S0_fu_213_output_7_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_7_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_7_address0 <= grp_store_output_S0_fu_213_output_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_7_address0 <= grp_load_output_S0_fu_157_output_7_address0;
        else 
            output_7_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_7_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_7_ce0, grp_store_output_S0_fu_213_output_7_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_7_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_7_ce0 <= grp_store_output_S0_fu_213_output_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_7_ce0 <= grp_load_output_S0_fu_157_output_7_ce0;
        else 
            output_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_7_d0_assign_proc : process(grp_load_output_S0_fu_157_output_7_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_7_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_7_d0 <= grp_load_output_S0_fu_157_output_7_d0;
        else 
            output_7_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_7_we0_assign_proc : process(grp_load_output_S0_fu_157_output_7_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_7_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_7_we0 <= grp_load_output_S0_fu_157_output_7_we0;
        else 
            output_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_8_address0_assign_proc : process(grp_load_output_S0_fu_157_output_8_address0, grp_store_output_S0_fu_213_output_8_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_8_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_8_address0 <= grp_store_output_S0_fu_213_output_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_8_address0 <= grp_load_output_S0_fu_157_output_8_address0;
        else 
            output_8_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_8_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_8_ce0, grp_store_output_S0_fu_213_output_8_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_8_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_8_ce0 <= grp_store_output_S0_fu_213_output_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_8_ce0 <= grp_load_output_S0_fu_157_output_8_ce0;
        else 
            output_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_8_d0_assign_proc : process(grp_load_output_S0_fu_157_output_8_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_8_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_8_d0 <= grp_load_output_S0_fu_157_output_8_d0;
        else 
            output_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_8_we0_assign_proc : process(grp_load_output_S0_fu_157_output_8_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_8_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_8_we0 <= grp_load_output_S0_fu_157_output_8_we0;
        else 
            output_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_9_address0_assign_proc : process(grp_load_output_S0_fu_157_output_9_address0, grp_store_output_S0_fu_213_output_9_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_address0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_9_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_9_address0 <= grp_store_output_S0_fu_213_output_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_9_address0 <= grp_load_output_S0_fu_157_output_9_address0;
        else 
            output_9_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_9_ce0_assign_proc : process(grp_load_output_S0_fu_157_output_9_ce0, grp_store_output_S0_fu_213_output_9_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_9_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            output_9_ce0 <= grp_store_output_S0_fu_213_output_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_9_ce0 <= grp_load_output_S0_fu_157_output_9_ce0;
        else 
            output_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_9_d0_assign_proc : process(grp_load_output_S0_fu_157_output_9_d0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_d0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_9_d0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_9_d0 <= grp_load_output_S0_fu_157_output_9_d0;
        else 
            output_9_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_9_we0_assign_proc : process(grp_load_output_S0_fu_157_output_9_we0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_we0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_9_we0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_output_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_9_we0 <= grp_load_output_S0_fu_157_output_9_we0;
        else 
            output_9_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln304_fu_320_p1 <= i0_fu_114(4 - 1 downto 0);
    trunc_ln319_fu_338_p1 <= j_reg_136(8 - 1 downto 0);

    weight_address0_assign_proc : process(grp_load_weight_S0_fu_147_weight_address0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_address0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            weight_address0 <= grp_load_weight_S0_fu_147_weight_address0;
        else 
            weight_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    weight_address1 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address1;
    weight_address10 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address10;
    weight_address11 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address11;
    weight_address12 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address12;
    weight_address2 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address2;
    weight_address3 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address3;
    weight_address4 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address4;
    weight_address5 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address5;
    weight_address6 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address6;
    weight_address7 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address7;
    weight_address8 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address8;
    weight_address9 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_address9;

    weight_ce0_assign_proc : process(grp_load_weight_S0_fu_147_weight_ce0, grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce0, ap_CS_fsm_state7, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_ce0 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            weight_ce0 <= grp_load_weight_S0_fu_147_weight_ce0;
        else 
            weight_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    weight_ce1_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_ce1 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce1;
        else 
            weight_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    weight_ce10_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce10, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_ce10 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce10;
        else 
            weight_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    weight_ce11_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce11, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_ce11 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce11;
        else 
            weight_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    weight_ce12_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce12, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_ce12 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce12;
        else 
            weight_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    weight_ce2_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce2, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_ce2 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce2;
        else 
            weight_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    weight_ce3_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_ce3 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce3;
        else 
            weight_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    weight_ce4_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce4, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_ce4 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce4;
        else 
            weight_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    weight_ce5_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_ce5 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce5;
        else 
            weight_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    weight_ce6_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce6, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_ce6 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce6;
        else 
            weight_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    weight_ce7_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce7, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_ce7 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce7;
        else 
            weight_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    weight_ce8_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce8, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_ce8 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce8;
        else 
            weight_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    weight_ce9_assign_proc : process(grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            weight_ce9 <= grp_cnn_Pipeline_VITIS_LOOP_328_3_VITIS_LOOP_329_4_VITIS_LOOP_331_5_fu_253_weight_ce9;
        else 
            weight_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    weight_d0 <= grp_load_weight_S0_fu_147_weight_d0;

    weight_we0_assign_proc : process(grp_load_weight_S0_fu_147_weight_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            weight_we0 <= grp_load_weight_S0_fu_147_weight_we0;
        else 
            weight_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
