Drill report for panel_3_1.kicad_pcb
Created on Mon Jul  3 14:39:39 2023

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'panel_3_1.drl' contains
    plated through holes:
    =============================================================
    T1  0.200mm  0.0079"  (27 holes)

    Total plated holes count 27


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T2  1.152mm  0.0454"  (3 holes)

    Total unplated holes count 3
