/*
 *  linux/arch/arm/mach-mmp/clock.c
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License version 2 as
 *  published by the Free Software Foundation.
 */

#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/list.h>
#include <linux/spinlock.h>
#include <linux/clk.h>
#include <linux/io.h>
#include <linux/delay.h>

#include <mach/regs-apbc.h>
#include <mach/regs-apmu.h>
#include <mach/regs-mpmu.h>
#include "clock.h"

#include <mach/dvfm.h>
#ifdef CONFIG_PXA910_CLOCK_TRACE
struct info_head clock_trace_list = {
	.list = LIST_HEAD_INIT(clock_trace_list.list),
	.lock = RW_LOCK_UNLOCKED,
	.device = {0, 0, 0, 0, 0, 0, 0, 0},
};
#endif

static void apbc_clk_enable(struct clk *clk)
{
	uint32_t clk_rst;

	clk_rst = APBC_APBCLK | APBC_FNCLK | APBC_FNCLKSEL(clk->fnclksel);
	__raw_writel(clk_rst, clk->clk_rst);
}

static void apbc_clk_disable(struct clk *clk)
{
	__raw_writel(0x00, clk->clk_rst);
}

static void apbc_pwm_clk_disable(struct clk *clk)
{
	u32 tmp = __raw_readl(clk->clk_rst);
	tmp &= ~(0x02L);
	__raw_writel(tmp, clk->clk_rst);
	tmp &= ~(0x03L);
	__raw_writel(tmp, clk->clk_rst);
}

struct clkops apbc_pwm_clk_ops = {
	.enable		= apbc_clk_enable,
	.disable	= apbc_pwm_clk_disable,
};

struct clkops apbc_clk_ops = {
	.enable		= apbc_clk_enable,
	.disable	= apbc_clk_disable,
};

static int apbc_uart_clk_setrate(struct clk *clk, unsigned long rate)
{
	if ((clk->fnclksel && (rate <= clk->rate)) &&
	   (!clk->fnclksel && (rate > clk->rate)))
		return 0;

	if (clk->enabled)
		clk->ops->disable(clk);

	if (rate > clk->rate)
		clk->fnclksel = 0;
	else
		clk->fnclksel = 1;

	if (clk->enabled)
		clk->ops->enable(clk);

	return 0;
}

struct clkops apbc_uart_clk_ops = {
	.enable		= apbc_clk_enable,
	.disable	= apbc_clk_disable,
	.setrate	= apbc_uart_clk_setrate,
};

static void apmu_clk_enable(struct clk *clk)
{
	__raw_writel(clk->enable_val, clk->clk_rst);
}

static void apmu_clk_disable(struct clk *clk)
{
	__raw_writel(0, clk->clk_rst);
}

static int apmu_clk_setrate(struct clk *clk, unsigned long rate)
{
	__raw_writel(rate, clk->clk_rst);
	return 0;
}

struct clkops apmu_clk_ops = {
	.enable		= apmu_clk_enable,
	.disable	= apmu_clk_disable,
	.setrate	= apmu_clk_setrate,
};


static void pseudo_clk_enable(struct clk *clk)
{
}

static void pseudo_clk_disable(struct clk *clk)
{
}

struct clkops pseudo_clk_ops = {
        .enable         = pseudo_clk_enable,
        .disable        = pseudo_clk_disable,
};

static void u2o_clk_enable(struct clk *clk)
{
	u32 tmp = __raw_readl(clk->clk_rst);

	tmp |= 0x1b;
	__raw_writel(tmp, clk->clk_rst);
}

static void u2o_clk_disable(struct clk *clk)
{
	u32 tmp = __raw_readl(clk->clk_rst);

	tmp &= ~0x1b;
	__raw_writel(tmp, clk->clk_rst);
}

struct clkops u2o_clk_ops = {
	.enable		= u2o_clk_enable,
	.disable	= u2o_clk_disable,
};

static void nand_clk_enable(struct clk *clk)
{
	__raw_writel(0x19b, clk->clk_rst);
}

static void nand_clk_disable(struct clk *clk)
{
	__raw_writel(0x18b, clk->clk_rst); //only disable peripheral clock
}

struct clkops nand_clk_ops = {
	.enable		= nand_clk_enable,
	.disable	= nand_clk_disable,
};

static void u2h_clk_enable(struct clk *clk)
{
	u32 tmp = __raw_readl(clk->clk_rst);

	tmp |= 0x12;
	__raw_writel(tmp, clk->clk_rst);
}

static void u2h_clk_disable(struct clk *clk)
{
	u32 tmp = __raw_readl(clk->clk_rst);

	tmp &= ~0x12;
	__raw_writel(tmp, clk->clk_rst);
}

struct clkops u2h_clk_ops = {
	.enable		= u2h_clk_enable,
	.disable	= u2h_clk_disable,
};

static void smc_clk_enable(struct clk *clk)
{
	__raw_writel(0x1f, clk->clk_rst);
}

static void smc_clk_disable(struct clk *clk)
{
	__raw_writel(0, clk->clk_rst);
}

static unsigned long smc_clk_getrate(struct clk *clk)
{
	unsigned long rate = 0;
	unsigned int reg = __raw_readl(clk->clk_rst);
	switch (reg & (~(0x3 << 6))){
		case 0:
			rate = 31200000;
			break;
		case 1:
			rate = 62400000;
			break;
		case 2:
			rate = 78000000;
			break;
		case 3:
			rate = 104000000;
			break;
		default:
			rate = 0;
	}
	return rate;
}

static int smc_clk_setrate(struct clk *clk, unsigned long rate)
{
	unsigned int reg = 0;
	unsigned int temp = 0;
	switch (rate){
		case 31200000:
			reg = 0;
			break;
		case 62400000:
			reg = 1;
			break;
		case 78000000:
			reg = 2;
			break;
		case 104000000:
			reg = 3;
			break;
		default:
			return 	-EINVAL;
	}
	temp =  __raw_readl(clk->clk_rst);
	temp &= (~(0x3 << 6));
	temp |= reg;
	__raw_writel(temp , clk->clk_rst);
	return 0;
}

struct clkops smc_clk_ops = {
	.enable		= smc_clk_enable,
	.disable	= smc_clk_disable,
	.getrate	= smc_clk_getrate,
	.setrate	= smc_clk_setrate,
};

static void sdh_clk_enable(struct clk *clk)
{
	u32 tmp = 0x1b;

	if ((unsigned int)clk->clk_rst == APMU_SDH1) {
		__raw_writel(tmp, APMU_SDH0);
	}
	if ((unsigned int)clk->clk_rst == APMU_SDH3) {
		__raw_writel(tmp, APMU_SDH2);
	}
	__raw_writel(tmp, clk->clk_rst);
}

static void sdh_clk_disable(struct clk *clk)
{
	__raw_writel(0, clk->clk_rst);
}

struct clkops sdh_clk_ops = {
	.enable		= sdh_clk_enable,
	.disable	= sdh_clk_disable,
};

static void cf_clk_enable(struct clk *clk)
{
	__raw_writel(0xD8, clk->clk_rst);
	udelay(10);
	__raw_writel(0xDB, clk->clk_rst);
}

static void cf_clk_disable(struct clk *clk)
{
	__raw_writel(0, clk->clk_rst);
}

struct clkops cf_clk_ops = {
	.enable		= cf_clk_enable,
	.disable	= cf_clk_disable,
};

static DEFINE_SPINLOCK(clocks_lock);

int clk_enable(struct clk *clk)
{
	unsigned long flags;

	struct clock_trace_info	*p __maybe_unused = NULL;

	spin_lock_irqsave(&clocks_lock, flags);
	if (clk->enabled++ == 0)
		clk->ops->enable(clk);
	spin_unlock_irqrestore(&clocks_lock, flags);

#ifdef CONFIG_PXA910_CLOCK_TRACE
	list_for_each_entry(p, &clock_trace_list.list, list) {
		if (clk == p->clk) {
			write_lock(&clock_trace_list.lock);
			set_bit(p->index, clock_trace_list.device);
			write_unlock(&clock_trace_list.lock);
			break;
		}
	}
#endif

	return 0;
}
EXPORT_SYMBOL(clk_enable);

void clk_disable(struct clk *clk)
{
	unsigned long flags;
	struct clock_trace_info	*p __maybe_unused = NULL;

	WARN_ON(clk->enabled == 0);

	spin_lock_irqsave(&clocks_lock, flags);
	if (--clk->enabled == 0)
		clk->ops->disable(clk);
	spin_unlock_irqrestore(&clocks_lock, flags);

#ifdef CONFIG_PXA910_CLOCK_TRACE
	list_for_each_entry(p, &clock_trace_list.list, list) {
		if (clk == p->clk) {
			write_lock(&clock_trace_list.lock);
			clear_bit(p->index, clock_trace_list.device);
			write_unlock(&clock_trace_list.lock);
			break;
		}
	}
#endif

}
EXPORT_SYMBOL(clk_disable);

unsigned long clk_get_rate(struct clk *clk)
{
	unsigned long rate;

	if (clk->ops->getrate)
		rate = clk->ops->getrate(clk);
	else
		rate = clk->rate;

	return rate;
}
EXPORT_SYMBOL(clk_get_rate);

int clk_set_rate(struct clk *clk, unsigned long rate)
{
	unsigned long flags;
	int ret = -EINVAL;

	if (clk->ops->setrate) {
		spin_lock_irqsave(&clocks_lock, flags);
		ret = clk->ops->setrate(clk, rate);
		spin_unlock_irqrestore(&clocks_lock, flags);
	}

	return ret;
}
EXPORT_SYMBOL(clk_set_rate);

void clks_register(struct clk_lookup *clks, size_t num)
{
	int i;
#ifdef CONFIG_PXA910_CLOCK_TRACE
	struct clock_trace_info	*new = NULL;
	int min;
#endif

	for (i = 0; i < num; i++) {
		clkdev_add(&clks[i]);

#ifdef CONFIG_PXA910_CLOCK_TRACE
		write_lock(&clock_trace_list.lock);
		min = find_first_zero_bit(clock_trace_list.device, 256);
		new = kzalloc(sizeof(struct clock_trace_info), GFP_ATOMIC);
		if (new == NULL)
			return;
		new->index = min;
		new->clk = clks[i].clk;
		if (clks[i].dev_id)
			new->dev_id = clks[i].dev_id;
		else
			new->con_id = clks[i].con_id;
		list_add_tail(&(new->list), &(clock_trace_list.list));
		set_bit(min, clock_trace_list.device);
		write_unlock(&clock_trace_list.lock);
#endif
	}

#ifdef CONFIG_PXA910_CLOCK_TRACE
	struct clock_trace_info	*entry = NULL;
	printk("Trace device clock list:\n");
	read_lock(&clock_trace_list.lock);
	list_for_each_entry(entry, &clock_trace_list.list, list) {
		printk("%s, ", entry->dev_id ? entry->dev_id: entry->con_id);
	}
	read_unlock(&clock_trace_list.lock);
	printk( "\n");
	memset(clock_trace_list.device, 0, sizeof(clock_trace_list.device));
#endif
}

