Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 14 11:03:59 2024
| Host         : DESKTOP-B2190GF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JOIN_DDP_timing_summary_routed.rpt -pb JOIN_DDP_timing_summary_routed.pb -rpx JOIN_DDP_timing_summary_routed.rpx -warn_on_violation
| Design       : JOIN_DDP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      1000        
CKLD-1     Warning           Clock Net has non-BUF driver and too many loads  1           
LUTAR-1    Warning           LUT drives async reset alert                     760         
TIMING-20  Warning           Non-clocked latch                                762         
TIMING-23  Warning           Combinational loop found                         3           
ULMTCS-2   Warning           Control Sets use limits require reduction        1           
LATCH-1    Advisory          Existing latches in the design                   1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6352)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5939)
5. checking no_input_delay (41)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (71)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6352)
---------------------------
 There are 1992 register/latch pins with no clock driven by root clock pin: Ack_in (HIGH)

 There are 2752 register/latch pins with no clock driven by root clock pin: MR (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: Send_in (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: B/cb/DL_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COPY/cx2/DL_cpy_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: COPY/cx2/DL_exb_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[0].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[10].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[11].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[12].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[13].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[14].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[16].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[17].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[19].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[1].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[2].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[3].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[4].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[5].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[6].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[7].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[8].ef/ENTRY_reg[9]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[0]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[0]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[10]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[10]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[11]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[11]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[12]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[12]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[13]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[13]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[14]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[14]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[15]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[15]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[16]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[16]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[17]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[17]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[18]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[1]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[2]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[3]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[3]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[4]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[4]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[5]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[6]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[6]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[7]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[7]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[8]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[8]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[9]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: MMCAM/entry_fd_loop[9].ef/ENTRY_reg[9]_P/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5939)
---------------------------------------------------
 There are 5939 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (41)
-------------------------------
 There are 41 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (71)
----------------------
 There are 71 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 5979          inf        0.000                      0                 5979           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5979 Endpoints
Min Delay          5979 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        126.013ns  (logic 26.358ns (20.917%)  route 99.655ns (79.083%))
  Logic Levels:           154  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        1.262     2.258    c/MR
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.150     2.408 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.297     2.705    c/not1_out
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.355     3.060 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656     3.716    c/nand2_out
    SLICE_X40Y38         LUT2 (Prop_lut2_I1_O)        0.124     3.840 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.659    c/delay2/din
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.783 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665     5.448    c/delay2/t00
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.152     5.600 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848     6.447    c/delay2/t01
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.354     6.801 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.267     7.068    c/delay2/t02
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.328     7.396 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674     8.070    c/delay2/t03
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.352     8.422 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.155     9.577    c/delay2/t04
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.332     9.909 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    10.574    c/delay2/t05
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    10.726 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.037    11.763    c/delay2/t06
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.354    12.117 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    12.383    c/delay2/t07
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    12.711 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.669    13.381    c/LB_out
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.327    13.708 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.648    14.356    B/cb/CB_Ack_in_b
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.124    14.480 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.778    15.258    B/cb/cf/Ack_in
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.382 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.531    15.913    B/cb/cf/nand3_out
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.124    16.037 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.323    B/cb/cf/nand2_out
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.447 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.433    16.880    B/cb/cf/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.117    16.997 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.639    17.636    B/cb/cf/delay2/t00
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.331    17.967 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    18.231    B/cb/cf/delay2/t01
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.355 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    18.504    B/cb/cf/delay2/t02
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.628 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    19.061    B/cb/cf/delay2/t03
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.185 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    20.061    B/cb/cf/delay2/t04
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.185 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    20.471    B/cb/cf/delay2/t05
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.595 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.756    B/cb/cf/delay2/t06
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.880 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    21.346    B/cb/cf/delay2/t07
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.470 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.812    22.282    B/cb/cf/LB_out
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    22.406 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.721    23.127    COPY/cx2/Ack_in
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.251 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.091    24.342    COPY/cx2/cf1/Ack_in
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124    24.466 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.577    25.042    COPY/cx2/cf1/nand3_out
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124    25.166 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.505    25.671    COPY/cx2/cf1/nand2_out
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.124    25.795 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.459    26.254    COPY/cx2/cf1/delay2/din
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.378 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    26.665    COPY/cx2/cf1/delay2/t00
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.789 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.844    27.633    COPY/cx2/cf1/delay2/t01
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.757 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.291    28.048    COPY/cx2/cf1/delay2/t02
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.172 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    28.331    COPY/cx2/cf1/delay2/t03
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.455 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    29.156    COPY/cx2/cf1/delay2/t04
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.280 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    29.544    COPY/cx2/cf1/delay2/t05
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.668 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    29.817    COPY/cx2/cf1/delay2/t06
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.941 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    30.374    COPY/cx2/cf1/delay2/t07
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    30.498 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.799    31.297    COPY/cx2/cf1/LB_out
    SLICE_X37Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.421 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.676    32.097    MA/c/Ack_in
    SLICE_X37Y54         LUT4 (Prop_lut4_I3_O)        0.124    32.221 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    32.737    MA/c/nand3_out
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124    32.861 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    33.140    MA/c/nand2_out
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    33.264 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.914    34.178    MA/c/delay2/din
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.302 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.520    34.822    MA/c/delay2/t00
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.946 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    35.233    MA/c/delay2/t01
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.357 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    35.518    MA/c/delay2/t02
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.642 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    36.107    MA/c/delay2/t03
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    36.231 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.303    36.535    MA/c/delay2/t04
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.659 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    36.819    MA/c/delay2/t05
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.943 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    37.409    MA/c/delay2/t06
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    37.533 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    38.213    MA/c/delay2/t07
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.150    38.363 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    39.217    MA/c/LB_out
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.328    39.545 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.493    40.038    FP/ce/CE_Ack_in
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124    40.162 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.625    40.787    FP/ce/cf/Ack_in
    SLICE_X32Y55         LUT4 (Prop_lut4_I3_O)        0.124    40.911 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.843    41.754    FP/ce/cf/nand3_out
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.124    41.878 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    42.048    FP/ce/cf/nand2_out
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    42.172 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    42.989    FP/ce/cf/delay2/din
    SLICE_X33Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.113 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.569    43.682    FP/ce/cf/delay2/t00
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    43.806 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    43.954    FP/ce/cf/delay2/t01
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.078 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    44.512    FP/ce/cf/delay2/t02
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.636 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    45.511    FP/ce/cf/delay2/t03
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    45.635 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    45.921    FP/ce/cf/delay2/t04
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.045 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    46.206    FP/ce/cf/delay2/t05
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.330 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    46.796    FP/ce/cf/delay2/t06
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.920 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    47.600    FP/ce/cf/delay2/t07
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.150    47.750 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.810    48.560    FP/ce/cf/LB_out
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.328    48.888 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.751    49.639    PS/c/Ack_in
    SLICE_X24Y58         LUT4 (Prop_lut4_I3_O)        0.124    49.763 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    50.049    PS/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.173 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    50.344    PS/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    50.468 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.734    51.202    PS/c/delay2/din
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.326 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    51.590    PS/c/delay2/t00
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.714 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    51.863    PS/c/delay2/t01
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.987 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    52.421    PS/c/delay2/t02
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    52.545 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    53.420    PS/c/delay2/t03
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.544 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    53.830    PS/c/delay2/t04
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.954 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.939    54.893    PS/c/delay2/t05
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.017 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.264    55.282    PS/c/delay2/t06
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.406 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.149    55.554    PS/c/delay2/t07
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.678 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.658    56.337    PS/c/LB_out
    SLICE_X22Y58         LUT1 (Prop_lut1_I0_O)        0.124    56.461 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.674    57.135    MMRAM/ce/CE_Ack_in
    SLICE_X22Y58         LUT2 (Prop_lut2_I1_O)        0.124    57.259 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.740    57.999    MMRAM/ce/cf/Ack_in
    SLICE_X19Y58         LUT4 (Prop_lut4_I3_O)        0.124    58.123 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    58.639    MMRAM/ce/cf/nand3_out
    SLICE_X18Y58         LUT3 (Prop_lut3_I2_O)        0.124    58.763 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    59.042    MMRAM/ce/cf/nand2_out
    SLICE_X18Y58         LUT2 (Prop_lut2_I1_O)        0.124    59.166 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.875    60.041    MMRAM/ce/cf/delay2/din
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.165 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    60.599    MMRAM/ce/cf/delay2/t00
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.723 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    61.397    MMRAM/ce/cf/delay2/t01
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.152    61.549 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.851    62.400    MMRAM/ce/cf/delay2/t02
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.354    62.754 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.941    63.695    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.332    64.027 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    64.313    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.437 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    64.598    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.722 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    65.188    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    65.312 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    65.992    MMRAM/ce/cf/delay2/t07
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.150    66.142 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.821    66.963    MMRAM/ce/cf/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.328    67.291 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.645    67.936    MMCAM/c/Ack_in
    SLICE_X17Y49         LUT4 (Prop_lut4_I3_O)        0.124    68.060 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    68.335    MMCAM/c/nand3_out
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.124    68.459 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    68.608    MMCAM/c/nand2_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    68.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.335    69.067    MMCAM/c/delay2/din
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.191 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    69.478    MMCAM/c/delay2/t00
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.602 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    69.763    MMCAM/c/delay2/t01
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.887 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.890    70.776    MMCAM/c/delay2/t02
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.124    70.900 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    71.575    MMCAM/c/delay2/t03
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.152    71.727 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.501    72.228    MMCAM/c/delay2/t04
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.326    72.554 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           1.237    73.791    MMCAM/c/delay2/t05
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    73.915 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.845    74.760    MMCAM/c/delay2/t06
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.884 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    75.317    MMCAM/c/delay2/t07
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    75.441 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    76.106    MMCAM/c/LB_out
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.230 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.814    77.044    M/cm/cj_b/Ack_in
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    77.168 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.426    77.594    M/cm/cj_b/delay3/din
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.718 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.286    78.004    M/cm/cj_b/delay3/t00
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    78.128 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.984    79.112    M/cm/cj_b/delay3/t01
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.236 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.466    79.702    M/cm/cj_b/delay3/t02
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.826 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.680    80.506    M/cm/cj_b/delay3/t03
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.150    80.656 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.845    81.502    M/cm/cj_b/delay3/t04
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.356    81.858 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.286    82.143    M/cm/cj_b/delay3/t05
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.341    82.484 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.934    83.418    M/cm/cj_b/delay3/t06
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.331    83.749 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.286    84.036    M/cm/cj_b/delay3/t07
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    84.160 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           1.044    85.204    M/cm/cj_b/LC_out
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124    85.328 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.674    86.001    M/cm/cj_b/nand3_out
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    86.125 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.498    86.624    M/cm/cj_b/nand2_out
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.124    86.748 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.595    87.343    M/cm/cj_b/delay2/din
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    87.467 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.853    88.320    M/cm/cj_b/delay2/t00
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    88.444 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    88.877    M/cm/cj_b/delay2/t01
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    89.001 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674    89.675    M/cm/cj_b/delay2/t02
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.152    89.827 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434    90.261    M/cm/cj_b/delay2/t03
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.321    90.582 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288    90.869    M/cm/cj_b/delay2/t04
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.328    91.197 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    91.871    M/cm/cj_b/delay2/t05
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.352    92.223 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.639    92.863    M/cm/cj_b/delay2/t06
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.358    93.221 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.848    94.068    M/cm/cj_b/delay2/t07
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.354    94.422 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    94.688    M/cm/cj_b/LB_out
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.332    95.020 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.679    95.699    M/cm/arb/ARB_Ack_out_b
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.823 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433    96.256    M/cm/arb/nand4_out
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124    96.380 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676    97.055    M/cm/arb/nand3_out
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124    97.179 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.797    97.977    M/cm/arb/nand6_out
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    98.101 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.325    98.426    M/cm/cj_a/G
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    98.550 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.879    99.428    M/cm/cj_a/nand3_out
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.124    99.552 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.645   100.197    M/cm/cj_a/nand4_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124   100.321 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.456   100.777    M/cm/cj_a/nand5_out
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.150   100.927 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.108   102.035    M/cm/cp_a
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.326   102.361 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.221   103.582    M/AEB
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124   103.706 r  M/PACKET_OUT[31]_INST_0/O
                         net (fo=101, routed)         8.530   112.235    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[12]
    SLICE_X23Y41         LUT6 (Prop_lut6_I2_O)        0.124   112.359 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5/O
                         net (fo=1, routed)           0.000   112.359    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.760 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   112.760    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.917 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.702   113.619    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y37         LUT4 (Prop_lut4_I0_O)        0.329   113.948 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.118   115.066    MMCAM/oam/FIRE[14]
    SLICE_X21Y34         LUT4 (Prop_lut4_I3_O)        0.124   115.190 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.665   115.855    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I4_O)        0.124   115.979 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.563   116.542    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124   116.666 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.751   117.418    MMCAM/oam/FIRE_OR
    SLICE_X27Y34         LUT6 (Prop_lut6_I3_O)        0.124   117.542 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.984   118.525    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.124   118.649 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.525   119.175    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.124   119.299 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.339   120.638    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X23Y34         LUT5 (Prop_lut5_I4_O)        0.152   120.790 r  MMCAM/oam/EN[18]_INST_0/O
                         net (fo=77, routed)          4.897   125.687    MMCAM/entry_fd_loop[18].ef/EN
    SLICE_X11Y11         LUT3 (Prop_lut3_I1_O)        0.326   126.013 r  MMCAM/entry_fd_loop[18].ef/ENTRY[1]_C_i_1/O
                         net (fo=1, routed)           0.000   126.013    MMCAM/entry_fd_loop[18].ef/ENTRY[1]_C_i_1_n_0
    SLICE_X11Y11         FDCE                                         r  MMCAM/entry_fd_loop[18].ef/ENTRY_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]/F2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.788ns  (logic 26.032ns (20.695%)  route 99.756ns (79.305%))
  Logic Levels:           153  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=16 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        1.262     2.258    c/MR
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.150     2.408 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.297     2.705    c/not1_out
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.355     3.060 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656     3.716    c/nand2_out
    SLICE_X40Y38         LUT2 (Prop_lut2_I1_O)        0.124     3.840 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.659    c/delay2/din
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.783 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665     5.448    c/delay2/t00
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.152     5.600 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848     6.447    c/delay2/t01
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.354     6.801 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.267     7.068    c/delay2/t02
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.328     7.396 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674     8.070    c/delay2/t03
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.352     8.422 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.155     9.577    c/delay2/t04
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.332     9.909 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    10.574    c/delay2/t05
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    10.726 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.037    11.763    c/delay2/t06
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.354    12.117 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    12.383    c/delay2/t07
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    12.711 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.669    13.381    c/LB_out
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.327    13.708 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.648    14.356    B/cb/CB_Ack_in_b
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.124    14.480 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.778    15.258    B/cb/cf/Ack_in
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.382 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.531    15.913    B/cb/cf/nand3_out
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.124    16.037 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.323    B/cb/cf/nand2_out
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.447 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.433    16.880    B/cb/cf/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.117    16.997 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.639    17.636    B/cb/cf/delay2/t00
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.331    17.967 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    18.231    B/cb/cf/delay2/t01
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.355 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    18.504    B/cb/cf/delay2/t02
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.628 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    19.061    B/cb/cf/delay2/t03
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.185 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    20.061    B/cb/cf/delay2/t04
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.185 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    20.471    B/cb/cf/delay2/t05
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.595 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.756    B/cb/cf/delay2/t06
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.880 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    21.346    B/cb/cf/delay2/t07
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.470 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.812    22.282    B/cb/cf/LB_out
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    22.406 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.721    23.127    COPY/cx2/Ack_in
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.251 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.091    24.342    COPY/cx2/cf1/Ack_in
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124    24.466 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.577    25.042    COPY/cx2/cf1/nand3_out
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124    25.166 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.505    25.671    COPY/cx2/cf1/nand2_out
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.124    25.795 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.459    26.254    COPY/cx2/cf1/delay2/din
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.378 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    26.665    COPY/cx2/cf1/delay2/t00
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.789 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.844    27.633    COPY/cx2/cf1/delay2/t01
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.757 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.291    28.048    COPY/cx2/cf1/delay2/t02
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.172 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    28.331    COPY/cx2/cf1/delay2/t03
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.455 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    29.156    COPY/cx2/cf1/delay2/t04
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.280 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    29.544    COPY/cx2/cf1/delay2/t05
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.668 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    29.817    COPY/cx2/cf1/delay2/t06
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.941 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    30.374    COPY/cx2/cf1/delay2/t07
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    30.498 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.799    31.297    COPY/cx2/cf1/LB_out
    SLICE_X37Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.421 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.676    32.097    MA/c/Ack_in
    SLICE_X37Y54         LUT4 (Prop_lut4_I3_O)        0.124    32.221 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    32.737    MA/c/nand3_out
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124    32.861 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    33.140    MA/c/nand2_out
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    33.264 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.914    34.178    MA/c/delay2/din
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.302 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.520    34.822    MA/c/delay2/t00
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.946 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    35.233    MA/c/delay2/t01
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.357 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    35.518    MA/c/delay2/t02
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.642 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    36.107    MA/c/delay2/t03
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    36.231 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.303    36.535    MA/c/delay2/t04
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.659 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    36.819    MA/c/delay2/t05
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.943 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    37.409    MA/c/delay2/t06
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    37.533 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    38.213    MA/c/delay2/t07
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.150    38.363 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    39.217    MA/c/LB_out
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.328    39.545 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.493    40.038    FP/ce/CE_Ack_in
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124    40.162 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.625    40.787    FP/ce/cf/Ack_in
    SLICE_X32Y55         LUT4 (Prop_lut4_I3_O)        0.124    40.911 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.843    41.754    FP/ce/cf/nand3_out
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.124    41.878 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    42.048    FP/ce/cf/nand2_out
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    42.172 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    42.989    FP/ce/cf/delay2/din
    SLICE_X33Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.113 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.569    43.682    FP/ce/cf/delay2/t00
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    43.806 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    43.954    FP/ce/cf/delay2/t01
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.078 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    44.512    FP/ce/cf/delay2/t02
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.636 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    45.511    FP/ce/cf/delay2/t03
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    45.635 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    45.921    FP/ce/cf/delay2/t04
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.045 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    46.206    FP/ce/cf/delay2/t05
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.330 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    46.796    FP/ce/cf/delay2/t06
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.920 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    47.600    FP/ce/cf/delay2/t07
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.150    47.750 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.810    48.560    FP/ce/cf/LB_out
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.328    48.888 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.751    49.639    PS/c/Ack_in
    SLICE_X24Y58         LUT4 (Prop_lut4_I3_O)        0.124    49.763 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    50.049    PS/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.173 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    50.344    PS/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    50.468 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.734    51.202    PS/c/delay2/din
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.326 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    51.590    PS/c/delay2/t00
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.714 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    51.863    PS/c/delay2/t01
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.987 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    52.421    PS/c/delay2/t02
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    52.545 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    53.420    PS/c/delay2/t03
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.544 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    53.830    PS/c/delay2/t04
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.954 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.939    54.893    PS/c/delay2/t05
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.017 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.264    55.282    PS/c/delay2/t06
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.406 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.149    55.554    PS/c/delay2/t07
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.678 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.658    56.337    PS/c/LB_out
    SLICE_X22Y58         LUT1 (Prop_lut1_I0_O)        0.124    56.461 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.674    57.135    MMRAM/ce/CE_Ack_in
    SLICE_X22Y58         LUT2 (Prop_lut2_I1_O)        0.124    57.259 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.740    57.999    MMRAM/ce/cf/Ack_in
    SLICE_X19Y58         LUT4 (Prop_lut4_I3_O)        0.124    58.123 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    58.639    MMRAM/ce/cf/nand3_out
    SLICE_X18Y58         LUT3 (Prop_lut3_I2_O)        0.124    58.763 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    59.042    MMRAM/ce/cf/nand2_out
    SLICE_X18Y58         LUT2 (Prop_lut2_I1_O)        0.124    59.166 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.875    60.041    MMRAM/ce/cf/delay2/din
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.165 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    60.599    MMRAM/ce/cf/delay2/t00
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.723 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    61.397    MMRAM/ce/cf/delay2/t01
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.152    61.549 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.851    62.400    MMRAM/ce/cf/delay2/t02
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.354    62.754 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.941    63.695    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.332    64.027 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    64.313    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.437 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    64.598    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.722 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    65.188    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    65.312 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    65.992    MMRAM/ce/cf/delay2/t07
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.150    66.142 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.821    66.963    MMRAM/ce/cf/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.328    67.291 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.645    67.936    MMCAM/c/Ack_in
    SLICE_X17Y49         LUT4 (Prop_lut4_I3_O)        0.124    68.060 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    68.335    MMCAM/c/nand3_out
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.124    68.459 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    68.608    MMCAM/c/nand2_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    68.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.335    69.067    MMCAM/c/delay2/din
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.191 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    69.478    MMCAM/c/delay2/t00
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.602 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    69.763    MMCAM/c/delay2/t01
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.887 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.890    70.776    MMCAM/c/delay2/t02
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.124    70.900 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    71.575    MMCAM/c/delay2/t03
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.152    71.727 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.501    72.228    MMCAM/c/delay2/t04
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.326    72.554 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           1.237    73.791    MMCAM/c/delay2/t05
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    73.915 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.845    74.760    MMCAM/c/delay2/t06
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.884 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    75.317    MMCAM/c/delay2/t07
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    75.441 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    76.106    MMCAM/c/LB_out
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.230 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.814    77.044    M/cm/cj_b/Ack_in
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    77.168 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.426    77.594    M/cm/cj_b/delay3/din
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.718 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.286    78.004    M/cm/cj_b/delay3/t00
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    78.128 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.984    79.112    M/cm/cj_b/delay3/t01
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.236 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.466    79.702    M/cm/cj_b/delay3/t02
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.826 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.680    80.506    M/cm/cj_b/delay3/t03
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.150    80.656 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.845    81.502    M/cm/cj_b/delay3/t04
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.356    81.858 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.286    82.143    M/cm/cj_b/delay3/t05
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.341    82.484 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.934    83.418    M/cm/cj_b/delay3/t06
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.331    83.749 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.286    84.036    M/cm/cj_b/delay3/t07
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    84.160 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           1.044    85.204    M/cm/cj_b/LC_out
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124    85.328 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.674    86.001    M/cm/cj_b/nand3_out
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    86.125 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.498    86.624    M/cm/cj_b/nand2_out
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.124    86.748 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.595    87.343    M/cm/cj_b/delay2/din
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    87.467 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.853    88.320    M/cm/cj_b/delay2/t00
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    88.444 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    88.877    M/cm/cj_b/delay2/t01
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    89.001 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674    89.675    M/cm/cj_b/delay2/t02
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.152    89.827 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434    90.261    M/cm/cj_b/delay2/t03
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.321    90.582 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288    90.869    M/cm/cj_b/delay2/t04
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.328    91.197 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    91.871    M/cm/cj_b/delay2/t05
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.352    92.223 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.639    92.863    M/cm/cj_b/delay2/t06
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.358    93.221 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.848    94.068    M/cm/cj_b/delay2/t07
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.354    94.422 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    94.688    M/cm/cj_b/LB_out
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.332    95.020 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.679    95.699    M/cm/arb/ARB_Ack_out_b
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.823 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433    96.256    M/cm/arb/nand4_out
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124    96.380 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676    97.055    M/cm/arb/nand3_out
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124    97.179 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.797    97.977    M/cm/arb/nand6_out
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    98.101 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.325    98.426    M/cm/cj_a/G
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    98.550 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.879    99.428    M/cm/cj_a/nand3_out
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.124    99.552 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.645   100.197    M/cm/cj_a/nand4_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124   100.321 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.456   100.777    M/cm/cj_a/nand5_out
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.150   100.927 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.108   102.035    M/cm/cp_a
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.326   102.361 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.221   103.582    M/AEB
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124   103.706 r  M/PACKET_OUT[31]_INST_0/O
                         net (fo=101, routed)         8.530   112.235    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[12]
    SLICE_X23Y41         LUT6 (Prop_lut6_I2_O)        0.124   112.359 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5/O
                         net (fo=1, routed)           0.000   112.359    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.760 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   112.760    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.917 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.702   113.619    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y37         LUT4 (Prop_lut4_I0_O)        0.329   113.948 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.118   115.066    MMCAM/oam/FIRE[14]
    SLICE_X21Y34         LUT4 (Prop_lut4_I3_O)        0.124   115.190 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.665   115.855    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I4_O)        0.124   115.979 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.563   116.542    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124   116.666 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.751   117.418    MMCAM/oam/FIRE_OR
    SLICE_X27Y34         LUT6 (Prop_lut6_I3_O)        0.124   117.542 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.984   118.525    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.124   118.649 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.525   119.175    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.124   119.299 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.339   120.638    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X23Y34         LUT5 (Prop_lut5_I4_O)        0.152   120.790 r  MMCAM/oam/EN[18]_INST_0/O
                         net (fo=77, routed)          4.998   125.788    MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]/CE
    SLICE_X13Y16         FDPE                                         r  MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]/F2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.788ns  (logic 26.032ns (20.695%)  route 99.756ns (79.305%))
  Logic Levels:           153  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=16 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        1.262     2.258    c/MR
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.150     2.408 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.297     2.705    c/not1_out
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.355     3.060 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656     3.716    c/nand2_out
    SLICE_X40Y38         LUT2 (Prop_lut2_I1_O)        0.124     3.840 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.659    c/delay2/din
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.783 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665     5.448    c/delay2/t00
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.152     5.600 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848     6.447    c/delay2/t01
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.354     6.801 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.267     7.068    c/delay2/t02
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.328     7.396 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674     8.070    c/delay2/t03
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.352     8.422 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.155     9.577    c/delay2/t04
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.332     9.909 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    10.574    c/delay2/t05
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    10.726 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.037    11.763    c/delay2/t06
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.354    12.117 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    12.383    c/delay2/t07
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    12.711 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.669    13.381    c/LB_out
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.327    13.708 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.648    14.356    B/cb/CB_Ack_in_b
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.124    14.480 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.778    15.258    B/cb/cf/Ack_in
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.382 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.531    15.913    B/cb/cf/nand3_out
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.124    16.037 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.323    B/cb/cf/nand2_out
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.447 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.433    16.880    B/cb/cf/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.117    16.997 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.639    17.636    B/cb/cf/delay2/t00
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.331    17.967 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    18.231    B/cb/cf/delay2/t01
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.355 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    18.504    B/cb/cf/delay2/t02
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.628 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    19.061    B/cb/cf/delay2/t03
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.185 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    20.061    B/cb/cf/delay2/t04
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.185 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    20.471    B/cb/cf/delay2/t05
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.595 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.756    B/cb/cf/delay2/t06
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.880 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    21.346    B/cb/cf/delay2/t07
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.470 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.812    22.282    B/cb/cf/LB_out
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    22.406 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.721    23.127    COPY/cx2/Ack_in
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.251 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.091    24.342    COPY/cx2/cf1/Ack_in
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124    24.466 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.577    25.042    COPY/cx2/cf1/nand3_out
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124    25.166 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.505    25.671    COPY/cx2/cf1/nand2_out
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.124    25.795 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.459    26.254    COPY/cx2/cf1/delay2/din
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.378 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    26.665    COPY/cx2/cf1/delay2/t00
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.789 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.844    27.633    COPY/cx2/cf1/delay2/t01
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.757 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.291    28.048    COPY/cx2/cf1/delay2/t02
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.172 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    28.331    COPY/cx2/cf1/delay2/t03
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.455 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    29.156    COPY/cx2/cf1/delay2/t04
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.280 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    29.544    COPY/cx2/cf1/delay2/t05
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.668 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    29.817    COPY/cx2/cf1/delay2/t06
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.941 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    30.374    COPY/cx2/cf1/delay2/t07
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    30.498 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.799    31.297    COPY/cx2/cf1/LB_out
    SLICE_X37Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.421 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.676    32.097    MA/c/Ack_in
    SLICE_X37Y54         LUT4 (Prop_lut4_I3_O)        0.124    32.221 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    32.737    MA/c/nand3_out
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124    32.861 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    33.140    MA/c/nand2_out
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    33.264 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.914    34.178    MA/c/delay2/din
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.302 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.520    34.822    MA/c/delay2/t00
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.946 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    35.233    MA/c/delay2/t01
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.357 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    35.518    MA/c/delay2/t02
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.642 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    36.107    MA/c/delay2/t03
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    36.231 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.303    36.535    MA/c/delay2/t04
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.659 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    36.819    MA/c/delay2/t05
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.943 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    37.409    MA/c/delay2/t06
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    37.533 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    38.213    MA/c/delay2/t07
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.150    38.363 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    39.217    MA/c/LB_out
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.328    39.545 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.493    40.038    FP/ce/CE_Ack_in
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124    40.162 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.625    40.787    FP/ce/cf/Ack_in
    SLICE_X32Y55         LUT4 (Prop_lut4_I3_O)        0.124    40.911 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.843    41.754    FP/ce/cf/nand3_out
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.124    41.878 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    42.048    FP/ce/cf/nand2_out
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    42.172 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    42.989    FP/ce/cf/delay2/din
    SLICE_X33Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.113 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.569    43.682    FP/ce/cf/delay2/t00
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    43.806 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    43.954    FP/ce/cf/delay2/t01
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.078 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    44.512    FP/ce/cf/delay2/t02
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.636 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    45.511    FP/ce/cf/delay2/t03
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    45.635 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    45.921    FP/ce/cf/delay2/t04
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.045 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    46.206    FP/ce/cf/delay2/t05
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.330 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    46.796    FP/ce/cf/delay2/t06
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.920 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    47.600    FP/ce/cf/delay2/t07
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.150    47.750 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.810    48.560    FP/ce/cf/LB_out
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.328    48.888 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.751    49.639    PS/c/Ack_in
    SLICE_X24Y58         LUT4 (Prop_lut4_I3_O)        0.124    49.763 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    50.049    PS/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.173 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    50.344    PS/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    50.468 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.734    51.202    PS/c/delay2/din
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.326 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    51.590    PS/c/delay2/t00
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.714 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    51.863    PS/c/delay2/t01
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.987 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    52.421    PS/c/delay2/t02
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    52.545 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    53.420    PS/c/delay2/t03
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.544 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    53.830    PS/c/delay2/t04
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.954 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.939    54.893    PS/c/delay2/t05
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.017 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.264    55.282    PS/c/delay2/t06
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.406 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.149    55.554    PS/c/delay2/t07
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.678 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.658    56.337    PS/c/LB_out
    SLICE_X22Y58         LUT1 (Prop_lut1_I0_O)        0.124    56.461 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.674    57.135    MMRAM/ce/CE_Ack_in
    SLICE_X22Y58         LUT2 (Prop_lut2_I1_O)        0.124    57.259 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.740    57.999    MMRAM/ce/cf/Ack_in
    SLICE_X19Y58         LUT4 (Prop_lut4_I3_O)        0.124    58.123 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    58.639    MMRAM/ce/cf/nand3_out
    SLICE_X18Y58         LUT3 (Prop_lut3_I2_O)        0.124    58.763 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    59.042    MMRAM/ce/cf/nand2_out
    SLICE_X18Y58         LUT2 (Prop_lut2_I1_O)        0.124    59.166 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.875    60.041    MMRAM/ce/cf/delay2/din
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.165 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    60.599    MMRAM/ce/cf/delay2/t00
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.723 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    61.397    MMRAM/ce/cf/delay2/t01
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.152    61.549 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.851    62.400    MMRAM/ce/cf/delay2/t02
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.354    62.754 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.941    63.695    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.332    64.027 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    64.313    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.437 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    64.598    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.722 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    65.188    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    65.312 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    65.992    MMRAM/ce/cf/delay2/t07
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.150    66.142 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.821    66.963    MMRAM/ce/cf/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.328    67.291 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.645    67.936    MMCAM/c/Ack_in
    SLICE_X17Y49         LUT4 (Prop_lut4_I3_O)        0.124    68.060 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    68.335    MMCAM/c/nand3_out
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.124    68.459 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    68.608    MMCAM/c/nand2_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    68.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.335    69.067    MMCAM/c/delay2/din
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.191 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    69.478    MMCAM/c/delay2/t00
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.602 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    69.763    MMCAM/c/delay2/t01
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.887 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.890    70.776    MMCAM/c/delay2/t02
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.124    70.900 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    71.575    MMCAM/c/delay2/t03
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.152    71.727 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.501    72.228    MMCAM/c/delay2/t04
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.326    72.554 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           1.237    73.791    MMCAM/c/delay2/t05
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    73.915 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.845    74.760    MMCAM/c/delay2/t06
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.884 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    75.317    MMCAM/c/delay2/t07
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    75.441 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    76.106    MMCAM/c/LB_out
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.230 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.814    77.044    M/cm/cj_b/Ack_in
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    77.168 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.426    77.594    M/cm/cj_b/delay3/din
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.718 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.286    78.004    M/cm/cj_b/delay3/t00
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    78.128 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.984    79.112    M/cm/cj_b/delay3/t01
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.236 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.466    79.702    M/cm/cj_b/delay3/t02
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.826 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.680    80.506    M/cm/cj_b/delay3/t03
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.150    80.656 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.845    81.502    M/cm/cj_b/delay3/t04
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.356    81.858 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.286    82.143    M/cm/cj_b/delay3/t05
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.341    82.484 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.934    83.418    M/cm/cj_b/delay3/t06
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.331    83.749 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.286    84.036    M/cm/cj_b/delay3/t07
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    84.160 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           1.044    85.204    M/cm/cj_b/LC_out
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124    85.328 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.674    86.001    M/cm/cj_b/nand3_out
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    86.125 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.498    86.624    M/cm/cj_b/nand2_out
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.124    86.748 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.595    87.343    M/cm/cj_b/delay2/din
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    87.467 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.853    88.320    M/cm/cj_b/delay2/t00
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    88.444 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    88.877    M/cm/cj_b/delay2/t01
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    89.001 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674    89.675    M/cm/cj_b/delay2/t02
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.152    89.827 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434    90.261    M/cm/cj_b/delay2/t03
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.321    90.582 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288    90.869    M/cm/cj_b/delay2/t04
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.328    91.197 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    91.871    M/cm/cj_b/delay2/t05
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.352    92.223 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.639    92.863    M/cm/cj_b/delay2/t06
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.358    93.221 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.848    94.068    M/cm/cj_b/delay2/t07
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.354    94.422 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    94.688    M/cm/cj_b/LB_out
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.332    95.020 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.679    95.699    M/cm/arb/ARB_Ack_out_b
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.823 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433    96.256    M/cm/arb/nand4_out
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124    96.380 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676    97.055    M/cm/arb/nand3_out
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124    97.179 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.797    97.977    M/cm/arb/nand6_out
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    98.101 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.325    98.426    M/cm/cj_a/G
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    98.550 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.879    99.428    M/cm/cj_a/nand3_out
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.124    99.552 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.645   100.197    M/cm/cj_a/nand4_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124   100.321 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.456   100.777    M/cm/cj_a/nand5_out
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.150   100.927 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.108   102.035    M/cm/cp_a
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.326   102.361 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.221   103.582    M/AEB
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124   103.706 r  M/PACKET_OUT[31]_INST_0/O
                         net (fo=101, routed)         8.530   112.235    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[12]
    SLICE_X23Y41         LUT6 (Prop_lut6_I2_O)        0.124   112.359 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5/O
                         net (fo=1, routed)           0.000   112.359    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.760 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   112.760    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.917 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.702   113.619    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y37         LUT4 (Prop_lut4_I0_O)        0.329   113.948 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.118   115.066    MMCAM/oam/FIRE[14]
    SLICE_X21Y34         LUT4 (Prop_lut4_I3_O)        0.124   115.190 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.665   115.855    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I4_O)        0.124   115.979 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.563   116.542    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124   116.666 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.751   117.418    MMCAM/oam/FIRE_OR
    SLICE_X27Y34         LUT6 (Prop_lut6_I3_O)        0.124   117.542 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.984   118.525    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.124   118.649 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.525   119.175    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.124   119.299 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.339   120.638    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X23Y34         LUT5 (Prop_lut5_I4_O)        0.152   120.790 r  MMCAM/oam/EN[18]_INST_0/O
                         net (fo=77, routed)          4.998   125.788    MMCAM/entry_fd_loop[18].ef/EN
    SLICE_X13Y16         FDPE                                         r  MMCAM/entry_fd_loop[18].ef/ENTRY_reg[6]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.579ns  (logic 26.356ns (20.988%)  route 99.223ns (79.012%))
  Logic Levels:           154  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        1.262     2.258    c/MR
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.150     2.408 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.297     2.705    c/not1_out
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.355     3.060 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656     3.716    c/nand2_out
    SLICE_X40Y38         LUT2 (Prop_lut2_I1_O)        0.124     3.840 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.659    c/delay2/din
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.783 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665     5.448    c/delay2/t00
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.152     5.600 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848     6.447    c/delay2/t01
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.354     6.801 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.267     7.068    c/delay2/t02
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.328     7.396 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674     8.070    c/delay2/t03
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.352     8.422 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.155     9.577    c/delay2/t04
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.332     9.909 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    10.574    c/delay2/t05
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    10.726 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.037    11.763    c/delay2/t06
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.354    12.117 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    12.383    c/delay2/t07
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    12.711 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.669    13.381    c/LB_out
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.327    13.708 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.648    14.356    B/cb/CB_Ack_in_b
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.124    14.480 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.778    15.258    B/cb/cf/Ack_in
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.382 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.531    15.913    B/cb/cf/nand3_out
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.124    16.037 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.323    B/cb/cf/nand2_out
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.447 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.433    16.880    B/cb/cf/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.117    16.997 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.639    17.636    B/cb/cf/delay2/t00
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.331    17.967 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    18.231    B/cb/cf/delay2/t01
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.355 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    18.504    B/cb/cf/delay2/t02
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.628 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    19.061    B/cb/cf/delay2/t03
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.185 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    20.061    B/cb/cf/delay2/t04
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.185 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    20.471    B/cb/cf/delay2/t05
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.595 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.756    B/cb/cf/delay2/t06
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.880 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    21.346    B/cb/cf/delay2/t07
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.470 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.812    22.282    B/cb/cf/LB_out
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    22.406 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.721    23.127    COPY/cx2/Ack_in
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.251 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.091    24.342    COPY/cx2/cf1/Ack_in
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124    24.466 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.577    25.042    COPY/cx2/cf1/nand3_out
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124    25.166 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.505    25.671    COPY/cx2/cf1/nand2_out
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.124    25.795 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.459    26.254    COPY/cx2/cf1/delay2/din
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.378 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    26.665    COPY/cx2/cf1/delay2/t00
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.789 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.844    27.633    COPY/cx2/cf1/delay2/t01
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.757 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.291    28.048    COPY/cx2/cf1/delay2/t02
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.172 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    28.331    COPY/cx2/cf1/delay2/t03
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.455 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    29.156    COPY/cx2/cf1/delay2/t04
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.280 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    29.544    COPY/cx2/cf1/delay2/t05
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.668 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    29.817    COPY/cx2/cf1/delay2/t06
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.941 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    30.374    COPY/cx2/cf1/delay2/t07
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    30.498 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.799    31.297    COPY/cx2/cf1/LB_out
    SLICE_X37Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.421 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.676    32.097    MA/c/Ack_in
    SLICE_X37Y54         LUT4 (Prop_lut4_I3_O)        0.124    32.221 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    32.737    MA/c/nand3_out
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124    32.861 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    33.140    MA/c/nand2_out
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    33.264 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.914    34.178    MA/c/delay2/din
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.302 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.520    34.822    MA/c/delay2/t00
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.946 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    35.233    MA/c/delay2/t01
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.357 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    35.518    MA/c/delay2/t02
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.642 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    36.107    MA/c/delay2/t03
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    36.231 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.303    36.535    MA/c/delay2/t04
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.659 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    36.819    MA/c/delay2/t05
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.943 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    37.409    MA/c/delay2/t06
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    37.533 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    38.213    MA/c/delay2/t07
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.150    38.363 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    39.217    MA/c/LB_out
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.328    39.545 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.493    40.038    FP/ce/CE_Ack_in
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124    40.162 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.625    40.787    FP/ce/cf/Ack_in
    SLICE_X32Y55         LUT4 (Prop_lut4_I3_O)        0.124    40.911 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.843    41.754    FP/ce/cf/nand3_out
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.124    41.878 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    42.048    FP/ce/cf/nand2_out
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    42.172 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    42.989    FP/ce/cf/delay2/din
    SLICE_X33Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.113 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.569    43.682    FP/ce/cf/delay2/t00
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    43.806 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    43.954    FP/ce/cf/delay2/t01
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.078 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    44.512    FP/ce/cf/delay2/t02
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.636 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    45.511    FP/ce/cf/delay2/t03
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    45.635 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    45.921    FP/ce/cf/delay2/t04
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.045 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    46.206    FP/ce/cf/delay2/t05
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.330 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    46.796    FP/ce/cf/delay2/t06
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.920 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    47.600    FP/ce/cf/delay2/t07
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.150    47.750 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.810    48.560    FP/ce/cf/LB_out
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.328    48.888 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.751    49.639    PS/c/Ack_in
    SLICE_X24Y58         LUT4 (Prop_lut4_I3_O)        0.124    49.763 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    50.049    PS/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.173 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    50.344    PS/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    50.468 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.734    51.202    PS/c/delay2/din
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.326 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    51.590    PS/c/delay2/t00
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.714 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    51.863    PS/c/delay2/t01
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.987 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    52.421    PS/c/delay2/t02
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    52.545 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    53.420    PS/c/delay2/t03
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.544 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    53.830    PS/c/delay2/t04
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.954 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.939    54.893    PS/c/delay2/t05
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.017 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.264    55.282    PS/c/delay2/t06
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.406 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.149    55.554    PS/c/delay2/t07
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.678 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.658    56.337    PS/c/LB_out
    SLICE_X22Y58         LUT1 (Prop_lut1_I0_O)        0.124    56.461 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.674    57.135    MMRAM/ce/CE_Ack_in
    SLICE_X22Y58         LUT2 (Prop_lut2_I1_O)        0.124    57.259 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.740    57.999    MMRAM/ce/cf/Ack_in
    SLICE_X19Y58         LUT4 (Prop_lut4_I3_O)        0.124    58.123 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    58.639    MMRAM/ce/cf/nand3_out
    SLICE_X18Y58         LUT3 (Prop_lut3_I2_O)        0.124    58.763 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    59.042    MMRAM/ce/cf/nand2_out
    SLICE_X18Y58         LUT2 (Prop_lut2_I1_O)        0.124    59.166 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.875    60.041    MMRAM/ce/cf/delay2/din
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.165 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    60.599    MMRAM/ce/cf/delay2/t00
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.723 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    61.397    MMRAM/ce/cf/delay2/t01
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.152    61.549 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.851    62.400    MMRAM/ce/cf/delay2/t02
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.354    62.754 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.941    63.695    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.332    64.027 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    64.313    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.437 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    64.598    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.722 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    65.188    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    65.312 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    65.992    MMRAM/ce/cf/delay2/t07
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.150    66.142 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.821    66.963    MMRAM/ce/cf/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.328    67.291 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.645    67.936    MMCAM/c/Ack_in
    SLICE_X17Y49         LUT4 (Prop_lut4_I3_O)        0.124    68.060 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    68.335    MMCAM/c/nand3_out
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.124    68.459 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    68.608    MMCAM/c/nand2_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    68.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.335    69.067    MMCAM/c/delay2/din
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.191 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    69.478    MMCAM/c/delay2/t00
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.602 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    69.763    MMCAM/c/delay2/t01
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.887 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.890    70.776    MMCAM/c/delay2/t02
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.124    70.900 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    71.575    MMCAM/c/delay2/t03
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.152    71.727 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.501    72.228    MMCAM/c/delay2/t04
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.326    72.554 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           1.237    73.791    MMCAM/c/delay2/t05
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    73.915 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.845    74.760    MMCAM/c/delay2/t06
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.884 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    75.317    MMCAM/c/delay2/t07
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    75.441 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    76.106    MMCAM/c/LB_out
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.230 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.814    77.044    M/cm/cj_b/Ack_in
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    77.168 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.426    77.594    M/cm/cj_b/delay3/din
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.718 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.286    78.004    M/cm/cj_b/delay3/t00
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    78.128 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.984    79.112    M/cm/cj_b/delay3/t01
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.236 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.466    79.702    M/cm/cj_b/delay3/t02
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.826 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.680    80.506    M/cm/cj_b/delay3/t03
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.150    80.656 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.845    81.502    M/cm/cj_b/delay3/t04
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.356    81.858 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.286    82.143    M/cm/cj_b/delay3/t05
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.341    82.484 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.934    83.418    M/cm/cj_b/delay3/t06
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.331    83.749 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.286    84.036    M/cm/cj_b/delay3/t07
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    84.160 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           1.044    85.204    M/cm/cj_b/LC_out
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124    85.328 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.674    86.001    M/cm/cj_b/nand3_out
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    86.125 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.498    86.624    M/cm/cj_b/nand2_out
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.124    86.748 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.595    87.343    M/cm/cj_b/delay2/din
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    87.467 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.853    88.320    M/cm/cj_b/delay2/t00
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    88.444 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    88.877    M/cm/cj_b/delay2/t01
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    89.001 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674    89.675    M/cm/cj_b/delay2/t02
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.152    89.827 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434    90.261    M/cm/cj_b/delay2/t03
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.321    90.582 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288    90.869    M/cm/cj_b/delay2/t04
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.328    91.197 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    91.871    M/cm/cj_b/delay2/t05
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.352    92.223 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.639    92.863    M/cm/cj_b/delay2/t06
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.358    93.221 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.848    94.068    M/cm/cj_b/delay2/t07
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.354    94.422 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    94.688    M/cm/cj_b/LB_out
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.332    95.020 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.679    95.699    M/cm/arb/ARB_Ack_out_b
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.823 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433    96.256    M/cm/arb/nand4_out
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124    96.380 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676    97.055    M/cm/arb/nand3_out
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124    97.179 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.797    97.977    M/cm/arb/nand6_out
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    98.101 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.325    98.426    M/cm/cj_a/G
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    98.550 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.879    99.428    M/cm/cj_a/nand3_out
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.124    99.552 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.645   100.197    M/cm/cj_a/nand4_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124   100.321 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.456   100.777    M/cm/cj_a/nand5_out
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.150   100.927 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.108   102.035    M/cm/cp_a
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.326   102.361 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.221   103.582    M/AEB
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124   103.706 r  M/PACKET_OUT[31]_INST_0/O
                         net (fo=101, routed)         8.530   112.235    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[12]
    SLICE_X23Y41         LUT6 (Prop_lut6_I2_O)        0.124   112.359 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5/O
                         net (fo=1, routed)           0.000   112.359    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.760 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   112.760    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.917 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.702   113.619    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y37         LUT4 (Prop_lut4_I0_O)        0.329   113.948 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.118   115.066    MMCAM/oam/FIRE[14]
    SLICE_X21Y34         LUT4 (Prop_lut4_I3_O)        0.124   115.190 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.665   115.855    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I4_O)        0.124   115.979 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.563   116.542    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124   116.666 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.751   117.418    MMCAM/oam/FIRE_OR
    SLICE_X27Y34         LUT6 (Prop_lut6_I3_O)        0.124   117.542 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.984   118.525    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.124   118.649 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.525   119.175    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.124   119.299 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           0.914   120.213    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X22Y36         LUT5 (Prop_lut5_I4_O)        0.150   120.363 r  MMCAM/oam/EN[15]_INST_0/O
                         net (fo=77, routed)          4.890   125.253    MMCAM/entry_fd_loop[15].ef/EN
    SLICE_X10Y55         LUT3 (Prop_lut3_I1_O)        0.326   125.579 r  MMCAM/entry_fd_loop[15].ef/ENTRY[9]_C_i_1/O
                         net (fo=1, routed)           0.000   125.579    MMCAM/entry_fd_loop[15].ef/ENTRY[9]_C_i_1_n_0
    SLICE_X10Y55         FDCE                                         r  MMCAM/entry_fd_loop[15].ef/ENTRY_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]/F2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.505ns  (logic 26.032ns (20.742%)  route 99.473ns (79.258%))
  Logic Levels:           153  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=16 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        1.262     2.258    c/MR
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.150     2.408 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.297     2.705    c/not1_out
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.355     3.060 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656     3.716    c/nand2_out
    SLICE_X40Y38         LUT2 (Prop_lut2_I1_O)        0.124     3.840 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.659    c/delay2/din
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.783 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665     5.448    c/delay2/t00
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.152     5.600 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848     6.447    c/delay2/t01
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.354     6.801 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.267     7.068    c/delay2/t02
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.328     7.396 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674     8.070    c/delay2/t03
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.352     8.422 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.155     9.577    c/delay2/t04
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.332     9.909 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    10.574    c/delay2/t05
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    10.726 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.037    11.763    c/delay2/t06
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.354    12.117 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    12.383    c/delay2/t07
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    12.711 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.669    13.381    c/LB_out
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.327    13.708 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.648    14.356    B/cb/CB_Ack_in_b
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.124    14.480 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.778    15.258    B/cb/cf/Ack_in
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.382 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.531    15.913    B/cb/cf/nand3_out
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.124    16.037 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.323    B/cb/cf/nand2_out
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.447 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.433    16.880    B/cb/cf/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.117    16.997 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.639    17.636    B/cb/cf/delay2/t00
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.331    17.967 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    18.231    B/cb/cf/delay2/t01
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.355 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    18.504    B/cb/cf/delay2/t02
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.628 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    19.061    B/cb/cf/delay2/t03
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.185 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    20.061    B/cb/cf/delay2/t04
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.185 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    20.471    B/cb/cf/delay2/t05
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.595 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.756    B/cb/cf/delay2/t06
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.880 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    21.346    B/cb/cf/delay2/t07
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.470 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.812    22.282    B/cb/cf/LB_out
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    22.406 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.721    23.127    COPY/cx2/Ack_in
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.251 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.091    24.342    COPY/cx2/cf1/Ack_in
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124    24.466 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.577    25.042    COPY/cx2/cf1/nand3_out
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124    25.166 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.505    25.671    COPY/cx2/cf1/nand2_out
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.124    25.795 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.459    26.254    COPY/cx2/cf1/delay2/din
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.378 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    26.665    COPY/cx2/cf1/delay2/t00
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.789 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.844    27.633    COPY/cx2/cf1/delay2/t01
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.757 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.291    28.048    COPY/cx2/cf1/delay2/t02
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.172 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    28.331    COPY/cx2/cf1/delay2/t03
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.455 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    29.156    COPY/cx2/cf1/delay2/t04
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.280 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    29.544    COPY/cx2/cf1/delay2/t05
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.668 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    29.817    COPY/cx2/cf1/delay2/t06
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.941 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    30.374    COPY/cx2/cf1/delay2/t07
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    30.498 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.799    31.297    COPY/cx2/cf1/LB_out
    SLICE_X37Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.421 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.676    32.097    MA/c/Ack_in
    SLICE_X37Y54         LUT4 (Prop_lut4_I3_O)        0.124    32.221 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    32.737    MA/c/nand3_out
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124    32.861 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    33.140    MA/c/nand2_out
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    33.264 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.914    34.178    MA/c/delay2/din
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.302 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.520    34.822    MA/c/delay2/t00
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.946 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    35.233    MA/c/delay2/t01
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.357 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    35.518    MA/c/delay2/t02
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.642 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    36.107    MA/c/delay2/t03
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    36.231 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.303    36.535    MA/c/delay2/t04
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.659 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    36.819    MA/c/delay2/t05
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.943 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    37.409    MA/c/delay2/t06
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    37.533 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    38.213    MA/c/delay2/t07
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.150    38.363 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    39.217    MA/c/LB_out
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.328    39.545 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.493    40.038    FP/ce/CE_Ack_in
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124    40.162 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.625    40.787    FP/ce/cf/Ack_in
    SLICE_X32Y55         LUT4 (Prop_lut4_I3_O)        0.124    40.911 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.843    41.754    FP/ce/cf/nand3_out
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.124    41.878 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    42.048    FP/ce/cf/nand2_out
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    42.172 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    42.989    FP/ce/cf/delay2/din
    SLICE_X33Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.113 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.569    43.682    FP/ce/cf/delay2/t00
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    43.806 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    43.954    FP/ce/cf/delay2/t01
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.078 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    44.512    FP/ce/cf/delay2/t02
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.636 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    45.511    FP/ce/cf/delay2/t03
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    45.635 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    45.921    FP/ce/cf/delay2/t04
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.045 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    46.206    FP/ce/cf/delay2/t05
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.330 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    46.796    FP/ce/cf/delay2/t06
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.920 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    47.600    FP/ce/cf/delay2/t07
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.150    47.750 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.810    48.560    FP/ce/cf/LB_out
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.328    48.888 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.751    49.639    PS/c/Ack_in
    SLICE_X24Y58         LUT4 (Prop_lut4_I3_O)        0.124    49.763 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    50.049    PS/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.173 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    50.344    PS/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    50.468 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.734    51.202    PS/c/delay2/din
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.326 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    51.590    PS/c/delay2/t00
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.714 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    51.863    PS/c/delay2/t01
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.987 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    52.421    PS/c/delay2/t02
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    52.545 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    53.420    PS/c/delay2/t03
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.544 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    53.830    PS/c/delay2/t04
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.954 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.939    54.893    PS/c/delay2/t05
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.017 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.264    55.282    PS/c/delay2/t06
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.406 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.149    55.554    PS/c/delay2/t07
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.678 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.658    56.337    PS/c/LB_out
    SLICE_X22Y58         LUT1 (Prop_lut1_I0_O)        0.124    56.461 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.674    57.135    MMRAM/ce/CE_Ack_in
    SLICE_X22Y58         LUT2 (Prop_lut2_I1_O)        0.124    57.259 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.740    57.999    MMRAM/ce/cf/Ack_in
    SLICE_X19Y58         LUT4 (Prop_lut4_I3_O)        0.124    58.123 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    58.639    MMRAM/ce/cf/nand3_out
    SLICE_X18Y58         LUT3 (Prop_lut3_I2_O)        0.124    58.763 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    59.042    MMRAM/ce/cf/nand2_out
    SLICE_X18Y58         LUT2 (Prop_lut2_I1_O)        0.124    59.166 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.875    60.041    MMRAM/ce/cf/delay2/din
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.165 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    60.599    MMRAM/ce/cf/delay2/t00
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.723 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    61.397    MMRAM/ce/cf/delay2/t01
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.152    61.549 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.851    62.400    MMRAM/ce/cf/delay2/t02
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.354    62.754 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.941    63.695    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.332    64.027 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    64.313    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.437 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    64.598    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.722 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    65.188    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    65.312 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    65.992    MMRAM/ce/cf/delay2/t07
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.150    66.142 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.821    66.963    MMRAM/ce/cf/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.328    67.291 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.645    67.936    MMCAM/c/Ack_in
    SLICE_X17Y49         LUT4 (Prop_lut4_I3_O)        0.124    68.060 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    68.335    MMCAM/c/nand3_out
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.124    68.459 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    68.608    MMCAM/c/nand2_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    68.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.335    69.067    MMCAM/c/delay2/din
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.191 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    69.478    MMCAM/c/delay2/t00
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.602 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    69.763    MMCAM/c/delay2/t01
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.887 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.890    70.776    MMCAM/c/delay2/t02
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.124    70.900 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    71.575    MMCAM/c/delay2/t03
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.152    71.727 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.501    72.228    MMCAM/c/delay2/t04
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.326    72.554 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           1.237    73.791    MMCAM/c/delay2/t05
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    73.915 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.845    74.760    MMCAM/c/delay2/t06
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.884 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    75.317    MMCAM/c/delay2/t07
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    75.441 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    76.106    MMCAM/c/LB_out
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.230 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.814    77.044    M/cm/cj_b/Ack_in
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    77.168 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.426    77.594    M/cm/cj_b/delay3/din
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.718 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.286    78.004    M/cm/cj_b/delay3/t00
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    78.128 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.984    79.112    M/cm/cj_b/delay3/t01
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.236 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.466    79.702    M/cm/cj_b/delay3/t02
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.826 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.680    80.506    M/cm/cj_b/delay3/t03
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.150    80.656 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.845    81.502    M/cm/cj_b/delay3/t04
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.356    81.858 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.286    82.143    M/cm/cj_b/delay3/t05
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.341    82.484 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.934    83.418    M/cm/cj_b/delay3/t06
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.331    83.749 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.286    84.036    M/cm/cj_b/delay3/t07
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    84.160 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           1.044    85.204    M/cm/cj_b/LC_out
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124    85.328 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.674    86.001    M/cm/cj_b/nand3_out
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    86.125 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.498    86.624    M/cm/cj_b/nand2_out
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.124    86.748 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.595    87.343    M/cm/cj_b/delay2/din
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    87.467 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.853    88.320    M/cm/cj_b/delay2/t00
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    88.444 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    88.877    M/cm/cj_b/delay2/t01
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    89.001 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674    89.675    M/cm/cj_b/delay2/t02
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.152    89.827 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434    90.261    M/cm/cj_b/delay2/t03
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.321    90.582 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288    90.869    M/cm/cj_b/delay2/t04
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.328    91.197 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    91.871    M/cm/cj_b/delay2/t05
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.352    92.223 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.639    92.863    M/cm/cj_b/delay2/t06
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.358    93.221 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.848    94.068    M/cm/cj_b/delay2/t07
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.354    94.422 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    94.688    M/cm/cj_b/LB_out
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.332    95.020 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.679    95.699    M/cm/arb/ARB_Ack_out_b
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.823 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433    96.256    M/cm/arb/nand4_out
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124    96.380 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676    97.055    M/cm/arb/nand3_out
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124    97.179 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.797    97.977    M/cm/arb/nand6_out
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    98.101 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.325    98.426    M/cm/cj_a/G
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    98.550 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.879    99.428    M/cm/cj_a/nand3_out
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.124    99.552 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.645   100.197    M/cm/cj_a/nand4_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124   100.321 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.456   100.777    M/cm/cj_a/nand5_out
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.150   100.927 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.108   102.035    M/cm/cp_a
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.326   102.361 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.221   103.582    M/AEB
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124   103.706 r  M/PACKET_OUT[31]_INST_0/O
                         net (fo=101, routed)         8.530   112.235    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[12]
    SLICE_X23Y41         LUT6 (Prop_lut6_I2_O)        0.124   112.359 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5/O
                         net (fo=1, routed)           0.000   112.359    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.760 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   112.760    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.917 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.702   113.619    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y37         LUT4 (Prop_lut4_I0_O)        0.329   113.948 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.118   115.066    MMCAM/oam/FIRE[14]
    SLICE_X21Y34         LUT4 (Prop_lut4_I3_O)        0.124   115.190 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.665   115.855    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I4_O)        0.124   115.979 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.563   116.542    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124   116.666 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.751   117.418    MMCAM/oam/FIRE_OR
    SLICE_X27Y34         LUT6 (Prop_lut6_I3_O)        0.124   117.542 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.984   118.525    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.124   118.649 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.525   119.175    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.124   119.299 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.339   120.638    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X23Y34         LUT5 (Prop_lut5_I4_O)        0.152   120.790 r  MMCAM/oam/EN[18]_INST_0/O
                         net (fo=77, routed)          4.715   125.505    MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]/CE
    SLICE_X10Y14         FDPE                                         r  MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]/F2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.505ns  (logic 26.032ns (20.742%)  route 99.473ns (79.258%))
  Logic Levels:           153  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=16 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        1.262     2.258    c/MR
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.150     2.408 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.297     2.705    c/not1_out
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.355     3.060 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656     3.716    c/nand2_out
    SLICE_X40Y38         LUT2 (Prop_lut2_I1_O)        0.124     3.840 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.659    c/delay2/din
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.783 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665     5.448    c/delay2/t00
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.152     5.600 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848     6.447    c/delay2/t01
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.354     6.801 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.267     7.068    c/delay2/t02
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.328     7.396 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674     8.070    c/delay2/t03
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.352     8.422 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.155     9.577    c/delay2/t04
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.332     9.909 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    10.574    c/delay2/t05
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    10.726 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.037    11.763    c/delay2/t06
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.354    12.117 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    12.383    c/delay2/t07
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    12.711 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.669    13.381    c/LB_out
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.327    13.708 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.648    14.356    B/cb/CB_Ack_in_b
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.124    14.480 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.778    15.258    B/cb/cf/Ack_in
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.382 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.531    15.913    B/cb/cf/nand3_out
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.124    16.037 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.323    B/cb/cf/nand2_out
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.447 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.433    16.880    B/cb/cf/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.117    16.997 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.639    17.636    B/cb/cf/delay2/t00
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.331    17.967 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    18.231    B/cb/cf/delay2/t01
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.355 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    18.504    B/cb/cf/delay2/t02
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.628 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    19.061    B/cb/cf/delay2/t03
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.185 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    20.061    B/cb/cf/delay2/t04
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.185 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    20.471    B/cb/cf/delay2/t05
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.595 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.756    B/cb/cf/delay2/t06
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.880 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    21.346    B/cb/cf/delay2/t07
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.470 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.812    22.282    B/cb/cf/LB_out
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    22.406 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.721    23.127    COPY/cx2/Ack_in
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.251 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.091    24.342    COPY/cx2/cf1/Ack_in
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124    24.466 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.577    25.042    COPY/cx2/cf1/nand3_out
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124    25.166 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.505    25.671    COPY/cx2/cf1/nand2_out
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.124    25.795 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.459    26.254    COPY/cx2/cf1/delay2/din
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.378 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    26.665    COPY/cx2/cf1/delay2/t00
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.789 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.844    27.633    COPY/cx2/cf1/delay2/t01
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.757 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.291    28.048    COPY/cx2/cf1/delay2/t02
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.172 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    28.331    COPY/cx2/cf1/delay2/t03
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.455 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    29.156    COPY/cx2/cf1/delay2/t04
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.280 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    29.544    COPY/cx2/cf1/delay2/t05
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.668 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    29.817    COPY/cx2/cf1/delay2/t06
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.941 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    30.374    COPY/cx2/cf1/delay2/t07
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    30.498 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.799    31.297    COPY/cx2/cf1/LB_out
    SLICE_X37Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.421 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.676    32.097    MA/c/Ack_in
    SLICE_X37Y54         LUT4 (Prop_lut4_I3_O)        0.124    32.221 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    32.737    MA/c/nand3_out
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124    32.861 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    33.140    MA/c/nand2_out
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    33.264 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.914    34.178    MA/c/delay2/din
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.302 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.520    34.822    MA/c/delay2/t00
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.946 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    35.233    MA/c/delay2/t01
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.357 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    35.518    MA/c/delay2/t02
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.642 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    36.107    MA/c/delay2/t03
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    36.231 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.303    36.535    MA/c/delay2/t04
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.659 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    36.819    MA/c/delay2/t05
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.943 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    37.409    MA/c/delay2/t06
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    37.533 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    38.213    MA/c/delay2/t07
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.150    38.363 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    39.217    MA/c/LB_out
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.328    39.545 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.493    40.038    FP/ce/CE_Ack_in
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124    40.162 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.625    40.787    FP/ce/cf/Ack_in
    SLICE_X32Y55         LUT4 (Prop_lut4_I3_O)        0.124    40.911 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.843    41.754    FP/ce/cf/nand3_out
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.124    41.878 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    42.048    FP/ce/cf/nand2_out
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    42.172 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    42.989    FP/ce/cf/delay2/din
    SLICE_X33Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.113 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.569    43.682    FP/ce/cf/delay2/t00
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    43.806 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    43.954    FP/ce/cf/delay2/t01
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.078 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    44.512    FP/ce/cf/delay2/t02
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.636 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    45.511    FP/ce/cf/delay2/t03
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    45.635 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    45.921    FP/ce/cf/delay2/t04
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.045 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    46.206    FP/ce/cf/delay2/t05
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.330 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    46.796    FP/ce/cf/delay2/t06
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.920 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    47.600    FP/ce/cf/delay2/t07
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.150    47.750 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.810    48.560    FP/ce/cf/LB_out
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.328    48.888 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.751    49.639    PS/c/Ack_in
    SLICE_X24Y58         LUT4 (Prop_lut4_I3_O)        0.124    49.763 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    50.049    PS/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.173 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    50.344    PS/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    50.468 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.734    51.202    PS/c/delay2/din
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.326 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    51.590    PS/c/delay2/t00
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.714 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    51.863    PS/c/delay2/t01
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.987 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    52.421    PS/c/delay2/t02
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    52.545 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    53.420    PS/c/delay2/t03
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.544 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    53.830    PS/c/delay2/t04
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.954 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.939    54.893    PS/c/delay2/t05
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.017 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.264    55.282    PS/c/delay2/t06
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.406 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.149    55.554    PS/c/delay2/t07
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.678 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.658    56.337    PS/c/LB_out
    SLICE_X22Y58         LUT1 (Prop_lut1_I0_O)        0.124    56.461 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.674    57.135    MMRAM/ce/CE_Ack_in
    SLICE_X22Y58         LUT2 (Prop_lut2_I1_O)        0.124    57.259 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.740    57.999    MMRAM/ce/cf/Ack_in
    SLICE_X19Y58         LUT4 (Prop_lut4_I3_O)        0.124    58.123 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    58.639    MMRAM/ce/cf/nand3_out
    SLICE_X18Y58         LUT3 (Prop_lut3_I2_O)        0.124    58.763 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    59.042    MMRAM/ce/cf/nand2_out
    SLICE_X18Y58         LUT2 (Prop_lut2_I1_O)        0.124    59.166 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.875    60.041    MMRAM/ce/cf/delay2/din
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.165 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    60.599    MMRAM/ce/cf/delay2/t00
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.723 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    61.397    MMRAM/ce/cf/delay2/t01
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.152    61.549 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.851    62.400    MMRAM/ce/cf/delay2/t02
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.354    62.754 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.941    63.695    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.332    64.027 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    64.313    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.437 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    64.598    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.722 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    65.188    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    65.312 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    65.992    MMRAM/ce/cf/delay2/t07
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.150    66.142 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.821    66.963    MMRAM/ce/cf/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.328    67.291 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.645    67.936    MMCAM/c/Ack_in
    SLICE_X17Y49         LUT4 (Prop_lut4_I3_O)        0.124    68.060 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    68.335    MMCAM/c/nand3_out
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.124    68.459 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    68.608    MMCAM/c/nand2_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    68.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.335    69.067    MMCAM/c/delay2/din
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.191 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    69.478    MMCAM/c/delay2/t00
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.602 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    69.763    MMCAM/c/delay2/t01
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.887 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.890    70.776    MMCAM/c/delay2/t02
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.124    70.900 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    71.575    MMCAM/c/delay2/t03
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.152    71.727 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.501    72.228    MMCAM/c/delay2/t04
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.326    72.554 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           1.237    73.791    MMCAM/c/delay2/t05
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    73.915 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.845    74.760    MMCAM/c/delay2/t06
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.884 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    75.317    MMCAM/c/delay2/t07
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    75.441 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    76.106    MMCAM/c/LB_out
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.230 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.814    77.044    M/cm/cj_b/Ack_in
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    77.168 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.426    77.594    M/cm/cj_b/delay3/din
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.718 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.286    78.004    M/cm/cj_b/delay3/t00
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    78.128 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.984    79.112    M/cm/cj_b/delay3/t01
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.236 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.466    79.702    M/cm/cj_b/delay3/t02
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.826 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.680    80.506    M/cm/cj_b/delay3/t03
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.150    80.656 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.845    81.502    M/cm/cj_b/delay3/t04
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.356    81.858 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.286    82.143    M/cm/cj_b/delay3/t05
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.341    82.484 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.934    83.418    M/cm/cj_b/delay3/t06
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.331    83.749 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.286    84.036    M/cm/cj_b/delay3/t07
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    84.160 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           1.044    85.204    M/cm/cj_b/LC_out
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124    85.328 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.674    86.001    M/cm/cj_b/nand3_out
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    86.125 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.498    86.624    M/cm/cj_b/nand2_out
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.124    86.748 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.595    87.343    M/cm/cj_b/delay2/din
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    87.467 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.853    88.320    M/cm/cj_b/delay2/t00
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    88.444 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    88.877    M/cm/cj_b/delay2/t01
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    89.001 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674    89.675    M/cm/cj_b/delay2/t02
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.152    89.827 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434    90.261    M/cm/cj_b/delay2/t03
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.321    90.582 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288    90.869    M/cm/cj_b/delay2/t04
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.328    91.197 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    91.871    M/cm/cj_b/delay2/t05
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.352    92.223 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.639    92.863    M/cm/cj_b/delay2/t06
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.358    93.221 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.848    94.068    M/cm/cj_b/delay2/t07
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.354    94.422 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    94.688    M/cm/cj_b/LB_out
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.332    95.020 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.679    95.699    M/cm/arb/ARB_Ack_out_b
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.823 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433    96.256    M/cm/arb/nand4_out
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124    96.380 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676    97.055    M/cm/arb/nand3_out
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124    97.179 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.797    97.977    M/cm/arb/nand6_out
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    98.101 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.325    98.426    M/cm/cj_a/G
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    98.550 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.879    99.428    M/cm/cj_a/nand3_out
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.124    99.552 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.645   100.197    M/cm/cj_a/nand4_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124   100.321 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.456   100.777    M/cm/cj_a/nand5_out
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.150   100.927 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.108   102.035    M/cm/cp_a
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.326   102.361 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.221   103.582    M/AEB
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124   103.706 r  M/PACKET_OUT[31]_INST_0/O
                         net (fo=101, routed)         8.530   112.235    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[12]
    SLICE_X23Y41         LUT6 (Prop_lut6_I2_O)        0.124   112.359 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5/O
                         net (fo=1, routed)           0.000   112.359    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.760 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   112.760    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.917 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.702   113.619    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y37         LUT4 (Prop_lut4_I0_O)        0.329   113.948 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.118   115.066    MMCAM/oam/FIRE[14]
    SLICE_X21Y34         LUT4 (Prop_lut4_I3_O)        0.124   115.190 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.665   115.855    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I4_O)        0.124   115.979 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.563   116.542    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124   116.666 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.751   117.418    MMCAM/oam/FIRE_OR
    SLICE_X27Y34         LUT6 (Prop_lut6_I3_O)        0.124   117.542 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.984   118.525    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.124   118.649 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.525   119.175    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.124   119.299 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.339   120.638    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X23Y34         LUT5 (Prop_lut5_I4_O)        0.152   120.790 r  MMCAM/oam/EN[18]_INST_0/O
                         net (fo=77, routed)          4.715   125.505    MMCAM/entry_fd_loop[18].ef/EN
    SLICE_X10Y14         FDPE                                         r  MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.412ns  (logic 26.362ns (21.021%)  route 99.050ns (78.979%))
  Logic Levels:           154  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=18 LUT4=9 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        1.262     2.258    c/MR
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.150     2.408 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.297     2.705    c/not1_out
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.355     3.060 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656     3.716    c/nand2_out
    SLICE_X40Y38         LUT2 (Prop_lut2_I1_O)        0.124     3.840 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.659    c/delay2/din
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.783 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665     5.448    c/delay2/t00
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.152     5.600 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848     6.447    c/delay2/t01
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.354     6.801 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.267     7.068    c/delay2/t02
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.328     7.396 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674     8.070    c/delay2/t03
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.352     8.422 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.155     9.577    c/delay2/t04
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.332     9.909 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    10.574    c/delay2/t05
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    10.726 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.037    11.763    c/delay2/t06
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.354    12.117 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    12.383    c/delay2/t07
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    12.711 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.669    13.381    c/LB_out
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.327    13.708 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.648    14.356    B/cb/CB_Ack_in_b
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.124    14.480 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.778    15.258    B/cb/cf/Ack_in
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.382 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.531    15.913    B/cb/cf/nand3_out
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.124    16.037 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.323    B/cb/cf/nand2_out
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.447 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.433    16.880    B/cb/cf/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.117    16.997 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.639    17.636    B/cb/cf/delay2/t00
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.331    17.967 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    18.231    B/cb/cf/delay2/t01
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.355 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    18.504    B/cb/cf/delay2/t02
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.628 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    19.061    B/cb/cf/delay2/t03
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.185 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    20.061    B/cb/cf/delay2/t04
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.185 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    20.471    B/cb/cf/delay2/t05
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.595 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.756    B/cb/cf/delay2/t06
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.880 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    21.346    B/cb/cf/delay2/t07
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.470 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.812    22.282    B/cb/cf/LB_out
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    22.406 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.721    23.127    COPY/cx2/Ack_in
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.251 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.091    24.342    COPY/cx2/cf1/Ack_in
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124    24.466 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.577    25.042    COPY/cx2/cf1/nand3_out
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124    25.166 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.505    25.671    COPY/cx2/cf1/nand2_out
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.124    25.795 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.459    26.254    COPY/cx2/cf1/delay2/din
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.378 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    26.665    COPY/cx2/cf1/delay2/t00
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.789 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.844    27.633    COPY/cx2/cf1/delay2/t01
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.757 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.291    28.048    COPY/cx2/cf1/delay2/t02
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.172 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    28.331    COPY/cx2/cf1/delay2/t03
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.455 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    29.156    COPY/cx2/cf1/delay2/t04
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.280 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    29.544    COPY/cx2/cf1/delay2/t05
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.668 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    29.817    COPY/cx2/cf1/delay2/t06
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.941 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    30.374    COPY/cx2/cf1/delay2/t07
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    30.498 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.799    31.297    COPY/cx2/cf1/LB_out
    SLICE_X37Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.421 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.676    32.097    MA/c/Ack_in
    SLICE_X37Y54         LUT4 (Prop_lut4_I3_O)        0.124    32.221 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    32.737    MA/c/nand3_out
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124    32.861 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    33.140    MA/c/nand2_out
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    33.264 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.914    34.178    MA/c/delay2/din
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.302 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.520    34.822    MA/c/delay2/t00
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.946 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    35.233    MA/c/delay2/t01
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.357 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    35.518    MA/c/delay2/t02
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.642 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    36.107    MA/c/delay2/t03
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    36.231 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.303    36.535    MA/c/delay2/t04
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.659 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    36.819    MA/c/delay2/t05
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.943 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    37.409    MA/c/delay2/t06
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    37.533 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    38.213    MA/c/delay2/t07
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.150    38.363 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    39.217    MA/c/LB_out
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.328    39.545 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.493    40.038    FP/ce/CE_Ack_in
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124    40.162 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.625    40.787    FP/ce/cf/Ack_in
    SLICE_X32Y55         LUT4 (Prop_lut4_I3_O)        0.124    40.911 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.843    41.754    FP/ce/cf/nand3_out
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.124    41.878 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    42.048    FP/ce/cf/nand2_out
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    42.172 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    42.989    FP/ce/cf/delay2/din
    SLICE_X33Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.113 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.569    43.682    FP/ce/cf/delay2/t00
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    43.806 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    43.954    FP/ce/cf/delay2/t01
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.078 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    44.512    FP/ce/cf/delay2/t02
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.636 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    45.511    FP/ce/cf/delay2/t03
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    45.635 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    45.921    FP/ce/cf/delay2/t04
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.045 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    46.206    FP/ce/cf/delay2/t05
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.330 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    46.796    FP/ce/cf/delay2/t06
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.920 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    47.600    FP/ce/cf/delay2/t07
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.150    47.750 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.810    48.560    FP/ce/cf/LB_out
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.328    48.888 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.751    49.639    PS/c/Ack_in
    SLICE_X24Y58         LUT4 (Prop_lut4_I3_O)        0.124    49.763 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    50.049    PS/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.173 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    50.344    PS/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    50.468 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.734    51.202    PS/c/delay2/din
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.326 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    51.590    PS/c/delay2/t00
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.714 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    51.863    PS/c/delay2/t01
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.987 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    52.421    PS/c/delay2/t02
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    52.545 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    53.420    PS/c/delay2/t03
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.544 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    53.830    PS/c/delay2/t04
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.954 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.939    54.893    PS/c/delay2/t05
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.017 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.264    55.282    PS/c/delay2/t06
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.406 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.149    55.554    PS/c/delay2/t07
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.678 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.658    56.337    PS/c/LB_out
    SLICE_X22Y58         LUT1 (Prop_lut1_I0_O)        0.124    56.461 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.674    57.135    MMRAM/ce/CE_Ack_in
    SLICE_X22Y58         LUT2 (Prop_lut2_I1_O)        0.124    57.259 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.740    57.999    MMRAM/ce/cf/Ack_in
    SLICE_X19Y58         LUT4 (Prop_lut4_I3_O)        0.124    58.123 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    58.639    MMRAM/ce/cf/nand3_out
    SLICE_X18Y58         LUT3 (Prop_lut3_I2_O)        0.124    58.763 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    59.042    MMRAM/ce/cf/nand2_out
    SLICE_X18Y58         LUT2 (Prop_lut2_I1_O)        0.124    59.166 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.875    60.041    MMRAM/ce/cf/delay2/din
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.165 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    60.599    MMRAM/ce/cf/delay2/t00
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.723 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    61.397    MMRAM/ce/cf/delay2/t01
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.152    61.549 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.851    62.400    MMRAM/ce/cf/delay2/t02
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.354    62.754 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.941    63.695    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.332    64.027 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    64.313    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.437 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    64.598    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.722 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    65.188    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    65.312 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    65.992    MMRAM/ce/cf/delay2/t07
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.150    66.142 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.821    66.963    MMRAM/ce/cf/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.328    67.291 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.645    67.936    MMCAM/c/Ack_in
    SLICE_X17Y49         LUT4 (Prop_lut4_I3_O)        0.124    68.060 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    68.335    MMCAM/c/nand3_out
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.124    68.459 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    68.608    MMCAM/c/nand2_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    68.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.335    69.067    MMCAM/c/delay2/din
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.191 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    69.478    MMCAM/c/delay2/t00
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.602 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    69.763    MMCAM/c/delay2/t01
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.887 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.890    70.776    MMCAM/c/delay2/t02
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.124    70.900 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    71.575    MMCAM/c/delay2/t03
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.152    71.727 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.501    72.228    MMCAM/c/delay2/t04
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.326    72.554 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           1.237    73.791    MMCAM/c/delay2/t05
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    73.915 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.845    74.760    MMCAM/c/delay2/t06
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.884 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    75.317    MMCAM/c/delay2/t07
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    75.441 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    76.106    MMCAM/c/LB_out
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.230 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.814    77.044    M/cm/cj_b/Ack_in
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    77.168 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.426    77.594    M/cm/cj_b/delay3/din
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.718 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.286    78.004    M/cm/cj_b/delay3/t00
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    78.128 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.984    79.112    M/cm/cj_b/delay3/t01
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.236 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.466    79.702    M/cm/cj_b/delay3/t02
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.826 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.680    80.506    M/cm/cj_b/delay3/t03
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.150    80.656 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.845    81.502    M/cm/cj_b/delay3/t04
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.356    81.858 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.286    82.143    M/cm/cj_b/delay3/t05
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.341    82.484 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.934    83.418    M/cm/cj_b/delay3/t06
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.331    83.749 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.286    84.036    M/cm/cj_b/delay3/t07
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    84.160 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           1.044    85.204    M/cm/cj_b/LC_out
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124    85.328 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.674    86.001    M/cm/cj_b/nand3_out
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    86.125 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.498    86.624    M/cm/cj_b/nand2_out
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.124    86.748 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.595    87.343    M/cm/cj_b/delay2/din
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    87.467 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.853    88.320    M/cm/cj_b/delay2/t00
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    88.444 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    88.877    M/cm/cj_b/delay2/t01
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    89.001 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674    89.675    M/cm/cj_b/delay2/t02
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.152    89.827 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434    90.261    M/cm/cj_b/delay2/t03
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.321    90.582 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288    90.869    M/cm/cj_b/delay2/t04
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.328    91.197 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    91.871    M/cm/cj_b/delay2/t05
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.352    92.223 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.639    92.863    M/cm/cj_b/delay2/t06
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.358    93.221 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.848    94.068    M/cm/cj_b/delay2/t07
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.354    94.422 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    94.688    M/cm/cj_b/LB_out
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.332    95.020 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.679    95.699    M/cm/arb/ARB_Ack_out_b
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.823 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433    96.256    M/cm/arb/nand4_out
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124    96.380 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676    97.055    M/cm/arb/nand3_out
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124    97.179 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.797    97.977    M/cm/arb/nand6_out
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    98.101 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.325    98.426    M/cm/cj_a/G
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    98.550 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.879    99.428    M/cm/cj_a/nand3_out
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.124    99.552 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.645   100.197    M/cm/cj_a/nand4_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124   100.321 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.456   100.777    M/cm/cj_a/nand5_out
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.150   100.927 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.108   102.035    M/cm/cp_a
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.326   102.361 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.221   103.582    M/AEB
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124   103.706 r  M/PACKET_OUT[31]_INST_0/O
                         net (fo=101, routed)         8.530   112.235    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[12]
    SLICE_X23Y41         LUT6 (Prop_lut6_I2_O)        0.124   112.359 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5/O
                         net (fo=1, routed)           0.000   112.359    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.760 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   112.760    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.917 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.702   113.619    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y37         LUT4 (Prop_lut4_I0_O)        0.329   113.948 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.118   115.066    MMCAM/oam/FIRE[14]
    SLICE_X21Y34         LUT4 (Prop_lut4_I3_O)        0.124   115.190 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.665   115.855    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I4_O)        0.124   115.979 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.563   116.542    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124   116.666 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.751   117.418    MMCAM/oam/FIRE_OR
    SLICE_X27Y34         LUT6 (Prop_lut6_I3_O)        0.124   117.542 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.984   118.525    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.124   118.649 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.525   119.175    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.124   119.299 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.045   120.344    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X22Y38         LUT3 (Prop_lut3_I2_O)        0.150   120.494 r  MMCAM/oam/EN[13]_INST_0/O
                         net (fo=77, routed)          4.586   125.080    MMCAM/entry_fd_loop[13].ef/EN
    SLICE_X12Y58         LUT3 (Prop_lut3_I1_O)        0.332   125.412 r  MMCAM/entry_fd_loop[13].ef/ENTRY[3]_C_i_1/O
                         net (fo=1, routed)           0.000   125.412    MMCAM/entry_fd_loop[13].ef/ENTRY[3]_C_i_1_n_0
    SLICE_X12Y58         FDCE                                         r  MMCAM/entry_fd_loop[13].ef/ENTRY_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.410ns  (logic 26.358ns (21.018%)  route 99.052ns (78.982%))
  Logic Levels:           154  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        1.262     2.258    c/MR
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.150     2.408 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.297     2.705    c/not1_out
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.355     3.060 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656     3.716    c/nand2_out
    SLICE_X40Y38         LUT2 (Prop_lut2_I1_O)        0.124     3.840 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.659    c/delay2/din
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.783 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665     5.448    c/delay2/t00
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.152     5.600 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848     6.447    c/delay2/t01
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.354     6.801 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.267     7.068    c/delay2/t02
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.328     7.396 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674     8.070    c/delay2/t03
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.352     8.422 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.155     9.577    c/delay2/t04
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.332     9.909 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    10.574    c/delay2/t05
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    10.726 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.037    11.763    c/delay2/t06
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.354    12.117 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    12.383    c/delay2/t07
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    12.711 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.669    13.381    c/LB_out
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.327    13.708 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.648    14.356    B/cb/CB_Ack_in_b
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.124    14.480 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.778    15.258    B/cb/cf/Ack_in
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.382 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.531    15.913    B/cb/cf/nand3_out
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.124    16.037 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.323    B/cb/cf/nand2_out
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.447 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.433    16.880    B/cb/cf/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.117    16.997 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.639    17.636    B/cb/cf/delay2/t00
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.331    17.967 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    18.231    B/cb/cf/delay2/t01
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.355 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    18.504    B/cb/cf/delay2/t02
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.628 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    19.061    B/cb/cf/delay2/t03
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.185 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    20.061    B/cb/cf/delay2/t04
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.185 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    20.471    B/cb/cf/delay2/t05
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.595 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.756    B/cb/cf/delay2/t06
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.880 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    21.346    B/cb/cf/delay2/t07
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.470 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.812    22.282    B/cb/cf/LB_out
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    22.406 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.721    23.127    COPY/cx2/Ack_in
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.251 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.091    24.342    COPY/cx2/cf1/Ack_in
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124    24.466 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.577    25.042    COPY/cx2/cf1/nand3_out
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124    25.166 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.505    25.671    COPY/cx2/cf1/nand2_out
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.124    25.795 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.459    26.254    COPY/cx2/cf1/delay2/din
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.378 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    26.665    COPY/cx2/cf1/delay2/t00
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.789 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.844    27.633    COPY/cx2/cf1/delay2/t01
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.757 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.291    28.048    COPY/cx2/cf1/delay2/t02
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.172 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    28.331    COPY/cx2/cf1/delay2/t03
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.455 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    29.156    COPY/cx2/cf1/delay2/t04
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.280 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    29.544    COPY/cx2/cf1/delay2/t05
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.668 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    29.817    COPY/cx2/cf1/delay2/t06
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.941 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    30.374    COPY/cx2/cf1/delay2/t07
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    30.498 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.799    31.297    COPY/cx2/cf1/LB_out
    SLICE_X37Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.421 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.676    32.097    MA/c/Ack_in
    SLICE_X37Y54         LUT4 (Prop_lut4_I3_O)        0.124    32.221 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    32.737    MA/c/nand3_out
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124    32.861 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    33.140    MA/c/nand2_out
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    33.264 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.914    34.178    MA/c/delay2/din
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.302 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.520    34.822    MA/c/delay2/t00
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.946 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    35.233    MA/c/delay2/t01
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.357 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    35.518    MA/c/delay2/t02
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.642 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    36.107    MA/c/delay2/t03
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    36.231 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.303    36.535    MA/c/delay2/t04
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.659 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    36.819    MA/c/delay2/t05
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.943 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    37.409    MA/c/delay2/t06
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    37.533 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    38.213    MA/c/delay2/t07
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.150    38.363 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    39.217    MA/c/LB_out
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.328    39.545 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.493    40.038    FP/ce/CE_Ack_in
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124    40.162 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.625    40.787    FP/ce/cf/Ack_in
    SLICE_X32Y55         LUT4 (Prop_lut4_I3_O)        0.124    40.911 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.843    41.754    FP/ce/cf/nand3_out
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.124    41.878 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    42.048    FP/ce/cf/nand2_out
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    42.172 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    42.989    FP/ce/cf/delay2/din
    SLICE_X33Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.113 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.569    43.682    FP/ce/cf/delay2/t00
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    43.806 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    43.954    FP/ce/cf/delay2/t01
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.078 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    44.512    FP/ce/cf/delay2/t02
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.636 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    45.511    FP/ce/cf/delay2/t03
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    45.635 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    45.921    FP/ce/cf/delay2/t04
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.045 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    46.206    FP/ce/cf/delay2/t05
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.330 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    46.796    FP/ce/cf/delay2/t06
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.920 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    47.600    FP/ce/cf/delay2/t07
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.150    47.750 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.810    48.560    FP/ce/cf/LB_out
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.328    48.888 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.751    49.639    PS/c/Ack_in
    SLICE_X24Y58         LUT4 (Prop_lut4_I3_O)        0.124    49.763 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    50.049    PS/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.173 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    50.344    PS/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    50.468 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.734    51.202    PS/c/delay2/din
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.326 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    51.590    PS/c/delay2/t00
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.714 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    51.863    PS/c/delay2/t01
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.987 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    52.421    PS/c/delay2/t02
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    52.545 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    53.420    PS/c/delay2/t03
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.544 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    53.830    PS/c/delay2/t04
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.954 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.939    54.893    PS/c/delay2/t05
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.017 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.264    55.282    PS/c/delay2/t06
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.406 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.149    55.554    PS/c/delay2/t07
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.678 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.658    56.337    PS/c/LB_out
    SLICE_X22Y58         LUT1 (Prop_lut1_I0_O)        0.124    56.461 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.674    57.135    MMRAM/ce/CE_Ack_in
    SLICE_X22Y58         LUT2 (Prop_lut2_I1_O)        0.124    57.259 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.740    57.999    MMRAM/ce/cf/Ack_in
    SLICE_X19Y58         LUT4 (Prop_lut4_I3_O)        0.124    58.123 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    58.639    MMRAM/ce/cf/nand3_out
    SLICE_X18Y58         LUT3 (Prop_lut3_I2_O)        0.124    58.763 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    59.042    MMRAM/ce/cf/nand2_out
    SLICE_X18Y58         LUT2 (Prop_lut2_I1_O)        0.124    59.166 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.875    60.041    MMRAM/ce/cf/delay2/din
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.165 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    60.599    MMRAM/ce/cf/delay2/t00
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.723 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    61.397    MMRAM/ce/cf/delay2/t01
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.152    61.549 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.851    62.400    MMRAM/ce/cf/delay2/t02
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.354    62.754 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.941    63.695    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.332    64.027 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    64.313    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.437 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    64.598    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.722 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    65.188    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    65.312 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    65.992    MMRAM/ce/cf/delay2/t07
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.150    66.142 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.821    66.963    MMRAM/ce/cf/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.328    67.291 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.645    67.936    MMCAM/c/Ack_in
    SLICE_X17Y49         LUT4 (Prop_lut4_I3_O)        0.124    68.060 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    68.335    MMCAM/c/nand3_out
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.124    68.459 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    68.608    MMCAM/c/nand2_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    68.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.335    69.067    MMCAM/c/delay2/din
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.191 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    69.478    MMCAM/c/delay2/t00
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.602 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    69.763    MMCAM/c/delay2/t01
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.887 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.890    70.776    MMCAM/c/delay2/t02
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.124    70.900 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    71.575    MMCAM/c/delay2/t03
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.152    71.727 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.501    72.228    MMCAM/c/delay2/t04
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.326    72.554 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           1.237    73.791    MMCAM/c/delay2/t05
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    73.915 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.845    74.760    MMCAM/c/delay2/t06
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.884 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    75.317    MMCAM/c/delay2/t07
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    75.441 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    76.106    MMCAM/c/LB_out
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.230 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.814    77.044    M/cm/cj_b/Ack_in
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    77.168 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.426    77.594    M/cm/cj_b/delay3/din
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.718 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.286    78.004    M/cm/cj_b/delay3/t00
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    78.128 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.984    79.112    M/cm/cj_b/delay3/t01
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.236 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.466    79.702    M/cm/cj_b/delay3/t02
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.826 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.680    80.506    M/cm/cj_b/delay3/t03
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.150    80.656 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.845    81.502    M/cm/cj_b/delay3/t04
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.356    81.858 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.286    82.143    M/cm/cj_b/delay3/t05
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.341    82.484 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.934    83.418    M/cm/cj_b/delay3/t06
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.331    83.749 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.286    84.036    M/cm/cj_b/delay3/t07
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    84.160 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           1.044    85.204    M/cm/cj_b/LC_out
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124    85.328 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.674    86.001    M/cm/cj_b/nand3_out
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    86.125 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.498    86.624    M/cm/cj_b/nand2_out
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.124    86.748 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.595    87.343    M/cm/cj_b/delay2/din
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    87.467 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.853    88.320    M/cm/cj_b/delay2/t00
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    88.444 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    88.877    M/cm/cj_b/delay2/t01
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    89.001 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674    89.675    M/cm/cj_b/delay2/t02
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.152    89.827 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434    90.261    M/cm/cj_b/delay2/t03
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.321    90.582 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288    90.869    M/cm/cj_b/delay2/t04
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.328    91.197 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    91.871    M/cm/cj_b/delay2/t05
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.352    92.223 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.639    92.863    M/cm/cj_b/delay2/t06
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.358    93.221 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.848    94.068    M/cm/cj_b/delay2/t07
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.354    94.422 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    94.688    M/cm/cj_b/LB_out
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.332    95.020 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.679    95.699    M/cm/arb/ARB_Ack_out_b
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.823 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433    96.256    M/cm/arb/nand4_out
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124    96.380 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676    97.055    M/cm/arb/nand3_out
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124    97.179 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.797    97.977    M/cm/arb/nand6_out
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    98.101 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.325    98.426    M/cm/cj_a/G
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    98.550 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.879    99.428    M/cm/cj_a/nand3_out
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.124    99.552 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.645   100.197    M/cm/cj_a/nand4_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124   100.321 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.456   100.777    M/cm/cj_a/nand5_out
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.150   100.927 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.108   102.035    M/cm/cp_a
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.326   102.361 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.221   103.582    M/AEB
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124   103.706 r  M/PACKET_OUT[31]_INST_0/O
                         net (fo=101, routed)         8.530   112.235    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[12]
    SLICE_X23Y41         LUT6 (Prop_lut6_I2_O)        0.124   112.359 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5/O
                         net (fo=1, routed)           0.000   112.359    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.760 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   112.760    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.917 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.702   113.619    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y37         LUT4 (Prop_lut4_I0_O)        0.329   113.948 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.118   115.066    MMCAM/oam/FIRE[14]
    SLICE_X21Y34         LUT4 (Prop_lut4_I3_O)        0.124   115.190 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.665   115.855    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I4_O)        0.124   115.979 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.563   116.542    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124   116.666 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.751   117.418    MMCAM/oam/FIRE_OR
    SLICE_X27Y34         LUT6 (Prop_lut6_I3_O)        0.124   117.542 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.984   118.525    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.124   118.649 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.525   119.175    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.124   119.299 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.339   120.638    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X23Y34         LUT5 (Prop_lut5_I4_O)        0.152   120.790 r  MMCAM/oam/EN[18]_INST_0/O
                         net (fo=77, routed)          4.295   125.085    MMCAM/entry_fd_loop[18].ef/EN
    SLICE_X16Y6          LUT3 (Prop_lut3_I1_O)        0.326   125.411 r  MMCAM/entry_fd_loop[18].ef/ENTRY[9]_C_i_1/O
                         net (fo=1, routed)           0.000   125.411    MMCAM/entry_fd_loop[18].ef/ENTRY[9]_C_i_1_n_0
    SLICE_X16Y6          FDCE                                         r  MMCAM/entry_fd_loop[18].ef/ENTRY_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.410ns  (logic 26.358ns (21.018%)  route 99.051ns (78.982%))
  Logic Levels:           154  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=17 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        1.262     2.258    c/MR
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.150     2.408 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.297     2.705    c/not1_out
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.355     3.060 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656     3.716    c/nand2_out
    SLICE_X40Y38         LUT2 (Prop_lut2_I1_O)        0.124     3.840 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.659    c/delay2/din
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.783 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665     5.448    c/delay2/t00
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.152     5.600 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848     6.447    c/delay2/t01
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.354     6.801 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.267     7.068    c/delay2/t02
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.328     7.396 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674     8.070    c/delay2/t03
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.352     8.422 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.155     9.577    c/delay2/t04
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.332     9.909 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    10.574    c/delay2/t05
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    10.726 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.037    11.763    c/delay2/t06
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.354    12.117 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    12.383    c/delay2/t07
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    12.711 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.669    13.381    c/LB_out
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.327    13.708 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.648    14.356    B/cb/CB_Ack_in_b
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.124    14.480 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.778    15.258    B/cb/cf/Ack_in
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.382 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.531    15.913    B/cb/cf/nand3_out
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.124    16.037 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.323    B/cb/cf/nand2_out
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.447 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.433    16.880    B/cb/cf/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.117    16.997 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.639    17.636    B/cb/cf/delay2/t00
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.331    17.967 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    18.231    B/cb/cf/delay2/t01
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.355 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    18.504    B/cb/cf/delay2/t02
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.628 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    19.061    B/cb/cf/delay2/t03
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.185 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    20.061    B/cb/cf/delay2/t04
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.185 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    20.471    B/cb/cf/delay2/t05
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.595 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.756    B/cb/cf/delay2/t06
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.880 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    21.346    B/cb/cf/delay2/t07
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.470 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.812    22.282    B/cb/cf/LB_out
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    22.406 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.721    23.127    COPY/cx2/Ack_in
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.251 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.091    24.342    COPY/cx2/cf1/Ack_in
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124    24.466 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.577    25.042    COPY/cx2/cf1/nand3_out
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124    25.166 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.505    25.671    COPY/cx2/cf1/nand2_out
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.124    25.795 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.459    26.254    COPY/cx2/cf1/delay2/din
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.378 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    26.665    COPY/cx2/cf1/delay2/t00
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.789 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.844    27.633    COPY/cx2/cf1/delay2/t01
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.757 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.291    28.048    COPY/cx2/cf1/delay2/t02
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.172 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    28.331    COPY/cx2/cf1/delay2/t03
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.455 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    29.156    COPY/cx2/cf1/delay2/t04
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.280 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    29.544    COPY/cx2/cf1/delay2/t05
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.668 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    29.817    COPY/cx2/cf1/delay2/t06
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.941 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    30.374    COPY/cx2/cf1/delay2/t07
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    30.498 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.799    31.297    COPY/cx2/cf1/LB_out
    SLICE_X37Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.421 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.676    32.097    MA/c/Ack_in
    SLICE_X37Y54         LUT4 (Prop_lut4_I3_O)        0.124    32.221 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    32.737    MA/c/nand3_out
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124    32.861 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    33.140    MA/c/nand2_out
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    33.264 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.914    34.178    MA/c/delay2/din
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.302 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.520    34.822    MA/c/delay2/t00
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.946 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    35.233    MA/c/delay2/t01
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.357 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    35.518    MA/c/delay2/t02
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.642 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    36.107    MA/c/delay2/t03
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    36.231 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.303    36.535    MA/c/delay2/t04
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.659 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    36.819    MA/c/delay2/t05
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.943 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    37.409    MA/c/delay2/t06
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    37.533 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    38.213    MA/c/delay2/t07
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.150    38.363 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    39.217    MA/c/LB_out
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.328    39.545 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.493    40.038    FP/ce/CE_Ack_in
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124    40.162 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.625    40.787    FP/ce/cf/Ack_in
    SLICE_X32Y55         LUT4 (Prop_lut4_I3_O)        0.124    40.911 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.843    41.754    FP/ce/cf/nand3_out
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.124    41.878 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    42.048    FP/ce/cf/nand2_out
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    42.172 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    42.989    FP/ce/cf/delay2/din
    SLICE_X33Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.113 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.569    43.682    FP/ce/cf/delay2/t00
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    43.806 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    43.954    FP/ce/cf/delay2/t01
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.078 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    44.512    FP/ce/cf/delay2/t02
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.636 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    45.511    FP/ce/cf/delay2/t03
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    45.635 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    45.921    FP/ce/cf/delay2/t04
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.045 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    46.206    FP/ce/cf/delay2/t05
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.330 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    46.796    FP/ce/cf/delay2/t06
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.920 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    47.600    FP/ce/cf/delay2/t07
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.150    47.750 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.810    48.560    FP/ce/cf/LB_out
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.328    48.888 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.751    49.639    PS/c/Ack_in
    SLICE_X24Y58         LUT4 (Prop_lut4_I3_O)        0.124    49.763 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    50.049    PS/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.173 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    50.344    PS/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    50.468 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.734    51.202    PS/c/delay2/din
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.326 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    51.590    PS/c/delay2/t00
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.714 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    51.863    PS/c/delay2/t01
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.987 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    52.421    PS/c/delay2/t02
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    52.545 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    53.420    PS/c/delay2/t03
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.544 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    53.830    PS/c/delay2/t04
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.954 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.939    54.893    PS/c/delay2/t05
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.017 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.264    55.282    PS/c/delay2/t06
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.406 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.149    55.554    PS/c/delay2/t07
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.678 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.658    56.337    PS/c/LB_out
    SLICE_X22Y58         LUT1 (Prop_lut1_I0_O)        0.124    56.461 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.674    57.135    MMRAM/ce/CE_Ack_in
    SLICE_X22Y58         LUT2 (Prop_lut2_I1_O)        0.124    57.259 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.740    57.999    MMRAM/ce/cf/Ack_in
    SLICE_X19Y58         LUT4 (Prop_lut4_I3_O)        0.124    58.123 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    58.639    MMRAM/ce/cf/nand3_out
    SLICE_X18Y58         LUT3 (Prop_lut3_I2_O)        0.124    58.763 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    59.042    MMRAM/ce/cf/nand2_out
    SLICE_X18Y58         LUT2 (Prop_lut2_I1_O)        0.124    59.166 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.875    60.041    MMRAM/ce/cf/delay2/din
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.165 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    60.599    MMRAM/ce/cf/delay2/t00
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.723 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    61.397    MMRAM/ce/cf/delay2/t01
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.152    61.549 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.851    62.400    MMRAM/ce/cf/delay2/t02
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.354    62.754 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.941    63.695    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.332    64.027 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    64.313    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.437 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    64.598    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.722 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    65.188    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    65.312 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    65.992    MMRAM/ce/cf/delay2/t07
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.150    66.142 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.821    66.963    MMRAM/ce/cf/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.328    67.291 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.645    67.936    MMCAM/c/Ack_in
    SLICE_X17Y49         LUT4 (Prop_lut4_I3_O)        0.124    68.060 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    68.335    MMCAM/c/nand3_out
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.124    68.459 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    68.608    MMCAM/c/nand2_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    68.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.335    69.067    MMCAM/c/delay2/din
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.191 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    69.478    MMCAM/c/delay2/t00
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.602 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    69.763    MMCAM/c/delay2/t01
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.887 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.890    70.776    MMCAM/c/delay2/t02
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.124    70.900 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    71.575    MMCAM/c/delay2/t03
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.152    71.727 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.501    72.228    MMCAM/c/delay2/t04
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.326    72.554 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           1.237    73.791    MMCAM/c/delay2/t05
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    73.915 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.845    74.760    MMCAM/c/delay2/t06
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.884 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    75.317    MMCAM/c/delay2/t07
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    75.441 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    76.106    MMCAM/c/LB_out
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.230 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.814    77.044    M/cm/cj_b/Ack_in
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    77.168 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.426    77.594    M/cm/cj_b/delay3/din
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.718 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.286    78.004    M/cm/cj_b/delay3/t00
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    78.128 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.984    79.112    M/cm/cj_b/delay3/t01
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.236 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.466    79.702    M/cm/cj_b/delay3/t02
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.826 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.680    80.506    M/cm/cj_b/delay3/t03
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.150    80.656 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.845    81.502    M/cm/cj_b/delay3/t04
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.356    81.858 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.286    82.143    M/cm/cj_b/delay3/t05
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.341    82.484 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.934    83.418    M/cm/cj_b/delay3/t06
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.331    83.749 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.286    84.036    M/cm/cj_b/delay3/t07
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    84.160 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           1.044    85.204    M/cm/cj_b/LC_out
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124    85.328 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.674    86.001    M/cm/cj_b/nand3_out
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    86.125 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.498    86.624    M/cm/cj_b/nand2_out
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.124    86.748 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.595    87.343    M/cm/cj_b/delay2/din
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    87.467 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.853    88.320    M/cm/cj_b/delay2/t00
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    88.444 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    88.877    M/cm/cj_b/delay2/t01
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    89.001 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674    89.675    M/cm/cj_b/delay2/t02
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.152    89.827 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434    90.261    M/cm/cj_b/delay2/t03
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.321    90.582 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288    90.869    M/cm/cj_b/delay2/t04
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.328    91.197 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    91.871    M/cm/cj_b/delay2/t05
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.352    92.223 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.639    92.863    M/cm/cj_b/delay2/t06
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.358    93.221 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.848    94.068    M/cm/cj_b/delay2/t07
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.354    94.422 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    94.688    M/cm/cj_b/LB_out
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.332    95.020 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.679    95.699    M/cm/arb/ARB_Ack_out_b
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.823 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433    96.256    M/cm/arb/nand4_out
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124    96.380 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676    97.055    M/cm/arb/nand3_out
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124    97.179 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.797    97.977    M/cm/arb/nand6_out
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    98.101 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.325    98.426    M/cm/cj_a/G
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    98.550 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.879    99.428    M/cm/cj_a/nand3_out
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.124    99.552 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.645   100.197    M/cm/cj_a/nand4_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124   100.321 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.456   100.777    M/cm/cj_a/nand5_out
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.150   100.927 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.108   102.035    M/cm/cp_a
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.326   102.361 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.221   103.582    M/AEB
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124   103.706 r  M/PACKET_OUT[31]_INST_0/O
                         net (fo=101, routed)         8.530   112.235    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[12]
    SLICE_X23Y41         LUT6 (Prop_lut6_I2_O)        0.124   112.359 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5/O
                         net (fo=1, routed)           0.000   112.359    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.760 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   112.760    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.917 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.702   113.619    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y37         LUT4 (Prop_lut4_I0_O)        0.329   113.948 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.118   115.066    MMCAM/oam/FIRE[14]
    SLICE_X21Y34         LUT4 (Prop_lut4_I3_O)        0.124   115.190 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.665   115.855    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I4_O)        0.124   115.979 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.563   116.542    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124   116.666 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.751   117.418    MMCAM/oam/FIRE_OR
    SLICE_X27Y34         LUT6 (Prop_lut6_I3_O)        0.124   117.542 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.984   118.525    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.124   118.649 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.525   119.175    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.124   119.299 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.339   120.638    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X23Y34         LUT5 (Prop_lut5_I4_O)        0.152   120.790 r  MMCAM/oam/EN[18]_INST_0/O
                         net (fo=77, routed)          4.294   125.084    MMCAM/entry_fd_loop[18].ef/EN
    SLICE_X15Y9          LUT3 (Prop_lut3_I1_O)        0.326   125.410 r  MMCAM/entry_fd_loop[18].ef/ENTRY[3]_C_i_1/O
                         net (fo=1, routed)           0.000   125.410    MMCAM/entry_fd_loop[18].ef/ENTRY[3]_C_i_1_n_0
    SLICE_X15Y9          FDCE                                         r  MMCAM/entry_fd_loop[18].ef/ENTRY_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MR
                            (input port)
  Destination:            MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]/F1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        125.369ns  (logic 26.032ns (20.765%)  route 99.337ns (79.235%))
  Logic Levels:           153  (CARRY4=2 IBUF=1 LUT1=101 LUT2=15 LUT3=16 LUT4=9 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  MR (IN)
                         net (fo=0)                   0.000     0.000    MR
    T15                  IBUF (Prop_ibuf_I_O)         0.996     0.996 r  MR_IBUF_inst/O
                         net (fo=1235, routed)        1.262     2.258    c/MR
    SLICE_X42Y38         LUT1 (Prop_lut1_I0_O)        0.150     2.408 f  c/not1_out_inferred_i_1/O
                         net (fo=2, routed)           0.297     2.705    c/not1_out
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.355     3.060 r  c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.656     3.716    c/nand2_out
    SLICE_X40Y38         LUT2 (Prop_lut2_I1_O)        0.124     3.840 f  c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.819     4.659    c/delay2/din
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.783 f  c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.665     5.448    c/delay2/t00
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.152     5.600 f  c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.848     6.447    c/delay2/t01
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.354     6.801 f  c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.267     7.068    c/delay2/t02
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.328     7.396 f  c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674     8.070    c/delay2/t03
    SLICE_X41Y37         LUT1 (Prop_lut1_I0_O)        0.352     8.422 f  c/delay2/buf_inst_04/O
                         net (fo=1, routed)           1.155     9.577    c/delay2/t04
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.332     9.909 f  c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.665    10.574    c/delay2/t05
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.152    10.726 f  c/delay2/buf_inst_06/O
                         net (fo=1, routed)           1.037    11.763    c/delay2/t06
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.354    12.117 f  c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.267    12.383    c/delay2/t07
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.328    12.711 f  c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.669    13.381    c/LB_out
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.327    13.708 r  c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.648    14.356    B/cb/CB_Ack_in_b
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.124    14.480 r  B/cb/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.778    15.258    B/cb/cf/Ack_in
    SLICE_X43Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.382 f  B/cb/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.531    15.913    B/cb/cf/nand3_out
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.124    16.037 r  B/cb/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.286    16.323    B/cb/cf/nand2_out
    SLICE_X42Y44         LUT2 (Prop_lut2_I1_O)        0.124    16.447 f  B/cb/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.433    16.880    B/cb/cf/delay2/din
    SLICE_X42Y44         LUT1 (Prop_lut1_I0_O)        0.117    16.997 f  B/cb/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.639    17.636    B/cb/cf/delay2/t00
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.331    17.967 f  B/cb/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.264    18.231    B/cb/cf/delay2/t01
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.355 f  B/cb/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.149    18.504    B/cb/cf/delay2/t02
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    18.628 f  B/cb/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.433    19.061    B/cb/cf/delay2/t03
    SLICE_X43Y46         LUT1 (Prop_lut1_I0_O)        0.124    19.185 f  B/cb/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.875    20.061    B/cb/cf/delay2/t04
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.185 f  B/cb/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.286    20.471    B/cb/cf/delay2/t05
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.595 f  B/cb/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.161    20.756    B/cb/cf/delay2/t06
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    20.880 f  B/cb/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.466    21.346    B/cb/cf/delay2/t07
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124    21.470 f  B/cb/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.812    22.282    B/cb/cf/LB_out
    SLICE_X42Y47         LUT1 (Prop_lut1_I0_O)        0.124    22.406 r  B/cb/cf/Ack_out_INST_0/O
                         net (fo=4, routed)           0.721    23.127    COPY/cx2/Ack_in
    SLICE_X41Y49         LUT3 (Prop_lut3_I2_O)        0.124    23.251 r  COPY/cx2/and2_out_inferred_i_1/O
                         net (fo=2, routed)           1.091    24.342    COPY/cx2/cf1/Ack_in
    SLICE_X42Y52         LUT4 (Prop_lut4_I3_O)        0.124    24.466 f  COPY/cx2/cf1/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.577    25.042    COPY/cx2/cf1/nand3_out
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.124    25.166 r  COPY/cx2/cf1/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.505    25.671    COPY/cx2/cf1/nand2_out
    SLICE_X40Y52         LUT2 (Prop_lut2_I1_O)        0.124    25.795 f  COPY/cx2/cf1/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.459    26.254    COPY/cx2/cf1/delay2/din
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.378 f  COPY/cx2/cf1/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    26.665    COPY/cx2/cf1/delay2/t00
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    26.789 f  COPY/cx2/cf1/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.844    27.633    COPY/cx2/cf1/delay2/t01
    SLICE_X38Y53         LUT1 (Prop_lut1_I0_O)        0.124    27.757 f  COPY/cx2/cf1/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.291    28.048    COPY/cx2/cf1/delay2/t02
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.172 f  COPY/cx2/cf1/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.158    28.331    COPY/cx2/cf1/delay2/t03
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.124    28.455 f  COPY/cx2/cf1/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.701    29.156    COPY/cx2/cf1/delay2/t04
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.280 f  COPY/cx2/cf1/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.264    29.544    COPY/cx2/cf1/delay2/t05
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.668 f  COPY/cx2/cf1/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.149    29.817    COPY/cx2/cf1/delay2/t06
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    29.941 f  COPY/cx2/cf1/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    30.374    COPY/cx2/cf1/delay2/t07
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.124    30.498 f  COPY/cx2/cf1/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.799    31.297    COPY/cx2/cf1/LB_out
    SLICE_X37Y54         LUT1 (Prop_lut1_I0_O)        0.124    31.421 r  COPY/cx2/cf1/Ack_out_INST_0/O
                         net (fo=2, routed)           0.676    32.097    MA/c/Ack_in
    SLICE_X37Y54         LUT4 (Prop_lut4_I3_O)        0.124    32.221 f  MA/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    32.737    MA/c/nand3_out
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.124    32.861 r  MA/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    33.140    MA/c/nand2_out
    SLICE_X36Y54         LUT2 (Prop_lut2_I1_O)        0.124    33.264 f  MA/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.914    34.178    MA/c/delay2/din
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.302 f  MA/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.520    34.822    MA/c/delay2/t00
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    34.946 f  MA/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.286    35.233    MA/c/delay2/t01
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.357 f  MA/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.161    35.518    MA/c/delay2/t02
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    35.642 f  MA/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.466    36.107    MA/c/delay2/t03
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.124    36.231 f  MA/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.303    36.535    MA/c/delay2/t04
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.659 f  MA/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    36.819    MA/c/delay2/t05
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    36.943 f  MA/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    37.409    MA/c/delay2/t06
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.124    37.533 f  MA/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    38.213    MA/c/delay2/t07
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.150    38.363 f  MA/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.853    39.217    MA/c/LB_out
    SLICE_X34Y55         LUT1 (Prop_lut1_I0_O)        0.328    39.545 r  MA/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.493    40.038    FP/ce/CE_Ack_in
    SLICE_X35Y55         LUT2 (Prop_lut2_I1_O)        0.124    40.162 r  FP/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.625    40.787    FP/ce/cf/Ack_in
    SLICE_X32Y55         LUT4 (Prop_lut4_I3_O)        0.124    40.911 f  FP/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.843    41.754    FP/ce/cf/nand3_out
    SLICE_X32Y55         LUT3 (Prop_lut3_I2_O)        0.124    41.878 r  FP/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    42.048    FP/ce/cf/nand2_out
    SLICE_X32Y55         LUT2 (Prop_lut2_I1_O)        0.124    42.172 f  FP/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.816    42.989    FP/ce/cf/delay2/din
    SLICE_X33Y56         LUT1 (Prop_lut1_I0_O)        0.124    43.113 f  FP/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.569    43.682    FP/ce/cf/delay2/t00
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    43.806 f  FP/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    43.954    FP/ce/cf/delay2/t01
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.078 f  FP/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    44.512    FP/ce/cf/delay2/t02
    SLICE_X31Y57         LUT1 (Prop_lut1_I0_O)        0.124    44.636 f  FP/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    45.511    FP/ce/cf/delay2/t03
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    45.635 f  FP/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    45.921    FP/ce/cf/delay2/t04
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.045 f  FP/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    46.206    FP/ce/cf/delay2/t05
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.330 f  FP/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    46.796    FP/ce/cf/delay2/t06
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.124    46.920 f  FP/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    47.600    FP/ce/cf/delay2/t07
    SLICE_X30Y57         LUT1 (Prop_lut1_I0_O)        0.150    47.750 f  FP/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.810    48.560    FP/ce/cf/LB_out
    SLICE_X29Y58         LUT1 (Prop_lut1_I0_O)        0.328    48.888 r  FP/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.751    49.639    PS/c/Ack_in
    SLICE_X24Y58         LUT4 (Prop_lut4_I3_O)        0.124    49.763 f  PS/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.286    50.049    PS/c/nand3_out
    SLICE_X24Y58         LUT3 (Prop_lut3_I2_O)        0.124    50.173 r  PS/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.171    50.344    PS/c/nand2_out
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.124    50.468 f  PS/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.734    51.202    PS/c/delay2/din
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.326 f  PS/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.264    51.590    PS/c/delay2/t00
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.714 f  PS/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.149    51.863    PS/c/delay2/t01
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    51.987 f  PS/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.433    52.421    PS/c/delay2/t02
    SLICE_X25Y60         LUT1 (Prop_lut1_I0_O)        0.124    52.545 f  PS/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.875    53.420    PS/c/delay2/t03
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.544 f  PS/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    53.830    PS/c/delay2/t04
    SLICE_X24Y60         LUT1 (Prop_lut1_I0_O)        0.124    53.954 f  PS/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.939    54.893    PS/c/delay2/t05
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.017 f  PS/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.264    55.282    PS/c/delay2/t06
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.406 f  PS/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.149    55.554    PS/c/delay2/t07
    SLICE_X23Y58         LUT1 (Prop_lut1_I0_O)        0.124    55.678 f  PS/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.658    56.337    PS/c/LB_out
    SLICE_X22Y58         LUT1 (Prop_lut1_I0_O)        0.124    56.461 r  PS/c/Ack_out_INST_0/O
                         net (fo=1, routed)           0.674    57.135    MMRAM/ce/CE_Ack_in
    SLICE_X22Y58         LUT2 (Prop_lut2_I1_O)        0.124    57.259 r  MMRAM/ce/and_1_inferred_i_1/O
                         net (fo=2, routed)           0.740    57.999    MMRAM/ce/cf/Ack_in
    SLICE_X19Y58         LUT4 (Prop_lut4_I3_O)        0.124    58.123 f  MMRAM/ce/cf/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.516    58.639    MMRAM/ce/cf/nand3_out
    SLICE_X18Y58         LUT3 (Prop_lut3_I2_O)        0.124    58.763 r  MMRAM/ce/cf/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.279    59.042    MMRAM/ce/cf/nand2_out
    SLICE_X18Y58         LUT2 (Prop_lut2_I1_O)        0.124    59.166 f  MMRAM/ce/cf/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.875    60.041    MMRAM/ce/cf/delay2/din
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.165 f  MMRAM/ce/cf/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.433    60.599    MMRAM/ce/cf/delay2/t00
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.124    60.723 f  MMRAM/ce/cf/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.674    61.397    MMRAM/ce/cf/delay2/t01
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.152    61.549 f  MMRAM/ce/cf/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.851    62.400    MMRAM/ce/cf/delay2/t02
    SLICE_X18Y58         LUT1 (Prop_lut1_I0_O)        0.354    62.754 f  MMRAM/ce/cf/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.941    63.695    MMRAM/ce/cf/delay2/t03
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.332    64.027 f  MMRAM/ce/cf/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.286    64.313    MMRAM/ce/cf/delay2/t04
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.437 f  MMRAM/ce/cf/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.161    64.598    MMRAM/ce/cf/delay2/t05
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    64.722 f  MMRAM/ce/cf/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.466    65.188    MMRAM/ce/cf/delay2/t06
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.124    65.312 f  MMRAM/ce/cf/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.680    65.992    MMRAM/ce/cf/delay2/t07
    SLICE_X16Y53         LUT1 (Prop_lut1_I0_O)        0.150    66.142 f  MMRAM/ce/cf/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.821    66.963    MMRAM/ce/cf/LB_out
    SLICE_X16Y50         LUT1 (Prop_lut1_I0_O)        0.328    67.291 r  MMRAM/ce/cf/Ack_out_INST_0/O
                         net (fo=2, routed)           0.645    67.936    MMCAM/c/Ack_in
    SLICE_X17Y49         LUT4 (Prop_lut4_I3_O)        0.124    68.060 f  MMCAM/c/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.276    68.335    MMCAM/c/nand3_out
    SLICE_X17Y49         LUT3 (Prop_lut3_I2_O)        0.124    68.459 r  MMCAM/c/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.149    68.608    MMCAM/c/nand2_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    68.732 f  MMCAM/c/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.335    69.067    MMCAM/c/delay2/din
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.191 f  MMCAM/c/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.286    69.478    MMCAM/c/delay2/t00
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.602 f  MMCAM/c/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.161    69.763    MMCAM/c/delay2/t01
    SLICE_X20Y49         LUT1 (Prop_lut1_I0_O)        0.124    69.887 f  MMCAM/c/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.890    70.776    MMCAM/c/delay2/t02
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.124    70.900 f  MMCAM/c/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.674    71.575    MMCAM/c/delay2/t03
    SLICE_X26Y49         LUT1 (Prop_lut1_I0_O)        0.152    71.727 f  MMCAM/c/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.501    72.228    MMCAM/c/delay2/t04
    SLICE_X27Y41         LUT1 (Prop_lut1_I0_O)        0.326    72.554 f  MMCAM/c/delay2/buf_inst_05/O
                         net (fo=1, routed)           1.237    73.791    MMCAM/c/delay2/t05
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    73.915 f  MMCAM/c/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.845    74.760    MMCAM/c/delay2/t06
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    74.884 f  MMCAM/c/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.433    75.317    MMCAM/c/delay2/t07
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    75.441 f  MMCAM/c/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.665    76.106    MMCAM/c/LB_out
    SLICE_X37Y41         LUT1 (Prop_lut1_I0_O)        0.124    76.230 r  MMCAM/c/Ack_out_INST_0/O
                         net (fo=4, routed)           0.814    77.044    M/cm/cj_b/Ack_in
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    77.168 f  M/cm/cj_b/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.426    77.594    M/cm/cj_b/delay3/din
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    77.718 f  M/cm/cj_b/delay3/buf_inst_00/O
                         net (fo=1, routed)           0.286    78.004    M/cm/cj_b/delay3/t00
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    78.128 f  M/cm/cj_b/delay3/buf_inst_01/O
                         net (fo=1, routed)           0.984    79.112    M/cm/cj_b/delay3/t01
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.236 f  M/cm/cj_b/delay3/buf_inst_02/O
                         net (fo=1, routed)           0.466    79.702    M/cm/cj_b/delay3/t02
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124    79.826 f  M/cm/cj_b/delay3/buf_inst_03/O
                         net (fo=1, routed)           0.680    80.506    M/cm/cj_b/delay3/t03
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.150    80.656 f  M/cm/cj_b/delay3/buf_inst_04/O
                         net (fo=1, routed)           0.845    81.502    M/cm/cj_b/delay3/t04
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.356    81.858 f  M/cm/cj_b/delay3/buf_inst_05/O
                         net (fo=1, routed)           0.286    82.143    M/cm/cj_b/delay3/t05
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.341    82.484 f  M/cm/cj_b/delay3/buf_inst_06/O
                         net (fo=1, routed)           0.934    83.418    M/cm/cj_b/delay3/t06
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.331    83.749 f  M/cm/cj_b/delay3/buf_inst_07/O
                         net (fo=1, routed)           0.286    84.036    M/cm/cj_b/delay3/t07
    SLICE_X34Y41         LUT1 (Prop_lut1_I0_O)        0.124    84.160 f  M/cm/cj_b/delay3/buf_inst_08/O
                         net (fo=2, routed)           1.044    85.204    M/cm/cj_b/LC_out
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.124    85.328 r  M/cm/cj_b/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.674    86.001    M/cm/cj_b/nand3_out
    SLICE_X38Y40         LUT3 (Prop_lut3_I2_O)        0.124    86.125 f  M/cm/cj_b/nand2_out_inferred_i_1/O
                         net (fo=1, routed)           0.498    86.624    M/cm/cj_b/nand2_out
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.124    86.748 r  M/cm/cj_b/nand1_out_inferred_i_1/O
                         net (fo=3, routed)           0.595    87.343    M/cm/cj_b/delay2/din
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    87.467 r  M/cm/cj_b/delay2/buf_inst_00/O
                         net (fo=1, routed)           0.853    88.320    M/cm/cj_b/delay2/t00
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    88.444 r  M/cm/cj_b/delay2/buf_inst_01/O
                         net (fo=1, routed)           0.433    88.877    M/cm/cj_b/delay2/t01
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.124    89.001 r  M/cm/cj_b/delay2/buf_inst_02/O
                         net (fo=1, routed)           0.674    89.675    M/cm/cj_b/delay2/t02
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.152    89.827 r  M/cm/cj_b/delay2/buf_inst_03/O
                         net (fo=1, routed)           0.434    90.261    M/cm/cj_b/delay2/t03
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.321    90.582 r  M/cm/cj_b/delay2/buf_inst_04/O
                         net (fo=1, routed)           0.288    90.869    M/cm/cj_b/delay2/t04
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.328    91.197 r  M/cm/cj_b/delay2/buf_inst_05/O
                         net (fo=1, routed)           0.674    91.871    M/cm/cj_b/delay2/t05
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.352    92.223 r  M/cm/cj_b/delay2/buf_inst_06/O
                         net (fo=1, routed)           0.639    92.863    M/cm/cj_b/delay2/t06
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.358    93.221 r  M/cm/cj_b/delay2/buf_inst_07/O
                         net (fo=1, routed)           0.848    94.068    M/cm/cj_b/delay2/t07
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.354    94.422 r  M/cm/cj_b/delay2/buf_inst_08/O
                         net (fo=1, routed)           0.266    94.688    M/cm/cj_b/LB_out
    SLICE_X37Y40         LUT1 (Prop_lut1_I0_O)        0.332    95.020 f  M/cm/cj_b/Ack_out_INST_0/O
                         net (fo=2, routed)           0.679    95.699    M/cm/arb/ARB_Ack_out_b
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.124    95.823 r  M/cm/arb/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.433    96.256    M/cm/arb/nand4_out
    SLICE_X37Y40         LUT3 (Prop_lut3_I0_O)        0.124    96.380 f  M/cm/arb/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.676    97.055    M/cm/arb/nand3_out
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124    97.179 r  M/cm/arb/nand6_out_inferred_i_1/O
                         net (fo=2, routed)           0.797    97.977    M/cm/arb/nand6_out
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.124    98.101 f  M/cm/arb/nand8_out_inferred_i_1/O
                         net (fo=2, routed)           0.325    98.426    M/cm/cj_a/G
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.124    98.550 r  M/cm/cj_a/nand3_out_inferred_i_1/O
                         net (fo=2, routed)           0.879    99.428    M/cm/cj_a/nand3_out
    SLICE_X39Y38         LUT2 (Prop_lut2_I0_O)        0.124    99.552 f  M/cm/cj_a/nand4_out_inferred_i_1/O
                         net (fo=1, routed)           0.645   100.197    M/cm/cj_a/nand4_out
    SLICE_X39Y38         LUT3 (Prop_lut3_I0_O)        0.124   100.321 r  M/cm/cj_a/nand5_out_inferred_i_1/O
                         net (fo=3, routed)           0.456   100.777    M/cm/cj_a/nand5_out
    SLICE_X39Y38         LUT1 (Prop_lut1_I0_O)        0.150   100.927 f  M/cm/cj_a/CP_INST_0/O
                         net (fo=40, routed)          1.108   102.035    M/cm/cp_a
    SLICE_X43Y38         LUT2 (Prop_lut2_I0_O)        0.326   102.361 r  M/cm/nor2_inferred_i_1/O
                         net (fo=39, routed)          1.221   103.582    M/AEB
    SLICE_X43Y40         LUT3 (Prop_lut3_I2_O)        0.124   103.706 r  M/PACKET_OUT[31]_INST_0/O
                         net (fo=101, routed)         8.530   112.235    MMCAM/entry_fd_loop[14].ef/COLOR_GEN_DEST_LR[12]
    SLICE_X23Y41         LUT6 (Prop_lut6_I2_O)        0.124   112.359 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5/O
                         net (fo=1, routed)           0.000   112.359    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_5_n_0
    SLICE_X23Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   112.760 r  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000   112.760    MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_2_n_0
    SLICE_X23Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   112.917 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0_i_1/CO[1]
                         net (fo=2, routed)           0.702   113.619    MMCAM/entry_fd_loop[14].ef/FIRE11_in
    SLICE_X23Y37         LUT4 (Prop_lut4_I0_O)        0.329   113.948 f  MMCAM/entry_fd_loop[14].ef/FIRE_INST_0/O
                         net (fo=3, routed)           1.118   115.066    MMCAM/oam/FIRE[14]
    SLICE_X21Y34         LUT4 (Prop_lut4_I3_O)        0.124   115.190 f  MMCAM/oam/FIRE_OR_inferred_i_4/O
                         net (fo=2, routed)           0.665   115.855    MMCAM/oam/FIRE_OR_inferred_i_4_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I4_O)        0.124   115.979 f  MMCAM/oam/FIRE_OR_inferred_i_2/O
                         net (fo=3, routed)           0.563   116.542    MMCAM/oam/FIRE_OR_inferred_i_2_n_0
    SLICE_X21Y35         LUT6 (Prop_lut6_I4_O)        0.124   116.666 f  MMCAM/oam/FIRE_OR_inferred_i_1/O
                         net (fo=14, routed)          0.751   117.418    MMCAM/oam/FIRE_OR
    SLICE_X27Y34         LUT6 (Prop_lut6_I3_O)        0.124   117.542 r  MMCAM/oam/EN[8]_INST_0_i_1/O
                         net (fo=7, routed)           0.984   118.525    MMCAM/oam/EN[8]_INST_0_i_1_n_0
    SLICE_X22Y33         LUT5 (Prop_lut5_I0_O)        0.124   118.649 r  MMCAM/oam/EN[12]_INST_0_i_1/O
                         net (fo=6, routed)           0.525   119.175    MMCAM/oam/EN[12]_INST_0_i_1_n_0
    SLICE_X23Y33         LUT5 (Prop_lut5_I0_O)        0.124   119.299 r  MMCAM/oam/EN[19]_INST_0_i_2/O
                         net (fo=8, routed)           1.339   120.638    MMCAM/oam/EN[19]_INST_0_i_2_n_0
    SLICE_X23Y34         LUT5 (Prop_lut5_I4_O)        0.152   120.790 r  MMCAM/oam/EN[18]_INST_0/O
                         net (fo=77, routed)          4.579   125.369    MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]/CE
    SLICE_X10Y13         FDCE                                         r  MMCAM/entry_fd_loop[18].ef/ENTRY_reg[5]/F1/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS/DL_reg[43]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FP/DL_reg[53]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.206%)  route 0.101ns (41.794%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE                         0.000     0.000 r  PS/DL_reg[43]/C
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PS/DL_reg[43]/Q
                         net (fo=1, routed)           0.101     0.242    FP/PACKET_IN[53]
    SLICE_X37Y43         FDCE                                         r  FP/DL_reg[53]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE                         0.000     0.000 r  COPY/DL_reg[1]/C
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[1]/Q
                         net (fo=1, routed)           0.102     0.243    B/PACKET_IN[1]
    SLICE_X38Y46         FDCE                                         r  B/DL_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDCE                         0.000     0.000 r  COPY/DL_reg[7]/C
    SLICE_X37Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[7]/Q
                         net (fo=1, routed)           0.102     0.243    B/PACKET_IN[7]
    SLICE_X39Y48         FDCE                                         r  B/DL_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 COPY/DL_reg[32]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B/DL_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE                         0.000     0.000 r  COPY/DL_reg[32]/C
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  COPY/DL_reg[32]/Q
                         net (fo=1, routed)           0.106     0.247    B/PACKET_IN[30]
    SLICE_X43Y43         FDCE                                         r  B/DL_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE                         0.000     0.000 r  MMCAM/DL_reg[25]/C
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[25]/Q
                         net (fo=1, routed)           0.110     0.251    MMRAM/dest[5]
    SLICE_X33Y44         FDCE                                         r  MMRAM/DL_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE                         0.000     0.000 r  MMCAM/DL_reg[29]/C
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[29]/Q
                         net (fo=1, routed)           0.110     0.251    MMRAM/PACKET_IN[29]
    SLICE_X37Y41         FDCE                                         r  MMRAM/DL_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE                         0.000     0.000 r  MMCAM/DL_reg[35]/C
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[35]/Q
                         net (fo=1, routed)           0.110     0.251    MMRAM/PACKET_IN[35]
    SLICE_X33Y44         FDCE                                         r  MMRAM/DL_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MMCAM/DL_reg[36]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MMRAM/DL_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  MMCAM/DL_reg[36]/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MMCAM/DL_reg[36]/Q
                         net (fo=1, routed)           0.110     0.251    MMRAM/PACKET_IN[36]
    SLICE_X41Y47         FDCE                                         r  MMRAM/DL_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/DL_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DL_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.454%)  route 0.113ns (44.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE                         0.000     0.000 r  B/DL_reg[5]/C
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B/DL_reg[5]/Q
                         net (fo=2, routed)           0.113     0.254    B_PACKET_OUT[5]
    SLICE_X42Y48         FDCE                                         r  DL_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B/DL_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DL_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.379%)  route 0.114ns (44.621%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE                         0.000     0.000 r  B/DL_reg[17]/C
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B/DL_reg[17]/Q
                         net (fo=2, routed)           0.114     0.255    B_PACKET_OUT[17]
    SLICE_X42Y47         FDCE                                         r  DL_reg[17]/D
  -------------------------------------------------------------------    -------------------





