/*
 * Copyright 2017 Boundary Devices, Inc.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	iomuxc_imx6q_usd_mr2: iomuxc-imx6q-usd_mr2grp {
		status = "okay";
	};
};

&iomuxc_imx6q_usd_mr2 {
	pinctrl_audmux3: audmux3grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
			MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
			MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
			MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
		>;
	};

	pinctrl_audmux4: audmux4grp {
		fsl,pins = <
			MX6QDL_PAD_DISP0_DAT20__AUD4_TXC	0x130b0
			MX6QDL_PAD_DISP0_DAT21__AUD4_TXD	0x110b0
			MX6QDL_PAD_DISP0_DAT22__AUD4_TXFS	0x130b0
			MX6QDL_PAD_DISP0_DAT23__AUD4_RXD	0x130b0
		>;
	};

	pinctrl_backlight_lvds: backlight-lvdsgrp {
		fsl,pins = <
#define GP_LVDS_J5_PIN36	<&gpio1 2 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_CS0__GPIO2_IO23		0x030b0
		>;
	};

	pinctrl_ecspi1: ecspi1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x000b1
			MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
			MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
#define GP_ECSPI1_NOR_CS	<&gpio3 19 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x0b0b1
		>;
	};

	pinctrl_ecspi2: ecspi2grp {
		fsl,pins = <
			MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK	0x000b1
			MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO	0x100b1
			MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI	0x100b1
#define GP_ECSPI2_CS1		<&gpio5 9 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09	0x0b0b1
		>;
	};

	pinctrl_enet: enetgrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
			MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
			MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x100b0
			MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x100b0
			MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x100b0
			MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x100b0
			MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x100b0
			MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x100b0
			MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x100b0
			MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
			MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
			MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
			MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
			MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
			MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
#define GP_ENET_PHY_RESET	<&gpio1 27 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	0x030b0
#define GPIRQ_ENET_PHY		<&gpio1 28 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x1b0b0
#define GPIRQ_ENET		<&gpio1 6 IRQ_TYPE_LEVEL_HIGH>
			MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
		>;
	};

	pinctrl_gpio_keys: gpio-keysgrp {
		fsl,pins = <
#define GP_5V_STATUS		<&gpio4 8 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_COL1__GPIO4_IO08		0x130b0
#define GP_48V_STATUS		<&gpio4 9 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_ROW1__GPIO4_IO09		0x130b0
#define GP_CH1_INPUT		<&gpio1 8 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_8__GPIO1_IO08		0x1b0b0
#define GP_CH1_16V_FAULT	<&gpio5 5 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05	0x100b0
#define GP_CH1_48V_FAULT	<&gpio4 5 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_19__GPIO4_IO05		0x100b0

#define GP_CH2_INPUT		<&gpio7 12 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x1b0b0
#define GP_CH2_16V_FAULT	<&gpio4 28 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28	0x100b0
#define GP_CH2_48V_FAULT	<&gpio1 7 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_7__GPIO1_IO07		0x100b0
>;
	};

	pinctrl_hdmi_cec: hdmi_cecgrp {
		fsl,pins = <
			MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE	0x1f8b0
		>;
	};

	pinctrl_hog: hoggrp {
		fsl,pins = <
#define GP_CH1_16V		<&gpio5 6 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06	0x030b0
#define GP_CH1_48V		<&gpio4 15 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x030b0
#define GP_CH1_RELAY_OUT	<&gpio4 23 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23	0x030b0

#define GP_CH2_16V		<&gpio4 31 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31	0x030b0
#define GP_CH2_48V		<&gpio4 11 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_ROW2__GPIO4_IO11		0x030b0
#define GP_CH2_RELAY_OUT	<&gpio4 21 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21	0x030b0

#define GP_LED1			<&gpio7 13 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_GPIO_18__GPIO7_IO13		0x030b0
#define GP_TP71			<&gpio1 25 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25	0x1b0b0
#define GP_TP74			<&gpio2 7 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D7__GPIO2_IO07		0x1b0b0
#define GP_TP86			<&gpio4 22 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22	0x1b0b0
#define GP_TP87			<&gpio4 24 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	0x1b0b0
#define GP_TP88			<&gpio4 25 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25	0x1b0b0
#define GP_TP95			<&gpio2 30 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_EB2__GPIO2_IO30		0x1b0b0
#define GP_TP96			<&gpio5 0 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_WAIT__GPIO5_IO00		0x1b0b0
#define GP_TP100		<&gpio4 10 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_KEY_COL2__GPIO4_IO10		0x1b0b0
#define GP_TP_R65		<&gpio1 30 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_ENET_TXD0__GPIO1_IO30	0x1b0b0
#define GP_TP_R66		<&gpio1 29 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_ENET_TXD1__GPIO1_IO29	0x1b0b0
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D21__I2C1_SCL		0x4001b8b1
			MX6QDL_PAD_EIM_D28__I2C1_SDA		0x4001b8b1
		>;
	};

	pinctrl_i2c1_1: i2c1_1grp {
		fsl,pins = <
#define GP_I2C1_SCL	<&gpio3 21 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_D21__GPIO3_IO21		0x4001b8b1
#define GP_I2C1_SDA	<&gpio3 28 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_D28__GPIO3_IO28		0x4001b8b1
		>;
	};

	pinctrl_i2c1_sgtl5000a: i2c1-sgtl5000agrp {
		fsl,pins = <
#define GP_CODEC_A_G1		<&gpio3 1 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_DA1__GPIO3_IO01		0x0b0b0
#define GP_CODEC_A_G2		<&gpio3 0 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_DA0__GPIO3_IO00		0x0b0b0
#define GP_CODEC_A_MUTE_N	<&gpio3 2 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_DA2__GPIO3_IO02		0x030b0
#define GP_CODEC_A_SHTDN_N	<&gpio3 3 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_DA3__GPIO3_IO03		0x030b0
#define GP_CODEC_A_FS1		<&gpio5 8 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08	0x0b0b0
#define GP_CODEC_A_FS2		<&gpio5 7 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07	0x0b0b0
#define GPIRQ_CODEC_A_MIC_DET	<&gpio5 12 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12	0x1b0b0
		>;
	};

	pinctrl_i2c1_sgtl5000b: i2c1-sgtl5000bgrp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x000b0		/* sys_mclk */
#define GP_CODEC_B_G1		<&gpio4 19 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DI0_PIN3__GPIO4_IO19		0x0b0b0
#define GP_CODEC_B_G2		<&gpio4 18 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DI0_PIN2__GPIO4_IO18		0x0b0b0
#define GP_CODEC_B_MUTE_N	<&gpio3 4 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_DA4__GPIO3_IO04		0x030b0
#define GP_CODEC_B_SHTDN_N	<&gpio1 15 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_SD2_DAT0__GPIO1_IO15		0x030b0
#define GP_CODEC_B_FS1		<&gpio4 30 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30	0x0b0b0
#define GP_CODEC_B_FS2		<&gpio4 29 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29	0x0b0b0
#define GPIRQ_CODEC_B_MIC_DET	<&gpio7 8 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_SD3_RST__GPIO7_IO08		0x1b0b0
#define GP_CODEC_B_SYNC		<&gpio1 19 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_SD1_DAT2__GPIO1_IO19		0x030b0
#define GP_CODEC_B_SYNC_CHAIN	<&gpio1 17 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_SD1_DAT1__GPIO1_IO17		0x030b0
		>;
	};

	pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
			MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
		>;
	};

	pinctrl_i2c2_1: i2c2_1grp {
		fsl,pins = <
#define GP_I2C2_SCL	<&gpio4 12 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_COL3__GPIO4_IO12		0x4001b8b1
#define GP_I2C2_SDA	<&gpio4 13 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_ROW3__GPIO4_IO13		0x4001b8b1
		>;
	};

	pinctrl_i2c2_ov5640_mipi: i2c2-ov5640-mipigrp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_3__CCM_CLKO2		0x000b0
#define GP_OV5640_MIPI_POWER_DOWN <&gpio2 27 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_LBA__GPIO2_IO27		0x0b0b0
#define GP_OV5640_MIPI_RESET	<&gpio2 25 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_OE__GPIO2_IO25		0x030b0
		>;
	};

	pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_5__I2C3_SCL		0x4001b8b1
			MX6QDL_PAD_GPIO_16__I2C3_SDA		0x4001b8b1
			/* gt911 driver writes levels, instead of active/inactive */
#define GP_TS_GT911_RESET	<&gpio1 4 GPIO_ACTIVE_HIGH>
#define GP_I2C3_J7_RESET	<&gpio1 4 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_4__GPIO1_IO04		0x1b0b0
#define GPIRQ_GT911		<&gpio1 9 IRQ_TYPE_LEVEL_HIGH>
#define GP_GT911_IRQ		<&gpio1 9 GPIO_ACTIVE_HIGH>
#define GPIRQ_I2C3_J7		<&gpio1 9 IRQ_TYPE_EDGE_FALLING>
#define GP_I2C3_J7		<&gpio1 9 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_9__GPIO1_IO09		0x1b0b0
		>;
	};

	pinctrl_i2c3_1: i2c3_1grp {
		fsl,pins = <
#define GP_I2C3_SCL	<&gpio1 5 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_GPIO_5__GPIO1_IO05		0x4001b8b1
#define GP_I2C3_SDA	<&gpio7 11 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_GPIO_16__GPIO7_IO11		0x4001b8b1
		>;
	};

	pinctrl_pcie: pciegrp {
		fsl,pins = <
#define GP_PCIE_RESET		<&gpio4 7 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_KEY_ROW0__GPIO4_IO07		0x030b0
#define GP_PCIE_DISABLE		<&gpio4 6 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_KEY_COL0__GPIO4_IO06		0x030b0
		>;
	};

	pinctrl_pwm4: pwm4grp {
		fsl,pins = <
			MX6QDL_PAD_SD1_CMD__PWM4_OUT		0x0b0b1
		>;
	};

	pinctrl_reg_usbotg_vbus: reg-usbotg-vbusgrp {
		fsl,pins = <
#define GP_REG_USBOTG		<&gpio3 22 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_D22__GPIO3_IO22		0x030b0
		>;
	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
			MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D23__UART3_CTS_B		0x1b0b1
			MX6QDL_PAD_EIM_D31__UART3_RTS_B		0x1b0b1
		>;
	};

	pinctrl_usbh1: usbh1grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D30__USB_H1_OC		0x0b0b0
		>;
	};

	pinctrl_usbotg: usbotggrp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x17059
			MX6QDL_PAD_KEY_COL4__USB_OTG_OC		0x1b0b0
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
			MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
			MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
			MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
			MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
			MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
#define GP_USDHC3_CD	<&gpio7 0 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_SD3_DAT5__GPIO7_IO00		0x1b0b0
		>;
	};

	pinctrl_usdhc4: usdhc4grp {
		fsl,pins = <
			MX6QDL_PAD_SD4_CLK__SD4_CLK		0x10071
			MX6QDL_PAD_SD4_CMD__SD4_CMD		0x17071
			MX6QDL_PAD_SD4_DAT0__SD4_DATA0		0x17071
			MX6QDL_PAD_SD4_DAT1__SD4_DATA1		0x17071
			MX6QDL_PAD_SD4_DAT2__SD4_DATA2		0x17071
			MX6QDL_PAD_SD4_DAT3__SD4_DATA3		0x17071
			MX6QDL_PAD_SD4_DAT4__SD4_DATA4		0x17071
			MX6QDL_PAD_SD4_DAT5__SD4_DATA5		0x17071
			MX6QDL_PAD_SD4_DAT6__SD4_DATA6		0x17071
			MX6QDL_PAD_SD4_DAT7__SD4_DATA7		0x17071
#define GP_EMMC_RESET	<&gpio2 6 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_NANDF_D6__GPIO2_IO06		0x1b0b0
		>;
	};
};

/ {
	aliases {
		backlight_lvds = &backlight_lvds;
		fb_hdmi = &fb_hdmi;
		fb_lvds = &fb_lvds;
		ldb = &ldb;
		mmc0 = &usdhc3;
		mmc1 = &usdhc4;
		mxcfb0 = &fb_hdmi;
		mxcfb1 = &fb_lvds;
		pwm_lvds = &pwm4;
		t_lvds = &t_lvds;
		ts_egalax = &ts_egalax;
		ts_ft5x06 = &ts_ft5x06;
		ts_goodix = &ts_goodix;
		ts_goodix2 = &ts_goodix2;
		ts_ili210x = &ts_ili210x;
	};

	backlight_lvds: backlight_lvds {
		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10>;
		compatible = "pwm-backlight";
		default-brightness-level = <9>;
		display = <&fb_lvds>;
		enable-gpios = GP_LVDS_J5_PIN36;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_backlight_lvds>;
		pwms = <&pwm4 0 200000>;
	};

	fb_hdmi: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1280x720M@60";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	fb_lvds: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		5v_status {
			label = "5v_status";
			gpios = GP_5V_STATUS;
			linux,code = <KEY_FN_F1>;
		};

		48v_status {
			label = "48v_status";
			gpios = GP_48V_STATUS;
			linux,code = <KEY_FN_F2>;
		};

		ch1_input {
			label = "ch1_input";
			gpios = GP_CH1_INPUT;
			linux,code = <KEY_FN_F4>;
		};

		ch1_16v_fault {
			label = "ch1_16v_fault";
			gpios = GP_CH1_16V_FAULT;
			linux,code = <KEY_FN_F5>;
		};

		ch1_48v_fault {
			label = "ch1_48v_fault";
			gpios = GP_CH1_48V_FAULT;
			linux,code = <KEY_FN_F6>;
		};

		ch2_input {
			label = "ch2_input";
			gpios = GP_CH2_INPUT;
			linux,code = <KEY_FN_F7>;
		};

		ch2_16v_fault {
			label = "ch2_16v_fault";
			gpios = GP_CH2_16V_FAULT;
			linux,code = <KEY_FN_F8>;
		};

		ch2_48v_fault {
			label = "ch2_48v_fault";
			gpios = GP_CH2_48V_FAULT;
			linux,code = <KEY_FN_F9>;
		};
	};

	memory {
		reg = <0x10000000 0xeffffc00>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_1p8v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_2p5v: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usbotg_vbus: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_reg_usbotg_vbus>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = GP_REG_USBOTG;
			enable-active-high;
		};
	};

	sound_a {
		compatible = "fsl,imx6q-usd-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "sgtl5000-audio-a";
		ssi-controller = <&ssi1>;
		audio-codec = <&sgtl5000a>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"LINE_IN", "Line In Jack",
			"Ext Spk", "HP_OUT",
			"Line Out Jack", "LINE_OUT";
		mux-int-port = <1>;
		mux-ext-port = <4>;
		mute-gpios = GP_CODEC_A_MUTE_N;
		/* delay between mute and standby enter */
		amp-standby-enter-wait-ms = <50>;
		/* delay between standby exit and unmute */
		amp-standby-exit-delay-ms = <100>;
		amp-standby-gpios = GP_CODEC_A_SHTDN_N;
		amp-gain-gpios = GP_CODEC_A_G1, GP_CODEC_A_G2;
		amp-gain-seq = /bits/ 8 <1 0 2 3>;
	};

	sound_b {
		compatible = "fsl,imx6q-usd-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "sgtl5000-audio-b";
		ssi-controller = <&ssi2>;
		audio-codec = <&sgtl5000b>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"LINE_IN", "Line In Jack",
			"Ext Spk", "HP_OUT",
			"Line Out Jack", "LINE_OUT";
		mux-int-port = <2>;
		mux-ext-port = <3>;
		mute-gpios = GP_CODEC_B_MUTE_N;
		/* delay between mute and standby enter */
		amp-standby-enter-wait-ms = <50>;
		/* delay between standby exit and unmute */
		amp-standby-exit-delay-ms = <100>;
		amp-standby-gpios = GP_CODEC_B_SHTDN_N;
		amp-gain-gpios = GP_CODEC_B_G1, GP_CODEC_B_G2;
		amp-gain-seq = /bits/ 8 <1 0 2 3>;
	};

	sound-hdmi {
		compatible = "fsl,imx6qdl-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mipi_camera = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux3>,<&pinctrl_audmux4>;
	status = "okay";
};

&ecspi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	fsl,spi-num-chipselects = <1>;
	cs-gpios = GP_ECSPI1_NOR_CS;
	status = "okay";

	flash: m25p80@0 {
		compatible = "sst,sst25vf016b";
		spi-max-frequency = <20000000>;
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		mtd@00000000 {
			label = "U-Boot";
			reg = <0x0 0xC0000>;
		};

		mtd@000C0000 {
			label = "env";
			reg = <0xC0000 0x2000>;
		};
		mtd@000C2000 {
			label = "splash";
			reg = <0xC2000 0x13e000>;
		};
	};
};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = GP_ECSPI2_CS1;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";

	spidev@0 {
		compatible = "spidev";
		spi-max-frequency = <20000000>;
		reg = <0>;
	};
};

&fec {
	fsl,err006687-workaround-present;
	interrupts-extended = GPIRQ_ENET,
			      <&gpc 0 119 IRQ_TYPE_LEVEL_HIGH>;
	phy-handle = <&ethphy>;
	phy-mode = "rgmii-id";
#if 0
	phy-reset-gpios = GP_ENET_PHY_RESET;
#endif
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	status = "okay";

	mdio {
		#address-cells = <0>;
		#size-cells = <1>;

		ethphy: ethernet-phy@6 {
			reg = <6>;
			interrupts-extended = GPIRQ_ENET_PHY;
		};
	};
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_1>;
	scl-gpios = GP_I2C1_SCL;
	sda-gpios = GP_I2C1_SDA;
	status = "okay";

	sgtl5000a: sgtl5000@2a {
		compatible = "fsl,sgtl5000";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1_sgtl5000a>;
		reg = <0x2a>;
		clocks = <&clks IMX6QDL_CLK_CKO>;
		VDDA-supply = <&reg_2p5v>;
		VDDIO-supply = <&reg_3p3v>;
	};

	sgtl5000b: sgtl5000@a {
		compatible = "fsl,sgtl5000";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c1_sgtl5000b>;
		reg = <0x0a>;
		clocks = <&clks IMX6QDL_CLK_CKO>;
		VDDA-supply = <&reg_2p5v>;
		VDDIO-supply = <&reg_3p3v>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_1>;
	scl-gpios = GP_I2C2_SCL;
	sda-gpios = GP_I2C2_SDA;
	status = "okay";

	ads1000@49 {
		compatible = "ti,ads1000";
		reg = <0x49>;
	};

	edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};

	ov5640_mipi: ov5640_mipi@3c {
		compatible = "ovti,ov5640_mipi";
		reg = <0x3c>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c2_ov5640_mipi>;
		clocks = <&clks IMX6QDL_CLK_CKO2>;
		clock-names = "xclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		powerdown-gpios = GP_OV5640_MIPI_POWER_DOWN;
		reset-gpios = GP_OV5640_MIPI_RESET;
		ipu_id = <0>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
		assigned-clocks        = <&clks IMX6QDL_CLK_CKO2_SEL>;
		assigned-clock-parents = <&clks IMX6QDL_CLK_OSC>;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c3>;
	pinctrl-1 = <&pinctrl_i2c3_1>;
	scl-gpios = GP_I2C3_SCL;
	sda-gpios = GP_I2C3_SDA;
	status = "okay";

	ts_egalax: touchscreen@4 {
		compatible = "eeti,egalax_ts";
		interrupts-extended = GPIRQ_I2C3_J7;
		reg = <0x04>;
		status = "disabled";
		wakeup-gpios = GP_I2C3_J7;
	};

	ts_ft5x06: touchscreen@38 {
		compatible = "edt,ft5x06-ts";
		interrupts-extended = GPIRQ_I2C3_J7;
		reg = <0x38>;
		reset-gpios = GP_I2C3_J7_RESET;
		status = "disabled";
		wakeup-gpios = GP_I2C3_J7;
	};

	ts_goodix: touchscreen@14 {
		compatible = "goodix,gt911";
		display = <&fb_lvds>;
		esd-recovery-timeout-ms = <2000>;
		interrupts-extended = GPIRQ_GT911;
		irq-gpios = GP_GT911_IRQ;
		reg = <0x14>;
		reset-gpios = GP_TS_GT911_RESET;
		status = "disabled";
	};

	ts_goodix2: touchscreen@5d {
		compatible = "goodix,gt911";
		display = <&fb_lvds>;
		esd-recovery-timeout-ms = <2000>;
		interrupts-extended = GPIRQ_GT911;
		irq-gpios = GP_GT911_IRQ;
		reg = <0x5d>;
		reset-gpios = GP_TS_GT911_RESET;
		status = "disabled";
	};

	ts_ili210x: touchscreen@41 {
		compatible = "ili210x";
		interrupts-extended = GPIRQ_I2C3_J7;
		reg = <0x41>;
		status = "disabled";
		wakeup-gpios = GP_I2C3_J7;
	};
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		crtc = "ipu1-di1";
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		primary;
		status = "okay";

		display-timings {
			t_lvds: t_lvds_default {
				clock-frequency = <68936991>;
				hactive = <1280>;
				vactive = <800>;
				hback-porch = <48>;
				hfront-porch = <48>;
				vback-porch = <8>;
				vfront-porch = <2>;
				hsync-len = <32>;
				vsync-len = <6>;
			};
		};
	};
};

&mipi_csi {
	lanes = <2>;
	status = "okay";
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpios = GP_PCIE_RESET;
	status = "okay";
};

&pwm4 {
	#pwm-cells = <2>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&ssi2 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	uart-has-rtscts;
	status = "okay";
};

&usbh1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbh1>;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usbotg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <4>;
	cd-gpios = GP_USDHC3_CD;
	vmmc-supply = <&reg_3p3v>;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <8>;
	non-removable;
	vqmmc-1-8-v;
	vmmc-supply = <&reg_1p8v>;
	keep-power-in-suspend;
	status = "okay";
};
