{"kind":"symbol","topicSections":[{"title":"Enumerations","identifiers":["doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockPhase","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockPolarity","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockRateSelect"]}],"primaryContentSections":[{"declarations":[{"platforms":["macOS"],"languages":["swift"],"tokens":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"SPI"}]}],"kind":"declarations"},{"content":[{"text":"Overview","level":2,"anchor":"overview","type":"heading"},{"inlineContent":[{"type":"text","text":"19.1 Features"},{"type":"text","text":" "},{"type":"text","text":"â€¢ Full-duplex, Three-wire Synchronous Data Transfer â€¢ Master or Slave Operation"},{"text":" ","type":"text"},{"text":"â€¢ LSB First or MSB First Data Transfer","type":"text"},{"type":"text","text":" "},{"type":"text","text":"â€¢ Seven Programmable Bit Rates"},{"type":"text","text":" "},{"type":"text","text":"â€¢ End of Transmission Interrupt Flag"},{"type":"text","text":" "},{"type":"text","text":"â€¢ Write Collision Flag Protection"},{"text":" ","type":"text"},{"text":"â€¢ Wake-up from Idle Mode","type":"text"},{"type":"text","text":" "},{"text":"â€¢ Double Speed (CK\/2) Master SPI Mode","type":"text"}],"type":"paragraph"},{"inlineContent":[{"type":"text","text":"19.2 Overview"},{"text":" ","type":"text"},{"type":"text","text":"The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the ATmega48A\/PA\/88A\/PA\/168A\/PA\/328\/P and peripheral devices or between several AVR devices."},{"type":"text","text":" "},{"type":"text","text":"The USART can also be used in Master SPI mode, see â€œUSART in SPI Modeâ€ on page 205. The PRSPI bit in â€Minimizing Power Consumptionâ€ on page 51 must be written to zero to enable SPI module."}],"type":"paragraph"},{"code":["                                      SPI Block Diagram","","                                                                                â”Œâ”€â”€â”€â”€â”€â”€â”€â”","                                â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â—â”€â”€â”€â–¶â”‚S      â”‚     â”Œâ”€â”€â”€â”€â”","                                â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”Œâ”€â”€â”‚M      â”œâ”€â”€â”€â”€â”€â”¤MISOâ”‚","              XTAL              â”‚   â”‚     MSB                    LSB     â”‚ â””â”€â”¼â”€â–¶â”‚M      â”‚     â””â”€â”€â”€â”€â”˜","                â”‚               â”‚   â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”‚   â”‚  â”‚       â”‚     â”Œâ”€â”€â”€â”€â”","                â”‚               â””â”€â”€â”€â”¤    â”‚   8 BIT SHIFT REGISTER   â”‚â—€ â”€ â”¼ â”€ â—â”€â”€â”¤S      â”œâ”€â”€â”€â”€â”€â”¤MOSIâ”‚","                â–¼                   â”‚    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤    â”‚      â”‚       â”‚     â””â”€â”€â”€â”€â”˜","    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚    â”‚     READ DATA BUFFER     â”‚    â”‚      â”‚       â”‚","    â”‚       DIVIDER        â”‚        â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚      â”‚  PIN  â”‚","    â”‚ \/2\/4\/8\/16\/32\/64\/128  â”‚        â”‚                                    â”‚      â”‚CONTROLâ”‚","    â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â”‚ LOGIC â”‚","          â”‚   â”‚  â”‚   â”‚                       â–²                  â–²               â”‚       â”‚","          â–¼   â–¼  â–¼   â–¼                       â–¼                  â”‚ CLOCK         â”‚       â”‚","       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” SPI CLOCK (MASTER) â”‚            â”Œâ”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”         â”‚       â”‚","       â”‚                â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚           â”‚         â”‚       â”‚     â”Œâ”€â”€â”€â”€â”","       â”‚     SELECT     â”‚                    â”‚            â”‚   CLOCK   â”‚â—€â”€â”€â”€â”€â”€â”€â”€â”€â”¤S      â”œâ”€â”€â”€â”€â”€â”¤SCK â”‚","       â”‚                â”‚    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   LOGIC   â”‚         â”‚       â”‚     â””â”€â”€â”€â”€â”˜","       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚           â”œâ”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚M      â”‚     â”Œâ”€â”€â”€â”€â”","         Sâ–²  Sâ–²  S â–²         â”‚  â”‚            â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚       â”œâ”€â”€â”€â”€â”€â”¤ SS â”‚","         Pâ”‚  Pâ”‚  P â”‚         â”‚  â”‚            â”‚              â–²  â–²  â–²             â”‚       â”‚     â””â”€â”€â”€â”€â”˜","         Iâ”‚  Râ”‚  R â”‚         â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤       â”‚","         2â”‚  1â”‚  2 â”‚         â”‚  â”‚  â”‚         â”‚              â”‚  â”‚  â”‚             â””â”€â”€â”€â”€â”€â”€â”€â”˜","         Xâ”‚   â”‚    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”       Mâ–² Sâ–² Dâ–²","    â”Œâ”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”  â”‚       Sâ”‚ Pâ”‚ Oâ”‚","    â”‚                        â”‚  â”‚  â”‚         â”‚              â”‚  â”‚  â”‚  â”‚  â”‚       Tâ”‚ Eâ”‚ Râ”‚","    â”‚                        â–¼  â”‚  â–¼  MSTR   â”‚              â”‚  â”‚  â”‚  â”‚  â”‚       Râ”‚  â”‚ Dâ”‚","    â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”â—€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â—â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚  â”‚","    â”‚  â”‚                            â”‚ SPE    â”‚              â”‚  â”‚  â”‚  â”‚  â”‚           â”‚  â”‚","    â”‚  â”‚        SPI CONTROL         â”‚â—€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â—â”€â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚","    â”‚  â”‚                            â”‚        â”‚        â”‚     â”‚  â”‚  â”‚  â”‚  â”‚              â”‚","    â”‚  â””â”€â”¬â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”˜â—€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”  â”‚  â”Œâ”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜","    â”‚    â”‚  â”‚                â–²   â”‚           â”‚     â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚","    â””â”€â”€â”€â”€â”¼â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â—   â”‚           â”‚     â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚","         â”‚  â”‚               Sâ”‚   â”‚           â”‚     â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚  â”‚","        Sâ”‚ Wâ”‚               Pâ”‚   â”‚           â”‚    Sâ”‚  â”‚ Dâ”‚ Mâ”‚ Câ”‚ Câ”‚ Sâ”‚ Sâ”‚","        Pâ”‚ Câ”‚               Iâ”‚   â”‚           â”‚    Pâ”‚ Sâ”‚ Oâ”‚ Sâ”‚ Pâ”‚ Pâ”‚ Pâ”‚ Pâ”‚","        Iâ”‚ Oâ”‚               2â”‚   â”‚          8\/    Iâ”‚ Pâ”‚ Râ”‚ Tâ”‚ Oâ”‚ Hâ”‚ Râ”‚ Râ”‚","        Fâ–¼ Lâ–¼   â”‚  â”‚  â”‚  â”‚  Xâ”‚   â”‚           â”‚    Eâ”‚ Eâ”‚ Dâ”‚ Râ”‚ Lâ”‚ Aâ”‚ 1â”‚ 0â”‚","       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”€â”´â”€â” â”‚           â”‚   â”Œâ”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”€â”€â”´â”","       â”‚  SPI STATUS REGISTER  â”‚ â”‚           â”‚   â”‚ SPI CONTROL REGISTER  â”‚","       â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚           â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜","                   â”‚             â”‚     8     â”‚  8            â–²","                   â””â”€â”€â”€â”€â”€â”€â”€â–¶â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€\/â”€â”€â”€â”€â”¼â”€â”€â”€\/â”€â”€â”€â”€â—€â”€â–¶â”€â”€â”€â”€â”˜","                                 â”‚           â”‚","                                 â”‚           â–²","                                 â”‚           â”‚","                                 â–¼           â–¼","                           SPI INTERRUPT  INTERNAL","                              REQUEST     DATA BUS"],"syntax":null,"type":"codeListing"}],"kind":"content"}],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR"]]},"variants":[{"paths":["\/documentation\/coreavr\/spi"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI"},"metadata":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"kind":"identifier","text":"SPI"}],"modules":[{"name":"CoreAVR"}],"symbolKind":"enum","externalID":"s:7CoreAVR3SPIO","role":"symbol","title":"SPI","navigatorTitle":[{"text":"SPI","kind":"identifier"}],"roleHeading":"Enumeration"},"schemaVersion":{"minor":3,"major":0,"patch":0},"abstract":[{"text":"SPIğŸ¤ğŸ¼â€“ Serial Peripheral Interface","type":"text"}],"sections":[],"references":{"doc://CoreAVR/documentation/CoreAVR/SPI":{"kind":"symbol","title":"SPI","role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI","navigatorTitle":[{"text":"SPI","kind":"identifier"}],"url":"\/documentation\/coreavr\/spi","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"text":"SPI","kind":"identifier"}],"abstract":[{"text":"SPIğŸ¤ğŸ¼â€“ Serial Peripheral Interface","type":"text"}],"type":"topic"},"doc://CoreAVR/documentation/CoreAVR/SPI/ClockPolarity":{"title":"SPI.ClockPolarity","role":"symbol","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"identifier","text":"ClockPolarity"}],"url":"\/documentation\/coreavr\/spi\/clockpolarity","abstract":[],"kind":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockPolarity","navigatorTitle":[{"text":"ClockPolarity","kind":"identifier"}],"type":"topic"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/SPI/ClockPhase":{"role":"symbol","fragments":[{"text":"enum","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"ClockPhase"}],"abstract":[],"url":"\/documentation\/coreavr\/spi\/clockphase","type":"topic","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockPhase","kind":"symbol","navigatorTitle":[{"kind":"identifier","text":"ClockPhase"}],"title":"SPI.ClockPhase"},"doc://CoreAVR/documentation/CoreAVR/SPI/ClockRateSelect":{"kind":"symbol","title":"SPI.ClockRateSelect","role":"symbol","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI\/ClockRateSelect","navigatorTitle":[{"text":"ClockRateSelect","kind":"identifier"}],"url":"\/documentation\/coreavr\/spi\/clockrateselect","fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"kind":"identifier","text":"ClockRateSelect"}],"abstract":[],"type":"topic"}}}