# Synchronous-FIFO-in-SystemVerilog
Synchronous BUFFER/FIRST IN FIRST OUT in SystemVerilog
