// Seed: 68154724
module module_0 (
    output wand id_0,
    output wor  id_1,
    output wor  id_2,
    output tri0 id_3,
    output tri  id_4,
    output tri1 id_5,
    input  wor  id_6,
    output tri0 id_7,
    input  wor  id_8
);
  always
  `define pp_10 0
  assign id_1 = -1 != id_8.id_8;
endmodule
module module_1 #(
    parameter id_14 = 32'd90
) (
    output tri0  id_0,
    input  tri0  id_1,
    output tri0  id_2 [-1 'd0 : -1 'h0],
    input  wand  id_3,
    output logic id_4,
    input  wor   id_5,
    input  wand  id_6,
    input  tri0  id_7,
    input  wire  id_8,
    input  wor   id_9,
    output logic id_10
);
  assign id_4 = 1;
  assign id_0 = ~1'd0;
  logic id_12 = id_5;
  logic id_13;
  for (_id_14 = 1 == {1{-1'b0}}; id_9; id_4 = id_9 + id_6) wire id_15;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_6,
      id_2,
      id_9
  );
  assign modCall_1.id_1 = 0;
  always begin : LABEL_0
    id_10 = id_12[1'd0 : id_14] / id_6;
  end
endmodule
