{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717771442998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717771442999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun  7 11:44:02 2024 " "Processing started: Fri Jun  7 11:44:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717771442999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771442999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto-final -c projeto-final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto-final -c projeto-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771442999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717771443168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717771443168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MSG_X msg_x game_over.v(12) " "Verilog HDL Declaration information at game_over.v(12): object \"MSG_X\" differs only in case from object \"msg_x\" in the same scope" {  } { { "../game_over.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717771447501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MSG_Y msg_y game_over.v(13) " "Verilog HDL Declaration information at game_over.v(13): object \"MSG_Y\" differs only in case from object \"msg_y\" in the same scope" {  } { { "../game_over.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717771447501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over " "Found entity 1: game_over" {  } { { "../game_over.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/game_over.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717771447502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771447502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_block " "Found entity 1: timer_block" {  } { { "../timer_block.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717771447504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771447504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_ball.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_ball " "Found entity 1: timer_ball" {  } { { "../timer_ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/timer_ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717771447505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771447505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 bar " "Found entity 1: bar" {  } { { "../bar.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717771447506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771447506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717771447508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771447508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bloco.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bloco.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloco " "Found entity 1: bloco" {  } { { "../bloco.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bloco.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717771447509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771447509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../vga.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717771447510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771447510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717771447512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771447512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/placar.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/placar.v" { { "Info" "ISGN_ENTITY_NAME" "1 placar " "Found entity 1: placar" {  } { { "../placar.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/placar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717771447513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771447513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/cb7s.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/cb7s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cb7s " "Found entity 1: cb7s" {  } { { "../cb7s.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/cb7s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717771447514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771447514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/button.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/button.v" { { "Info" "ISGN_ENTITY_NAME" "1 button " "Found entity 1: button" {  } { { "../button.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717771447516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771447516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../bcd.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/bcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717771447517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_center ball.v(57) " "Verilog HDL Implicit Net warning at ball.v(57): created implicit net for \"hit_center\"" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_left ball.v(58) " "Verilog HDL Implicit Net warning at ball.v(58): created implicit net for \"hit_left\"" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_right ball.v(59) " "Verilog HDL Implicit Net warning at ball.v(59): created implicit net for \"hit_right\"" {  } { { "../ball.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/ball.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_d top.v(139) " "Verilog HDL Implicit Net warning at top.v(139): created implicit net for \"hit_block_d\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_u top.v(140) " "Verilog HDL Implicit Net warning at top.v(140): created implicit net for \"hit_block_u\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_r top.v(141) " "Verilog HDL Implicit Net warning at top.v(141): created implicit net for \"hit_block_r\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block_l top.v(142) " "Verilog HDL Implicit Net warning at top.v(142): created implicit net for \"hit_block_l\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "endgame_vidas top.v(146) " "Verilog HDL Implicit Net warning at top.v(146): created implicit net for \"endgame_vidas\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 146 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block11 top.v(577) " "Verilog HDL Implicit Net warning at top.v(577): created implicit net for \"hit_block11\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 577 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block12 top.v(598) " "Verilog HDL Implicit Net warning at top.v(598): created implicit net for \"hit_block12\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 598 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block13 top.v(619) " "Verilog HDL Implicit Net warning at top.v(619): created implicit net for \"hit_block13\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 619 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block14 top.v(640) " "Verilog HDL Implicit Net warning at top.v(640): created implicit net for \"hit_block14\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 640 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hit_block15 top.v(661) " "Verilog HDL Implicit Net warning at top.v(661): created implicit net for \"hit_block15\"" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 661 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717771447517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717771447545 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "matrix top.v(19) " "Verilog HDL or VHDL warning at top.v(19): object \"matrix\" assigned a value but never read" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717771447545 "|top"}
{ "Error" "EVRFX_SV_1027_UNCONVERTED" "top.v(19) " "SystemVerilog error at top.v(19): assignments to unpacked arrays must be aggregate expressions" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 19 0 0 } }  } 0 10673 "SystemVerilog error at %1!s!: assignments to unpacked arrays must be aggregate expressions" 0 0 "Analysis & Synthesis" 0 -1 1717771447577 ""}
{ "Error" "EVRFX_VERI_UNSIZED_OPERANDS_NOT_ALLOWED" "top.v(19) " "Verilog HDL error at top.v(19): unsized constants are not allowed in concatenations" {  } { { "../top.v" "" { Text "/home/ec2022/ra186087/Documents/2024s1-mc613-projeto-elektras/top.v" 19 0 0 } }  } 0 10257 "Verilog HDL error at %1!s!: unsized constants are not allowed in concatenations" 0 0 "Analysis & Synthesis" 0 -1 1717771447577 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717771447578 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1147 " "Peak virtual memory: 1147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717771447617 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun  7 11:44:07 2024 " "Processing ended: Fri Jun  7 11:44:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717771447617 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717771447617 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717771447617 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717771447617 ""}
