{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765228888188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765228888198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 08 15:21:27 2025 " "Processing started: Mon Dec 08 15:21:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765228888198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228888198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vec_mul_avalon_interface_32 -c vec_mul_avalon_interface_32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vec_mul_avalon_interface_32 -c vec_mul_avalon_interface_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228888198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765228889025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765228889025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vec_mul_avalon_interface_32.sv 1 1 " "Using design file vec_mul_avalon_interface_32.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vec_mul_avalon_interface_32 " "Found entity 1: vec_mul_avalon_interface_32" {  } { { "vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228897600 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765228897600 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vec_mul_avalon_interface_32 " "Elaborating entity \"vec_mul_avalon_interface_32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765228897603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vec_mul_pipe_core_32.sv 1 1 " "Using design file vec_mul_pipe_core_32.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vec_mul_pipe_core_32 " "Found entity 1: vec_mul_pipe_core_32" {  } { { "vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_pipe_core_32.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228897688 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1765228897688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vec_mul_pipe_core_32 vec_mul_pipe_core_32:coreComp " "Elaborating entity \"vec_mul_pipe_core_32\" for hierarchy \"vec_mul_pipe_core_32:coreComp\"" {  } { { "vec_mul_avalon_interface_32.sv" "coreComp" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228897688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vec_mul_pipe_core_32.sv(149) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(149): truncated value with size 32 to match size of target (6)" {  } { { "vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_pipe_core_32.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228897694 "|vec_mul_avalon_interface_32|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vec_mul_pipe_core_32.sv(150) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(150): truncated value with size 32 to match size of target (7)" {  } { { "vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_pipe_core_32.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228897694 "|vec_mul_avalon_interface_32|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vec_mul_pipe_core_32.sv(155) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(155): truncated value with size 32 to match size of target (6)" {  } { { "vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_pipe_core_32.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228897694 "|vec_mul_avalon_interface_32|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vec_mul_pipe_core_32.sv(156) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(156): truncated value with size 32 to match size of target (7)" {  } { { "vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_pipe_core_32.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228897694 "|vec_mul_avalon_interface_32|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vec_mul_pipe_core_32.sv(170) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(170): truncated value with size 32 to match size of target (6)" {  } { { "vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_pipe_core_32.sv" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228897694 "|vec_mul_avalon_interface_32|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vec_mul_pipe_core_32.sv(171) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(171): truncated value with size 32 to match size of target (6)" {  } { { "vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_pipe_core_32.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228897694 "|vec_mul_avalon_interface_32|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vec_mul_pipe_core_32.sv(184) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(184): truncated value with size 32 to match size of target (7)" {  } { { "vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_pipe_core_32.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228897694 "|vec_mul_avalon_interface_32|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 vec_mul_pipe_core_32.sv(193) " "Verilog HDL assignment warning at vec_mul_pipe_core_32.sv(193): truncated value with size 32 to match size of target (7)" {  } { { "vec_mul_pipe_core_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_pipe_core_32.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765228897694 "|vec_mul_avalon_interface_32|vec_mul_pipe_core_32:coreComp"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "vec_mul_pipe_core_32:coreComp\|FIFO_A_rtl_0 " "Inferred RAM node \"vec_mul_pipe_core_32:coreComp\|FIFO_A_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765228898508 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "vec_mul_pipe_core_32:coreComp\|FIFO_B_rtl_0 " "Inferred RAM node \"vec_mul_pipe_core_32:coreComp\|FIFO_B_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765228898517 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vec_mul_pipe_core_32:coreComp\|FIFO_A_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vec_mul_pipe_core_32:coreComp\|FIFO_A_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "vec_mul_pipe_core_32:coreComp\|FIFO_B_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"vec_mul_pipe_core_32:coreComp\|FIFO_B_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765228898620 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765228898620 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765228898620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vec_mul_pipe_core_32:coreComp\|altsyncram:FIFO_A_rtl_0 " "Elaborated megafunction instantiation \"vec_mul_pipe_core_32:coreComp\|altsyncram:FIFO_A_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228899512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vec_mul_pipe_core_32:coreComp\|altsyncram:FIFO_A_rtl_0 " "Instantiated megafunction \"vec_mul_pipe_core_32:coreComp\|altsyncram:FIFO_A_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765228899514 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765228899514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3n1 " "Found entity 1: altsyncram_a3n1" {  } { { "db/altsyncram_a3n1.tdf" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/db/altsyncram_a3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765228899756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228899756 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "avm_bytenable\[0\] VCC " "Pin \"avm_bytenable\[0\]\" is stuck at VCC" {  } { { "vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765228900171 "|vec_mul_avalon_interface_32|avm_bytenable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_bytenable\[1\] VCC " "Pin \"avm_bytenable\[1\]\" is stuck at VCC" {  } { { "vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765228900171 "|vec_mul_avalon_interface_32|avm_bytenable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_bytenable\[2\] VCC " "Pin \"avm_bytenable\[2\]\" is stuck at VCC" {  } { { "vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765228900171 "|vec_mul_avalon_interface_32|avm_bytenable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_bytenable\[3\] VCC " "Pin \"avm_bytenable\[3\]\" is stuck at VCC" {  } { { "vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765228900171 "|vec_mul_avalon_interface_32|avm_bytenable[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_burstcount\[0\] VCC " "Pin \"avm_burstcount\[0\]\" is stuck at VCC" {  } { { "vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765228900171 "|vec_mul_avalon_interface_32|avm_burstcount[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_burstcount\[1\] GND " "Pin \"avm_burstcount\[1\]\" is stuck at GND" {  } { { "vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765228900171 "|vec_mul_avalon_interface_32|avm_burstcount[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_burstcount\[2\] GND " "Pin \"avm_burstcount\[2\]\" is stuck at GND" {  } { { "vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765228900171 "|vec_mul_avalon_interface_32|avm_burstcount[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_burstcount\[3\] GND " "Pin \"avm_burstcount\[3\]\" is stuck at GND" {  } { { "vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765228900171 "|vec_mul_avalon_interface_32|avm_burstcount[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_burstcount\[4\] GND " "Pin \"avm_burstcount\[4\]\" is stuck at GND" {  } { { "vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765228900171 "|vec_mul_avalon_interface_32|avm_burstcount[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_burstcount\[5\] GND " "Pin \"avm_burstcount\[5\]\" is stuck at GND" {  } { { "vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765228900171 "|vec_mul_avalon_interface_32|avm_burstcount[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_burstcount\[6\] GND " "Pin \"avm_burstcount\[6\]\" is stuck at GND" {  } { { "vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765228900171 "|vec_mul_avalon_interface_32|avm_burstcount[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "avm_burstcount\[7\] GND " "Pin \"avm_burstcount\[7\]\" is stuck at GND" {  } { { "vec_mul_avalon_interface_32.sv" "" { Text "D:/Uah_Fpga/FinalProjectTry/Try_Submit/pipe/sv_code/vec_mul_avalon_interface_32/vec_mul_avalon_interface_32.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765228900171 "|vec_mul_avalon_interface_32|avm_burstcount[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765228900171 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765228900268 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765228901474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765228901474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1126 " "Implemented 1126 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "74 " "Implemented 74 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765228902049 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765228902049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "905 " "Implemented 905 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765228902049 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765228902049 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1765228902049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765228902049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765228902083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 08 15:21:42 2025 " "Processing ended: Mon Dec 08 15:21:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765228902083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765228902083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765228902083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765228902083 ""}
