# yard-1
Small synthesizable 32 bit processor core, intended for embedded FPGA design.

BSD 2-Clause license

Work in progress, currently usable for modest assembly code projects running from internal BRAM.

See the doc directory for a PDF of the latest Architecture Reference.

Repository contents:

    core VHDL source code 

    core simulation testbench
    assembly source files for instruction set verification 

    cross assembler tools
    YARDBUG monitor source 

    evb demo project for Lattice XP2 Brevia board
    evb demo project for Spartan-3 Starter Board 
