; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16
@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_convolution_relu_8(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, i32 %7, i32 %8) local_unnamed_addr !dbg !7 {
  %10 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #4, !dbg !10
  %11 = shl i32 %10, 6, !dbg !11
  %12 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %13 = shl i32 %12, 2, !dbg !12
  %14 = and i32 %13, 60, !dbg !12
  %15 = or disjoint i32 %11, %14, !dbg !13
  %16 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #4, !dbg !14
  %17 = shl i32 %16, 4, !dbg !15
  %18 = lshr i32 %12, 4, !dbg !16
  %19 = and i32 %18, 7, !dbg !16
  %20 = or disjoint i32 %17, %19, !dbg !17
  %21 = or disjoint i32 %20, 8, !dbg !17
  %22 = icmp slt i32 %20, 16, !dbg !18
  %23 = icmp slt i32 %21, 16, !dbg !18
  %.frozen = freeze i32 %15, !dbg !19
  %24 = sdiv i32 %.frozen, 512, !dbg !19
  %25 = mul i32 %24, 512, !dbg !20
  %.decomposed = sub i32 %.frozen, %25, !dbg !20
  %26 = shl i32 %20, 9, !dbg !21
  %27 = shl i32 %21, 9, !dbg !21
  %28 = shl i32 %24, 13, !dbg !22
  %29 = add i32 %28, %.decomposed, !dbg !23
  %30 = add i32 %29, %26, !dbg !24
  %31 = add i32 %29, %27, !dbg !24
  %32 = sext i32 %30 to i64, !dbg !25
  %33 = getelementptr float, ptr addrspace(1) %0, i64 %32, !dbg !25
  %34 = sext i32 %31 to i64, !dbg !25
  %35 = getelementptr float, ptr addrspace(1) %0, i64 %34, !dbg !25
  %36 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %33, i1 %22) #4, !dbg !26
  %37 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %35, i1 %23) #4, !dbg !26
  %38 = sext i32 %.decomposed to i64, !dbg !27
  %39 = getelementptr float, ptr addrspace(1) %1, i64 %38, !dbg !27
  %40 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %39, i1 true) #4, !dbg !28
  %41 = getelementptr float, ptr addrspace(1) %2, i64 %38, !dbg !29
  %42 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %41, i1 true) #4, !dbg !30
  %43 = extractvalue { i32, i32, i32, i32 } %42, 0, !dbg !30
  %44 = extractvalue { i32, i32, i32, i32 } %42, 1, !dbg !30
  %45 = extractvalue { i32, i32, i32, i32 } %42, 2, !dbg !30
  %46 = extractvalue { i32, i32, i32, i32 } %42, 3, !dbg !30
  %47 = bitcast i32 %43 to float, !dbg !30
  %48 = bitcast i32 %44 to float, !dbg !30
  %49 = bitcast i32 %45 to float, !dbg !30
  %50 = bitcast i32 %46 to float, !dbg !30
  %51 = getelementptr float, ptr addrspace(1) %3, i64 %38, !dbg !31
  %52 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %51, i1 true) #4, !dbg !32
  %53 = getelementptr float, ptr addrspace(1) %4, i64 %38, !dbg !33
  %54 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %53, i1 true) #4, !dbg !34
  %55 = fadd float %47, 0x3EE4F8B580000000, !dbg !35
  %56 = fadd float %48, 0x3EE4F8B580000000, !dbg !35
  %57 = fadd float %49, 0x3EE4F8B580000000, !dbg !35
  %58 = fadd float %50, 0x3EE4F8B580000000, !dbg !35
  %59 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not.i = icmp eq i32 %59, 0, !dbg !36
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !36
  %.not1.i = icmp eq i32 %60, 0, !dbg !36
  br i1 %.not.i, label %66, label %61, !dbg !36

61:                                               ; preds = %9
  br i1 %.not1.i, label %64, label %62, !dbg !36

62:                                               ; preds = %61
  %63 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %55) #4, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

64:                                               ; preds = %61
  %65 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %55) #4, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

66:                                               ; preds = %9
  br i1 %.not1.i, label %69, label %67, !dbg !36

67:                                               ; preds = %66
  %68 = tail call float @llvm.nvvm.sqrt.rn.f(float %55) #4, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

69:                                               ; preds = %66
  %70 = tail call float @llvm.nvvm.sqrt.approx.f(float %55) #4, !dbg !36
  br label %__nv_sqrtf.exit, !dbg !36

__nv_sqrtf.exit:                                  ; preds = %62, %64, %67, %69
  %.0.i = phi float [ %63, %62 ], [ %65, %64 ], [ %68, %67 ], [ %70, %69 ], !dbg !36
  %71 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not.i3 = icmp eq i32 %71, 0, !dbg !36
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !36
  %.not1.i6 = icmp eq i32 %72, 0, !dbg !36
  br i1 %.not.i3, label %78, label %73, !dbg !36

73:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %76, label %74, !dbg !36

74:                                               ; preds = %73
  %75 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %56) #4, !dbg !36
  br label %__nv_sqrtf.exit7, !dbg !36

76:                                               ; preds = %73
  %77 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %56) #4, !dbg !36
  br label %__nv_sqrtf.exit7, !dbg !36

78:                                               ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i6, label %81, label %79, !dbg !36

79:                                               ; preds = %78
  %80 = tail call float @llvm.nvvm.sqrt.rn.f(float %56) #4, !dbg !36
  br label %__nv_sqrtf.exit7, !dbg !36

81:                                               ; preds = %78
  %82 = tail call float @llvm.nvvm.sqrt.approx.f(float %56) #4, !dbg !36
  br label %__nv_sqrtf.exit7, !dbg !36

__nv_sqrtf.exit7:                                 ; preds = %74, %76, %79, %81
  %.0.i5 = phi float [ %75, %74 ], [ %77, %76 ], [ %80, %79 ], [ %82, %81 ], !dbg !36
  %83 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not.i8 = icmp eq i32 %83, 0, !dbg !36
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !36
  %.not1.i11 = icmp eq i32 %84, 0, !dbg !36
  br i1 %.not.i8, label %90, label %85, !dbg !36

85:                                               ; preds = %__nv_sqrtf.exit7
  br i1 %.not1.i11, label %88, label %86, !dbg !36

86:                                               ; preds = %85
  %87 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %57) #4, !dbg !36
  br label %__nv_sqrtf.exit12, !dbg !36

88:                                               ; preds = %85
  %89 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %57) #4, !dbg !36
  br label %__nv_sqrtf.exit12, !dbg !36

90:                                               ; preds = %__nv_sqrtf.exit7
  br i1 %.not1.i11, label %93, label %91, !dbg !36

91:                                               ; preds = %90
  %92 = tail call float @llvm.nvvm.sqrt.rn.f(float %57) #4, !dbg !36
  br label %__nv_sqrtf.exit12, !dbg !36

93:                                               ; preds = %90
  %94 = tail call float @llvm.nvvm.sqrt.approx.f(float %57) #4, !dbg !36
  br label %__nv_sqrtf.exit12, !dbg !36

__nv_sqrtf.exit12:                                ; preds = %86, %88, %91, %93
  %.0.i10 = phi float [ %87, %86 ], [ %89, %88 ], [ %92, %91 ], [ %94, %93 ], !dbg !36
  %95 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #4, !dbg !36
  %.not.i13 = icmp eq i32 %95, 0, !dbg !36
  %96 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #4, !dbg !36
  %.not1.i16 = icmp eq i32 %96, 0, !dbg !36
  br i1 %.not.i13, label %102, label %97, !dbg !36

97:                                               ; preds = %__nv_sqrtf.exit12
  br i1 %.not1.i16, label %100, label %98, !dbg !36

98:                                               ; preds = %97
  %99 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %58) #4, !dbg !36
  br label %__nv_sqrtf.exit17, !dbg !36

100:                                              ; preds = %97
  %101 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %58) #4, !dbg !36
  br label %__nv_sqrtf.exit17, !dbg !36

102:                                              ; preds = %__nv_sqrtf.exit12
  br i1 %.not1.i16, label %105, label %103, !dbg !36

103:                                              ; preds = %102
  %104 = tail call float @llvm.nvvm.sqrt.rn.f(float %58) #4, !dbg !36
  br label %__nv_sqrtf.exit17, !dbg !36

105:                                              ; preds = %102
  %106 = tail call float @llvm.nvvm.sqrt.approx.f(float %58) #4, !dbg !36
  br label %__nv_sqrtf.exit17, !dbg !36

__nv_sqrtf.exit17:                                ; preds = %98, %100, %103, %105
  %.0.i15 = phi float [ %99, %98 ], [ %101, %100 ], [ %104, %103 ], [ %106, %105 ], !dbg !36
  %107 = extractvalue { i32, i32, i32, i32 } %37, 3, !dbg !26
  %108 = extractvalue { i32, i32, i32, i32 } %40, 3, !dbg !28
  %109 = extractvalue { i32, i32, i32, i32 } %37, 2, !dbg !26
  %110 = extractvalue { i32, i32, i32, i32 } %40, 2, !dbg !28
  %111 = extractvalue { i32, i32, i32, i32 } %37, 1, !dbg !26
  %112 = extractvalue { i32, i32, i32, i32 } %40, 1, !dbg !28
  %113 = extractvalue { i32, i32, i32, i32 } %37, 0, !dbg !26
  %114 = extractvalue { i32, i32, i32, i32 } %40, 0, !dbg !28
  %115 = extractvalue { i32, i32, i32, i32 } %36, 3, !dbg !26
  %116 = extractvalue { i32, i32, i32, i32 } %36, 2, !dbg !26
  %117 = extractvalue { i32, i32, i32, i32 } %36, 1, !dbg !26
  %118 = extractvalue { i32, i32, i32, i32 } %36, 0, !dbg !26
  %119 = extractvalue { i32, i32, i32, i32 } %54, 3, !dbg !34
  %120 = extractvalue { i32, i32, i32, i32 } %54, 2, !dbg !34
  %121 = extractvalue { i32, i32, i32, i32 } %54, 1, !dbg !34
  %122 = extractvalue { i32, i32, i32, i32 } %54, 0, !dbg !34
  %123 = extractvalue { i32, i32, i32, i32 } %52, 3, !dbg !32
  %124 = extractvalue { i32, i32, i32, i32 } %52, 2, !dbg !32
  %125 = extractvalue { i32, i32, i32, i32 } %52, 1, !dbg !32
  %126 = extractvalue { i32, i32, i32, i32 } %52, 0, !dbg !32
  %127 = and i32 %13, 12, !dbg !12
  %128 = or disjoint i32 %17, %127, !dbg !17
  %129 = icmp slt i32 %128, 16, !dbg !18
  %130 = lshr i32 %12, 2, !dbg !12
  %131 = and i32 %130, 31, !dbg !12
  %132 = or disjoint i32 %131, 32, !dbg !12
  %133 = or disjoint i32 %11, %132, !dbg !13
  %134 = or disjoint i32 %11, %131, !dbg !13
  %135 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #4, !dbg !37
  %136 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i5) #4, !dbg !37
  %137 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i10) #4, !dbg !37
  %138 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i15) #4, !dbg !37
  %139 = insertelement <4 x i32> poison, i32 %108, i64 0, !dbg !28
  %140 = insertelement <4 x i32> %139, i32 %110, i64 1, !dbg !28
  %141 = insertelement <4 x i32> %140, i32 %112, i64 2, !dbg !28
  %142 = insertelement <4 x i32> %141, i32 %114, i64 3, !dbg !28
  %143 = bitcast <4 x i32> %142 to <4 x float>, !dbg !28
  %144 = shufflevector <4 x float> %143, <4 x float> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !28
  %145 = insertelement <8 x i32> poison, i32 %107, i64 0, !dbg !26
  %146 = insertelement <8 x i32> %145, i32 %109, i64 1, !dbg !26
  %147 = insertelement <8 x i32> %146, i32 %111, i64 2, !dbg !26
  %148 = insertelement <8 x i32> %147, i32 %113, i64 3, !dbg !26
  %149 = insertelement <8 x i32> %148, i32 %115, i64 4, !dbg !26
  %150 = insertelement <8 x i32> %149, i32 %116, i64 5, !dbg !26
  %151 = insertelement <8 x i32> %150, i32 %117, i64 6, !dbg !26
  %152 = insertelement <8 x i32> %151, i32 %118, i64 7, !dbg !26
  %153 = bitcast <8 x i32> %152 to <8 x float>, !dbg !26
  %154 = fsub <8 x float> %153, %144, !dbg !38
  %155 = insertelement <4 x i32> poison, i32 %119, i64 0, !dbg !34
  %156 = insertelement <4 x i32> %155, i32 %120, i64 1, !dbg !34
  %157 = insertelement <4 x i32> %156, i32 %121, i64 2, !dbg !34
  %158 = insertelement <4 x i32> %157, i32 %122, i64 3, !dbg !34
  %159 = bitcast <4 x i32> %158 to <4 x float>, !dbg !34
  %160 = shufflevector <4 x float> %159, <4 x float> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !34
  %161 = insertelement <4 x i32> poison, i32 %123, i64 0, !dbg !32
  %162 = insertelement <4 x i32> %161, i32 %124, i64 1, !dbg !32
  %163 = insertelement <4 x i32> %162, i32 %125, i64 2, !dbg !32
  %164 = insertelement <4 x i32> %163, i32 %126, i64 3, !dbg !32
  %165 = bitcast <4 x i32> %164 to <4 x float>, !dbg !32
  %166 = shufflevector <4 x float> %165, <4 x float> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !32
  %167 = insertelement <8 x float> poison, float %138, i64 0, !dbg !39
  %168 = insertelement <8 x float> %167, float %137, i64 1, !dbg !39
  %169 = insertelement <8 x float> %168, float %136, i64 2, !dbg !39
  %170 = insertelement <8 x float> %169, float %135, i64 3, !dbg !39
  %171 = shufflevector <8 x float> %170, <8 x float> poison, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 0, i32 1, i32 2, i32 3>, !dbg !39
  %172 = fmul <8 x float> %154, %171, !dbg !39
  %173 = fmul <8 x float> %172, %166, !dbg !40
  %174 = fadd <8 x float> %173, %160, !dbg !41
  %175 = fcmp olt <8 x float> %174, zeroinitializer, !dbg !42
  %176 = extractelement <8 x i1> %175, i64 7, !dbg !46
  %177 = extractelement <8 x float> %174, i64 7, !dbg !46
  %178 = select i1 %176, float 0.000000e+00, float %177, !dbg !46
  %179 = extractelement <8 x i1> %175, i64 6, !dbg !46
  %180 = extractelement <8 x float> %174, i64 6, !dbg !46
  %181 = select i1 %179, float 0.000000e+00, float %180, !dbg !46
  %182 = extractelement <8 x i1> %175, i64 5, !dbg !46
  %183 = extractelement <8 x float> %174, i64 5, !dbg !46
  %184 = select i1 %182, float 0.000000e+00, float %183, !dbg !46
  %185 = extractelement <8 x i1> %175, i64 4, !dbg !46
  %186 = extractelement <8 x float> %174, i64 4, !dbg !46
  %187 = select i1 %185, float 0.000000e+00, float %186, !dbg !46
  %188 = extractelement <8 x i1> %175, i64 3, !dbg !46
  %189 = extractelement <8 x float> %174, i64 3, !dbg !46
  %190 = select i1 %188, float 0.000000e+00, float %189, !dbg !46
  %191 = extractelement <8 x i1> %175, i64 2, !dbg !46
  %192 = extractelement <8 x float> %174, i64 2, !dbg !46
  %193 = select i1 %191, float 0.000000e+00, float %192, !dbg !46
  %194 = extractelement <8 x i1> %175, i64 1, !dbg !46
  %195 = extractelement <8 x float> %174, i64 1, !dbg !46
  %196 = select i1 %194, float 0.000000e+00, float %195, !dbg !46
  %197 = extractelement <8 x i1> %175, i64 0, !dbg !46
  %198 = extractelement <8 x float> %174, i64 0, !dbg !46
  %199 = select i1 %197, float 0.000000e+00, float %198, !dbg !46
  %200 = shl i32 %134, 4, !dbg !47
  %201 = shl i32 %133, 4, !dbg !47
  %202 = add i32 %128, %200, !dbg !48
  %203 = add i32 %128, %201, !dbg !48
  %204 = sext i32 %202 to i64, !dbg !49
  %205 = getelementptr float, ptr addrspace(1) %5, i64 %204, !dbg !49
  %206 = sext i32 %203 to i64, !dbg !49
  %207 = getelementptr float, ptr addrspace(1) %5, i64 %206, !dbg !49
  %208 = shl i32 %12, 6, !dbg !50
  %209 = and i32 %208, 960, !dbg !50
  %210 = or disjoint i32 %209, %19, !dbg !50
  %211 = and i32 %13, 508, !dbg !50
  %212 = lshr exact i32 %209, 2, !dbg !50
  %213 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %212, !dbg !50
  %214 = getelementptr float, ptr addrspace(3) %213, i32 %210, !dbg !50
  %215 = bitcast float %178 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %214, <1 x i32> %215, i1 true) #4, !dbg !50
  %216 = or disjoint i32 %210, 16, !dbg !50
  %217 = lshr i32 %216, 4, !dbg !50
  %218 = getelementptr float, ptr addrspace(3) @global_smem, i32 %217, !dbg !50
  %219 = getelementptr float, ptr addrspace(3) %218, i32 %216, !dbg !50
  %220 = bitcast float %181 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %219, <1 x i32> %220, i1 true) #4, !dbg !50
  %221 = or disjoint i32 %210, 32, !dbg !50
  %222 = lshr i32 %221, 4, !dbg !50
  %223 = getelementptr float, ptr addrspace(3) @global_smem, i32 %222, !dbg !50
  %224 = getelementptr float, ptr addrspace(3) %223, i32 %221, !dbg !50
  %225 = bitcast float %184 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %224, <1 x i32> %225, i1 true) #4, !dbg !50
  %226 = or disjoint i32 %210, 48, !dbg !50
  %227 = lshr i32 %226, 4, !dbg !50
  %228 = getelementptr float, ptr addrspace(3) @global_smem, i32 %227, !dbg !50
  %229 = getelementptr float, ptr addrspace(3) %228, i32 %226, !dbg !50
  %230 = bitcast float %187 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %229, <1 x i32> %230, i1 true) #4, !dbg !50
  %231 = or disjoint i32 %210, 8, !dbg !50
  %232 = getelementptr float, ptr addrspace(3) %213, i32 %231, !dbg !50
  %233 = bitcast float %190 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %232, <1 x i32> %233, i1 true) #4, !dbg !50
  %234 = or disjoint i32 %210, 24, !dbg !50
  %235 = lshr i32 %234, 4, !dbg !50
  %236 = getelementptr float, ptr addrspace(3) @global_smem, i32 %235, !dbg !50
  %237 = getelementptr float, ptr addrspace(3) %236, i32 %234, !dbg !50
  %238 = bitcast float %193 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %237, <1 x i32> %238, i1 true) #4, !dbg !50
  %239 = or disjoint i32 %210, 40, !dbg !50
  %240 = lshr i32 %239, 4, !dbg !50
  %241 = getelementptr float, ptr addrspace(3) @global_smem, i32 %240, !dbg !50
  %242 = getelementptr float, ptr addrspace(3) %241, i32 %239, !dbg !50
  %243 = bitcast float %196 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %242, <1 x i32> %243, i1 true) #4, !dbg !50
  %244 = or disjoint i32 %210, 56, !dbg !50
  %245 = lshr i32 %244, 4, !dbg !50
  %246 = getelementptr float, ptr addrspace(3) @global_smem, i32 %245, !dbg !50
  %247 = getelementptr float, ptr addrspace(3) %246, i32 %244, !dbg !50
  %248 = bitcast float %199 to <1 x i32>, !dbg !50
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %247, <1 x i32> %248, i1 true) #4, !dbg !50
  tail call void @llvm.nvvm.barrier0(), !dbg !50
  %249 = lshr i32 %211, 4, !dbg !50
  %250 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %249, !dbg !50
  %251 = getelementptr inbounds float, ptr addrspace(3) %250, i32 %211, !dbg !50
  %252 = load i32, ptr addrspace(3) %251, align 4, !dbg !50
  %253 = or disjoint i32 %211, 1, !dbg !50
  %254 = getelementptr inbounds float, ptr addrspace(3) %250, i32 %253, !dbg !50
  %255 = load i32, ptr addrspace(3) %254, align 4, !dbg !50
  %256 = or disjoint i32 %211, 2, !dbg !50
  %257 = getelementptr inbounds float, ptr addrspace(3) %250, i32 %256, !dbg !50
  %258 = load i32, ptr addrspace(3) %257, align 4, !dbg !50
  %259 = or disjoint i32 %211, 3, !dbg !50
  %260 = getelementptr inbounds float, ptr addrspace(3) %250, i32 %259, !dbg !50
  %261 = load i32, ptr addrspace(3) %260, align 4, !dbg !50
  %262 = or disjoint i32 %211, 512, !dbg !50
  %263 = lshr i32 %262, 4, !dbg !50
  %264 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %263, !dbg !50
  %265 = getelementptr inbounds float, ptr addrspace(3) %264, i32 %262, !dbg !50
  %266 = load i32, ptr addrspace(3) %265, align 4, !dbg !50
  %267 = or disjoint i32 %211, 513, !dbg !50
  %268 = lshr i32 %267, 4, !dbg !50
  %269 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %268, !dbg !50
  %270 = getelementptr inbounds float, ptr addrspace(3) %269, i32 %267, !dbg !50
  %271 = load i32, ptr addrspace(3) %270, align 4, !dbg !50
  %272 = or disjoint i32 %211, 514, !dbg !50
  %273 = lshr i32 %272, 4, !dbg !50
  %274 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %273, !dbg !50
  %275 = getelementptr inbounds float, ptr addrspace(3) %274, i32 %272, !dbg !50
  %276 = load i32, ptr addrspace(3) %275, align 4, !dbg !50
  %277 = or disjoint i32 %211, 515, !dbg !50
  %278 = lshr i32 %277, 4, !dbg !50
  %279 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %278, !dbg !50
  %280 = getelementptr inbounds float, ptr addrspace(3) %279, i32 %277, !dbg !50
  %281 = load i32, ptr addrspace(3) %280, align 4, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %252, i32 %255, i32 %258, i32 %261, ptr addrspace(1) %205, i1 %129) #4, !dbg !50
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %266, i32 %271, i32 %276, i32 %281, ptr addrspace(1) %207, i1 %129) #4, !dbg !50
  %282 = getelementptr float, ptr addrspace(1) %6, i64 %32, !dbg !51
  %283 = getelementptr float, ptr addrspace(1) %6, i64 %34, !dbg !51
  %284 = bitcast float %178 to i32, !dbg !52
  %285 = bitcast float %181 to i32, !dbg !52
  %286 = bitcast float %184 to i32, !dbg !52
  %287 = bitcast float %187 to i32, !dbg !52
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %284, i32 %285, i32 %286, i32 %287, ptr addrspace(1) %282, i1 %22) #4, !dbg !52
  %288 = bitcast float %190 to i32, !dbg !52
  %289 = bitcast float %193 to i32, !dbg !52
  %290 = bitcast float %196 to i32, !dbg !52
  %291 = bitcast float %199 to i32, !dbg !52
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %288, i32 %289, i32 %290, i32 %291, ptr addrspace(1) %283, i1 %23) #4, !dbg !52
  ret void, !dbg !53
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #3

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cdtdsd3jbntyggdkmruumnrdeiyqmqmx2jpw4p3ujtow4tzp4f6f.py", directory: "inductor_cache/dt")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_convolution_relu_8, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_convolution_relu_8, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_convolution_relu_8", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_convolution_relu_8", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 25, column: 28, scope: !7)
!15 = !DILocation(line: 25, column: 33, scope: !7)
!16 = !DILocation(line: 26, column: 44, scope: !7)
!17 = !DILocation(line: 26, column: 23, scope: !7)
!18 = !DILocation(line: 27, column: 21, scope: !7)
!19 = !DILocation(line: 30, column: 19, scope: !7)
!20 = !DILocation(line: 29, column: 19, scope: !7)
!21 = !DILocation(line: 32, column: 39, scope: !7)
!22 = !DILocation(line: 32, column: 49, scope: !7)
!23 = !DILocation(line: 32, column: 35, scope: !7)
!24 = !DILocation(line: 32, column: 44, scope: !7)
!25 = !DILocation(line: 32, column: 30, scope: !7)
!26 = !DILocation(line: 32, column: 54, scope: !7)
!27 = !DILocation(line: 33, column: 30, scope: !7)
!28 = !DILocation(line: 33, column: 35, scope: !7)
!29 = !DILocation(line: 34, column: 30, scope: !7)
!30 = !DILocation(line: 34, column: 35, scope: !7)
!31 = !DILocation(line: 35, column: 31, scope: !7)
!32 = !DILocation(line: 35, column: 36, scope: !7)
!33 = !DILocation(line: 36, column: 31, scope: !7)
!34 = !DILocation(line: 36, column: 36, scope: !7)
!35 = !DILocation(line: 39, column: 18, scope: !7)
!36 = !DILocation(line: 40, column: 26, scope: !7)
!37 = !DILocation(line: 42, column: 18, scope: !7)
!38 = !DILocation(line: 37, column: 18, scope: !7)
!39 = !DILocation(line: 45, column: 19, scope: !7)
!40 = !DILocation(line: 46, column: 20, scope: !7)
!41 = !DILocation(line: 47, column: 20, scope: !7)
!42 = !DILocation(line: 118, column: 15, scope: !43, inlinedAt: !45)
!43 = distinct !DILexicalBlockFile(scope: !7, file: !44, discriminator: 0)
!44 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!45 = !DILocation(line: 49, column: 42, scope: !7)
!46 = !DILocation(line: 121, column: 29, scope: !43, inlinedAt: !45)
!47 = !DILocation(line: 50, column: 33, scope: !7)
!48 = !DILocation(line: 50, column: 30, scope: !7)
!49 = !DILocation(line: 50, column: 25, scope: !7)
!50 = !DILocation(line: 50, column: 45, scope: !7)
!51 = !DILocation(line: 51, column: 25, scope: !7)
!52 = !DILocation(line: 51, column: 56, scope: !7)
!53 = !DILocation(line: 51, column: 4, scope: !7)
