{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727252361314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727252361325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 15:19:21 2024 " "Processing started: Wed Sep 25 15:19:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727252361325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252361325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singlecycleriscv -c singlecycleriscv " "Command: quartus_map --read_settings_files=on --write_settings_files=off singlecycleriscv -c singlecycleriscv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252361325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727252363079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727252363079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file singlecycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 singlecycle " "Found entity 1: singlecycle" {  } { { "singlecycle.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/singlecycle.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/regfile.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/PC.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/mux4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "lsu.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/lsu.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file inst_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_memory " "Found entity 1: inst_memory" {  } { { "inst_memory.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/inst_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "immgen.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/immgen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/data_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "ctrl_unit.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/ctrl_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_32bit_u.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare_32bit_u.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_32bit_u " "Found entity 1: compare_32bit_u" {  } { { "compare_32bit_u.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/compare_32bit_u.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_32bit_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare_32bit_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_32bit_s " "Found entity 1: compare_32bit_s" {  } { { "compare_32bit_s.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/compare_32bit_s.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_16bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare_16bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_16bit " "Found entity 1: compare_16bit" {  } { { "compare_16bit.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/compare_16bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_8bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare_8bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_8bit " "Found entity 1: compare_8bit" {  } { { "compare_8bit.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/compare_8bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_4bit " "Found entity 1: compare_4bit" {  } { { "compare_4bit.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/compare_4bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file compare_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compare_1bit " "Found entity 1: compare_1bit" {  } { { "compare_1bit.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/compare_1bit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file brcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brcomp " "Found entity 1: brcomp" {  } { { "brcomp.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/brcomp.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/alu.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727252378931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252378931 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singlecycle " "Elaborating entity \"singlecycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727252379023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit ctrl_unit:ctr_unit_block " "Elaborating entity \"ctrl_unit\" for hierarchy \"ctrl_unit:ctr_unit_block\"" {  } { { "singlecycle.sv" "ctr_unit_block" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/singlecycle.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727252379029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_block " "Elaborating entity \"PC\" for hierarchy \"PC:PC_block\"" {  } { { "singlecycle.sv" "PC_block" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/singlecycle.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727252379032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_memory inst_memory:imem_block " "Elaborating entity \"inst_memory\" for hierarchy \"inst_memory:imem_block\"" {  } { { "singlecycle.sv" "imem_block" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/singlecycle.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727252379035 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused inst_memory.sv(14) " "Verilog HDL or VHDL warning at inst_memory.sv(14): object \"unused\" assigned a value but never read" {  } { { "inst_memory.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/inst_memory.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727252379036 "|singlecycle|inst_memory:imem_block"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "D:214ctmtlabsingle_cycleMilstone2Singlecycletestmemoryinstmem.data.sim inst_memory.sv(23) " "Verilog HDL File I/O error at inst_memory.sv(23): can't open Verilog Design File \"D:214ctmtlabsingle_cycleMilstone2Singlecycletestmemoryinstmem.data.sim\"" {  } { { "inst_memory.sv" "" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/inst_memory.sv" 23 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727252379089 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "inst_memory:imem_block " "Can't elaborate user hierarchy \"inst_memory:imem_block\"" {  } { { "singlecycle.sv" "imem_block" { Text "D:/214/ctmt/lab/single_cycle/Milstone2/Singlecycletest/singlecycle.sv" 108 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727252379105 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727252379266 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 25 15:19:39 2024 " "Processing ended: Wed Sep 25 15:19:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727252379266 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727252379266 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727252379266 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727252379266 ""}
