/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [4:0] _05_;
  wire [4:0] _06_;
  wire [4:0] _07_;
  wire [3:0] _08_;
  wire [6:0] _09_;
  reg [3:0] _10_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire [20:0] celloutsig_0_29z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [14:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [7:0] celloutsig_0_45z;
  wire [11:0] celloutsig_0_46z;
  wire [7:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire [2:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire [9:0] celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire [3:0] celloutsig_0_68z;
  wire [8:0] celloutsig_0_69z;
  wire [3:0] celloutsig_0_6z;
  wire [19:0] celloutsig_0_71z;
  wire [2:0] celloutsig_0_73z;
  wire [21:0] celloutsig_0_75z;
  wire [3:0] celloutsig_0_76z;
  wire [24:0] celloutsig_0_77z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_80z;
  wire celloutsig_0_81z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[18] ? in_data[3] : in_data[41]);
  assign celloutsig_0_60z = !(celloutsig_0_31z ? celloutsig_0_20z : celloutsig_0_51z);
  assign celloutsig_0_11z = !(celloutsig_0_1z[15] ? celloutsig_0_7z : celloutsig_0_7z);
  assign celloutsig_0_19z = !(celloutsig_0_11z ? celloutsig_0_2z[5] : celloutsig_0_14z[1]);
  assign celloutsig_0_27z = !(celloutsig_0_24z ? celloutsig_0_26z : celloutsig_0_19z);
  assign celloutsig_0_53z = ~(celloutsig_0_38z | celloutsig_0_18z);
  assign celloutsig_0_55z = ~(celloutsig_0_32z | celloutsig_0_38z);
  assign celloutsig_0_67z = ~(celloutsig_0_15z | celloutsig_0_0z);
  assign celloutsig_1_1z = ~(in_data[163] | celloutsig_1_0z[3]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[0] | celloutsig_1_1z);
  assign celloutsig_0_26z = ~(_00_ | _01_);
  assign celloutsig_0_38z = ~celloutsig_0_18z;
  assign celloutsig_0_15z = ~((_00_ | celloutsig_0_3z[1]) & celloutsig_0_3z[11]);
  assign celloutsig_0_32z = ~((celloutsig_0_16z | celloutsig_0_6z[0]) & (celloutsig_0_25z | celloutsig_0_12z));
  assign celloutsig_0_35z = ~((_02_ | celloutsig_0_25z) & (celloutsig_0_0z | celloutsig_0_34z[5]));
  assign celloutsig_0_4z = ~((celloutsig_0_1z[1] | celloutsig_0_2z[6]) & (celloutsig_0_3z[6] | celloutsig_0_3z[12]));
  assign celloutsig_0_51z = ~((celloutsig_0_24z | celloutsig_0_46z[4]) & (celloutsig_0_29z[4] | celloutsig_0_16z));
  assign celloutsig_0_59z = ~((celloutsig_0_49z | celloutsig_0_29z[15]) & (celloutsig_0_57z | celloutsig_0_7z));
  assign celloutsig_0_25z = ~((celloutsig_0_7z | celloutsig_0_6z[3]) & (celloutsig_0_10z | celloutsig_0_16z));
  assign celloutsig_0_10z = celloutsig_0_1z[3] | ~(celloutsig_0_4z);
  assign celloutsig_0_20z = celloutsig_0_2z[2] | ~(in_data[19]);
  assign celloutsig_0_30z = celloutsig_0_27z | celloutsig_0_26z;
  assign celloutsig_0_68z = { _04_[3:2], _03_, celloutsig_0_44z } + { celloutsig_0_54z, celloutsig_0_49z, celloutsig_0_60z, celloutsig_0_55z };
  assign celloutsig_0_76z = { celloutsig_0_65z, celloutsig_0_67z, celloutsig_0_32z, celloutsig_0_19z } + { celloutsig_0_69z[6:5], celloutsig_0_0z, celloutsig_0_57z };
  assign celloutsig_1_19z = celloutsig_1_2z[8:0] + { celloutsig_1_0z[1:0], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_18z };
  assign celloutsig_0_14z = { _05_[4:3], _00_, _05_[1:0] } + { celloutsig_0_2z[3:0], celloutsig_0_0z };
  reg [4:0] _37_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _37_ <= 5'h00;
    else _37_ <= { _06_[4], _01_, _06_[2:1], celloutsig_0_24z };
  assign { _07_[4:3], _04_[3:2], _03_ } = _37_;
  reg [2:0] _38_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _38_ <= 3'h0;
    else _38_ <= celloutsig_0_1z[6:4];
  assign { _00_, _05_[1:0] } = _38_;
  reg [2:0] _39_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _39_ <= 3'h0;
    else _39_ <= { celloutsig_0_3z[11:10], celloutsig_0_4z };
  assign { _08_[2], _05_[4:3] } = _39_;
  reg [6:0] _40_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _40_ <= 7'h00;
    else _40_ <= { _00_, _05_[1:0], _08_[2], _05_[4:3], celloutsig_0_4z };
  assign { _09_[6:5], _06_[4], _01_, _06_[2:1], _02_ } = _40_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 4'h0;
    else _10_ <= { celloutsig_0_1z[15:13], celloutsig_0_12z };
  assign celloutsig_0_29z = { celloutsig_0_3z[6:5], _00_, _05_[1:0], celloutsig_0_3z } / { 1'h1, in_data[93:78], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_27z };
  assign celloutsig_0_39z = { _02_, celloutsig_0_15z, celloutsig_0_35z, celloutsig_0_37z, _00_, _05_[1:0] } / { 1'h1, celloutsig_0_6z[2:0], celloutsig_0_38z, celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_6z = celloutsig_0_3z[3:0] / { 1'h1, celloutsig_0_2z[5:4], celloutsig_0_4z };
  assign celloutsig_0_23z = celloutsig_0_1z[16:10] / { 1'h1, celloutsig_0_3z[7:2] };
  assign celloutsig_0_16z = { celloutsig_0_14z[2:1], _10_, celloutsig_0_7z, celloutsig_0_1z } == { _05_[4], celloutsig_0_1z, _08_[2], _05_[4:3], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_81z = { celloutsig_0_21z[7:4], _07_[4:3], _04_[3:2], _03_, celloutsig_0_62z, celloutsig_0_60z, celloutsig_0_4z } > { celloutsig_0_75z[11], celloutsig_0_73z, celloutsig_0_16z, celloutsig_0_44z, celloutsig_0_14z, celloutsig_0_53z };
  assign celloutsig_1_4z = { in_data[163:162], celloutsig_1_3z, celloutsig_1_2z } > { in_data[122:108], celloutsig_1_3z };
  assign celloutsig_0_31z = { celloutsig_0_6z[1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_15z, celloutsig_0_20z } && { celloutsig_0_1z[13:3], celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_37z = { celloutsig_0_29z[10:4], celloutsig_0_27z } || celloutsig_0_36z[7:0];
  assign celloutsig_0_65z = { celloutsig_0_29z[9], _08_[2], _05_[4:3], _00_, _05_[1:0] } || { _06_[4], _01_, _06_[2], celloutsig_0_22z, celloutsig_0_62z, celloutsig_0_24z, celloutsig_0_22z };
  assign celloutsig_0_41z = _10_ < in_data[16:13];
  assign celloutsig_0_62z = { _05_[0], celloutsig_0_30z, celloutsig_0_14z } < { _09_[6:5], _06_[4], _01_, _06_[2:1], _02_ };
  assign celloutsig_0_54z = celloutsig_0_48z[4] & ~(celloutsig_0_21z[8]);
  assign celloutsig_0_18z = celloutsig_0_16z & ~(celloutsig_0_4z);
  assign celloutsig_0_48z = { _09_[6:5], _06_[4], _01_, _06_[2:1], _02_, celloutsig_0_22z } % { 1'h1, celloutsig_0_21z[1:0], celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_71z = { celloutsig_0_22z, celloutsig_0_33z, celloutsig_0_40z, celloutsig_0_41z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_44z } % { 1'h1, celloutsig_0_21z[8:0], celloutsig_0_24z, celloutsig_0_59z, celloutsig_0_68z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_59z, celloutsig_0_26z };
  assign celloutsig_0_77z = { celloutsig_0_73z, celloutsig_0_11z, celloutsig_0_57z, celloutsig_0_51z, celloutsig_0_23z, celloutsig_0_59z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_51z, celloutsig_0_26z, celloutsig_0_59z } % { 1'h1, celloutsig_0_71z[11:10], celloutsig_0_58z, celloutsig_0_43z, celloutsig_0_76z };
  assign celloutsig_1_0z = in_data[135:131] % { 1'h1, in_data[131:128] };
  assign celloutsig_0_36z = celloutsig_0_1z[8] ? { celloutsig_0_21z[8:2], _08_[2], _05_[4:3], celloutsig_0_7z } : { celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_22z, _00_, _05_[1:0], celloutsig_0_30z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_73z = celloutsig_0_10z ? _10_[3:1] : { _08_[2], _05_[4:3] };
  assign celloutsig_0_75z = celloutsig_0_29z[7] ? { celloutsig_0_46z[11:3], celloutsig_0_32z, celloutsig_0_58z, celloutsig_0_37z, celloutsig_0_40z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_67z } : { celloutsig_0_46z[7:3], celloutsig_0_26z, celloutsig_0_44z, celloutsig_0_43z };
  assign celloutsig_1_2z = celloutsig_1_1z ? { in_data[107:96], 1'h1 } : in_data[148:136];
  assign celloutsig_0_46z = - { celloutsig_0_1z[12:5], celloutsig_0_33z, _08_[2], _05_[4:3] };
  assign celloutsig_0_43z = ~ { _07_[4:3], _04_[3:2], celloutsig_0_35z, celloutsig_0_38z, celloutsig_0_4z, _09_[6:5], _06_[4], _01_, _06_[2:1], _02_, celloutsig_0_12z };
  assign celloutsig_0_33z = & { _00_, celloutsig_0_20z, _05_[1:0], celloutsig_0_11z, celloutsig_0_1z[15:0] };
  assign celloutsig_0_40z = & celloutsig_0_39z[5:0];
  assign celloutsig_0_24z = & { _08_[2], _05_[4:3] };
  assign celloutsig_0_49z = celloutsig_0_6z[3] & celloutsig_0_34z[2];
  assign celloutsig_1_18z = celloutsig_1_5z[8] & celloutsig_1_0z[1];
  assign celloutsig_0_12z = celloutsig_0_0z & celloutsig_0_10z;
  assign celloutsig_0_22z = celloutsig_0_17z[9] & celloutsig_0_16z;
  assign celloutsig_0_44z = ^ { celloutsig_0_43z[5:0], celloutsig_0_34z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_16z };
  assign celloutsig_0_57z = ^ { celloutsig_0_32z, celloutsig_0_49z, celloutsig_0_0z, _09_[6:5], _06_[4], _01_, _06_[2:1], _02_ };
  assign celloutsig_0_7z = ^ { in_data[20:13], _00_, _05_[1:0], celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_1z[15:0] << { celloutsig_0_1z[11:3], celloutsig_0_2z };
  assign celloutsig_0_63z = { celloutsig_0_36z[7:6], celloutsig_0_45z } << { celloutsig_0_21z[5:0], celloutsig_0_58z, celloutsig_0_30z };
  assign celloutsig_0_1z = { in_data[30:17], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } << in_data[64:48];
  assign celloutsig_0_21z = { celloutsig_0_3z[13:6], celloutsig_0_0z, celloutsig_0_11z } << { celloutsig_0_3z[11:4], celloutsig_0_19z, celloutsig_0_7z };
  assign celloutsig_0_45z = { celloutsig_0_36z[5:0], celloutsig_0_37z, celloutsig_0_44z } >>> { celloutsig_0_18z, celloutsig_0_23z };
  assign celloutsig_0_17z = in_data[23:13] >>> celloutsig_0_1z[10:0];
  assign celloutsig_0_58z = { celloutsig_0_57z, celloutsig_0_41z, celloutsig_0_20z } - celloutsig_0_28z[2:0];
  assign celloutsig_0_80z = { celloutsig_0_77z[16:13], celloutsig_0_57z } - celloutsig_0_46z[5:1];
  assign celloutsig_0_2z = { in_data[91:86], celloutsig_0_0z } - celloutsig_0_1z[14:8];
  assign celloutsig_0_28z = { celloutsig_0_21z[3], _09_[6:5], _06_[4], _01_, _06_[2:1], _02_, celloutsig_0_24z } ~^ { celloutsig_0_21z[4:0], _08_[2], _05_[4:3], celloutsig_0_15z };
  assign celloutsig_0_34z = { _08_[2], _05_[4:3], _08_[2], _05_[4:3] } ~^ { celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_33z };
  assign celloutsig_0_69z = { celloutsig_0_37z, celloutsig_0_23z, celloutsig_0_60z } ~^ celloutsig_0_63z[8:0];
  assign celloutsig_1_5z = { celloutsig_1_0z[4], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } ^ in_data[167:157];
  assign _04_[1:0] = { _03_, celloutsig_0_44z };
  assign _05_[2] = _00_;
  assign { _06_[3], _06_[0] } = { _01_, celloutsig_0_24z };
  assign _07_[2:0] = { _04_[3:2], _03_ };
  assign { _08_[3], _08_[1:0] } = { celloutsig_0_43z[0], _05_[4:3] };
  assign _09_[4:0] = { _06_[4], _01_, _06_[2:1], _02_ };
  assign { out_data[128], out_data[104:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
