/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_23z;
  reg [2:0] celloutsig_0_24z;
  wire [16:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_14z;
  wire [19:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [27:0] celloutsig_1_17z;
  wire [19:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_20z = ~(celloutsig_0_1z[4] & in_data[15]);
  assign celloutsig_1_4z = ~(celloutsig_1_2z & celloutsig_1_3z[2]);
  assign celloutsig_0_21z = ~((celloutsig_0_14z | celloutsig_0_16z[3]) & (celloutsig_0_2z[2] | celloutsig_0_7z));
  assign celloutsig_1_1z = ~((in_data[129] | in_data[145]) & (in_data[103] | celloutsig_1_0z[2]));
  assign celloutsig_0_7z = celloutsig_0_4z[0] | ~(celloutsig_0_3z[3]);
  assign celloutsig_1_14z = { celloutsig_1_8z[5:2], celloutsig_1_9z } / { 1'h1, in_data[186:183] };
  assign celloutsig_1_8z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z } / { 1'h1, celloutsig_1_0z[1:0], celloutsig_1_3z };
  assign celloutsig_0_3z = celloutsig_0_2z[16:13] / { 1'h1, celloutsig_0_2z[5:3] };
  assign celloutsig_1_17z = { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_14z } / { 1'h1, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_10z };
  assign celloutsig_1_18z = { celloutsig_1_17z[21:14], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z } / { 1'h1, celloutsig_1_17z[19:1] };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z } / { 1'h1, celloutsig_0_0z[1:0], celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_1z[8:6], celloutsig_0_12z } / { 1'h1, in_data[21:19] };
  assign celloutsig_1_6z = { in_data[143:137], celloutsig_1_2z } > in_data[156:149];
  assign celloutsig_0_6z = celloutsig_0_4z > celloutsig_0_2z[3:0];
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } > in_data[184:178];
  assign celloutsig_0_5z = celloutsig_0_2z[10:5] < celloutsig_0_2z[8:3];
  assign celloutsig_0_1z = celloutsig_0_0z[0] ? in_data[63:53] : in_data[34:24];
  assign celloutsig_1_9z = in_data[113:100] != { in_data[133:131], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_16z = celloutsig_1_7z[9:2] != { celloutsig_1_14z[2:0], celloutsig_1_14z };
  assign celloutsig_1_5z = { celloutsig_1_3z[2:0], celloutsig_1_3z } != in_data[130:124];
  assign celloutsig_0_2z = { celloutsig_0_1z[8:3], celloutsig_0_1z } | { in_data[47:34], celloutsig_0_0z };
  assign celloutsig_0_11z = celloutsig_0_1z[10] & celloutsig_0_1z[1];
  assign celloutsig_0_12z = celloutsig_0_11z & celloutsig_0_10z[4];
  assign celloutsig_0_14z = celloutsig_0_2z[9] & celloutsig_0_7z;
  assign celloutsig_1_10z = ~^ in_data[177:170];
  assign celloutsig_1_7z = in_data[139:127] << { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z } << { in_data[122:118], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_4z = celloutsig_0_2z[13:10] << celloutsig_0_3z;
  assign celloutsig_0_10z = celloutsig_0_1z[6:2] << { celloutsig_0_0z[2:1], celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[168], celloutsig_1_0z } << { celloutsig_1_0z[0], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_0z[2], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_16z } >> celloutsig_1_3z;
  assign celloutsig_0_16z = { celloutsig_0_9z[5:0], celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_4z } >> { celloutsig_0_9z[5:1], celloutsig_0_8z };
  assign celloutsig_0_17z = celloutsig_0_13z[2:0] >>> celloutsig_0_3z[2:0];
  assign celloutsig_0_23z = { celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_3z } ~^ { celloutsig_0_9z[1], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[89:87] ^ in_data[80:78];
  assign celloutsig_1_11z = { celloutsig_1_0z[2:1], celloutsig_1_5z, celloutsig_1_4z } ^ { celloutsig_1_3z[1:0], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_2z[10:8], celloutsig_0_5z, celloutsig_0_0z } ^ celloutsig_0_1z[6:0];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_24z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_24z = celloutsig_0_2z[4:2];
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_0z = in_data[140:138];
  assign { out_data[147:128], out_data[99:96], out_data[41:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
