Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o F:/Workspace/ASM/Hard/VGA/t2_isim_beh.exe -prj F:/Workspace/ASM/Hard/VGA/t2_beh.prj work.t2 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Workspace/ASM/Hard/VGA/ipcore_dir/CM.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/VGA/ipcore_dir/VM.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/VGA/char.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/VGA/VGA.v" into library work
Analyzing Verilog file "F:/Workspace/ASM/Hard/VGA/t2.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "F:/Workspace/ASM/Hard/VGA/t2.v" Line 45: Port clk_25mhz is not connected to this instance
WARNING:HDLCompiler:1016 - "F:/Workspace/ASM/Hard/VGA/VGA.v" Line 57: Port dina is not connected to this instance
WARNING:HDLCompiler:189 - "F:/Workspace/ASM/Hard/VGA/VGA.v" Line 44: Size mismatch in connection of port <reset>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:/Workspace/ASM/Hard/VGA/VGA.v" Line 60: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module clock_divider
Compiling module clock_manager
Compiling module vga_controller_640_60
Compiling module layer_compositor
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module VM
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module CM
Compiling module char
Compiling module VGA
Compiling module t2
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 18 Verilog Units
Built simulation executable F:/Workspace/ASM/Hard/VGA/t2_isim_beh.exe
Fuse Memory Usage: 35004 KB
Fuse CPU Usage: 529 ms
