# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../project_1.srcs/sources_1/ip/clk_wiz_0_1" --include "/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/xilinx_vip/include" \
"../../../../project_1.srcs/sources_1/new/DDMTD_Sampler.v" \
"../../../../project_1.srcs/sources_1/new/FIFOs_Ultrascale.v" \
"../../../../project_1.srcs/sim_1/new/testbench_DDMTDSampler.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
