Fail pal_Malloc and Fail LTE_L2LTX_L2LTX_RACH_HISR_TO_TASK !!!
[MULTICORE] L2LTXMAC_RAReleaseAll: End RACH Procedure. RACause[%d]
[Multicore] L2LTXMAC_TriggerRA_RRC: RACause[%d]
RRC triggered MAC[%d] HO RACH, RACH[%d] is ended
[MULTICORE] L2LTXMAC_TriggerRA_RRC: LTEL2Common_UnSetTaskAffinity. RACause==LTE_RRC_HO_RACH
RRC triggered MAC[%d] RACH, but RACH[%d] is on-going
[MULTICORE] L2LTXMAC_TriggerRA_RRC: L2LTXMAC_SendL1LCTxReq
[MULTICORE] L2LTXMAC_TriggerRA_MAC
MAC[%d] triggered RACH, but RACH[%d] is on-going
[MULTICORE] L2LTXMAC_TriggerRA_MAC: L2LTXMAC_SendL1LCTxReq
[MULTICORE] L2LTXMAC_TriggerRA_MAC: Fail to alloc mem
[MULTICORE] L2LTXMAC_SendRApreamble: End RACH procedure
MAC Released %d
[MULTICORE] L2LTXMAC_SendRApreamble: End RACH procedure
RACH Group[%d], ID[%d]
RAP on an SCell(sCellIndex:%d) is aborted because the SCell is deactivated.
[MULTICORE] L2LTXMAC_SendRApreamble: End RACH procedure
|UE -> eNB| MSG1 : RACH (Entity[%d] Group[%d] ID[%d] Cause[%d])
LTE_CMAC_RACH_START_CNF malloc fail
RA not triggerd or canceled
CR timer[%d] expired [%d]
Sent CCCH 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X
Sent Msg3 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X
The RA procedure on an SCell by PDCCH order is unsuccessfully completed.
[MULTICORE] L2LTXMAC_CRTimerExpired_Hisr: End RACH Procedure
LTE_CMAC_RACH_STATUS_IND malloc fail
|UE <- eNB| CR OK, <<< HO Success[%d] >>>
Invalid DRACH_CMD_SUCCESS[%d]
RAP by PDCCH order: Another (Cause:%d) is already on-going.
PDCCH order:RAP on SCell(%d): The SCell is not activated
PDCCH order:RAP on SCell(%d): The SCell belongs to pTAG (invalid).
PDCCH order:RAP on SCell(%d): ra-PreambleIndex is 0x0 (invalid).
RAP by PDCCH order: Another (Cause:%d) is already on-going.
SLAM : ptrL1TxRxCommonDb->RACause == LTE_RACH_DL_DEDI
Repeater RACH Triggered
CR OK
LTE_CMAC_RACH_STATUS_IND malloc fail
LTE_CMAC_RACH_STATUS_IND malloc fail
CR OK (RA on an SCell by PDCCH order)
CR status check,,,invalid RA cause
[MULTICORE] L2LTXMAC_CheckCRStatus: End RACH Procedure
The RA procedure on an SCell by PDCCH order is unsuccessfully completed.
[MULTICORE] L2LTXMAC_CheckCRStatus: End RACH Procedure
LTE_CMAC_RACH_STATUS_IND malloc fail
Invalid LTE_L2LTX_L2LRX_CR_STATUS_IND[%d]
PUCCH-SR -> RA-SR : Stack[%d], MacEntity[%d]
LTE_CMAC_RACH_STATUS_IND malloc fail
LTE_CMAC_RACH_STATUS_IND malloc fail
RA is not going on
DSDS RACH Stop & Resume
pTempRBSchedInfo==NULL !!
StackId[%d] BackOff timer[%d] expired
Twait timer[%d] expired [%d]
RAP on an SCell(sCellIndex:%d) is aborted because the SCell is deactivated.
[MULTICORE] L2LTXMAC_TwaitTimerExpired_Hisr: End RACH procedure
RACH on SCell(idx:%d) is unsuccessfully completed
[MULTICORE] L2LTXMAC_TwaitTimerExpired_Hisr: End RACH procedure
LTE_CMAC_RACH_STATUS_IND malloc fail
[MULTICORE] L2LTXMAC_DSPRachStart_Hisr: L2LTXMAC_SendL1LCTxReq
CR OK [%d]
[MULTICORE] L2LTXMAC_DSPCRSuccess_Hisr: End RACH Procedure
LTE_CMAC_RACH_STATUS_IND malloc fail
DSP CR Success,,,invalid RA cause[%d]
[MULTICORE] L2LTXMAC_DSPCRSuccess_Hisr: End RACH Procedure
LTE_CMAC_PUCCH_SRS_RELEASE_IND malloc fail
DSR MAX FAIL & PUCCH RELEASE
