module i_encoder_8b10b(
   input   A,B,C,D,E,F,G,H,      
   input   illegalk, DISPARITY6,
   input SBYTECLK,
   input   ND_1S4, PD_1S4, NDOS4, PDOS4,
   input   NFO, NGO, NHO, NJO,
   input alt7, tNFO, tNGO, tNHO, tNJO,
   input 	  a,b,c,d,e,i,f,g,h,j, 
   input reset,
   // --- TB (Ten Bt Interface) input bus
   // --- Eight Bt input bus	  
   input [9:0] tbi,
   input    COMPLS6, COMPLS4,
   input   L40, L04, L13, L31, L22, AeqB, CeqD,
   input   PD_1S6, NDOS6, PDOS6, ND_1S6,
   input [7:0] ebi,
   input   NAO, NBO, NCO, NDO, NEO, NIO,
   input [9:0] tst,
   input disparity,
   // --- Control (K) input	  
   input tNAO, tNBOx, tNBOy, tNCOx, tNCOy, tNDO , tNEOx, tNEOy, tNIOw, tNIOx, tNIOy, tNIOz,
   // Figures 7 & 8 - Latched 5B/6B and 3B/4B encoder inputs 
   input K
);

assert property(@(posedge SBYTECLK) (tst[8] == 0) |-> (NBO == 0));
assert property(@(posedge SBYTECLK) (tst[7] == 1) |-> (NCO == 1));
assert property(@(posedge SBYTECLK) (tst[7] == 0) |-> (NCO == 0));
assert property(@(posedge SBYTECLK) (NEO == 1) |-> (tst[5] == 1));
assert property(@(posedge SBYTECLK) (tst[6] == 1) |-> (NDO == 1));
assert property(@(posedge SBYTECLK) (tst[0] == 1) |-> (NJO == 1));
assert property(@(posedge SBYTECLK) (tst[2] == 0) |-> (NGO == 0));
assert property(@(posedge SBYTECLK) (tst[3] == 0) |-> (NFO == 0));
assert property(@(posedge SBYTECLK) (tst[4] == 1) |-> (NIO == 1));
assert property(@(posedge SBYTECLK) (NJO == 1) |-> (tst[0] == 1));
assert property(@(posedge SBYTECLK) (tst[6] == 0) |-> (NDO == 0));
assert property(@(posedge SBYTECLK) (tst[5] == 0) |-> (NEO == 0));
assert property(@(posedge SBYTECLK) (NGO == 1) |-> (tst[2] == 1));
assert property(@(posedge SBYTECLK) (tst[5] == 1) |-> (NEO == 1));
assert property(@(posedge SBYTECLK) (tst[1] == 1) |-> (NHO == 1));
assert property(@(posedge SBYTECLK) (tst[2] == 1) |-> (NGO == 1));
assert property(@(posedge SBYTECLK) (tst[8] == 1) |-> (NBO == 1));
assert property(@(posedge SBYTECLK) (tst[0] == 0) |-> (NJO == 0));
assert property(@(posedge SBYTECLK) (tst[1] == 0) |-> (NHO == 0));
assert property(@(posedge SBYTECLK) (NBO == 1) |-> (tst[8] == 1));
assert property(@(posedge SBYTECLK) (NIO == 1) |-> (tst[4] == 1));
assert property(@(posedge SBYTECLK) (tst[9] == 1) |-> (NAO == 1));
assert property(@(posedge SBYTECLK) (tst[3] == 1) |-> (NFO == 1));
assert property(@(posedge SBYTECLK) (NHO == 1) |-> (tst[1] == 1));
assert property(@(posedge SBYTECLK) (NFO == 1) |-> (tst[3] == 1));
assert property(@(posedge SBYTECLK) (NDO == 1) |-> (tst[6] == 1));
assert property(@(posedge SBYTECLK) (NCO == 1) |-> (tst[7] == 1));
assert property(@(posedge SBYTECLK) (tst[9] == 0) |-> (NAO == 0));
assert property(@(posedge SBYTECLK)      (tst[9] == 1) |-> (NAO == 1));
assert property(@(posedge SBYTECLK) (NAO == 1) |-> (tst[9] == 1));
assert property(@(posedge SBYTECLK) (tst[4] == 0) |-> (NIO == 0));

endmodule