

================================================================
== Vitis HLS Report for 'test_func'
================================================================
* Date:           Mon Jun 27 16:48:50 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        test_funcs
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.552 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SUM_LOOP  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     96|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     29|    -|
|Register         |        -|    -|      67|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      67|    125|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln4_fu_80_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln5_fu_74_p2   |         +|   0|  0|  39|          32|          32|
    |icmp_ln4_fu_86_p2  |      icmp|   0|  0|  18|          32|          32|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  96|          96|          65|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    |i_reg_63   |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  29|          6|   33|         68|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |add_ln5_reg_96  |  32|   0|   32|          0|
    |ap_CS_fsm       |   3|   0|    3|          0|
    |i_reg_63        |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  67|   0|   67|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|     test_func|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|     test_func|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|     test_func|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|     test_func|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|     test_func|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|     test_func|  return value|
|A         |   in|   32|     ap_none|             A|       pointer|
|B         |   in|   32|     ap_none|             B|       pointer|
|C         |  out|   32|      ap_vld|             C|       pointer|
|C_ap_vld  |  out|    1|      ap_vld|             C|       pointer|
|len       |   in|   32|     ap_none|           len|        scalar|
+----------+-----+-----+------------+--------------+--------------+

