<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1694509266329" as="style"/><link rel="stylesheet" href="styles.css?v=1694509266329"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://chipsandcheese.com/2023/09/11/hot-chips-2023-arms-neoverse-v2/">Arm’s Neoverse V2</a> <span class="domain">(<a href="https://chipsandcheese.com">chipsandcheese.com</a>)</span></div><div class="subtext"><span>matt_d</span> | <span>34 comments</span></div><br/><div><div id="37476092" class="c"><input type="checkbox" id="c-37476092" checked=""/><div class="controls bullet"><span class="by">metadat</span><span>|</span><a href="#37477862">next</a><span>|</span><label class="collapse" for="c-37476092">[-]</label><label class="expand" for="c-37476092">[9 more]</label></div><br/><div class="children"><div class="content">Are there simulators that chip developers use to get an idea of what performance will be for certain workloads prior to creating an engineering sample?  Or how does this work?</div><br/><div id="37476250" class="c"><input type="checkbox" id="c-37476250" checked=""/><div class="controls bullet"><span class="by">universal_sinc</span><span>|</span><a href="#37476092">parent</a><span>|</span><a href="#37476188">next</a><span>|</span><label class="collapse" for="c-37476250">[-]</label><label class="expand" for="c-37476250">[2 more]</label></div><br/><div class="children"><div class="content">Absolutely! Chip designers have a several tools to do this.<p>First, they create detailed software models (usually in C++) of their chips to estimate performance as closely as they can before laying out a single transitory. These models can run code just like a real hardware device, albeit slowly.<p>Once the chip is designed, verilog simulators are programs used to generate the exact logical output of a circuit, which can be used to measure performance on a workload. However, this method is even slower than the first!<p>For larger workloads and higher speed, they use extraordinarily expensive FPGA-based platforms called Emulators. This allows circuits to be run at speeds in the MHz range before ever being sent to a fab. Booting an OS, running a complex multicore workload with shared memory, they can measure almost any workload. But this method is not available until late in the design phase and the boxes themselves are prohibitively expensive from being deployed very widely.<p>The software models are the most useful for estimating performance, as long as they are written early and well :)</div><br/><div id="37478311" class="c"><input type="checkbox" id="c-37478311" checked=""/><div class="controls bullet"><span class="by">vintagedave</span><span>|</span><a href="#37476092">root</a><span>|</span><a href="#37476250">parent</a><span>|</span><a href="#37476188">next</a><span>|</span><label class="collapse" for="c-37478311">[-]</label><label class="expand" for="c-37478311">[1 more]</label></div><br/><div class="children"><div class="content">&gt; they create detailed software models (usually in C++) of their chips to estimate performance as closely as they can<p>How does this work? Do they model at the transistor level, or at the level of logical functions, or..? I&#x27;m particularly curious how this can estimate performance if it&#x27;s anything higher-level than a direct transistor-for-transistor, layout-aware, emulation.<p>I&#x27;d be really interested in learning more if there&#x27;s anything you could share, please. I can find info about chip design software and languages like Verilog (as you mention) but not this sort of modeling.</div><br/></div></div></div></div><div id="37476188" class="c"><input type="checkbox" id="c-37476188" checked=""/><div class="controls bullet"><span class="by">frogblast</span><span>|</span><a href="#37476092">parent</a><span>|</span><a href="#37476250">prev</a><span>|</span><a href="#37477209">next</a><span>|</span><label class="collapse" for="c-37476188">[-]</label><label class="expand" for="c-37476188">[3 more]</label></div><br/><div class="children"><div class="content">Ideally they know exactly how it will perform:  Every part of the chip, including the caches, memory controller, and DRAM is implemented in a cycle accurate simulator.   There are often multiple versions of that simulator, one written in C&#x2F;C++ that matches the overall structure of the eventual hardware, and then simulations of the actual RTL (hardware source code, networks of gates).<p>The C-model and RTL model outputs are often also compared with each other as a correctness validation step, as they should ideally never diverge.  (ie, implement twice, by two teams, and cross-check the results).<p>Those simulations are terrifically slow for larger chips, so there is a surprisingly small number of workloads that can be run through them in reasonable time.  So there tend to be even more simulator implementations that sacrifice perfect performance emulation for &#x27;good enough&#x27; performance correlation (when surprises can happen).   Being able to come up with a non-exact simulator that perf-correlates with real hardware is an art in itself.</div><br/><div id="37476834" class="c"><input type="checkbox" id="c-37476834" checked=""/><div class="controls bullet"><span class="by">sol91949</span><span>|</span><a href="#37476092">root</a><span>|</span><a href="#37476188">parent</a><span>|</span><a href="#37477209">next</a><span>|</span><label class="collapse" for="c-37476834">[-]</label><label class="expand" for="c-37476834">[2 more]</label></div><br/><div class="children"><div class="content">Are the C simulators hand crafted each time by the chip designer?  It seems like the kind of thing that needs custom built but I’m wondering if there is a common toolset used, or platform?</div><br/><div id="37477155" class="c"><input type="checkbox" id="c-37477155" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#37476092">root</a><span>|</span><a href="#37476834">parent</a><span>|</span><a href="#37477209">next</a><span>|</span><label class="collapse" for="c-37477155">[-]</label><label class="expand" for="c-37477155">[1 more]</label></div><br/><div class="children"><div class="content">For production chips the simulators are usually completely custom. In academia people tend to modify existing simulators like SimpleScalar or Gem5.</div><br/></div></div></div></div></div></div><div id="37477209" class="c"><input type="checkbox" id="c-37477209" checked=""/><div class="controls bullet"><span class="by">epilys</span><span>|</span><a href="#37476092">parent</a><span>|</span><a href="#37476188">prev</a><span>|</span><a href="#37476372">next</a><span>|</span><label class="collapse" for="c-37477209">[-]</label><label class="expand" for="c-37477209">[1 more]</label></div><br/><div class="children"><div class="content">Arm has &quot;Fast Models&quot;: <a href="https:&#x2F;&#x2F;developer.arm.com&#x2F;Tools%20and%20Software&#x2F;Fast%20Models" rel="nofollow noreferrer">https:&#x2F;&#x2F;developer.arm.com&#x2F;Tools%20and%20Software&#x2F;Fast%20Mode...</a></div><br/></div></div><div id="37476372" class="c"><input type="checkbox" id="c-37476372" checked=""/><div class="controls bullet"><span class="by">synergy20</span><span>|</span><a href="#37476092">parent</a><span>|</span><a href="#37477209">prev</a><span>|</span><a href="#37477862">next</a><span>|</span><label class="collapse" for="c-37476372">[-]</label><label class="expand" for="c-37476372">[2 more]</label></div><br/><div class="children"><div class="content">systemc is a c++ derivative often used to model chip designs. Before chip tapeout most of the chip design has been fully simulated and emulated many many times, be it functional wise, or cycle by cycle(e.g. cycle accurate simulation).</div><br/><div id="37476721" class="c"><input type="checkbox" id="c-37476721" checked=""/><div class="controls bullet"><span class="by">andromeduck</span><span>|</span><a href="#37476092">root</a><span>|</span><a href="#37476372">parent</a><span>|</span><a href="#37477862">next</a><span>|</span><label class="collapse" for="c-37476721">[-]</label><label class="expand" for="c-37476721">[1 more]</label></div><br/><div class="children"><div class="content">That just gave me PTSD. System C is terrible.</div><br/></div></div></div></div></div></div><div id="37477862" class="c"><input type="checkbox" id="c-37477862" checked=""/><div class="controls bullet"><span class="by">andy_ppp</span><span>|</span><a href="#37476092">prev</a><span>|</span><a href="#37476944">next</a><span>|</span><label class="collapse" for="c-37477862">[-]</label><label class="expand" for="c-37477862">[2 more]</label></div><br/><div class="children"><div class="content">I’d love to see a performance per dollar article on these machines. Is there anything out there? My guess is they’ll be efficient in terms of cost to buy and cost to run compared to the competition and I wonder if it’s worth trying out?</div><br/><div id="37478177" class="c"><input type="checkbox" id="c-37478177" checked=""/><div class="controls bullet"><span class="by">drcongo</span><span>|</span><a href="#37477862">parent</a><span>|</span><a href="#37476944">next</a><span>|</span><label class="collapse" for="c-37478177">[-]</label><label class="expand" for="c-37478177">[1 more]</label></div><br/><div class="children"><div class="content">I&#x27;ve been running a few sites on Hetzner Cloud&#x27;s ARM machines and at a guess I&#x27;d say performance is extremely close on the 4 core ARM to the 4 core Intel &#x2F; AMD, and it&#x27;s a quarter of the cost. I&#x27;ve not seen any issues with them at all either. The bonus is that, being far more energy efficient, they&#x27;re theoretically greener too. I wonder what the carbon savings would be if every server switched to ARM?</div><br/></div></div></div></div><div id="37476944" class="c"><input type="checkbox" id="c-37476944" checked=""/><div class="controls bullet"><span class="by">akmittal</span><span>|</span><a href="#37477862">prev</a><span>|</span><a href="#37476478">next</a><span>|</span><label class="collapse" for="c-37476944">[-]</label><label class="expand" for="c-37476944">[8 more]</label></div><br/><div class="children"><div class="content">I didn&#x27;t know NVIDIA makes server ARM chips. Their tegra processor was promising, specially the GPU part. I hope they bring it back.</div><br/><div id="37477017" class="c"><input type="checkbox" id="c-37477017" checked=""/><div class="controls bullet"><span class="by">shaklee3</span><span>|</span><a href="#37476944">parent</a><span>|</span><a href="#37478227">next</a><span>|</span><label class="collapse" for="c-37477017">[-]</label><label class="expand" for="c-37477017">[6 more]</label></div><br/><div class="children"><div class="content">Tegra hasn&#x27;t gone away. A new version just came out called the Orin.</div><br/><div id="37478164" class="c"><input type="checkbox" id="c-37478164" checked=""/><div class="controls bullet"><span class="by">kramerger</span><span>|</span><a href="#37476944">root</a><span>|</span><a href="#37477017">parent</a><span>|</span><a href="#37477506">next</a><span>|</span><label class="collapse" for="c-37478164">[-]</label><label class="expand" for="c-37478164">[1 more]</label></div><br/><div class="children"><div class="content">Has anyone here tried Orin?<p>And idea about the cost and performance?</div><br/></div></div><div id="37477506" class="c"><input type="checkbox" id="c-37477506" checked=""/><div class="controls bullet"><span class="by">akmittal</span><span>|</span><a href="#37476944">root</a><span>|</span><a href="#37477017">parent</a><span>|</span><a href="#37478164">prev</a><span>|</span><a href="#37478227">next</a><span>|</span><label class="collapse" for="c-37477506">[-]</label><label class="expand" for="c-37477506">[4 more]</label></div><br/><div class="children"><div class="content">It does not seem like what tegra used to be, looks like for automotive only <a href="https:&#x2F;&#x2F;wikimovel.com&#x2F;index.php&#x2F;Nvidia_Tegra_Orin" rel="nofollow noreferrer">https:&#x2F;&#x2F;wikimovel.com&#x2F;index.php&#x2F;Nvidia_Tegra_Orin</a></div><br/><div id="37477893" class="c"><input type="checkbox" id="c-37477893" checked=""/><div class="controls bullet"><span class="by">SSLy</span><span>|</span><a href="#37476944">root</a><span>|</span><a href="#37477506">parent</a><span>|</span><a href="#37477717">next</a><span>|</span><label class="collapse" for="c-37477893">[-]</label><label class="expand" for="c-37477893">[1 more]</label></div><br/><div class="children"><div class="content">We might see new Tegra chip in next year&#x27;s Nintendo Switch 2.</div><br/></div></div><div id="37477717" class="c"><input type="checkbox" id="c-37477717" checked=""/><div class="controls bullet"><span class="by">saagarjha</span><span>|</span><a href="#37476944">root</a><span>|</span><a href="#37477506">parent</a><span>|</span><a href="#37477893">prev</a><span>|</span><a href="#37478227">next</a><span>|</span><label class="collapse" for="c-37477717">[-]</label><label class="expand" for="c-37477717">[2 more]</label></div><br/><div class="children"><div class="content">It’s more than capable for general-purpose use; you don’t have to use the lockstep if you don’t want it.</div><br/><div id="37478268" class="c"><input type="checkbox" id="c-37478268" checked=""/><div class="controls bullet"><span class="by">akmittal</span><span>|</span><a href="#37476944">root</a><span>|</span><a href="#37477717">parent</a><span>|</span><a href="#37478227">next</a><span>|</span><label class="collapse" for="c-37478268">[-]</label><label class="expand" for="c-37478268">[1 more]</label></div><br/><div class="children"><div class="content">Tegra chips were there in consumer electronics like tablets and mobile phones, I dont see recent chips used in consumer electronics</div><br/></div></div></div></div></div></div></div></div><div id="37478227" class="c"><input type="checkbox" id="c-37478227" checked=""/><div class="controls bullet"><span class="by">pjmlp</span><span>|</span><a href="#37476944">parent</a><span>|</span><a href="#37477017">prev</a><span>|</span><a href="#37476478">next</a><span>|</span><label class="collapse" for="c-37478227">[-]</label><label class="expand" for="c-37478227">[1 more]</label></div><br/><div class="children"><div class="content">It powers the Nintendo Switch.</div><br/></div></div></div></div><div id="37476478" class="c"><input type="checkbox" id="c-37476478" checked=""/><div class="controls bullet"><span class="by">ksec</span><span>|</span><a href="#37476944">prev</a><span>|</span><a href="#37476972">next</a><span>|</span><label class="collapse" for="c-37476478">[-]</label><label class="expand" for="c-37476478">[3 more]</label></div><br/><div class="children"><div class="content">So I guess that is reason why AWS went with V1 and 5nm. V2 isn&#x27;t quite attractive in terms of Die Space, Node and Power usage. Graviton could trade for more V1 Core instead of top single core V2 performance.<p>I am hoping post ARM IPO we will have Cortex X5 and N3, V3 announcement. Also waiting if Apple A17 will gain any more double digit percentage IPC improvement. Personally I dont think that will happen.</div><br/><div id="37476489" class="c"><input type="checkbox" id="c-37476489" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#37476478">parent</a><span>|</span><a href="#37476972">next</a><span>|</span><label class="collapse" for="c-37476489">[-]</label><label class="expand" for="c-37476489">[2 more]</label></div><br/><div class="children"><div class="content">V2 probably wasn&#x27;t available when Graviton 3 was developed.</div><br/><div id="37476777" class="c"><input type="checkbox" id="c-37476777" checked=""/><div class="controls bullet"><span class="by">re-thc</span><span>|</span><a href="#37476478">root</a><span>|</span><a href="#37476489">parent</a><span>|</span><a href="#37476972">next</a><span>|</span><label class="collapse" for="c-37476777">[-]</label><label class="expand" for="c-37476777">[1 more]</label></div><br/><div class="children"><div class="content">It doesn&#x27;t sound like a long time but Graviton 3 happened almost 2 years ago now.</div><br/></div></div></div></div></div></div><div id="37476972" class="c"><input type="checkbox" id="c-37476972" checked=""/><div class="controls bullet"><span class="by">rayiner</span><span>|</span><a href="#37476478">prev</a><span>|</span><a href="#37476103">next</a><span>|</span><label class="collapse" for="c-37476972">[-]</label><label class="expand" for="c-37476972">[3 more]</label></div><br/><div class="children"><div class="content">Sounds like the V2 is about as wide in issue width at Apple’s M1&#x2F;2 (8 MOPs) but not nearly has deep (~300 versus over 600). Can ARM actually keep such a wide architecture busy?</div><br/><div id="37477055" class="c"><input type="checkbox" id="c-37477055" checked=""/><div class="controls bullet"><span class="by">skavi</span><span>|</span><a href="#37476972">parent</a><span>|</span><a href="#37476103">next</a><span>|</span><label class="collapse" for="c-37477055">[-]</label><label class="expand" for="c-37477055">[2 more]</label></div><br/><div class="children"><div class="content">FYI, depth in this context generally refers to the number of pipeline stages. I assume you’re talking about the ROB size?</div><br/><div id="37477386" class="c"><input type="checkbox" id="c-37477386" checked=""/><div class="controls bullet"><span class="by">rayiner</span><span>|</span><a href="#37476972">root</a><span>|</span><a href="#37477055">parent</a><span>|</span><a href="#37476103">next</a><span>|</span><label class="collapse" for="c-37477386">[-]</label><label class="expand" for="c-37477386">[1 more]</label></div><br/><div class="children"><div class="content">Maybe it’s something I picked up from AnandTech. Yes, I meant the ROB size.</div><br/></div></div></div></div></div></div><div id="37476103" class="c"><input type="checkbox" id="c-37476103" checked=""/><div class="controls bullet"><span class="by">aidenn0</span><span>|</span><a href="#37476972">prev</a><span>|</span><a href="#37476363">next</a><span>|</span><label class="collapse" for="c-37476103">[-]</label><label class="expand" for="c-37476103">[6 more]</label></div><br/><div class="children"><div class="content">I&#x27;m still not sure which ARM cores are the &quot;most fair&quot; to compare to laptop&#x2F;desktop x86oids and Apple M series; The N2, the A710, something else?</div><br/><div id="37476165" class="c"><input type="checkbox" id="c-37476165" checked=""/><div class="controls bullet"><span class="by">zyedidia</span><span>|</span><a href="#37476103">parent</a><span>|</span><a href="#37477560">next</a><span>|</span><label class="collapse" for="c-37476165">[-]</label><label class="expand" for="c-37476165">[1 more]</label></div><br/><div class="children"><div class="content">I think the Cortex-X series cores are the ones starting to make their way into laptops and the like (Cortex-X4 is the latest). These are Arm&#x27;s &quot;flagship&quot; cores.</div><br/></div></div><div id="37477560" class="c"><input type="checkbox" id="c-37477560" checked=""/><div class="controls bullet"><span class="by">adrian_b</span><span>|</span><a href="#37476103">parent</a><span>|</span><a href="#37476165">prev</a><span>|</span><a href="#37476810">next</a><span>|</span><label class="collapse" for="c-37477560">[-]</label><label class="expand" for="c-37477560">[1 more]</label></div><br/><div class="children"><div class="content">The ARM Cortex-A7xx and Neoverse N cores are intended to be comparable to the Intel E-cores (Atom cores, like in Alder Lake N, such as Intel N100, or in the small cores of Raptor Lake) and to the AMD compact cores (like in Bergamo or future mobile CPUs). These cores are optimized for low area and low power consumption, with the expectation that a good throughput can be obtained by using a large number of cores.<p>The ARM Cortex-X and Neoverse V cores are intended to compete with the Intel P-cores (like in Sapphire Rapids or the big cores of Raptor Lake) and with the AMD normal cores. These cores are optimized for high single-thread performance and for workloads where low latency is important.<p>The ARM Cortex-A5xx cores are much smaller and slower than any Intel or AMD cores.</div><br/></div></div><div id="37476810" class="c"><input type="checkbox" id="c-37476810" checked=""/><div class="controls bullet"><span class="by">re-thc</span><span>|</span><a href="#37476103">parent</a><span>|</span><a href="#37477560">prev</a><span>|</span><a href="#37476363">next</a><span>|</span><label class="collapse" for="c-37476810">[-]</label><label class="expand" for="c-37476810">[3 more]</label></div><br/><div class="children"><div class="content">The irony, where Apple M series is an ARM core...</div><br/><div id="37477459" class="c"><input type="checkbox" id="c-37477459" checked=""/><div class="controls bullet"><span class="by">MobiusHorizons</span><span>|</span><a href="#37476103">root</a><span>|</span><a href="#37476810">parent</a><span>|</span><a href="#37476932">next</a><span>|</span><label class="collapse" for="c-37477459">[-]</label><label class="expand" for="c-37477459">[1 more]</label></div><br/><div class="children"><div class="content">While Apple M runs Arm instructions, it is not any of the cores designed by Arm like the cortex A7 series or the X series. While those chips come in packages from other manufacturers (ie Mediatek, Qualcom, or even Google&#x27;s tensor) the actual core design is from ARM, but is tweaked (usually things like cache sizes can be adjusted) and integrated with other supporting hardware by the manufacturer. Apple&#x27;s cores are actually completely custom, with no input from ARM the company.</div><br/></div></div><div id="37476932" class="c"><input type="checkbox" id="c-37476932" checked=""/><div class="controls bullet"><span class="by">aidenn0</span><span>|</span><a href="#37476103">root</a><span>|</span><a href="#37476810">parent</a><span>|</span><a href="#37477459">prev</a><span>|</span><a href="#37476363">next</a><span>|</span><label class="collapse" for="c-37476932">[-]</label><label class="expand" for="c-37476932">[1 more]</label></div><br/><div class="children"><div class="content">ARM as in &quot;Designed by ARM Ltd.&quot; not ARM as in &quot;Uses the aarch64 ISA&quot;</div><br/></div></div></div></div></div></div><div id="37476363" class="c"><input type="checkbox" id="c-37476363" checked=""/><div class="controls bullet"><span class="by">jonstewart</span><span>|</span><a href="#37476103">prev</a><span>|</span><label class="collapse" for="c-37476363">[-]</label><label class="expand" for="c-37476363">[2 more]</label></div><br/><div class="children"><div class="content">Whither SVE? Will trying to use 256 bit vectors still result in the sad trombone condition register getting set?</div><br/><div id="37476413" class="c"><input type="checkbox" id="c-37476413" checked=""/><div class="controls bullet"><span class="by">brucethemoose2</span><span>|</span><a href="#37476363">parent</a><span>|</span><label class="collapse" for="c-37476413">[-]</label><label class="expand" for="c-37476413">[1 more]</label></div><br/><div class="children"><div class="content">Its 4x128 bit units now.<p>TBH this makes sense, as pretty much all the ARM code in the wild will be using NEON.</div><br/></div></div></div></div></div></div></div></div></div></body></html>