Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Feb  4 13:45:25 2024
| Host         : alex-yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     57.262        0.000                      0                 1171        0.057        0.000                      0                 1171        2.000        0.000                       0                   581  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_fpga_0            {0.000 10.000}       20.000          50.000          
sys_clk_pin           {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 32.552}       65.104          15.360          
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                             17.845        0.000                       0                     1  
sys_clk_pin                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       57.262        0.000                      0                 1171        0.057        0.000                      0                 1171       31.572        0.000                       0                   576  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       57.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.572ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.262ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 3.560ns (45.830%)  route 4.208ns (54.170%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 63.568 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.786    -0.906    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X100Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/Q
                         net (fo=4, routed)           1.582     1.194    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2[1]
    SLICE_X96Y48         LUT5 (Prop_lut5_I3_O)        0.124     1.318 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.158     2.476    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X97Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.600 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X97Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.001 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.001     3.001    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.115 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.115    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.428 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1/O[3]
                         net (fo=2, routed)           0.811     4.239    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1_n_4
    SLICE_X95Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     4.943 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.943    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.256 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__2/O[3]
                         net (fo=1, routed)           0.656     5.913    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__2_n_4
    SLICE_X94Y51         LUT6 (Prop_lut6_I5_O)        0.306     6.219 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.219    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__2_i_6_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.862 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2/O[3]
                         net (fo=1, routed)           0.000     6.862    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2_n_4
    SLICE_X94Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.609    63.568    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X94Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/C
                         clock pessimism              0.567    64.135    
                         clock uncertainty           -0.121    64.014    
    SLICE_X94Y51         FDRE (Setup_fdre_C_D)        0.109    64.123    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]
  -------------------------------------------------------------------
                         required time                         64.123    
                         arrival time                          -6.862    
  -------------------------------------------------------------------
                         slack                                 57.262    

Slack (MET) :             57.327ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.703ns  (logic 3.495ns (45.373%)  route 4.208ns (54.627%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 63.568 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.786    -0.906    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X100Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/Q
                         net (fo=4, routed)           1.582     1.194    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2[1]
    SLICE_X96Y48         LUT5 (Prop_lut5_I3_O)        0.124     1.318 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.158     2.476    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X97Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.600 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X97Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.001 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.001     3.001    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.115 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.115    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.428 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1/O[3]
                         net (fo=2, routed)           0.811     4.239    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1_n_4
    SLICE_X95Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     4.943 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.943    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.256 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__2/O[3]
                         net (fo=1, routed)           0.656     5.913    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__2_n_4
    SLICE_X94Y51         LUT6 (Prop_lut6_I5_O)        0.306     6.219 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__2_i_6/O
                         net (fo=1, routed)           0.000     6.219    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__2_i_6_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     6.797 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2/O[2]
                         net (fo=1, routed)           0.000     6.797    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2_n_5
    SLICE_X94Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.609    63.568    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X94Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][14]/C
                         clock pessimism              0.567    64.135    
                         clock uncertainty           -0.121    64.014    
    SLICE_X94Y51         FDRE (Setup_fdre_C_D)        0.109    64.123    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][14]
  -------------------------------------------------------------------
                         required time                         64.123    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 57.327    

Slack (MET) :             57.360ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 3.789ns (49.402%)  route 3.881ns (50.598%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 63.568 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.786    -0.906    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X100Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/Q
                         net (fo=4, routed)           1.582     1.194    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2[1]
    SLICE_X96Y48         LUT5 (Prop_lut5_I3_O)        0.124     1.318 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.158     2.476    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X97Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.600 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X97Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.001 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.001     3.001    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.335 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[1]
                         net (fo=2, routed)           0.565     3.901    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_6
    SLICE_X95Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     4.736 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.737    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.573     5.644    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X94Y49         LUT6 (Prop_lut6_I5_O)        0.303     5.947 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     5.947    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__2_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.323 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.324    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.441 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.441    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.764 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2/O[1]
                         net (fo=1, routed)           0.000     6.764    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2_n_6
    SLICE_X94Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.609    63.568    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X94Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][13]/C
                         clock pessimism              0.567    64.135    
                         clock uncertainty           -0.121    64.014    
    SLICE_X94Y51         FDRE (Setup_fdre_C_D)        0.109    64.123    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][13]
  -------------------------------------------------------------------
                         required time                         64.123    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                 57.360    

Slack (MET) :             57.464ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.566ns  (logic 3.685ns (48.706%)  route 3.881ns (51.293%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 63.568 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.786    -0.906    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X100Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/Q
                         net (fo=4, routed)           1.582     1.194    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2[1]
    SLICE_X96Y48         LUT5 (Prop_lut5_I3_O)        0.124     1.318 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.158     2.476    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X97Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.600 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X97Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.001 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.001     3.001    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.335 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[1]
                         net (fo=2, routed)           0.565     3.901    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_6
    SLICE_X95Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     4.736 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.737    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.573     5.644    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X94Y49         LUT6 (Prop_lut6_I5_O)        0.303     5.947 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     5.947    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__2_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.323 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.324    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.441 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.441    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.660 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2/O[0]
                         net (fo=1, routed)           0.000     6.660    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__2_n_7
    SLICE_X94Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.609    63.568    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X94Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][12]/C
                         clock pessimism              0.567    64.135    
                         clock uncertainty           -0.121    64.014    
    SLICE_X94Y51         FDRE (Setup_fdre_C_D)        0.109    64.123    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][12]
  -------------------------------------------------------------------
                         required time                         64.123    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                 57.464    

Slack (MET) :             57.477ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 3.672ns (48.618%)  route 3.881ns (51.382%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 63.568 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.786    -0.906    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X100Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/Q
                         net (fo=4, routed)           1.582     1.194    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2[1]
    SLICE_X96Y48         LUT5 (Prop_lut5_I3_O)        0.124     1.318 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.158     2.476    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X97Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.600 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X97Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.001 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.001     3.001    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.335 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[1]
                         net (fo=2, routed)           0.565     3.901    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_6
    SLICE_X95Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     4.736 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.737    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.573     5.644    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X94Y49         LUT6 (Prop_lut6_I5_O)        0.303     5.947 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     5.947    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__2_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.323 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.324    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.647 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     6.647    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_6
    SLICE_X94Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.609    63.568    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X94Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][9]/C
                         clock pessimism              0.567    64.135    
                         clock uncertainty           -0.121    64.014    
    SLICE_X94Y50         FDRE (Setup_fdre_C_D)        0.109    64.123    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][9]
  -------------------------------------------------------------------
                         required time                         64.123    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                 57.477    

Slack (MET) :             57.485ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 3.664ns (48.564%)  route 3.881ns (51.436%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 63.568 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.786    -0.906    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X100Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/Q
                         net (fo=4, routed)           1.582     1.194    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2[1]
    SLICE_X96Y48         LUT5 (Prop_lut5_I3_O)        0.124     1.318 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.158     2.476    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X97Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.600 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X97Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.001 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.001     3.001    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.335 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[1]
                         net (fo=2, routed)           0.565     3.901    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_6
    SLICE_X95Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     4.736 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.737    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.573     5.644    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X94Y49         LUT6 (Prop_lut6_I5_O)        0.303     5.947 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     5.947    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__2_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.323 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.324    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.639 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/O[3]
                         net (fo=1, routed)           0.000     6.639    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_4
    SLICE_X94Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.609    63.568    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X94Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][11]/C
                         clock pessimism              0.567    64.135    
                         clock uncertainty           -0.121    64.014    
    SLICE_X94Y50         FDRE (Setup_fdre_C_D)        0.109    64.123    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][11]
  -------------------------------------------------------------------
                         required time                         64.123    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                 57.485    

Slack (MET) :             57.561ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 3.588ns (48.040%)  route 3.881ns (51.960%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 63.568 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.786    -0.906    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X100Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/Q
                         net (fo=4, routed)           1.582     1.194    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2[1]
    SLICE_X96Y48         LUT5 (Prop_lut5_I3_O)        0.124     1.318 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.158     2.476    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X97Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.600 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X97Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.001 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.001     3.001    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.335 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[1]
                         net (fo=2, routed)           0.565     3.901    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_6
    SLICE_X95Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     4.736 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.737    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.573     5.644    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X94Y49         LUT6 (Prop_lut6_I5_O)        0.303     5.947 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     5.947    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__2_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.323 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.324    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.563 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/O[2]
                         net (fo=1, routed)           0.000     6.563    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_5
    SLICE_X94Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.609    63.568    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X94Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]/C
                         clock pessimism              0.567    64.135    
                         clock uncertainty           -0.121    64.014    
    SLICE_X94Y50         FDRE (Setup_fdre_C_D)        0.109    64.123    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]
  -------------------------------------------------------------------
                         required time                         64.123    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                 57.561    

Slack (MET) :             57.581ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 3.568ns (47.901%)  route 3.881ns (52.099%))
  Logic Levels:           9  (CARRY4=6 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 63.568 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.786    -0.906    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X100Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/Q
                         net (fo=4, routed)           1.582     1.194    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2[1]
    SLICE_X96Y48         LUT5 (Prop_lut5_I3_O)        0.124     1.318 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.158     2.476    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X97Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.600 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X97Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.001 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.001     3.001    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.335 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[1]
                         net (fo=2, routed)           0.565     3.901    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_6
    SLICE_X95Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     4.736 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.737    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.071 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.573     5.644    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__1_n_6
    SLICE_X94Y49         LUT6 (Prop_lut6_I5_O)        0.303     5.947 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__2/O
                         net (fo=1, routed)           0.000     5.947    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_5__2_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.323 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/CO[3]
                         net (fo=1, routed)           0.001     6.324    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_0
    SLICE_X94Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.543 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1/O[0]
                         net (fo=1, routed)           0.000     6.543    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__1_n_7
    SLICE_X94Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.609    63.568    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X94Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][8]/C
                         clock pessimism              0.567    64.135    
                         clock uncertainty           -0.121    64.014    
    SLICE_X94Y50         FDRE (Setup_fdre_C_D)        0.109    64.123    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][8]
  -------------------------------------------------------------------
                         required time                         64.123    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                 57.581    

Slack (MET) :             57.789ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 3.359ns (47.022%)  route 3.784ns (52.978%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 63.585 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.786    -0.906    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X100Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/Q
                         net (fo=4, routed)           1.582     1.194    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2[1]
    SLICE_X96Y48         LUT5 (Prop_lut5_I3_O)        0.124     1.318 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.158     2.476    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X97Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.600 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X97Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.001 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.001     3.001    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.335 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/O[1]
                         net (fo=2, routed)           0.565     3.901    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_6
    SLICE_X95Y49         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.909     4.810 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.478     5.288    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__4/i__carry__0_n_4
    SLICE_X94Y49         LUT6 (Prop_lut6_I5_O)        0.306     5.594 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     5.594    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry__0_i_7__2_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.237 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     6.237    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_4
    SLICE_X94Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.625    63.585    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X94Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][7]/C
                         clock pessimism              0.453    64.037    
                         clock uncertainty           -0.121    63.917    
    SLICE_X94Y49         FDRE (Setup_fdre_C_D)        0.109    64.026    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][7]
  -------------------------------------------------------------------
                         required time                         64.026    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                 57.789    

Slack (MET) :             57.808ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0 rise@65.104ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 2.845ns (39.934%)  route 4.279ns (60.066%))
  Logic Levels:           10  (CARRY4=7 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 63.585 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.786    -0.906    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X100Y50        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y50        FDRE (Prop_fdre_C_Q)         0.518    -0.388 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2_reg[1]/Q
                         net (fo=4, routed)           1.582     1.194    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat2[1]
    SLICE_X96Y48         LUT5 (Prop_lut5_I3_O)        0.124     1.318 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_1/O
                         net (fo=2, routed)           1.158     2.476    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/o_dat0_reg[2]_0[3]
    SLICE_X97Y49         LUT6 (Prop_lut6_I0_O)        0.124     2.600 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i___2_carry_i_4/O
                         net (fo=1, routed)           0.000     2.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb_n_21
    SLICE_X97Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.001 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry/CO[3]
                         net (fo=1, routed)           0.001     3.001    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry_n_0
    SLICE_X97Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.115 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.115    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__0_n_0
    SLICE_X97Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.229 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.229    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__1_n_0
    SLICE_X97Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.343 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.343    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__2_n_0
    SLICE_X97Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.677 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__3/O[1]
                         net (fo=18, routed)          1.539     5.216    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__2/i___2_carry__3_n_6
    SLICE_X94Y48         LUT6 (Prop_lut6_I3_O)        0.303     5.519 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry_i_5__2/O
                         net (fo=1, routed)           0.000     5.519    design_1_i/top_0/inst/inst_pipe/inst_reverb/i__carry_i_5__2_n_0
    SLICE_X94Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.895 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.895    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry_n_0
    SLICE_X94Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.218 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     6.218    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__9/i__carry__0_n_6
    SLICE_X94Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         1.625    63.585    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X94Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][5]/C
                         clock pessimism              0.453    64.037    
                         clock uncertainty           -0.121    63.917    
    SLICE_X94Y49         FDRE (Setup_fdre_C_D)        0.109    64.026    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][5]
  -------------------------------------------------------------------
                         required time                         64.026    
                         arrival time                          -6.218    
  -------------------------------------------------------------------
                         slack                                 57.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/index_d_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.148ns (29.965%)  route 0.346ns (70.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.612    -0.596    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X92Y46         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/index_d_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.448 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/index_d_reg[72]/Q
                         net (fo=4, routed)           0.346    -0.102    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.918    -0.797    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.508    -0.289    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130    -0.159    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/addr1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.090%)  route 0.340ns (61.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.613    -0.595    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X92Y49         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/addr1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/addr1_reg[9]/Q
                         net (fo=1, routed)           0.082    -0.348    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/addr1[9]
    SLICE_X93Y49         LUT6 (Prop_lut6_I2_O)        0.045    -0.303 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb_i_5/O
                         net (fo=4, routed)           0.258    -0.046    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.919    -0.796    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.288    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.105    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.209ns (37.497%)  route 0.348ns (62.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.613    -0.595    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X90Y48         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2_reg[10]/Q
                         net (fo=1, routed)           0.106    -0.324    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/addr2[10]
    SLICE_X91Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.279 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb_i_4/O
                         net (fo=4, routed)           0.242    -0.037    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.919    -0.796    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.508    -0.288    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.105    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.382%)  route 0.263ns (61.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.615    -0.593    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X104Y48        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y48        FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[81]/Q
                         net (fo=2, routed)           0.263    -0.165    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.927    -0.788    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y9          RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.534    
    RAMB36_X5Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.238    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[79]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.774%)  route 0.110ns (40.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.608    -0.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X94Y51         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][15]/Q
                         net (fo=2, routed)           0.110    -0.325    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/Q[15]
    SLICE_X96Y50         SRL16E                                       r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[79]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.878    -0.837    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X96Y50         SRL16E                                       r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[79]_srl5/CLK
                         clock pessimism              0.254    -0.584    
    SLICE_X96Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.401    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[79]_srl5
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.683%)  route 0.296ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.608    -0.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X96Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[90]/Q
                         net (fo=2, routed)           0.296    -0.140    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.918    -0.797    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.523    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.227    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.148ns (36.131%)  route 0.262ns (63.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.608    -0.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X96Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[95]/Q
                         net (fo=2, routed)           0.262    -0.190    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.918    -0.797    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.523    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243    -0.280    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[93]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.205%)  route 0.261ns (63.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.608    -0.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X96Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[93]/Q
                         net (fo=2, routed)           0.261    -0.191    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.918    -0.797    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.523    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.242    -0.281    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.291ns (61.668%)  route 0.181ns (38.332%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.608    -0.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X94Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[1][10]/Q
                         net (fo=3, routed)           0.181    -0.255    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg_n_0_[1][10]
    SLICE_X101Y49        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.128 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__10/i__carry__1/O[3]
                         net (fo=1, routed)           0.000    -0.128    design_1_i/top_0/inst/inst_pipe/inst_reverb/_inferred__10/i__carry__1_n_4
    SLICE_X101Y49        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.884    -0.831    design_1_i/top_0/inst/inst_pipe/inst_reverb/clk_out1
    SLICE_X101Y49        FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[2][11]/C
                         clock pessimism              0.508    -0.323    
    SLICE_X101Y49        FDRE (Hold_fdre_C_D)         0.105    -0.218    design_1_i/top_0/inst/inst_pipe/inst_reverb/delay_data_reg[2][11]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.083%)  route 0.303ns (64.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.608    -0.600    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/clk_out1
    SLICE_X96Y50         FDRE                                         r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[89]/Q
                         net (fo=2, routed)           0.303    -0.132    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_clock_wizard/inst/sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_clock_wizard/inst/clkout1_buf/O
                         net (fo=575, routed)         0.918    -0.797    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.523    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.227    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/inst_dpram_reverb/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 32.552 }
Period(ns):         65.104
Sources:            { design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         65.104      62.528     RAMB36_X5Y7      design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         65.104      62.528     RAMB36_X5Y7      design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         65.104      62.528     RAMB36_X4Y7      design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         65.104      62.528     RAMB36_X4Y7      design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         65.104      62.528     RAMB36_X4Y5      design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         65.104      62.528     RAMB36_X4Y5      design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         65.104      62.528     RAMB36_X5Y5      design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         65.104      62.528     RAMB36_X5Y5      design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         65.104      62.528     RAMB36_X5Y4      design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         65.104      62.528     RAMB36_X5Y4      design_1_i/top_0/inst/inst_pipe/inst_delay/inst_ram_delay/inst_dpram_delay/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       65.104      148.256    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[64]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[65]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[66]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[67]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[68]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[69]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[70]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[71]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X96Y50     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[72]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X96Y50     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[73]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[64]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[65]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[66]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[67]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[68]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[69]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[70]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X104Y48    design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/i_dat_d_reg[71]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/index_d_reg[60]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         32.552      31.572     SLICE_X92Y48     design_1_i/top_0/inst/inst_pipe/inst_reverb/inst_ram_reverb/index_d_reg[61]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



