// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=17.255187,HLS_SYN_LAT=459028,HLS_SYN_TPT=none,HLS_SYN_MEM=36,HLS_SYN_DSP=8,HLS_SYN_FF=2485,HLS_SYN_LUT=8463,HLS_VERSION=2019_1}" *)

module cnn (
        ap_clk,
        ap_rst_n,
        cnn_input_Addr_A,
        cnn_input_EN_A,
        cnn_input_WEN_A,
        cnn_input_Din_A,
        cnn_input_Dout_A,
        cnn_input_Clk_A,
        cnn_input_Rst_A,
        prediction_output_Addr_A,
        prediction_output_EN_A,
        prediction_output_WEN_A,
        prediction_output_Din_A,
        prediction_output_Dout_A,
        prediction_output_Clk_A,
        prediction_output_Rst_A,
        s_axi_CRTL_BUS_AWVALID,
        s_axi_CRTL_BUS_AWREADY,
        s_axi_CRTL_BUS_AWADDR,
        s_axi_CRTL_BUS_WVALID,
        s_axi_CRTL_BUS_WREADY,
        s_axi_CRTL_BUS_WDATA,
        s_axi_CRTL_BUS_WSTRB,
        s_axi_CRTL_BUS_ARVALID,
        s_axi_CRTL_BUS_ARREADY,
        s_axi_CRTL_BUS_ARADDR,
        s_axi_CRTL_BUS_RVALID,
        s_axi_CRTL_BUS_RREADY,
        s_axi_CRTL_BUS_RDATA,
        s_axi_CRTL_BUS_RRESP,
        s_axi_CRTL_BUS_BVALID,
        s_axi_CRTL_BUS_BREADY,
        s_axi_CRTL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;
parameter    C_S_AXI_CRTL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CRTL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output  [31:0] cnn_input_Addr_A;
output   cnn_input_EN_A;
output  [3:0] cnn_input_WEN_A;
output  [31:0] cnn_input_Din_A;
input  [31:0] cnn_input_Dout_A;
output   cnn_input_Clk_A;
output   cnn_input_Rst_A;
output  [31:0] prediction_output_Addr_A;
output   prediction_output_EN_A;
output  [3:0] prediction_output_WEN_A;
output  [31:0] prediction_output_Din_A;
input  [31:0] prediction_output_Dout_A;
output   prediction_output_Clk_A;
output   prediction_output_Rst_A;
input   s_axi_CRTL_BUS_AWVALID;
output   s_axi_CRTL_BUS_AWREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1:0] s_axi_CRTL_BUS_AWADDR;
input   s_axi_CRTL_BUS_WVALID;
output   s_axi_CRTL_BUS_WREADY;
input  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1:0] s_axi_CRTL_BUS_WDATA;
input  [C_S_AXI_CRTL_BUS_WSTRB_WIDTH - 1:0] s_axi_CRTL_BUS_WSTRB;
input   s_axi_CRTL_BUS_ARVALID;
output   s_axi_CRTL_BUS_ARREADY;
input  [C_S_AXI_CRTL_BUS_ADDR_WIDTH - 1:0] s_axi_CRTL_BUS_ARADDR;
output   s_axi_CRTL_BUS_RVALID;
input   s_axi_CRTL_BUS_RREADY;
output  [C_S_AXI_CRTL_BUS_DATA_WIDTH - 1:0] s_axi_CRTL_BUS_RDATA;
output  [1:0] s_axi_CRTL_BUS_RRESP;
output   s_axi_CRTL_BUS_BVALID;
input   s_axi_CRTL_BUS_BREADY;
output  [1:0] s_axi_CRTL_BUS_BRESP;
output   interrupt;

reg cnn_input_EN_A;
reg prediction_output_EN_A;
reg[3:0] prediction_output_WEN_A;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [14:0] dense_1_weights_V_address0;
reg    dense_1_weights_V_ce0;
wire  signed [10:0] dense_1_weights_V_q0;
wire   [5:0] dense_1_bias_V_address0;
reg    dense_1_bias_V_ce0;
wire   [7:0] dense_1_bias_V_q0;
wire   [10:0] dense_2_weights_V_address0;
reg    dense_2_weights_V_ce0;
wire  signed [10:0] dense_2_weights_V_q0;
wire   [4:0] dense_2_bias_V_address0;
reg    dense_2_bias_V_ce0;
wire   [10:0] dense_2_bias_V_q0;
wire   [8:0] dense_out_weights_V_address0;
reg    dense_out_weights_V_ce0;
wire  signed [10:0] dense_out_weights_V_q0;
wire   [3:0] dense_out_bias_V_address0;
reg    dense_out_bias_V_ce0;
wire   [9:0] dense_out_bias_V_q0;
wire   [4:0] i_fu_792_p2;
reg   [4:0] i_reg_1896;
wire    ap_CS_fsm_state2;
wire   [9:0] ix_in_fu_798_p2;
reg   [9:0] ix_in_reg_1901;
wire   [0:0] icmp_ln23_fu_786_p2;
wire   [10:0] sub_ln203_fu_828_p2;
reg   [10:0] sub_ln203_reg_1906;
wire   [4:0] j_fu_840_p2;
reg   [4:0] j_reg_1914;
wire    ap_CS_fsm_state3;
wire   [10:0] add_ln203_8_fu_850_p2;
reg   [10:0] add_ln203_8_reg_1919;
wire   [0:0] icmp_ln25_fu_834_p2;
wire   [9:0] add_ln28_fu_860_p2;
reg   [9:0] add_ln28_reg_1929;
reg   [31:0] cnn_input_load_reg_1934;
wire    ap_CS_fsm_state4;
wire   [15:0] select_ln603_3_fu_1151_p3;
reg   [15:0] select_ln603_3_reg_1940;
wire    ap_CS_fsm_state5;
wire   [5:0] i_1_fu_1169_p2;
reg   [5:0] i_1_reg_1948;
wire    ap_CS_fsm_state17;
wire   [63:0] zext_ln14_fu_1175_p1;
reg   [63:0] zext_ln14_reg_1953;
wire   [0:0] icmp_ln9_fu_1163_p2;
wire   [14:0] zext_ln13_fu_1179_p1;
reg   [14:0] zext_ln13_reg_1959;
wire   [8:0] j_1_fu_1189_p2;
reg   [8:0] j_1_reg_1967;
wire    ap_CS_fsm_state18;
wire   [14:0] add_ln1117_3_fu_1200_p2;
reg   [14:0] add_ln1117_3_reg_1972;
wire   [0:0] icmp_ln13_fu_1183_p2;
wire    ap_CS_fsm_state19;
wire   [4:0] i_2_fu_1288_p2;
reg   [4:0] i_2_reg_2000;
wire    ap_CS_fsm_state21;
wire   [63:0] zext_ln14_1_fu_1294_p1;
reg   [63:0] zext_ln14_1_reg_2005;
wire   [0:0] icmp_ln9_1_fu_1282_p2;
wire   [11:0] zext_ln13_3_fu_1298_p1;
reg   [11:0] zext_ln13_3_reg_2011;
wire   [5:0] j_2_fu_1308_p2;
reg   [5:0] j_2_reg_2019;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln13_1_fu_1302_p2;
wire    ap_CS_fsm_state23;
wire   [3:0] d_fu_1431_p2;
reg   [3:0] d_reg_2047;
wire    ap_CS_fsm_state25;
wire   [63:0] zext_ln48_fu_1437_p1;
reg   [63:0] zext_ln48_reg_2052;
wire   [0:0] icmp_ln41_fu_1425_p2;
wire   [8:0] zext_ln46_fu_1441_p1;
reg   [8:0] zext_ln46_reg_2058;
wire   [4:0] f_fu_1451_p2;
reg   [4:0] f_reg_2066;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln46_fu_1445_p2;
wire    ap_CS_fsm_state27;
wire   [3:0] i_3_fu_1544_p2;
reg   [3:0] i_3_reg_2094;
wire    ap_CS_fsm_state30;
wire   [63:0] zext_ln70_fu_1550_p1;
reg   [63:0] zext_ln70_reg_2099;
wire   [0:0] icmp_ln69_fu_1538_p2;
wire   [0:0] icmp_ln935_fu_1555_p2;
reg   [0:0] icmp_ln935_reg_2109;
wire    ap_CS_fsm_state31;
wire   [0:0] p_Result_41_fu_1561_p3;
reg   [0:0] p_Result_41_reg_2114;
wire   [15:0] tmp_V_13_fu_1575_p3;
reg   [15:0] tmp_V_13_reg_2119;
wire   [31:0] sub_ln944_fu_1609_p2;
reg   [31:0] sub_ln944_reg_2124;
wire   [31:0] or_ln_fu_1719_p3;
reg   [31:0] or_ln_reg_2130;
wire   [0:0] icmp_ln958_fu_1727_p2;
reg   [0:0] icmp_ln958_reg_2135;
wire   [7:0] trunc_ln943_fu_1733_p1;
reg   [7:0] trunc_ln943_reg_2140;
reg   [3:0] dense_array_V_address0;
reg    dense_array_V_ce0;
reg    dense_array_V_we0;
reg   [15:0] dense_array_V_d0;
wire   [15:0] dense_array_V_q0;
reg   [9:0] conv_1_input_V_address0;
reg    conv_1_input_V_ce0;
reg    conv_1_input_V_we0;
wire   [15:0] conv_1_input_V_q0;
reg   [11:0] conv_1_out_V_address0;
reg    conv_1_out_V_ce0;
reg    conv_1_out_V_we0;
reg   [15:0] conv_1_out_V_d0;
wire   [15:0] conv_1_out_V_q0;
reg   [9:0] max_pool_1_out_V_address0;
reg    max_pool_1_out_V_ce0;
reg    max_pool_1_out_V_we0;
reg   [15:0] max_pool_1_out_V_d0;
wire   [15:0] max_pool_1_out_V_q0;
reg   [10:0] conv_2_out_V_address0;
reg    conv_2_out_V_ce0;
reg    conv_2_out_V_we0;
reg   [15:0] conv_2_out_V_d0;
wire   [15:0] conv_2_out_V_q0;
reg   [8:0] max_pool_2_out_V_address0;
reg    max_pool_2_out_V_ce0;
reg    max_pool_2_out_V_we0;
reg   [15:0] max_pool_2_out_V_d0;
wire   [15:0] max_pool_2_out_V_q0;
reg   [8:0] flat_array_V_address0;
reg    flat_array_V_ce0;
reg    flat_array_V_we0;
reg   [15:0] flat_array_V_d0;
wire  signed [15:0] flat_array_V_q0;
reg   [5:0] dense_1_out_V_address0;
reg    dense_1_out_V_ce0;
reg    dense_1_out_V_we0;
reg   [14:0] dense_1_out_V_d0;
wire   [14:0] dense_1_out_V_q0;
reg   [4:0] dense_2_out_V_address0;
reg    dense_2_out_V_ce0;
reg    dense_2_out_V_we0;
reg   [14:0] dense_2_out_V_d0;
wire   [14:0] dense_2_out_V_q0;
reg   [3:0] prediction_V_address0;
reg    prediction_V_ce0;
reg    prediction_V_we0;
reg   [15:0] prediction_V_d0;
wire   [15:0] prediction_V_q0;
wire    grp_conv_2_fu_732_ap_start;
wire    grp_conv_2_fu_732_ap_done;
wire    grp_conv_2_fu_732_ap_idle;
wire    grp_conv_2_fu_732_ap_ready;
wire   [9:0] grp_conv_2_fu_732_input_V_address0;
wire    grp_conv_2_fu_732_input_V_ce0;
wire   [10:0] grp_conv_2_fu_732_conv_out_V_address0;
wire    grp_conv_2_fu_732_conv_out_V_ce0;
wire    grp_conv_2_fu_732_conv_out_V_we0;
wire   [15:0] grp_conv_2_fu_732_conv_out_V_d0;
wire    grp_conv_1_fu_742_ap_start;
wire    grp_conv_1_fu_742_ap_done;
wire    grp_conv_1_fu_742_ap_idle;
wire    grp_conv_1_fu_742_ap_ready;
wire   [9:0] grp_conv_1_fu_742_input_V_address0;
wire    grp_conv_1_fu_742_input_V_ce0;
wire   [11:0] grp_conv_1_fu_742_conv_out_V_address0;
wire    grp_conv_1_fu_742_conv_out_V_ce0;
wire    grp_conv_1_fu_742_conv_out_V_we0;
wire   [15:0] grp_conv_1_fu_742_conv_out_V_d0;
wire    grp_soft_max_fu_752_ap_start;
wire    grp_soft_max_fu_752_ap_done;
wire    grp_soft_max_fu_752_ap_idle;
wire    grp_soft_max_fu_752_ap_ready;
wire   [3:0] grp_soft_max_fu_752_dense_array_V_address0;
wire    grp_soft_max_fu_752_dense_array_V_ce0;
wire    grp_soft_max_fu_752_dense_array_V_we0;
wire   [15:0] grp_soft_max_fu_752_dense_array_V_d0;
wire   [3:0] grp_soft_max_fu_752_prediction_V_address0;
wire    grp_soft_max_fu_752_prediction_V_ce0;
wire    grp_soft_max_fu_752_prediction_V_we0;
wire   [15:0] grp_soft_max_fu_752_prediction_V_d0;
wire    grp_max_pool_1_fu_764_ap_start;
wire    grp_max_pool_1_fu_764_ap_done;
wire    grp_max_pool_1_fu_764_ap_idle;
wire    grp_max_pool_1_fu_764_ap_ready;
wire   [11:0] grp_max_pool_1_fu_764_conv_out_V_address0;
wire    grp_max_pool_1_fu_764_conv_out_V_ce0;
wire   [9:0] grp_max_pool_1_fu_764_max_pool_out_V_address0;
wire    grp_max_pool_1_fu_764_max_pool_out_V_ce0;
wire    grp_max_pool_1_fu_764_max_pool_out_V_we0;
wire   [15:0] grp_max_pool_1_fu_764_max_pool_out_V_d0;
wire    grp_max_pool_2_fu_770_ap_start;
wire    grp_max_pool_2_fu_770_ap_done;
wire    grp_max_pool_2_fu_770_ap_idle;
wire    grp_max_pool_2_fu_770_ap_ready;
wire   [10:0] grp_max_pool_2_fu_770_conv_out_V_address0;
wire    grp_max_pool_2_fu_770_conv_out_V_ce0;
wire   [8:0] grp_max_pool_2_fu_770_max_pool_out_V_address0;
wire    grp_max_pool_2_fu_770_max_pool_out_V_ce0;
wire    grp_max_pool_2_fu_770_max_pool_out_V_we0;
wire   [15:0] grp_max_pool_2_fu_770_max_pool_out_V_d0;
wire    grp_flat_fu_776_ap_start;
wire    grp_flat_fu_776_ap_done;
wire    grp_flat_fu_776_ap_idle;
wire    grp_flat_fu_776_ap_ready;
wire   [8:0] grp_flat_fu_776_max_pool_out_V_address0;
wire    grp_flat_fu_776_max_pool_out_V_ce0;
wire   [8:0] grp_flat_fu_776_flat_array_V_address0;
wire    grp_flat_fu_776_flat_array_V_ce0;
wire    grp_flat_fu_776_flat_array_V_we0;
wire   [15:0] grp_flat_fu_776_flat_array_V_d0;
reg   [9:0] ix_in_0_reg_564;
reg   [4:0] i_0_reg_576;
reg   [9:0] ix_in_1_reg_587;
wire    ap_CS_fsm_state6;
reg   [4:0] j_0_reg_597;
reg   [5:0] i_0_i_reg_608;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state20;
reg   [15:0] p_Val2_29_reg_619;
reg   [8:0] j_0_i_reg_631;
reg   [14:0] phi_mul_reg_642;
reg   [4:0] i_0_i5_reg_653;
wire    ap_CS_fsm_state24;
reg   [15:0] p_Val2_32_reg_664;
reg   [5:0] j_0_i10_reg_676;
reg   [3:0] d_0_i_reg_687;
wire    ap_CS_fsm_state28;
reg   [15:0] p_Val2_38_reg_698;
reg   [4:0] f_0_i_reg_710;
reg   [3:0] i24_0_reg_721;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state32;
reg    grp_conv_2_fu_732_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_conv_1_fu_742_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_soft_max_fu_752_ap_start_reg;
reg    grp_max_pool_1_fu_764_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_max_pool_2_fu_770_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_flat_fu_776_ap_start_reg;
wire    ap_CS_fsm_state15;
wire   [63:0] zext_ln27_fu_855_p1;
wire  signed [63:0] sext_ln203_fu_1159_p1;
wire   [63:0] zext_ln1117_fu_1211_p1;
wire   [63:0] zext_ln14_2_fu_1195_p1;
wire  signed [63:0] sext_ln1117_fu_1354_p1;
wire   [63:0] zext_ln14_3_fu_1314_p1;
wire   [63:0] zext_ln1116_9_fu_1497_p1;
wire   [63:0] zext_ln48_1_fu_1457_p1;
wire   [31:0] cnn_input_Addr_A_orig;
wire   [14:0] select_ln19_fu_1273_p3;
wire   [14:0] select_ln19_1_fu_1416_p3;
wire   [15:0] add_ln703_2_fu_1531_p2;
wire   [31:0] prediction_output_Addr_A_orig;
wire   [9:0] tmp_s_fu_804_p3;
wire   [6:0] tmp_11_fu_816_p3;
wire   [10:0] zext_ln203_fu_812_p1;
wire   [10:0] zext_ln203_17_fu_824_p1;
wire   [10:0] zext_ln203_18_fu_846_p1;
wire   [63:0] grp_fu_782_p1;
wire   [63:0] ireg_V_fu_866_p1;
wire   [10:0] exp_tmp_V_fu_882_p4;
wire   [51:0] trunc_ln565_fu_896_p1;
wire   [52:0] tmp_fu_900_p3;
wire   [53:0] p_Result_40_fu_908_p1;
wire   [0:0] p_Result_39_fu_874_p3;
wire   [53:0] man_V_1_fu_912_p2;
wire   [62:0] trunc_ln556_fu_870_p1;
wire   [11:0] zext_ln461_fu_892_p1;
wire   [11:0] F2_fu_932_p2;
wire   [0:0] icmp_ln581_fu_938_p2;
wire   [11:0] add_ln581_fu_944_p2;
wire   [11:0] sub_ln581_fu_950_p2;
wire  signed [11:0] sh_amt_fu_956_p3;
wire   [53:0] man_V_2_fu_918_p3;
wire   [7:0] tmp_20_fu_984_p4;
wire  signed [31:0] sext_ln581_fu_964_p1;
wire   [53:0] zext_ln586_fu_1000_p1;
wire   [53:0] ashr_ln586_fu_1004_p2;
wire   [31:0] bitcast_ln696_fu_1014_p1;
wire   [0:0] tmp_21_fu_1017_p3;
wire   [15:0] trunc_ln583_fu_974_p1;
wire   [15:0] sext_ln581cast_fu_1033_p1;
wire   [0:0] icmp_ln571_fu_926_p2;
wire   [0:0] icmp_ln582_fu_968_p2;
wire   [0:0] xor_ln571_fu_1043_p2;
wire   [0:0] or_ln582_fu_1055_p2;
wire   [0:0] xor_ln582_fu_1061_p2;
wire   [0:0] icmp_ln585_fu_978_p2;
wire   [0:0] and_ln581_fu_1067_p2;
wire   [0:0] xor_ln585_fu_1073_p2;
wire   [0:0] or_ln581_fu_1091_p2;
wire   [0:0] icmp_ln603_fu_994_p2;
wire   [0:0] xor_ln581_fu_1097_p2;
wire   [0:0] and_ln603_fu_1103_p2;
wire   [15:0] shl_ln604_fu_1037_p2;
wire   [15:0] trunc_ln586_fu_1010_p1;
wire   [0:0] and_ln585_1_fu_1085_p2;
wire   [0:0] and_ln585_fu_1079_p2;
wire   [15:0] select_ln588_fu_1025_p3;
wire   [0:0] and_ln582_fu_1049_p2;
wire   [0:0] or_ln603_fu_1117_p2;
wire   [15:0] select_ln603_fu_1109_p3;
wire   [15:0] select_ln603_1_fu_1123_p3;
wire   [0:0] or_ln603_1_fu_1131_p2;
wire   [0:0] or_ln603_2_fu_1145_p2;
wire   [15:0] select_ln603_2_fu_1137_p3;
wire   [14:0] add_ln1117_fu_1206_p2;
wire  signed [25:0] grp_fu_1846_p3;
wire  signed [7:0] sext_ln1265_fu_1241_p0;
wire  signed [7:0] sext_ln703_fu_1249_p0;
wire  signed [15:0] sext_ln1265_fu_1241_p1;
wire  signed [14:0] sext_ln703_fu_1249_p1;
wire   [14:0] trunc_ln703_fu_1245_p1;
wire   [15:0] add_ln703_fu_1253_p2;
wire   [0:0] tmp_22_fu_1265_p3;
wire   [14:0] add_ln203_fu_1259_p2;
wire   [10:0] tmp_12_fu_1319_p3;
wire   [6:0] tmp_13_fu_1331_p3;
wire   [11:0] zext_ln1117_6_fu_1327_p1;
wire   [11:0] zext_ln1117_7_fu_1339_p1;
wire   [11:0] sub_ln1117_fu_1343_p2;
wire   [11:0] add_ln1117_2_fu_1349_p2;
wire  signed [25:0] grp_fu_1855_p3;
wire  signed [10:0] sext_ln1265_1_fu_1384_p0;
wire  signed [10:0] sext_ln703_2_fu_1392_p0;
wire  signed [15:0] sext_ln1265_1_fu_1384_p1;
wire  signed [14:0] sext_ln703_2_fu_1392_p1;
wire   [14:0] trunc_ln703_1_fu_1388_p1;
wire   [15:0] add_ln703_1_fu_1396_p2;
wire   [0:0] tmp_23_fu_1408_p3;
wire   [14:0] add_ln203_1_fu_1402_p2;
wire   [7:0] tmp_14_fu_1462_p3;
wire   [5:0] tmp_15_fu_1474_p3;
wire   [8:0] zext_ln1116_8_fu_1482_p1;
wire   [8:0] zext_ln1116_fu_1470_p1;
wire   [8:0] add_ln1116_fu_1486_p2;
wire   [8:0] add_ln1116_4_fu_1492_p2;
wire  signed [25:0] grp_fu_1864_p3;
wire  signed [15:0] sext_ln1265_2_fu_1527_p1;
wire   [15:0] tmp_V_fu_1569_p2;
reg   [15:0] p_Result_s_fu_1583_p4;
wire   [31:0] p_Result_42_fu_1593_p3;
reg   [31:0] l_fu_1601_p3;
wire   [31:0] lsb_index_fu_1619_p2;
wire   [30:0] tmp_25_fu_1625_p4;
wire   [4:0] trunc_ln947_fu_1641_p1;
wire   [4:0] sub_ln947_fu_1645_p2;
wire   [15:0] zext_ln947_fu_1651_p1;
wire   [15:0] lshr_ln947_fu_1655_p2;
wire   [15:0] p_Result_36_fu_1661_p2;
wire   [0:0] icmp_ln947_fu_1635_p2;
wire   [0:0] icmp_ln947_1_fu_1667_p2;
wire   [0:0] tmp_26_fu_1679_p3;
wire   [15:0] trunc_ln944_fu_1615_p1;
wire   [15:0] add_ln949_fu_1693_p2;
wire   [0:0] p_Result_37_fu_1699_p3;
wire   [0:0] xor_ln949_fu_1687_p2;
wire   [0:0] and_ln949_fu_1707_p2;
wire   [0:0] a_fu_1673_p2;
wire   [0:0] or_ln949_fu_1713_p2;
wire   [31:0] m_fu_1737_p1;
wire   [31:0] add_ln958_fu_1740_p2;
wire   [31:0] sub_ln958_fu_1751_p2;
wire   [31:0] lshr_ln958_fu_1745_p2;
wire   [31:0] shl_ln958_fu_1756_p2;
wire   [31:0] m_12_fu_1762_p3;
wire   [31:0] m_13_fu_1769_p2;
wire   [30:0] m_s_fu_1774_p4;
wire   [0:0] tmp_27_fu_1788_p3;
wire   [7:0] select_ln964_fu_1796_p3;
wire   [7:0] sub_ln964_fu_1804_p2;
wire   [7:0] add_ln964_fu_1809_p2;
wire   [31:0] m_16_fu_1784_p1;
wire   [8:0] tmp_9_fu_1815_p3;
wire   [31:0] p_Result_43_fu_1822_p5;
wire   [31:0] bitcast_ln739_fu_1834_p1;
wire   [25:0] grp_fu_1846_p2;
wire   [14:0] grp_fu_1855_p1;
wire   [25:0] grp_fu_1855_p2;
wire   [14:0] grp_fu_1864_p0;
wire   [25:0] grp_fu_1864_p2;
reg   [31:0] ap_NS_fsm;
wire   [25:0] grp_fu_1855_p10;
wire   [25:0] grp_fu_1864_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 grp_conv_2_fu_732_ap_start_reg = 1'b0;
#0 grp_conv_1_fu_742_ap_start_reg = 1'b0;
#0 grp_soft_max_fu_752_ap_start_reg = 1'b0;
#0 grp_max_pool_1_fu_764_ap_start_reg = 1'b0;
#0 grp_max_pool_2_fu_770_ap_start_reg = 1'b0;
#0 grp_flat_fu_776_ap_start_reg = 1'b0;
end

cnn_dense_1_weighmb6 #(
    .DataWidth( 11 ),
    .AddressRange( 20000 ),
    .AddressWidth( 15 ))
dense_1_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_1_weights_V_address0),
    .ce0(dense_1_weights_V_ce0),
    .q0(dense_1_weights_V_q0)
);

cnn_dense_1_bias_V #(
    .DataWidth( 8 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_1_bias_V_address0),
    .ce0(dense_1_bias_V_ce0),
    .q0(dense_1_bias_V_q0)
);

cnn_dense_2_weighncg #(
    .DataWidth( 11 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
dense_2_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_weights_V_address0),
    .ce0(dense_2_weights_V_ce0),
    .q0(dense_2_weights_V_q0)
);

cnn_dense_2_bias_V #(
    .DataWidth( 11 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_bias_V_address0),
    .ce0(dense_2_bias_V_ce0),
    .q0(dense_2_bias_V_q0)
);

cnn_dense_out_weiocq #(
    .DataWidth( 11 ),
    .AddressRange( 300 ),
    .AddressWidth( 9 ))
dense_out_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_out_weights_V_address0),
    .ce0(dense_out_weights_V_ce0),
    .q0(dense_out_weights_V_q0)
);

cnn_dense_out_biapcA #(
    .DataWidth( 10 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_out_bias_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_out_bias_V_address0),
    .ce0(dense_out_bias_V_ce0),
    .q0(dense_out_bias_V_q0)
);

cnn_CRTL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CRTL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CRTL_BUS_DATA_WIDTH ))
cnn_CRTL_BUS_s_axi_U(
    .AWVALID(s_axi_CRTL_BUS_AWVALID),
    .AWREADY(s_axi_CRTL_BUS_AWREADY),
    .AWADDR(s_axi_CRTL_BUS_AWADDR),
    .WVALID(s_axi_CRTL_BUS_WVALID),
    .WREADY(s_axi_CRTL_BUS_WREADY),
    .WDATA(s_axi_CRTL_BUS_WDATA),
    .WSTRB(s_axi_CRTL_BUS_WSTRB),
    .ARVALID(s_axi_CRTL_BUS_ARVALID),
    .ARREADY(s_axi_CRTL_BUS_ARREADY),
    .ARADDR(s_axi_CRTL_BUS_ARADDR),
    .RVALID(s_axi_CRTL_BUS_RVALID),
    .RREADY(s_axi_CRTL_BUS_RREADY),
    .RDATA(s_axi_CRTL_BUS_RDATA),
    .RRESP(s_axi_CRTL_BUS_RRESP),
    .BVALID(s_axi_CRTL_BUS_BVALID),
    .BREADY(s_axi_CRTL_BUS_BREADY),
    .BRESP(s_axi_CRTL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

cnn_dense_array_V #(
    .DataWidth( 16 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
dense_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_array_V_address0),
    .ce0(dense_array_V_ce0),
    .we0(dense_array_V_we0),
    .d0(dense_array_V_d0),
    .q0(dense_array_V_q0)
);

cnn_conv_1_input_V #(
    .DataWidth( 16 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
conv_1_input_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_input_V_address0),
    .ce0(conv_1_input_V_ce0),
    .we0(conv_1_input_V_we0),
    .d0(select_ln603_3_reg_1940),
    .q0(conv_1_input_V_q0)
);

cnn_conv_1_out_V #(
    .DataWidth( 16 ),
    .AddressRange( 4056 ),
    .AddressWidth( 12 ))
conv_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_1_out_V_address0),
    .ce0(conv_1_out_V_ce0),
    .we0(conv_1_out_V_we0),
    .d0(conv_1_out_V_d0),
    .q0(conv_1_out_V_q0)
);

cnn_max_pool_1_ouqcK #(
    .DataWidth( 16 ),
    .AddressRange( 1014 ),
    .AddressWidth( 10 ))
max_pool_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_1_out_V_address0),
    .ce0(max_pool_1_out_V_ce0),
    .we0(max_pool_1_out_V_we0),
    .d0(max_pool_1_out_V_d0),
    .q0(max_pool_1_out_V_q0)
);

cnn_conv_2_out_V #(
    .DataWidth( 16 ),
    .AddressRange( 1936 ),
    .AddressWidth( 11 ))
conv_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(conv_2_out_V_address0),
    .ce0(conv_2_out_V_ce0),
    .we0(conv_2_out_V_we0),
    .d0(conv_2_out_V_d0),
    .q0(conv_2_out_V_q0)
);

cnn_max_pool_2_ourcU #(
    .DataWidth( 16 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
max_pool_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(max_pool_2_out_V_address0),
    .ce0(max_pool_2_out_V_ce0),
    .we0(max_pool_2_out_V_we0),
    .d0(max_pool_2_out_V_d0),
    .q0(max_pool_2_out_V_q0)
);

cnn_max_pool_2_ourcU #(
    .DataWidth( 16 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
flat_array_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(flat_array_V_address0),
    .ce0(flat_array_V_ce0),
    .we0(flat_array_V_we0),
    .d0(flat_array_V_d0),
    .q0(flat_array_V_q0)
);

cnn_dense_1_out_V #(
    .DataWidth( 15 ),
    .AddressRange( 50 ),
    .AddressWidth( 6 ))
dense_1_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_1_out_V_address0),
    .ce0(dense_1_out_V_ce0),
    .we0(dense_1_out_V_we0),
    .d0(dense_1_out_V_d0),
    .q0(dense_1_out_V_q0)
);

cnn_dense_2_out_V #(
    .DataWidth( 15 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
dense_2_out_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dense_2_out_V_address0),
    .ce0(dense_2_out_V_ce0),
    .we0(dense_2_out_V_we0),
    .d0(dense_2_out_V_d0),
    .q0(dense_2_out_V_q0)
);

cnn_dense_array_V #(
    .DataWidth( 16 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
prediction_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(prediction_V_address0),
    .ce0(prediction_V_ce0),
    .we0(prediction_V_we0),
    .d0(prediction_V_d0),
    .q0(prediction_V_q0)
);

conv_2 grp_conv_2_fu_732(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_2_fu_732_ap_start),
    .ap_done(grp_conv_2_fu_732_ap_done),
    .ap_idle(grp_conv_2_fu_732_ap_idle),
    .ap_ready(grp_conv_2_fu_732_ap_ready),
    .input_V_address0(grp_conv_2_fu_732_input_V_address0),
    .input_V_ce0(grp_conv_2_fu_732_input_V_ce0),
    .input_V_q0(max_pool_1_out_V_q0),
    .conv_out_V_address0(grp_conv_2_fu_732_conv_out_V_address0),
    .conv_out_V_ce0(grp_conv_2_fu_732_conv_out_V_ce0),
    .conv_out_V_we0(grp_conv_2_fu_732_conv_out_V_we0),
    .conv_out_V_d0(grp_conv_2_fu_732_conv_out_V_d0)
);

conv_1 grp_conv_1_fu_742(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv_1_fu_742_ap_start),
    .ap_done(grp_conv_1_fu_742_ap_done),
    .ap_idle(grp_conv_1_fu_742_ap_idle),
    .ap_ready(grp_conv_1_fu_742_ap_ready),
    .input_V_address0(grp_conv_1_fu_742_input_V_address0),
    .input_V_ce0(grp_conv_1_fu_742_input_V_ce0),
    .input_V_q0(conv_1_input_V_q0),
    .conv_out_V_address0(grp_conv_1_fu_742_conv_out_V_address0),
    .conv_out_V_ce0(grp_conv_1_fu_742_conv_out_V_ce0),
    .conv_out_V_we0(grp_conv_1_fu_742_conv_out_V_we0),
    .conv_out_V_d0(grp_conv_1_fu_742_conv_out_V_d0)
);

soft_max grp_soft_max_fu_752(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_soft_max_fu_752_ap_start),
    .ap_done(grp_soft_max_fu_752_ap_done),
    .ap_idle(grp_soft_max_fu_752_ap_idle),
    .ap_ready(grp_soft_max_fu_752_ap_ready),
    .dense_array_V_address0(grp_soft_max_fu_752_dense_array_V_address0),
    .dense_array_V_ce0(grp_soft_max_fu_752_dense_array_V_ce0),
    .dense_array_V_we0(grp_soft_max_fu_752_dense_array_V_we0),
    .dense_array_V_d0(grp_soft_max_fu_752_dense_array_V_d0),
    .dense_array_V_q0(dense_array_V_q0),
    .prediction_V_address0(grp_soft_max_fu_752_prediction_V_address0),
    .prediction_V_ce0(grp_soft_max_fu_752_prediction_V_ce0),
    .prediction_V_we0(grp_soft_max_fu_752_prediction_V_we0),
    .prediction_V_d0(grp_soft_max_fu_752_prediction_V_d0)
);

max_pool_1 grp_max_pool_1_fu_764(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pool_1_fu_764_ap_start),
    .ap_done(grp_max_pool_1_fu_764_ap_done),
    .ap_idle(grp_max_pool_1_fu_764_ap_idle),
    .ap_ready(grp_max_pool_1_fu_764_ap_ready),
    .conv_out_V_address0(grp_max_pool_1_fu_764_conv_out_V_address0),
    .conv_out_V_ce0(grp_max_pool_1_fu_764_conv_out_V_ce0),
    .conv_out_V_q0(conv_1_out_V_q0),
    .max_pool_out_V_address0(grp_max_pool_1_fu_764_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_max_pool_1_fu_764_max_pool_out_V_ce0),
    .max_pool_out_V_we0(grp_max_pool_1_fu_764_max_pool_out_V_we0),
    .max_pool_out_V_d0(grp_max_pool_1_fu_764_max_pool_out_V_d0)
);

max_pool_2 grp_max_pool_2_fu_770(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_max_pool_2_fu_770_ap_start),
    .ap_done(grp_max_pool_2_fu_770_ap_done),
    .ap_idle(grp_max_pool_2_fu_770_ap_idle),
    .ap_ready(grp_max_pool_2_fu_770_ap_ready),
    .conv_out_V_address0(grp_max_pool_2_fu_770_conv_out_V_address0),
    .conv_out_V_ce0(grp_max_pool_2_fu_770_conv_out_V_ce0),
    .conv_out_V_q0(conv_2_out_V_q0),
    .max_pool_out_V_address0(grp_max_pool_2_fu_770_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_max_pool_2_fu_770_max_pool_out_V_ce0),
    .max_pool_out_V_we0(grp_max_pool_2_fu_770_max_pool_out_V_we0),
    .max_pool_out_V_d0(grp_max_pool_2_fu_770_max_pool_out_V_d0)
);

flat grp_flat_fu_776(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_flat_fu_776_ap_start),
    .ap_done(grp_flat_fu_776_ap_done),
    .ap_idle(grp_flat_fu_776_ap_idle),
    .ap_ready(grp_flat_fu_776_ap_ready),
    .max_pool_out_V_address0(grp_flat_fu_776_max_pool_out_V_address0),
    .max_pool_out_V_ce0(grp_flat_fu_776_max_pool_out_V_ce0),
    .max_pool_out_V_q0(max_pool_2_out_V_q0),
    .flat_array_V_address0(grp_flat_fu_776_flat_array_V_address0),
    .flat_array_V_ce0(grp_flat_fu_776_flat_array_V_ce0),
    .flat_array_V_we0(grp_flat_fu_776_flat_array_V_we0),
    .flat_array_V_d0(grp_flat_fu_776_flat_array_V_d0)
);

cnn_fpext_32ns_64sc4 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
cnn_fpext_32ns_64sc4_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(cnn_input_Dout_A),
    .ce(1'b1),
    .dout(grp_fu_782_p1)
);

cnn_mac_muladd_11tde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
cnn_mac_muladd_11tde_U31(
    .din0(dense_1_weights_V_q0),
    .din1(flat_array_V_q0),
    .din2(grp_fu_1846_p2),
    .dout(grp_fu_1846_p3)
);

cnn_mac_muladd_11udo #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
cnn_mac_muladd_11udo_U32(
    .din0(dense_2_weights_V_q0),
    .din1(grp_fu_1855_p1),
    .din2(grp_fu_1855_p2),
    .dout(grp_fu_1855_p3)
);

cnn_mac_muladd_15vdy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
cnn_mac_muladd_15vdy_U33(
    .din0(grp_fu_1864_p0),
    .din1(dense_out_weights_V_q0),
    .din2(grp_fu_1864_p2),
    .dout(grp_fu_1864_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_1_fu_742_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_conv_1_fu_742_ap_start_reg <= 1'b1;
        end else if ((grp_conv_1_fu_742_ap_ready == 1'b1)) begin
            grp_conv_1_fu_742_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv_2_fu_732_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_conv_2_fu_732_ap_start_reg <= 1'b1;
        end else if ((grp_conv_2_fu_732_ap_ready == 1'b1)) begin
            grp_conv_2_fu_732_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_flat_fu_776_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_flat_fu_776_ap_start_reg <= 1'b1;
        end else if ((grp_flat_fu_776_ap_ready == 1'b1)) begin
            grp_flat_fu_776_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pool_1_fu_764_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_max_pool_1_fu_764_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_1_fu_764_ap_ready == 1'b1)) begin
            grp_max_pool_1_fu_764_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_max_pool_2_fu_770_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_max_pool_2_fu_770_ap_start_reg <= 1'b1;
        end else if ((grp_max_pool_2_fu_770_ap_ready == 1'b1)) begin
            grp_max_pool_2_fu_770_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_soft_max_fu_752_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln41_fu_1425_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
            grp_soft_max_fu_752_ap_start_reg <= 1'b1;
        end else if ((grp_soft_max_fu_752_ap_ready == 1'b1)) begin
            grp_soft_max_fu_752_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln9_1_fu_1282_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        d_0_i_reg_687 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        d_0_i_reg_687 <= d_reg_2047;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        f_0_i_reg_710 <= f_reg_2066;
    end else if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln41_fu_1425_p2 == 1'd0))) begin
        f_0_i_reg_710 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        i24_0_reg_721 <= i_3_reg_2094;
    end else if (((grp_soft_max_fu_752_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
        i24_0_reg_721 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        i_0_i5_reg_653 <= i_2_reg_2000;
    end else if (((icmp_ln9_fu_1163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        i_0_i5_reg_653 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        i_0_i_reg_608 <= i_1_reg_1948;
    end else if (((grp_flat_fu_776_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        i_0_i_reg_608 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln25_fu_834_p2 == 1'd1))) begin
        i_0_reg_576 <= i_reg_1896;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_576 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln25_fu_834_p2 == 1'd1))) begin
        ix_in_0_reg_564 <= ix_in_reg_1901;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ix_in_0_reg_564 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ix_in_1_reg_587 <= add_ln28_reg_1929;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_786_p2 == 1'd0))) begin
        ix_in_1_reg_587 <= ix_in_0_reg_564;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        j_0_i10_reg_676 <= j_2_reg_2019;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln9_1_fu_1282_p2 == 1'd0))) begin
        j_0_i10_reg_676 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        j_0_i_reg_631 <= j_1_reg_1967;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln9_fu_1163_p2 == 1'd0))) begin
        j_0_i_reg_631 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        j_0_reg_597 <= j_reg_1914;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_786_p2 == 1'd0))) begin
        j_0_reg_597 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        p_Val2_29_reg_619 <= {{grp_fu_1846_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln9_fu_1163_p2 == 1'd0))) begin
        p_Val2_29_reg_619 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_32_reg_664 <= {{grp_fu_1855_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln9_1_fu_1282_p2 == 1'd0))) begin
        p_Val2_32_reg_664 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        p_Val2_38_reg_698 <= {{grp_fu_1864_p3[25:10]}};
    end else if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln41_fu_1425_p2 == 1'd0))) begin
        p_Val2_38_reg_698 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        phi_mul_reg_642 <= add_ln1117_3_reg_1972;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln9_fu_1163_p2 == 1'd0))) begin
        phi_mul_reg_642 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln13_fu_1183_p2 == 1'd0))) begin
        add_ln1117_3_reg_1972 <= add_ln1117_3_fu_1200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln25_fu_834_p2 == 1'd0))) begin
        add_ln203_8_reg_1919 <= add_ln203_8_fu_850_p2;
        add_ln28_reg_1929 <= add_ln28_fu_860_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        cnn_input_load_reg_1934 <= cnn_input_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        d_reg_2047 <= d_fu_1431_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        f_reg_2066 <= f_fu_1451_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        i_1_reg_1948 <= i_1_fu_1169_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        i_2_reg_2000 <= i_2_fu_1288_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        i_3_reg_2094 <= i_3_fu_1544_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_1896 <= i_fu_792_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        icmp_ln935_reg_2109 <= icmp_ln935_fu_1555_p2;
        icmp_ln958_reg_2135 <= icmp_ln958_fu_1727_p2;
        or_ln_reg_2130[0] <= or_ln_fu_1719_p3[0];
        p_Result_41_reg_2114 <= prediction_V_q0[32'd15];
        sub_ln944_reg_2124 <= sub_ln944_fu_1609_p2;
        tmp_V_13_reg_2119 <= tmp_V_13_fu_1575_p3;
        trunc_ln943_reg_2140 <= trunc_ln943_fu_1733_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_786_p2 == 1'd0))) begin
        ix_in_reg_1901 <= ix_in_fu_798_p2;
        sub_ln203_reg_1906[10 : 2] <= sub_ln203_fu_828_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        j_1_reg_1967 <= j_1_fu_1189_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        j_2_reg_2019 <= j_2_fu_1308_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_1914 <= j_fu_840_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        select_ln603_3_reg_1940 <= select_ln603_3_fu_1151_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln9_1_fu_1282_p2 == 1'd0))) begin
        zext_ln13_3_reg_2011[4 : 0] <= zext_ln13_3_fu_1298_p1[4 : 0];
        zext_ln14_1_reg_2005[4 : 0] <= zext_ln14_1_fu_1294_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln9_fu_1163_p2 == 1'd0))) begin
        zext_ln13_reg_1959[5 : 0] <= zext_ln13_fu_1179_p1[5 : 0];
        zext_ln14_reg_1953[5 : 0] <= zext_ln14_fu_1175_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln41_fu_1425_p2 == 1'd0))) begin
        zext_ln46_reg_2058[3 : 0] <= zext_ln46_fu_1441_p1[3 : 0];
        zext_ln48_reg_2052[3 : 0] <= zext_ln48_fu_1437_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (icmp_ln69_fu_1538_p2 == 1'd0))) begin
        zext_ln70_reg_2099[3 : 0] <= zext_ln70_fu_1550_p1[3 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln69_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln69_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cnn_input_EN_A = 1'b1;
    end else begin
        cnn_input_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_V_address0 = sext_ln203_fu_1159_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_V_address0 = grp_conv_1_fu_742_input_V_address0;
    end else begin
        conv_1_input_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_input_V_ce0 = grp_conv_1_fu_742_input_V_ce0;
    end else begin
        conv_1_input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        conv_1_input_V_we0 = 1'b1;
    end else begin
        conv_1_input_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_1_out_V_address0 = grp_max_pool_1_fu_764_conv_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_address0 = grp_conv_1_fu_742_conv_out_V_address0;
    end else begin
        conv_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        conv_1_out_V_ce0 = grp_max_pool_1_fu_764_conv_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_ce0 = grp_conv_1_fu_742_conv_out_V_ce0;
    end else begin
        conv_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_1_out_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_d0 = grp_conv_1_fu_742_conv_out_V_d0;
    end else begin
        conv_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_786_p2 == 1'd1))) begin
        conv_1_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        conv_1_out_V_we0 = grp_conv_1_fu_742_conv_out_V_we0;
    end else begin
        conv_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_2_out_V_address0 = grp_max_pool_2_fu_770_conv_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_V_address0 = grp_conv_2_fu_732_conv_out_V_address0;
    end else begin
        conv_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        conv_2_out_V_ce0 = grp_max_pool_2_fu_770_conv_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_V_ce0 = grp_conv_2_fu_732_conv_out_V_ce0;
    end else begin
        conv_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        conv_2_out_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_V_d0 = grp_conv_2_fu_732_conv_out_V_d0;
    end else begin
        conv_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_786_p2 == 1'd1))) begin
        conv_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_2_out_V_we0 = grp_conv_2_fu_732_conv_out_V_we0;
    end else begin
        conv_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_1_bias_V_ce0 = 1'b1;
    end else begin
        dense_1_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dense_1_out_V_address0 = zext_ln14_3_fu_1314_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dense_1_out_V_address0 = zext_ln14_reg_1953;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dense_1_out_V_address0 = 64'd0;
    end else begin
        dense_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state22) | ((grp_flat_fu_776_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16)))) begin
        dense_1_out_V_ce0 = 1'b1;
    end else begin
        dense_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        dense_1_out_V_d0 = select_ln19_fu_1273_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dense_1_out_V_d0 = 15'd0;
    end else begin
        dense_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((grp_flat_fu_776_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16)))) begin
        dense_1_out_V_we0 = 1'b1;
    end else begin
        dense_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_1_weights_V_ce0 = 1'b1;
    end else begin
        dense_1_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dense_2_bias_V_ce0 = 1'b1;
    end else begin
        dense_2_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        dense_2_out_V_address0 = zext_ln48_1_fu_1457_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        dense_2_out_V_address0 = zext_ln14_1_reg_2005;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dense_2_out_V_address0 = 64'd0;
    end else begin
        dense_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state17))) begin
        dense_2_out_V_ce0 = 1'b1;
    end else begin
        dense_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        dense_2_out_V_d0 = select_ln19_1_fu_1416_p3;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dense_2_out_V_d0 = 15'd0;
    end else begin
        dense_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | ((icmp_ln9_fu_1163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        dense_2_out_V_we0 = 1'b1;
    end else begin
        dense_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        dense_2_weights_V_ce0 = 1'b1;
    end else begin
        dense_2_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        dense_array_V_address0 = zext_ln48_reg_2052;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_array_V_address0 = grp_soft_max_fu_752_dense_array_V_address0;
    end else begin
        dense_array_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        dense_array_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_array_V_ce0 = grp_soft_max_fu_752_dense_array_V_ce0;
    end else begin
        dense_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        dense_array_V_d0 = add_ln703_2_fu_1531_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_array_V_d0 = grp_soft_max_fu_752_dense_array_V_d0;
    end else begin
        dense_array_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        dense_array_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        dense_array_V_we0 = grp_soft_max_fu_752_dense_array_V_we0;
    end else begin
        dense_array_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        dense_out_bias_V_ce0 = 1'b1;
    end else begin
        dense_out_bias_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        dense_out_weights_V_ce0 = 1'b1;
    end else begin
        dense_out_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        flat_array_V_address0 = zext_ln14_2_fu_1195_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        flat_array_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_V_address0 = grp_flat_fu_776_flat_array_V_address0;
    end else begin
        flat_array_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((grp_max_pool_2_fu_770_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        flat_array_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_V_ce0 = grp_flat_fu_776_flat_array_V_ce0;
    end else begin
        flat_array_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        flat_array_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_V_d0 = grp_flat_fu_776_flat_array_V_d0;
    end else begin
        flat_array_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((grp_max_pool_2_fu_770_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        flat_array_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        flat_array_V_we0 = grp_flat_fu_776_flat_array_V_we0;
    end else begin
        flat_array_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_1_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_V_address0 = grp_max_pool_1_fu_764_max_pool_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        max_pool_1_out_V_address0 = grp_conv_2_fu_732_input_V_address0;
    end else begin
        max_pool_1_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_1_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_V_ce0 = grp_max_pool_1_fu_764_max_pool_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        max_pool_1_out_V_ce0 = grp_conv_2_fu_732_input_V_ce0;
    end else begin
        max_pool_1_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_1_out_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_V_d0 = grp_max_pool_1_fu_764_max_pool_out_V_d0;
    end else begin
        max_pool_1_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_786_p2 == 1'd1))) begin
        max_pool_1_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_pool_1_out_V_we0 = grp_max_pool_1_fu_764_max_pool_out_V_we0;
    end else begin
        max_pool_1_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_2_out_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        max_pool_2_out_V_address0 = grp_flat_fu_776_max_pool_out_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_V_address0 = grp_max_pool_2_fu_770_max_pool_out_V_address0;
    end else begin
        max_pool_2_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_2_out_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        max_pool_2_out_V_ce0 = grp_flat_fu_776_max_pool_out_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_V_ce0 = grp_max_pool_2_fu_770_max_pool_out_V_ce0;
    end else begin
        max_pool_2_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        max_pool_2_out_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_V_d0 = grp_max_pool_2_fu_770_max_pool_out_V_d0;
    end else begin
        max_pool_2_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_786_p2 == 1'd1))) begin
        max_pool_2_out_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        max_pool_2_out_V_we0 = grp_max_pool_2_fu_770_max_pool_out_V_we0;
    end else begin
        max_pool_2_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        prediction_V_address0 = zext_ln70_fu_1550_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        prediction_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        prediction_V_address0 = grp_soft_max_fu_752_prediction_V_address0;
    end else begin
        prediction_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state21))) begin
        prediction_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        prediction_V_ce0 = grp_soft_max_fu_752_prediction_V_ce0;
    end else begin
        prediction_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        prediction_V_d0 = 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        prediction_V_d0 = grp_soft_max_fu_752_prediction_V_d0;
    end else begin
        prediction_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln9_1_fu_1282_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        prediction_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        prediction_V_we0 = grp_soft_max_fu_752_prediction_V_we0;
    end else begin
        prediction_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        prediction_output_EN_A = 1'b1;
    end else begin
        prediction_output_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        prediction_output_WEN_A = 4'd15;
    end else begin
        prediction_output_WEN_A = 4'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln23_fu_786_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln25_fu_834_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_conv_1_fu_742_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_max_pool_1_fu_764_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_conv_2_fu_732_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_max_pool_2_fu_770_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_flat_fu_776_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((icmp_ln9_fu_1163_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln13_fu_1183_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln9_1_fu_1282_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln13_1_fu_1302_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln41_fu_1425_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln46_fu_1445_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state29 : begin
            if (((grp_soft_max_fu_752_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((icmp_ln69_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_932_p2 = (12'd1075 - zext_ln461_fu_892_p1);

assign a_fu_1673_p2 = (icmp_ln947_fu_1635_p2 & icmp_ln947_1_fu_1667_p2);

assign add_ln1116_4_fu_1492_p2 = (add_ln1116_fu_1486_p2 + zext_ln46_reg_2058);

assign add_ln1116_fu_1486_p2 = (zext_ln1116_8_fu_1482_p1 + zext_ln1116_fu_1470_p1);

assign add_ln1117_2_fu_1349_p2 = (sub_ln1117_fu_1343_p2 + zext_ln13_3_reg_2011);

assign add_ln1117_3_fu_1200_p2 = (phi_mul_reg_642 + 15'd50);

assign add_ln1117_fu_1206_p2 = (phi_mul_reg_642 + zext_ln13_reg_1959);

assign add_ln203_1_fu_1402_p2 = ($signed(sext_ln703_2_fu_1392_p1) + $signed(trunc_ln703_1_fu_1388_p1));

assign add_ln203_8_fu_850_p2 = (sub_ln203_reg_1906 + zext_ln203_18_fu_846_p1);

assign add_ln203_fu_1259_p2 = ($signed(sext_ln703_fu_1249_p1) + $signed(trunc_ln703_fu_1245_p1));

assign add_ln28_fu_860_p2 = (10'd1 + ix_in_1_reg_587);

assign add_ln581_fu_944_p2 = ($signed(12'd4086) + $signed(F2_fu_932_p2));

assign add_ln703_1_fu_1396_p2 = ($signed(p_Val2_32_reg_664) + $signed(sext_ln1265_1_fu_1384_p1));

assign add_ln703_2_fu_1531_p2 = ($signed(sext_ln1265_2_fu_1527_p1) + $signed(p_Val2_38_reg_698));

assign add_ln703_fu_1253_p2 = ($signed(p_Val2_29_reg_619) + $signed(sext_ln1265_fu_1241_p1));

assign add_ln949_fu_1693_p2 = ($signed(16'd65512) + $signed(trunc_ln944_fu_1615_p1));

assign add_ln958_fu_1740_p2 = ($signed(32'd4294967271) + $signed(sub_ln944_reg_2124));

assign add_ln964_fu_1809_p2 = (select_ln964_fu_1796_p3 + sub_ln964_fu_1804_p2);

assign and_ln581_fu_1067_p2 = (xor_ln582_fu_1061_p2 & icmp_ln581_fu_938_p2);

assign and_ln582_fu_1049_p2 = (xor_ln571_fu_1043_p2 & icmp_ln582_fu_968_p2);

assign and_ln585_1_fu_1085_p2 = (icmp_ln585_fu_978_p2 & and_ln581_fu_1067_p2);

assign and_ln585_fu_1079_p2 = (xor_ln585_fu_1073_p2 & and_ln581_fu_1067_p2);

assign and_ln603_fu_1103_p2 = (xor_ln581_fu_1097_p2 & icmp_ln603_fu_994_p2);

assign and_ln949_fu_1707_p2 = (xor_ln949_fu_1687_p2 & p_Result_37_fu_1699_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ashr_ln586_fu_1004_p2 = $signed(man_V_2_fu_918_p3) >>> zext_ln586_fu_1000_p1;

assign bitcast_ln696_fu_1014_p1 = cnn_input_load_reg_1934;

assign bitcast_ln739_fu_1834_p1 = p_Result_43_fu_1822_p5;

assign cnn_input_Addr_A = cnn_input_Addr_A_orig << 32'd2;

assign cnn_input_Addr_A_orig = zext_ln27_fu_855_p1;

assign cnn_input_Clk_A = ap_clk;

assign cnn_input_Din_A = 32'd0;

assign cnn_input_Rst_A = ap_rst_n_inv;

assign cnn_input_WEN_A = 4'd0;

assign d_fu_1431_p2 = (d_0_i_reg_687 + 4'd1);

assign dense_1_bias_V_address0 = zext_ln14_reg_1953;

assign dense_1_weights_V_address0 = zext_ln1117_fu_1211_p1;

assign dense_2_bias_V_address0 = zext_ln14_1_reg_2005;

assign dense_2_weights_V_address0 = sext_ln1117_fu_1354_p1;

assign dense_out_bias_V_address0 = zext_ln48_reg_2052;

assign dense_out_weights_V_address0 = zext_ln1116_9_fu_1497_p1;

assign exp_tmp_V_fu_882_p4 = {{ireg_V_fu_866_p1[62:52]}};

assign f_fu_1451_p2 = (f_0_i_reg_710 + 5'd1);

assign grp_conv_1_fu_742_ap_start = grp_conv_1_fu_742_ap_start_reg;

assign grp_conv_2_fu_732_ap_start = grp_conv_2_fu_732_ap_start_reg;

assign grp_flat_fu_776_ap_start = grp_flat_fu_776_ap_start_reg;

assign grp_fu_1846_p2 = {{p_Val2_29_reg_619}, {10'd0}};

assign grp_fu_1855_p1 = grp_fu_1855_p10;

assign grp_fu_1855_p10 = dense_1_out_V_q0;

assign grp_fu_1855_p2 = {{p_Val2_32_reg_664}, {10'd0}};

assign grp_fu_1864_p0 = grp_fu_1864_p00;

assign grp_fu_1864_p00 = dense_2_out_V_q0;

assign grp_fu_1864_p2 = {{p_Val2_38_reg_698}, {10'd0}};

assign grp_max_pool_1_fu_764_ap_start = grp_max_pool_1_fu_764_ap_start_reg;

assign grp_max_pool_2_fu_770_ap_start = grp_max_pool_2_fu_770_ap_start_reg;

assign grp_soft_max_fu_752_ap_start = grp_soft_max_fu_752_ap_start_reg;

assign i_1_fu_1169_p2 = (i_0_i_reg_608 + 6'd1);

assign i_2_fu_1288_p2 = (i_0_i5_reg_653 + 5'd1);

assign i_3_fu_1544_p2 = (i24_0_reg_721 + 4'd1);

assign i_fu_792_p2 = (i_0_reg_576 + 5'd1);

assign icmp_ln13_1_fu_1302_p2 = ((j_0_i10_reg_676 == 6'd50) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_1183_p2 = ((j_0_i_reg_631 == 9'd400) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_786_p2 = ((i_0_reg_576 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_834_p2 = ((j_0_reg_597 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_1425_p2 = ((d_0_i_reg_687 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_1445_p2 = ((f_0_i_reg_710 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln571_fu_926_p2 = ((trunc_ln556_fu_870_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln581_fu_938_p2 = (($signed(F2_fu_932_p2) > $signed(12'd10)) ? 1'b1 : 1'b0);

assign icmp_ln582_fu_968_p2 = ((F2_fu_932_p2 == 12'd10) ? 1'b1 : 1'b0);

assign icmp_ln585_fu_978_p2 = ((sh_amt_fu_956_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln603_fu_994_p2 = ((tmp_20_fu_984_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln69_fu_1538_p2 = ((i24_0_reg_721 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln935_fu_1555_p2 = ((prediction_V_q0 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_1_fu_1667_p2 = ((p_Result_36_fu_1661_p2 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln947_fu_1635_p2 = (($signed(tmp_25_fu_1625_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln958_fu_1727_p2 = (($signed(lsb_index_fu_1619_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln9_1_fu_1282_p2 = ((i_0_i5_reg_653 == 5'd30) ? 1'b1 : 1'b0);

assign icmp_ln9_fu_1163_p2 = ((i_0_i_reg_608 == 6'd50) ? 1'b1 : 1'b0);

assign ireg_V_fu_866_p1 = grp_fu_782_p1;

assign ix_in_fu_798_p2 = (ix_in_0_reg_564 + 10'd28);

assign j_1_fu_1189_p2 = (j_0_i_reg_631 + 9'd1);

assign j_2_fu_1308_p2 = (j_0_i10_reg_676 + 6'd1);

assign j_fu_840_p2 = (j_0_reg_597 + 5'd1);


always @ (p_Result_42_fu_1593_p3) begin
    if (p_Result_42_fu_1593_p3[0] == 1'b1) begin
        l_fu_1601_p3 = 32'd0;
    end else if (p_Result_42_fu_1593_p3[1] == 1'b1) begin
        l_fu_1601_p3 = 32'd1;
    end else if (p_Result_42_fu_1593_p3[2] == 1'b1) begin
        l_fu_1601_p3 = 32'd2;
    end else if (p_Result_42_fu_1593_p3[3] == 1'b1) begin
        l_fu_1601_p3 = 32'd3;
    end else if (p_Result_42_fu_1593_p3[4] == 1'b1) begin
        l_fu_1601_p3 = 32'd4;
    end else if (p_Result_42_fu_1593_p3[5] == 1'b1) begin
        l_fu_1601_p3 = 32'd5;
    end else if (p_Result_42_fu_1593_p3[6] == 1'b1) begin
        l_fu_1601_p3 = 32'd6;
    end else if (p_Result_42_fu_1593_p3[7] == 1'b1) begin
        l_fu_1601_p3 = 32'd7;
    end else if (p_Result_42_fu_1593_p3[8] == 1'b1) begin
        l_fu_1601_p3 = 32'd8;
    end else if (p_Result_42_fu_1593_p3[9] == 1'b1) begin
        l_fu_1601_p3 = 32'd9;
    end else if (p_Result_42_fu_1593_p3[10] == 1'b1) begin
        l_fu_1601_p3 = 32'd10;
    end else if (p_Result_42_fu_1593_p3[11] == 1'b1) begin
        l_fu_1601_p3 = 32'd11;
    end else if (p_Result_42_fu_1593_p3[12] == 1'b1) begin
        l_fu_1601_p3 = 32'd12;
    end else if (p_Result_42_fu_1593_p3[13] == 1'b1) begin
        l_fu_1601_p3 = 32'd13;
    end else if (p_Result_42_fu_1593_p3[14] == 1'b1) begin
        l_fu_1601_p3 = 32'd14;
    end else if (p_Result_42_fu_1593_p3[15] == 1'b1) begin
        l_fu_1601_p3 = 32'd15;
    end else if (p_Result_42_fu_1593_p3[16] == 1'b1) begin
        l_fu_1601_p3 = 32'd16;
    end else if (p_Result_42_fu_1593_p3[17] == 1'b1) begin
        l_fu_1601_p3 = 32'd17;
    end else if (p_Result_42_fu_1593_p3[18] == 1'b1) begin
        l_fu_1601_p3 = 32'd18;
    end else if (p_Result_42_fu_1593_p3[19] == 1'b1) begin
        l_fu_1601_p3 = 32'd19;
    end else if (p_Result_42_fu_1593_p3[20] == 1'b1) begin
        l_fu_1601_p3 = 32'd20;
    end else if (p_Result_42_fu_1593_p3[21] == 1'b1) begin
        l_fu_1601_p3 = 32'd21;
    end else if (p_Result_42_fu_1593_p3[22] == 1'b1) begin
        l_fu_1601_p3 = 32'd22;
    end else if (p_Result_42_fu_1593_p3[23] == 1'b1) begin
        l_fu_1601_p3 = 32'd23;
    end else if (p_Result_42_fu_1593_p3[24] == 1'b1) begin
        l_fu_1601_p3 = 32'd24;
    end else if (p_Result_42_fu_1593_p3[25] == 1'b1) begin
        l_fu_1601_p3 = 32'd25;
    end else if (p_Result_42_fu_1593_p3[26] == 1'b1) begin
        l_fu_1601_p3 = 32'd26;
    end else if (p_Result_42_fu_1593_p3[27] == 1'b1) begin
        l_fu_1601_p3 = 32'd27;
    end else if (p_Result_42_fu_1593_p3[28] == 1'b1) begin
        l_fu_1601_p3 = 32'd28;
    end else if (p_Result_42_fu_1593_p3[29] == 1'b1) begin
        l_fu_1601_p3 = 32'd29;
    end else if (p_Result_42_fu_1593_p3[30] == 1'b1) begin
        l_fu_1601_p3 = 32'd30;
    end else if (p_Result_42_fu_1593_p3[31] == 1'b1) begin
        l_fu_1601_p3 = 32'd31;
    end else begin
        l_fu_1601_p3 = 32'd32;
    end
end

assign lsb_index_fu_1619_p2 = ($signed(32'd4294967272) + $signed(sub_ln944_fu_1609_p2));

assign lshr_ln947_fu_1655_p2 = 16'd65535 >> zext_ln947_fu_1651_p1;

assign lshr_ln958_fu_1745_p2 = m_fu_1737_p1 >> add_ln958_fu_1740_p2;

assign m_12_fu_1762_p3 = ((icmp_ln958_reg_2135[0:0] === 1'b1) ? lshr_ln958_fu_1745_p2 : shl_ln958_fu_1756_p2);

assign m_13_fu_1769_p2 = (m_12_fu_1762_p3 + or_ln_reg_2130);

assign m_16_fu_1784_p1 = m_s_fu_1774_p4;

assign m_fu_1737_p1 = tmp_V_13_reg_2119;

assign m_s_fu_1774_p4 = {{m_13_fu_1769_p2[31:1]}};

assign man_V_1_fu_912_p2 = (54'd0 - p_Result_40_fu_908_p1);

assign man_V_2_fu_918_p3 = ((p_Result_39_fu_874_p3[0:0] === 1'b1) ? man_V_1_fu_912_p2 : p_Result_40_fu_908_p1);

assign or_ln581_fu_1091_p2 = (or_ln582_fu_1055_p2 | icmp_ln581_fu_938_p2);

assign or_ln582_fu_1055_p2 = (icmp_ln582_fu_968_p2 | icmp_ln571_fu_926_p2);

assign or_ln603_1_fu_1131_p2 = (and_ln585_fu_1079_p2 | and_ln582_fu_1049_p2);

assign or_ln603_2_fu_1145_p2 = (or_ln603_fu_1117_p2 | or_ln603_1_fu_1131_p2);

assign or_ln603_fu_1117_p2 = (and_ln603_fu_1103_p2 | and_ln585_1_fu_1085_p2);

assign or_ln949_fu_1713_p2 = (and_ln949_fu_1707_p2 | a_fu_1673_p2);

assign or_ln_fu_1719_p3 = {{31'd0}, {or_ln949_fu_1713_p2}};

assign p_Result_36_fu_1661_p2 = (tmp_V_13_fu_1575_p3 & lshr_ln947_fu_1655_p2);

assign p_Result_37_fu_1699_p3 = tmp_V_13_fu_1575_p3[add_ln949_fu_1693_p2];

assign p_Result_39_fu_874_p3 = ireg_V_fu_866_p1[32'd63];

assign p_Result_40_fu_908_p1 = tmp_fu_900_p3;

assign p_Result_41_fu_1561_p3 = prediction_V_q0[32'd15];

assign p_Result_42_fu_1593_p3 = {{16'd65535}, {p_Result_s_fu_1583_p4}};

assign p_Result_43_fu_1822_p5 = {{tmp_9_fu_1815_p3}, {m_16_fu_1784_p1[22:0]}};

integer ap_tvar_int_0;

always @ (tmp_V_13_fu_1575_p3) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_s_fu_1583_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_1583_p4[ap_tvar_int_0] = tmp_V_13_fu_1575_p3[15 - ap_tvar_int_0];
        end
    end
end

assign prediction_output_Addr_A = prediction_output_Addr_A_orig << 32'd2;

assign prediction_output_Addr_A_orig = zext_ln70_reg_2099;

assign prediction_output_Clk_A = ap_clk;

assign prediction_output_Din_A = ((icmp_ln935_reg_2109[0:0] === 1'b1) ? 32'd0 : bitcast_ln739_fu_1834_p1);

assign prediction_output_Rst_A = ap_rst_n_inv;

assign select_ln19_1_fu_1416_p3 = ((tmp_23_fu_1408_p3[0:0] === 1'b1) ? 15'd0 : add_ln203_1_fu_1402_p2);

assign select_ln19_fu_1273_p3 = ((tmp_22_fu_1265_p3[0:0] === 1'b1) ? 15'd0 : add_ln203_fu_1259_p2);

assign select_ln588_fu_1025_p3 = ((tmp_21_fu_1017_p3[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign select_ln603_1_fu_1123_p3 = ((and_ln585_fu_1079_p2[0:0] === 1'b1) ? select_ln588_fu_1025_p3 : trunc_ln583_fu_974_p1);

assign select_ln603_2_fu_1137_p3 = ((or_ln603_fu_1117_p2[0:0] === 1'b1) ? select_ln603_fu_1109_p3 : select_ln603_1_fu_1123_p3);

assign select_ln603_3_fu_1151_p3 = ((or_ln603_2_fu_1145_p2[0:0] === 1'b1) ? select_ln603_2_fu_1137_p3 : 16'd0);

assign select_ln603_fu_1109_p3 = ((and_ln603_fu_1103_p2[0:0] === 1'b1) ? shl_ln604_fu_1037_p2 : trunc_ln586_fu_1010_p1);

assign select_ln964_fu_1796_p3 = ((tmp_27_fu_1788_p3[0:0] === 1'b1) ? 8'd127 : 8'd126);

assign sext_ln1117_fu_1354_p1 = $signed(add_ln1117_2_fu_1349_p2);

assign sext_ln1265_1_fu_1384_p0 = dense_2_bias_V_q0;

assign sext_ln1265_1_fu_1384_p1 = sext_ln1265_1_fu_1384_p0;

assign sext_ln1265_2_fu_1527_p1 = $signed(dense_out_bias_V_q0);

assign sext_ln1265_fu_1241_p0 = dense_1_bias_V_q0;

assign sext_ln1265_fu_1241_p1 = sext_ln1265_fu_1241_p0;

assign sext_ln203_fu_1159_p1 = $signed(add_ln203_8_reg_1919);

assign sext_ln581_fu_964_p1 = sh_amt_fu_956_p3;

assign sext_ln581cast_fu_1033_p1 = sext_ln581_fu_964_p1[15:0];

assign sext_ln703_2_fu_1392_p0 = dense_2_bias_V_q0;

assign sext_ln703_2_fu_1392_p1 = sext_ln703_2_fu_1392_p0;

assign sext_ln703_fu_1249_p0 = dense_1_bias_V_q0;

assign sext_ln703_fu_1249_p1 = sext_ln703_fu_1249_p0;

assign sh_amt_fu_956_p3 = ((icmp_ln581_fu_938_p2[0:0] === 1'b1) ? add_ln581_fu_944_p2 : sub_ln581_fu_950_p2);

assign shl_ln604_fu_1037_p2 = trunc_ln583_fu_974_p1 << sext_ln581cast_fu_1033_p1;

assign shl_ln958_fu_1756_p2 = m_fu_1737_p1 << sub_ln958_fu_1751_p2;

assign sub_ln1117_fu_1343_p2 = (zext_ln1117_6_fu_1327_p1 - zext_ln1117_7_fu_1339_p1);

assign sub_ln203_fu_828_p2 = (zext_ln203_fu_812_p1 - zext_ln203_17_fu_824_p1);

assign sub_ln581_fu_950_p2 = (12'd10 - F2_fu_932_p2);

assign sub_ln944_fu_1609_p2 = (32'd16 - l_fu_1601_p3);

assign sub_ln947_fu_1645_p2 = (5'd9 - trunc_ln947_fu_1641_p1);

assign sub_ln958_fu_1751_p2 = (32'd25 - sub_ln944_reg_2124);

assign sub_ln964_fu_1804_p2 = (8'd6 - trunc_ln943_reg_2140);

assign tmp_11_fu_816_p3 = {{i_0_reg_576}, {2'd0}};

assign tmp_12_fu_1319_p3 = {{j_0_i10_reg_676}, {5'd0}};

assign tmp_13_fu_1331_p3 = {{j_0_i10_reg_676}, {1'd0}};

assign tmp_14_fu_1462_p3 = {{f_0_i_reg_710}, {3'd0}};

assign tmp_15_fu_1474_p3 = {{f_0_i_reg_710}, {1'd0}};

assign tmp_20_fu_984_p4 = {{sh_amt_fu_956_p3[11:4]}};

assign tmp_21_fu_1017_p3 = bitcast_ln696_fu_1014_p1[32'd31];

assign tmp_22_fu_1265_p3 = add_ln703_fu_1253_p2[32'd15];

assign tmp_23_fu_1408_p3 = add_ln703_1_fu_1396_p2[32'd15];

assign tmp_25_fu_1625_p4 = {{lsb_index_fu_1619_p2[31:1]}};

assign tmp_26_fu_1679_p3 = lsb_index_fu_1619_p2[32'd31];

assign tmp_27_fu_1788_p3 = m_13_fu_1769_p2[32'd25];

assign tmp_9_fu_1815_p3 = {{p_Result_41_reg_2114}, {add_ln964_fu_1809_p2}};

assign tmp_V_13_fu_1575_p3 = ((p_Result_41_fu_1561_p3[0:0] === 1'b1) ? tmp_V_fu_1569_p2 : prediction_V_q0);

assign tmp_V_fu_1569_p2 = (16'd0 - prediction_V_q0);

assign tmp_fu_900_p3 = {{1'd1}, {trunc_ln565_fu_896_p1}};

assign tmp_s_fu_804_p3 = {{i_0_reg_576}, {5'd0}};

assign trunc_ln556_fu_870_p1 = ireg_V_fu_866_p1[62:0];

assign trunc_ln565_fu_896_p1 = ireg_V_fu_866_p1[51:0];

assign trunc_ln583_fu_974_p1 = man_V_2_fu_918_p3[15:0];

assign trunc_ln586_fu_1010_p1 = ashr_ln586_fu_1004_p2[15:0];

assign trunc_ln703_1_fu_1388_p1 = p_Val2_32_reg_664[14:0];

assign trunc_ln703_fu_1245_p1 = p_Val2_29_reg_619[14:0];

assign trunc_ln943_fu_1733_p1 = l_fu_1601_p3[7:0];

assign trunc_ln944_fu_1615_p1 = sub_ln944_fu_1609_p2[15:0];

assign trunc_ln947_fu_1641_p1 = sub_ln944_fu_1609_p2[4:0];

assign xor_ln571_fu_1043_p2 = (icmp_ln571_fu_926_p2 ^ 1'd1);

assign xor_ln581_fu_1097_p2 = (or_ln581_fu_1091_p2 ^ 1'd1);

assign xor_ln582_fu_1061_p2 = (or_ln582_fu_1055_p2 ^ 1'd1);

assign xor_ln585_fu_1073_p2 = (icmp_ln585_fu_978_p2 ^ 1'd1);

assign xor_ln949_fu_1687_p2 = (tmp_26_fu_1679_p3 ^ 1'd1);

assign zext_ln1116_8_fu_1482_p1 = tmp_15_fu_1474_p3;

assign zext_ln1116_9_fu_1497_p1 = add_ln1116_4_fu_1492_p2;

assign zext_ln1116_fu_1470_p1 = tmp_14_fu_1462_p3;

assign zext_ln1117_6_fu_1327_p1 = tmp_12_fu_1319_p3;

assign zext_ln1117_7_fu_1339_p1 = tmp_13_fu_1331_p3;

assign zext_ln1117_fu_1211_p1 = add_ln1117_fu_1206_p2;

assign zext_ln13_3_fu_1298_p1 = i_0_i5_reg_653;

assign zext_ln13_fu_1179_p1 = i_0_i_reg_608;

assign zext_ln14_1_fu_1294_p1 = i_0_i5_reg_653;

assign zext_ln14_2_fu_1195_p1 = j_0_i_reg_631;

assign zext_ln14_3_fu_1314_p1 = j_0_i10_reg_676;

assign zext_ln14_fu_1175_p1 = i_0_i_reg_608;

assign zext_ln203_17_fu_824_p1 = tmp_11_fu_816_p3;

assign zext_ln203_18_fu_846_p1 = j_0_reg_597;

assign zext_ln203_fu_812_p1 = tmp_s_fu_804_p3;

assign zext_ln27_fu_855_p1 = ix_in_1_reg_587;

assign zext_ln461_fu_892_p1 = exp_tmp_V_fu_882_p4;

assign zext_ln46_fu_1441_p1 = d_0_i_reg_687;

assign zext_ln48_1_fu_1457_p1 = f_0_i_reg_710;

assign zext_ln48_fu_1437_p1 = d_0_i_reg_687;

assign zext_ln586_fu_1000_p1 = $unsigned(sext_ln581_fu_964_p1);

assign zext_ln70_fu_1550_p1 = i24_0_reg_721;

assign zext_ln947_fu_1651_p1 = sub_ln947_fu_1645_p2;

always @ (posedge ap_clk) begin
    sub_ln203_reg_1906[1:0] <= 2'b00;
    zext_ln14_reg_1953[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln13_reg_1959[14:6] <= 9'b000000000;
    zext_ln14_1_reg_2005[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_3_reg_2011[11:5] <= 7'b0000000;
    zext_ln48_reg_2052[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln46_reg_2058[8:4] <= 5'b00000;
    zext_ln70_reg_2099[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    or_ln_reg_2130[31:1] <= 31'b0000000000000000000000000000000;
end

endmodule //cnn
