Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 17 14:00:01 2020
| Host         : DESKTOP-P441D4V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.114        0.000                      0                69287        0.017        0.000                      0                69287        8.750        0.000                       0                 25346  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.114        0.000                      0                58121        0.017        0.000                      0                58121        8.750        0.000                       0                 25346  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.142        0.000                      0                11166        0.508        0.000                      0                11166  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.163ns  (logic 7.379ns (38.506%)  route 11.784ns (61.494%))
  Logic Levels:           44  (CARRY4=33 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 22.777 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/clk
    SLICE_X38Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     3.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.538     4.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.295     5.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0/O
                         net (fo=1, routed)           0.000     5.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0_n_0
    SLICE_X29Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     5.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0/O
                         net (fo=1, routed)           0.000     5.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0_n_0
    SLICE_X29Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     5.586 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0/O
                         net (fo=1, routed)           1.375     6.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.316     7.277 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0/O
                         net (fo=1, routed)           0.000     7.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0_n_0
    SLICE_X55Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.489 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0/O
                         net (fo=1, routed)           0.923     8.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.299     8.711 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_2__0/O
                         net (fo=5, routed)           1.288     9.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_1__7/O
                         net (fo=11, routed)          1.332    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/enable_multiplication
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.153    11.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/q[255]_i_21__0/O
                         net (fo=124, routed)         1.209    12.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/multiplication/csa/q_reg[255]_i_3__0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.331    13.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q[135]_i_14__0/O
                         net (fo=1, routed)           0.000    13.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_1241
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.698 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.698    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.812    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.040    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.154    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.268    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0_n_0
    SLICE_X106Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.382    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0_n_0
    SLICE_X106Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.496    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0_n_0
    SLICE_X106Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.610    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0_n_0
    SLICE_X106Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.724    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0_n_0
    SLICE_X106Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.838    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0_n_0
    SLICE_X106Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.952    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.066    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0_n_0
    SLICE_X106Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.180    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0_n_0
    SLICE_X106Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.294    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.408    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0_n_0
    SLICE_X106Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0_n_0
    SLICE_X106Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.636 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0_n_0
    SLICE_X106Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.750 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.750    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0_n_0
    SLICE_X106Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.864 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.864    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.978 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.978    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.092 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.092    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.206 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.206    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.320    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.434 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0/CO[3]
                         net (fo=1, routed)           0.009    16.443    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.557 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.557    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.671 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.671    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.785 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.785    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.899 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.899    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.013 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.013    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0_n_0
    SLICE_X106Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.127    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0_n_0
    SLICE_X106Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[259]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q_reg[263][0]
    SLICE_X106Y132       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.554 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0/O[3]
                         net (fo=2, routed)           1.506    19.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0_n_4
    SLICE_X102Y113       LUT3 (Prop_lut3_I2_O)        0.306    19.366 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i___4/O
                         net (fo=5, routed)           0.656    20.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_0
    SLICE_X102Y105       LUT5 (Prop_lut5_I0_O)        0.119    20.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/q[263]_i_1__1/O
                         net (fo=264, routed)         1.948    22.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X102Y69        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.598    22.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/clk
    SLICE_X102Y69        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[10]/C
                         clock pessimism              0.129    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X102Y69        FDCE (Setup_fdce_C_CE)      -0.400    22.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[10]
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                         -22.089    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.163ns  (logic 7.379ns (38.506%)  route 11.784ns (61.494%))
  Logic Levels:           44  (CARRY4=33 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 22.777 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/clk
    SLICE_X38Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     3.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.538     4.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.295     5.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0/O
                         net (fo=1, routed)           0.000     5.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0_n_0
    SLICE_X29Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     5.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0/O
                         net (fo=1, routed)           0.000     5.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0_n_0
    SLICE_X29Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     5.586 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0/O
                         net (fo=1, routed)           1.375     6.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.316     7.277 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0/O
                         net (fo=1, routed)           0.000     7.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0_n_0
    SLICE_X55Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.489 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0/O
                         net (fo=1, routed)           0.923     8.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.299     8.711 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_2__0/O
                         net (fo=5, routed)           1.288     9.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_1__7/O
                         net (fo=11, routed)          1.332    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/enable_multiplication
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.153    11.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/q[255]_i_21__0/O
                         net (fo=124, routed)         1.209    12.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/multiplication/csa/q_reg[255]_i_3__0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.331    13.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q[135]_i_14__0/O
                         net (fo=1, routed)           0.000    13.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_1241
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.698 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.698    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.812    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.040    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.154    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.268    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0_n_0
    SLICE_X106Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.382    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0_n_0
    SLICE_X106Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.496    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0_n_0
    SLICE_X106Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.610    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0_n_0
    SLICE_X106Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.724    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0_n_0
    SLICE_X106Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.838    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0_n_0
    SLICE_X106Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.952    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.066    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0_n_0
    SLICE_X106Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.180    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0_n_0
    SLICE_X106Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.294    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.408    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0_n_0
    SLICE_X106Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0_n_0
    SLICE_X106Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.636 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0_n_0
    SLICE_X106Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.750 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.750    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0_n_0
    SLICE_X106Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.864 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.864    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.978 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.978    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.092 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.092    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.206 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.206    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.320    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.434 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0/CO[3]
                         net (fo=1, routed)           0.009    16.443    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.557 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.557    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.671 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.671    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.785 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.785    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.899 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.899    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.013 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.013    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0_n_0
    SLICE_X106Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.127    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0_n_0
    SLICE_X106Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[259]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q_reg[263][0]
    SLICE_X106Y132       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.554 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0/O[3]
                         net (fo=2, routed)           1.506    19.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0_n_4
    SLICE_X102Y113       LUT3 (Prop_lut3_I2_O)        0.306    19.366 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i___4/O
                         net (fo=5, routed)           0.656    20.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_0
    SLICE_X102Y105       LUT5 (Prop_lut5_I0_O)        0.119    20.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/q[263]_i_1__1/O
                         net (fo=264, routed)         1.948    22.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X102Y69        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.598    22.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/clk
    SLICE_X102Y69        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[11]/C
                         clock pessimism              0.129    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X102Y69        FDCE (Setup_fdce_C_CE)      -0.400    22.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[11]
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                         -22.089    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.163ns  (logic 7.379ns (38.506%)  route 11.784ns (61.494%))
  Logic Levels:           44  (CARRY4=33 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 22.777 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/clk
    SLICE_X38Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     3.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.538     4.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.295     5.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0/O
                         net (fo=1, routed)           0.000     5.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0_n_0
    SLICE_X29Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     5.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0/O
                         net (fo=1, routed)           0.000     5.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0_n_0
    SLICE_X29Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     5.586 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0/O
                         net (fo=1, routed)           1.375     6.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.316     7.277 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0/O
                         net (fo=1, routed)           0.000     7.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0_n_0
    SLICE_X55Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.489 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0/O
                         net (fo=1, routed)           0.923     8.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.299     8.711 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_2__0/O
                         net (fo=5, routed)           1.288     9.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_1__7/O
                         net (fo=11, routed)          1.332    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/enable_multiplication
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.153    11.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/q[255]_i_21__0/O
                         net (fo=124, routed)         1.209    12.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/multiplication/csa/q_reg[255]_i_3__0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.331    13.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q[135]_i_14__0/O
                         net (fo=1, routed)           0.000    13.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_1241
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.698 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.698    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.812    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.040    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.154    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.268    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0_n_0
    SLICE_X106Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.382    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0_n_0
    SLICE_X106Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.496    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0_n_0
    SLICE_X106Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.610    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0_n_0
    SLICE_X106Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.724    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0_n_0
    SLICE_X106Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.838    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0_n_0
    SLICE_X106Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.952    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.066    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0_n_0
    SLICE_X106Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.180    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0_n_0
    SLICE_X106Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.294    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.408    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0_n_0
    SLICE_X106Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0_n_0
    SLICE_X106Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.636 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0_n_0
    SLICE_X106Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.750 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.750    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0_n_0
    SLICE_X106Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.864 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.864    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.978 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.978    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.092 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.092    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.206 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.206    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.320    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.434 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0/CO[3]
                         net (fo=1, routed)           0.009    16.443    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.557 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.557    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.671 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.671    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.785 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.785    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.899 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.899    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.013 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.013    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0_n_0
    SLICE_X106Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.127    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0_n_0
    SLICE_X106Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[259]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q_reg[263][0]
    SLICE_X106Y132       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.554 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0/O[3]
                         net (fo=2, routed)           1.506    19.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0_n_4
    SLICE_X102Y113       LUT3 (Prop_lut3_I2_O)        0.306    19.366 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i___4/O
                         net (fo=5, routed)           0.656    20.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_0
    SLICE_X102Y105       LUT5 (Prop_lut5_I0_O)        0.119    20.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/q[263]_i_1__1/O
                         net (fo=264, routed)         1.948    22.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X102Y69        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.598    22.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/clk
    SLICE_X102Y69        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[8]/C
                         clock pessimism              0.129    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X102Y69        FDCE (Setup_fdce_C_CE)      -0.400    22.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[8]
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                         -22.089    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.163ns  (logic 7.379ns (38.506%)  route 11.784ns (61.494%))
  Logic Levels:           44  (CARRY4=33 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.777ns = ( 22.777 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/clk
    SLICE_X38Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     3.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.538     4.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.295     5.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0/O
                         net (fo=1, routed)           0.000     5.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0_n_0
    SLICE_X29Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     5.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0/O
                         net (fo=1, routed)           0.000     5.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0_n_0
    SLICE_X29Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     5.586 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0/O
                         net (fo=1, routed)           1.375     6.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.316     7.277 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0/O
                         net (fo=1, routed)           0.000     7.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0_n_0
    SLICE_X55Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.489 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0/O
                         net (fo=1, routed)           0.923     8.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.299     8.711 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_2__0/O
                         net (fo=5, routed)           1.288     9.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_1__7/O
                         net (fo=11, routed)          1.332    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/enable_multiplication
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.153    11.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/q[255]_i_21__0/O
                         net (fo=124, routed)         1.209    12.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/multiplication/csa/q_reg[255]_i_3__0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.331    13.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q[135]_i_14__0/O
                         net (fo=1, routed)           0.000    13.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_1241
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.698 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.698    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.812    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.040    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.154    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.268    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0_n_0
    SLICE_X106Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.382    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0_n_0
    SLICE_X106Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.496    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0_n_0
    SLICE_X106Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.610    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0_n_0
    SLICE_X106Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.724    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0_n_0
    SLICE_X106Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.838    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0_n_0
    SLICE_X106Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.952    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.066    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0_n_0
    SLICE_X106Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.180    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0_n_0
    SLICE_X106Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.294    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.408    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0_n_0
    SLICE_X106Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0_n_0
    SLICE_X106Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.636 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0_n_0
    SLICE_X106Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.750 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.750    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0_n_0
    SLICE_X106Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.864 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.864    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.978 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.978    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.092 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.092    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.206 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.206    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.320    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.434 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0/CO[3]
                         net (fo=1, routed)           0.009    16.443    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.557 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.557    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.671 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.671    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.785 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.785    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.899 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.899    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.013 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.013    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0_n_0
    SLICE_X106Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.127    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0_n_0
    SLICE_X106Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[259]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q_reg[263][0]
    SLICE_X106Y132       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.554 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0/O[3]
                         net (fo=2, routed)           1.506    19.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0_n_4
    SLICE_X102Y113       LUT3 (Prop_lut3_I2_O)        0.306    19.366 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i___4/O
                         net (fo=5, routed)           0.656    20.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_0
    SLICE_X102Y105       LUT5 (Prop_lut5_I0_O)        0.119    20.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/q[263]_i_1__1/O
                         net (fo=264, routed)         1.948    22.089    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X102Y69        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.598    22.777    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/clk
    SLICE_X102Y69        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[9]/C
                         clock pessimism              0.129    22.906    
                         clock uncertainty           -0.302    22.604    
    SLICE_X102Y69        FDCE (Setup_fdce_C_CE)      -0.400    22.204    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[9]
  -------------------------------------------------------------------
                         required time                         22.204    
                         arrival time                         -22.089    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.125ns  (logic 7.379ns (38.583%)  route 11.746ns (61.417%))
  Logic Levels:           44  (CARRY4=33 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 22.780 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/clk
    SLICE_X38Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     3.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.538     4.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.295     5.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0/O
                         net (fo=1, routed)           0.000     5.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0_n_0
    SLICE_X29Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     5.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0/O
                         net (fo=1, routed)           0.000     5.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0_n_0
    SLICE_X29Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     5.586 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0/O
                         net (fo=1, routed)           1.375     6.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.316     7.277 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0/O
                         net (fo=1, routed)           0.000     7.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0_n_0
    SLICE_X55Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.489 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0/O
                         net (fo=1, routed)           0.923     8.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.299     8.711 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_2__0/O
                         net (fo=5, routed)           1.288     9.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_1__7/O
                         net (fo=11, routed)          1.332    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/enable_multiplication
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.153    11.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/q[255]_i_21__0/O
                         net (fo=124, routed)         1.209    12.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/multiplication/csa/q_reg[255]_i_3__0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.331    13.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q[135]_i_14__0/O
                         net (fo=1, routed)           0.000    13.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_1241
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.698 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.698    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.812    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.040    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.154    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.268    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0_n_0
    SLICE_X106Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.382    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0_n_0
    SLICE_X106Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.496    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0_n_0
    SLICE_X106Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.610    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0_n_0
    SLICE_X106Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.724    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0_n_0
    SLICE_X106Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.838    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0_n_0
    SLICE_X106Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.952    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.066    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0_n_0
    SLICE_X106Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.180    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0_n_0
    SLICE_X106Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.294    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.408    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0_n_0
    SLICE_X106Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0_n_0
    SLICE_X106Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.636 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0_n_0
    SLICE_X106Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.750 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.750    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0_n_0
    SLICE_X106Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.864 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.864    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.978 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.978    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.092 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.092    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.206 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.206    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.320    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.434 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0/CO[3]
                         net (fo=1, routed)           0.009    16.443    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.557 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.557    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.671 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.671    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.785 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.785    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.899 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.899    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.013 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.013    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0_n_0
    SLICE_X106Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.127    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0_n_0
    SLICE_X106Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[259]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q_reg[263][0]
    SLICE_X106Y132       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.554 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0/O[3]
                         net (fo=2, routed)           1.506    19.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0_n_4
    SLICE_X102Y113       LUT3 (Prop_lut3_I2_O)        0.306    19.366 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i___4/O
                         net (fo=5, routed)           0.656    20.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_0
    SLICE_X102Y105       LUT5 (Prop_lut5_I0_O)        0.119    20.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/q[263]_i_1__1/O
                         net (fo=264, routed)         1.909    22.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X102Y67        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.601    22.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/clk
    SLICE_X102Y67        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[0]/C
                         clock pessimism              0.129    22.909    
                         clock uncertainty           -0.302    22.607    
    SLICE_X102Y67        FDCE (Setup_fdce_C_CE)      -0.400    22.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.207    
                         arrival time                         -22.051    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.125ns  (logic 7.379ns (38.583%)  route 11.746ns (61.417%))
  Logic Levels:           44  (CARRY4=33 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 22.780 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/clk
    SLICE_X38Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     3.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.538     4.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.295     5.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0/O
                         net (fo=1, routed)           0.000     5.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0_n_0
    SLICE_X29Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     5.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0/O
                         net (fo=1, routed)           0.000     5.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0_n_0
    SLICE_X29Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     5.586 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0/O
                         net (fo=1, routed)           1.375     6.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.316     7.277 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0/O
                         net (fo=1, routed)           0.000     7.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0_n_0
    SLICE_X55Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.489 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0/O
                         net (fo=1, routed)           0.923     8.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.299     8.711 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_2__0/O
                         net (fo=5, routed)           1.288     9.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_1__7/O
                         net (fo=11, routed)          1.332    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/enable_multiplication
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.153    11.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/q[255]_i_21__0/O
                         net (fo=124, routed)         1.209    12.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/multiplication/csa/q_reg[255]_i_3__0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.331    13.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q[135]_i_14__0/O
                         net (fo=1, routed)           0.000    13.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_1241
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.698 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.698    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.812    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.040    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.154    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.268    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0_n_0
    SLICE_X106Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.382    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0_n_0
    SLICE_X106Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.496    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0_n_0
    SLICE_X106Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.610    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0_n_0
    SLICE_X106Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.724    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0_n_0
    SLICE_X106Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.838    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0_n_0
    SLICE_X106Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.952    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.066    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0_n_0
    SLICE_X106Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.180    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0_n_0
    SLICE_X106Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.294    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.408    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0_n_0
    SLICE_X106Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0_n_0
    SLICE_X106Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.636 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0_n_0
    SLICE_X106Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.750 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.750    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0_n_0
    SLICE_X106Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.864 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.864    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.978 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.978    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.092 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.092    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.206 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.206    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.320    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.434 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0/CO[3]
                         net (fo=1, routed)           0.009    16.443    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.557 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.557    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.671 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.671    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.785 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.785    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.899 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.899    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.013 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.013    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0_n_0
    SLICE_X106Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.127    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0_n_0
    SLICE_X106Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[259]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q_reg[263][0]
    SLICE_X106Y132       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.554 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0/O[3]
                         net (fo=2, routed)           1.506    19.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0_n_4
    SLICE_X102Y113       LUT3 (Prop_lut3_I2_O)        0.306    19.366 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i___4/O
                         net (fo=5, routed)           0.656    20.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_0
    SLICE_X102Y105       LUT5 (Prop_lut5_I0_O)        0.119    20.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/q[263]_i_1__1/O
                         net (fo=264, routed)         1.909    22.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X102Y67        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.601    22.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/clk
    SLICE_X102Y67        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[1]/C
                         clock pessimism              0.129    22.909    
                         clock uncertainty           -0.302    22.607    
    SLICE_X102Y67        FDCE (Setup_fdce_C_CE)      -0.400    22.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.207    
                         arrival time                         -22.051    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.125ns  (logic 7.379ns (38.583%)  route 11.746ns (61.417%))
  Logic Levels:           44  (CARRY4=33 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 22.780 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/clk
    SLICE_X38Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     3.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.538     4.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.295     5.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0/O
                         net (fo=1, routed)           0.000     5.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0_n_0
    SLICE_X29Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     5.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0/O
                         net (fo=1, routed)           0.000     5.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0_n_0
    SLICE_X29Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     5.586 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0/O
                         net (fo=1, routed)           1.375     6.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.316     7.277 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0/O
                         net (fo=1, routed)           0.000     7.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0_n_0
    SLICE_X55Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.489 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0/O
                         net (fo=1, routed)           0.923     8.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.299     8.711 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_2__0/O
                         net (fo=5, routed)           1.288     9.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_1__7/O
                         net (fo=11, routed)          1.332    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/enable_multiplication
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.153    11.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/q[255]_i_21__0/O
                         net (fo=124, routed)         1.209    12.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/multiplication/csa/q_reg[255]_i_3__0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.331    13.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q[135]_i_14__0/O
                         net (fo=1, routed)           0.000    13.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_1241
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.698 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.698    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.812    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.040    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.154    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.268    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0_n_0
    SLICE_X106Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.382    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0_n_0
    SLICE_X106Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.496    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0_n_0
    SLICE_X106Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.610    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0_n_0
    SLICE_X106Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.724    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0_n_0
    SLICE_X106Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.838    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0_n_0
    SLICE_X106Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.952    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.066    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0_n_0
    SLICE_X106Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.180    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0_n_0
    SLICE_X106Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.294    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.408    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0_n_0
    SLICE_X106Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0_n_0
    SLICE_X106Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.636 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0_n_0
    SLICE_X106Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.750 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.750    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0_n_0
    SLICE_X106Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.864 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.864    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.978 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.978    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.092 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.092    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.206 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.206    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.320    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.434 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0/CO[3]
                         net (fo=1, routed)           0.009    16.443    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.557 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.557    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.671 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.671    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.785 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.785    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.899 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.899    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.013 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.013    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0_n_0
    SLICE_X106Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.127    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0_n_0
    SLICE_X106Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[259]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q_reg[263][0]
    SLICE_X106Y132       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.554 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0/O[3]
                         net (fo=2, routed)           1.506    19.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0_n_4
    SLICE_X102Y113       LUT3 (Prop_lut3_I2_O)        0.306    19.366 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i___4/O
                         net (fo=5, routed)           0.656    20.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_0
    SLICE_X102Y105       LUT5 (Prop_lut5_I0_O)        0.119    20.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/q[263]_i_1__1/O
                         net (fo=264, routed)         1.909    22.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X102Y67        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.601    22.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/clk
    SLICE_X102Y67        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[2]/C
                         clock pessimism              0.129    22.909    
                         clock uncertainty           -0.302    22.607    
    SLICE_X102Y67        FDCE (Setup_fdce_C_CE)      -0.400    22.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.207    
                         arrival time                         -22.051    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.125ns  (logic 7.379ns (38.583%)  route 11.746ns (61.417%))
  Logic Levels:           44  (CARRY4=33 LUT3=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.780ns = ( 22.780 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/clk
    SLICE_X38Y75         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.478     3.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.538     4.942    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/counter_reg[1]
    SLICE_X29Y76         LUT6 (Prop_lut6_I2_O)        0.295     5.237 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0/O
                         net (fo=1, routed)           0.000     5.237    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_67__0_n_0
    SLICE_X29Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     5.482 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0/O
                         net (fo=1, routed)           0.000     5.482    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_30__0_n_0
    SLICE_X29Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     5.586 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0/O
                         net (fo=1, routed)           1.375     6.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_12__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.316     7.277 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0/O
                         net (fo=1, routed)           0.000     7.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_6__0_n_0
    SLICE_X55Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.489 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0/O
                         net (fo=1, routed)           0.923     8.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_3__0_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.299     8.711 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_2__0/O
                         net (fo=5, routed)           1.288     9.999    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.123 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/controller/i__i_1__7/O
                         net (fo=11, routed)          1.332    11.455    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/enable_multiplication
    SLICE_X102Y108       LUT5 (Prop_lut5_I1_O)        0.153    11.608 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/mux_A/q[255]_i_21__0/O
                         net (fo=124, routed)         1.209    12.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/multiplication/csa/q_reg[255]_i_3__0
    SLICE_X106Y100       LUT5 (Prop_lut5_I4_O)        0.331    13.148 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q[135]_i_14__0/O
                         net (fo=1, routed)           0.000    13.148    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_1241
    SLICE_X106Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.698 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.698    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[135]_i_3__0_n_0
    SLICE_X106Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.812 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.812    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[139]_i_3__0_n_0
    SLICE_X106Y102       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.926 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    13.926    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[143]_i_3__0_n_0
    SLICE_X106Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.040 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.040    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[147]_i_3__0_n_0
    SLICE_X106Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.154 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.154    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[151]_i_3__0_n_0
    SLICE_X106Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.268 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.268    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[155]_i_3__0_n_0
    SLICE_X106Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.382 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.382    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[159]_i_3__0_n_0
    SLICE_X106Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.496 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.496    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[163]_i_3__0_n_0
    SLICE_X106Y108       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.610 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.610    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[167]_i_3__0_n_0
    SLICE_X106Y109       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.724 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.724    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[171]_i_3__0_n_0
    SLICE_X106Y110       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.838 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.838    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[175]_i_3__0_n_0
    SLICE_X106Y111       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.952 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    14.952    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[179]_i_3__0_n_0
    SLICE_X106Y112       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.066 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.066    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[183]_i_3__0_n_0
    SLICE_X106Y113       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.180 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.180    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[187]_i_3__0_n_0
    SLICE_X106Y114       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.294 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.294    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[191]_i_3__0_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.408 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.408    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[195]_i_3__0_n_0
    SLICE_X106Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.522 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.522    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[199]_i_3__0_n_0
    SLICE_X106Y117       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.636 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.636    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[203]_i_3__0_n_0
    SLICE_X106Y118       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.750 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.750    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[207]_i_3__0_n_0
    SLICE_X106Y119       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.864 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.864    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[211]_i_3__0_n_0
    SLICE_X106Y120       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.978 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    15.978    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[215]_i_3__0_n_0
    SLICE_X106Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.092 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.092    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[219]_i_3__0_n_0
    SLICE_X106Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.206 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.206    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[223]_i_3__0_n_0
    SLICE_X106Y123       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.320 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.320    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[227]_i_3__0_n_0
    SLICE_X106Y124       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.434 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0/CO[3]
                         net (fo=1, routed)           0.009    16.443    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[231]_i_3__0_n_0
    SLICE_X106Y125       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.557 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.557    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[235]_i_3__0_n_0
    SLICE_X106Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.671 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.671    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[239]_i_3__0_n_0
    SLICE_X106Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.785 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.785    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[243]_i_3__0_n_0
    SLICE_X106Y128       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.899 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    16.899    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[247]_i_3__0_n_0
    SLICE_X106Y129       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.013 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.013    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[251]_i_3__0_n_0
    SLICE_X106Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.127 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.127    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[255]_i_3__0_n_0
    SLICE_X106Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.241 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[259]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000    17.241    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/q_reg[263][0]
    SLICE_X106Y132       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.554 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0/O[3]
                         net (fo=2, routed)           1.506    19.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i__i_3__0_n_4
    SLICE_X102Y113       LUT3 (Prop_lut3_I2_O)        0.306    19.366 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/csa/i___4/O
                         net (fo=5, routed)           0.656    20.022    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_0
    SLICE_X102Y105       LUT5 (Prop_lut5_I0_O)        0.119    20.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/controller/q[263]_i_1__1/O
                         net (fo=264, routed)         1.909    22.051    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/E[0]
    SLICE_X102Y67        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.601    22.780    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/clk
    SLICE_X102Y67        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[3]/C
                         clock pessimism              0.129    22.909    
                         clock uncertainty           -0.302    22.607    
    SLICE_X102Y67        FDCE (Setup_fdce_C_CE)      -0.400    22.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[1].i_exponentiation/multiplication/reg_S/q_reg[3]
  -------------------------------------------------------------------
                         required time                         22.207    
                         arrival time                         -22.051    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.259ns  (logic 7.524ns (39.068%)  route 11.735ns (60.932%))
  Logic Levels:           45  (CARRY4=33 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/clk
    SLICE_X38Y74         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.478     3.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.577     4.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/counter_reg[1]
    SLICE_X30Y79         LUT6 (Prop_lut6_I2_O)        0.295     5.276 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_99__6/O
                         net (fo=1, routed)           0.000     5.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_99__6_n_0
    SLICE_X30Y79         MUXF7 (Prop_muxf7_I1_O)      0.247     5.523 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_46__6/O
                         net (fo=1, routed)           0.000     5.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_46__6_n_0
    SLICE_X30Y79         MUXF8 (Prop_muxf8_I0_O)      0.098     5.621 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_20__6/O
                         net (fo=1, routed)           1.442     7.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_20__6_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I3_O)        0.319     7.382 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_8__6/O
                         net (fo=1, routed)           0.000     7.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_8__6_n_0
    SLICE_X49Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.594 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_4__6/O
                         net (fo=1, routed)           0.994     8.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_4__6_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I3_O)        0.299     8.887 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_2__6/O
                         net (fo=5, routed)           0.521     9.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.532 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_1__49/O
                         net (fo=11, routed)          1.217    10.749    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/mux_A/enable_multiplication
    SLICE_X81Y96         LUT5 (Prop_lut5_I1_O)        0.150    10.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/mux_A/q[131]_i_14__6/O
                         net (fo=132, routed)         1.595    12.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/csa/q_reg[131]_0
    SLICE_X83Y75         LUT5 (Prop_lut5_I4_O)        0.326    12.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/csa/q[7]_i_8__6/O
                         net (fo=1, routed)           0.000    12.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_4957
    SLICE_X83Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.370 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[7]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    13.370    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[7]_i_1__6_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.484 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    13.484    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[11]_i_1__6_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.598 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    13.598    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[15]_i_1__6_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.712 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    13.712    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[19]_i_1__6_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.826 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    13.826    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[23]_i_1__6_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.940 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[27]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    13.940    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[27]_i_1__6_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.054 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[31]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.054    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[31]_i_1__6_n_0
    SLICE_X83Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.168 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[35]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.168    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[35]_i_1__6_n_0
    SLICE_X83Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.282 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[39]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.282    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[39]_i_1__6_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[43]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.396    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[43]_i_1__6_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[47]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.510    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[47]_i_1__6_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[51]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.624    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[51]_i_1__6_n_0
    SLICE_X83Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.738 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[55]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.738    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[55]_i_1__6_n_0
    SLICE_X83Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.852 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[59]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.852    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[59]_i_1__6_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.966 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[63]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.966    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[63]_i_1__6_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.080 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[67]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.080    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[67]_i_1__6_n_0
    SLICE_X83Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.194 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[71]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.194    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[71]_i_1__6_n_0
    SLICE_X83Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.308 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[75]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.308    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[75]_i_1__6_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.422 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[79]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.422    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[79]_i_1__6_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.536 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[83]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.536    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[83]_i_1__6_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.650 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[87]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.650    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[87]_i_1__6_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.764 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[91]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.764    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[91]_i_1__6_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.878 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[95]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.878    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[95]_i_1__6_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.992 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[99]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.992    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[99]_i_1__6_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.106 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[103]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    16.107    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[103]_i_1__6_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.221 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[107]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.221    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[107]_i_1__6_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.335 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[111]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.335    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[111]_i_1__6_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.449 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[115]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.449    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[115]_i_1__6_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.563 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[119]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.563    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[119]_i_1__6_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.677 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[123]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.677    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[123]_i_1__6_n_0
    SLICE_X83Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.791 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[127]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.791    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[127]_i_1__6_n_0
    SLICE_X83Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.905 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[131]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.905    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[131]_i_1__6_n_0
    SLICE_X83Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.176 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/i__i_2__6/CO[0]
                         net (fo=133, routed)         1.312    18.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/csa/q_reg[132][0]
    SLICE_X83Y123        LUT3 (Prop_lut3_I1_O)        0.373    18.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/csa/i___4/O
                         net (fo=5, routed)           1.752    20.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I1_O)        0.124    20.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter[7]_i_4__20/O
                         net (fo=1, routed)           0.466    21.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter[7]_i_4__20_n_0
    SLICE_X66Y88         LUT2 (Prop_lut2_I0_O)        0.124    21.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter[7]_i_2__20/O
                         net (fo=8, routed)           0.858    22.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter0
    SLICE_X60Y96         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.540    22.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/clk
    SLICE_X60Y96         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter_reg[0]/C
                         clock pessimism              0.129    22.848    
                         clock uncertainty           -0.302    22.546    
    SLICE_X60Y96         FDRE (Setup_fdre_C_CE)      -0.205    22.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.341    
                         arrival time                         -22.185    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.259ns  (logic 7.524ns (39.068%)  route 11.735ns (60.932%))
  Logic Levels:           45  (CARRY4=33 LUT2=1 LUT3=1 LUT5=2 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 22.719 - 20.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/clk
    SLICE_X38Y74         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.478     3.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.577     4.981    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/counter_reg[1]
    SLICE_X30Y79         LUT6 (Prop_lut6_I2_O)        0.295     5.276 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_99__6/O
                         net (fo=1, routed)           0.000     5.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_99__6_n_0
    SLICE_X30Y79         MUXF7 (Prop_muxf7_I1_O)      0.247     5.523 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_46__6/O
                         net (fo=1, routed)           0.000     5.523    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_46__6_n_0
    SLICE_X30Y79         MUXF8 (Prop_muxf8_I0_O)      0.098     5.621 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_20__6/O
                         net (fo=1, routed)           1.442     7.063    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_20__6_n_0
    SLICE_X49Y82         LUT6 (Prop_lut6_I3_O)        0.319     7.382 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_8__6/O
                         net (fo=1, routed)           0.000     7.382    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_8__6_n_0
    SLICE_X49Y82         MUXF7 (Prop_muxf7_I0_O)      0.212     7.594 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_4__6/O
                         net (fo=1, routed)           0.994     8.588    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_4__6_n_0
    SLICE_X61Y84         LUT6 (Prop_lut6_I3_O)        0.299     8.887 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_2__6/O
                         net (fo=5, routed)           0.521     9.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X65Y89         LUT6 (Prop_lut6_I5_O)        0.124     9.532 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/controller/i__i_1__49/O
                         net (fo=11, routed)          1.217    10.749    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/mux_A/enable_multiplication
    SLICE_X81Y96         LUT5 (Prop_lut5_I1_O)        0.150    10.899 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/mux_A/q[131]_i_14__6/O
                         net (fo=132, routed)         1.595    12.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/csa/q_reg[131]_0
    SLICE_X83Y75         LUT5 (Prop_lut5_I4_O)        0.326    12.820 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/csa/q[7]_i_8__6/O
                         net (fo=1, routed)           0.000    12.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_4957
    SLICE_X83Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.370 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[7]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    13.370    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[7]_i_1__6_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.484 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    13.484    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[11]_i_1__6_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.598 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[15]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    13.598    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[15]_i_1__6_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.712 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[19]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    13.712    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[19]_i_1__6_n_0
    SLICE_X83Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.826 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[23]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    13.826    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[23]_i_1__6_n_0
    SLICE_X83Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.940 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[27]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    13.940    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[27]_i_1__6_n_0
    SLICE_X83Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.054 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[31]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.054    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[31]_i_1__6_n_0
    SLICE_X83Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.168 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[35]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.168    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[35]_i_1__6_n_0
    SLICE_X83Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.282 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[39]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.282    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[39]_i_1__6_n_0
    SLICE_X83Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.396 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[43]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.396    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[43]_i_1__6_n_0
    SLICE_X83Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.510 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[47]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.510    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[47]_i_1__6_n_0
    SLICE_X83Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.624 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[51]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.624    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[51]_i_1__6_n_0
    SLICE_X83Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.738 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[55]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.738    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[55]_i_1__6_n_0
    SLICE_X83Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.852 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[59]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.852    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[59]_i_1__6_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.966 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[63]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    14.966    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[63]_i_1__6_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.080 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[67]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.080    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[67]_i_1__6_n_0
    SLICE_X83Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.194 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[71]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.194    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[71]_i_1__6_n_0
    SLICE_X83Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.308 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[75]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.308    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[75]_i_1__6_n_0
    SLICE_X83Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.422 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[79]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.422    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[79]_i_1__6_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.536 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[83]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.536    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[83]_i_1__6_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.650 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[87]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.650    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[87]_i_1__6_n_0
    SLICE_X83Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.764 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[91]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.764    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[91]_i_1__6_n_0
    SLICE_X83Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.878 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[95]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.878    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[95]_i_1__6_n_0
    SLICE_X83Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.992 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[99]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.992    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[99]_i_1__6_n_0
    SLICE_X83Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.106 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[103]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001    16.107    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[103]_i_1__6_n_0
    SLICE_X83Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.221 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[107]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.221    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[107]_i_1__6_n_0
    SLICE_X83Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.335 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[111]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.335    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[111]_i_1__6_n_0
    SLICE_X83Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.449 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[115]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.449    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[115]_i_1__6_n_0
    SLICE_X83Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.563 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[119]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.563    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[119]_i_1__6_n_0
    SLICE_X83Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.677 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[123]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.677    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[123]_i_1__6_n_0
    SLICE_X83Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.791 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[127]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.791    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[127]_i_1__6_n_0
    SLICE_X83Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.905 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[131]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    16.905    rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/q_reg[131]_i_1__6_n_0
    SLICE_X83Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.176 r  rsa_soc_i/rsa/rsa_acc/U0/multiplication/csa/i__i_2__6/CO[0]
                         net (fo=133, routed)         1.312    18.488    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/csa/q_reg[132][0]
    SLICE_X83Y123        LUT3 (Prop_lut3_I1_O)        0.373    18.861 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/csa/i___4/O
                         net (fo=5, routed)           1.752    20.613    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/FSM_sequential_current_state_reg[0]_0
    SLICE_X66Y88         LUT6 (Prop_lut6_I1_O)        0.124    20.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter[7]_i_4__20/O
                         net (fo=1, routed)           0.466    21.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter[7]_i_4__20_n_0
    SLICE_X66Y88         LUT2 (Prop_lut2_I0_O)        0.124    21.327 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter[7]_i_2__20/O
                         net (fo=8, routed)           0.858    22.185    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter0
    SLICE_X60Y96         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.540    22.719    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/clk
    SLICE_X60Y96         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter_reg[1]/C
                         clock pessimism              0.129    22.848    
                         clock uncertainty           -0.302    22.546    
    SLICE_X60Y96         FDRE (Setup_fdre_C_CE)      -0.205    22.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[7].i_exponentiation/multiplication/controller/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.341    
                         arrival time                         -22.185    
  -------------------------------------------------------------------
                         slack                                  0.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.366%)  route 0.206ns (55.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.552     0.888    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X50Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[18]/Q
                         net (fo=1, routed)           0.206     1.257    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[22]
    SLICE_X51Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.078     1.240    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[5].i_exponentiation/squaring/data_out_reg[210]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[5].i_exponentiation/reg_P/q_reg[210]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.062%)  route 0.193ns (50.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.626     0.962    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[5].i_exponentiation/squaring/clk
    SLICE_X52Y130        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[5].i_exponentiation/squaring/data_out_reg[210]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y130        FDRE (Prop_fdre_C_Q)         0.141     1.103 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[5].i_exponentiation/squaring/data_out_reg[210]/Q
                         net (fo=1, routed)           0.193     1.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[5].i_exponentiation/controller/data_out[210]
    SLICE_X49Y130        LUT5 (Prop_lut5_I3_O)        0.045     1.341 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[5].i_exponentiation/controller/q[210]_i_1__4/O
                         net (fo=1, routed)           0.000     1.341    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[5].i_exponentiation/reg_P/D[210]
    SLICE_X49Y130        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[5].i_exponentiation/reg_P/q_reg[210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.900     1.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[5].i_exponentiation/reg_P/clk
    SLICE_X49Y130        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[5].i_exponentiation/reg_P/q_reg[210]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X49Y130        FDCE (Hold_fdce_C_D)         0.092     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[5].i_exponentiation/reg_P/q_reg[210]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.100%)  route 0.169ns (56.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.553     0.889    rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[59]/Q
                         net (fo=1, routed)           0.169     1.186    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[52]
    SLICE_X50Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.826     1.192    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.000     1.162    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.552     0.888    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.235    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X46Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.817     1.183    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.901    
    SLICE_X46Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.552     0.888    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.235    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X46Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.817     1.183    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.282     0.901    
    SLICE_X46Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.552     0.888    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.235    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X46Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.817     1.183    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.282     0.901    
    SLICE_X46Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.552     0.888    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.235    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X46Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.817     1.183    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.282     0.901    
    SLICE_X46Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.552     0.888    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.235    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X46Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.817     1.183    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.282     0.901    
    SLICE_X46Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.552     0.888    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.235    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X46Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.817     1.183    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y28         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.282     0.901    
    SLICE_X46Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.211    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.599%)  route 0.206ns (59.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.552     0.888    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X47Y28         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=15, routed)          0.206     1.235    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD0
    SLICE_X46Y28         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.817     1.183    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X46Y28         RAMS32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.282     0.901    
    SLICE_X46Y28         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.211    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X4Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y36    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y37    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y37    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y37    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X62Y37    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y36    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y36    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y37    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y37    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y37    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y37    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y37    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[254]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.172ns  (logic 2.196ns (16.672%)  route 10.976ns (83.328%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.638     2.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/clk
    SLICE_X34Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.397     4.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.296     5.103 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7/O
                         net (fo=1, routed)           0.000     5.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7_n_0
    SLICE_X42Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     5.344 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7/O
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7_n_0
    SLICE_X42Y78         MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7/O
                         net (fo=1, routed)           1.529     6.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.319     7.291 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7/O
                         net (fo=1, routed)           0.000     7.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.508 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7/O
                         net (fo=1, routed)           0.436     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.299     8.243 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_2__7/O
                         net (fo=5, routed)           0.864     9.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.232 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_1__56/O
                         net (fo=11, routed)          1.334    10.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/enable_multiplication
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.690 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/i___1/O
                         net (fo=264, routed)         5.414    16.104    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]_0
    SLICE_X43Y132        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.645    22.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/clk
    SLICE_X43Y132        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[254]/C
                         clock pessimism              0.129    22.953    
                         clock uncertainty           -0.302    22.651    
    SLICE_X43Y132        FDCE (Recov_fdce_C_CLR)     -0.405    22.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[254]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.172ns  (logic 2.196ns (16.672%)  route 10.976ns (83.328%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.638     2.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/clk
    SLICE_X34Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.397     4.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.296     5.103 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7/O
                         net (fo=1, routed)           0.000     5.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7_n_0
    SLICE_X42Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     5.344 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7/O
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7_n_0
    SLICE_X42Y78         MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7/O
                         net (fo=1, routed)           1.529     6.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.319     7.291 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7/O
                         net (fo=1, routed)           0.000     7.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.508 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7/O
                         net (fo=1, routed)           0.436     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.299     8.243 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_2__7/O
                         net (fo=5, routed)           0.864     9.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.232 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_1__56/O
                         net (fo=11, routed)          1.334    10.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/enable_multiplication
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.690 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/i___1/O
                         net (fo=264, routed)         5.414    16.104    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]_0
    SLICE_X43Y132        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.645    22.824    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/clk
    SLICE_X43Y132        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]/C
                         clock pessimism              0.129    22.953    
                         clock uncertainty           -0.302    22.651    
    SLICE_X43Y132        FDCE (Recov_fdce_C_CLR)     -0.405    22.246    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]
  -------------------------------------------------------------------
                         required time                         22.246    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[250]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.108ns  (logic 2.196ns (16.753%)  route 10.912ns (83.247%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.825 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.638     2.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/clk
    SLICE_X34Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.397     4.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.296     5.103 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7/O
                         net (fo=1, routed)           0.000     5.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7_n_0
    SLICE_X42Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     5.344 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7/O
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7_n_0
    SLICE_X42Y78         MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7/O
                         net (fo=1, routed)           1.529     6.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.319     7.291 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7/O
                         net (fo=1, routed)           0.000     7.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.508 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7/O
                         net (fo=1, routed)           0.436     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.299     8.243 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_2__7/O
                         net (fo=5, routed)           0.864     9.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.232 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_1__56/O
                         net (fo=11, routed)          1.334    10.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/enable_multiplication
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.690 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/i___1/O
                         net (fo=264, routed)         5.351    16.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]_0
    SLICE_X33Y133        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[250]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.646    22.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/clk
    SLICE_X33Y133        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[250]/C
                         clock pessimism              0.129    22.954    
                         clock uncertainty           -0.302    22.652    
    SLICE_X33Y133        FDCE (Recov_fdce_C_CLR)     -0.405    22.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[250]
  -------------------------------------------------------------------
                         required time                         22.247    
                         arrival time                         -16.040    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[251]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.108ns  (logic 2.196ns (16.753%)  route 10.912ns (83.247%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.825 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.638     2.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/clk
    SLICE_X34Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.397     4.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.296     5.103 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7/O
                         net (fo=1, routed)           0.000     5.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7_n_0
    SLICE_X42Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     5.344 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7/O
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7_n_0
    SLICE_X42Y78         MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7/O
                         net (fo=1, routed)           1.529     6.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.319     7.291 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7/O
                         net (fo=1, routed)           0.000     7.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.508 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7/O
                         net (fo=1, routed)           0.436     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.299     8.243 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_2__7/O
                         net (fo=5, routed)           0.864     9.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.232 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_1__56/O
                         net (fo=11, routed)          1.334    10.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/enable_multiplication
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.690 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/i___1/O
                         net (fo=264, routed)         5.351    16.040    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]_0
    SLICE_X33Y133        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.646    22.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/clk
    SLICE_X33Y133        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[251]/C
                         clock pessimism              0.129    22.954    
                         clock uncertainty           -0.302    22.652    
    SLICE_X33Y133        FDCE (Recov_fdce_C_CLR)     -0.405    22.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[251]
  -------------------------------------------------------------------
                         required time                         22.247    
                         arrival time                         -16.040    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.209ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[259]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.151ns  (logic 2.196ns (16.699%)  route 10.955ns (83.301%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.638     2.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/clk
    SLICE_X34Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.397     4.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.296     5.103 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7/O
                         net (fo=1, routed)           0.000     5.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7_n_0
    SLICE_X42Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     5.344 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7/O
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7_n_0
    SLICE_X42Y78         MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7/O
                         net (fo=1, routed)           1.529     6.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.319     7.291 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7/O
                         net (fo=1, routed)           0.000     7.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.508 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7/O
                         net (fo=1, routed)           0.436     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.299     8.243 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_2__7/O
                         net (fo=5, routed)           0.864     9.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.232 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_1__56/O
                         net (fo=11, routed)          1.334    10.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/enable_multiplication
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.690 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/i___1/O
                         net (fo=264, routed)         5.393    16.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]_0
    SLICE_X46Y135        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[259]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.647    22.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/clk
    SLICE_X46Y135        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[259]/C
                         clock pessimism              0.129    22.955    
                         clock uncertainty           -0.302    22.653    
    SLICE_X46Y135        FDCE (Recov_fdce_C_CLR)     -0.361    22.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[259]
  -------------------------------------------------------------------
                         required time                         22.292    
                         arrival time                         -16.083    
  -------------------------------------------------------------------
                         slack                                  6.209    

Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[258]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.151ns  (logic 2.196ns (16.699%)  route 10.955ns (83.301%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.638     2.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/clk
    SLICE_X34Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.397     4.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.296     5.103 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7/O
                         net (fo=1, routed)           0.000     5.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7_n_0
    SLICE_X42Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     5.344 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7/O
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7_n_0
    SLICE_X42Y78         MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7/O
                         net (fo=1, routed)           1.529     6.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.319     7.291 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7/O
                         net (fo=1, routed)           0.000     7.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.508 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7/O
                         net (fo=1, routed)           0.436     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.299     8.243 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_2__7/O
                         net (fo=5, routed)           0.864     9.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.232 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_1__56/O
                         net (fo=11, routed)          1.334    10.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/enable_multiplication
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.690 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/i___1/O
                         net (fo=264, routed)         5.393    16.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]_0
    SLICE_X46Y135        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[258]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.647    22.826    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/clk
    SLICE_X46Y135        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[258]/C
                         clock pessimism              0.129    22.955    
                         clock uncertainty           -0.302    22.653    
    SLICE_X46Y135        FDCE (Recov_fdce_C_CLR)     -0.319    22.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[258]
  -------------------------------------------------------------------
                         required time                         22.334    
                         arrival time                         -16.083    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[221]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.930ns  (logic 2.196ns (16.984%)  route 10.734ns (83.016%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.638     2.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/clk
    SLICE_X34Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.397     4.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.296     5.103 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7/O
                         net (fo=1, routed)           0.000     5.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7_n_0
    SLICE_X42Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     5.344 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7/O
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7_n_0
    SLICE_X42Y78         MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7/O
                         net (fo=1, routed)           1.529     6.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.319     7.291 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7/O
                         net (fo=1, routed)           0.000     7.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.508 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7/O
                         net (fo=1, routed)           0.436     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.299     8.243 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_2__7/O
                         net (fo=5, routed)           0.864     9.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.232 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_1__56/O
                         net (fo=11, routed)          1.334    10.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/enable_multiplication
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.690 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/i___1/O
                         net (fo=264, routed)         5.172    15.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]_0
    SLICE_X38Y129        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[221]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.642    22.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/clk
    SLICE_X38Y129        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[221]/C
                         clock pessimism              0.129    22.950    
                         clock uncertainty           -0.302    22.648    
    SLICE_X38Y129        FDCE (Recov_fdce_C_CLR)     -0.361    22.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[221]
  -------------------------------------------------------------------
                         required time                         22.287    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[229]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.930ns  (logic 2.196ns (16.984%)  route 10.734ns (83.016%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.638     2.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/clk
    SLICE_X34Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.397     4.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.296     5.103 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7/O
                         net (fo=1, routed)           0.000     5.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7_n_0
    SLICE_X42Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     5.344 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7/O
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7_n_0
    SLICE_X42Y78         MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7/O
                         net (fo=1, routed)           1.529     6.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.319     7.291 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7/O
                         net (fo=1, routed)           0.000     7.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.508 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7/O
                         net (fo=1, routed)           0.436     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.299     8.243 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_2__7/O
                         net (fo=5, routed)           0.864     9.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.232 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_1__56/O
                         net (fo=11, routed)          1.334    10.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/enable_multiplication
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.690 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/i___1/O
                         net (fo=264, routed)         5.172    15.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]_0
    SLICE_X38Y129        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[229]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.642    22.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/clk
    SLICE_X38Y129        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[229]/C
                         clock pessimism              0.129    22.950    
                         clock uncertainty           -0.302    22.648    
    SLICE_X38Y129        FDCE (Recov_fdce_C_CLR)     -0.361    22.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[229]
  -------------------------------------------------------------------
                         required time                         22.287    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[237]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.930ns  (logic 2.196ns (16.984%)  route 10.734ns (83.016%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.638     2.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/clk
    SLICE_X34Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.397     4.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.296     5.103 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7/O
                         net (fo=1, routed)           0.000     5.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7_n_0
    SLICE_X42Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     5.344 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7/O
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7_n_0
    SLICE_X42Y78         MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7/O
                         net (fo=1, routed)           1.529     6.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.319     7.291 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7/O
                         net (fo=1, routed)           0.000     7.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.508 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7/O
                         net (fo=1, routed)           0.436     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.299     8.243 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_2__7/O
                         net (fo=5, routed)           0.864     9.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.232 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_1__56/O
                         net (fo=11, routed)          1.334    10.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/enable_multiplication
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.690 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/i___1/O
                         net (fo=264, routed)         5.172    15.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]_0
    SLICE_X38Y129        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[237]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.642    22.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/clk
    SLICE_X38Y129        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[237]/C
                         clock pessimism              0.129    22.950    
                         clock uncertainty           -0.302    22.648    
    SLICE_X38Y129        FDCE (Recov_fdce_C_CLR)     -0.361    22.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[237]
  -------------------------------------------------------------------
                         required time                         22.287    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[239]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.930ns  (logic 2.196ns (16.984%)  route 10.734ns (83.016%))
  Logic Levels:           8  (LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 22.821 - 20.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.638     2.932    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/clk
    SLICE_X34Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y71         FDRE (Prop_fdre_C_Q)         0.478     3.410 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]/Q
                         net (fo=71, routed)          1.397     4.807    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/counter_reg[1]
    SLICE_X42Y78         LUT6 (Prop_lut6_I2_O)        0.296     5.103 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7/O
                         net (fo=1, routed)           0.000     5.103    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_106__7_n_0
    SLICE_X42Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     5.344 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7/O
                         net (fo=1, routed)           0.000     5.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_50__7_n_0
    SLICE_X42Y78         MUXF8 (Prop_muxf8_I0_O)      0.098     5.442 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7/O
                         net (fo=1, routed)           1.529     6.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_22__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I0_O)        0.319     7.291 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7/O
                         net (fo=1, routed)           0.000     7.291    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_9__7_n_0
    SLICE_X31Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.508 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7/O
                         net (fo=1, routed)           0.436     7.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_4__7_n_0
    SLICE_X31Y68         LUT6 (Prop_lut6_I3_O)        0.299     8.243 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_2__7/O
                         net (fo=5, routed)           0.864     9.108    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/FSM_sequential_current_state_reg[1]_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.232 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/controller/i__i_1__56/O
                         net (fo=11, routed)          1.334    10.566    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/enable_multiplication
    SLICE_X33Y68         LUT4 (Prop_lut4_I1_O)        0.124    10.690 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/i___1/O
                         net (fo=264, routed)         5.172    15.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[255]_0
    SLICE_X38Y129        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[239]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       1.642    22.821    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/clk
    SLICE_X38Y129        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[239]/C
                         clock pessimism              0.129    22.950    
                         clock uncertainty           -0.302    22.648    
    SLICE_X38Y129        FDCE (Recov_fdce_C_CLR)     -0.361    22.287    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[8].i_exponentiation/multiplication/reg_S/q_reg[239]
  -------------------------------------------------------------------
                         required time                         22.287    
                         arrival time                         -15.862    
  -------------------------------------------------------------------
                         slack                                  6.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[174]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.349%)  route 0.555ns (72.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/clk
    SLICE_X34Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.263     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/current_state_1[2]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.365 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/i___2/O
                         net (fo=264, routed)         0.292     1.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[131]_0
    SLICE_X35Y103        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[174]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.911     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/clk
    SLICE_X35Y103        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[174]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X35Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[174]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[175]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.209ns (27.349%)  route 0.555ns (72.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/clk
    SLICE_X34Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.263     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/current_state_1[2]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.365 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/i___2/O
                         net (fo=264, routed)         0.292     1.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[131]_0
    SLICE_X35Y103        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[175]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.911     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/clk
    SLICE_X35Y103        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[175]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X35Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[175]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[176]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.209ns (25.048%)  route 0.625ns (74.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/clk
    SLICE_X34Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.263     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/current_state_1[2]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.365 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/i___2/O
                         net (fo=264, routed)         0.363     1.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[131]_0
    SLICE_X35Y105        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[176]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.911     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/clk
    SLICE_X35Y105        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[176]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X35Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[176]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[177]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.209ns (25.048%)  route 0.625ns (74.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/clk
    SLICE_X34Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.263     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/current_state_1[2]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.365 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/i___2/O
                         net (fo=264, routed)         0.363     1.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[131]_0
    SLICE_X35Y105        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[177]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.911     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/clk
    SLICE_X35Y105        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[177]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X35Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[177]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[178]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.209ns (25.048%)  route 0.625ns (74.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/clk
    SLICE_X34Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.263     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/current_state_1[2]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.365 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/i___2/O
                         net (fo=264, routed)         0.363     1.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[131]_0
    SLICE_X35Y105        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[178]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.911     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/clk
    SLICE_X35Y105        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[178]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X35Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[178]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[179]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.209ns (25.048%)  route 0.625ns (74.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/clk
    SLICE_X34Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.263     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/current_state_1[2]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.365 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/i___2/O
                         net (fo=264, routed)         0.363     1.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[131]_0
    SLICE_X35Y105        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[179]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.911     1.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/clk
    SLICE_X35Y105        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[179]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X35Y105        FDCE (Remov_fdce_C_CLR)     -0.092     1.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[179]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[188]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.209ns (22.627%)  route 0.715ns (77.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/clk
    SLICE_X34Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.263     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/current_state_1[2]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.365 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/i___2/O
                         net (fo=264, routed)         0.452     1.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[131]_0
    SLICE_X34Y107        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[188]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.910     1.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/clk
    SLICE_X34Y107        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[188]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X34Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[188]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[189]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.209ns (22.627%)  route 0.715ns (77.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/clk
    SLICE_X34Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.263     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/current_state_1[2]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.365 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/i___2/O
                         net (fo=264, routed)         0.452     1.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[131]_0
    SLICE_X34Y107        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[189]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.910     1.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/clk
    SLICE_X34Y107        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[189]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X34Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[189]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[194]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.209ns (22.627%)  route 0.715ns (77.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/clk
    SLICE_X34Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.263     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/current_state_1[2]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.365 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/i___2/O
                         net (fo=264, routed)         0.452     1.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[131]_0
    SLICE_X34Y107        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[194]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.910     1.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/clk
    SLICE_X34Y107        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[194]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X34Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[194]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[195]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.209ns (22.627%)  route 0.715ns (77.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.558     0.894    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/clk
    SLICE_X34Y94         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/controller/FSM_sequential_current_state_reg[2]/Q
                         net (fo=19, routed)          0.263     1.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/current_state_1[2]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.365 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/i___2/O
                         net (fo=264, routed)         0.452     1.817    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[131]_0
    SLICE_X34Y107        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[195]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=25347, routed)       0.910     1.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/clk
    SLICE_X34Y107        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[195]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X34Y107        FDCE (Remov_fdce_C_CLR)     -0.067     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_core_controller/EXP[9].i_exponentiation/squaring/reg_S/q_reg[195]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.643    





