---
COUNT: 1
DESCRIPTION: PC_CMH CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: DQC BDC dry dequeue.
      NAME: dqc_bdc_dry_dq_err
      WIDTH: 1
    - DESCRIPTION: DQC BDC bitalloc dealloc duplicate pointer.
      NAME: dqc_bdc_bitalloc_dealloc_err
      WIDTH: 1
    - DESCRIPTION: DQC BDC WBUF received wr_ack for entry whose wr_ack state is already set.
      NAME: dqc_bdc_wbuf_wr_ack_already_set_err
      WIDTH: 1
    - DESCRIPTION: DQC BDC WBUF received wr_ack for entry which has not been sent.
      NAME: dqc_bdc_wbuf_wr_ack_not_sent_err
      WIDTH: 1
    - DESCRIPTION: DQC BDC WBUF received deq lookup when already dequeued but has not been sent or acked.
      NAME: dqc_bdc_wbuf_deq_when_already_deq_err
      WIDTH: 1
    - DESCRIPTION: DQC BDC WBUF received enq when there is no free/available entry.
      NAME: dqc_bdc_wbuf_enq_with_no_free_entry_err
      WIDTH: 1
    - DESCRIPTION: DQC BDC WBUF received enq which match an active entry.
      NAME: dqc_bdc_wbuf_enq_match_active_entry_err
      WIDTH: 1
    - DESCRIPTION: DQC BDC RBUF received read response for entry whose data_valid state is already set.
      NAME: dqc_bdc_rbuf_data_vld_already_set_err
      WIDTH: 1
    - DESCRIPTION: TMM TWC non-start command tdly overflow.
      NAME: tmm_twc_non_start_tdly_oflow_err
      WIDTH: 1
    - DESCRIPTION: TMM TSC free state underflow.
      NAME: tmm_tsc_free_state_uflow_err
      WIDTH: 1
    - DESCRIPTION: TMM TSC free L2 underflow.
      NAME: tmm_tsc_free_l2_uflow_err
      WIDTH: 1
    - DESCRIPTION: TMM TSC free L1 underflow.
      NAME: tmm_tsc_free_l1_uflow_err
      WIDTH: 1
    - DESCRIPTION: TMM TSC timer ID free count overflow.
      NAME: tmm_tsc_tm_id_free_cnt_oflow_err
      WIDTH: 1
    - DESCRIPTION: TMM TSC illegal command.  See pc_cmh_tmm_tsc_illegal_cmd_err_log register for detail.
      NAME: tmm_tsc_illegal_cmd_err
      WIDTH: 1
    - DESCRIPTION: TMM wheel expire LID is out-of-range
      NAME: tmm_wheel_expire_lid_out_of_range_err
      WIDTH: 1
    - DESCRIPTION: TMM VP expire LID is out-of-range
      NAME: tmm_vp_expire_lid_out_of_range_err
      WIDTH: 1
    - DESCRIPTION: TMM Wheel timer ID is out-of-range
      NAME: tmm_wheel_timer_id_out_of_range_err
      WIDTH: 1
    - DESCRIPTION: TMM VP timer ID is out-of-range
      NAME: tmm_vp_timer_id_out_of_range_err
      WIDTH: 1
    - DESCRIPTION: TMM VP timer command dropped due to error from frg
      NAME: tmm_vp_cmd_drop_err
      WIDTH: 1
    - DESCRIPTION: WM SNI read  request from unexpected source.
      NAME: wm_sni_rd_req_src_err
      WIDTH: 1
    - DESCRIPTION: WM DNI write request from unexpected source.
      NAME: wm_dni_wr_req_src_err
      WIDTH: 1
    - DESCRIPTION: CWQM WU credit prefetch allocate response count is greater than request count.
      NAME: cwqm_wu_crd_pf_alloc_resp_cnt_gt_req_cnt_err
      WIDTH: 1
    - DESCRIPTION: CWQM WBUF received wr_ack for entry whose wr_ack state is already set.
      NAME: cwqm_wbuf_wr_ack_already_set_err
      WIDTH: 1
    - DESCRIPTION: CWQM WBUF received wr_ack for entry which has not been sent.
      NAME: cwqm_wbuf_wr_ack_not_sent_err
      WIDTH: 1
    - DESCRIPTION: CWQM WBUF received dq lookup when already dequeued but has not been sent or acked.
      NAME: cwqm_wbuf_dq_when_already_dq_err
      WIDTH: 1
    - DESCRIPTION: CWQM WBUF received nq when there is no free/available entry.
      NAME: cwqm_wbuf_nq_with_no_free_entry_err
      WIDTH: 1
    - DESCRIPTION: CWQM WBUF received nq which match an active entry.
      NAME: cwqm_wbuf_nq_match_active_entry_err
      WIDTH: 1
    - DESCRIPTION: CWQM RBUF received dequeue update for entry whose du_rdy state is already set.
      NAME: cwqm_rbuf_du_rdy_already_set_err
      WIDTH: 1
    - DESCRIPTION: CWQM RBUF received read response for entry whose data_valid state is already set.
      NAME: cwqm_rbuf_data_vld_already_set_err
      WIDTH: 1
    - DESCRIPTION: CWQM dry dequeue.
      NAME: cwqm_dry_dq_err
      WIDTH: 1
    - DESCRIPTION: CWQM WU Queue ID is invalid.
      NAME: cwqm_qid_err
      WIDTH: 1
    - DESCRIPTION: CWQM WU DLID is invalid.
      NAME: cwqm_dlid_err
      WIDTH: 1
    - DESCRIPTION: CWQM WU index has error.  See pc_cmh_cwqm_wu_index_ptr_errs register for detail
      NAME: cwqm_wu_index_ptr_err
      WIDTH: 1
    - DESCRIPTION: DNI received write data error for wm write.
      NAME: dni_wm_wr_data_err
      WIDTH: 1
    - DESCRIPTION: DNI received read address error for dqc read.
      NAME: dni_dqc_rd_addr_err
      WIDTH: 1
    - DESCRIPTION: DNI received read data error for dqc read.
      NAME: dni_dqc_rd_data_err
      WIDTH: 1
    - DESCRIPTION: DNI received read address error for cwqm read.
      NAME: dni_cwqm_rd_addr_err
      WIDTH: 1
    - DESCRIPTION: DNI received read data error from cwqm read.
      NAME: dni_cwqm_rd_data_err
      WIDTH: 1
    - DESCRIPTION: DNI received unexpected sop/eop signals.
      NAME: dni_fep_sop_eop_err
      WIDTH: 1
    - DESCRIPTION: SNI CMH received wr_ack_stat error for dqc.
      NAME: sni_cmh_dqc_wr_ack_stat_err
      WIDTH: 1
    - DESCRIPTION: SNI CMH received wr_ack_stat error for cwqm.
      NAME: sni_cmh_cwqm_wr_ack_stat_err
      WIDTH: 1
    - DESCRIPTION: SNI CMH received an invalid command on the WU HI/LO VC.
      NAME: sni_cmh_wu_illegal_cmd_err
      WIDTH: 1
    - DESCRIPTION: SNI CMH received an invalid command on the response VC.
      NAME: sni_cmh_sn_resp_illegal_cmd_err
      WIDTH: 1
    - DESCRIPTION: SNI CMH received an invalid command on the request VC.
      NAME: sni_cmh_sn_req_illegal_cmd_err
      WIDTH: 1
    - DESCRIPTION: SNI CMH unexpected sop/eop signals.
      NAME: sni_cmh_fep_sop_eop_err
      WIDTH: 1
    - DESCRIPTION: SNI CVP invlalid DLID.
      NAME: sni_cvp_invalid_dlid_err
      WIDTH: 1
    - DESCRIPTION: SNI CVP unexpected sop/eop signals.
      NAME: sni_cvp_fep_sop_eop_err
      WIDTH: 1
    - DESCRIPTION: FRG SN response FIFO has an entry but is not popped for longer than expected.
      NAME: frg_sn_resp_inactivity_err
      WIDTH: 1
    - DESCRIPTION: FRG timer response FIFO has an entry but is not popped for longer than expected.
      NAME: frg_tm_inactivity_err
      WIDTH: 1
    - DESCRIPTION: FTG FCI command error. See pc_cmh_ftg_fci_cmd_errs register for detail.
      NAME: ftg_fci_cmd_err
      WIDTH: 1
    - DESCRIPTION: Count overflow.  See pc_cmh_cnt_oflow_errs register for detail.
      NAME: cnt_oflow_err
      WIDTH: 1
    - DESCRIPTION: FIFO overflow.  See pc_cmh_fifo_oflow_errs register for detail.
      NAME: fifo_oflow_err
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: SNI CVP received unexpected transaction from SN.
      NAME: sni_cvp_unexpected_sn_transaction_err
      WIDTH: 1
    - DESCRIPTION: TMM start tdly overflow while reducing the number of wheels
      NAME: tmm_twc_start_tdly_oflow_err
      WIDTH: 1
    - DESCRIPTION: TMM start timeout value exceeded maximum value
      NAME: tmm_twc_start_timeout_val_exceed_max_err
      WIDTH: 1
    - DESCRIPTION: AXM write request error.
      NAME: axm_wreq_err
      WIDTH: 1
    - DESCRIPTION: AXM read request error.
      NAME: axm_rreq_err
      WIDTH: 1
  SRAM_0_FATAL:
    - DESCRIPTION: wm_wm_sram_1_1 Memory Double Bit ECC Error
      NAME: wm_wm_sram_1_1_uerr
      WIDTH: 1
    - DESCRIPTION: wm_wm_sram_1_0 Memory Double Bit ECC Error
      NAME: wm_wm_sram_1_0_uerr
      WIDTH: 1
    - DESCRIPTION: wm_wm_sram_0_1 Memory Double Bit ECC Error
      NAME: wm_wm_sram_0_1_uerr
      WIDTH: 1
    - DESCRIPTION: wm_wm_sram_0_0 Memory Double Bit ECC Error
      NAME: wm_wm_sram_0_0_uerr
      WIDTH: 1
    - DESCRIPTION: tmm_twc_sw_opcode_sram Memory Double Bit ECC Error
      NAME: tmm_twc_sw_opcode_sram_uerr
      WIDTH: 1
    - DESCRIPTION: tmm_tsc_timer_states_sram Memory Double Bit ECC Error
      NAME: tmm_tsc_timer_states_sram_uerr
      WIDTH: 1
    - DESCRIPTION: tmm_tsc_free_l2_sram Memory Double Bit ECC Error
      NAME: tmm_tsc_free_l2_sram_uerr
      WIDTH: 1
    - DESCRIPTION: tmm_dqi_timer_data_fifo_sram Memory Double Bit ECC Error
      NAME: tmm_dqi_timer_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: tmm_dqi_wu_fifo_sram Memory Double Bit ECC Error
      NAME: tmm_dqi_wu_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: sni_cmh_ingress_sn_resp_data_fifo_sram Memory Double Bit ECC Error
      NAME: sni_cmh_ingress_sn_resp_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: sni_cmh_ingress_wu_req_data_fifo_sram Memory Double Bit ECC Error
      NAME: sni_cmh_ingress_wu_req_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_tlc_tail_fifo_data_sram_2 Memory Double Bit ECC Error
      NAME: dqc_tlc_tail_fifo_data_sram_2_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_tlc_tail_fifo_data_sram_1 Memory Double Bit ECC Error
      NAME: dqc_tlc_tail_fifo_data_sram_1_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_tlc_tail_fifo_data_sram_0 Memory Double Bit ECC Error
      NAME: dqc_tlc_tail_fifo_data_sram_0_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_hdc_head_fifo_sram_3 Memory Double Bit ECC Error
      NAME: dqc_hdc_head_fifo_sram_3_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_hdc_head_fifo_sram_2 Memory Double Bit ECC Error
      NAME: dqc_hdc_head_fifo_sram_2_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_hdc_head_fifo_sram_1 Memory Double Bit ECC Error
      NAME: dqc_hdc_head_fifo_sram_1_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_hdc_head_fifo_sram_0 Memory Double Bit ECC Error
      NAME: dqc_hdc_head_fifo_sram_0_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_3 Memory Double Bit ECC Error
      NAME: dqc_bdc_wbuf_wbuf_data_sram_3_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_2 Memory Double Bit ECC Error
      NAME: dqc_bdc_wbuf_wbuf_data_sram_2_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_1 Memory Double Bit ECC Error
      NAME: dqc_bdc_wbuf_wbuf_data_sram_1_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_0 Memory Double Bit ECC Error
      NAME: dqc_bdc_wbuf_wbuf_data_sram_0_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_3 Memory Double Bit ECC Error
      NAME: dqc_bdc_rbuf_rbuf_data_sram_3_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_2 Memory Double Bit ECC Error
      NAME: dqc_bdc_rbuf_rbuf_data_sram_2_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_1 Memory Double Bit ECC Error
      NAME: dqc_bdc_rbuf_rbuf_data_sram_1_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_0 Memory Double Bit ECC Error
      NAME: dqc_bdc_rbuf_rbuf_data_sram_0_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_3 Memory Double Bit ECC Error
      NAME: dqc_bdc_lbuf_lbuf_data_sram_3_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_2 Memory Double Bit ECC Error
      NAME: dqc_bdc_lbuf_lbuf_data_sram_2_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_1 Memory Double Bit ECC Error
      NAME: dqc_bdc_lbuf_lbuf_data_sram_1_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_0 Memory Double Bit ECC Error
      NAME: dqc_bdc_lbuf_lbuf_data_sram_0_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_lbuf_next_ptr_sram Memory Double Bit ECC Error
      NAME: dqc_bdc_lbuf_next_ptr_sram_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_q_state_sram Memory Double Bit ECC Error
      NAME: dqc_bdc_q_state_sram_uerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_hbm_bitalloc_sram Memory Double Bit ECC Error
      NAME: dqc_bdc_hbm_bitalloc_sram_uerr
      WIDTH: 1
    - DESCRIPTION: cwqm_wbuf_wbuf_data_sram_lsb Memory Double Bit ECC Error
      NAME: cwqm_wbuf_wbuf_data_sram_lsb_uerr
      WIDTH: 1
    - DESCRIPTION: cwqm_wbuf_wbuf_data_sram_msb Memory Double Bit ECC Error
      NAME: cwqm_wbuf_wbuf_data_sram_msb_uerr
      WIDTH: 1
    - DESCRIPTION: cwqm_states_anycast_dma_ncv_th_sram_lsb Memory Double Bit ECC Error
      NAME: cwqm_states_anycast_dma_ncv_th_sram_lsb_uerr
      WIDTH: 1
    - DESCRIPTION: cwqm_states_anycast_dma_ncv_th_sram_msb Memory Double Bit ECC Error
      NAME: cwqm_states_anycast_dma_ncv_th_sram_msb_uerr
      WIDTH: 1
    - DESCRIPTION: cwqm_states_q_depth_ncv_th_sram_lsb Memory Double Bit ECC Error
      NAME: cwqm_states_q_depth_ncv_th_sram_lsb_uerr
      WIDTH: 1
    - DESCRIPTION: cwqm_states_q_depth_ncv_th_sram_msb Memory Double Bit ECC Error
      NAME: cwqm_states_q_depth_ncv_th_sram_msb_uerr
      WIDTH: 1
    - DESCRIPTION: cwqm_states_q_ptr_sram Memory Double Bit ECC Error
      NAME: cwqm_states_q_ptr_sram_uerr
      WIDTH: 1
    - DESCRIPTION: cwqm_rbuf_rbuf_data_sram_lsb Memory Double Bit ECC Error
      NAME: cwqm_rbuf_rbuf_data_sram_lsb_uerr
      WIDTH: 1
    - DESCRIPTION: cwqm_rbuf_rbuf_data_sram_msb Memory Double Bit ECC Error
      NAME: cwqm_rbuf_rbuf_data_sram_msb_uerr
      WIDTH: 1
    - DESCRIPTION: cwqm_pbuf_wu_sram Memory Double Bit ECC Error
      NAME: cwqm_pbuf_wu_sram_uerr
      WIDTH: 1
    - DESCRIPTION: cwqm_index_pf_wu_index_pf_sram1 Memory Double Bit ECC Error
      NAME: cwqm_index_pf_wu_index_pf_sram1_uerr
      WIDTH: 1
    - DESCRIPTION: cwqm_index_pf_wu_index_pf_sram0 Memory Double Bit ECC Error
      NAME: cwqm_index_pf_wu_index_pf_sram0_uerr
      WIDTH: 1
    - DESCRIPTION: cwqm_du_du_fifo_sram Memory Double Bit ECC Error
      NAME: cwqm_du_du_fifo_sram_uerr
      WIDTH: 1
  SRAM_0_NON_FATAL:
    - DESCRIPTION: wm_wm_sram_1_1 Memory Single Bit ECC Error
      NAME: wm_wm_sram_1_1_cerr
      WIDTH: 1
    - DESCRIPTION: wm_wm_sram_1_0 Memory Single Bit ECC Error
      NAME: wm_wm_sram_1_0_cerr
      WIDTH: 1
    - DESCRIPTION: wm_wm_sram_0_1 Memory Single Bit ECC Error
      NAME: wm_wm_sram_0_1_cerr
      WIDTH: 1
    - DESCRIPTION: wm_wm_sram_0_0 Memory Single Bit ECC Error
      NAME: wm_wm_sram_0_0_cerr
      WIDTH: 1
    - DESCRIPTION: tmm_twc_sw_opcode_sram Memory Single Bit ECC Error
      NAME: tmm_twc_sw_opcode_sram_cerr
      WIDTH: 1
    - DESCRIPTION: tmm_tsc_timer_states_sram Memory Single Bit ECC Error
      NAME: tmm_tsc_timer_states_sram_cerr
      WIDTH: 1
    - DESCRIPTION: tmm_tsc_free_l2_sram Memory Single Bit ECC Error
      NAME: tmm_tsc_free_l2_sram_cerr
      WIDTH: 1
    - DESCRIPTION: tmm_dqi_timer_data_fifo_sram Memory Single Bit ECC Error
      NAME: tmm_dqi_timer_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: tmm_dqi_wu_fifo_sram Memory Single Bit ECC Error
      NAME: tmm_dqi_wu_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: sni_cmh_ingress_sn_resp_data_fifo_sram Memory Single Bit ECC Error
      NAME: sni_cmh_ingress_sn_resp_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: sni_cmh_ingress_wu_req_data_fifo_sram Memory Single Bit ECC Error
      NAME: sni_cmh_ingress_wu_req_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_tlc_tail_fifo_data_sram_2 Memory Single Bit ECC Error
      NAME: dqc_tlc_tail_fifo_data_sram_2_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_tlc_tail_fifo_data_sram_1 Memory Single Bit ECC Error
      NAME: dqc_tlc_tail_fifo_data_sram_1_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_tlc_tail_fifo_data_sram_0 Memory Single Bit ECC Error
      NAME: dqc_tlc_tail_fifo_data_sram_0_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_hdc_head_fifo_sram_3 Memory Single Bit ECC Error
      NAME: dqc_hdc_head_fifo_sram_3_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_hdc_head_fifo_sram_2 Memory Single Bit ECC Error
      NAME: dqc_hdc_head_fifo_sram_2_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_hdc_head_fifo_sram_1 Memory Single Bit ECC Error
      NAME: dqc_hdc_head_fifo_sram_1_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_hdc_head_fifo_sram_0 Memory Single Bit ECC Error
      NAME: dqc_hdc_head_fifo_sram_0_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_3 Memory Single Bit ECC Error
      NAME: dqc_bdc_wbuf_wbuf_data_sram_3_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_2 Memory Single Bit ECC Error
      NAME: dqc_bdc_wbuf_wbuf_data_sram_2_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_1 Memory Single Bit ECC Error
      NAME: dqc_bdc_wbuf_wbuf_data_sram_1_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_0 Memory Single Bit ECC Error
      NAME: dqc_bdc_wbuf_wbuf_data_sram_0_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_3 Memory Single Bit ECC Error
      NAME: dqc_bdc_rbuf_rbuf_data_sram_3_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_2 Memory Single Bit ECC Error
      NAME: dqc_bdc_rbuf_rbuf_data_sram_2_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_1 Memory Single Bit ECC Error
      NAME: dqc_bdc_rbuf_rbuf_data_sram_1_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_0 Memory Single Bit ECC Error
      NAME: dqc_bdc_rbuf_rbuf_data_sram_0_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_3 Memory Single Bit ECC Error
      NAME: dqc_bdc_lbuf_lbuf_data_sram_3_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_2 Memory Single Bit ECC Error
      NAME: dqc_bdc_lbuf_lbuf_data_sram_2_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_1 Memory Single Bit ECC Error
      NAME: dqc_bdc_lbuf_lbuf_data_sram_1_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_0 Memory Single Bit ECC Error
      NAME: dqc_bdc_lbuf_lbuf_data_sram_0_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_lbuf_next_ptr_sram Memory Single Bit ECC Error
      NAME: dqc_bdc_lbuf_next_ptr_sram_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_q_state_sram Memory Single Bit ECC Error
      NAME: dqc_bdc_q_state_sram_cerr
      WIDTH: 1
    - DESCRIPTION: dqc_bdc_hbm_bitalloc_sram Memory Single Bit ECC Error
      NAME: dqc_bdc_hbm_bitalloc_sram_cerr
      WIDTH: 1
    - DESCRIPTION: cwqm_wbuf_wbuf_data_sram_lsb Memory Single Bit ECC Error
      NAME: cwqm_wbuf_wbuf_data_sram_lsb_cerr
      WIDTH: 1
    - DESCRIPTION: cwqm_wbuf_wbuf_data_sram_msb Memory Single Bit ECC Error
      NAME: cwqm_wbuf_wbuf_data_sram_msb_cerr
      WIDTH: 1
    - DESCRIPTION: cwqm_states_anycast_dma_ncv_th_sram_lsb Memory Single Bit ECC Error
      NAME: cwqm_states_anycast_dma_ncv_th_sram_lsb_cerr
      WIDTH: 1
    - DESCRIPTION: cwqm_states_anycast_dma_ncv_th_sram_msb Memory Single Bit ECC Error
      NAME: cwqm_states_anycast_dma_ncv_th_sram_msb_cerr
      WIDTH: 1
    - DESCRIPTION: cwqm_states_q_depth_ncv_th_sram_lsb Memory Single Bit ECC Error
      NAME: cwqm_states_q_depth_ncv_th_sram_lsb_cerr
      WIDTH: 1
    - DESCRIPTION: cwqm_states_q_depth_ncv_th_sram_msb Memory Single Bit ECC Error
      NAME: cwqm_states_q_depth_ncv_th_sram_msb_cerr
      WIDTH: 1
    - DESCRIPTION: cwqm_states_q_ptr_sram Memory Single Bit ECC Error
      NAME: cwqm_states_q_ptr_sram_cerr
      WIDTH: 1
    - DESCRIPTION: cwqm_rbuf_rbuf_data_sram_lsb Memory Single Bit ECC Error
      NAME: cwqm_rbuf_rbuf_data_sram_lsb_cerr
      WIDTH: 1
    - DESCRIPTION: cwqm_rbuf_rbuf_data_sram_msb Memory Single Bit ECC Error
      NAME: cwqm_rbuf_rbuf_data_sram_msb_cerr
      WIDTH: 1
    - DESCRIPTION: cwqm_pbuf_wu_sram Memory Single Bit ECC Error
      NAME: cwqm_pbuf_wu_sram_cerr
      WIDTH: 1
    - DESCRIPTION: cwqm_index_pf_wu_index_pf_sram1 Memory Single Bit ECC Error
      NAME: cwqm_index_pf_wu_index_pf_sram1_cerr
      WIDTH: 1
    - DESCRIPTION: cwqm_index_pf_wu_index_pf_sram0 Memory Single Bit ECC Error
      NAME: cwqm_index_pf_wu_index_pf_sram0_cerr
      WIDTH: 1
    - DESCRIPTION: cwqm_du_du_fifo_sram Memory Single Bit ECC Error
      NAME: cwqm_du_du_fifo_sram_cerr
      WIDTH: 1
  SRAM_1_FATAL:
    - DESCRIPTION: mpf_sn_resp_data_fifo_sram Memory Double Bit ECC Error
      NAME: mpf_sn_resp_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core5_data_fifo_sram1 Memory Double Bit ECC Error
      NAME: ftg_fci_core5_data_fifo_sram1_uerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core5_data_fifo_sram0 Memory Double Bit ECC Error
      NAME: ftg_fci_core5_data_fifo_sram0_uerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core4_data_fifo_sram1 Memory Double Bit ECC Error
      NAME: ftg_fci_core4_data_fifo_sram1_uerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core4_data_fifo_sram0 Memory Double Bit ECC Error
      NAME: ftg_fci_core4_data_fifo_sram0_uerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core3_data_fifo_sram1 Memory Double Bit ECC Error
      NAME: ftg_fci_core3_data_fifo_sram1_uerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core3_data_fifo_sram0 Memory Double Bit ECC Error
      NAME: ftg_fci_core3_data_fifo_sram0_uerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core2_data_fifo_sram1 Memory Double Bit ECC Error
      NAME: ftg_fci_core2_data_fifo_sram1_uerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core2_data_fifo_sram0 Memory Double Bit ECC Error
      NAME: ftg_fci_core2_data_fifo_sram0_uerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core1_data_fifo_sram1 Memory Double Bit ECC Error
      NAME: ftg_fci_core1_data_fifo_sram1_uerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core1_data_fifo_sram0 Memory Double Bit ECC Error
      NAME: ftg_fci_core1_data_fifo_sram0_uerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core0_data_fifo_sram1 Memory Double Bit ECC Error
      NAME: ftg_fci_core0_data_fifo_sram1_uerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core0_data_fifo_sram0 Memory Double Bit ECC Error
      NAME: ftg_fci_core0_data_fifo_sram0_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core5_sn_resp_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core5_sn_resp_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core5_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core5_tm_id_nm_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core5_wu_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core5_wu_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core4_sn_resp_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core4_sn_resp_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core4_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core4_tm_id_nm_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core4_wu_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core4_wu_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core3_sn_resp_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core3_sn_resp_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core3_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core3_tm_id_nm_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core3_wu_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core3_wu_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core2_sn_resp_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core2_sn_resp_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core2_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core2_tm_id_nm_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core2_wu_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core2_wu_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core1_sn_resp_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core1_sn_resp_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core1_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core1_tm_id_nm_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core1_wu_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core1_wu_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core0_sn_resp_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core0_sn_resp_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core0_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core0_tm_id_nm_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core0_wu_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_fci_core0_wu_data_fifo_sram_uerr
      WIDTH: 1
    - DESCRIPTION: frg_sn_resp_data_fifo_sram Memory Double Bit ECC Error
      NAME: frg_sn_resp_data_fifo_sram_uerr
      WIDTH: 1
  SRAM_1_NON_FATAL:
    - DESCRIPTION: mpf_sn_resp_data_fifo_sram Memory Single Bit ECC Error
      NAME: mpf_sn_resp_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core5_data_fifo_sram1 Memory Single Bit ECC Error
      NAME: ftg_fci_core5_data_fifo_sram1_cerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core5_data_fifo_sram0 Memory Single Bit ECC Error
      NAME: ftg_fci_core5_data_fifo_sram0_cerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core4_data_fifo_sram1 Memory Single Bit ECC Error
      NAME: ftg_fci_core4_data_fifo_sram1_cerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core4_data_fifo_sram0 Memory Single Bit ECC Error
      NAME: ftg_fci_core4_data_fifo_sram0_cerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core3_data_fifo_sram1 Memory Single Bit ECC Error
      NAME: ftg_fci_core3_data_fifo_sram1_cerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core3_data_fifo_sram0 Memory Single Bit ECC Error
      NAME: ftg_fci_core3_data_fifo_sram0_cerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core2_data_fifo_sram1 Memory Single Bit ECC Error
      NAME: ftg_fci_core2_data_fifo_sram1_cerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core2_data_fifo_sram0 Memory Single Bit ECC Error
      NAME: ftg_fci_core2_data_fifo_sram0_cerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core1_data_fifo_sram1 Memory Single Bit ECC Error
      NAME: ftg_fci_core1_data_fifo_sram1_cerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core1_data_fifo_sram0 Memory Single Bit ECC Error
      NAME: ftg_fci_core1_data_fifo_sram0_cerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core0_data_fifo_sram1 Memory Single Bit ECC Error
      NAME: ftg_fci_core0_data_fifo_sram1_cerr
      WIDTH: 1
    - DESCRIPTION: ftg_fci_core0_data_fifo_sram0 Memory Single Bit ECC Error
      NAME: ftg_fci_core0_data_fifo_sram0_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core5_sn_resp_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core5_sn_resp_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core5_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core5_tm_id_nm_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core5_wu_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core5_wu_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core4_sn_resp_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core4_sn_resp_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core4_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core4_tm_id_nm_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core4_wu_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core4_wu_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core3_sn_resp_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core3_sn_resp_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core3_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core3_tm_id_nm_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core3_wu_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core3_wu_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core2_sn_resp_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core2_sn_resp_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core2_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core2_tm_id_nm_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core2_wu_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core2_wu_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core1_sn_resp_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core1_sn_resp_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core1_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core1_tm_id_nm_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core1_wu_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core1_wu_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core0_sn_resp_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core0_sn_resp_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core0_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core0_tm_id_nm_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_fci_core0_wu_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_fci_core0_wu_data_fifo_sram_cerr
      WIDTH: 1
    - DESCRIPTION: frg_sn_resp_data_fifo_sram Memory Single Bit ECC Error
      NAME: frg_sn_resp_data_fifo_sram_cerr
      WIDTH: 1
INTR_PORT_EN: 1
NAME: PC_CMH_AN
PARENTNAME: pc_soc_clk_an
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: pc_cmh_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: pc_cmh_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: pc_cmh_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: DQC BDC dry dequeue.
        NAME: dqc_bdc_dry_dq_err
        WIDTH: 1
      - &2
        DESCRIPTION: DQC BDC bitalloc dealloc duplicate pointer.
        NAME: dqc_bdc_bitalloc_dealloc_err
        WIDTH: 1
      - &3
        DESCRIPTION: DQC BDC WBUF received wr_ack for entry whose wr_ack state is already set.
        NAME: dqc_bdc_wbuf_wr_ack_already_set_err
        WIDTH: 1
      - &4
        DESCRIPTION: DQC BDC WBUF received wr_ack for entry which has not been sent.
        NAME: dqc_bdc_wbuf_wr_ack_not_sent_err
        WIDTH: 1
      - &5
        DESCRIPTION: DQC BDC WBUF received deq lookup when already dequeued but has not been sent or acked.
        NAME: dqc_bdc_wbuf_deq_when_already_deq_err
        WIDTH: 1
      - &6
        DESCRIPTION: DQC BDC WBUF received enq when there is no free/available entry.
        NAME: dqc_bdc_wbuf_enq_with_no_free_entry_err
        WIDTH: 1
      - &7
        DESCRIPTION: DQC BDC WBUF received enq which match an active entry.
        NAME: dqc_bdc_wbuf_enq_match_active_entry_err
        WIDTH: 1
      - &8
        DESCRIPTION: DQC BDC RBUF received read response for entry whose data_valid state is already set.
        NAME: dqc_bdc_rbuf_data_vld_already_set_err
        WIDTH: 1
      - &9
        DESCRIPTION: TMM TWC non-start command tdly overflow.
        NAME: tmm_twc_non_start_tdly_oflow_err
        WIDTH: 1
      - &10
        DESCRIPTION: TMM TSC free state underflow.
        NAME: tmm_tsc_free_state_uflow_err
        WIDTH: 1
      - &11
        DESCRIPTION: TMM TSC free L2 underflow.
        NAME: tmm_tsc_free_l2_uflow_err
        WIDTH: 1
      - &12
        DESCRIPTION: TMM TSC free L1 underflow.
        NAME: tmm_tsc_free_l1_uflow_err
        WIDTH: 1
      - &13
        DESCRIPTION: TMM TSC timer ID free count overflow.
        NAME: tmm_tsc_tm_id_free_cnt_oflow_err
        WIDTH: 1
      - &14
        DESCRIPTION: TMM TSC illegal command.  See pc_cmh_tmm_tsc_illegal_cmd_err_log register for detail.
        NAME: tmm_tsc_illegal_cmd_err
        WIDTH: 1
      - &15
        DESCRIPTION: TMM wheel expire LID is out-of-range
        NAME: tmm_wheel_expire_lid_out_of_range_err
        WIDTH: 1
      - &16
        DESCRIPTION: TMM VP expire LID is out-of-range
        NAME: tmm_vp_expire_lid_out_of_range_err
        WIDTH: 1
      - &17
        DESCRIPTION: TMM Wheel timer ID is out-of-range
        NAME: tmm_wheel_timer_id_out_of_range_err
        WIDTH: 1
      - &18
        DESCRIPTION: TMM VP timer ID is out-of-range
        NAME: tmm_vp_timer_id_out_of_range_err
        WIDTH: 1
      - &19
        DESCRIPTION: TMM VP timer command dropped due to error from frg
        NAME: tmm_vp_cmd_drop_err
        WIDTH: 1
      - &20
        DESCRIPTION: WM SNI read  request from unexpected source.
        NAME: wm_sni_rd_req_src_err
        WIDTH: 1
      - &21
        DESCRIPTION: WM DNI write request from unexpected source.
        NAME: wm_dni_wr_req_src_err
        WIDTH: 1
      - &22
        DESCRIPTION: CWQM WU credit prefetch allocate response count is greater than request count.
        NAME: cwqm_wu_crd_pf_alloc_resp_cnt_gt_req_cnt_err
        WIDTH: 1
      - &23
        DESCRIPTION: CWQM WBUF received wr_ack for entry whose wr_ack state is already set.
        NAME: cwqm_wbuf_wr_ack_already_set_err
        WIDTH: 1
      - &24
        DESCRIPTION: CWQM WBUF received wr_ack for entry which has not been sent.
        NAME: cwqm_wbuf_wr_ack_not_sent_err
        WIDTH: 1
      - &25
        DESCRIPTION: CWQM WBUF received dq lookup when already dequeued but has not been sent or acked.
        NAME: cwqm_wbuf_dq_when_already_dq_err
        WIDTH: 1
      - &26
        DESCRIPTION: CWQM WBUF received nq when there is no free/available entry.
        NAME: cwqm_wbuf_nq_with_no_free_entry_err
        WIDTH: 1
      - &27
        DESCRIPTION: CWQM WBUF received nq which match an active entry.
        NAME: cwqm_wbuf_nq_match_active_entry_err
        WIDTH: 1
      - &28
        DESCRIPTION: CWQM RBUF received dequeue update for entry whose du_rdy state is already set.
        NAME: cwqm_rbuf_du_rdy_already_set_err
        WIDTH: 1
      - &29
        DESCRIPTION: CWQM RBUF received read response for entry whose data_valid state is already set.
        NAME: cwqm_rbuf_data_vld_already_set_err
        WIDTH: 1
      - &30
        DESCRIPTION: CWQM dry dequeue.
        NAME: cwqm_dry_dq_err
        WIDTH: 1
      - &31
        DESCRIPTION: CWQM WU Queue ID is invalid.
        NAME: cwqm_qid_err
        WIDTH: 1
      - &32
        DESCRIPTION: CWQM WU DLID is invalid.
        NAME: cwqm_dlid_err
        WIDTH: 1
      - &33
        DESCRIPTION: CWQM WU index has error.  See pc_cmh_cwqm_wu_index_ptr_errs register for detail
        NAME: cwqm_wu_index_ptr_err
        WIDTH: 1
      - &34
        DESCRIPTION: DNI received write data error for wm write.
        NAME: dni_wm_wr_data_err
        WIDTH: 1
      - &35
        DESCRIPTION: DNI received read address error for dqc read.
        NAME: dni_dqc_rd_addr_err
        WIDTH: 1
      - &36
        DESCRIPTION: DNI received read data error for dqc read.
        NAME: dni_dqc_rd_data_err
        WIDTH: 1
      - &37
        DESCRIPTION: DNI received read address error for cwqm read.
        NAME: dni_cwqm_rd_addr_err
        WIDTH: 1
      - &38
        DESCRIPTION: DNI received read data error from cwqm read.
        NAME: dni_cwqm_rd_data_err
        WIDTH: 1
      - &39
        DESCRIPTION: DNI received unexpected sop/eop signals.
        NAME: dni_fep_sop_eop_err
        WIDTH: 1
      - &40
        DESCRIPTION: SNI CMH received wr_ack_stat error for dqc.
        NAME: sni_cmh_dqc_wr_ack_stat_err
        WIDTH: 1
      - &41
        DESCRIPTION: SNI CMH received wr_ack_stat error for cwqm.
        NAME: sni_cmh_cwqm_wr_ack_stat_err
        WIDTH: 1
      - &42
        DESCRIPTION: SNI CMH received an invalid command on the WU HI/LO VC.
        NAME: sni_cmh_wu_illegal_cmd_err
        WIDTH: 1
      - &43
        DESCRIPTION: SNI CMH received an invalid command on the response VC.
        NAME: sni_cmh_sn_resp_illegal_cmd_err
        WIDTH: 1
      - &44
        DESCRIPTION: SNI CMH received an invalid command on the request VC.
        NAME: sni_cmh_sn_req_illegal_cmd_err
        WIDTH: 1
      - &45
        DESCRIPTION: SNI CMH unexpected sop/eop signals.
        NAME: sni_cmh_fep_sop_eop_err
        WIDTH: 1
      - &46
        DESCRIPTION: SNI CVP invlalid DLID.
        NAME: sni_cvp_invalid_dlid_err
        WIDTH: 1
      - &47
        DESCRIPTION: SNI CVP unexpected sop/eop signals.
        NAME: sni_cvp_fep_sop_eop_err
        WIDTH: 1
      - &48
        DESCRIPTION: FRG SN response FIFO has an entry but is not popped for longer than expected.
        NAME: frg_sn_resp_inactivity_err
        WIDTH: 1
      - &49
        DESCRIPTION: FRG timer response FIFO has an entry but is not popped for longer than expected.
        NAME: frg_tm_inactivity_err
        WIDTH: 1
      - &50
        DESCRIPTION: FTG FCI command error. See pc_cmh_ftg_fci_cmd_errs register for detail.
        NAME: ftg_fci_cmd_err
        WIDTH: 1
      - &51
        DESCRIPTION: Count overflow.  See pc_cmh_cnt_oflow_errs register for detail.
        NAME: cnt_oflow_err
        WIDTH: 1
      - &52
        DESCRIPTION: FIFO overflow.  See pc_cmh_fifo_oflow_errs register for detail.
        NAME: fifo_oflow_err
        WIDTH: 1
    NAME: pc_cmh_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
    NAME: pc_cmh_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
    NAME: pc_cmh_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
    NAME: pc_cmh_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
      - *6
      - *7
      - *8
      - *9
      - *10
      - *11
      - *12
      - *13
      - *14
      - *15
      - *16
      - *17
      - *18
      - *19
      - *20
      - *21
      - *22
      - *23
      - *24
      - *25
      - *26
      - *27
      - *28
      - *29
      - *30
      - *31
      - *32
      - *33
      - *34
      - *35
      - *36
      - *37
      - *38
      - *39
      - *40
      - *41
      - *42
      - *43
      - *44
      - *45
      - *46
      - *47
      - *48
      - *49
      - *50
      - *51
      - *52
    NAME: pc_cmh_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &53
        DESCRIPTION: SNI CVP received unexpected transaction from SN.
        NAME: sni_cvp_unexpected_sn_transaction_err
        WIDTH: 1
      - &54
        DESCRIPTION: TMM start tdly overflow while reducing the number of wheels
        NAME: tmm_twc_start_tdly_oflow_err
        WIDTH: 1
      - &55
        DESCRIPTION: TMM start timeout value exceeded maximum value
        NAME: tmm_twc_start_timeout_val_exceed_max_err
        WIDTH: 1
      - &56
        DESCRIPTION: AXM write request error.
        NAME: axm_wreq_err
        WIDTH: 1
      - &57
        DESCRIPTION: AXM read request error.
        NAME: axm_rreq_err
        WIDTH: 1
    NAME: pc_cmh_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *53
      - *54
      - *55
      - *56
      - *57
    NAME: pc_cmh_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *53
      - *54
      - *55
      - *56
      - *57
    NAME: pc_cmh_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *53
      - *54
      - *55
      - *56
      - *57
    NAME: pc_cmh_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *53
      - *54
      - *55
      - *56
      - *57
    NAME: pc_cmh_non_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &58
        DESCRIPTION: wm_wm_sram_1_1 Memory Double Bit ECC Error
        NAME: wm_wm_sram_1_1_uerr
        WIDTH: 1
      - &59
        DESCRIPTION: wm_wm_sram_1_0 Memory Double Bit ECC Error
        NAME: wm_wm_sram_1_0_uerr
        WIDTH: 1
      - &60
        DESCRIPTION: wm_wm_sram_0_1 Memory Double Bit ECC Error
        NAME: wm_wm_sram_0_1_uerr
        WIDTH: 1
      - &61
        DESCRIPTION: wm_wm_sram_0_0 Memory Double Bit ECC Error
        NAME: wm_wm_sram_0_0_uerr
        WIDTH: 1
      - &62
        DESCRIPTION: tmm_twc_sw_opcode_sram Memory Double Bit ECC Error
        NAME: tmm_twc_sw_opcode_sram_uerr
        WIDTH: 1
      - &63
        DESCRIPTION: tmm_tsc_timer_states_sram Memory Double Bit ECC Error
        NAME: tmm_tsc_timer_states_sram_uerr
        WIDTH: 1
      - &64
        DESCRIPTION: tmm_tsc_free_l2_sram Memory Double Bit ECC Error
        NAME: tmm_tsc_free_l2_sram_uerr
        WIDTH: 1
      - &65
        DESCRIPTION: tmm_dqi_timer_data_fifo_sram Memory Double Bit ECC Error
        NAME: tmm_dqi_timer_data_fifo_sram_uerr
        WIDTH: 1
      - &66
        DESCRIPTION: tmm_dqi_wu_fifo_sram Memory Double Bit ECC Error
        NAME: tmm_dqi_wu_fifo_sram_uerr
        WIDTH: 1
      - &67
        DESCRIPTION: sni_cmh_ingress_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: sni_cmh_ingress_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - &68
        DESCRIPTION: sni_cmh_ingress_wu_req_data_fifo_sram Memory Double Bit ECC Error
        NAME: sni_cmh_ingress_wu_req_data_fifo_sram_uerr
        WIDTH: 1
      - &69
        DESCRIPTION: dqc_tlc_tail_fifo_data_sram_2 Memory Double Bit ECC Error
        NAME: dqc_tlc_tail_fifo_data_sram_2_uerr
        WIDTH: 1
      - &70
        DESCRIPTION: dqc_tlc_tail_fifo_data_sram_1 Memory Double Bit ECC Error
        NAME: dqc_tlc_tail_fifo_data_sram_1_uerr
        WIDTH: 1
      - &71
        DESCRIPTION: dqc_tlc_tail_fifo_data_sram_0 Memory Double Bit ECC Error
        NAME: dqc_tlc_tail_fifo_data_sram_0_uerr
        WIDTH: 1
      - &72
        DESCRIPTION: dqc_hdc_head_fifo_sram_3 Memory Double Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_3_uerr
        WIDTH: 1
      - &73
        DESCRIPTION: dqc_hdc_head_fifo_sram_2 Memory Double Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_2_uerr
        WIDTH: 1
      - &74
        DESCRIPTION: dqc_hdc_head_fifo_sram_1 Memory Double Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_1_uerr
        WIDTH: 1
      - &75
        DESCRIPTION: dqc_hdc_head_fifo_sram_0 Memory Double Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_0_uerr
        WIDTH: 1
      - &76
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_3 Memory Double Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_3_uerr
        WIDTH: 1
      - &77
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_2 Memory Double Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_2_uerr
        WIDTH: 1
      - &78
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_1 Memory Double Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_1_uerr
        WIDTH: 1
      - &79
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_0 Memory Double Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_0_uerr
        WIDTH: 1
      - &80
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_3 Memory Double Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_3_uerr
        WIDTH: 1
      - &81
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_2 Memory Double Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_2_uerr
        WIDTH: 1
      - &82
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_1 Memory Double Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_1_uerr
        WIDTH: 1
      - &83
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_0 Memory Double Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_0_uerr
        WIDTH: 1
      - &84
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_3 Memory Double Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_3_uerr
        WIDTH: 1
      - &85
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_2 Memory Double Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_2_uerr
        WIDTH: 1
      - &86
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_1 Memory Double Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_1_uerr
        WIDTH: 1
      - &87
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_0 Memory Double Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_0_uerr
        WIDTH: 1
      - &88
        DESCRIPTION: dqc_bdc_lbuf_next_ptr_sram Memory Double Bit ECC Error
        NAME: dqc_bdc_lbuf_next_ptr_sram_uerr
        WIDTH: 1
      - &89
        DESCRIPTION: dqc_bdc_q_state_sram Memory Double Bit ECC Error
        NAME: dqc_bdc_q_state_sram_uerr
        WIDTH: 1
      - &90
        DESCRIPTION: dqc_bdc_hbm_bitalloc_sram Memory Double Bit ECC Error
        NAME: dqc_bdc_hbm_bitalloc_sram_uerr
        WIDTH: 1
      - &91
        DESCRIPTION: cwqm_wbuf_wbuf_data_sram_lsb Memory Double Bit ECC Error
        NAME: cwqm_wbuf_wbuf_data_sram_lsb_uerr
        WIDTH: 1
      - &92
        DESCRIPTION: cwqm_wbuf_wbuf_data_sram_msb Memory Double Bit ECC Error
        NAME: cwqm_wbuf_wbuf_data_sram_msb_uerr
        WIDTH: 1
      - &93
        DESCRIPTION: cwqm_states_anycast_dma_ncv_th_sram_lsb Memory Double Bit ECC Error
        NAME: cwqm_states_anycast_dma_ncv_th_sram_lsb_uerr
        WIDTH: 1
      - &94
        DESCRIPTION: cwqm_states_anycast_dma_ncv_th_sram_msb Memory Double Bit ECC Error
        NAME: cwqm_states_anycast_dma_ncv_th_sram_msb_uerr
        WIDTH: 1
      - &95
        DESCRIPTION: cwqm_states_q_depth_ncv_th_sram_lsb Memory Double Bit ECC Error
        NAME: cwqm_states_q_depth_ncv_th_sram_lsb_uerr
        WIDTH: 1
      - &96
        DESCRIPTION: cwqm_states_q_depth_ncv_th_sram_msb Memory Double Bit ECC Error
        NAME: cwqm_states_q_depth_ncv_th_sram_msb_uerr
        WIDTH: 1
      - &97
        DESCRIPTION: cwqm_states_q_ptr_sram Memory Double Bit ECC Error
        NAME: cwqm_states_q_ptr_sram_uerr
        WIDTH: 1
      - &98
        DESCRIPTION: cwqm_rbuf_rbuf_data_sram_lsb Memory Double Bit ECC Error
        NAME: cwqm_rbuf_rbuf_data_sram_lsb_uerr
        WIDTH: 1
      - &99
        DESCRIPTION: cwqm_rbuf_rbuf_data_sram_msb Memory Double Bit ECC Error
        NAME: cwqm_rbuf_rbuf_data_sram_msb_uerr
        WIDTH: 1
      - &100
        DESCRIPTION: cwqm_pbuf_wu_sram Memory Double Bit ECC Error
        NAME: cwqm_pbuf_wu_sram_uerr
        WIDTH: 1
      - &101
        DESCRIPTION: cwqm_index_pf_wu_index_pf_sram1 Memory Double Bit ECC Error
        NAME: cwqm_index_pf_wu_index_pf_sram1_uerr
        WIDTH: 1
      - &102
        DESCRIPTION: cwqm_index_pf_wu_index_pf_sram0 Memory Double Bit ECC Error
        NAME: cwqm_index_pf_wu_index_pf_sram0_uerr
        WIDTH: 1
      - &103
        DESCRIPTION: cwqm_du_du_fifo_sram Memory Double Bit ECC Error
        NAME: cwqm_du_du_fifo_sram_uerr
        WIDTH: 1
    NAME: pc_cmh_sram_0_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
    NAME: pc_cmh_sram_0_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
    NAME: pc_cmh_sram_0_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
    NAME: pc_cmh_sram_0_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *58
      - *59
      - *60
      - *61
      - *62
      - *63
      - *64
      - *65
      - *66
      - *67
      - *68
      - *69
      - *70
      - *71
      - *72
      - *73
      - *74
      - *75
      - *76
      - *77
      - *78
      - *79
      - *80
      - *81
      - *82
      - *83
      - *84
      - *85
      - *86
      - *87
      - *88
      - *89
      - *90
      - *91
      - *92
      - *93
      - *94
      - *95
      - *96
      - *97
      - *98
      - *99
      - *100
      - *101
      - *102
      - *103
    NAME: pc_cmh_sram_0_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &104
        DESCRIPTION: wm_wm_sram_1_1 Memory Single Bit ECC Error
        NAME: wm_wm_sram_1_1_cerr
        WIDTH: 1
      - &105
        DESCRIPTION: wm_wm_sram_1_0 Memory Single Bit ECC Error
        NAME: wm_wm_sram_1_0_cerr
        WIDTH: 1
      - &106
        DESCRIPTION: wm_wm_sram_0_1 Memory Single Bit ECC Error
        NAME: wm_wm_sram_0_1_cerr
        WIDTH: 1
      - &107
        DESCRIPTION: wm_wm_sram_0_0 Memory Single Bit ECC Error
        NAME: wm_wm_sram_0_0_cerr
        WIDTH: 1
      - &108
        DESCRIPTION: tmm_twc_sw_opcode_sram Memory Single Bit ECC Error
        NAME: tmm_twc_sw_opcode_sram_cerr
        WIDTH: 1
      - &109
        DESCRIPTION: tmm_tsc_timer_states_sram Memory Single Bit ECC Error
        NAME: tmm_tsc_timer_states_sram_cerr
        WIDTH: 1
      - &110
        DESCRIPTION: tmm_tsc_free_l2_sram Memory Single Bit ECC Error
        NAME: tmm_tsc_free_l2_sram_cerr
        WIDTH: 1
      - &111
        DESCRIPTION: tmm_dqi_timer_data_fifo_sram Memory Single Bit ECC Error
        NAME: tmm_dqi_timer_data_fifo_sram_cerr
        WIDTH: 1
      - &112
        DESCRIPTION: tmm_dqi_wu_fifo_sram Memory Single Bit ECC Error
        NAME: tmm_dqi_wu_fifo_sram_cerr
        WIDTH: 1
      - &113
        DESCRIPTION: sni_cmh_ingress_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: sni_cmh_ingress_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - &114
        DESCRIPTION: sni_cmh_ingress_wu_req_data_fifo_sram Memory Single Bit ECC Error
        NAME: sni_cmh_ingress_wu_req_data_fifo_sram_cerr
        WIDTH: 1
      - &115
        DESCRIPTION: dqc_tlc_tail_fifo_data_sram_2 Memory Single Bit ECC Error
        NAME: dqc_tlc_tail_fifo_data_sram_2_cerr
        WIDTH: 1
      - &116
        DESCRIPTION: dqc_tlc_tail_fifo_data_sram_1 Memory Single Bit ECC Error
        NAME: dqc_tlc_tail_fifo_data_sram_1_cerr
        WIDTH: 1
      - &117
        DESCRIPTION: dqc_tlc_tail_fifo_data_sram_0 Memory Single Bit ECC Error
        NAME: dqc_tlc_tail_fifo_data_sram_0_cerr
        WIDTH: 1
      - &118
        DESCRIPTION: dqc_hdc_head_fifo_sram_3 Memory Single Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_3_cerr
        WIDTH: 1
      - &119
        DESCRIPTION: dqc_hdc_head_fifo_sram_2 Memory Single Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_2_cerr
        WIDTH: 1
      - &120
        DESCRIPTION: dqc_hdc_head_fifo_sram_1 Memory Single Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_1_cerr
        WIDTH: 1
      - &121
        DESCRIPTION: dqc_hdc_head_fifo_sram_0 Memory Single Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_0_cerr
        WIDTH: 1
      - &122
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_3 Memory Single Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_3_cerr
        WIDTH: 1
      - &123
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_2 Memory Single Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_2_cerr
        WIDTH: 1
      - &124
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_1 Memory Single Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_1_cerr
        WIDTH: 1
      - &125
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_0 Memory Single Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_0_cerr
        WIDTH: 1
      - &126
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_3 Memory Single Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_3_cerr
        WIDTH: 1
      - &127
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_2 Memory Single Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_2_cerr
        WIDTH: 1
      - &128
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_1 Memory Single Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_1_cerr
        WIDTH: 1
      - &129
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_0 Memory Single Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_0_cerr
        WIDTH: 1
      - &130
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_3 Memory Single Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_3_cerr
        WIDTH: 1
      - &131
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_2 Memory Single Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_2_cerr
        WIDTH: 1
      - &132
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_1 Memory Single Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_1_cerr
        WIDTH: 1
      - &133
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_0 Memory Single Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_0_cerr
        WIDTH: 1
      - &134
        DESCRIPTION: dqc_bdc_lbuf_next_ptr_sram Memory Single Bit ECC Error
        NAME: dqc_bdc_lbuf_next_ptr_sram_cerr
        WIDTH: 1
      - &135
        DESCRIPTION: dqc_bdc_q_state_sram Memory Single Bit ECC Error
        NAME: dqc_bdc_q_state_sram_cerr
        WIDTH: 1
      - &136
        DESCRIPTION: dqc_bdc_hbm_bitalloc_sram Memory Single Bit ECC Error
        NAME: dqc_bdc_hbm_bitalloc_sram_cerr
        WIDTH: 1
      - &137
        DESCRIPTION: cwqm_wbuf_wbuf_data_sram_lsb Memory Single Bit ECC Error
        NAME: cwqm_wbuf_wbuf_data_sram_lsb_cerr
        WIDTH: 1
      - &138
        DESCRIPTION: cwqm_wbuf_wbuf_data_sram_msb Memory Single Bit ECC Error
        NAME: cwqm_wbuf_wbuf_data_sram_msb_cerr
        WIDTH: 1
      - &139
        DESCRIPTION: cwqm_states_anycast_dma_ncv_th_sram_lsb Memory Single Bit ECC Error
        NAME: cwqm_states_anycast_dma_ncv_th_sram_lsb_cerr
        WIDTH: 1
      - &140
        DESCRIPTION: cwqm_states_anycast_dma_ncv_th_sram_msb Memory Single Bit ECC Error
        NAME: cwqm_states_anycast_dma_ncv_th_sram_msb_cerr
        WIDTH: 1
      - &141
        DESCRIPTION: cwqm_states_q_depth_ncv_th_sram_lsb Memory Single Bit ECC Error
        NAME: cwqm_states_q_depth_ncv_th_sram_lsb_cerr
        WIDTH: 1
      - &142
        DESCRIPTION: cwqm_states_q_depth_ncv_th_sram_msb Memory Single Bit ECC Error
        NAME: cwqm_states_q_depth_ncv_th_sram_msb_cerr
        WIDTH: 1
      - &143
        DESCRIPTION: cwqm_states_q_ptr_sram Memory Single Bit ECC Error
        NAME: cwqm_states_q_ptr_sram_cerr
        WIDTH: 1
      - &144
        DESCRIPTION: cwqm_rbuf_rbuf_data_sram_lsb Memory Single Bit ECC Error
        NAME: cwqm_rbuf_rbuf_data_sram_lsb_cerr
        WIDTH: 1
      - &145
        DESCRIPTION: cwqm_rbuf_rbuf_data_sram_msb Memory Single Bit ECC Error
        NAME: cwqm_rbuf_rbuf_data_sram_msb_cerr
        WIDTH: 1
      - &146
        DESCRIPTION: cwqm_pbuf_wu_sram Memory Single Bit ECC Error
        NAME: cwqm_pbuf_wu_sram_cerr
        WIDTH: 1
      - &147
        DESCRIPTION: cwqm_index_pf_wu_index_pf_sram1 Memory Single Bit ECC Error
        NAME: cwqm_index_pf_wu_index_pf_sram1_cerr
        WIDTH: 1
      - &148
        DESCRIPTION: cwqm_index_pf_wu_index_pf_sram0 Memory Single Bit ECC Error
        NAME: cwqm_index_pf_wu_index_pf_sram0_cerr
        WIDTH: 1
      - &149
        DESCRIPTION: cwqm_du_du_fifo_sram Memory Single Bit ECC Error
        NAME: cwqm_du_du_fifo_sram_cerr
        WIDTH: 1
    NAME: pc_cmh_sram_0_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
      - *146
      - *147
      - *148
      - *149
    NAME: pc_cmh_sram_0_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
      - *146
      - *147
      - *148
      - *149
    NAME: pc_cmh_sram_0_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
      - *146
      - *147
      - *148
      - *149
    NAME: pc_cmh_sram_0_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *104
      - *105
      - *106
      - *107
      - *108
      - *109
      - *110
      - *111
      - *112
      - *113
      - *114
      - *115
      - *116
      - *117
      - *118
      - *119
      - *120
      - *121
      - *122
      - *123
      - *124
      - *125
      - *126
      - *127
      - *128
      - *129
      - *130
      - *131
      - *132
      - *133
      - *134
      - *135
      - *136
      - *137
      - *138
      - *139
      - *140
      - *141
      - *142
      - *143
      - *144
      - *145
      - *146
      - *147
      - *148
      - *149
    NAME: pc_cmh_sram_0_non_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &150
        DESCRIPTION: mpf_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: mpf_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - &151
        DESCRIPTION: ftg_fci_core5_data_fifo_sram1 Memory Double Bit ECC Error
        NAME: ftg_fci_core5_data_fifo_sram1_uerr
        WIDTH: 1
      - &152
        DESCRIPTION: ftg_fci_core5_data_fifo_sram0 Memory Double Bit ECC Error
        NAME: ftg_fci_core5_data_fifo_sram0_uerr
        WIDTH: 1
      - &153
        DESCRIPTION: ftg_fci_core4_data_fifo_sram1 Memory Double Bit ECC Error
        NAME: ftg_fci_core4_data_fifo_sram1_uerr
        WIDTH: 1
      - &154
        DESCRIPTION: ftg_fci_core4_data_fifo_sram0 Memory Double Bit ECC Error
        NAME: ftg_fci_core4_data_fifo_sram0_uerr
        WIDTH: 1
      - &155
        DESCRIPTION: ftg_fci_core3_data_fifo_sram1 Memory Double Bit ECC Error
        NAME: ftg_fci_core3_data_fifo_sram1_uerr
        WIDTH: 1
      - &156
        DESCRIPTION: ftg_fci_core3_data_fifo_sram0 Memory Double Bit ECC Error
        NAME: ftg_fci_core3_data_fifo_sram0_uerr
        WIDTH: 1
      - &157
        DESCRIPTION: ftg_fci_core2_data_fifo_sram1 Memory Double Bit ECC Error
        NAME: ftg_fci_core2_data_fifo_sram1_uerr
        WIDTH: 1
      - &158
        DESCRIPTION: ftg_fci_core2_data_fifo_sram0 Memory Double Bit ECC Error
        NAME: ftg_fci_core2_data_fifo_sram0_uerr
        WIDTH: 1
      - &159
        DESCRIPTION: ftg_fci_core1_data_fifo_sram1 Memory Double Bit ECC Error
        NAME: ftg_fci_core1_data_fifo_sram1_uerr
        WIDTH: 1
      - &160
        DESCRIPTION: ftg_fci_core1_data_fifo_sram0 Memory Double Bit ECC Error
        NAME: ftg_fci_core1_data_fifo_sram0_uerr
        WIDTH: 1
      - &161
        DESCRIPTION: ftg_fci_core0_data_fifo_sram1 Memory Double Bit ECC Error
        NAME: ftg_fci_core0_data_fifo_sram1_uerr
        WIDTH: 1
      - &162
        DESCRIPTION: ftg_fci_core0_data_fifo_sram0 Memory Double Bit ECC Error
        NAME: ftg_fci_core0_data_fifo_sram0_uerr
        WIDTH: 1
      - &163
        DESCRIPTION: frg_fci_core5_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core5_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - &164
        DESCRIPTION: frg_fci_core5_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core5_tm_id_nm_data_fifo_sram_uerr
        WIDTH: 1
      - &165
        DESCRIPTION: frg_fci_core5_wu_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core5_wu_data_fifo_sram_uerr
        WIDTH: 1
      - &166
        DESCRIPTION: frg_fci_core4_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core4_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - &167
        DESCRIPTION: frg_fci_core4_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core4_tm_id_nm_data_fifo_sram_uerr
        WIDTH: 1
      - &168
        DESCRIPTION: frg_fci_core4_wu_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core4_wu_data_fifo_sram_uerr
        WIDTH: 1
      - &169
        DESCRIPTION: frg_fci_core3_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core3_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - &170
        DESCRIPTION: frg_fci_core3_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core3_tm_id_nm_data_fifo_sram_uerr
        WIDTH: 1
      - &171
        DESCRIPTION: frg_fci_core3_wu_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core3_wu_data_fifo_sram_uerr
        WIDTH: 1
      - &172
        DESCRIPTION: frg_fci_core2_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core2_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - &173
        DESCRIPTION: frg_fci_core2_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core2_tm_id_nm_data_fifo_sram_uerr
        WIDTH: 1
      - &174
        DESCRIPTION: frg_fci_core2_wu_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core2_wu_data_fifo_sram_uerr
        WIDTH: 1
      - &175
        DESCRIPTION: frg_fci_core1_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core1_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - &176
        DESCRIPTION: frg_fci_core1_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core1_tm_id_nm_data_fifo_sram_uerr
        WIDTH: 1
      - &177
        DESCRIPTION: frg_fci_core1_wu_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core1_wu_data_fifo_sram_uerr
        WIDTH: 1
      - &178
        DESCRIPTION: frg_fci_core0_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core0_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - &179
        DESCRIPTION: frg_fci_core0_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core0_tm_id_nm_data_fifo_sram_uerr
        WIDTH: 1
      - &180
        DESCRIPTION: frg_fci_core0_wu_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core0_wu_data_fifo_sram_uerr
        WIDTH: 1
      - &181
        DESCRIPTION: frg_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
    NAME: pc_cmh_sram_1_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *150
      - *151
      - *152
      - *153
      - *154
      - *155
      - *156
      - *157
      - *158
      - *159
      - *160
      - *161
      - *162
      - *163
      - *164
      - *165
      - *166
      - *167
      - *168
      - *169
      - *170
      - *171
      - *172
      - *173
      - *174
      - *175
      - *176
      - *177
      - *178
      - *179
      - *180
      - *181
    NAME: pc_cmh_sram_1_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *150
      - *151
      - *152
      - *153
      - *154
      - *155
      - *156
      - *157
      - *158
      - *159
      - *160
      - *161
      - *162
      - *163
      - *164
      - *165
      - *166
      - *167
      - *168
      - *169
      - *170
      - *171
      - *172
      - *173
      - *174
      - *175
      - *176
      - *177
      - *178
      - *179
      - *180
      - *181
    NAME: pc_cmh_sram_1_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *150
      - *151
      - *152
      - *153
      - *154
      - *155
      - *156
      - *157
      - *158
      - *159
      - *160
      - *161
      - *162
      - *163
      - *164
      - *165
      - *166
      - *167
      - *168
      - *169
      - *170
      - *171
      - *172
      - *173
      - *174
      - *175
      - *176
      - *177
      - *178
      - *179
      - *180
      - *181
    NAME: pc_cmh_sram_1_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *150
      - *151
      - *152
      - *153
      - *154
      - *155
      - *156
      - *157
      - *158
      - *159
      - *160
      - *161
      - *162
      - *163
      - *164
      - *165
      - *166
      - *167
      - *168
      - *169
      - *170
      - *171
      - *172
      - *173
      - *174
      - *175
      - *176
      - *177
      - *178
      - *179
      - *180
      - *181
    NAME: pc_cmh_sram_1_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &182
        DESCRIPTION: mpf_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: mpf_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - &183
        DESCRIPTION: ftg_fci_core5_data_fifo_sram1 Memory Single Bit ECC Error
        NAME: ftg_fci_core5_data_fifo_sram1_cerr
        WIDTH: 1
      - &184
        DESCRIPTION: ftg_fci_core5_data_fifo_sram0 Memory Single Bit ECC Error
        NAME: ftg_fci_core5_data_fifo_sram0_cerr
        WIDTH: 1
      - &185
        DESCRIPTION: ftg_fci_core4_data_fifo_sram1 Memory Single Bit ECC Error
        NAME: ftg_fci_core4_data_fifo_sram1_cerr
        WIDTH: 1
      - &186
        DESCRIPTION: ftg_fci_core4_data_fifo_sram0 Memory Single Bit ECC Error
        NAME: ftg_fci_core4_data_fifo_sram0_cerr
        WIDTH: 1
      - &187
        DESCRIPTION: ftg_fci_core3_data_fifo_sram1 Memory Single Bit ECC Error
        NAME: ftg_fci_core3_data_fifo_sram1_cerr
        WIDTH: 1
      - &188
        DESCRIPTION: ftg_fci_core3_data_fifo_sram0 Memory Single Bit ECC Error
        NAME: ftg_fci_core3_data_fifo_sram0_cerr
        WIDTH: 1
      - &189
        DESCRIPTION: ftg_fci_core2_data_fifo_sram1 Memory Single Bit ECC Error
        NAME: ftg_fci_core2_data_fifo_sram1_cerr
        WIDTH: 1
      - &190
        DESCRIPTION: ftg_fci_core2_data_fifo_sram0 Memory Single Bit ECC Error
        NAME: ftg_fci_core2_data_fifo_sram0_cerr
        WIDTH: 1
      - &191
        DESCRIPTION: ftg_fci_core1_data_fifo_sram1 Memory Single Bit ECC Error
        NAME: ftg_fci_core1_data_fifo_sram1_cerr
        WIDTH: 1
      - &192
        DESCRIPTION: ftg_fci_core1_data_fifo_sram0 Memory Single Bit ECC Error
        NAME: ftg_fci_core1_data_fifo_sram0_cerr
        WIDTH: 1
      - &193
        DESCRIPTION: ftg_fci_core0_data_fifo_sram1 Memory Single Bit ECC Error
        NAME: ftg_fci_core0_data_fifo_sram1_cerr
        WIDTH: 1
      - &194
        DESCRIPTION: ftg_fci_core0_data_fifo_sram0 Memory Single Bit ECC Error
        NAME: ftg_fci_core0_data_fifo_sram0_cerr
        WIDTH: 1
      - &195
        DESCRIPTION: frg_fci_core5_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core5_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - &196
        DESCRIPTION: frg_fci_core5_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core5_tm_id_nm_data_fifo_sram_cerr
        WIDTH: 1
      - &197
        DESCRIPTION: frg_fci_core5_wu_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core5_wu_data_fifo_sram_cerr
        WIDTH: 1
      - &198
        DESCRIPTION: frg_fci_core4_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core4_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - &199
        DESCRIPTION: frg_fci_core4_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core4_tm_id_nm_data_fifo_sram_cerr
        WIDTH: 1
      - &200
        DESCRIPTION: frg_fci_core4_wu_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core4_wu_data_fifo_sram_cerr
        WIDTH: 1
      - &201
        DESCRIPTION: frg_fci_core3_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core3_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - &202
        DESCRIPTION: frg_fci_core3_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core3_tm_id_nm_data_fifo_sram_cerr
        WIDTH: 1
      - &203
        DESCRIPTION: frg_fci_core3_wu_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core3_wu_data_fifo_sram_cerr
        WIDTH: 1
      - &204
        DESCRIPTION: frg_fci_core2_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core2_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - &205
        DESCRIPTION: frg_fci_core2_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core2_tm_id_nm_data_fifo_sram_cerr
        WIDTH: 1
      - &206
        DESCRIPTION: frg_fci_core2_wu_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core2_wu_data_fifo_sram_cerr
        WIDTH: 1
      - &207
        DESCRIPTION: frg_fci_core1_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core1_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - &208
        DESCRIPTION: frg_fci_core1_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core1_tm_id_nm_data_fifo_sram_cerr
        WIDTH: 1
      - &209
        DESCRIPTION: frg_fci_core1_wu_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core1_wu_data_fifo_sram_cerr
        WIDTH: 1
      - &210
        DESCRIPTION: frg_fci_core0_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core0_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - &211
        DESCRIPTION: frg_fci_core0_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core0_tm_id_nm_data_fifo_sram_cerr
        WIDTH: 1
      - &212
        DESCRIPTION: frg_fci_core0_wu_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core0_wu_data_fifo_sram_cerr
        WIDTH: 1
      - &213
        DESCRIPTION: frg_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
    NAME: pc_cmh_sram_1_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *182
      - *183
      - *184
      - *185
      - *186
      - *187
      - *188
      - *189
      - *190
      - *191
      - *192
      - *193
      - *194
      - *195
      - *196
      - *197
      - *198
      - *199
      - *200
      - *201
      - *202
      - *203
      - *204
      - *205
      - *206
      - *207
      - *208
      - *209
      - *210
      - *211
      - *212
      - *213
    NAME: pc_cmh_sram_1_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *182
      - *183
      - *184
      - *185
      - *186
      - *187
      - *188
      - *189
      - *190
      - *191
      - *192
      - *193
      - *194
      - *195
      - *196
      - *197
      - *198
      - *199
      - *200
      - *201
      - *202
      - *203
      - *204
      - *205
      - *206
      - *207
      - *208
      - *209
      - *210
      - *211
      - *212
      - *213
    NAME: pc_cmh_sram_1_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *182
      - *183
      - *184
      - *185
      - *186
      - *187
      - *188
      - *189
      - *190
      - *191
      - *192
      - *193
      - *194
      - *195
      - *196
      - *197
      - *198
      - *199
      - *200
      - *201
      - *202
      - *203
      - *204
      - *205
      - *206
      - *207
      - *208
      - *209
      - *210
      - *211
      - *212
      - *213
    NAME: pc_cmh_sram_1_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *182
      - *183
      - *184
      - *185
      - *186
      - *187
      - *188
      - *189
      - *190
      - *191
      - *192
      - *193
      - *194
      - *195
      - *196
      - *197
      - *198
      - *199
      - *200
      - *201
      - *202
      - *203
      - *204
      - *205
      - *206
      - *207
      - *208
      - *209
      - *210
      - *211
      - *212
      - *213
    NAME: pc_cmh_sram_1_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for PC_CMH Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 251
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: 251
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 1
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: 1
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: pc_cmh_features
    TEST_ATTR: 0
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: pc_cmh_spare_pio
    WIDTH: 64
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: pc_cmh_scratchpad
    WIDTH: 64
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: SN Header Configuration
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: "Burst type. The burst type, coupled with the size information, details how the address for each transfer within the burst is calculated\n                                 "
        NAME: arburst
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "Lock type. This signal provides additional information about the atomic characteristics of the transfer.\n                                 "
        NAME: arlock
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Protection type. This signal provides protection unit information for the transaction.\n                                 "
        NAME: arprot
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: "QoS identifier sent for each read transaction.\n                                 "
        NAME: arqos
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "Region identifier. Permits a single physical interface on a slave to be used for multiple logical interfaces.\n                                 "
        NAME: arregion
        WIDTH: 4
      - DEFAULT: 2
        DESCRIPTION: |-
          Burst type. The burst type and the size information, determine how the address for
          each transfer within the burst is calculated.
                                           
        NAME: awburst
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-
          Lock type. Provides additional information about the atomic characteristics of the
          transfer.
                                           
        NAME: awlock
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Protection Type\n                                 "
        NAME: awprot
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: "Quality of Service, QoS. The QoS identifier sent for each write transaction.\n                                 "
        NAME: awqos
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "Region identifier. Permits a single physical interface on a slave to be used for multiple logical interfaces.\n                                 "
        NAME: awregion
        WIDTH: 4
      - DEFAULT: 15
        DESCRIPTION: "Cache type. This signal indicates the bufferable, cacheable, write-through, write-back, and allocate attributes of the transaction \n                                 "
        NAME: awcache
        WIDTH: 4
      - DEFAULT: 4
        DESCRIPTION: "Programmable credit count value on the Read Rsp interfaces between AXM and LE/DMA/ZIP/RGX\n                                 "
        NAME: rd_crdtcnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: "Load Credit Count value for Read Response; To reload need to write 0 and then 1\n                                 "
        NAME: rd_crdtcnt_ld
        WIDTH: 1
      - DEFAULT: 4
        DESCRIPTION: "Programmable credit count value on the Write Rsp interfaces between AXM and DMA\n                                 "
        NAME: wr_crdtcnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: "Load Credit Count value for Write Response; To reload need to write 0 and then 1\n                                 "
        NAME: wr_crdtcnt_ld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Enable for Read Requests out of AXIM\n                                 "
        NAME: axim_rd_en_cfg
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Enable for Write Requests out of AXIM\n                                 "
        NAME: axim_wr_en_cfg
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Debug Config for Read Channel\n                                 "
        NAME: axim_soc_dbg_cfg
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "Debug Config for Write Channel\n                                 "
        NAME: axim_pc_dbg_cfg
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: "Enable Swizzle on Rd Pipe to AXM\n                                 "
        NAME: axim_rd_swiz_en_cfg
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: "Enable Swizzle on Wr Pipe to AXM\n                                 "
        NAME: axim_wr_swiz_en_cfg
        WIDTH: 1
      - DEFAULT: 16
        DESCRIPTION: "Number of read transactions outstanding from AXM  \n                                 "
        NAME: axim_rd_txn_cfg
        WIDTH: 5
      - DEFAULT: 12
        DESCRIPTION: "Number of write transactions outstanding from AXM  \n                                 "
        NAME: axim_wr_txn_cfg
        WIDTH: 5
    NAME: pc_cmh_axm_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: AXM FLA Ring Module ID
    FLDLST:
      - DEFAULT: 85
        DESCRIPTION: '8-Bit Module ID to be used for Decoding Commands on FLA Command Ring, 0x0, 0xff are Reserved Values'
        NAME: fld_val
        WIDTH: 8
    NAME: pc_cmh_axm_fla_ring_module_id_cfg
  - ATTR: 9
    COUNT: 4
    DESCRIPTION: Debug counters and Stats for AXM
    FLDLST: &214
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Debug Info, Stats from the LE/ZIP/RGX/DMA pipes in SOC domain
                                           
        NAME: SOC_Dbg_Stat
        WIDTH: 32
    NAME: pc_cmh_axm_dbg_stat_0
    TEST_ATTR: 2
  - ATTR: 9
    COUNT: 4
    DESCRIPTION: Debug counters and Stats for AXM
    FLDLST: *214
    NAME: pc_cmh_axm_dbg_stat_1
    TEST_ATTR: 2
  - ATTR: 9
    COUNT: 4
    DESCRIPTION: Debug counters and Stats for AXM
    FLDLST: *214
    NAME: pc_cmh_axm_dbg_stat_2
    TEST_ATTR: 2
  - ATTR: 9
    COUNT: 4
    DESCRIPTION: Debug counters and Stats for AXM
    FLDLST: *214
    NAME: pc_cmh_axm_dbg_stat_3
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: AXM Read Request Error Tag
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 10
    NAME: pc_cmh_axm_rreq_err_tag
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: AXM Write Request Error Tag
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 10
    NAME: pc_cmh_axm_wreq_err_tag
    TEST_ATTR: 2
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: ID
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            0 => CC; 1 => PC
                                           
        NAME: pc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            PC ID
                                           
        NAME: pc_id
        WIDTH: 3
    NAME: pc_cmh_id
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: SN Header Configuration
    FLDLST:
      - DEFAULT: 9
        DESCRIPTION: |-2
          
                                            WU Credit/Index DGID.
                                           
        NAME: wu_crd_index_dgid
        WIDTH: 5
      - DEFAULT: 7
        DESCRIPTION: |-2
          
                                            WU Credit/Index DLID.
                                           
        NAME: wu_crd_index_dlid
        WIDTH: 5
    NAME: pc_cmh_sn_hdr_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FTG Configuration
    FLDLST:
      - DEFAULT: 4
        DESCRIPTION: |-2
          
                                            This is the maximum number of credits which a VP-VC can use from the shared pool.
                                            NOTE: This can only be changed when there is no traffic.
                                                  In order for this setting to take effect,
                                                  SW must write a 1 to the ftg_crd_init register.
                                           
        NAME: snx_wu_lo_share_crd
        WIDTH: 6
      - DEFAULT: 4
        DESCRIPTION: |-2
          
                                            See snx_wu_lo_share_crd description.
                                           
        NAME: snx_wu_hi_share_crd
        WIDTH: 6
      - DEFAULT: 4
        DESCRIPTION: |-2
          
                                            See snx_wu_lo_share_crd description.
                                           
        NAME: snx_sn_req_share_crd
        WIDTH: 6
      - DEFAULT: 32
        DESCRIPTION: |-2
          
                                            Initial credit value for the WU Low VC share pool.
                                            The maximum value is 253 for overflow detection.
                                            NOTE: This can only be changed when there is no traffic.
                                                  In order for this setting to take effect,
                                                  SW must write a 1 to the ftg_crd_init register.
                                           
        NAME: snx_wu_lo_pool_crd
        WIDTH: 8
      - DEFAULT: 32
        DESCRIPTION: |-2
          
                                            See snx_wu_lo_vc_crd description.
                                           
        NAME: snx_wu_hi_pool_crd
        WIDTH: 8
      - DEFAULT: 24
        DESCRIPTION: |-2
          
                                            See snx_wu_lo_vc_crd description.
                                           
        NAME: snx_sn_req_pool_crd
        WIDTH: 8
    NAME: pc_cmh_ftg_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: FTG Credit Init
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Load credit configurations to appropriate credit registers.
                                            Writing a 1 to this register will trigger an init.
                                            HW will clear this register.
                                            NOTE: This can only be issued when there is no traffic.
                                           
        NAME: load
        WIDTH: 1
    NAME: pc_cmh_ftg_crd_init
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FTG VC Arbiter Configuration
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            This is the re-load period of the guaranteed rate (GR) arbiter.
                                            The GR counter is loaded with the configured value (gr_wt_*) every gr_per+1 cycles.
                                           
        NAME: gr_per
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for NM TM.
                                           
        NAME: gr_wt_nm_tm
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for SN Request.
                                           
        NAME: gr_wt_sn_req
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            GR weight for WU HI.
                                           
        NAME: gr_wt_wu_hi
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for WU LO.
                                           
        NAME: gr_wt_wu_lo
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for NM TM.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_nm_tm
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for SN Request.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_sn_req
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for WU HI.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_wu_hi
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for WU LO.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_wu_lo
        WIDTH: 4
    NAME: pc_cmh_ftg_vc_arb_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FTG WU Valid Command Configuration
    FLDLST:
      - DEFAULT: 4294967295
        DESCRIPTION: |-2
          
                                            Each bit correspond to a valid command.  If the WU command from FIU has the corresponding bit set to 0, an interrupt is triggered.
                                           
        NAME: val
        WIDTH: 32
    NAME: pc_cmh_ftg_wu_vld_cmd_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FTG SN_REQ Valid Command Configuration
    FLDLST:
      - DEFAULT: 4294967295
        DESCRIPTION: |-2
          
                                            Each bit correspond to a valid command.  If the SN_REQ command from FIU has the corresponding bit set to 0, an interrupt is triggered.
                                           
        NAME: val
        WIDTH: 32
    NAME: pc_cmh_ftg_sn_req_vld_cmd_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FRG Configuration
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Enable CWQM WU bypass.
                                           
        NAME: cwqm_wu_bypass_en
        WIDTH: 1
      - DEFAULT: 17
        DESCRIPTION: |-2
          
                                            Timer WU Command.
                                           
        NAME: tm_wu_cmd
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Timer WU Strict Ordering.
                                           
        NAME: tm_wu_so
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Timer WU VC.
                                           
        NAME: tm_wu_vc
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Timer WU SGID.
                                           
        NAME: tm_wu_sgid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Timer WU SLID.
                                           
        NAME: tm_wu_slid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Timer WU DGID.
                                           
        NAME: tm_wu_dgid
        WIDTH: 5
      - DEFAULT: 50
        DESCRIPTION: |-2
          
                                            This is the period of between pushes of WCT to FIU.
                                            The WCT is push to FIU every wct_rate_per+1 cycles.
                                           
        NAME: wct_rate_per
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Enable WCT transmission to FIU.
                                           
        NAME: wct_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Per-core Timer ID prefetch enable
                                           
        NAME: tm_id_prefetch_en
        WIDTH: 6
    NAME: pc_cmh_frg_cfg
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FRG Inactivity Timer Configuration
    FLDLST:
      - DEFAULT: 1024
        DESCRIPTION: |-2
          
                                            When the timer response FIFO is not empty AND a pop is not issued for this many cycles, an interrupt is triggered.
                                            If this value is 0, the inactivity detection function is disabled.
                                           
        NAME: tm
        WIDTH: 16
      - DEFAULT: 1024
        DESCRIPTION: |-2
          
                                            When the SN response FIFO is not empty AND a pop is not issued for this many cycles, an interrupt is triggered.
                                            If this value is 0, the inactivity detection function is disabled.
                                           
        NAME: sn_resp
        WIDTH: 16
    NAME: pc_cmh_frg_inactivity_timer_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FRG FIU WU VC Credit Count Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When 1, the FIU WU VC credit count is set to crd_val.
                                           
        NAME: crd_load
        WIDTH: 1
      - DEFAULT: 3
        DESCRIPTION: |-2
          
                                            FIU WU credit load value.
                                            NOTE: maximum value is 4.
                                           
        NAME: crd_val
        WIDTH: 4
    NAME: pc_cmh_frg_fiu_wu_vc_crd_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FRG WU Arbiter Configuration
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            This is the re-load period of the guaranteed rate (GR) arbiter.
                                            The GR counter is loaded with the configured value (gr_wt_*) every gr_per+1 cycles.
                                           
        NAME: gr_per
        WIDTH: 8
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            GR weight for TM WU.
                                           
        NAME: gr_wt_tm_wu
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for WU HI.
                                           
        NAME: gr_wt_wu_hi
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for WU LO.
                                           
        NAME: gr_wt_wu_lo
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            GR weight for CIC WU.
                                           
        NAME: gr_wt_cic_wu
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for TM WU.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_tm_wu
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for WU HI.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_wu_hi
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for WU LO.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_wu_lo
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for CIC WU.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_cic_wu
        WIDTH: 4
    NAME: pc_cmh_frg_vp_wu_arb_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FRG VC Arbiter Configuration
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            This is the re-load period of the guaranteed rate (GR) arbiter.
                                            The GR counter is loaded with the configured value (gr_wt_*) every gr_per+1 cycles.
                                           
        NAME: gr_per
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for WU.
                                           
        NAME: gr_wt_wu
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            GR weight for TM ID.
                                           
        NAME: gr_wt_tm_id
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for NM.
                                           
        NAME: gr_wt_nm
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for SN Response.
                                           
        NAME: gr_wt_sn_resp
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for WU.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_wu
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for TM ID.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_tm_id
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for NM.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_nm
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for SN Response.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_sn_resp
        WIDTH: 4
    NAME: pc_cmh_frg_vp_vc_arb_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: SNI Configuration
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Enable WU bypass.
                                           
        NAME: wu_bypass_en
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Enable WM bypass.
                                           
        NAME: wm_bypass_en
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Enable overwrite of VC/SLID field in VP generated WU/SN messages.
                                           
        NAME: vp_overwrite
        WIDTH: 1
    NAME: pc_cmh_sni_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: SNI CMH Ingress VC Arbiter Configuration
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            This is the re-load period of the guaranteed rate (GR) arbiter.
                                            The GR counter is loaded with the configured value (gr_wt_*) every gr_per+1 cycles.
                                           
        NAME: gr_per
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for SN Request.
                                           
        NAME: gr_wt_sn_req
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            GR weight for WU HI.
                                           
        NAME: gr_wt_wu_hi
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for WU LO.
                                           
        NAME: gr_wt_wu_lo
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for SN Request.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_sn_req
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for WU HI.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_wu_hi
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for WU LO.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_wu_lo
        WIDTH: 4
    NAME: pc_cmh_sni_cmh_ingress_vc_arb_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: SNI CMH Egress VC Arbiter Configuration
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            This is the re-load period of the guaranteed rate (GR) arbiter.
                                            The GR counter is loaded with the configured value (gr_wt_*) every gr_per+1 cycles.
                                           
        NAME: gr_per
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for SN Request.
                                           
        NAME: gr_wt_sn_req
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for SN Response.
                                           
        NAME: gr_wt_sn_resp
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for SN Request.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_sn_req
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for SN Response.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_sn_resp
        WIDTH: 4
    NAME: pc_cmh_sni_cmh_egress_vc_arb_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM Configuration
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Enable WU credit increment on WU dropped on enqueue.
                                           
        NAME: nq_drop_wu_crd_inc_en
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Enable WU credit increment on WU dropped on dequeue.
                                           
        NAME: dq_drop_wu_crd_inc_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Enable trace WU processing.
                                           
        NAME: trace_en
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Enable NQ bypass.
                                           
        NAME: nq_bypass_en
        WIDTH: 1
      - DEFAULT: 128
        DESCRIPTION: |-2
          
                                            This is the number of idle cycles between sending source WU count updates to RSM.
                                           
        NAME: src_wu_cnt_update_gap_cnt
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When this bit is 1, cwqm will overwrite the WU cmd opcode field with WU unless the incoming cmd opcode is WU_NC.
                                            When this bit is 0, cwqm will not overwrite the WU cmd opcode field.
                                           
        NAME: wu_cmd_opcode_overwrite
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When an enqueue start, there must be enough free indices to be allocated accounting for all enqueues in the pipeline.
                                            This register provides additional margin.
                                           
        NAME: nq_avail_margin
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When a dequeue update start, there must be enough room to deallocate the indices accounting for all dequeue updates in the pipeline.
                                            This register provides additional margin.
                                           
        NAME: du_avail_margin
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Disable pbuf threshold check.
                                           
        NAME: pbuf_th_chk_disable
        WIDTH: 1
      - DEFAULT: 65535
        DESCRIPTION: |-2
          
                                            When a queue depth is below this threshold, it could use the private WU buffer.
                                           
        NAME: pbuf_th
        WIDTH: 16
    NAME: pc_cmh_cwqm_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM SRAM Init
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Start the SRAM init process.
                                            Writing a 1 to this register will trigger an init.
                                            HW will clear this register.
                                            NOTE: This can only be issued when there is no traffic.
                                           
        NAME: start
        WIDTH: 1
    NAME: pc_cmh_cwqm_sram_init
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM WU Credit Prefetch Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When the WU credit counter is greater than this threshold,
                                            deallocate requests will be sent to NWQM to return WU credit until
                                            the WU credit counter reaches avg_th.
                                            dealloc_th must be equal to or greater than avg_th.
                                           
        NAME: dealloc_th
        WIDTH: 10
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This is the WU credit desired level.
                                           
        NAME: avg_th
        WIDTH: 10
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When the WU credit counter is less than this threshold,
                                            allocate requests will be sent to NWQM to request WU credit until
                                            the WU credit counter reaches avg_th.
                                            alloc_th must be less than or equal to avg_th.
                                           
        NAME: alloc_th
        WIDTH: 10
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When the WU credit counter run out of credit, subsequent slave requests will result in response of 0
                                            until the WU credit count is greater than slave_alloc_dry_th.
                                            slave_alloc_dry_th must be less than alloc_th or 0.
                                           
        NAME: slave_alloc_dry_th
        WIDTH: 10
      - DEFAULT: 32
        DESCRIPTION: |-2
          
                                            This is the maximum count on allocation request.
                                           
        NAME: max_alloc_cnt
        WIDTH: 10
      - DEFAULT: 200
        DESCRIPTION: |-2
          
                                            This is the number of cycles to wait between allocate commands when central allocator ran out of credits.
                                           
        NAME: dry_wait_timer
        WIDTH: 10
    NAME: pc_cmh_cwqm_wu_crd_pf_cfg
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM Local WU Index Prefetch Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When the local WU index count is greater than this threshold,
                                            deallocate requests will be sent to NWQM to return local WU indices until
                                            the local WU index counter reaches avg_th.
                                            dealloc_th must be greater than or equal to avg_th.
                                            Also, the following contraint must be satisfied when max_th is not 0:
                                               (max_th * 16 - dealloc_th) >= 2 + pc_cmh_cwqm_cfg.du_avail_margin
                                           
        NAME: dealloc_th
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This is the local WU index desired level.
                                            This value must be either 0 or at least 8 to avoid underrun during enqueue and deallocate.
                                           
        NAME: avg_th
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When the local WU index counter is less than this threshold,
                                            allocate requests will be sent to NWQM to request local WU index until
                                            the WU index counter reaches avg_th.
                                            alloc_th must be less than or equal to avg_th.
                                            Also, the following contraint must be satisfied when max_th is not 0:
                                               alloc_th >= 2 + pc_cmh_cwqm_cfg.nq_avail_margin
                                           
        NAME: alloc_th
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            The maximum number of local WU indices to prefetch.
                                            max_th is in unit of 16 indices.
                                            max_th * 16 must be greater than or equal to dealloc_th.
                                            (local_max_th + remote_max_th) * 16 must be less than or equal to 1024.
                                            NOTE: For CC, this value must be 0.
                                           
        NAME: max_th
        WIDTH: 7
    NAME: pc_cmh_cwqm_wu_index_pf_local_cfg
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM Remote WU Index Prefetch Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            See pc_cmh_cwqm_wu_index_pf_local_cfg description.
                                            Additionally, the following contraint must be satisfied when max_th is not 0:
                                               (max_th * 16 - 11) >= 2 + pc_cmh_cwqm_cfg.du_avail_margin
                                           
        NAME: dealloc_th
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            See pc_cmh_cwqm_wu_index_pf_local_cfg description.
                                           
        NAME: avg_th
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            See pc_cmh_cwqm_wu_index_pf_local_cfg description.
                                           
        NAME: alloc_th
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            See pc_cmh_cwqm_wu_index_pf_local_cfg description.
                                           
        NAME: max_th
        WIDTH: 7
    NAME: pc_cmh_cwqm_wu_index_pf_remote_cfg
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM WU Index Prefetch Miscellaneous Configuration
    FLDLST:
      - DEFAULT: 1024
        DESCRIPTION: |-2
          
                                            The dynamic_enable_remote_th and dynamic_disable_remote_th registers are used
                                            to dynamically enable/disable the remote WU index prefetch function.
                                            When the local WU index count is less than dynamic_enable_remote_th,
                                            the remote WU index prefetch function is enabled.
                                            When the local WU index count is greater than dynamic_disable_remote_th,
                                            the remote WU index prefetch function is disabled and most remote WU indices would be returned to NWQM.
                                           
        NAME: dynamic_enable_remote_th
        WIDTH: 11
      - DEFAULT: 1024
        DESCRIPTION: |-2
          
                                            See dynamic_enable_remote_th description.
                                            dynamic_disable_remote_th must be at least 8 to avoid underrun during enqueue and deallocate.
                                           
        NAME: dynamic_disable_remote_th
        WIDTH: 11
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            This is the maximum number of outstanding allocate requests allowed.
                                            0 means 4.
                                           
        NAME: max_num_alloc_req
        WIDTH: 2
      - DEFAULT: 200
        DESCRIPTION: |-2
          
                                            This is the number of cycles to wait between allocate commands when central allocator ran out of indices.
                                           
        NAME: dry_wait_timer
        WIDTH: 10
    NAME: pc_cmh_cwqm_wu_index_pf_misc_cfg
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: &215
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Bit mask of VPs in this anycast group.
                                            0 = Core0_VP0, 1 = Core0_VP1, 2 = Core0_VP2, 3 = Core0_VP3, ... , 20 = Core5_VP0, 21 = Core5_VP1, 22 = Core5_VP2, 23 = Core5_VP3
                                           
        NAME: bitmask
        WIDTH: 24
    NAME: pc_cmh_cwqm_anycast_cfg_0
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_1
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_2
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_3
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_4
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_5
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_6
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_7
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_8
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_9
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_10
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_11
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_12
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_13
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_14
  - ATTR: 5
    COUNT: 16
    DESCRIPTION: CWQM Anycast Configuration
    FLDLST: *215
    NAME: pc_cmh_cwqm_anycast_cfg_15
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM Maximum Linked List Index Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Index of maximum linked list used.
                                            Number of linked list used = value + 1.
                                           
        NAME: rgx
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Index of maximum linked list used.
                                            Number of linked list used = value + 1.
                                           
        NAME: zip
        WIDTH: 1
      - DEFAULT: 5
        DESCRIPTION: |-2
          
                                            Index of maximum linked list used.
                                            Number of linked list used = value + 1.
                                           
        NAME: dma
        WIDTH: 3
      - DEFAULT: 7
        DESCRIPTION: |-2
          
                                            Index of maximum linked list used.
                                            Number of linked list used = value + 1.
                                           
        NAME: le
        WIDTH: 3
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Index of maximum linked list used.
                                            Number of linked list used = value + 1.
                                           
        NAME: vp_hi
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Index of maximum linked list used.
                                            Number of linked list used = value + 1.
                                           
        NAME: vp_lo
        WIDTH: 1
    NAME: pc_cmh_cwqm_max_ll_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM Dequeue VP VC Arbiter Configuration
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            This is the re-load period of the guaranteed rate (GR) arbiter.
                                            The GR counter is loaded with the configured value (gr_wt_*) every gr_per+1 cycles.
                                           
        NAME: gr_per
        WIDTH: 8
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            GR weight for VP HI.
                                           
        NAME: gr_wt_vp_hi
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for VP LO.
                                           
        NAME: gr_wt_vp_lo
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for VP HI.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_vp_hi
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for VP LO.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_vp_lo
        WIDTH: 4
    NAME: pc_cmh_cwqm_dq_vp_vc_arb_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM Dequeue Arbiter GR Configuration
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            This is the re-load period of the guaranteed rate (GR) arbiter.
                                            The GR counter is loaded with the configured value (gr_wt_*) every gr_per+1 cycles.
                                           
        NAME: gr_per
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for Core5.
                                           
        NAME: gr_wt_core5
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for Core4.
                                           
        NAME: gr_wt_core4
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for Core3.
                                           
        NAME: gr_wt_core3
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for Core2.
                                           
        NAME: gr_wt_core2
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for Core1.
                                           
        NAME: gr_wt_core1
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for Core0.
                                           
        NAME: gr_wt_core0
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for LE.
                                           
        NAME: gr_wt_le
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for DMA.
                                           
        NAME: gr_wt_dma
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for ZIP.
                                           
        NAME: gr_wt_zip
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for RGX.
                                           
        NAME: gr_wt_rgx
        WIDTH: 4
    NAME: pc_cmh_cwqm_dq_arb_gr_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM Dequeue Arbiter WRR Configuration
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for Core5.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_core5
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for Core4.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_core4
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for Core3.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_core3
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for Core2.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_core2
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for Core1.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_core1
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for Core0.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_core0
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for LE.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_le
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for DMA.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_dma
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for ZIP.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_zip
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for RGX.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_rgx
        WIDTH: 4
    NAME: pc_cmh_cwqm_dq_arb_wrr_cfg
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: CWQM WU Credit Prefetch Count
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Current value of WU credit prefetch counter.
                                           
        NAME: val
        WIDTH: 16
    NAME: pc_cmh_cwqm_wu_crd_pf_cnt
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM Queue State Select Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Queue state from specified destination.
                                            0 : vp_lo1 : vp_hi2 : dma3 : le4 : zip5 : rgx
                                           
        NAME: dst
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Queue state from specified non-VP queue.
                                           
        NAME: qid
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Queue state from specified VP.
                                           
        NAME: vp
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Queue state from specified core.
                                           
        NAME: core
        WIDTH: 3
    NAME: pc_cmh_cwqm_q_state_sel_cfg
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: CWQM Queue State Status
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Read pending vector for link lists.
                                           
        NAME: rd_pend_vec
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Enqueue pointer link list select.
                                           
        NAME: nq_ptr_ll_sel
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Dequeue pointer link list select.
                                           
        NAME: dq_ptr_ll_sel
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            DMA count (only applicable when dst is dma).
                                           
        NAME: dma_cnt
        WIDTH: 32
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Queue empty.
                                           
        NAME: q_empty
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Queue depth.
                                           
        NAME: q_depth
        WIDTH: 16
    NAME: pc_cmh_cwqm_q_state_status
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM Maximum Queue Depth Configuration
    FLDLST:
      - DEFAULT: 63
        DESCRIPTION: |-2
          
                                            Destination vector
                                            0 : vp_lo1 : vp_hi2 : dma3 : le4 : zip5 : rgx
                                           
        NAME: dst_vec
        WIDTH: 6
      - DEFAULT: 16777215
        DESCRIPTION: |-2
          
                                            Queue ID vector
                                            For PC, VP queue ID = {core[2:0], vp[1:0]}
                                            For CC, VP queue ID = {core[2:0], vp}
                                           
        NAME: qid_vec
        WIDTH: 24
    NAME: pc_cmh_cwqm_q_depth_max_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM Q Depth Maximum Value
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Maximum value of Q depth selected by pc_cmh_cwqm_q_depth_max_cfg.
                                           
        NAME: val
        WIDTH: 16
    NAME: pc_cmh_cwqm_q_depth_max
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM DMA Count Maximum Value
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Maximum value of DMA count selected by pc_cmh_cwqm_q_depth_max_cfg.
                                           
        NAME: val
        WIDTH: 32
    NAME: pc_cmh_cwqm_dma_cnt_max
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM WU Count Maximum Value
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Maximum value of WU count.
                                           
        NAME: val
        WIDTH: 16
    NAME: pc_cmh_cwqm_wu_cnt_max
    TEST_ATTR: 2
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: PBUF Free Count
    FLDLST:
      - DEFAULT: 1024
        DESCRIPTION: |-2
          
                                            Current value of PBUF free counter.
                                           
        NAME: val
        WIDTH: 11
    NAME: pc_cmh_cwqm_pbuf_free_cnt
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: PBUF Free Count Minimum Value
    FLDLST:
      - DEFAULT: 1024
        DESCRIPTION: |-2
          
                                            Minimum value of PBUF free counter.
                                           
        NAME: val
        WIDTH: 11
    NAME: pc_cmh_cwqm_pbuf_free_cnt_min
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: PBUF Free Count Adjustment
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When this register is written, val (in 2-complements format) is added to the PBUF free counter.
                                           
        NAME: val
        WIDTH: 12
    NAME: pc_cmh_cwqm_pbuf_free_cnt_adj
    TEST_ATTR: 0
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: CWQM RBUF States
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: RGX write pointer
        NAME: rgx_wr_ptr
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: RGX read pointer
        NAME: rgx_rd_ptr
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ZIP write pointer
        NAME: zip_wr_ptr
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ZIP read pointer
        NAME: zip_rd_ptr
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: LE write pointer
        NAME: le_wr_ptr
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: LE read pointer
        NAME: le_rd_ptr
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: DMA write pointer
        NAME: dma_wr_ptr
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: DMA read pointer
        NAME: dma_rd_ptr
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Core write pointer
        NAME: core_wr_ptr
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Core read pointer
        NAME: core_rd_ptr
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Error response vector
        NAME: err_vec
        WIDTH: 48
      - DEFAULT: 0
        DESCRIPTION: Dequeue update ready vector
        NAME: du_rdy_vec
        WIDTH: 48
      - DEFAULT: 0
        DESCRIPTION: Response data valid vector
        NAME: data_vld_vec
        WIDTH: 48
    NAME: pc_cmh_cwqm_rbuf_states
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: CWQM WBUF States
    FLDLST:
      - DEFAULT: 1099511627775
        DESCRIPTION: Sent vector
        NAME: sent_vec
        WIDTH: 40
      - DEFAULT: 1099511627775
        DESCRIPTION: Ack vector
        NAME: ack_vec
        WIDTH: 40
      - DEFAULT: 0
        DESCRIPTION: Ack Error vector
        NAME: ack_err_vec
        WIDTH: 40
      - DEFAULT: 1099511627775
        DESCRIPTION: Dequeued vector
        NAME: dq_vec
        WIDTH: 40
    NAME: pc_cmh_cwqm_wbuf_states
    TEST_ATTR: 2
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: Local WU Index Prefetch FIFO Info
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: WU Index Prefetch FIFO Index 2 Valid
        NAME: index_2_vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Index Prefetch FIFO Index 2
        NAME: index_2
        STRUCT_NAME: pc_cmh_cwqm_wm_index_t
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: WU Index Prefetch FIFO Index 1 Valid
        NAME: index_1_vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Index Prefetch FIFO Index 1
        NAME: index_1
        STRUCT_NAME: pc_cmh_cwqm_wm_index_t
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: WU Index Prefetch FIFO Index 0 Valid
        NAME: index_0_vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Index Prefetch FIFO Index 0
        NAME: index_0
        STRUCT_NAME: pc_cmh_cwqm_wm_index_t
        WIDTH: 16
    NAME: pc_cmh_cwqm_wu_index_pf_fifo_info
    TEST_ATTR: 0
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: Local WU Index Prefetch Info
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Number of Outstanding Allocate Request
        NAME: num_alloc_req
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: WU Index Allocate Sent Count
        NAME: sn_alloc_req_sent_cnt
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: WU Index Prefetch Count
        NAME: wu_index_pf_cnt
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: WU Index Write Pointer
        NAME: wu_index_wr_ptr
        WIDTH: 10
      - DEFAULT: 0
        DESCRIPTION: WU Index Prefetch Read Pointer
        NAME: wu_index_rd_ptr
        WIDTH: 10
    NAME: pc_cmh_cwqm_wu_index_pf_local_info
    TEST_ATTR: 2
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: Remote WU Index Prefetch Info
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Number of Outstanding Allocate Request
        NAME: num_alloc_req
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: WU Index Allocate Sent Count
        NAME: sn_alloc_req_sent_cnt
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: WU Index Prefetch Count
        NAME: wu_index_pf_cnt
        WIDTH: 11
      - DEFAULT: 0
        DESCRIPTION: WU Index Write Pointer
        NAME: wu_index_wr_ptr
        WIDTH: 10
      - DEFAULT: 0
        DESCRIPTION: WU Index Prefetch Read Pointer
        NAME: wu_index_rd_ptr
        WIDTH: 10
    NAME: pc_cmh_cwqm_wu_index_pf_remote_info
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: WU Index Prefetch Count Adjustment
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When this register is written, value (in 2-complements format) is added to the local WU index prefetch counter.
                                           
        NAME: local_val
        WIDTH: 12
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When this register is written, value (in 2-complements format) is added to the remote WU index prefetch counter.
                                           
        NAME: remote_val
        WIDTH: 12
    NAME: pc_cmh_cwqm_wu_index_pf_cnt_adj
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: WU Index Prefetch Write Pointer Adjustment
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When this register is written, value is added to the local WU index prefetch write pointer.
                                           
        NAME: local_val
        WIDTH: 10
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When this register is written, value is added to the remote WU index prefetch write pointer.
                                           
        NAME: remote_val
        WIDTH: 10
    NAME: pc_cmh_cwqm_wu_index_pf_wr_ptr_adj
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: WU Index Prefetch Read Pointer Adjustment
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When this register is written, value is added to the local WU index prefetch read pointer.
                                           
        NAME: local_val
        WIDTH: 10
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When this register is written, value is added to the remote WU index prefetch read pointer.
                                           
        NAME: remote_val
        WIDTH: 10
    NAME: pc_cmh_cwqm_wu_index_pf_rd_ptr_adj
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: TMM Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w15
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w14
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w13
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w12
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w11
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w10
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w9
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w8
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w7
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w6
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w5
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w4
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w3
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w2
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w1
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This parameter is used to increase the inspection rate for slow wheels.
                                            It specifies how many bits is used for the loop count.
                                            The maximum value is 3 which would increase the inspection time by 8x.
                                           
        NAME: loop_cnt_cfg_w0
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Maximum bit count in tdly.
                                            This parameter is used to limit the maximum number of wheels traveled for a timer.
                                            1 -> 1, 2->2, ..., 7->7, 0->8
                                           
        NAME: tdly_max_bit_cnt
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            Enable tdly reduction when there is excessive latency in processing a timer.
                                           
        NAME: tdly_reduction_en
        WIDTH: 1
    NAME: pc_cmh_tmm_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Timer ID Free Count Adjustment
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When this register is written, val (in 2-complements format) is added to the timer ID free counter.
                                           
        NAME: val
        WIDTH: 19
    NAME: pc_cmh_tmm_tm_id_free_cnt_adj
    TEST_ATTR: 2
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: Timer ID Free Count
    FLDLST:
      - DEFAULT: 262144
        DESCRIPTION: |-2
          
                                            Current timer ID free count.
                                           
        NAME: val
        WIDTH: 19
    NAME: pc_cmh_tmm_tm_id_free_cnt
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Timer ID Free Count Minimum Value
    FLDLST:
      - DEFAULT: 262144
        DESCRIPTION: |-2
          
                                            Minimum value of timer ID free count.
                                           
        NAME: val
        WIDTH: 19
    NAME: pc_cmh_tmm_tm_id_free_cnt_min
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: TMM Command Arbiter Configuration
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            This is the re-load period of the guaranteed rate (GR) arbiter.
                                            The GR counter is loaded with the configured value (gr_wt_*) every gr_per+1 cycles.
                                           
        NAME: gr_per
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for Allocate Command.
                                           
        NAME: gr_wt_alloc
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for VP Command.
                                           
        NAME: gr_wt_vp
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for Wheel Command.
                                           
        NAME: gr_wt_wheel
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for Alloc Command.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_alloc
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for VP Command.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_vp
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for Wheel Command.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_wheel
        WIDTH: 4
    NAME: pc_cmh_tmm_cmd_arb_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: TMM Wheel Arbiter Configuration
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            This is the re-load period of the guaranteed rate (GR) arbiter.
                                            The GR counter is loaded with the configured value (gr_wt_*) every gr_per+1 cycles.
                                           
        NAME: gr_per
        WIDTH: 8
    NAME: pc_cmh_tmm_wheel_arb_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: TMM Wheel Arbiter GR Weight Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 15.
                                           
        NAME: wheel15
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 14.
                                           
        NAME: wheel14
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 13.
                                           
        NAME: wheel13
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 12.
                                           
        NAME: wheel12
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 11.
                                           
        NAME: wheel11
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 10.
                                           
        NAME: wheel10
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 9.
                                           
        NAME: wheel9
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 8.
                                           
        NAME: wheel8
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 7.
                                           
        NAME: wheel7
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 6.
                                           
        NAME: wheel6
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 5.
                                           
        NAME: wheel5
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 4.
                                           
        NAME: wheel4
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 3.
                                           
        NAME: wheel3
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 2.
                                           
        NAME: wheel2
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 1.
                                           
        NAME: wheel1
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for wheel 0.
                                           
        NAME: wheel0
        WIDTH: 4
    NAME: pc_cmh_tmm_wheel_arb_gr_wt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: TMM Wheel Arbiter WRR Weight Configuration
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 15.
                                            This weight must be non-zero.
                                           
        NAME: wheel15
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 14.
                                            This weight must be non-zero.
                                           
        NAME: wheel14
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 13.
                                            This weight must be non-zero.
                                           
        NAME: wheel13
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 12.
                                            This weight must be non-zero.
                                           
        NAME: wheel12
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 11.
                                            This weight must be non-zero.
                                           
        NAME: wheel11
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 10.
                                            This weight must be non-zero.
                                           
        NAME: wheel10
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 9.
                                            This weight must be non-zero.
                                           
        NAME: wheel9
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 8.
                                            This weight must be non-zero.
                                           
        NAME: wheel8
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 7.
                                            This weight must be non-zero.
                                           
        NAME: wheel7
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 6.
                                            This weight must be non-zero.
                                           
        NAME: wheel6
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 5.
                                            This weight must be non-zero.
                                           
        NAME: wheel5
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 4.
                                            This weight must be non-zero.
                                           
        NAME: wheel4
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 3.
                                            This weight must be non-zero.
                                           
        NAME: wheel3
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 2.
                                            This weight must be non-zero.
                                           
        NAME: wheel2
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 1.
                                            This weight must be non-zero.
                                           
        NAME: wheel1
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for wheel 0.
                                            This weight must be non-zero.
                                           
        NAME: wheel0
        WIDTH: 4
    NAME: pc_cmh_tmm_wheel_arb_wrr_wt_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: TMM SRAM Init
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Start the SRAM init process.
                                            Writing a 1 to this register will trigger an init.
                                            HW will clear this register.
                                            NOTE: This can only be issued when there is no traffic.
                                           
        NAME: start
        WIDTH: 1
    NAME: pc_cmh_tmm_sram_init
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: TMM Drain Timers
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Start the drain timers process.
                                            Writing a 1 to this register will trigger the drain timers process.
                                            HW will clear this register.
                                            NOTE: This can only be issued when there is no outstanding timer commands.
                                           
        NAME: start
        WIDTH: 1
    NAME: pc_cmh_tmm_drain_timers
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: TMM TSC Free L1
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Free list L1 vector
        NAME: val
        WIDTH: 128
    NAME: pc_cmh_tmm_tsc_free_l1
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: TMM TSC Illegal Command Error Log
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Timer ID
        NAME: timer_id
        WIDTH: 18
      - DEFAULT: 0
        DESCRIPTION: Core number; only valid for start/dealloc/cancel commands
        NAME: core
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: VP number; only valid for start/dealloc/cancel commands
        NAME: vp
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: Timer Entry State
        NAME: state
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: Wheel Command
        NAME: wheel_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Start Command
        NAME: start_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Deallocate Command
        NAME: dealloc_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Cancel Command
        NAME: cancel_cmd
        WIDTH: 1
    NAME: pc_cmh_tmm_tsc_illegal_cmd_err_log
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: DQC Configuration
    FLDLST:
      - DEFAULT: 67108864
        DESCRIPTION: |-2
          
                                            HBM base address in 1KB unit.
                                           
        NAME: hbm_base_addr
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When a body enqueue start, there must be enough hbm page pointers to be allocated accounting for all enqueues in the pipeline.
                                            This register provides additional margin.
                                           
        NAME: bdc_enq_avail_margin
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            HBM page pointer prefetch enable.
                                            This bit must be set before any start timer command is issued.
                                           
        NAME: hbm_page_ptr_pf_en
        WIDTH: 1
    NAME: pc_cmh_dqc_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: DQC BDC Local Buffer Configuration
    FLDLST:
      - DEFAULT: 1099511627775
        DESCRIPTION: |-2
          
                                            Control whether a queue can use local buffer.
                                            0-15 = timer wheel 0-15
                                            16 = Core0_VP0, 17 = Core0_VP1, 18 = Core0_VP2, 19 = Core0_VP3, ... , 36 = Core5_VP0, 37 = Core5_VP1, 38 = Core5_VP2, 39 = Core5_VP3
                                           
        NAME: en
        WIDTH: 40
      - DEFAULT: 131071
        DESCRIPTION: |-2
          
                                            When a queue's body FIFO depth (in 4 entries unit) is below this threshold, the queue could use the local buffer.
                                           
        NAME: th
        WIDTH: 17
    NAME: pc_cmh_dqc_bdc_lbuf_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: DQC SRAM Init
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Start the SRAM init process.
                                            Writing a 1 to this register will trigger an init.
                                            HW will clear this register.
                                            NOTE: This can only be issued when there is no traffic.
                                           
        NAME: start
        WIDTH: 1
    NAME: pc_cmh_dqc_sram_init
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: DQC Head FIFO TMM Arbiter Configuration
    FLDLST:
      - DEFAULT: 2
        DESCRIPTION: |-2
          
                                            This is the re-load period of the guaranteed rate (GR) arbiter.
                                            The GR counter is loaded with the configured value (gr_wt_*) every gr_per+1 cycles.
                                           
        NAME: gr_per
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for timer queues.
                                           
        NAME: gr_wt_timer
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            GR weight for WU queues.
                                           
        NAME: gr_wt_wu
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for timer queues.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_timer
        WIDTH: 4
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            WRR weight for WU queues.
                                            This weight must be non-zero.
                                           
        NAME: wrr_wt_wu
        WIDTH: 4
    NAME: pc_cmh_dqc_hdc_tmm_arb_cfg
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: HBM Page Used Count
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Current number of used HBM pages.
                                           
        NAME: val
        WIDTH: 14
    NAME: pc_cmh_dqc_bdc_hbm_page_used_cnt
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Maximum HBM Page Used Count
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Maximum number of HBM pages used.
                                           
        NAME: val
        WIDTH: 14
    NAME: pc_cmh_dqc_bdc_hbm_page_used_cnt_max
    TEST_ATTR: 2
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: LBUF Free Count
    FLDLST:
      - DEFAULT: 256
        DESCRIPTION: |-2
          
                                            Current value of LBUF free counter.
                                           
        NAME: val
        WIDTH: 9
    NAME: pc_cmh_dqc_bdc_lbuf_free_cnt
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: LBUF Free Count Minimum Value
    FLDLST:
      - DEFAULT: 256
        DESCRIPTION: |-2
          
                                            Minimum value of LBUF free counter.
                                           
        NAME: val
        WIDTH: 9
    NAME: pc_cmh_dqc_bdc_lbuf_free_cnt_min
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: LBUF Free Count Adjustment
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            When this register is written, val (in 2-complements format) is added to the LBUF free counter.
                                           
        NAME: val
        WIDTH: 10
    NAME: pc_cmh_dqc_bdc_lbuf_free_cnt_adj
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: DQC BDC RBUF States
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Write pointer
        NAME: wr_ptr
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Read pointer
        NAME: rd_ptr
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Error response vector
        NAME: err_vec
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: Response data valid vector
        NAME: data_vld_vec
        WIDTH: 16
    NAME: pc_cmh_dqc_bdc_rbuf_states
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: DQC BDC WBUF States
    FLDLST:
      - DEFAULT: 65535
        DESCRIPTION: Sent vector
        NAME: sent_vec
        WIDTH: 16
      - DEFAULT: 65535
        DESCRIPTION: Ack vector
        NAME: ack_vec
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: Ack Error vector
        NAME: ack_err_vec
        WIDTH: 16
      - DEFAULT: 65535
        DESCRIPTION: Dequeued vector
        NAME: deq_vec
        WIDTH: 16
    NAME: pc_cmh_dqc_bdc_wbuf_states
    TEST_ATTR: 2
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: DQC BDC HBM Page Pointer Prefetch FIFO Info
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Top Entry
        NAME: top_entry
        WIDTH: 13
      - DEFAULT: 0
        DESCRIPTION: Write Pointer
        NAME: wr_ptr
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Read Pointer
        NAME: rd_ptr
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: FIFO count
        NAME: cnt
        WIDTH: 5
    NAME: pc_cmh_dqc_bdc_hbm_page_ptr_pf_fifo_info
    TEST_ATTR: 0
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: DQC HDC Queue Free Count Minimum Credit Configuration
    FLDLST:
      - DEFAULT: 1099511627775
        DESCRIPTION: |-2
          
                                            Queue ID vector
                                            Timer queue ID : 0 - 15
                                            PC WU queue ID : 16 - 39 {core[2:0], vp[1:0]}
                                            CC WU queue ID : 16 - 25 {core[2:0], vp}
                                           
        NAME: qid_vec
        WIDTH: 40
    NAME: pc_cmh_dqc_hdc_q_free_cnt_min_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: DQC HDC Queue Free Count Minimum Value
    FLDLST:
      - DEFAULT: 36
        DESCRIPTION: |-2
          
                                            Minimum value of queue free count selected by pc_cmh_dqc_hdc_fifo_free_cnt_min_cfg.
                                           
        NAME: val
        WIDTH: 6
    NAME: pc_cmh_dqc_hdc_q_free_cnt_min
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: DQC BDC Maximum Queue Block Count Configuration
    FLDLST:
      - DEFAULT: 1099511627775
        DESCRIPTION: |-2
          
                                            Queue ID vector
                                            Timer queue ID : 0 - 15
                                            PC WU queue ID : 16 - 39 {core[2:0], vp[1:0]}
                                            CC WU queue ID : 16 - 25 {core[2:0], vp}
                                           
        NAME: qid_vec
        WIDTH: 40
    NAME: pc_cmh_dqc_bdc_q_blk_cnt_max_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: DQC BDC Queue Block Count Maximum Value
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Maximum value of queue block count selected by pc_cmh_dqc_bdc_blk_cnt_max_cfg.
                                           
        NAME: val
        WIDTH: 17
    NAME: pc_cmh_dqc_bdc_q_blk_cnt_max
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: DQC BDC States Select Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Queue ID.
                                            Timer queue ID : 0 - 15
                                            PC WU queue ID : 16 - 39 {core[2:0], vp[1:0]}
                                            CC WU queue ID : 16 - 25 {core[2:0], vp}
                                           
        NAME: qid
        WIDTH: 6
    NAME: pc_cmh_dqc_bdc_states_sel_cfg
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: DQC BDC States
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Dequeue pending count
        NAME: deq_pend_cnt
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: Next read page pointer
        NAME: next_rd_page_ptr
        WIDTH: 13
      - DEFAULT: 0
        DESCRIPTION: Read LBUF pointer
        NAME: rd_lbuf_ptr
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: have state
        NAME: have
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: next_rd_page_ptr_needed state
        NAME: next_rd_page_ptr_needed
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: next_rd_page_ptr_rdy state
        NAME: next_rd_page_ptr_rdy
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: rd_use_lbuf state
        NAME: rd_use_lbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: rd_lbuf_ptr_rdy state
        NAME: rd_lbuf_ptr_rdy
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: deq_in_pipe state
        NAME: deq_in_pipe
        WIDTH: 1
    NAME: pc_cmh_dqc_bdc_states
    TEST_ATTR: 0
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: RSM Configuration
    FLDLST:
      - DEFAULT: 26
        DESCRIPTION: |-2
          
                                            When the number of changed NCV is above this limit, use BN burst mode to transfer all NCVs to BN.
                                           
        NAME: ncv_change_burst_limit
        WIDTH: 7
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BN client ID.
                                           
        NAME: bn_client_id
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            BN Resource ID base address.
                                           
        NAME: bn_rid_base
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Enable sending BN message to BNM.
                                           
        NAME: bn_egress_en
        WIDTH: 1
    NAME: pc_cmh_rsm_cfg
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Match Configuration
                                 An RID is considered to be a match if all of the following conditions are met:
                                 1. rid >= rid_min
                                 2. rid <= rid_max
                                 3. (rid & rid_mask) == rid_match
                                 The match configurations are applied in order from 0 through 8-1.
                                
    FLDLST: &216
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Resource ID mask
                                           
        NAME: rid_mask
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Resource ID match.
                                           
        NAME: rid_match
        WIDTH: 15
      - DEFAULT: 32767
        DESCRIPTION: |-2
          
                                            Maximum Resource ID.
                                           
        NAME: rid_max
        WIDTH: 15
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Minimum Resource ID.
                                           
        NAME: rid_min
        WIDTH: 15
    NAME: pc_cmh_rsm_ncv_to_color_match_cfg_0
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Match Configuration
                                 An RID is considered to be a match if all of the following conditions are met:
                                 1. rid >= rid_min
                                 2. rid <= rid_max
                                 3. (rid & rid_mask) == rid_match
                                 The match configurations are applied in order from 0 through 8-1.
                                
    FLDLST: *216
    NAME: pc_cmh_rsm_ncv_to_color_match_cfg_1
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Match Configuration
                                 An RID is considered to be a match if all of the following conditions are met:
                                 1. rid >= rid_min
                                 2. rid <= rid_max
                                 3. (rid & rid_mask) == rid_match
                                 The match configurations are applied in order from 0 through 8-1.
                                
    FLDLST: *216
    NAME: pc_cmh_rsm_ncv_to_color_match_cfg_2
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Match Configuration
                                 An RID is considered to be a match if all of the following conditions are met:
                                 1. rid >= rid_min
                                 2. rid <= rid_max
                                 3. (rid & rid_mask) == rid_match
                                 The match configurations are applied in order from 0 through 8-1.
                                
    FLDLST: *216
    NAME: pc_cmh_rsm_ncv_to_color_match_cfg_3
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Match Configuration
                                 An RID is considered to be a match if all of the following conditions are met:
                                 1. rid >= rid_min
                                 2. rid <= rid_max
                                 3. (rid & rid_mask) == rid_match
                                 The match configurations are applied in order from 0 through 8-1.
                                
    FLDLST: *216
    NAME: pc_cmh_rsm_ncv_to_color_match_cfg_4
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Match Configuration
                                 An RID is considered to be a match if all of the following conditions are met:
                                 1. rid >= rid_min
                                 2. rid <= rid_max
                                 3. (rid & rid_mask) == rid_match
                                 The match configurations are applied in order from 0 through 8-1.
                                
    FLDLST: *216
    NAME: pc_cmh_rsm_ncv_to_color_match_cfg_5
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Match Configuration
                                 An RID is considered to be a match if all of the following conditions are met:
                                 1. rid >= rid_min
                                 2. rid <= rid_max
                                 3. (rid & rid_mask) == rid_match
                                 The match configurations are applied in order from 0 through 8-1.
                                
    FLDLST: *216
    NAME: pc_cmh_rsm_ncv_to_color_match_cfg_6
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Match Configuration
                                 An RID is considered to be a match if all of the following conditions are met:
                                 1. rid >= rid_min
                                 2. rid <= rid_max
                                 3. (rid & rid_mask) == rid_match
                                 The match configurations are applied in order from 0 through 8-1.
                                
    FLDLST: *216
    NAME: pc_cmh_rsm_ncv_to_color_match_cfg_7
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Mapping Threshold Configuration
                                 NCV to 2-bit color mapping.
                                 The NCV is compared to the thresholds in descending order, i.e. th_1 last.
                                 If the NCV is greater than or equal to a threshold, the threshold index is returned as the color.
                                 If the NCV is less than all thresholds, the color value of 0 is returned.
                                 The threshold values should be in the following order:
                                 th_3 >= th_2 >= th_1
                                
    FLDLST: &217
      - DEFAULT: 12
        DESCRIPTION: "\n                                  "
        NAME: th_3
        WIDTH: 4
      - DEFAULT: 8
        DESCRIPTION: "\n                                  "
        NAME: th_2
        WIDTH: 4
      - DEFAULT: 4
        DESCRIPTION: "\n                                  "
        NAME: th_1
        WIDTH: 4
    NAME: pc_cmh_rsm_ncv_to_color_th_cfg_0
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Mapping Threshold Configuration
                                 NCV to 2-bit color mapping.
                                 The NCV is compared to the thresholds in descending order, i.e. th_1 last.
                                 If the NCV is greater than or equal to a threshold, the threshold index is returned as the color.
                                 If the NCV is less than all thresholds, the color value of 0 is returned.
                                 The threshold values should be in the following order:
                                 th_3 >= th_2 >= th_1
                                
    FLDLST: *217
    NAME: pc_cmh_rsm_ncv_to_color_th_cfg_1
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Mapping Threshold Configuration
                                 NCV to 2-bit color mapping.
                                 The NCV is compared to the thresholds in descending order, i.e. th_1 last.
                                 If the NCV is greater than or equal to a threshold, the threshold index is returned as the color.
                                 If the NCV is less than all thresholds, the color value of 0 is returned.
                                 The threshold values should be in the following order:
                                 th_3 >= th_2 >= th_1
                                
    FLDLST: *217
    NAME: pc_cmh_rsm_ncv_to_color_th_cfg_2
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Mapping Threshold Configuration
                                 NCV to 2-bit color mapping.
                                 The NCV is compared to the thresholds in descending order, i.e. th_1 last.
                                 If the NCV is greater than or equal to a threshold, the threshold index is returned as the color.
                                 If the NCV is less than all thresholds, the color value of 0 is returned.
                                 The threshold values should be in the following order:
                                 th_3 >= th_2 >= th_1
                                
    FLDLST: *217
    NAME: pc_cmh_rsm_ncv_to_color_th_cfg_3
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Mapping Threshold Configuration
                                 NCV to 2-bit color mapping.
                                 The NCV is compared to the thresholds in descending order, i.e. th_1 last.
                                 If the NCV is greater than or equal to a threshold, the threshold index is returned as the color.
                                 If the NCV is less than all thresholds, the color value of 0 is returned.
                                 The threshold values should be in the following order:
                                 th_3 >= th_2 >= th_1
                                
    FLDLST: *217
    NAME: pc_cmh_rsm_ncv_to_color_th_cfg_4
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Mapping Threshold Configuration
                                 NCV to 2-bit color mapping.
                                 The NCV is compared to the thresholds in descending order, i.e. th_1 last.
                                 If the NCV is greater than or equal to a threshold, the threshold index is returned as the color.
                                 If the NCV is less than all thresholds, the color value of 0 is returned.
                                 The threshold values should be in the following order:
                                 th_3 >= th_2 >= th_1
                                
    FLDLST: *217
    NAME: pc_cmh_rsm_ncv_to_color_th_cfg_5
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Mapping Threshold Configuration
                                 NCV to 2-bit color mapping.
                                 The NCV is compared to the thresholds in descending order, i.e. th_1 last.
                                 If the NCV is greater than or equal to a threshold, the threshold index is returned as the color.
                                 If the NCV is less than all thresholds, the color value of 0 is returned.
                                 The threshold values should be in the following order:
                                 th_3 >= th_2 >= th_1
                                
    FLDLST: *217
    NAME: pc_cmh_rsm_ncv_to_color_th_cfg_6
  - ATTR: 5
    COUNT: 8
    DESCRIPTION: |-
      RSM NCV To Color Mapping Threshold Configuration
                                 NCV to 2-bit color mapping.
                                 The NCV is compared to the thresholds in descending order, i.e. th_1 last.
                                 If the NCV is greater than or equal to a threshold, the threshold index is returned as the color.
                                 If the NCV is less than all thresholds, the color value of 0 is returned.
                                 The threshold values should be in the following order:
                                 th_3 >= th_2 >= th_1
                                
    FLDLST: *217
    NAME: pc_cmh_rsm_ncv_to_color_th_cfg_7
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CIC Configuration
    FLDLST:
      - DEFAULT: 17
        DESCRIPTION: |-2
          
                                            Interrupt WU Command.
                                           
        NAME: wu_cmd
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Interrupt WU Strict Ordering.
                                           
        NAME: wu_so
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Interrupt WU VC.
                                           
        NAME: wu_vc
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Interrupt WU SGID.
                                           
        NAME: wu_sgid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Interrupt WU SLID.
                                           
        NAME: wu_slid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Interrupt WU DGID.
                                           
        NAME: wu_dgid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Interrupt WU Queue.
                                           
        NAME: wu_queue
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            If this is 0, there can be multiple outstanding interrupt WUs, 1 per interrupt.
                                            If this is 1, there is only 1 outstanding interrupt WU for this cluster.
                                           
        NAME: only_1_wu
        WIDTH: 1
    NAME: pc_cmh_cic_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      Unit Non-Fatal Interrupt Configuration
                                 PC :
                                 None
                                 CC :
                                 0 = put_1_1;
      1 = put_2_1;
      2 = put_3_1;
      3 = put_1_2;
      4 = INT_cut_2_2;
      5 = put_3_2;
      6 = put_1_3;
      7 = put_2_3;
      8 = put_3_3;
      9 = nu;
      10 = hnu;
      11 = hu_0;
      12 = hu_4;
      13 = mud_0;
      14 = mud_1;
      15 = muh_0;
      16 = muh_1;
      17 = mio;
      18 = mio2;
      19 = csrctl;
      
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en19
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en19
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en19
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en19
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile19
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en18
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en18
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en18
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en18
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile18
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en17
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en17
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en17
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en17
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile17
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en16
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en16
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en16
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en16
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile16
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en15
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en15
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en15
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en15
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile15
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en14
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en14
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en14
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en14
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile14
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en13
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en13
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en13
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en13
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile13
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en12
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en12
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en12
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en12
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile12
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en11
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en11
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en11
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en11
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile11
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en10
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en10
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en10
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en10
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile10
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en9
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en9
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en9
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en9
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile9
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en8
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en8
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en8
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en8
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile8
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en7
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en7
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en7
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en7
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile7
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en6
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en6
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en6
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en6
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile6
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en5
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en5
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en5
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en5
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile5
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en4
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en4
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en4
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en4
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile4
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile3
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile2
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile1
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile0
        WIDTH: 4
    NAME: pc_cmh_cic_unit_non_fatal_intr_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      Unit Fatal Interrupt Configuration
                                 PC :
                                 None
                                 CC :
                                 0 = put_1_1;
      1 = put_2_1;
      2 = put_3_1;
      3 = put_1_2;
      4 = INT_cut_2_2;
      5 = put_3_2;
      6 = put_1_3;
      7 = put_2_3;
      8 = put_3_3;
      9 = nu;
      10 = hnu;
      11 = hu_0;
      12 = hu_4;
      13 = mud_0;
      14 = mud_1;
      15 = muh_0;
      16 = muh_1;
      17 = mio;
      18 = mio2;
      19 = csrctl;
      
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en19
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en19
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en19
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en19
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile19
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en18
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en18
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en18
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en18
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile18
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en17
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en17
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en17
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en17
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile17
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en16
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en16
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en16
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en16
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile16
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en15
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en15
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en15
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en15
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile15
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en14
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en14
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en14
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en14
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile14
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en13
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en13
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en13
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en13
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile13
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en12
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en12
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en12
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en12
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile12
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en11
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en11
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en11
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en11
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile11
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en10
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en10
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en10
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en10
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile10
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en9
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en9
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en9
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en9
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile9
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en8
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en8
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en8
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en8
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile8
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en7
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en7
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en7
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en7
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile7
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en6
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en6
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en6
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en6
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile6
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en5
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en5
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en5
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en5
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile5
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en4
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en4
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en4
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en4
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile4
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile3
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile2
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile1
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of GPIO interrupt
        NAME: gpio_en0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile0
        WIDTH: 4
    NAME: pc_cmh_cic_unit_fatal_intr_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      Debug Interrupt Configuration
                                 PC :
                                 0 = cfg;
      1 = bp;
      
                                 CC :
                                 0 = cfg;
      1 = bp;
      
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile1
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC1 interrupt
        NAME: gic1_en0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable setting of MIPS GIC0 interrupt
        NAME: gic0_en0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Enable WU generation
        NAME: wu_en0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WU Profile
        NAME: wu_profile0
        WIDTH: 4
    NAME: pc_cmh_cic_debug_intr_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      Unit Non-Fatal Interrupt WU Mask
                                 Write-1 to clear.
                                 PC :
                                 None
                                 CC :
                                 0 = put_1_1;
      1 = put_2_1;
      2 = put_3_1;
      3 = put_1_2;
      4 = INT_cut_2_2;
      5 = put_3_2;
      6 = put_1_3;
      7 = put_2_3;
      8 = put_3_3;
      9 = nu;
      10 = hnu;
      11 = hu_0;
      12 = hu_4;
      13 = mud_0;
      14 = mud_1;
      15 = muh_0;
      16 = muh_1;
      17 = mio;
      18 = mio2;
      19 = csrctl;
      
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 20
    NAME: pc_cmh_cic_unit_non_fatal_intr_wu_mask
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      Unit Fatal Interrupt WU Mask
                                 Write-1 to clear.
                                 PC :
                                 None
                                 CC :
                                 0 = put_1_1;
      1 = put_2_1;
      2 = put_3_1;
      3 = put_1_2;
      4 = INT_cut_2_2;
      5 = put_3_2;
      6 = put_1_3;
      7 = put_2_3;
      8 = put_3_3;
      9 = nu;
      10 = hnu;
      11 = hu_0;
      12 = hu_4;
      13 = mud_0;
      14 = mud_1;
      15 = muh_0;
      16 = muh_1;
      17 = mio;
      18 = mio2;
      19 = csrctl;
      
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 20
    NAME: pc_cmh_cic_unit_fatal_intr_wu_mask
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      Debug Interrupt WU Mask
                                 Write-1 to clear.
                                 PC :
                                 0 = cfg;
      1 = bp;
      
                                 CC :
                                 0 = cfg;
      1 = bp;
      
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 2
    NAME: pc_cmh_cic_debug_intr_wu_mask
    TEST_ATTR: 2
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: |-
      Block Non-Fatal Interrupt Status
                                 PC :
                                 0 = cfg;
      1 = fla_pc;
      2 = fla_soc;
      3 = INT_cmh;
      4 = INT_fep;
      5 = bp;
      6 = ca;
      7 = dma;
      8 = sec;
      9 = ec;
      10 = rgx;
      11 = INT_le;
      12 = zip;
      13 = jpg;
      14 = INT_axm;
      
                                 CC :
                                 0 = cfg;
      1 = fla_pc;
      2 = fla_soc;
      3 = INT_cmh;
      4 = INT_fep;
      5 = bp;
      6 = ca;
      7 = eqm;
      8 = sbp;
      9 = cdu;
      10 = snx;
      11 = dam;
      12 = lsnmux;
      13 = INT_bnm;
      
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 15
    NAME: pc_cmh_cic_block_non_fatal_intr_status
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: |-
      Block Fatal Interrupt Status
                                 PC :
                                 0 = cfg;
      1 = fla_pc;
      2 = fla_soc;
      3 = INT_cmh;
      4 = INT_fep;
      5 = bp;
      6 = ca;
      7 = dma;
      8 = sec;
      9 = ec;
      10 = rgx;
      11 = INT_le;
      12 = zip;
      13 = jpg;
      14 = INT_axm;
      
                                 CC :
                                 0 = cfg;
      1 = fla_pc;
      2 = fla_soc;
      3 = INT_cmh;
      4 = INT_fep;
      5 = bp;
      6 = ca;
      7 = eqm;
      8 = sbp;
      9 = cdu;
      10 = snx;
      11 = dam;
      12 = lsnmux;
      13 = INT_bnm;
      
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 15
    NAME: pc_cmh_cic_block_fatal_intr_status
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: |-
      Unit Non-Fatal Interrupt Status
                                 PC :
                                 None
                                 CC :
                                 0 = put_1_1;
      1 = put_2_1;
      2 = put_3_1;
      3 = put_1_2;
      4 = INT_cut_2_2;
      5 = put_3_2;
      6 = put_1_3;
      7 = put_2_3;
      8 = put_3_3;
      9 = nu;
      10 = hnu;
      11 = hu_0;
      12 = hu_4;
      13 = mud_0;
      14 = mud_1;
      15 = muh_0;
      16 = muh_1;
      17 = mio;
      18 = mio2;
      19 = csrctl;
      
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 20
    NAME: pc_cmh_cic_unit_non_fatal_intr_status
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: |-
      Unit Fatal Interrupt Status
                                 PC :
                                 None
                                 CC :
                                 0 = put_1_1;
      1 = put_2_1;
      2 = put_3_1;
      3 = put_1_2;
      4 = INT_cut_2_2;
      5 = put_3_2;
      6 = put_1_3;
      7 = put_2_3;
      8 = put_3_3;
      9 = nu;
      10 = hnu;
      11 = hu_0;
      12 = hu_4;
      13 = mud_0;
      14 = mud_1;
      15 = muh_0;
      16 = muh_1;
      17 = mio;
      18 = mio2;
      19 = csrctl;
      
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 20
    NAME: pc_cmh_cic_unit_fatal_intr_status
  - ATTR: 9
    COUNT: 1
    DESCRIPTION: |-
      Debug Interrupt Status
                                 PC :
                                 0 = cfg;
      1 = bp;
      
                                 CC :
                                 0 = cfg;
      1 = bp;
      
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 2
    NAME: pc_cmh_cic_debug_intr_status
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: WCT Configuration
    FLDLST:
      - DEFAULT: 65536
        DESCRIPTION: |-2
          
                                            Timer module clock increment in 1/64K nsec
                                           
        NAME: tm_incr
        WIDTH: 28
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Use WCT for timer module clock.
                                           
        NAME: tm_use_wct
        WIDTH: 1
    NAME: pc_cmh_wct_cfg
  - ATTR: 6
    DESCRIPTION: WCT macro configuration register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Only applicable when nstime_ena == 1. 
                                      0: Binary rollover mode, i.e., the 32b ns counter rolls over at 2^32. 
                                      1: Decimal rollover mode, i.e., the 32b ns counter rolls over at 10^9. MSB 2 bits will never toggle in this mode
        NAME: decimal_rollover_en
        WIDTH: 1
      - DEFAULT: 65536
        DESCRIPTION: 'Base increment value in int[7:0].frac[15:0] format'
        NAME: base_incr
        WIDTH: 26
      - DEFAULT: 65536
        DESCRIPTION: 'Base correction increment value in int[7:0].frac[15:0] format'
        NAME: base_corr_incr
        WIDTH: 26
      - DEFAULT: 65536
        DESCRIPTION: 'Override increment value in int[7:0].frac[15:0] format'
        NAME: override_incr
        WIDTH: 26
      - DEFAULT: 0
        DESCRIPTION: Base period
        NAME: base_period
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: Override count
        NAME: override_cnt
        WIDTH: 16
      - DEFAULT: 0
        DESCRIPTION: |-
          Override Mode
                                      0 - the correction increment used is override_incr as long as current override cnt is non-zero.  At every override, current override cnt is decremented by 1
                                      1 - the base increment used is override_incr as long as current override cnt is non-zero.  At every override, current override cnt is decremented by 1
                                     
        NAME: override_mode
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Sync pulse delay select
                                      Select the delay stage for WCT sync pulse
                                      This is used to compensate for different repeater delays to destination.
                                     
        NAME: sync_pulse_dly_sel
        WIDTH: 4
    NAME: pc_cmh_wct_macro_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FLA Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select particular core ftg_fci fla.
                                           
        NAME: ftg_fci_sel
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select particular core frg_fci fla.
                                           
        NAME: frg_fci_sel
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select particular VP ftg_fci_vpq fla.
                                           
        NAME: ftg_fci_vpq_sel
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select particular VP frg_fci_vpq fla.
                                           
        NAME: frg_fci_vpq_sel
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select particular WU queue.
                                           
        NAME: tmm_wu_q_sel
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select particular timer queue.
                                           
        NAME: tmm_timer_q_sel
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select particular dqc queue.
                                           
        NAME: dqc_q_sel
        WIDTH: 6
      - DEFAULT: 1
        DESCRIPTION: |-2
          
                                            SOC FLA module ID.
                                           
        NAME: soc_fla_module_id
        WIDTH: 8
    NAME: pc_cmh_fla_cfg
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      SNI CVP Ingress Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "First 36-bit data of SN transfer\n                                 "
        NAME: data_mask
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: "First 36-bit data of SN transfer\n                                 "
        NAME: data_match
        WIDTH: 36
    NAME: pc_cmh_sni_cvp_ingress_stat_cnt_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      SNI CVP Egress Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "First 36-bit data of SN transfer\n                                 "
        NAME: data_mask
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: "First 36-bit data of SN transfer\n                                 "
        NAME: data_match
        WIDTH: 36
    NAME: pc_cmh_sni_cvp_egress_stat_cnt_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      SNI CMH Ingress Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "First 36-bit data of SN transfer\n                                 "
        NAME: data_mask
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: "First 36-bit data of SN transfer\n                                 "
        NAME: data_match
        WIDTH: 36
    NAME: pc_cmh_sni_cmh_ingress_stat_cnt_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      SNI CMH Egress Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "First 36-bit data of SN transfer\n                                 "
        NAME: data_mask
        WIDTH: 36
      - DEFAULT: 0
        DESCRIPTION: "First 36-bit data of SN transfer\n                                 "
        NAME: data_match
        WIDTH: 36
    NAME: pc_cmh_sni_cmh_egress_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: |-
      DNI Ingress Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "LDN metadata flags\n                                 "
        NAME: flags_mask
        STRUCT_NAME: ldn_metadata_flags_t
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "LDN metadata flags\n                                 "
        NAME: flags_match
        STRUCT_NAME: ldn_metadata_flags_t
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "GID\n                                 "
        NAME: gid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "GID\n                                 "
        NAME: gid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "LID\n                                 "
        NAME: lid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "LID\n                                 "
        NAME: lid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Tag\n                                 "
        NAME: tag_mask
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: "Tag\n                                 "
        NAME: tag_match
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: "Data error\n                                 "
        NAME: derr_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Data error\n                                 "
        NAME: derr_match
        WIDTH: 1
    NAME: pc_cmh_dni_ingress_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: |-
      DNI Egress Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "SOP flag\n                                 "
        NAME: sop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "EOP flag\n                                 "
        NAME: eop_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "LDN metadata flags\n                                 "
        NAME: flags_mask
        STRUCT_NAME: ldn_metadata_flags_t
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "LDN metadata flags\n                                 "
        NAME: flags_match
        STRUCT_NAME: ldn_metadata_flags_t
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "GID\n                                 "
        NAME: gid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "GID\n                                 "
        NAME: gid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "LID\n                                 "
        NAME: lid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "LID\n                                 "
        NAME: lid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Tag\n                                 "
        NAME: tag_mask
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: "Tag\n                                 "
        NAME: tag_match
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: "Data error\n                                 "
        NAME: derr_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Data error\n                                 "
        NAME: derr_match
        WIDTH: 1
    NAME: pc_cmh_dni_egress_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: |-
      CWQM Core Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: cmd_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: cmd_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "VC\n                                 "
        NAME: vc_mask
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: vc_match
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "Source GID\n                                 "
        NAME: sgid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source GID\n                                 "
        NAME: sgid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source LID\n                                 "
        NAME: slid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source LID\n                                 "
        NAME: slid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Core\n                                 "
        NAME: core_mask
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: "Core\n                                 "
        NAME: core_match
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: "VP\n                                 "
        NAME: vp_mask
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "VP\n                                 "
        NAME: vp_match
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "Queue ID\n                                 "
        NAME: qid_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Queue ID\n                                 "
        NAME: qid_match
        WIDTH: 1
    NAME: pc_cmh_cwqm_core_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: |-
      CWQM LE Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: cmd_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: cmd_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "VC\n                                 "
        NAME: vc_mask
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: vc_match
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "Source GID\n                                 "
        NAME: sgid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source GID\n                                 "
        NAME: sgid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source LID\n                                 "
        NAME: slid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source LID\n                                 "
        NAME: slid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Queue ID\n                                 "
        NAME: qid_mask
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "Queue ID\n                                 "
        NAME: qid_match
        WIDTH: 4
    NAME: pc_cmh_cwqm_le_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: |-
      CWQM DMA Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: cmd_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: cmd_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "VC\n                                 "
        NAME: vc_mask
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: vc_match
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "Source GID\n                                 "
        NAME: sgid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source GID\n                                 "
        NAME: sgid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source LID\n                                 "
        NAME: slid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source LID\n                                 "
        NAME: slid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Queue ID\n                                 "
        NAME: qid_mask
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "Queue ID\n                                 "
        NAME: qid_match
        WIDTH: 4
    NAME: pc_cmh_cwqm_dma_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: |-
      CWQM ZIP Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: cmd_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: cmd_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "VC\n                                 "
        NAME: vc_mask
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: vc_match
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "Source GID\n                                 "
        NAME: sgid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source GID\n                                 "
        NAME: sgid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source LID\n                                 "
        NAME: slid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source LID\n                                 "
        NAME: slid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Queue ID\n                                 "
        NAME: qid_mask
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "Queue ID\n                                 "
        NAME: qid_match
        WIDTH: 4
    NAME: pc_cmh_cwqm_zip_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: |-
      CWQM RGX Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: cmd_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: cmd_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "VC\n                                 "
        NAME: vc_mask
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "Command\n                                 "
        NAME: vc_match
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: "Source GID\n                                 "
        NAME: sgid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source GID\n                                 "
        NAME: sgid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source LID\n                                 "
        NAME: slid_mask
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Source LID\n                                 "
        NAME: slid_match
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: "Queue ID\n                                 "
        NAME: qid_mask
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: "Queue ID\n                                 "
        NAME: qid_match
        WIDTH: 4
    NAME: pc_cmh_cwqm_rgx_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM WU Credit/Index Stat Counter Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: 'When 1, count credit request/response transactions.  When 0, count credit request/response amount.'
        NAME: crd_transaction
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'When 1, count index request/response transactions.  When 0, count index request/response amount.'
        NAME: index_transaction
        WIDTH: 1
    NAME: pc_cmh_cwqm_wu_crd_index_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM WU Credit Increment Stat Counter Enable
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: Deallocate requests from core 5
        NAME: core5
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Deallocate requests from core 4
        NAME: core4
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Deallocate requests from core 3
        NAME: core3
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Deallocate requests from core 2
        NAME: core2
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Deallocate requests from core 1
        NAME: core1
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Deallocate requests from core 0
        NAME: core0
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Increment for dequeue drop
        NAME: dq_drop
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Increment for enqueue drop
        NAME: nq_drop
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Increment from RGX
        NAME: rgx
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Increment from ZIP
        NAME: zip
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Increment from DMA
        NAME: dma
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Increment from LE
        NAME: le
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate responses from NWQM.
        NAME: nwqm
        WIDTH: 1
    NAME: pc_cmh_cwqm_wu_crd_inc_stat_cnt_ena
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM WU Credit Increment Stat Counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Rollover stat counter
                                            On write, val is subtracted from the counter.
                                           
        NAME: val
        WIDTH: 32
    NAME: pc_cmh_cwqm_wu_crd_inc_stat_cnt
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM WU Credit Increment Stat Counter Enable
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: Allocate responses to core 5
        NAME: core5
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate responses to core 4
        NAME: core4
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate responses to core 3
        NAME: core3
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate responses to core 2
        NAME: core2
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate responses to core 1
        NAME: core1
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate responses to core 0
        NAME: core0
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Deallocate requests to NWQM.
        NAME: nwqm
        WIDTH: 1
    NAME: pc_cmh_cwqm_wu_crd_dec_stat_cnt_ena
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM WU Credit Decrement Stat Counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Rollover stat counter
                                            On write, val is subtracted from the counter.
                                           
        NAME: val
        WIDTH: 32
    NAME: pc_cmh_cwqm_wu_crd_dec_stat_cnt
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM WU Credit Increment Stat Counter Enable
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: Allocate requests from core 5
        NAME: core5
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate requests from core 4
        NAME: core4
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate requests from core 3
        NAME: core3
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate requests from core 2
        NAME: core2
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate requests from core 1
        NAME: core1
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate requests from core 0
        NAME: core0
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate requests to NWQM.
        NAME: nwqm
        WIDTH: 1
    NAME: pc_cmh_cwqm_wu_crd_alloc_req_stat_cnt_ena
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM WU Credit Allocate Request Stat Counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Rollover stat counter
                                            On write, val is subtracted from the counter.
                                           
        NAME: val
        WIDTH: 32
    NAME: pc_cmh_cwqm_wu_crd_alloc_req_stat_cnt
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM WU Index Increment Stat Counter Enable
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: Increment from cwqm_du
        NAME: du
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Allocate responses from NWQM.
        NAME: nwqm
        WIDTH: 1
    NAME: pc_cmh_cwqm_wu_index_inc_stat_cnt_ena
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM WU Index Increment Stat Counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Rollover stat counter
                                            On write, val is subtracted from the counter.
                                           
        NAME: val
        WIDTH: 32
    NAME: pc_cmh_cwqm_wu_index_inc_stat_cnt
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM WU Index Increment Stat Counter Enable
    FLDLST:
      - DEFAULT: 1
        DESCRIPTION: Decrement from cwqm_nq
        NAME: nq
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: Deallocate requests to NWQM.
        NAME: nwqm
        WIDTH: 1
    NAME: pc_cmh_cwqm_wu_index_dec_stat_cnt_ena
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM WU Index Decrement Stat Counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Rollover stat counter
                                            On write, val is subtracted from the counter.
                                           
        NAME: val
        WIDTH: 32
    NAME: pc_cmh_cwqm_wu_index_dec_stat_cnt
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM WU Index Allocate Request Stat Counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Rollover stat counter
                                            On write, val is subtracted from the counter.
                                           
        NAME: val
        WIDTH: 32
    NAME: pc_cmh_cwqm_wu_index_alloc_req_stat_cnt
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: |-
      RSM BN Ingress Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Data\n                                 "
        NAME: data_mask
        WIDTH: 24
      - DEFAULT: 0
        DESCRIPTION: "Data\n                                 "
        NAME: data_match
        WIDTH: 24
    NAME: pc_cmh_rsm_bni_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: |-
      RSM BN Egress Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Data\n                                 "
        NAME: data_mask
        WIDTH: 24
      - DEFAULT: 0
        DESCRIPTION: "Data\n                                 "
        NAME: data_match
        WIDTH: 24
    NAME: pc_cmh_rsm_bne_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: |-
      RSM BP Occupancy Stat Counter Configuration
                                 Match condition : (val & mask) == match
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: "Send base address flag\n                                 "
        NAME: send_base_addr_mask
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Send base address flag\n                                 "
        NAME: send_base_addr_match
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: "Pool ID\n                                 "
        NAME: pool_id_mask
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: "Pool ID\n                                 "
        NAME: pool_id_match
        WIDTH: 6
    NAME: pc_cmh_rsm_bp_stat_cnt_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Misc 0 Stat Counter Enable
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: SNI WM bypass
        NAME: sni_wm_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: SNI WU bypass
        NAME: sni_wu_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: FRG WU bypass
        NAME: frg_wu_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue read from SN
        NAME: dqc_bdc_dq_rd_sn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue read from wbuf
        NAME: dqc_bdc_dq_rd_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue read from lbuf
        NAME: dqc_bdc_dq_rd_lbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue
        NAME: dqc_bdc_dq
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC wbuf write to DN
        NAME: dqc_bdc_wbuf_wr_dn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC enqueue write to wbuf
        NAME: dqc_bdc_nq_wr_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC enqueue write to lbuf
        NAME: dqc_bdc_nq_wr_lbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC enqueue from TLC
        NAME: dqc_bdc_nq_from_tlc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer start command
        NAME: tmm_start_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer cancel command when state is active
        NAME: tmm_cancel_active_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer cancel command
        NAME: tmm_cancel_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer deallocate command
        NAME: tmm_dealloc_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer allocate command
        NAME: tmm_alloc_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM wheel command
        NAME: tmm_wheel_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM WU to FRG
        NAME: tmm_wu_to_frg
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WM read from SN
        NAME: wm_rd_from_sn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WM write from DN
        NAME: wm_wr_from_dn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue bypass trace drop
        NAME: cwqm_nq_bypass_trace_drop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM rbuf trace drop
        NAME: cwqm_rbuf_trace_drop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue update
        NAME: cwqm_du
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from SN
        NAME: cwqm_dq_rd_sn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from WM
        NAME: cwqm_dq_rd_wm
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from wbuf
        NAME: cwqm_dq_rd_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from pbuf
        NAME: cwqm_dq_rd_pbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue
        NAME: cwqm_dq
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM wbuf write to DN
        NAME: cwqm_wbuf_wr_dn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue write to WM
        NAME: cwqm_nq_wr_wm
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue write to wbuf
        NAME: cwqm_nq_wr_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue write to pbuf
        NAME: cwqm_nq_wr_pbuf
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: CWQM enqueue bypass
        NAME: cwqm_nq_bypass
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: CWQM enqueue from SN
        NAME: cwqm_nq_from_sn
        WIDTH: 1
    NAME: pc_cmh_misc_0_stat_cnt_ena
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Misc 0 Stat Counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Rollover stat counter
                                            On write, val is subtracted from the counter.
                                           
        NAME: val
        WIDTH: 32
    NAME: pc_cmh_misc_0_stat_cnt
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Misc 1 Stat Counter Enable
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: SNI WM bypass
        NAME: sni_wm_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: SNI WU bypass
        NAME: sni_wu_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: FRG WU bypass
        NAME: frg_wu_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue read from SN
        NAME: dqc_bdc_dq_rd_sn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue read from wbuf
        NAME: dqc_bdc_dq_rd_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue read from lbuf
        NAME: dqc_bdc_dq_rd_lbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue
        NAME: dqc_bdc_dq
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC wbuf write to DN
        NAME: dqc_bdc_wbuf_wr_dn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC enqueue write to wbuf
        NAME: dqc_bdc_nq_wr_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC enqueue write to lbuf
        NAME: dqc_bdc_nq_wr_lbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC enqueue from TLC
        NAME: dqc_bdc_nq_from_tlc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer start command
        NAME: tmm_start_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer cancel command when state is active
        NAME: tmm_cancel_active_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer cancel command
        NAME: tmm_cancel_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer deallocate command
        NAME: tmm_dealloc_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer allocate command
        NAME: tmm_alloc_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM wheel command
        NAME: tmm_wheel_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM WU to FRG
        NAME: tmm_wu_to_frg
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WM read from SN
        NAME: wm_rd_from_sn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WM write from DN
        NAME: wm_wr_from_dn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue bypass trace drop
        NAME: cwqm_nq_bypass_trace_drop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM rbuf trace drop
        NAME: cwqm_rbuf_trace_drop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue update
        NAME: cwqm_du
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from SN
        NAME: cwqm_dq_rd_sn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from WM
        NAME: cwqm_dq_rd_wm
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from wbuf
        NAME: cwqm_dq_rd_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from pbuf
        NAME: cwqm_dq_rd_pbuf
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: CWQM dequeue
        NAME: cwqm_dq
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM wbuf write to DN
        NAME: cwqm_wbuf_wr_dn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue write to WM
        NAME: cwqm_nq_wr_wm
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue write to wbuf
        NAME: cwqm_nq_wr_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue write to pbuf
        NAME: cwqm_nq_wr_pbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue bypass
        NAME: cwqm_nq_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue from SN
        NAME: cwqm_nq_from_sn
        WIDTH: 1
    NAME: pc_cmh_misc_1_stat_cnt_ena
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Misc 1 Stat Counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Rollover stat counter
                                            On write, val is subtracted from the counter.
                                           
        NAME: val
        WIDTH: 32
    NAME: pc_cmh_misc_1_stat_cnt
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Misc 2 Stat Counter Enable
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: SNI WM bypass
        NAME: sni_wm_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: SNI WU bypass
        NAME: sni_wu_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: FRG WU bypass
        NAME: frg_wu_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue read from SN
        NAME: dqc_bdc_dq_rd_sn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue read from wbuf
        NAME: dqc_bdc_dq_rd_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue read from lbuf
        NAME: dqc_bdc_dq_rd_lbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue
        NAME: dqc_bdc_dq
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC wbuf write to DN
        NAME: dqc_bdc_wbuf_wr_dn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC enqueue write to wbuf
        NAME: dqc_bdc_nq_wr_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC enqueue write to lbuf
        NAME: dqc_bdc_nq_wr_lbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC enqueue from TLC
        NAME: dqc_bdc_nq_from_tlc
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: TMM timer start command
        NAME: tmm_start_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer cancel command when state is active
        NAME: tmm_cancel_active_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer cancel command
        NAME: tmm_cancel_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer deallocate command
        NAME: tmm_dealloc_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer allocate command
        NAME: tmm_alloc_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM wheel command
        NAME: tmm_wheel_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM WU to FRG
        NAME: tmm_wu_to_frg
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WM read from SN
        NAME: wm_rd_from_sn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WM write from DN
        NAME: wm_wr_from_dn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue bypass trace drop
        NAME: cwqm_nq_bypass_trace_drop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM rbuf trace drop
        NAME: cwqm_rbuf_trace_drop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue update
        NAME: cwqm_du
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from SN
        NAME: cwqm_dq_rd_sn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from WM
        NAME: cwqm_dq_rd_wm
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from wbuf
        NAME: cwqm_dq_rd_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from pbuf
        NAME: cwqm_dq_rd_pbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue
        NAME: cwqm_dq
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM wbuf write to DN
        NAME: cwqm_wbuf_wr_dn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue write to WM
        NAME: cwqm_nq_wr_wm
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue write to wbuf
        NAME: cwqm_nq_wr_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue write to pbuf
        NAME: cwqm_nq_wr_pbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue bypass
        NAME: cwqm_nq_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue from SN
        NAME: cwqm_nq_from_sn
        WIDTH: 1
    NAME: pc_cmh_misc_2_stat_cnt_ena
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Misc 2 Stat Counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Rollover stat counter
                                            On write, val is subtracted from the counter.
                                           
        NAME: val
        WIDTH: 32
    NAME: pc_cmh_misc_2_stat_cnt
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Misc 3 Stat Counter Enable
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: SNI WM bypass
        NAME: sni_wm_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: SNI WU bypass
        NAME: sni_wu_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: FRG WU bypass
        NAME: frg_wu_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue read from SN
        NAME: dqc_bdc_dq_rd_sn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue read from wbuf
        NAME: dqc_bdc_dq_rd_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue read from lbuf
        NAME: dqc_bdc_dq_rd_lbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC dequeue
        NAME: dqc_bdc_dq
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC wbuf write to DN
        NAME: dqc_bdc_wbuf_wr_dn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC enqueue write to wbuf
        NAME: dqc_bdc_nq_wr_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC enqueue write to lbuf
        NAME: dqc_bdc_nq_wr_lbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: DQC enqueue from TLC
        NAME: dqc_bdc_nq_from_tlc
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer start command
        NAME: tmm_start_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer cancel command when state is active
        NAME: tmm_cancel_active_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer cancel command
        NAME: tmm_cancel_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer deallocate command
        NAME: tmm_dealloc_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM timer allocate command
        NAME: tmm_alloc_cmd
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: TMM wheel command
        NAME: tmm_wheel_cmd
        WIDTH: 1
      - DEFAULT: 1
        DESCRIPTION: TMM WU to FRG
        NAME: tmm_wu_to_frg
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WM read from SN
        NAME: wm_rd_from_sn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: WM write from DN
        NAME: wm_wr_from_dn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue bypass trace drop
        NAME: cwqm_nq_bypass_trace_drop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM rbuf trace drop
        NAME: cwqm_rbuf_trace_drop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue update
        NAME: cwqm_du
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from SN
        NAME: cwqm_dq_rd_sn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from WM
        NAME: cwqm_dq_rd_wm
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from wbuf
        NAME: cwqm_dq_rd_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue read from pbuf
        NAME: cwqm_dq_rd_pbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM dequeue
        NAME: cwqm_dq
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM wbuf write to DN
        NAME: cwqm_wbuf_wr_dn
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue write to WM
        NAME: cwqm_nq_wr_wm
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue write to wbuf
        NAME: cwqm_nq_wr_wbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue write to pbuf
        NAME: cwqm_nq_wr_pbuf
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue bypass
        NAME: cwqm_nq_bypass
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: CWQM enqueue from SN
        NAME: cwqm_nq_from_sn
        WIDTH: 1
    NAME: pc_cmh_misc_3_stat_cnt_ena
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Misc 3 Stat Counter
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-
          Rollover stat counter
                                            On write, val is subtracted from the counter.
                                           
        NAME: val
        WIDTH: 32
    NAME: pc_cmh_misc_3_stat_cnt
    TEST_ATTR: 2
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FTG Credit Counter Select Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit counter from specified VP.
                                           
        NAME: vp
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit counter from specified core.
                                           
        NAME: core
        WIDTH: 3
    NAME: pc_cmh_ftg_crd_cnt_sel_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FRG Credit Counter Select Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit counter from specified VP.
                                           
        NAME: vp
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit counter from specified core.
                                           
        NAME: core
        WIDTH: 3
    NAME: pc_cmh_frg_crd_cnt_sel_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM Credit Counter Select Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit counter from specified queue.
                                           
        NAME: qid
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit counter from specified VP.
                                           
        NAME: vp
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit counter from specified core.
                                           
        NAME: core
        WIDTH: 3
    NAME: pc_cmh_cwqm_crd_cnt_sel_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: TMM Credit Counter Select Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit counter from specified VP.
                                           
        NAME: vp
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit counter from specified core.
                                           
        NAME: core
        WIDTH: 3
    NAME: pc_cmh_tmm_crd_cnt_sel_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: DQC Credit/Free Counter Select Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Select either WU or timer queue.
                                            0 : select timer queue; 1 : select WU queue
                                           
        NAME: wu
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit/free counter from specified timer queue.
                                           
        NAME: qid
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit/free counter from specified VP.
                                           
        NAME: vp
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit/free counter from specified core.
                                           
        NAME: core
        WIDTH: 3
    NAME: pc_cmh_dqc_crd_cnt_sel_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CIC Credit Counter Select Configuration
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit counter from specified VP.
                                           
        NAME: vp
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Credit counter from specified core.
                                           
        NAME: core
        WIDTH: 3
    NAME: pc_cmh_cic_crd_cnt_sel_cfg
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: Credit Counters
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cic_frg_wu_crd_cnt
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cic_wu_q_crd_cnt
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsm_bni_color_update_crd_cnt
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsm_bne_bn_crd_cnt
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: dqc_tlc_bdc_wbuf_crd_cnt
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: dqc_hdc_tmm_q_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: dqc_hdc_q_free_cnt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: dqc_bdc_wbuf_dni_wr_req_crd_cnt
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: dqc_bdc_rbuf_crd_cnt
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: dqc_bdc_sni_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_dqi_wu_q_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_dqi_frg_wu_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_twc_dqc_enq_crd_cnt
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_twc_fgi_wheel_cmd_fifo_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_fgi_frg_resp_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_fgi_twc_fifo_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_fgi_tm_resp_fifo_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: dni_cmh_fep_ldn_crd_cnt
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: dni_dqc_rd_resp_crd_cnt
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: dni_wm_wr_req_crd_cnt
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: dni_cwqm_rd_resp_crd_cnt
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: sni_fep_sn_resp_crd_cnt
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: sni_sn_resp_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: sni_sn_req_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: sni_cwqm_index_resp_crd_cnt
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: sni_wm_sn_req_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: sni_cwqm_wu_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: mpf_sn_resp_async_fifo_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: wm_dni_rd_resp_crd_cnt
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: wm_sni_wr_resp_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_wbuf_dni_wr_req_crd_cnt
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_rbuf_trace_crd_cnt
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_rbuf_frg_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_nq_wbuf_crd_cnt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_sni_wu_rd_req_fifo_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_rgx_q_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_zip_q_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_dma_q_crd_cnt
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_le_q_crd_cnt
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_vp_hi_q_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_vp_lo_q_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_rgx_rbuf_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_zip_rbuf_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_dma_rbuf_crd_cnt
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_le_rbuf_crd_cnt
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_core_rbuf_crd_cnt
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_sni_resp_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_fci_resp_staging_fifo_crd_cnt
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_fiu_sn_resp_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_fiu_nm_crd_cnt
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_fiu_tm_id_crd_cnt
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_fiu_wu_crd_cnt
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_sn_resp_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_nm_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_tm_id_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_tmm_alloc_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_snx_wu_lo_share_crd_cnt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_snx_wu_hi_share_crd_cnt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_snx_sn_req_share_crd_cnt
        WIDTH: 6
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_snx_wu_lo_pool_crd_cnt
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_snx_wu_hi_pool_crd_cnt
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_snx_sn_req_pool_crd_cnt
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_wu_lo_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_wu_hi_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_sn_req_crd_cnt
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_nm_tm_crd_cnt
        WIDTH: 3
    NAME: pc_cmh_crd_cnt
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: "FTG FCI Command Error Detail Log\n                          "
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            1st data flit
                                           
        NAME: data
        WIDTH: 32
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            EOP flag
                                           
        NAME: eop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            SOP flag
                                           
        NAME: sop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            FCI VP number
                                           
        NAME: vp
        WIDTH: 2
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Core number
                                           
        NAME: core
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            FCI VC number
                                           
        NAME: vc
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Error type encoding.
                                            tx_priv_cmd_err => 0;nm_cmd_err => 1;wu_cmd_err => 2;sn_req_cmd_err => 3;nm_tm_flit_cnt_err => 4;wu_sn_flit_cnt_err => 5;
                                           
        NAME: type_enc
        WIDTH: 3
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Indicates the log is valid.
                                            Write 0 to arm.
                                           
        NAME: vld
        WIDTH: 1
    NAME: pc_cmh_ftg_fci_cmd_err_detail_log
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      FTG FCI Command Error Log
                                 Write-1 to clear.
                                
    FLDLST:
      - &218
        DEFAULT: 0
        DESCRIPTION: FTG received inconsistent number of transfers for WU/SN command
        NAME: ftg_fci_wu_sn_flit_cnt_err
        WIDTH: 1
      - &219
        DEFAULT: 0
        DESCRIPTION: FTG received inconsistent number of transfers for timer command
        NAME: ftg_fci_nm_tm_flit_cnt_err
        WIDTH: 1
      - &220
        DEFAULT: 0
        DESCRIPTION: FTG received unknown SN_REQ command
        NAME: ftg_fci_sn_req_cmd_err
        WIDTH: 1
      - &221
        DEFAULT: 0
        DESCRIPTION: FTG received unknown WU command
        NAME: ftg_fci_wu_cmd_err
        WIDTH: 1
      - &222
        DEFAULT: 0
        DESCRIPTION: FTG received unknown NM command
        NAME: ftg_fci_nm_cmd_err
        WIDTH: 1
      - &223
        DEFAULT: 0
        DESCRIPTION: FTG received unknown command on TX_PRIV channel
        NAME: ftg_fci_tx_priv_cmd_err
        WIDTH: 1
    NAME: pc_cmh_ftg_fci_cmd_err_log
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: |-
      FTG FCI Command 1st Error Log
                                 The log is armed when the ftg_fci_cmd_err interrupt bit is cleared.
                                
    FLDLST:
      - *218
      - *219
      - *220
      - *221
      - *222
      - *223
    NAME: pc_cmh_ftg_fci_cmd_1st_err_log
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      CWQM WU Index Pointer Error Log
                                 Write-1 to clear.
                                
    FLDLST:
      - &224
        DEFAULT: 0
        DESCRIPTION: Dequeue head pointer is null
        NAME: cwqm_wu_index_dq_null_ptr_err
        WIDTH: 1
      - &225
        DEFAULT: 0
        DESCRIPTION: NQ used 2 PBUF pointers but there are less than 2 PBUF pointers available
        NAME: cwqm_pbuf_wu_index_alloc_ptr_uflow_err
        WIDTH: 1
      - &226
        DEFAULT: 0
        DESCRIPTION: Duplicate PBUF alloc pointers
        NAME: cwqm_pbuf_wu_index_duplicate_alloc_ptr_err
        WIDTH: 1
      - &227
        DEFAULT: 0
        DESCRIPTION: Duplicate PBUF dealloc pointers
        NAME: cwqm_pbuf_wu_index_duplicate_dealloc_ptr_err
        WIDTH: 1
      - &228
        DEFAULT: 0
        DESCRIPTION: NQ used 2 pointers but there are less than 2 pointers available
        NAME: cwqm_wu_index_alloc_ptr_uflow_err
        WIDTH: 1
      - &229
        DEFAULT: 0
        DESCRIPTION: Duplicate alloc pointers
        NAME: cwqm_wu_index_duplicate_alloc_ptr_err
        WIDTH: 1
      - &230
        DEFAULT: 0
        DESCRIPTION: Duplicate dealloc pointers
        NAME: cwqm_wu_index_duplicate_dealloc_ptr_err
        WIDTH: 1
      - &231
        DEFAULT: 0
        DESCRIPTION: Less than 2 alloc pointers are available for NQ
        NAME: cwqm_wu_index_less_than_2_alloc_ptr_err
        WIDTH: 1
      - &232
        DEFAULT: 0
        DESCRIPTION: Deallocate pointer from DU has a null pointer
        NAME: cwqm_wu_index_du_dealloc_null_ptr_err
        WIDTH: 1
      - &233
        DEFAULT: 0
        DESCRIPTION: Allocate pointer to NQ has a null pointer
        NAME: cwqm_wu_index_nq_alloc_null_ptr_err
        WIDTH: 1
      - &234
        DEFAULT: 0
        DESCRIPTION: Deallocate request from client to NWQM has a null pointer
        NAME: cwqm_wu_index_dealloc_req_null_ptr_err
        WIDTH: 1
      - &235
        DEFAULT: 0
        DESCRIPTION: Allocate response from NWQM to client has a null pointer
        NAME: cwqm_wu_index_alloc_resp_null_ptr_err
        WIDTH: 1
    NAME: pc_cmh_cwqm_wu_index_ptr_err_log
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: |-
      CWQM WU Index Pointer 1st Error Log
                                 The log is armed when the wu_index_ptr interrupt bit is cleared.
                                
    FLDLST:
      - *224
      - *225
      - *226
      - *227
      - *228
      - *229
      - *230
      - *231
      - *232
      - *233
      - *234
      - *235
    NAME: pc_cmh_cwqm_wu_index_ptr_1st_err_log
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FTG FIFO Overflow Error Select Configuration
    FLDLST:
      - DEFAULT: 15
        DESCRIPTION: |-2
          
                                            Overflow error from specified VP.
                                           
        NAME: vp_vec
        WIDTH: 4
      - DEFAULT: 63
        DESCRIPTION: |-2
          
                                            Overflow error from specified core.
                                           
        NAME: core_vec
        WIDTH: 6
    NAME: pc_cmh_ftg_fifo_oflow_err_sel_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      FIFO Overflow Error Log
                                 Write-1 to clear.
                                
    FLDLST:
      - &236
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: mpf_sn_resp_fifo_oflow_err
        WIDTH: 1
      - &237
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsm_bni_msg_fifo_oflow_err
        WIDTH: 1
      - &238
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: dqc_bdc_wbuf_wr_ack_fifo_oflow_err
        WIDTH: 1
      - &239
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: wm_sn_rd_req_fifo_oflow_err
        WIDTH: 1
      - &240
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: wm_dn_wr_req_fifo_oflow_err
        WIDTH: 1
      - &241
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_wbuf_wr_ack_fifo_oflow_err
        WIDTH: 1
      - &242
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_sn_resp_data_fifo_oflow_err
        WIDTH: 1
      - &243
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_sn_resp_info_fifo_oflow_err
        WIDTH: 1
      - &244
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_fci_vpq_wu_lo_fifo_oflow_err
        WIDTH: 1
      - &245
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_fci_vpq_wu_hi_fifo_oflow_err
        WIDTH: 1
      - &246
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_fci_vpq_sn_req_fifo_oflow_err
        WIDTH: 1
      - &247
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_fci_vpq_nm_fifo_oflow_err
        WIDTH: 1
    NAME: pc_cmh_fifo_oflow_err_log
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: |-
      FIFO Overflow 1st Error Log
                                 The log is armed when the fifo_oflow interrupt bit is cleared.
                                
    FLDLST:
      - *236
      - *237
      - *238
      - *239
      - *240
      - *241
      - *242
      - *243
      - *244
      - *245
      - *246
      - *247
    NAME: pc_cmh_fifo_oflow_1st_err_log
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FTG Credit Count Overflow Error Select Configuration
    FLDLST:
      - DEFAULT: 15
        DESCRIPTION: |-2
          
                                            Overflow error from specified VP.
                                           
        NAME: vp_vec
        WIDTH: 4
      - DEFAULT: 63
        DESCRIPTION: |-2
          
                                            Overflow error from specified core.
                                           
        NAME: core_vec
        WIDTH: 6
    NAME: pc_cmh_ftg_crd_cnt_oflow_err_sel_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: FRG Credit Count Overflow Error Select Configuration
    FLDLST:
      - DEFAULT: 15
        DESCRIPTION: |-2
          
                                            Overflow error from specified VP.
                                           
        NAME: vp_vec
        WIDTH: 4
      - DEFAULT: 63
        DESCRIPTION: |-2
          
                                            Overflow error from specified core.
                                           
        NAME: core_vec
        WIDTH: 6
    NAME: pc_cmh_frg_crd_cnt_oflow_err_sel_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CWQM Credit Count Overflow Error Select Configuration
    FLDLST:
      - DEFAULT: 65535
        DESCRIPTION: |-2
          
                                            Overflow error from specified queue.
                                           
        NAME: qid_vec
        WIDTH: 16
      - DEFAULT: 15
        DESCRIPTION: |-2
          
                                            Overflow error from specified VP.
                                           
        NAME: vp_vec
        WIDTH: 4
      - DEFAULT: 63
        DESCRIPTION: |-2
          
                                            Overflow error from specified core.
                                           
        NAME: core_vec
        WIDTH: 6
    NAME: pc_cmh_cwqm_crd_cnt_oflow_err_sel_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: TMM Credit Count Overflow Error Select Configuration
    FLDLST:
      - DEFAULT: 15
        DESCRIPTION: |-2
          
                                            Overflow error from specified VP.
                                           
        NAME: vp_vec
        WIDTH: 4
      - DEFAULT: 63
        DESCRIPTION: |-2
          
                                            Overflow error from specified core.
                                           
        NAME: core_vec
        WIDTH: 6
    NAME: pc_cmh_tmm_crd_cnt_oflow_err_sel_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: DQC Credit Count Overflow Error Select Configuration
    FLDLST:
      - DEFAULT: 65535
        DESCRIPTION: |-2
          
                                            Overflow error from specified timer queue.
                                           
        NAME: qid_vec
        WIDTH: 16
      - DEFAULT: 15
        DESCRIPTION: |-2
          
                                            Overflow error from specified VP.
                                           
        NAME: vp_vec
        WIDTH: 4
      - DEFAULT: 63
        DESCRIPTION: |-2
          
                                            Overflow error from specified core.
                                           
        NAME: core_vec
        WIDTH: 6
    NAME: pc_cmh_dqc_crd_cnt_oflow_err_sel_cfg
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: CIC Credit Count Overflow Error Select Configuration
    FLDLST:
      - DEFAULT: 15
        DESCRIPTION: |-2
          
                                            Overflow error from specified VP.
                                           
        NAME: vp_vec
        WIDTH: 4
      - DEFAULT: 63
        DESCRIPTION: |-2
          
                                            Overflow error from specified core.
                                           
        NAME: core_vec
        WIDTH: 6
    NAME: pc_cmh_cic_crd_cnt_oflow_err_sel_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      Count Overflow Error Log
                                 Write-1 to clear.
                                
    FLDLST:
      - &248
        DEFAULT: 0
        DESCRIPTION: CWQM DQC BDC LBUF free count overflow.
        NAME: dqc_bdc_lbuf_free_cnt_oflow_err
        WIDTH: 1
      - &249
        DEFAULT: 0
        DESCRIPTION: CWQM remote WU index prefetch count overflow.
        NAME: cwqm_remote_wu_index_pf_cnt_oflow_err
        WIDTH: 1
      - &250
        DEFAULT: 0
        DESCRIPTION: CWQM local WU index prefetch count overflow.
        NAME: cwqm_local_wu_index_pf_cnt_oflow_err
        WIDTH: 1
      - &251
        DEFAULT: 0
        DESCRIPTION: CWQM PBUF free count overflow.
        NAME: cwqm_pbuf_free_cnt_oflow_err
        WIDTH: 1
      - &252
        DEFAULT: 0
        DESCRIPTION: CWQM WU credit prefetch count overflow.
        NAME: cwqm_wu_crd_pf_cnt_oflow_err
        WIDTH: 1
      - &253
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cic_frg_wu_crd_cnt_oflow_err
        WIDTH: 1
      - &254
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cic_wu_q_crd_cnt_oflow_err
        WIDTH: 1
      - &255
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsm_bni_color_update_crd_cnt_oflow_err
        WIDTH: 1
      - &256
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: rsm_bne_bn_crd_cnt_oflow_err
        WIDTH: 1
      - &257
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: dqc_tlc_bdc_wbuf_crd_cnt_oflow_err
        WIDTH: 1
      - &258
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: dqc_hdc_tmm_q_crd_cnt_oflow_err
        WIDTH: 1
      - &259
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: dqc_hdc_q_free_cnt_oflow_err
        WIDTH: 1
      - &260
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: dqc_bdc_wbuf_dni_wr_req_crd_cnt_oflow_err
        WIDTH: 1
      - &261
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: dqc_bdc_rbuf_crd_cnt_oflow_err
        WIDTH: 1
      - &262
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: dqc_bdc_sni_crd_cnt_oflow_err
        WIDTH: 1
      - &263
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_dqi_wu_q_crd_cnt_oflow_err
        WIDTH: 1
      - &264
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_dqi_frg_wu_crd_cnt_oflow_err
        WIDTH: 1
      - &265
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_twc_dqc_enq_crd_cnt_oflow_err
        WIDTH: 1
      - &266
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_twc_fgi_wheel_cmd_fifo_crd_cnt_oflow_err
        WIDTH: 1
      - &267
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_fgi_frg_resp_crd_cnt_oflow_err
        WIDTH: 1
      - &268
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_fgi_twc_fifo_crd_cnt_oflow_err
        WIDTH: 1
      - &269
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: tmm_fgi_tm_resp_fifo_crd_cnt_oflow_err
        WIDTH: 1
      - &270
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: dni_cmh_fep_ldn_crd_cnt_oflow_err
        WIDTH: 1
      - &271
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: dni_dqc_rd_resp_crd_cnt_oflow_err
        WIDTH: 1
      - &272
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: dni_wm_wr_req_crd_cnt_oflow_err
        WIDTH: 1
      - &273
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: dni_cwqm_rd_resp_crd_cnt_oflow_err
        WIDTH: 1
      - &274
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: sni_fep_sn_resp_crd_cnt_oflow_err
        WIDTH: 1
      - &275
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: sni_sn_resp_crd_cnt_oflow_err
        WIDTH: 1
      - &276
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: sni_sn_req_crd_cnt_oflow_err
        WIDTH: 1
      - &277
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: sni_cwqm_index_resp_crd_cnt_oflow_err
        WIDTH: 1
      - &278
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: sni_wm_sn_req_crd_cnt_oflow_err
        WIDTH: 1
      - &279
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: sni_cwqm_wu_crd_cnt_oflow_err
        WIDTH: 1
      - &280
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: mpf_sn_resp_async_fifo_crd_cnt_oflow_err
        WIDTH: 1
      - &281
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: wm_dni_rd_resp_crd_cnt_oflow_err
        WIDTH: 1
      - &282
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: wm_sni_wr_resp_crd_cnt_oflow_err
        WIDTH: 1
      - &283
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_wbuf_dni_wr_req_crd_cnt_oflow_err
        WIDTH: 1
      - &284
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_rbuf_trace_crd_cnt_oflow_err
        WIDTH: 1
      - &285
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_rbuf_frg_crd_cnt_oflow_err
        WIDTH: 1
      - &286
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_nq_wbuf_crd_cnt_oflow_err
        WIDTH: 1
      - &287
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_sni_wu_rd_req_fifo_crd_cnt_oflow_err
        WIDTH: 1
      - &288
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_rgx_q_crd_cnt_oflow_err
        WIDTH: 1
      - &289
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_zip_q_crd_cnt_oflow_err
        WIDTH: 1
      - &290
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_dma_q_crd_cnt_oflow_err
        WIDTH: 1
      - &291
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_le_q_crd_cnt_oflow_err
        WIDTH: 1
      - &292
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_vp_hi_q_crd_cnt_oflow_err
        WIDTH: 1
      - &293
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_vp_lo_q_crd_cnt_oflow_err
        WIDTH: 1
      - &294
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_rgx_rbuf_crd_cnt_oflow_err
        WIDTH: 1
      - &295
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_zip_rbuf_crd_cnt_oflow_err
        WIDTH: 1
      - &296
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_dma_rbuf_crd_cnt_oflow_err
        WIDTH: 1
      - &297
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_le_rbuf_crd_cnt_oflow_err
        WIDTH: 1
      - &298
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_dq_core_rbuf_crd_cnt_oflow_err
        WIDTH: 1
      - &299
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: cwqm_sni_resp_crd_cnt_oflow_err
        WIDTH: 1
      - &300
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_fci_resp_staging_fifo_crd_cnt_oflow_err
        WIDTH: 1
      - &301
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_fiu_sn_resp_crd_cnt_oflow_err
        WIDTH: 1
      - &302
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_fiu_nm_crd_cnt_oflow_err
        WIDTH: 1
      - &303
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_fiu_tm_id_crd_cnt_oflow_err
        WIDTH: 1
      - &304
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_fiu_wu_crd_cnt_oflow_err
        WIDTH: 1
      - &305
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_sn_resp_crd_cnt_oflow_err
        WIDTH: 1
      - &306
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_nm_crd_cnt_oflow_err
        WIDTH: 1
      - &307
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_tm_id_crd_cnt_oflow_err
        WIDTH: 1
      - &308
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: frg_tmm_alloc_crd_cnt_oflow_err
        WIDTH: 1
      - &309
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_snx_wu_lo_share_crd_cnt_oflow_err
        WIDTH: 1
      - &310
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_snx_wu_hi_share_crd_cnt_oflow_err
        WIDTH: 1
      - &311
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_snx_sn_req_share_crd_cnt_oflow_err
        WIDTH: 1
      - &312
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_snx_wu_lo_pool_crd_cnt_oflow_err
        WIDTH: 1
      - &313
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_snx_wu_hi_pool_crd_cnt_oflow_err
        WIDTH: 1
      - &314
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_snx_sn_req_pool_crd_cnt_oflow_err
        WIDTH: 1
      - &315
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_wu_lo_crd_cnt_oflow_err
        WIDTH: 1
      - &316
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_wu_hi_crd_cnt_oflow_err
        WIDTH: 1
      - &317
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_sn_req_crd_cnt_oflow_err
        WIDTH: 1
      - &318
        DEFAULT: 0
        DESCRIPTION: ''
        NAME: ftg_nm_tm_crd_cnt_oflow_err
        WIDTH: 1
    NAME: pc_cmh_cnt_oflow_err_log
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: |-
      Count Overflow 1st Error Log
                                 The log is armed when the cnt_oflow_err interrupt bit is cleared.
                                
    FLDLST:
      - *248
      - *249
      - *250
      - *251
      - *252
      - *253
      - *254
      - *255
      - *256
      - *257
      - *258
      - *259
      - *260
      - *261
      - *262
      - *263
      - *264
      - *265
      - *266
      - *267
      - *268
      - *269
      - *270
      - *271
      - *272
      - *273
      - *274
      - *275
      - *276
      - *277
      - *278
      - *279
      - *280
      - *281
      - *282
      - *283
      - *284
      - *285
      - *286
      - *287
      - *288
      - *289
      - *290
      - *291
      - *292
      - *293
      - *294
      - *295
      - *296
      - *297
      - *298
      - *299
      - *300
      - *301
      - *302
      - *303
      - *304
      - *305
      - *306
      - *307
      - *308
      - *309
      - *310
      - *311
      - *312
      - *313
      - *314
      - *315
      - *316
      - *317
      - *318
    NAME: pc_cmh_cnt_oflow_1st_err_log
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Inject error into wm_wm_sram_1_1 memory
        NAME: wm_wm_sram_1_1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into wm_wm_sram_1_0 memory
        NAME: wm_wm_sram_1_0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into wm_wm_sram_0_1 memory
        NAME: wm_wm_sram_0_1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into wm_wm_sram_0_0 memory
        NAME: wm_wm_sram_0_0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into tmm_twc_sw_opcode_sram memory
        NAME: tmm_twc_sw_opcode_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into tmm_tsc_timer_states_sram memory
        NAME: tmm_tsc_timer_states_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into tmm_tsc_free_l2_sram memory
        NAME: tmm_tsc_free_l2_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into tmm_dqi_timer_data_fifo_sram memory
        NAME: tmm_dqi_timer_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into tmm_dqi_wu_fifo_sram memory
        NAME: tmm_dqi_wu_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into sni_cmh_ingress_sn_resp_data_fifo_sram memory
        NAME: sni_cmh_ingress_sn_resp_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into sni_cmh_ingress_wu_req_data_fifo_sram memory
        NAME: sni_cmh_ingress_wu_req_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_tlc_tail_fifo_data_sram_2 memory
        NAME: dqc_tlc_tail_fifo_data_sram_2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_tlc_tail_fifo_data_sram_1 memory
        NAME: dqc_tlc_tail_fifo_data_sram_1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_tlc_tail_fifo_data_sram_0 memory
        NAME: dqc_tlc_tail_fifo_data_sram_0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_hdc_head_fifo_sram_3 memory
        NAME: dqc_hdc_head_fifo_sram_3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_hdc_head_fifo_sram_2 memory
        NAME: dqc_hdc_head_fifo_sram_2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_hdc_head_fifo_sram_1 memory
        NAME: dqc_hdc_head_fifo_sram_1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_hdc_head_fifo_sram_0 memory
        NAME: dqc_hdc_head_fifo_sram_0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_wbuf_wbuf_data_sram_3 memory
        NAME: dqc_bdc_wbuf_wbuf_data_sram_3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_wbuf_wbuf_data_sram_2 memory
        NAME: dqc_bdc_wbuf_wbuf_data_sram_2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_wbuf_wbuf_data_sram_1 memory
        NAME: dqc_bdc_wbuf_wbuf_data_sram_1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_wbuf_wbuf_data_sram_0 memory
        NAME: dqc_bdc_wbuf_wbuf_data_sram_0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_rbuf_rbuf_data_sram_3 memory
        NAME: dqc_bdc_rbuf_rbuf_data_sram_3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_rbuf_rbuf_data_sram_2 memory
        NAME: dqc_bdc_rbuf_rbuf_data_sram_2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_rbuf_rbuf_data_sram_1 memory
        NAME: dqc_bdc_rbuf_rbuf_data_sram_1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_rbuf_rbuf_data_sram_0 memory
        NAME: dqc_bdc_rbuf_rbuf_data_sram_0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_lbuf_lbuf_data_sram_3 memory
        NAME: dqc_bdc_lbuf_lbuf_data_sram_3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_lbuf_lbuf_data_sram_2 memory
        NAME: dqc_bdc_lbuf_lbuf_data_sram_2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_lbuf_lbuf_data_sram_1 memory
        NAME: dqc_bdc_lbuf_lbuf_data_sram_1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_lbuf_lbuf_data_sram_0 memory
        NAME: dqc_bdc_lbuf_lbuf_data_sram_0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_lbuf_next_ptr_sram memory
        NAME: dqc_bdc_lbuf_next_ptr_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_q_state_sram memory
        NAME: dqc_bdc_q_state_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into dqc_bdc_hbm_bitalloc_sram memory
        NAME: dqc_bdc_hbm_bitalloc_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into cwqm_wbuf_wbuf_data_sram_lsb memory
        NAME: cwqm_wbuf_wbuf_data_sram_lsb
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into cwqm_wbuf_wbuf_data_sram_msb memory
        NAME: cwqm_wbuf_wbuf_data_sram_msb
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into cwqm_states_anycast_dma_ncv_th_sram_lsb memory
        NAME: cwqm_states_anycast_dma_ncv_th_sram_lsb
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into cwqm_states_anycast_dma_ncv_th_sram_msb memory
        NAME: cwqm_states_anycast_dma_ncv_th_sram_msb
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into cwqm_states_q_depth_ncv_th_sram_lsb memory
        NAME: cwqm_states_q_depth_ncv_th_sram_lsb
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into cwqm_states_q_depth_ncv_th_sram_msb memory
        NAME: cwqm_states_q_depth_ncv_th_sram_msb
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into cwqm_states_q_ptr_sram memory
        NAME: cwqm_states_q_ptr_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into cwqm_rbuf_rbuf_data_sram_lsb memory
        NAME: cwqm_rbuf_rbuf_data_sram_lsb
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into cwqm_rbuf_rbuf_data_sram_msb memory
        NAME: cwqm_rbuf_rbuf_data_sram_msb
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into cwqm_pbuf_wu_sram memory
        NAME: cwqm_pbuf_wu_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into cwqm_index_pf_wu_index_pf_sram1 memory
        NAME: cwqm_index_pf_wu_index_pf_sram1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into cwqm_index_pf_wu_index_pf_sram0 memory
        NAME: cwqm_index_pf_wu_index_pf_sram0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into cwqm_du_du_fifo_sram memory
        NAME: cwqm_du_du_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                                            Applied to all memory error injection
                                            0 - Uncorrectable error
                                            1 - Correctable error
                                            
        NAME: err_type
        WIDTH: 1
    NAME: pc_cmh_sram_0_err_inj_cfg
    TEST_ATTR: 2
  - ATTR: 10
    DESCRIPTION: |-
      SRAM bit vector that has ECC/parity error
                                 First SRAM ECC/parity error detected (1-hot)
                                 Set when first error is detected
                                 Reset when corresponding interrupt status bit is cleared
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: wm_wm_sram_1_1 Memory Single Bit ECC Error
        NAME: wm_wm_sram_1_1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wm_wm_sram_1_0 Memory Single Bit ECC Error
        NAME: wm_wm_sram_1_0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wm_wm_sram_0_1 Memory Single Bit ECC Error
        NAME: wm_wm_sram_0_1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wm_wm_sram_0_0 Memory Single Bit ECC Error
        NAME: wm_wm_sram_0_0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tmm_twc_sw_opcode_sram Memory Single Bit ECC Error
        NAME: tmm_twc_sw_opcode_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tmm_tsc_timer_states_sram Memory Single Bit ECC Error
        NAME: tmm_tsc_timer_states_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tmm_tsc_free_l2_sram Memory Single Bit ECC Error
        NAME: tmm_tsc_free_l2_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tmm_dqi_timer_data_fifo_sram Memory Single Bit ECC Error
        NAME: tmm_dqi_timer_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tmm_dqi_wu_fifo_sram Memory Single Bit ECC Error
        NAME: tmm_dqi_wu_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: sni_cmh_ingress_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: sni_cmh_ingress_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: sni_cmh_ingress_wu_req_data_fifo_sram Memory Single Bit ECC Error
        NAME: sni_cmh_ingress_wu_req_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_tlc_tail_fifo_data_sram_2 Memory Single Bit ECC Error
        NAME: dqc_tlc_tail_fifo_data_sram_2_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_tlc_tail_fifo_data_sram_1 Memory Single Bit ECC Error
        NAME: dqc_tlc_tail_fifo_data_sram_1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_tlc_tail_fifo_data_sram_0 Memory Single Bit ECC Error
        NAME: dqc_tlc_tail_fifo_data_sram_0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_hdc_head_fifo_sram_3 Memory Single Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_3_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_hdc_head_fifo_sram_2 Memory Single Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_2_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_hdc_head_fifo_sram_1 Memory Single Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_hdc_head_fifo_sram_0 Memory Single Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_3 Memory Single Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_3_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_2 Memory Single Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_2_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_1 Memory Single Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_0 Memory Single Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_3 Memory Single Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_3_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_2 Memory Single Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_2_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_1 Memory Single Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_0 Memory Single Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_3 Memory Single Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_3_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_2 Memory Single Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_2_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_1 Memory Single Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_0 Memory Single Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_lbuf_next_ptr_sram Memory Single Bit ECC Error
        NAME: dqc_bdc_lbuf_next_ptr_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_q_state_sram Memory Single Bit ECC Error
        NAME: dqc_bdc_q_state_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_hbm_bitalloc_sram Memory Single Bit ECC Error
        NAME: dqc_bdc_hbm_bitalloc_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_wbuf_wbuf_data_sram_lsb Memory Single Bit ECC Error
        NAME: cwqm_wbuf_wbuf_data_sram_lsb_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_wbuf_wbuf_data_sram_msb Memory Single Bit ECC Error
        NAME: cwqm_wbuf_wbuf_data_sram_msb_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_states_anycast_dma_ncv_th_sram_lsb Memory Single Bit ECC Error
        NAME: cwqm_states_anycast_dma_ncv_th_sram_lsb_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_states_anycast_dma_ncv_th_sram_msb Memory Single Bit ECC Error
        NAME: cwqm_states_anycast_dma_ncv_th_sram_msb_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_states_q_depth_ncv_th_sram_lsb Memory Single Bit ECC Error
        NAME: cwqm_states_q_depth_ncv_th_sram_lsb_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_states_q_depth_ncv_th_sram_msb Memory Single Bit ECC Error
        NAME: cwqm_states_q_depth_ncv_th_sram_msb_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_states_q_ptr_sram Memory Single Bit ECC Error
        NAME: cwqm_states_q_ptr_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_rbuf_rbuf_data_sram_lsb Memory Single Bit ECC Error
        NAME: cwqm_rbuf_rbuf_data_sram_lsb_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_rbuf_rbuf_data_sram_msb Memory Single Bit ECC Error
        NAME: cwqm_rbuf_rbuf_data_sram_msb_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_pbuf_wu_sram Memory Single Bit ECC Error
        NAME: cwqm_pbuf_wu_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_index_pf_wu_index_pf_sram1 Memory Single Bit ECC Error
        NAME: cwqm_index_pf_wu_index_pf_sram1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_index_pf_wu_index_pf_sram0 Memory Single Bit ECC Error
        NAME: cwqm_index_pf_wu_index_pf_sram0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_du_du_fifo_sram Memory Single Bit ECC Error
        NAME: cwqm_du_du_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wm_wm_sram_1_1 Memory Double Bit ECC Error
        NAME: wm_wm_sram_1_1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wm_wm_sram_1_0 Memory Double Bit ECC Error
        NAME: wm_wm_sram_1_0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wm_wm_sram_0_1 Memory Double Bit ECC Error
        NAME: wm_wm_sram_0_1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: wm_wm_sram_0_0 Memory Double Bit ECC Error
        NAME: wm_wm_sram_0_0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tmm_twc_sw_opcode_sram Memory Double Bit ECC Error
        NAME: tmm_twc_sw_opcode_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tmm_tsc_timer_states_sram Memory Double Bit ECC Error
        NAME: tmm_tsc_timer_states_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tmm_tsc_free_l2_sram Memory Double Bit ECC Error
        NAME: tmm_tsc_free_l2_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tmm_dqi_timer_data_fifo_sram Memory Double Bit ECC Error
        NAME: tmm_dqi_timer_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: tmm_dqi_wu_fifo_sram Memory Double Bit ECC Error
        NAME: tmm_dqi_wu_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: sni_cmh_ingress_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: sni_cmh_ingress_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: sni_cmh_ingress_wu_req_data_fifo_sram Memory Double Bit ECC Error
        NAME: sni_cmh_ingress_wu_req_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_tlc_tail_fifo_data_sram_2 Memory Double Bit ECC Error
        NAME: dqc_tlc_tail_fifo_data_sram_2_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_tlc_tail_fifo_data_sram_1 Memory Double Bit ECC Error
        NAME: dqc_tlc_tail_fifo_data_sram_1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_tlc_tail_fifo_data_sram_0 Memory Double Bit ECC Error
        NAME: dqc_tlc_tail_fifo_data_sram_0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_hdc_head_fifo_sram_3 Memory Double Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_3_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_hdc_head_fifo_sram_2 Memory Double Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_2_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_hdc_head_fifo_sram_1 Memory Double Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_hdc_head_fifo_sram_0 Memory Double Bit ECC Error
        NAME: dqc_hdc_head_fifo_sram_0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_3 Memory Double Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_3_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_2 Memory Double Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_2_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_1 Memory Double Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_wbuf_wbuf_data_sram_0 Memory Double Bit ECC Error
        NAME: dqc_bdc_wbuf_wbuf_data_sram_0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_3 Memory Double Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_3_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_2 Memory Double Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_2_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_1 Memory Double Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_rbuf_rbuf_data_sram_0 Memory Double Bit ECC Error
        NAME: dqc_bdc_rbuf_rbuf_data_sram_0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_3 Memory Double Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_3_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_2 Memory Double Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_2_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_1 Memory Double Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_lbuf_lbuf_data_sram_0 Memory Double Bit ECC Error
        NAME: dqc_bdc_lbuf_lbuf_data_sram_0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_lbuf_next_ptr_sram Memory Double Bit ECC Error
        NAME: dqc_bdc_lbuf_next_ptr_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_q_state_sram Memory Double Bit ECC Error
        NAME: dqc_bdc_q_state_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: dqc_bdc_hbm_bitalloc_sram Memory Double Bit ECC Error
        NAME: dqc_bdc_hbm_bitalloc_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_wbuf_wbuf_data_sram_lsb Memory Double Bit ECC Error
        NAME: cwqm_wbuf_wbuf_data_sram_lsb_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_wbuf_wbuf_data_sram_msb Memory Double Bit ECC Error
        NAME: cwqm_wbuf_wbuf_data_sram_msb_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_states_anycast_dma_ncv_th_sram_lsb Memory Double Bit ECC Error
        NAME: cwqm_states_anycast_dma_ncv_th_sram_lsb_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_states_anycast_dma_ncv_th_sram_msb Memory Double Bit ECC Error
        NAME: cwqm_states_anycast_dma_ncv_th_sram_msb_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_states_q_depth_ncv_th_sram_lsb Memory Double Bit ECC Error
        NAME: cwqm_states_q_depth_ncv_th_sram_lsb_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_states_q_depth_ncv_th_sram_msb Memory Double Bit ECC Error
        NAME: cwqm_states_q_depth_ncv_th_sram_msb_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_states_q_ptr_sram Memory Double Bit ECC Error
        NAME: cwqm_states_q_ptr_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_rbuf_rbuf_data_sram_lsb Memory Double Bit ECC Error
        NAME: cwqm_rbuf_rbuf_data_sram_lsb_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_rbuf_rbuf_data_sram_msb Memory Double Bit ECC Error
        NAME: cwqm_rbuf_rbuf_data_sram_msb_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_pbuf_wu_sram Memory Double Bit ECC Error
        NAME: cwqm_pbuf_wu_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_index_pf_wu_index_pf_sram1 Memory Double Bit ECC Error
        NAME: cwqm_index_pf_wu_index_pf_sram1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_index_pf_wu_index_pf_sram0 Memory Double Bit ECC Error
        NAME: cwqm_index_pf_wu_index_pf_sram0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: cwqm_du_du_fifo_sram Memory Double Bit ECC Error
        NAME: cwqm_du_du_fifo_sram_uerr
        WIDTH: 1
    NAME: pc_cmh_sram_0_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 10
    NAME: pc_cmh_sram_0_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to ECC/parity error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 13
    NAME: pc_cmh_sram_0_log_addr
  - ATTR: 5
    COUNT: 1
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Inject error into mpf_sn_resp_data_fifo_sram memory
        NAME: mpf_sn_resp_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into ftg_fci_core5_data_fifo_sram1 memory
        NAME: ftg_fci_core5_data_fifo_sram1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into ftg_fci_core5_data_fifo_sram0 memory
        NAME: ftg_fci_core5_data_fifo_sram0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into ftg_fci_core4_data_fifo_sram1 memory
        NAME: ftg_fci_core4_data_fifo_sram1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into ftg_fci_core4_data_fifo_sram0 memory
        NAME: ftg_fci_core4_data_fifo_sram0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into ftg_fci_core3_data_fifo_sram1 memory
        NAME: ftg_fci_core3_data_fifo_sram1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into ftg_fci_core3_data_fifo_sram0 memory
        NAME: ftg_fci_core3_data_fifo_sram0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into ftg_fci_core2_data_fifo_sram1 memory
        NAME: ftg_fci_core2_data_fifo_sram1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into ftg_fci_core2_data_fifo_sram0 memory
        NAME: ftg_fci_core2_data_fifo_sram0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into ftg_fci_core1_data_fifo_sram1 memory
        NAME: ftg_fci_core1_data_fifo_sram1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into ftg_fci_core1_data_fifo_sram0 memory
        NAME: ftg_fci_core1_data_fifo_sram0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into ftg_fci_core0_data_fifo_sram1 memory
        NAME: ftg_fci_core0_data_fifo_sram1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into ftg_fci_core0_data_fifo_sram0 memory
        NAME: ftg_fci_core0_data_fifo_sram0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core5_sn_resp_data_fifo_sram memory
        NAME: frg_fci_core5_sn_resp_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core5_tm_id_nm_data_fifo_sram memory
        NAME: frg_fci_core5_tm_id_nm_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core5_wu_data_fifo_sram memory
        NAME: frg_fci_core5_wu_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core4_sn_resp_data_fifo_sram memory
        NAME: frg_fci_core4_sn_resp_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core4_tm_id_nm_data_fifo_sram memory
        NAME: frg_fci_core4_tm_id_nm_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core4_wu_data_fifo_sram memory
        NAME: frg_fci_core4_wu_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core3_sn_resp_data_fifo_sram memory
        NAME: frg_fci_core3_sn_resp_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core3_tm_id_nm_data_fifo_sram memory
        NAME: frg_fci_core3_tm_id_nm_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core3_wu_data_fifo_sram memory
        NAME: frg_fci_core3_wu_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core2_sn_resp_data_fifo_sram memory
        NAME: frg_fci_core2_sn_resp_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core2_tm_id_nm_data_fifo_sram memory
        NAME: frg_fci_core2_tm_id_nm_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core2_wu_data_fifo_sram memory
        NAME: frg_fci_core2_wu_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core1_sn_resp_data_fifo_sram memory
        NAME: frg_fci_core1_sn_resp_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core1_tm_id_nm_data_fifo_sram memory
        NAME: frg_fci_core1_tm_id_nm_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core1_wu_data_fifo_sram memory
        NAME: frg_fci_core1_wu_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core0_sn_resp_data_fifo_sram memory
        NAME: frg_fci_core0_sn_resp_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core0_tm_id_nm_data_fifo_sram memory
        NAME: frg_fci_core0_tm_id_nm_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_fci_core0_wu_data_fifo_sram memory
        NAME: frg_fci_core0_wu_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into frg_sn_resp_data_fifo_sram memory
        NAME: frg_sn_resp_data_fifo_sram
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-
          Type of error to be injected
                                            Applied to all memory error injection
                                            0 - Uncorrectable error
                                            1 - Correctable error
                                            
        NAME: err_type
        WIDTH: 1
    NAME: pc_cmh_sram_1_err_inj_cfg
    TEST_ATTR: 2
  - ATTR: 10
    DESCRIPTION: |-
      SRAM bit vector that has ECC/parity error
                                 First SRAM ECC/parity error detected (1-hot)
                                 Set when first error is detected
                                 Reset when corresponding interrupt status bit is cleared
                                
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: mpf_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: mpf_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core5_data_fifo_sram1 Memory Single Bit ECC Error
        NAME: ftg_fci_core5_data_fifo_sram1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core5_data_fifo_sram0 Memory Single Bit ECC Error
        NAME: ftg_fci_core5_data_fifo_sram0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core4_data_fifo_sram1 Memory Single Bit ECC Error
        NAME: ftg_fci_core4_data_fifo_sram1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core4_data_fifo_sram0 Memory Single Bit ECC Error
        NAME: ftg_fci_core4_data_fifo_sram0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core3_data_fifo_sram1 Memory Single Bit ECC Error
        NAME: ftg_fci_core3_data_fifo_sram1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core3_data_fifo_sram0 Memory Single Bit ECC Error
        NAME: ftg_fci_core3_data_fifo_sram0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core2_data_fifo_sram1 Memory Single Bit ECC Error
        NAME: ftg_fci_core2_data_fifo_sram1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core2_data_fifo_sram0 Memory Single Bit ECC Error
        NAME: ftg_fci_core2_data_fifo_sram0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core1_data_fifo_sram1 Memory Single Bit ECC Error
        NAME: ftg_fci_core1_data_fifo_sram1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core1_data_fifo_sram0 Memory Single Bit ECC Error
        NAME: ftg_fci_core1_data_fifo_sram0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core0_data_fifo_sram1 Memory Single Bit ECC Error
        NAME: ftg_fci_core0_data_fifo_sram1_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core0_data_fifo_sram0 Memory Single Bit ECC Error
        NAME: ftg_fci_core0_data_fifo_sram0_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core5_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core5_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core5_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core5_tm_id_nm_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core5_wu_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core5_wu_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core4_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core4_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core4_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core4_tm_id_nm_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core4_wu_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core4_wu_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core3_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core3_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core3_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core3_tm_id_nm_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core3_wu_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core3_wu_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core2_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core2_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core2_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core2_tm_id_nm_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core2_wu_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core2_wu_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core1_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core1_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core1_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core1_tm_id_nm_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core1_wu_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core1_wu_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core0_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core0_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core0_tm_id_nm_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core0_tm_id_nm_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core0_wu_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_fci_core0_wu_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_sn_resp_data_fifo_sram Memory Single Bit ECC Error
        NAME: frg_sn_resp_data_fifo_sram_cerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: mpf_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: mpf_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core5_data_fifo_sram1 Memory Double Bit ECC Error
        NAME: ftg_fci_core5_data_fifo_sram1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core5_data_fifo_sram0 Memory Double Bit ECC Error
        NAME: ftg_fci_core5_data_fifo_sram0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core4_data_fifo_sram1 Memory Double Bit ECC Error
        NAME: ftg_fci_core4_data_fifo_sram1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core4_data_fifo_sram0 Memory Double Bit ECC Error
        NAME: ftg_fci_core4_data_fifo_sram0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core3_data_fifo_sram1 Memory Double Bit ECC Error
        NAME: ftg_fci_core3_data_fifo_sram1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core3_data_fifo_sram0 Memory Double Bit ECC Error
        NAME: ftg_fci_core3_data_fifo_sram0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core2_data_fifo_sram1 Memory Double Bit ECC Error
        NAME: ftg_fci_core2_data_fifo_sram1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core2_data_fifo_sram0 Memory Double Bit ECC Error
        NAME: ftg_fci_core2_data_fifo_sram0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core1_data_fifo_sram1 Memory Double Bit ECC Error
        NAME: ftg_fci_core1_data_fifo_sram1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core1_data_fifo_sram0 Memory Double Bit ECC Error
        NAME: ftg_fci_core1_data_fifo_sram0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core0_data_fifo_sram1 Memory Double Bit ECC Error
        NAME: ftg_fci_core0_data_fifo_sram1_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: ftg_fci_core0_data_fifo_sram0 Memory Double Bit ECC Error
        NAME: ftg_fci_core0_data_fifo_sram0_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core5_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core5_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core5_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core5_tm_id_nm_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core5_wu_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core5_wu_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core4_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core4_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core4_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core4_tm_id_nm_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core4_wu_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core4_wu_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core3_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core3_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core3_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core3_tm_id_nm_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core3_wu_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core3_wu_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core2_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core2_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core2_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core2_tm_id_nm_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core2_wu_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core2_wu_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core1_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core1_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core1_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core1_tm_id_nm_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core1_wu_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core1_wu_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core0_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core0_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core0_tm_id_nm_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core0_tm_id_nm_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_fci_core0_wu_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_fci_core0_wu_data_fifo_sram_uerr
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: frg_sn_resp_data_fifo_sram Memory Double Bit ECC Error
        NAME: frg_sn_resp_data_fifo_sram_uerr
        WIDTH: 1
    NAME: pc_cmh_sram_1_log_err
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Syndrome related to ECC error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 9
    NAME: pc_cmh_sram_1_log_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Address related to ECC/parity error
                                            detected while reading data from SRAM
                                           
        NAME: val
        WIDTH: 6
    NAME: pc_cmh_sram_1_log_addr
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-2
      
                                  CWQM Q Depth NCV Threshold Sets Configuration
                                  The current Q depth is compared to the thresholds in descending order, i.e. ncv_th_1 last.
                                  If the current Q depth is greater than or equal to a threshold, the threshold index is returned as the NCV.
                                  If the current Q depth is less than all thresholds, the NCV value of 0 is returned.
                                  The threshold values should be in the following order:
                                     ... >= ncv_th_3 >= ncv_th_2 >= ncv_th_1
                                 
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 61440
        DESCRIPTION: |-2
          
                                            NCV threshold 15
                                           
        NAME: th_15
        WIDTH: 16
      - DEFAULT: 57344
        DESCRIPTION: |-2
          
                                            NCV threshold 14
                                           
        NAME: th_14
        WIDTH: 16
      - DEFAULT: 53248
        DESCRIPTION: |-2
          
                                            NCV threshold 13
                                           
        NAME: th_13
        WIDTH: 16
      - DEFAULT: 49152
        DESCRIPTION: |-2
          
                                            NCV threshold 12
                                           
        NAME: th_12
        WIDTH: 16
      - DEFAULT: 45056
        DESCRIPTION: |-2
          
                                            NCV threshold 11
                                           
        NAME: th_11
        WIDTH: 16
      - DEFAULT: 40960
        DESCRIPTION: |-2
          
                                            NCV threshold 10
                                           
        NAME: th_10
        WIDTH: 16
      - DEFAULT: 36864
        DESCRIPTION: |-2
          
                                            NCV threshold 9
                                           
        NAME: th_9
        WIDTH: 16
      - DEFAULT: 32768
        DESCRIPTION: |-2
          
                                            NCV threshold 8
                                           
        NAME: th_8
        WIDTH: 16
      - DEFAULT: 28672
        DESCRIPTION: |-2
          
                                            NCV threshold 7
                                           
        NAME: th_7
        WIDTH: 16
      - DEFAULT: 24576
        DESCRIPTION: |-2
          
                                            NCV threshold 6
                                           
        NAME: th_6
        WIDTH: 16
      - DEFAULT: 20480
        DESCRIPTION: |-2
          
                                            NCV threshold 5
                                           
        NAME: th_5
        WIDTH: 16
      - DEFAULT: 16384
        DESCRIPTION: |-2
          
                                            NCV threshold 4
                                           
        NAME: th_4
        WIDTH: 16
      - DEFAULT: 12288
        DESCRIPTION: |-2
          
                                            NCV threshold 3
                                           
        NAME: th_3
        WIDTH: 16
      - DEFAULT: 8192
        DESCRIPTION: |-2
          
                                            NCV threshold 2
                                           
        NAME: th_2
        WIDTH: 16
      - DEFAULT: 4096
        DESCRIPTION: |-2
          
                                            NCV threshold 1
                                           
        NAME: th_1
        WIDTH: 16
    NAME: pc_cmh_cwqm_q_depth_ncv_th_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-2
      
                                  CWQM Anycast Q Depth and DMA Count NCV Threshold Sets Configuration
                                  This set of thresholds are shared between the Anycast Qs and the DMA Qs.
                                  For the Anycast Qs, this is the Q depth.
                                  For the DMA Qs, this is the DMA count in 64B unit.
                                  See pc_cmh_cwqm_q_depth_ncv_th_cfg for NCV determination logic.
                                 
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 61440
        DESCRIPTION: |-2
          
                                            NCV threshold 15
                                           
        NAME: th_15
        WIDTH: 16
      - DEFAULT: 57344
        DESCRIPTION: |-2
          
                                            NCV threshold 14
                                           
        NAME: th_14
        WIDTH: 16
      - DEFAULT: 53248
        DESCRIPTION: |-2
          
                                            NCV threshold 13
                                           
        NAME: th_13
        WIDTH: 16
      - DEFAULT: 49152
        DESCRIPTION: |-2
          
                                            NCV threshold 12
                                           
        NAME: th_12
        WIDTH: 16
      - DEFAULT: 45056
        DESCRIPTION: |-2
          
                                            NCV threshold 11
                                           
        NAME: th_11
        WIDTH: 16
      - DEFAULT: 40960
        DESCRIPTION: |-2
          
                                            NCV threshold 10
                                           
        NAME: th_10
        WIDTH: 16
      - DEFAULT: 36864
        DESCRIPTION: |-2
          
                                            NCV threshold 9
                                           
        NAME: th_9
        WIDTH: 16
      - DEFAULT: 32768
        DESCRIPTION: |-2
          
                                            NCV threshold 8
                                           
        NAME: th_8
        WIDTH: 16
      - DEFAULT: 28672
        DESCRIPTION: |-2
          
                                            NCV threshold 7
                                           
        NAME: th_7
        WIDTH: 16
      - DEFAULT: 24576
        DESCRIPTION: |-2
          
                                            NCV threshold 6
                                           
        NAME: th_6
        WIDTH: 16
      - DEFAULT: 20480
        DESCRIPTION: |-2
          
                                            NCV threshold 5
                                           
        NAME: th_5
        WIDTH: 16
      - DEFAULT: 16384
        DESCRIPTION: |-2
          
                                            NCV threshold 4
                                           
        NAME: th_4
        WIDTH: 16
      - DEFAULT: 12288
        DESCRIPTION: |-2
          
                                            NCV threshold 3
                                           
        NAME: th_3
        WIDTH: 16
      - DEFAULT: 8192
        DESCRIPTION: |-2
          
                                            NCV threshold 2
                                           
        NAME: th_2
        WIDTH: 16
      - DEFAULT: 4096
        DESCRIPTION: |-2
          
                                            NCV threshold 1
                                           
        NAME: th_1
        WIDTH: 16
    NAME: pc_cmh_cwqm_anycast_dma_ncv_th_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      CWQM VP Q Depth Threshold Select Configuration
                                 0 = Core0_VP0, 1 = Core0_VP1, 2 = Core0_VP2, 3 = Core0_VP3, ... , 20 = Core5_VP0, 21 = Core5_VP1, 22 = Core5_VP2, 23 = Core5_VP3
                                
    ENTRIES: 24
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This specifies the Q depth NCV threshold set for the specified VP HI queue.
                                           
        NAME: hi_th_sel
        WIDTH: 4
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This specifies the Q depth NCV threshold set for the specified VP LO queue.
                                           
        NAME: lo_th_sel
        WIDTH: 4
    NAME: pc_cmh_cwqm_vp_q_depth_ncv_th_sel_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM LE Q Depth Threshold Select Configuration
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This specifies the Q depth NCV threshold set for the specified queue.
                                           
        NAME: th_sel
        WIDTH: 4
    NAME: pc_cmh_cwqm_le_q_depth_ncv_th_sel_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM DMA Q Depth Threshold Select Configuration
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This specifies the Q depth NCV threshold set for the specified queue.
                                           
        NAME: th_sel
        WIDTH: 4
    NAME: pc_cmh_cwqm_dma_q_depth_ncv_th_sel_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM RGX Q Depth Threshold Select Configuration
    ENTRIES: 6
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This specifies the Q depth NCV threshold set for the specified queue.
                                           
        NAME: th_sel
        WIDTH: 4
    NAME: pc_cmh_cwqm_rgx_q_depth_ncv_th_sel_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM ZIP Q Depth Threshold Select Configuration
    ENTRIES: 8
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This specifies the Q depth NCV threshold set for the specified queue.
                                           
        NAME: th_sel
        WIDTH: 4
    NAME: pc_cmh_cwqm_zip_q_depth_ncv_th_sel_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM Anycast Q Depth Threshold Select Configuration
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This specifies the Q depth NCV threshold set for the specified queue.
                                           
        NAME: th_sel
        WIDTH: 4
    NAME: pc_cmh_cwqm_anycast_q_depth_ncv_th_sel_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM DMA Count Threshold Select Configuration
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            If set, the worst of the DMA count NCV and the Q depth NCV is returned.
                                            Else, only the Q depth NCV is returned.
                                           
        NAME: th_en
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This specifies the DMA count NCV threshold set for the specified queue.
                                           
        NAME: th_sel
        WIDTH: 4
    NAME: pc_cmh_cwqm_dma_cnt_ncv_th_sel_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      CWQM VP LO Anycast Select Configuration
                                 0 = Core0_VP0, 1 = Core0_VP1, 2 = Core0_VP2, 3 = Core0_VP3, ... , 20 = Core5_VP0, 21 = Core5_VP1, 22 = Core5_VP2, 23 = Core5_VP3
                                
    ENTRIES: 24
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This queue belongs to an anycast group.
                                           
        NAME: anycast_vld
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This specifies which anycast group this queue belongs to.
                                           
        NAME: anycast_sel
        WIDTH: 4
    NAME: pc_cmh_cwqm_vp_anycast_sel_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CWQM Queue Pointer Memory
    ENTRIES: 142
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Queue Pointer
                                           
        NAME: val
        STRUCT_NAME: pc_cmh_cwqm_q_ptr_sram_entry_t
        WIDTH: 68
    NAME: pc_cmh_cwqm_q_ptr
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: PBUF Free Bit Set
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Set a bit to 1 to set the corresponding PBUF free bit.
                                            This register always return 0 on read.
                                            entry 0 = pbuf_free_vec[64-1:0]
                                            entry 1 = pbuf_free_vec[2*64-1:64]
                                            ...
                                           
        NAME: val
        WIDTH: 64
    NAME: pc_cmh_cwqm_pbuf_free_bit_set
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: PBUF Free Bit Clear
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Set a bit to 1 to clear the corresponding PBUF free bit.
                                            This register always return 0 on read.
                                            entry 0 = pbuf_free_vec[64-1:0]
                                            entry 1 = pbuf_free_vec[2*64-1:64]
                                            ...
                                           
        NAME: val
        WIDTH: 64
    NAME: pc_cmh_cwqm_pbuf_free_bit_clr
    TEST_ATTR: 0
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: PBUF Free Vector
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            PBUF free vector
                                            entry 0 = pbuf_free_vec[64-1:0]
                                            entry 1 = pbuf_free_vec[2*64-1:64]
                                            ...
                                           
        NAME: val
        WIDTH: 64
    NAME: pc_cmh_cwqm_pbuf_free_vec
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: PBUF Memory
    ENTRIES: 1024
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            PBUF Data
                                           
        NAME: val
        STRUCT_NAME: pc_cmh_wm_entry_t
        WIDTH: 256
    NAME: pc_cmh_cwqm_pbuf_mem
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: WU Index Prefetch SRAM
    ENTRIES: 64
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 256
    NAME: pc_cmh_cwqm_wu_index_pf_sram
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: WM Memory
    ENTRIES: 8192
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            WM Data
                                           
        NAME: val
        STRUCT_NAME: pc_cmh_wm_entry_t
        WIDTH: 256
    NAME: pc_cmh_wm_mem
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: TMM SW Opcode Configuration
    ENTRIES: 256
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            This is a lookup table which is indexed by the wu_func field in the timer start command.
                                            The data will be placed in the sw_opcode field in the timer WU when the timer expired.
                                           
        NAME: data
        WIDTH: 24
    NAME: pc_cmh_tmm_sw_opcode_cfg
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: TMM TSC Free L2
    ENTRIES: 128
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Free list L2 vector
        NAME: val
        WIDTH: 64
    NAME: pc_cmh_tmm_tsc_free_l2
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: TMM TSC Timer State Memory
    ENTRIES: 8192
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Timer states
        NAME: val
        WIDTH: 64
    NAME: pc_cmh_tmm_tsc_timer_states
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: Access to HBM Page Freelist Memory
    ENTRIES: 4096
    FLDLST:
      - DEFAULT: 4294967295
        DESCRIPTION: |-2
          
                                            HBM page freelist data.
                                           
        NAME: fld_data
        WIDTH: 32
    NAME: pc_cmh_dqc_bdc_hbm_bitalloc_cfg
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: LBUF Free Bit Set
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Set a bit to 1 to set the corresponding LBUF free bit.
                                            This register always return 0 on read.
                                            entry 0 = lbuf_free_vec[64-1:0]
                                            entry 1 = lbuf_free_vec[2*64-1:64]
                                            ...
                                           
        NAME: val
        WIDTH: 64
    NAME: pc_cmh_dqc_bdc_lbuf_free_bit_set
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: LBUF Free Bit Clear
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Set a bit to 1 to clear the corresponding LBUF free bit.
                                            This register always return 0 on read.
                                            entry 0 = lbuf_free_vec[64-1:0]
                                            entry 1 = lbuf_free_vec[2*64-1:64]
                                            ...
                                           
        NAME: val
        WIDTH: 64
    NAME: pc_cmh_dqc_bdc_lbuf_free_bit_clr
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: LBUF Free Vector
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            LBUF free vector
                                            entry 0 = lbuf_free_vec[64-1:0]
                                            entry 1 = lbuf_free_vec[2*64-1:64]
                                            ...
                                           
        NAME: val
        WIDTH: 64
    NAME: pc_cmh_dqc_bdc_lbuf_free_vec
    TEST_ATTR: 2
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: LBUF Memory
    ENTRIES: 1024
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            LBUF Data
                                           
        NAME: val
        STRUCT_NAME: pc_cmh_tmm_entry_union_t
        WIDTH: 128
    NAME: pc_cmh_dqc_bdc_lbuf_mem
    TEST_ATTR: 4
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: DQC BDC HBM Page Pointer Prefetch FIFO Memory
    ENTRIES: 15
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Entry value
        NAME: val
        WIDTH: 13
    NAME: pc_cmh_dqc_bdc_hbm_page_ptr_pf_fifo_mem
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: DQC BDC Queue State Memory
    ENTRIES: 40
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            Queue states
                                            {blk_cnt, rd_page_ptr, rd_page_offset, wr_page_ptr, wr_page_offset, next_wr_page_ptr, wr_lbuf_ptr, wr_use_lbuf}
                                           
        NAME: val
        WIDTH: 73
    NAME: pc_cmh_dqc_bdc_q_state_mem
    TEST_ATTR: 0
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: DQC BDC LBUF Next Pointer Memory
    ENTRIES: 256
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            LBUF next pointer
                                            {lbuf_next_ptr_rd_use_lbuf, lbuf_next_ptr_rd_ptr}
                                           
        NAME: val
        WIDTH: 9
    NAME: pc_cmh_dqc_bdc_lbuf_next_ptr_mem
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: |-
      CIC WU Profile Configuration
                                 PC : Only profiles 0-2 are valid.
                                 CC : All profiles are valid.
                                
    ENTRIES: 16
    FLDLST:
      - DEFAULT: 8
        DESCRIPTION: |-2
          
                                            WU DLID.
                                           
        NAME: dlid
        WIDTH: 5
      - DEFAULT: 0
        DESCRIPTION: |-2
          
                                            WU SW Opcode.
                                           
        NAME: sw_opcode
        WIDTH: 24
    NAME: pc_cmh_cic_wu_profile_cfg
    TEST_ATTR: 0
  - ATTR: 38
    COUNT: 1
    DESCRIPTION: SNI Stat Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: Count SNI CMH egress transaction
        OFFSET: 3
        SFX: cmh_egress
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count SNI CMH ingress transaction
        OFFSET: 2
        SFX: cmh_ingress
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count SNI CVP egress transaction
        OFFSET: 1
        SFX: cvp_egress
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count SNI CVP ingress transaction
        OFFSET: 0
        SFX: cvp_ingress
        SWA: 8388608
        TYPE: 8192
    ENTRIES: 4
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: SNI Stat Counters
        NAME: val
        WIDTH: 36
    NAME: pc_cmh_sni_stat_cnts
    TEST_ATTR: 2
  - ATTR: 38
    COUNT: 1
    DESCRIPTION: DNI Stat Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: Count DNI egress transaction
        OFFSET: 1
        SFX: egress
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count DNI ingress transaction
        OFFSET: 0
        SFX: ingress
        SWA: 8388608
        TYPE: 8192
    ENTRIES: 2
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: DNI Stat Counters
        NAME: val
        WIDTH: 36
    NAME: pc_cmh_dni_stat_cnts
    TEST_ATTR: 2
  - ATTR: 38
    COUNT: 1
    DESCRIPTION: CWQM Stat Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: Count RGX   WU egress transaction
        OFFSET: 5
        SFX: rgx_egress
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count ZIP   WU egress transaction
        OFFSET: 4
        SFX: zip_egress
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count DMA   WU egress transaction
        OFFSET: 3
        SFX: dma_egress
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count LE    WU egress transaction
        OFFSET: 2
        SFX: le_egress
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count Core  WU egress transaction
        OFFSET: 1
        SFX: core_egress
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count trace WU egress transaction
        OFFSET: 0
        SFX: trace_egress
        SWA: 8388608
        TYPE: 8192
    ENTRIES: 6
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: CWQM Stat Counters
        NAME: val
        WIDTH: 36
    NAME: pc_cmh_cwqm_stat_cnts
    TEST_ATTR: 2
  - ATTR: 38
    COUNT: 1
    DESCRIPTION: RSM Stat Counters
    ENTATTR:
      - DEFAULT: 0
        DESCRIPTION: Count RSM BP occupancy transaction
        OFFSET: 2
        SFX: bp
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count RSM BN egress transaction
        OFFSET: 1
        SFX: bne
        SWA: 8388608
        TYPE: 8192
      - DEFAULT: 0
        DESCRIPTION: Count RSM BN ingress transaction
        OFFSET: 0
        SFX: bni
        SWA: 8388608
        TYPE: 8192
    ENTRIES: 3
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: RSM Stat Counters
        NAME: val
        WIDTH: 36
    NAME: pc_cmh_rsm_stat_cnts
    TEST_ATTR: 2
  - ATTR: 10
    COUNT: 1
    DESCRIPTION: FLA Data
    ENTRIES: 15
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ''
        NAME: val
        WIDTH: 128
    NAME: pc_cmh_fla
    TEST_ATTR: 0
XASIZE: 0
