
SolarTracker_STM32L412CBU6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a99c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000534  0800ab30  0800ab30  0001ab30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b064  0800b064  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800b064  0800b064  0001b064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b06c  0800b06c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b06c  0800b06c  0001b06c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b070  0800b070  0001b070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800b074  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ec8  200001e4  0800b258  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200030ac  0800b258  000230ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bd4d  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003878  00000000  00000000  0003bf61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001738  00000000  00000000  0003f7e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015d0  00000000  00000000  00040f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001de15  00000000  00000000  000424e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a0cc  00000000  00000000  000602fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b7f4e  00000000  00000000  0007a3c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00132317  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007464  00000000  00000000  00132368  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ab14 	.word	0x0800ab14

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800ab14 	.word	0x0800ab14

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_d2uiz>:
 8000b4c:	004a      	lsls	r2, r1, #1
 8000b4e:	d211      	bcs.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b54:	d211      	bcs.n	8000b7a <__aeabi_d2uiz+0x2e>
 8000b56:	d50d      	bpl.n	8000b74 <__aeabi_d2uiz+0x28>
 8000b58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b60:	d40e      	bmi.n	8000b80 <__aeabi_d2uiz+0x34>
 8000b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b7e:	d102      	bne.n	8000b86 <__aeabi_d2uiz+0x3a>
 8000b80:	f04f 30ff 	mov.w	r0, #4294967295
 8000b84:	4770      	bx	lr
 8000b86:	f04f 0000 	mov.w	r0, #0
 8000b8a:	4770      	bx	lr

08000b8c <__aeabi_d2f>:
 8000b8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b90:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b94:	bf24      	itt	cs
 8000b96:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b9a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b9e:	d90d      	bls.n	8000bbc <__aeabi_d2f+0x30>
 8000ba0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ba4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ba8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bac:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bb0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bb4:	bf08      	it	eq
 8000bb6:	f020 0001 	biceq.w	r0, r0, #1
 8000bba:	4770      	bx	lr
 8000bbc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bc0:	d121      	bne.n	8000c06 <__aeabi_d2f+0x7a>
 8000bc2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bc6:	bfbc      	itt	lt
 8000bc8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bcc:	4770      	bxlt	lr
 8000bce:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bd2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bd6:	f1c2 0218 	rsb	r2, r2, #24
 8000bda:	f1c2 0c20 	rsb	ip, r2, #32
 8000bde:	fa10 f30c 	lsls.w	r3, r0, ip
 8000be2:	fa20 f002 	lsr.w	r0, r0, r2
 8000be6:	bf18      	it	ne
 8000be8:	f040 0001 	orrne.w	r0, r0, #1
 8000bec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bf4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bf8:	ea40 000c 	orr.w	r0, r0, ip
 8000bfc:	fa23 f302 	lsr.w	r3, r3, r2
 8000c00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c04:	e7cc      	b.n	8000ba0 <__aeabi_d2f+0x14>
 8000c06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c0a:	d107      	bne.n	8000c1c <__aeabi_d2f+0x90>
 8000c0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c10:	bf1e      	ittt	ne
 8000c12:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c16:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c1a:	4770      	bxne	lr
 8000c1c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c20:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c24:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <__aeabi_uldivmod>:
 8000c2c:	b953      	cbnz	r3, 8000c44 <__aeabi_uldivmod+0x18>
 8000c2e:	b94a      	cbnz	r2, 8000c44 <__aeabi_uldivmod+0x18>
 8000c30:	2900      	cmp	r1, #0
 8000c32:	bf08      	it	eq
 8000c34:	2800      	cmpeq	r0, #0
 8000c36:	bf1c      	itt	ne
 8000c38:	f04f 31ff 	movne.w	r1, #4294967295
 8000c3c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c40:	f000 b9aa 	b.w	8000f98 <__aeabi_idiv0>
 8000c44:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c4c:	f000 f83c 	bl	8000cc8 <__udivmoddi4>
 8000c50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c58:	b004      	add	sp, #16
 8000c5a:	4770      	bx	lr

08000c5c <__aeabi_d2lz>:
 8000c5c:	b538      	push	{r3, r4, r5, lr}
 8000c5e:	2200      	movs	r2, #0
 8000c60:	2300      	movs	r3, #0
 8000c62:	4604      	mov	r4, r0
 8000c64:	460d      	mov	r5, r1
 8000c66:	f7ff ff49 	bl	8000afc <__aeabi_dcmplt>
 8000c6a:	b928      	cbnz	r0, 8000c78 <__aeabi_d2lz+0x1c>
 8000c6c:	4620      	mov	r0, r4
 8000c6e:	4629      	mov	r1, r5
 8000c70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c74:	f000 b80a 	b.w	8000c8c <__aeabi_d2ulz>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c7e:	f000 f805 	bl	8000c8c <__aeabi_d2ulz>
 8000c82:	4240      	negs	r0, r0
 8000c84:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c88:	bd38      	pop	{r3, r4, r5, pc}
 8000c8a:	bf00      	nop

08000c8c <__aeabi_d2ulz>:
 8000c8c:	b5d0      	push	{r4, r6, r7, lr}
 8000c8e:	4b0c      	ldr	r3, [pc, #48]	; (8000cc0 <__aeabi_d2ulz+0x34>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	4606      	mov	r6, r0
 8000c94:	460f      	mov	r7, r1
 8000c96:	f7ff fcbf 	bl	8000618 <__aeabi_dmul>
 8000c9a:	f7ff ff57 	bl	8000b4c <__aeabi_d2uiz>
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	f7ff fc40 	bl	8000524 <__aeabi_ui2d>
 8000ca4:	4b07      	ldr	r3, [pc, #28]	; (8000cc4 <__aeabi_d2ulz+0x38>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f7ff fcb6 	bl	8000618 <__aeabi_dmul>
 8000cac:	4602      	mov	r2, r0
 8000cae:	460b      	mov	r3, r1
 8000cb0:	4630      	mov	r0, r6
 8000cb2:	4639      	mov	r1, r7
 8000cb4:	f7ff faf8 	bl	80002a8 <__aeabi_dsub>
 8000cb8:	f7ff ff48 	bl	8000b4c <__aeabi_d2uiz>
 8000cbc:	4621      	mov	r1, r4
 8000cbe:	bdd0      	pop	{r4, r6, r7, pc}
 8000cc0:	3df00000 	.word	0x3df00000
 8000cc4:	41f00000 	.word	0x41f00000

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	60b9      	str	r1, [r7, #8]
 8000fa6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	4a07      	ldr	r2, [pc, #28]	; (8000fc8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000fac:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	4a06      	ldr	r2, [pc, #24]	; (8000fcc <vApplicationGetIdleTaskMemory+0x30>)
 8000fb2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2280      	movs	r2, #128	; 0x80
 8000fb8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000fba:	bf00      	nop
 8000fbc:	3714      	adds	r7, #20
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	20000200 	.word	0x20000200
 8000fcc:	200002b4 	.word	0x200002b4

08000fd0 <GpsToDecimalDegrees>:
 * Convert NMEA absolute position to decimal degrees
 * "ddmm.mmmm" or "dddmm.mmmm" really is D+M/60,
 * then negated if quadrant is 'W' or 'S'
 */
float GpsToDecimalDegrees(char* nmeaPos, char quadrant)
{
 8000fd0:	b5b0      	push	{r4, r5, r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	460b      	mov	r3, r1
 8000fda:	70fb      	strb	r3, [r7, #3]
  float v= 0;
 8000fdc:	f04f 0300 	mov.w	r3, #0
 8000fe0:	617b      	str	r3, [r7, #20]
  if(strlen(nmeaPos)>5)
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff f8fe 	bl	80001e4 <strlen>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b05      	cmp	r3, #5
 8000fec:	d948      	bls.n	8001080 <GpsToDecimalDegrees+0xb0>
  {
    char integerPart[3+1];
    int digitCount= (nmeaPos[4]=='.' ? 2 : 3);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	3304      	adds	r3, #4
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	2b2e      	cmp	r3, #46	; 0x2e
 8000ff6:	d101      	bne.n	8000ffc <GpsToDecimalDegrees+0x2c>
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	e000      	b.n	8000ffe <GpsToDecimalDegrees+0x2e>
 8000ffc:	2303      	movs	r3, #3
 8000ffe:	613b      	str	r3, [r7, #16]
    memcpy(integerPart, nmeaPos, digitCount);
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	f107 030c 	add.w	r3, r7, #12
 8001006:	6879      	ldr	r1, [r7, #4]
 8001008:	4618      	mov	r0, r3
 800100a:	f006 fe9a 	bl	8007d42 <memcpy>
    integerPart[digitCount]= 0;
 800100e:	f107 020c 	add.w	r2, r7, #12
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	4413      	add	r3, r2
 8001016:	2200      	movs	r2, #0
 8001018:	701a      	strb	r2, [r3, #0]
    nmeaPos+= digitCount;
 800101a:	693b      	ldr	r3, [r7, #16]
 800101c:	687a      	ldr	r2, [r7, #4]
 800101e:	4413      	add	r3, r2
 8001020:	607b      	str	r3, [r7, #4]
    v= atoi(integerPart) + atof(nmeaPos)/60.;
 8001022:	f107 030c 	add.w	r3, r7, #12
 8001026:	4618      	mov	r0, r3
 8001028:	f006 fd63 	bl	8007af2 <atoi>
 800102c:	4603      	mov	r3, r0
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff fa88 	bl	8000544 <__aeabi_i2d>
 8001034:	4604      	mov	r4, r0
 8001036:	460d      	mov	r5, r1
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f006 fd57 	bl	8007aec <atof>
 800103e:	ec51 0b10 	vmov	r0, r1, d0
 8001042:	f04f 0200 	mov.w	r2, #0
 8001046:	4b12      	ldr	r3, [pc, #72]	; (8001090 <GpsToDecimalDegrees+0xc0>)
 8001048:	f7ff fc10 	bl	800086c <__aeabi_ddiv>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4620      	mov	r0, r4
 8001052:	4629      	mov	r1, r5
 8001054:	f7ff f92a 	bl	80002ac <__adddf3>
 8001058:	4602      	mov	r2, r0
 800105a:	460b      	mov	r3, r1
 800105c:	4610      	mov	r0, r2
 800105e:	4619      	mov	r1, r3
 8001060:	f7ff fd94 	bl	8000b8c <__aeabi_d2f>
 8001064:	4603      	mov	r3, r0
 8001066:	617b      	str	r3, [r7, #20]
    if(quadrant=='W' || quadrant=='S')
 8001068:	78fb      	ldrb	r3, [r7, #3]
 800106a:	2b57      	cmp	r3, #87	; 0x57
 800106c:	d002      	beq.n	8001074 <GpsToDecimalDegrees+0xa4>
 800106e:	78fb      	ldrb	r3, [r7, #3]
 8001070:	2b53      	cmp	r3, #83	; 0x53
 8001072:	d105      	bne.n	8001080 <GpsToDecimalDegrees+0xb0>
      v= -v;
 8001074:	edd7 7a05 	vldr	s15, [r7, #20]
 8001078:	eef1 7a67 	vneg.f32	s15, s15
 800107c:	edc7 7a05 	vstr	s15, [r7, #20]
  }
  return v;
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	ee07 3a90 	vmov	s15, r3
}
 8001086:	eeb0 0a67 	vmov.f32	s0, s15
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bdb0      	pop	{r4, r5, r7, pc}
 8001090:	404e0000 	.word	0x404e0000

08001094 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001094:	b5b0      	push	{r4, r5, r7, lr}
 8001096:	b09c      	sub	sp, #112	; 0x70
 8001098:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800109a:	f000 fe60 	bl	8001d5e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800109e:	f000 f895 	bl	80011cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010a2:	f000 f97d 	bl	80013a0 <MX_GPIO_Init>
  MX_SPI1_Init();
 80010a6:	f000 f8d7 	bl	8001258 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80010aa:	f000 f919 	bl	80012e0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80010ae:	f000 f947 	bl	8001340 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  //Enable Uart Interrupts
  HAL_NVIC_SetPriority(USART_GPS_IRQn, 7, 6);
 80010b2:	2206      	movs	r2, #6
 80010b4:	2107      	movs	r1, #7
 80010b6:	2025      	movs	r0, #37	; 0x25
 80010b8:	f000 ff42 	bl	8001f40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART_GPS_IRQn);
 80010bc:	2025      	movs	r0, #37	; 0x25
 80010be:	f000 ff5b 	bl	8001f78 <HAL_NVIC_EnableIRQ>
  USART_GPS->CR1 |= USART_CR1_RXNEIE; // Enable Interrupt
 80010c2:	4b37      	ldr	r3, [pc, #220]	; (80011a0 <main+0x10c>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a36      	ldr	r2, [pc, #216]	; (80011a0 <main+0x10c>)
 80010c8:	f043 0320 	orr.w	r3, r3, #32
 80010cc:	6013      	str	r3, [r2, #0]

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of spi_mutex */
  osMutexDef(spi_mutex);
 80010ce:	2300      	movs	r3, #0
 80010d0:	66bb      	str	r3, [r7, #104]	; 0x68
 80010d2:	2300      	movs	r3, #0
 80010d4:	66fb      	str	r3, [r7, #108]	; 0x6c
  spi_mutexHandle = osMutexCreate(osMutex(spi_mutex));
 80010d6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80010da:	4618      	mov	r0, r3
 80010dc:	f004 f8f0 	bl	80052c0 <osMutexCreate>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4a30      	ldr	r2, [pc, #192]	; (80011a4 <main+0x110>)
 80010e4:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of spi_sem */
  osSemaphoreDef(spi_sem);
 80010e6:	2300      	movs	r3, #0
 80010e8:	663b      	str	r3, [r7, #96]	; 0x60
 80010ea:	2300      	movs	r3, #0
 80010ec:	667b      	str	r3, [r7, #100]	; 0x64
  spi_semHandle = osSemaphoreCreate(osSemaphore(spi_sem), 1);
 80010ee:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80010f2:	2101      	movs	r1, #1
 80010f4:	4618      	mov	r0, r3
 80010f6:	f004 f8fb 	bl	80052f0 <osSemaphoreCreate>
 80010fa:	4603      	mov	r3, r0
 80010fc:	4a2a      	ldr	r2, [pc, #168]	; (80011a8 <main+0x114>)
 80010fe:	6013      	str	r3, [r2, #0]

  /* definition and creation of uart_sem */
  osSemaphoreDef(uart_sem);
 8001100:	2300      	movs	r3, #0
 8001102:	65bb      	str	r3, [r7, #88]	; 0x58
 8001104:	2300      	movs	r3, #0
 8001106:	65fb      	str	r3, [r7, #92]	; 0x5c
  uart_semHandle = osSemaphoreCreate(osSemaphore(uart_sem), 1);
 8001108:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800110c:	2101      	movs	r1, #1
 800110e:	4618      	mov	r0, r3
 8001110:	f004 f8ee 	bl	80052f0 <osSemaphoreCreate>
 8001114:	4603      	mov	r3, r0
 8001116:	4a25      	ldr	r2, [pc, #148]	; (80011ac <main+0x118>)
 8001118:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  xQueueSerialDataReceived = xQueueCreate( 2, sizeof( SerialBuffer) );
 800111a:	2200      	movs	r2, #0
 800111c:	2164      	movs	r1, #100	; 0x64
 800111e:	2002      	movs	r0, #2
 8001120:	f004 faba 	bl	8005698 <xQueueGenericCreate>
 8001124:	4603      	mov	r3, r0
 8001126:	4a22      	ldr	r2, [pc, #136]	; (80011b0 <main+0x11c>)
 8001128:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of uart1Task */
  osThreadDef(uart1Task, Startuart1Task, osPriorityNormal, 0, 512);
 800112a:	4b22      	ldr	r3, [pc, #136]	; (80011b4 <main+0x120>)
 800112c:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001130:	461d      	mov	r5, r3
 8001132:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001134:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001136:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800113a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uart1TaskHandle = osThreadCreate(osThread(uart1Task), NULL);
 800113e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001142:	2100      	movs	r1, #0
 8001144:	4618      	mov	r0, r3
 8001146:	f004 f85b 	bl	8005200 <osThreadCreate>
 800114a:	4603      	mov	r3, r0
 800114c:	4a1a      	ldr	r2, [pc, #104]	; (80011b8 <main+0x124>)
 800114e:	6013      	str	r3, [r2, #0]

  /* definition and creation of uart2Task */
  osThreadDef(uart2Task, Startuart2Task, osPriorityNormal, 0, 512);
 8001150:	4b1a      	ldr	r3, [pc, #104]	; (80011bc <main+0x128>)
 8001152:	f107 0420 	add.w	r4, r7, #32
 8001156:	461d      	mov	r5, r3
 8001158:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800115a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800115c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001160:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  uart2TaskHandle = osThreadCreate(osThread(uart2Task), NULL);
 8001164:	f107 0320 	add.w	r3, r7, #32
 8001168:	2100      	movs	r1, #0
 800116a:	4618      	mov	r0, r3
 800116c:	f004 f848 	bl	8005200 <osThreadCreate>
 8001170:	4603      	mov	r3, r0
 8001172:	4a13      	ldr	r2, [pc, #76]	; (80011c0 <main+0x12c>)
 8001174:	6013      	str	r3, [r2, #0]

  /* definition and creation of spi1Task */
  osThreadDef(spi1Task, startspi1Task, osPriorityNormal, 0, 512);
 8001176:	4b13      	ldr	r3, [pc, #76]	; (80011c4 <main+0x130>)
 8001178:	1d3c      	adds	r4, r7, #4
 800117a:	461d      	mov	r5, r3
 800117c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800117e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001180:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001184:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  spi1TaskHandle = osThreadCreate(osThread(spi1Task), NULL);
 8001188:	1d3b      	adds	r3, r7, #4
 800118a:	2100      	movs	r1, #0
 800118c:	4618      	mov	r0, r3
 800118e:	f004 f837 	bl	8005200 <osThreadCreate>
 8001192:	4603      	mov	r3, r0
 8001194:	4a0c      	ldr	r2, [pc, #48]	; (80011c8 <main+0x134>)
 8001196:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001198:	f004 f82b 	bl	80051f2 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800119c:	e7fe      	b.n	800119c <main+0x108>
 800119e:	bf00      	nop
 80011a0:	40013800 	.word	0x40013800
 80011a4:	200006a0 	.word	0x200006a0
 80011a8:	200006a4 	.word	0x200006a4
 80011ac:	200006a8 	.word	0x200006a8
 80011b0:	20000710 	.word	0x20000710
 80011b4:	0800ab54 	.word	0x0800ab54
 80011b8:	20000694 	.word	0x20000694
 80011bc:	0800ab70 	.word	0x0800ab70
 80011c0:	20000698 	.word	0x20000698
 80011c4:	0800ab8c 	.word	0x0800ab8c
 80011c8:	2000069c 	.word	0x2000069c

080011cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b096      	sub	sp, #88	; 0x58
 80011d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	2244      	movs	r2, #68	; 0x44
 80011d8:	2100      	movs	r1, #0
 80011da:	4618      	mov	r0, r3
 80011dc:	f006 fdbf 	bl	8007d5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011e0:	463b      	mov	r3, r7
 80011e2:	2200      	movs	r2, #0
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	605a      	str	r2, [r3, #4]
 80011e8:	609a      	str	r2, [r3, #8]
 80011ea:	60da      	str	r2, [r3, #12]
 80011ec:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80011ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80011f2:	f001 f8f7 	bl	80023e4 <HAL_PWREx_ControlVoltageScaling>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011fc:	f000 fb2e 	bl	800185c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001200:	2310      	movs	r3, #16
 8001202:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001204:	2301      	movs	r3, #1
 8001206:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001208:	2300      	movs	r3, #0
 800120a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800120c:	2360      	movs	r3, #96	; 0x60
 800120e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001210:	2300      	movs	r3, #0
 8001212:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001214:	f107 0314 	add.w	r3, r7, #20
 8001218:	4618      	mov	r0, r3
 800121a:	f001 f939 	bl	8002490 <HAL_RCC_OscConfig>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001224:	f000 fb1a 	bl	800185c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001228:	230f      	movs	r3, #15
 800122a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800122c:	2300      	movs	r3, #0
 800122e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001230:	2300      	movs	r3, #0
 8001232:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001234:	2300      	movs	r3, #0
 8001236:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001238:	2300      	movs	r3, #0
 800123a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800123c:	463b      	mov	r3, r7
 800123e:	2100      	movs	r1, #0
 8001240:	4618      	mov	r0, r3
 8001242:	f001 fd87 	bl	8002d54 <HAL_RCC_ClockConfig>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800124c:	f000 fb06 	bl	800185c <Error_Handler>
  }
}
 8001250:	bf00      	nop
 8001252:	3758      	adds	r7, #88	; 0x58
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}

08001258 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800125c:	4b1e      	ldr	r3, [pc, #120]	; (80012d8 <MX_SPI1_Init+0x80>)
 800125e:	4a1f      	ldr	r2, [pc, #124]	; (80012dc <MX_SPI1_Init+0x84>)
 8001260:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001262:	4b1d      	ldr	r3, [pc, #116]	; (80012d8 <MX_SPI1_Init+0x80>)
 8001264:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001268:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800126a:	4b1b      	ldr	r3, [pc, #108]	; (80012d8 <MX_SPI1_Init+0x80>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001270:	4b19      	ldr	r3, [pc, #100]	; (80012d8 <MX_SPI1_Init+0x80>)
 8001272:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001276:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001278:	4b17      	ldr	r3, [pc, #92]	; (80012d8 <MX_SPI1_Init+0x80>)
 800127a:	2200      	movs	r2, #0
 800127c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800127e:	4b16      	ldr	r3, [pc, #88]	; (80012d8 <MX_SPI1_Init+0x80>)
 8001280:	2200      	movs	r2, #0
 8001282:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001284:	4b14      	ldr	r3, [pc, #80]	; (80012d8 <MX_SPI1_Init+0x80>)
 8001286:	f44f 7200 	mov.w	r2, #512	; 0x200
 800128a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800128c:	4b12      	ldr	r3, [pc, #72]	; (80012d8 <MX_SPI1_Init+0x80>)
 800128e:	2230      	movs	r2, #48	; 0x30
 8001290:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001292:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <MX_SPI1_Init+0x80>)
 8001294:	2200      	movs	r2, #0
 8001296:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001298:	4b0f      	ldr	r3, [pc, #60]	; (80012d8 <MX_SPI1_Init+0x80>)
 800129a:	2200      	movs	r2, #0
 800129c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800129e:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <MX_SPI1_Init+0x80>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80012a4:	4b0c      	ldr	r3, [pc, #48]	; (80012d8 <MX_SPI1_Init+0x80>)
 80012a6:	2207      	movs	r2, #7
 80012a8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80012aa:	4b0b      	ldr	r3, [pc, #44]	; (80012d8 <MX_SPI1_Init+0x80>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80012b0:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <MX_SPI1_Init+0x80>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80012b6:	4808      	ldr	r0, [pc, #32]	; (80012d8 <MX_SPI1_Init+0x80>)
 80012b8:	f002 f928 	bl	800350c <HAL_SPI_Init>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80012c2:	f000 facb 	bl	800185c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  SPI1->CR1 |= SPI_CR1_SSM;
 80012c6:	4b05      	ldr	r3, [pc, #20]	; (80012dc <MX_SPI1_Init+0x84>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a04      	ldr	r2, [pc, #16]	; (80012dc <MX_SPI1_Init+0x84>)
 80012cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012d0:	6013      	str	r3, [r2, #0]
  /* USER CODE END SPI1_Init 2 */

}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000528 	.word	0x20000528
 80012dc:	40013000 	.word	0x40013000

080012e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80012e4:	4b14      	ldr	r3, [pc, #80]	; (8001338 <MX_USART1_UART_Init+0x58>)
 80012e6:	4a15      	ldr	r2, [pc, #84]	; (800133c <MX_USART1_UART_Init+0x5c>)
 80012e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80012ea:	4b13      	ldr	r3, [pc, #76]	; (8001338 <MX_USART1_UART_Init+0x58>)
 80012ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012f2:	4b11      	ldr	r3, [pc, #68]	; (8001338 <MX_USART1_UART_Init+0x58>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012f8:	4b0f      	ldr	r3, [pc, #60]	; (8001338 <MX_USART1_UART_Init+0x58>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012fe:	4b0e      	ldr	r3, [pc, #56]	; (8001338 <MX_USART1_UART_Init+0x58>)
 8001300:	2200      	movs	r2, #0
 8001302:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001304:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <MX_USART1_UART_Init+0x58>)
 8001306:	220c      	movs	r2, #12
 8001308:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800130a:	4b0b      	ldr	r3, [pc, #44]	; (8001338 <MX_USART1_UART_Init+0x58>)
 800130c:	2200      	movs	r2, #0
 800130e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001310:	4b09      	ldr	r3, [pc, #36]	; (8001338 <MX_USART1_UART_Init+0x58>)
 8001312:	2200      	movs	r2, #0
 8001314:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001316:	4b08      	ldr	r3, [pc, #32]	; (8001338 <MX_USART1_UART_Init+0x58>)
 8001318:	2200      	movs	r2, #0
 800131a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800131c:	4b06      	ldr	r3, [pc, #24]	; (8001338 <MX_USART1_UART_Init+0x58>)
 800131e:	2200      	movs	r2, #0
 8001320:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001322:	4805      	ldr	r0, [pc, #20]	; (8001338 <MX_USART1_UART_Init+0x58>)
 8001324:	f003 faf6 	bl	8004914 <HAL_UART_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800132e:	f000 fa95 	bl	800185c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	2000058c 	.word	0x2000058c
 800133c:	40013800 	.word	0x40013800

08001340 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001344:	4b14      	ldr	r3, [pc, #80]	; (8001398 <MX_USART2_UART_Init+0x58>)
 8001346:	4a15      	ldr	r2, [pc, #84]	; (800139c <MX_USART2_UART_Init+0x5c>)
 8001348:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800134a:	4b13      	ldr	r3, [pc, #76]	; (8001398 <MX_USART2_UART_Init+0x58>)
 800134c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001350:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001352:	4b11      	ldr	r3, [pc, #68]	; (8001398 <MX_USART2_UART_Init+0x58>)
 8001354:	2200      	movs	r2, #0
 8001356:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001358:	4b0f      	ldr	r3, [pc, #60]	; (8001398 <MX_USART2_UART_Init+0x58>)
 800135a:	2200      	movs	r2, #0
 800135c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800135e:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <MX_USART2_UART_Init+0x58>)
 8001360:	2200      	movs	r2, #0
 8001362:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001364:	4b0c      	ldr	r3, [pc, #48]	; (8001398 <MX_USART2_UART_Init+0x58>)
 8001366:	220c      	movs	r2, #12
 8001368:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800136a:	4b0b      	ldr	r3, [pc, #44]	; (8001398 <MX_USART2_UART_Init+0x58>)
 800136c:	2200      	movs	r2, #0
 800136e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001370:	4b09      	ldr	r3, [pc, #36]	; (8001398 <MX_USART2_UART_Init+0x58>)
 8001372:	2200      	movs	r2, #0
 8001374:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001376:	4b08      	ldr	r3, [pc, #32]	; (8001398 <MX_USART2_UART_Init+0x58>)
 8001378:	2200      	movs	r2, #0
 800137a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800137c:	4b06      	ldr	r3, [pc, #24]	; (8001398 <MX_USART2_UART_Init+0x58>)
 800137e:	2200      	movs	r2, #0
 8001380:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001382:	4805      	ldr	r0, [pc, #20]	; (8001398 <MX_USART2_UART_Init+0x58>)
 8001384:	f003 fac6 	bl	8004914 <HAL_UART_Init>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800138e:	f000 fa65 	bl	800185c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000610 	.word	0x20000610
 800139c:	40004400 	.word	0x40004400

080013a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b088      	sub	sp, #32
 80013a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a6:	f107 030c 	add.w	r3, r7, #12
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]
 80013b0:	609a      	str	r2, [r3, #8]
 80013b2:	60da      	str	r2, [r3, #12]
 80013b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b6:	4b1f      	ldr	r3, [pc, #124]	; (8001434 <MX_GPIO_Init+0x94>)
 80013b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ba:	4a1e      	ldr	r2, [pc, #120]	; (8001434 <MX_GPIO_Init+0x94>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013c2:	4b1c      	ldr	r3, [pc, #112]	; (8001434 <MX_GPIO_Init+0x94>)
 80013c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c6:	f003 0301 	and.w	r3, r3, #1
 80013ca:	60bb      	str	r3, [r7, #8]
 80013cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013ce:	4b19      	ldr	r3, [pc, #100]	; (8001434 <MX_GPIO_Init+0x94>)
 80013d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d2:	4a18      	ldr	r2, [pc, #96]	; (8001434 <MX_GPIO_Init+0x94>)
 80013d4:	f043 0302 	orr.w	r3, r3, #2
 80013d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013da:	4b16      	ldr	r3, [pc, #88]	; (8001434 <MX_GPIO_Init+0x94>)
 80013dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013de:	f003 0302 	and.w	r3, r3, #2
 80013e2:	607b      	str	r3, [r7, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_8, GPIO_PIN_RESET);
 80013e6:	2200      	movs	r2, #0
 80013e8:	f240 1101 	movw	r1, #257	; 0x101
 80013ec:	4812      	ldr	r0, [pc, #72]	; (8001438 <MX_GPIO_Init+0x98>)
 80013ee:	f000 ffd3 	bl	8002398 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_8;
 80013f2:	f240 1301 	movw	r3, #257	; 0x101
 80013f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013f8:	2301      	movs	r3, #1
 80013fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001400:	2300      	movs	r3, #0
 8001402:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001404:	f107 030c 	add.w	r3, r7, #12
 8001408:	4619      	mov	r1, r3
 800140a:	480b      	ldr	r0, [pc, #44]	; (8001438 <MX_GPIO_Init+0x98>)
 800140c:	f000 fe52 	bl	80020b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001410:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001414:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001416:	2300      	movs	r3, #0
 8001418:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800141a:	2302      	movs	r3, #2
 800141c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800141e:	f107 030c 	add.w	r3, r7, #12
 8001422:	4619      	mov	r1, r3
 8001424:	4804      	ldr	r0, [pc, #16]	; (8001438 <MX_GPIO_Init+0x98>)
 8001426:	f000 fe45 	bl	80020b4 <HAL_GPIO_Init>

}
 800142a:	bf00      	nop
 800142c:	3720      	adds	r7, #32
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40021000 	.word	0x40021000
 8001438:	48000400 	.word	0x48000400

0800143c <USART1_IRQHandler>:

/* USER CODE BEGIN 4 */
void USART_GPS_IRQHandler(void) // Sync and Queue NMEA Sentences
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001442:	2300      	movs	r3, #0
 8001444:	603b      	str	r3, [r7, #0]
	static char rx_buffer[LINEMAX + 1]; // Local holding buffer to build line, w/NUL
	static int rx_index = 0;
	if (USART_GPS->ISR & USART_ISR_ORE) // Overrun Error
 8001446:	4b2e      	ldr	r3, [pc, #184]	; (8001500 <USART1_IRQHandler+0xc4>)
 8001448:	69db      	ldr	r3, [r3, #28]
 800144a:	f003 0308 	and.w	r3, r3, #8
 800144e:	2b00      	cmp	r3, #0
 8001450:	d002      	beq.n	8001458 <USART1_IRQHandler+0x1c>
		USART_GPS->ICR = USART_ICR_ORECF;
 8001452:	4b2b      	ldr	r3, [pc, #172]	; (8001500 <USART1_IRQHandler+0xc4>)
 8001454:	2208      	movs	r2, #8
 8001456:	621a      	str	r2, [r3, #32]
	if (USART_GPS->ISR & USART_ISR_NE) // Noise Error
 8001458:	4b29      	ldr	r3, [pc, #164]	; (8001500 <USART1_IRQHandler+0xc4>)
 800145a:	69db      	ldr	r3, [r3, #28]
 800145c:	f003 0304 	and.w	r3, r3, #4
 8001460:	2b00      	cmp	r3, #0
 8001462:	d002      	beq.n	800146a <USART1_IRQHandler+0x2e>
		USART_GPS->ICR = USART_ICR_NCF;
 8001464:	4b26      	ldr	r3, [pc, #152]	; (8001500 <USART1_IRQHandler+0xc4>)
 8001466:	2204      	movs	r2, #4
 8001468:	621a      	str	r2, [r3, #32]
	if (USART_GPS->ISR & USART_ISR_FE) // Framing Error
 800146a:	4b25      	ldr	r3, [pc, #148]	; (8001500 <USART1_IRQHandler+0xc4>)
 800146c:	69db      	ldr	r3, [r3, #28]
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	2b00      	cmp	r3, #0
 8001474:	d002      	beq.n	800147c <USART1_IRQHandler+0x40>
		USART_GPS->ICR = USART_ICR_FECF;
 8001476:	4b22      	ldr	r3, [pc, #136]	; (8001500 <USART1_IRQHandler+0xc4>)
 8001478:	2202      	movs	r2, #2
 800147a:	621a      	str	r2, [r3, #32]
	if (USART_GPS->ISR & USART_ISR_RXNE) // Received character?
 800147c:	4b20      	ldr	r3, [pc, #128]	; (8001500 <USART1_IRQHandler+0xc4>)
 800147e:	69db      	ldr	r3, [r3, #28]
 8001480:	f003 0320 	and.w	r3, r3, #32
 8001484:	2b00      	cmp	r3, #0
 8001486:	d036      	beq.n	80014f6 <USART1_IRQHandler+0xba>
	{
		char rx = (char)(USART_GPS->RDR & 0xFF);
 8001488:	4b1d      	ldr	r3, [pc, #116]	; (8001500 <USART1_IRQHandler+0xc4>)
 800148a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800148c:	b29b      	uxth	r3, r3
 800148e:	71fb      	strb	r3, [r7, #7]
		if ((rx == '\r') || (rx == '\n')) // Is this an end-of-line condition, either will suffice?
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	2b0d      	cmp	r3, #13
 8001494:	d002      	beq.n	800149c <USART1_IRQHandler+0x60>
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	2b0a      	cmp	r3, #10
 800149a:	d119      	bne.n	80014d0 <USART1_IRQHandler+0x94>
		{
			if (rx_index != 0) // Line has some content?
 800149c:	4b19      	ldr	r3, [pc, #100]	; (8001504 <USART1_IRQHandler+0xc8>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d028      	beq.n	80014f6 <USART1_IRQHandler+0xba>
			{
				rx_buffer[rx_index++] = 0; // Add NUL if required down stream
 80014a4:	4b17      	ldr	r3, [pc, #92]	; (8001504 <USART1_IRQHandler+0xc8>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	1c5a      	adds	r2, r3, #1
 80014aa:	4916      	ldr	r1, [pc, #88]	; (8001504 <USART1_IRQHandler+0xc8>)
 80014ac:	600a      	str	r2, [r1, #0]
 80014ae:	4a16      	ldr	r2, [pc, #88]	; (8001508 <USART1_IRQHandler+0xcc>)
 80014b0:	2100      	movs	r1, #0
 80014b2:	54d1      	strb	r1, [r2, r3]
				//QueueBuffer(rx_buffer, rx_index); // Copy to queue from live dynamic receive buffer
				xQueueSendFromISR(xQueueSerialDataReceived,(void *)&rx_buffer,&xHigherPriorityTaskWoken);
 80014b4:	4b15      	ldr	r3, [pc, #84]	; (800150c <USART1_IRQHandler+0xd0>)
 80014b6:	6818      	ldr	r0, [r3, #0]
 80014b8:	463a      	mov	r2, r7
 80014ba:	2300      	movs	r3, #0
 80014bc:	4912      	ldr	r1, [pc, #72]	; (8001508 <USART1_IRQHandler+0xcc>)
 80014be:	f004 faf9 	bl	8005ab4 <xQueueGenericSendFromISR>
				rx_index = 0; // Reset content pointer
 80014c2:	4b10      	ldr	r3, [pc, #64]	; (8001504 <USART1_IRQHandler+0xc8>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
				got_nmea = 1;
 80014c8:	4b11      	ldr	r3, [pc, #68]	; (8001510 <USART1_IRQHandler+0xd4>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	701a      	strb	r2, [r3, #0]
			if (rx_index != 0) // Line has some content?
 80014ce:	e012      	b.n	80014f6 <USART1_IRQHandler+0xba>
			}
		}
		else
		{
			if ((rx == '$') || (rx_index == LINEMAX)) // If resync or overflows pull back to start
 80014d0:	79fb      	ldrb	r3, [r7, #7]
 80014d2:	2b24      	cmp	r3, #36	; 0x24
 80014d4:	d003      	beq.n	80014de <USART1_IRQHandler+0xa2>
 80014d6:	4b0b      	ldr	r3, [pc, #44]	; (8001504 <USART1_IRQHandler+0xc8>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2bc8      	cmp	r3, #200	; 0xc8
 80014dc:	d102      	bne.n	80014e4 <USART1_IRQHandler+0xa8>
				rx_index = 0;
 80014de:	4b09      	ldr	r3, [pc, #36]	; (8001504 <USART1_IRQHandler+0xc8>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
			rx_buffer[rx_index++] = rx; // Copy to buffer and increment
 80014e4:	4b07      	ldr	r3, [pc, #28]	; (8001504 <USART1_IRQHandler+0xc8>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	1c5a      	adds	r2, r3, #1
 80014ea:	4906      	ldr	r1, [pc, #24]	; (8001504 <USART1_IRQHandler+0xc8>)
 80014ec:	600a      	str	r2, [r1, #0]
 80014ee:	4906      	ldr	r1, [pc, #24]	; (8001508 <USART1_IRQHandler+0xcc>)
 80014f0:	79fa      	ldrb	r2, [r7, #7]
 80014f2:	54ca      	strb	r2, [r1, r3]
		}
	}
}
 80014f4:	e7ff      	b.n	80014f6 <USART1_IRQHandler+0xba>
 80014f6:	bf00      	nop
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40013800 	.word	0x40013800
 8001504:	20000714 	.word	0x20000714
 8001508:	20000718 	.word	0x20000718
 800150c:	20000710 	.word	0x20000710
 8001510:	200004b4 	.word	0x200004b4

08001514 <Startuart1Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Startuart1Task */
void Startuart1Task(void const * argument)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800151c:	2001      	movs	r0, #1
 800151e:	f003 febb 	bl	8005298 <osDelay>
 8001522:	e7fb      	b.n	800151c <Startuart1Task+0x8>

08001524 <Startuart2Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Startuart2Task */
void Startuart2Task(void const * argument)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b08c      	sub	sp, #48	; 0x30
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
	char* message_id, *time, *data_valid, *raw_latitude, *raw_longitude, *latdir, *longdir;

	/* Infinite loop */
	for(;;)
	{
	  if(uxQueueMessagesWaitingFromISR(xQueueSerialDataReceived)>0)
 800152c:	4b4f      	ldr	r3, [pc, #316]	; (800166c <Startuart2Task+0x148>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4618      	mov	r0, r3
 8001532:	f004 fd47 	bl	8005fc4 <uxQueueMessagesWaitingFromISR>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d0f7      	beq.n	800152c <Startuart2Task+0x8>
	  {
		  if(valid_count == 0) {
 800153c:	4b4c      	ldr	r3, [pc, #304]	; (8001670 <Startuart2Task+0x14c>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d106      	bne.n	8001552 <Startuart2Task+0x2e>
			  //osSemaphoreAcquire(UART_semHandle, osWaitForever); //Grab semaphore for new message
			  xSemaphoreTake(uart_semHandle, portMAX_DELAY);
 8001544:	4b4b      	ldr	r3, [pc, #300]	; (8001674 <Startuart2Task+0x150>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f04f 31ff 	mov.w	r1, #4294967295
 800154c:	4618      	mov	r0, r3
 800154e:	f004 fc2d 	bl	8005dac <xQueueSemaphoreTake>
		  }

		  xQueueReceive(xQueueSerialDataReceived,&(SerialBufferReceived),1);
 8001552:	4b46      	ldr	r3, [pc, #280]	; (800166c <Startuart2Task+0x148>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2201      	movs	r2, #1
 8001558:	4947      	ldr	r1, [pc, #284]	; (8001678 <Startuart2Task+0x154>)
 800155a:	4618      	mov	r0, r3
 800155c:	f004 fb46 	bl	8005bec <xQueueReceive>
		  valid_count++;
 8001560:	4b43      	ldr	r3, [pc, #268]	; (8001670 <Startuart2Task+0x14c>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	3301      	adds	r3, #1
 8001566:	b2da      	uxtb	r2, r3
 8001568:	4b41      	ldr	r3, [pc, #260]	; (8001670 <Startuart2Task+0x14c>)
 800156a:	701a      	strb	r2, [r3, #0]
		  //Fill and check header
		  for(int c = 0; c < 6; c++){
 800156c:	2300      	movs	r3, #0
 800156e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001570:	e00b      	b.n	800158a <Startuart2Task+0x66>
			  nmea_header[c] = SerialBufferReceived.Buffer[c];
 8001572:	4a41      	ldr	r2, [pc, #260]	; (8001678 <Startuart2Task+0x154>)
 8001574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001576:	4413      	add	r3, r2
 8001578:	7819      	ldrb	r1, [r3, #0]
 800157a:	4a40      	ldr	r2, [pc, #256]	; (800167c <Startuart2Task+0x158>)
 800157c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800157e:	4413      	add	r3, r2
 8001580:	460a      	mov	r2, r1
 8001582:	701a      	strb	r2, [r3, #0]
		  for(int c = 0; c < 6; c++){
 8001584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001586:	3301      	adds	r3, #1
 8001588:	62fb      	str	r3, [r7, #44]	; 0x2c
 800158a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800158c:	2b05      	cmp	r3, #5
 800158e:	ddf0      	ble.n	8001572 <Startuart2Task+0x4e>
		  }
		  if(!strcmp(nmea_header, "$GPRMC")){
 8001590:	493b      	ldr	r1, [pc, #236]	; (8001680 <Startuart2Task+0x15c>)
 8001592:	483a      	ldr	r0, [pc, #232]	; (800167c <Startuart2Task+0x158>)
 8001594:	f7fe fe1c 	bl	80001d0 <strcmp>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d161      	bne.n	8001662 <Startuart2Task+0x13e>
			  if(SerialBufferReceived.Buffer[18] == 'A'){
 800159e:	4b36      	ldr	r3, [pc, #216]	; (8001678 <Startuart2Task+0x154>)
 80015a0:	7c9b      	ldrb	r3, [r3, #18]
 80015a2:	2b41      	cmp	r3, #65	; 0x41
 80015a4:	d15d      	bne.n	8001662 <Startuart2Task+0x13e>
				  //Got a fix0000
				  message_id = SerialBufferReceived.Buffer;
 80015a6:	4b34      	ldr	r3, [pc, #208]	; (8001678 <Startuart2Task+0x154>)
 80015a8:	62bb      	str	r3, [r7, #40]	; 0x28
				  time = FIND_AND_NUL(message_id, time, ',');
 80015aa:	212c      	movs	r1, #44	; 0x2c
 80015ac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015ae:	f006 fd48 	bl	8008042 <strchr>
 80015b2:	6278      	str	r0, [r7, #36]	; 0x24
 80015b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b6:	2200      	movs	r2, #0
 80015b8:	701a      	strb	r2, [r3, #0]
 80015ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015bc:	3301      	adds	r3, #1
 80015be:	627b      	str	r3, [r7, #36]	; 0x24
				  data_valid = FIND_AND_NUL(time, data_valid, ',');
 80015c0:	212c      	movs	r1, #44	; 0x2c
 80015c2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80015c4:	f006 fd3d 	bl	8008042 <strchr>
 80015c8:	6238      	str	r0, [r7, #32]
 80015ca:	6a3b      	ldr	r3, [r7, #32]
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]
 80015d0:	6a3b      	ldr	r3, [r7, #32]
 80015d2:	3301      	adds	r3, #1
 80015d4:	623b      	str	r3, [r7, #32]
				  raw_latitude = FIND_AND_NUL(data_valid, raw_latitude, ',');
 80015d6:	212c      	movs	r1, #44	; 0x2c
 80015d8:	6a38      	ldr	r0, [r7, #32]
 80015da:	f006 fd32 	bl	8008042 <strchr>
 80015de:	61f8      	str	r0, [r7, #28]
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	2200      	movs	r2, #0
 80015e4:	701a      	strb	r2, [r3, #0]
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	3301      	adds	r3, #1
 80015ea:	61fb      	str	r3, [r7, #28]
				  latdir = FIND_AND_NUL(raw_latitude, latdir, ',');
 80015ec:	212c      	movs	r1, #44	; 0x2c
 80015ee:	69f8      	ldr	r0, [r7, #28]
 80015f0:	f006 fd27 	bl	8008042 <strchr>
 80015f4:	61b8      	str	r0, [r7, #24]
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	2200      	movs	r2, #0
 80015fa:	701a      	strb	r2, [r3, #0]
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	3301      	adds	r3, #1
 8001600:	61bb      	str	r3, [r7, #24]
				  raw_longitude = FIND_AND_NUL(latdir, raw_longitude, ',');
 8001602:	212c      	movs	r1, #44	; 0x2c
 8001604:	69b8      	ldr	r0, [r7, #24]
 8001606:	f006 fd1c 	bl	8008042 <strchr>
 800160a:	6178      	str	r0, [r7, #20]
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	2200      	movs	r2, #0
 8001610:	701a      	strb	r2, [r3, #0]
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	3301      	adds	r3, #1
 8001616:	617b      	str	r3, [r7, #20]
				  longdir = FIND_AND_NUL(raw_longitude, longdir, ',');
 8001618:	212c      	movs	r1, #44	; 0x2c
 800161a:	6978      	ldr	r0, [r7, #20]
 800161c:	f006 fd11 	bl	8008042 <strchr>
 8001620:	6138      	str	r0, [r7, #16]
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	2200      	movs	r2, #0
 8001626:	701a      	strb	r2, [r3, #0]
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	3301      	adds	r3, #1
 800162c:	613b      	str	r3, [r7, #16]

				  latitude = GpsToDecimalDegrees(raw_latitude, *latdir);
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	4619      	mov	r1, r3
 8001634:	69f8      	ldr	r0, [r7, #28]
 8001636:	f7ff fccb 	bl	8000fd0 <GpsToDecimalDegrees>
 800163a:	ed87 0a03 	vstr	s0, [r7, #12]
				  longitude = GpsToDecimalDegrees(raw_longitude, *longdir);
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	4619      	mov	r1, r3
 8001644:	6978      	ldr	r0, [r7, #20]
 8001646:	f7ff fcc3 	bl	8000fd0 <GpsToDecimalDegrees>
 800164a:	ed87 0a02 	vstr	s0, [r7, #8]

				  valid_count = 0;
 800164e:	4b08      	ldr	r3, [pc, #32]	; (8001670 <Startuart2Task+0x14c>)
 8001650:	2200      	movs	r2, #0
 8001652:	701a      	strb	r2, [r3, #0]
				  xSemaphoreGive(spi_semHandle);
 8001654:	4b0b      	ldr	r3, [pc, #44]	; (8001684 <Startuart2Task+0x160>)
 8001656:	6818      	ldr	r0, [r3, #0]
 8001658:	2300      	movs	r3, #0
 800165a:	2200      	movs	r2, #0
 800165c:	2100      	movs	r1, #0
 800165e:	f004 f92b 	bl	80058b8 <xQueueGenericSend>
//					  //osSemaphoreRelease(SPI_semHandle);
//
//				  }
			  }
		  }
		  got_nmea=0;
 8001662:	4b09      	ldr	r3, [pc, #36]	; (8001688 <Startuart2Task+0x164>)
 8001664:	2200      	movs	r2, #0
 8001666:	701a      	strb	r2, [r3, #0]
	  if(uxQueueMessagesWaitingFromISR(xQueueSerialDataReceived)>0)
 8001668:	e760      	b.n	800152c <Startuart2Task+0x8>
 800166a:	bf00      	nop
 800166c:	20000710 	.word	0x20000710
 8001670:	200007e1 	.word	0x200007e1
 8001674:	200006a8 	.word	0x200006a8
 8001678:	200006ac 	.word	0x200006ac
 800167c:	200004b8 	.word	0x200004b8
 8001680:	0800aba8 	.word	0x0800aba8
 8001684:	200006a4 	.word	0x200006a4
 8001688:	200004b4 	.word	0x200004b4

0800168c <startspi1Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_startspi1Task */
void startspi1Task(void const * argument)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN startspi1Task */
	HAL_StatusTypeDef response = HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  //osStatus stat = osSemaphoreAcquire(SPI_semHandle, osWaitForever); //Wait for nmea sem to be posted
	  xSemaphoreTake(spi_semHandle, portMAX_DELAY);
 8001698:	4b5a      	ldr	r3, [pc, #360]	; (8001804 <startspi1Task+0x178>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f04f 31ff 	mov.w	r1, #4294967295
 80016a0:	4618      	mov	r0, r3
 80016a2:	f004 fb83 	bl	8005dac <xQueueSemaphoreTake>
	  osDelay(1);
 80016a6:	2001      	movs	r0, #1
 80016a8:	f003 fdf6 	bl	8005298 <osDelay>
	  //Send over SPI to FRAM
	  //SPI Initialization **************************
	  //Write CS Pin high
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80016ac:	2201      	movs	r2, #1
 80016ae:	2101      	movs	r1, #1
 80016b0:	4855      	ldr	r0, [pc, #340]	; (8001808 <startspi1Task+0x17c>)
 80016b2:	f000 fe71 	bl	8002398 <HAL_GPIO_WritePin>
	  // Enable write enable latch (allow write operations)
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80016b6:	2200      	movs	r2, #0
 80016b8:	2101      	movs	r1, #1
 80016ba:	4853      	ldr	r0, [pc, #332]	; (8001808 <startspi1Task+0x17c>)
 80016bc:	f000 fe6c 	bl	8002398 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)&WREN, 1);
 80016c0:	2201      	movs	r2, #1
 80016c2:	4952      	ldr	r1, [pc, #328]	; (800180c <startspi1Task+0x180>)
 80016c4:	4852      	ldr	r0, [pc, #328]	; (8001810 <startspi1Task+0x184>)
 80016c6:	f001 ffc5 	bl	8003654 <HAL_SPI_Transmit_DMA>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80016ca:	2201      	movs	r2, #1
 80016cc:	2101      	movs	r1, #1
 80016ce:	484e      	ldr	r0, [pc, #312]	; (8001808 <startspi1Task+0x17c>)
 80016d0:	f000 fe62 	bl	8002398 <HAL_GPIO_WritePin>

	  // Test bytes to write to EEPROM
	  spi_mout_buf[0] = 0xAB;
 80016d4:	4b4f      	ldr	r3, [pc, #316]	; (8001814 <startspi1Task+0x188>)
 80016d6:	22ab      	movs	r2, #171	; 0xab
 80016d8:	701a      	strb	r2, [r3, #0]
	  spi_mout_buf[1] = 0xCD;
 80016da:	4b4e      	ldr	r3, [pc, #312]	; (8001814 <startspi1Task+0x188>)
 80016dc:	22cd      	movs	r2, #205	; 0xcd
 80016de:	705a      	strb	r2, [r3, #1]
	  spi_mout_buf[2] = 0xEF;
 80016e0:	4b4c      	ldr	r3, [pc, #304]	; (8001814 <startspi1Task+0x188>)
 80016e2:	22ef      	movs	r2, #239	; 0xef
 80016e4:	709a      	strb	r2, [r3, #2]

	  // Set starting address
	  spi_addr = 0x00;
 80016e6:	4b4c      	ldr	r3, [pc, #304]	; (8001818 <startspi1Task+0x18c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	801a      	strh	r2, [r3, #0]

	  // Write 3 bytes starting at given address
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80016ec:	2200      	movs	r2, #0
 80016ee:	2101      	movs	r1, #1
 80016f0:	4845      	ldr	r0, [pc, #276]	; (8001808 <startspi1Task+0x17c>)
 80016f2:	f000 fe51 	bl	8002398 <HAL_GPIO_WritePin>
	  HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)&WRITE, 1);
 80016f6:	2201      	movs	r2, #1
 80016f8:	4948      	ldr	r1, [pc, #288]	; (800181c <startspi1Task+0x190>)
 80016fa:	4845      	ldr	r0, [pc, #276]	; (8001810 <startspi1Task+0x184>)
 80016fc:	f001 ffaa 	bl	8003654 <HAL_SPI_Transmit_DMA>
	  HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)&spi_addr, 2);
 8001700:	2202      	movs	r2, #2
 8001702:	4945      	ldr	r1, [pc, #276]	; (8001818 <startspi1Task+0x18c>)
 8001704:	4842      	ldr	r0, [pc, #264]	; (8001810 <startspi1Task+0x184>)
 8001706:	f001 ffa5 	bl	8003654 <HAL_SPI_Transmit_DMA>
	  HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)spi_mout_buf, 3);
 800170a:	2203      	movs	r2, #3
 800170c:	4941      	ldr	r1, [pc, #260]	; (8001814 <startspi1Task+0x188>)
 800170e:	4840      	ldr	r0, [pc, #256]	; (8001810 <startspi1Task+0x184>)
 8001710:	f001 ffa0 	bl	8003654 <HAL_SPI_Transmit_DMA>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001714:	2201      	movs	r2, #1
 8001716:	2101      	movs	r1, #1
 8001718:	483b      	ldr	r0, [pc, #236]	; (8001808 <startspi1Task+0x17c>)
 800171a:	f000 fe3d 	bl	8002398 <HAL_GPIO_WritePin>
	  //IO Driver for output pin enable

	  // Clear buffer
	  spi_mout_buf[0] = 0;
 800171e:	4b3d      	ldr	r3, [pc, #244]	; (8001814 <startspi1Task+0x188>)
 8001720:	2200      	movs	r2, #0
 8001722:	701a      	strb	r2, [r3, #0]
	  spi_mout_buf[1] = 0;
 8001724:	4b3b      	ldr	r3, [pc, #236]	; (8001814 <startspi1Task+0x188>)
 8001726:	2200      	movs	r2, #0
 8001728:	705a      	strb	r2, [r3, #1]
	  spi_mout_buf[2] = 0;
 800172a:	4b3a      	ldr	r3, [pc, #232]	; (8001814 <startspi1Task+0x188>)
 800172c:	2200      	movs	r2, #0
 800172e:	709a      	strb	r2, [r3, #2]

	  // Wait until WIP bit is cleared
	   spi_wip = 1;
 8001730:	4b3b      	ldr	r3, [pc, #236]	; (8001820 <startspi1Task+0x194>)
 8001732:	2201      	movs	r2, #1
 8001734:	701a      	strb	r2, [r3, #0]
	   while (spi_wip)
 8001736:	e02b      	b.n	8001790 <startspi1Task+0x104>
	   {
		 // Read status register
		 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001738:	2200      	movs	r2, #0
 800173a:	2101      	movs	r1, #1
 800173c:	4832      	ldr	r0, [pc, #200]	; (8001808 <startspi1Task+0x17c>)
 800173e:	f000 fe2b 	bl	8002398 <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)&RDSR, 1);
 8001742:	2201      	movs	r2, #1
 8001744:	4937      	ldr	r1, [pc, #220]	; (8001824 <startspi1Task+0x198>)
 8001746:	4832      	ldr	r0, [pc, #200]	; (8001810 <startspi1Task+0x184>)
 8001748:	f001 ff84 	bl	8003654 <HAL_SPI_Transmit_DMA>
		 response = HAL_SPI_Receive_DMA(&hspi1, (uint8_t *)spi_mout_buf, 1);
 800174c:	2201      	movs	r2, #1
 800174e:	4931      	ldr	r1, [pc, #196]	; (8001814 <startspi1Task+0x188>)
 8001750:	482f      	ldr	r0, [pc, #188]	; (8001810 <startspi1Task+0x184>)
 8001752:	f002 f873 	bl	800383c <HAL_SPI_Receive_DMA>
 8001756:	4603      	mov	r3, r0
 8001758:	73fb      	strb	r3, [r7, #15]
		 if (response == HAL_OK) {
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d106      	bne.n	800176e <startspi1Task+0xe2>
		  printf("Status Reg: %02x \r\n", spi_mout_buf[0]);
 8001760:	4b2c      	ldr	r3, [pc, #176]	; (8001814 <startspi1Task+0x188>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	4619      	mov	r1, r3
 8001766:	4830      	ldr	r0, [pc, #192]	; (8001828 <startspi1Task+0x19c>)
 8001768:	f006 fb96 	bl	8007e98 <iprintf>
 800176c:	e004      	b.n	8001778 <startspi1Task+0xec>
		 } else {
		  printf("Got error response as %d\r\n", response);
 800176e:	7bfb      	ldrb	r3, [r7, #15]
 8001770:	4619      	mov	r1, r3
 8001772:	482e      	ldr	r0, [pc, #184]	; (800182c <startspi1Task+0x1a0>)
 8001774:	f006 fb90 	bl	8007e98 <iprintf>
		 }
		 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001778:	2201      	movs	r2, #1
 800177a:	2101      	movs	r1, #1
 800177c:	4822      	ldr	r0, [pc, #136]	; (8001808 <startspi1Task+0x17c>)
 800177e:	f000 fe0b 	bl	8002398 <HAL_GPIO_WritePin>

		 // Mask out WIP bit
		 spi_wip = spi_mout_buf[0] & 0b00000001;
 8001782:	4b24      	ldr	r3, [pc, #144]	; (8001814 <startspi1Task+0x188>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	b2da      	uxtb	r2, r3
 800178c:	4b24      	ldr	r3, [pc, #144]	; (8001820 <startspi1Task+0x194>)
 800178e:	701a      	strb	r2, [r3, #0]
	   while (spi_wip)
 8001790:	4b23      	ldr	r3, [pc, #140]	; (8001820 <startspi1Task+0x194>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d1cf      	bne.n	8001738 <startspi1Task+0xac>
	   }

	   // Read the 3 bytes back
	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001798:	2200      	movs	r2, #0
 800179a:	2101      	movs	r1, #1
 800179c:	481a      	ldr	r0, [pc, #104]	; (8001808 <startspi1Task+0x17c>)
 800179e:	f000 fdfb 	bl	8002398 <HAL_GPIO_WritePin>
	   HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)&READ, 1);
 80017a2:	2201      	movs	r2, #1
 80017a4:	4922      	ldr	r1, [pc, #136]	; (8001830 <startspi1Task+0x1a4>)
 80017a6:	481a      	ldr	r0, [pc, #104]	; (8001810 <startspi1Task+0x184>)
 80017a8:	f001 ff54 	bl	8003654 <HAL_SPI_Transmit_DMA>
	   HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)&spi_addr, 2);
 80017ac:	2202      	movs	r2, #2
 80017ae:	491a      	ldr	r1, [pc, #104]	; (8001818 <startspi1Task+0x18c>)
 80017b0:	4817      	ldr	r0, [pc, #92]	; (8001810 <startspi1Task+0x184>)
 80017b2:	f001 ff4f 	bl	8003654 <HAL_SPI_Transmit_DMA>
	   HAL_SPI_Receive_DMA(&hspi1, (uint8_t *)spi_mout_buf, 3);
 80017b6:	2203      	movs	r2, #3
 80017b8:	4916      	ldr	r1, [pc, #88]	; (8001814 <startspi1Task+0x188>)
 80017ba:	4815      	ldr	r0, [pc, #84]	; (8001810 <startspi1Task+0x184>)
 80017bc:	f002 f83e 	bl	800383c <HAL_SPI_Receive_DMA>
	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80017c0:	2201      	movs	r2, #1
 80017c2:	2101      	movs	r1, #1
 80017c4:	4810      	ldr	r0, [pc, #64]	; (8001808 <startspi1Task+0x17c>)
 80017c6:	f000 fde7 	bl	8002398 <HAL_GPIO_WritePin>

	   // Read status register
	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2101      	movs	r1, #1
 80017ce:	480e      	ldr	r0, [pc, #56]	; (8001808 <startspi1Task+0x17c>)
 80017d0:	f000 fde2 	bl	8002398 <HAL_GPIO_WritePin>
	   HAL_SPI_Transmit_DMA(&hspi1, (uint8_t *)&RDSR, 1);
 80017d4:	2201      	movs	r2, #1
 80017d6:	4913      	ldr	r1, [pc, #76]	; (8001824 <startspi1Task+0x198>)
 80017d8:	480d      	ldr	r0, [pc, #52]	; (8001810 <startspi1Task+0x184>)
 80017da:	f001 ff3b 	bl	8003654 <HAL_SPI_Transmit_DMA>
	   HAL_SPI_Receive_DMA(&hspi1, (uint8_t *)spi_mout_buf, 1);
 80017de:	2201      	movs	r2, #1
 80017e0:	490c      	ldr	r1, [pc, #48]	; (8001814 <startspi1Task+0x188>)
 80017e2:	480b      	ldr	r0, [pc, #44]	; (8001810 <startspi1Task+0x184>)
 80017e4:	f002 f82a 	bl	800383c <HAL_SPI_Receive_DMA>
	   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 80017e8:	2201      	movs	r2, #1
 80017ea:	2101      	movs	r1, #1
 80017ec:	4806      	ldr	r0, [pc, #24]	; (8001808 <startspi1Task+0x17c>)
 80017ee:	f000 fdd3 	bl	8002398 <HAL_GPIO_WritePin>
	  //osSemaphoreRelease(UART_semHandle); //Tell UART to gather more data
	  xSemaphoreGive(uart_semHandle);
 80017f2:	4b10      	ldr	r3, [pc, #64]	; (8001834 <startspi1Task+0x1a8>)
 80017f4:	6818      	ldr	r0, [r3, #0]
 80017f6:	2300      	movs	r3, #0
 80017f8:	2200      	movs	r2, #0
 80017fa:	2100      	movs	r1, #0
 80017fc:	f004 f85c 	bl	80058b8 <xQueueGenericSend>
	  xSemaphoreTake(spi_semHandle, portMAX_DELAY);
 8001800:	e74a      	b.n	8001698 <startspi1Task+0xc>
 8001802:	bf00      	nop
 8001804:	200006a4 	.word	0x200006a4
 8001808:	48000400 	.word	0x48000400
 800180c:	0800abe7 	.word	0x0800abe7
 8001810:	20000528 	.word	0x20000528
 8001814:	200004c0 	.word	0x200004c0
 8001818:	20000524 	.word	0x20000524
 800181c:	0800abe6 	.word	0x0800abe6
 8001820:	20000526 	.word	0x20000526
 8001824:	0800abe8 	.word	0x0800abe8
 8001828:	0800abb0 	.word	0x0800abb0
 800182c:	0800abc4 	.word	0x0800abc4
 8001830:	0800abe5 	.word	0x0800abe5
 8001834:	200006a8 	.word	0x200006a8

08001838 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a04      	ldr	r2, [pc, #16]	; (8001858 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d101      	bne.n	800184e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800184a:	f000 faa1 	bl	8001d90 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800184e:	bf00      	nop
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	40012c00 	.word	0x40012c00

0800185c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001860:	b672      	cpsid	i
}
 8001862:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001864:	e7fe      	b.n	8001864 <Error_Handler+0x8>
	...

08001868 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800186e:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <HAL_MspInit+0x4c>)
 8001870:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001872:	4a10      	ldr	r2, [pc, #64]	; (80018b4 <HAL_MspInit+0x4c>)
 8001874:	f043 0301 	orr.w	r3, r3, #1
 8001878:	6613      	str	r3, [r2, #96]	; 0x60
 800187a:	4b0e      	ldr	r3, [pc, #56]	; (80018b4 <HAL_MspInit+0x4c>)
 800187c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800187e:	f003 0301 	and.w	r3, r3, #1
 8001882:	607b      	str	r3, [r7, #4]
 8001884:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001886:	4b0b      	ldr	r3, [pc, #44]	; (80018b4 <HAL_MspInit+0x4c>)
 8001888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800188a:	4a0a      	ldr	r2, [pc, #40]	; (80018b4 <HAL_MspInit+0x4c>)
 800188c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001890:	6593      	str	r3, [r2, #88]	; 0x58
 8001892:	4b08      	ldr	r3, [pc, #32]	; (80018b4 <HAL_MspInit+0x4c>)
 8001894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800189a:	603b      	str	r3, [r7, #0]
 800189c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	210f      	movs	r1, #15
 80018a2:	f06f 0001 	mvn.w	r0, #1
 80018a6:	f000 fb4b 	bl	8001f40 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018aa:	bf00      	nop
 80018ac:	3708      	adds	r7, #8
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40021000 	.word	0x40021000

080018b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08a      	sub	sp, #40	; 0x28
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
 80018c8:	605a      	str	r2, [r3, #4]
 80018ca:	609a      	str	r2, [r3, #8]
 80018cc:	60da      	str	r2, [r3, #12]
 80018ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a17      	ldr	r2, [pc, #92]	; (8001934 <HAL_SPI_MspInit+0x7c>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d127      	bne.n	800192a <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018da:	4b17      	ldr	r3, [pc, #92]	; (8001938 <HAL_SPI_MspInit+0x80>)
 80018dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018de:	4a16      	ldr	r2, [pc, #88]	; (8001938 <HAL_SPI_MspInit+0x80>)
 80018e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018e4:	6613      	str	r3, [r2, #96]	; 0x60
 80018e6:	4b14      	ldr	r3, [pc, #80]	; (8001938 <HAL_SPI_MspInit+0x80>)
 80018e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018ee:	613b      	str	r3, [r7, #16]
 80018f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f2:	4b11      	ldr	r3, [pc, #68]	; (8001938 <HAL_SPI_MspInit+0x80>)
 80018f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018f6:	4a10      	ldr	r2, [pc, #64]	; (8001938 <HAL_SPI_MspInit+0x80>)
 80018f8:	f043 0302 	orr.w	r3, r3, #2
 80018fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018fe:	4b0e      	ldr	r3, [pc, #56]	; (8001938 <HAL_SPI_MspInit+0x80>)
 8001900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001902:	f003 0302 	and.w	r3, r3, #2
 8001906:	60fb      	str	r3, [r7, #12]
 8001908:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800190a:	2338      	movs	r3, #56	; 0x38
 800190c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190e:	2302      	movs	r3, #2
 8001910:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001912:	2300      	movs	r3, #0
 8001914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001916:	2303      	movs	r3, #3
 8001918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800191a:	2305      	movs	r3, #5
 800191c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800191e:	f107 0314 	add.w	r3, r7, #20
 8001922:	4619      	mov	r1, r3
 8001924:	4805      	ldr	r0, [pc, #20]	; (800193c <HAL_SPI_MspInit+0x84>)
 8001926:	f000 fbc5 	bl	80020b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800192a:	bf00      	nop
 800192c:	3728      	adds	r7, #40	; 0x28
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40013000 	.word	0x40013000
 8001938:	40021000 	.word	0x40021000
 800193c:	48000400 	.word	0x48000400

08001940 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b098      	sub	sp, #96	; 0x60
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001948:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800194c:	2200      	movs	r2, #0
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	605a      	str	r2, [r3, #4]
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	60da      	str	r2, [r3, #12]
 8001956:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001958:	f107 0318 	add.w	r3, r7, #24
 800195c:	2234      	movs	r2, #52	; 0x34
 800195e:	2100      	movs	r1, #0
 8001960:	4618      	mov	r0, r3
 8001962:	f006 f9fc 	bl	8007d5e <memset>
  if(huart->Instance==USART1)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a3e      	ldr	r2, [pc, #248]	; (8001a64 <HAL_UART_MspInit+0x124>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d138      	bne.n	80019e2 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001970:	2301      	movs	r3, #1
 8001972:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001974:	2300      	movs	r3, #0
 8001976:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001978:	f107 0318 	add.w	r3, r7, #24
 800197c:	4618      	mov	r0, r3
 800197e:	f001 fc3f 	bl	8003200 <HAL_RCCEx_PeriphCLKConfig>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001988:	f7ff ff68 	bl	800185c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800198c:	4b36      	ldr	r3, [pc, #216]	; (8001a68 <HAL_UART_MspInit+0x128>)
 800198e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001990:	4a35      	ldr	r2, [pc, #212]	; (8001a68 <HAL_UART_MspInit+0x128>)
 8001992:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001996:	6613      	str	r3, [r2, #96]	; 0x60
 8001998:	4b33      	ldr	r3, [pc, #204]	; (8001a68 <HAL_UART_MspInit+0x128>)
 800199a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800199c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019a0:	617b      	str	r3, [r7, #20]
 80019a2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a4:	4b30      	ldr	r3, [pc, #192]	; (8001a68 <HAL_UART_MspInit+0x128>)
 80019a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019a8:	4a2f      	ldr	r2, [pc, #188]	; (8001a68 <HAL_UART_MspInit+0x128>)
 80019aa:	f043 0301 	orr.w	r3, r3, #1
 80019ae:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019b0:	4b2d      	ldr	r3, [pc, #180]	; (8001a68 <HAL_UART_MspInit+0x128>)
 80019b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019b4:	f003 0301 	and.w	r3, r3, #1
 80019b8:	613b      	str	r3, [r7, #16]
 80019ba:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80019bc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80019c0:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c2:	2302      	movs	r3, #2
 80019c4:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c6:	2300      	movs	r3, #0
 80019c8:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ca:	2303      	movs	r3, #3
 80019cc:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80019ce:	2307      	movs	r3, #7
 80019d0:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80019d6:	4619      	mov	r1, r3
 80019d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019dc:	f000 fb6a 	bl	80020b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019e0:	e03b      	b.n	8001a5a <HAL_UART_MspInit+0x11a>
  else if(huart->Instance==USART2)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a21      	ldr	r2, [pc, #132]	; (8001a6c <HAL_UART_MspInit+0x12c>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d136      	bne.n	8001a5a <HAL_UART_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80019ec:	2302      	movs	r3, #2
 80019ee:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80019f0:	2300      	movs	r3, #0
 80019f2:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019f4:	f107 0318 	add.w	r3, r7, #24
 80019f8:	4618      	mov	r0, r3
 80019fa:	f001 fc01 	bl	8003200 <HAL_RCCEx_PeriphCLKConfig>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8001a04:	f7ff ff2a 	bl	800185c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a08:	4b17      	ldr	r3, [pc, #92]	; (8001a68 <HAL_UART_MspInit+0x128>)
 8001a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a0c:	4a16      	ldr	r2, [pc, #88]	; (8001a68 <HAL_UART_MspInit+0x128>)
 8001a0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a12:	6593      	str	r3, [r2, #88]	; 0x58
 8001a14:	4b14      	ldr	r3, [pc, #80]	; (8001a68 <HAL_UART_MspInit+0x128>)
 8001a16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a20:	4b11      	ldr	r3, [pc, #68]	; (8001a68 <HAL_UART_MspInit+0x128>)
 8001a22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a24:	4a10      	ldr	r2, [pc, #64]	; (8001a68 <HAL_UART_MspInit+0x128>)
 8001a26:	f043 0301 	orr.w	r3, r3, #1
 8001a2a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001a2c:	4b0e      	ldr	r3, [pc, #56]	; (8001a68 <HAL_UART_MspInit+0x128>)
 8001a2e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a30:	f003 0301 	and.w	r3, r3, #1
 8001a34:	60bb      	str	r3, [r7, #8]
 8001a36:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001a38:	230c      	movs	r3, #12
 8001a3a:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a44:	2303      	movs	r3, #3
 8001a46:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001a48:	2307      	movs	r3, #7
 8001a4a:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a4c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a50:	4619      	mov	r1, r3
 8001a52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a56:	f000 fb2d 	bl	80020b4 <HAL_GPIO_Init>
}
 8001a5a:	bf00      	nop
 8001a5c:	3760      	adds	r7, #96	; 0x60
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40013800 	.word	0x40013800
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	40004400 	.word	0x40004400

08001a70 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b08c      	sub	sp, #48	; 0x30
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8001a80:	2200      	movs	r2, #0
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	2019      	movs	r0, #25
 8001a86:	f000 fa5b 	bl	8001f40 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001a8a:	2019      	movs	r0, #25
 8001a8c:	f000 fa74 	bl	8001f78 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001a90:	4b1e      	ldr	r3, [pc, #120]	; (8001b0c <HAL_InitTick+0x9c>)
 8001a92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a94:	4a1d      	ldr	r2, [pc, #116]	; (8001b0c <HAL_InitTick+0x9c>)
 8001a96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a9a:	6613      	str	r3, [r2, #96]	; 0x60
 8001a9c:	4b1b      	ldr	r3, [pc, #108]	; (8001b0c <HAL_InitTick+0x9c>)
 8001a9e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aa0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001aa8:	f107 0210 	add.w	r2, r7, #16
 8001aac:	f107 0314 	add.w	r3, r7, #20
 8001ab0:	4611      	mov	r1, r2
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f001 fb12 	bl	80030dc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001ab8:	f001 fafa 	bl	80030b0 <HAL_RCC_GetPCLK2Freq>
 8001abc:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001abe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ac0:	4a13      	ldr	r2, [pc, #76]	; (8001b10 <HAL_InitTick+0xa0>)
 8001ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ac6:	0c9b      	lsrs	r3, r3, #18
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001acc:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <HAL_InitTick+0xa4>)
 8001ace:	4a12      	ldr	r2, [pc, #72]	; (8001b18 <HAL_InitTick+0xa8>)
 8001ad0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001ad2:	4b10      	ldr	r3, [pc, #64]	; (8001b14 <HAL_InitTick+0xa4>)
 8001ad4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ad8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001ada:	4a0e      	ldr	r2, [pc, #56]	; (8001b14 <HAL_InitTick+0xa4>)
 8001adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ade:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001ae0:	4b0c      	ldr	r3, [pc, #48]	; (8001b14 <HAL_InitTick+0xa4>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae6:	4b0b      	ldr	r3, [pc, #44]	; (8001b14 <HAL_InitTick+0xa4>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001aec:	4809      	ldr	r0, [pc, #36]	; (8001b14 <HAL_InitTick+0xa4>)
 8001aee:	f002 fc91 	bl	8004414 <HAL_TIM_Base_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d104      	bne.n	8001b02 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001af8:	4806      	ldr	r0, [pc, #24]	; (8001b14 <HAL_InitTick+0xa4>)
 8001afa:	f002 fced 	bl	80044d8 <HAL_TIM_Base_Start_IT>
 8001afe:	4603      	mov	r3, r0
 8001b00:	e000      	b.n	8001b04 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3730      	adds	r7, #48	; 0x30
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	431bde83 	.word	0x431bde83
 8001b14:	200007e4 	.word	0x200007e4
 8001b18:	40012c00 	.word	0x40012c00

08001b1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b20:	e7fe      	b.n	8001b20 <NMI_Handler+0x4>

08001b22 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b22:	b480      	push	{r7}
 8001b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b26:	e7fe      	b.n	8001b26 <HardFault_Handler+0x4>

08001b28 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b2c:	e7fe      	b.n	8001b2c <MemManage_Handler+0x4>

08001b2e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b2e:	b480      	push	{r7}
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b32:	e7fe      	b.n	8001b32 <BusFault_Handler+0x4>

08001b34 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b34:	b480      	push	{r7}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b38:	e7fe      	b.n	8001b38 <UsageFault_Handler+0x4>

08001b3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b4c:	4802      	ldr	r0, [pc, #8]	; (8001b58 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001b4e:	f002 fd17 	bl	8004580 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001b52:	bf00      	nop
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	200007e4 	.word	0x200007e4

08001b5c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
	return 1;
 8001b60:	2301      	movs	r3, #1
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <_kill>:

int _kill(int pid, int sig)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b76:	f005 ffc1 	bl	8007afc <__errno>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2216      	movs	r2, #22
 8001b7e:	601a      	str	r2, [r3, #0]
	return -1;
 8001b80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <_exit>:

void _exit (int status)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b94:	f04f 31ff 	mov.w	r1, #4294967295
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f7ff ffe7 	bl	8001b6c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b9e:	e7fe      	b.n	8001b9e <_exit+0x12>

08001ba0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b086      	sub	sp, #24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]
 8001bb0:	e00a      	b.n	8001bc8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bb2:	f3af 8000 	nop.w
 8001bb6:	4601      	mov	r1, r0
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	1c5a      	adds	r2, r3, #1
 8001bbc:	60ba      	str	r2, [r7, #8]
 8001bbe:	b2ca      	uxtb	r2, r1
 8001bc0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	617b      	str	r3, [r7, #20]
 8001bc8:	697a      	ldr	r2, [r7, #20]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	dbf0      	blt.n	8001bb2 <_read+0x12>
	}

return len;
 8001bd0:	687b      	ldr	r3, [r7, #4]
}
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	3718      	adds	r7, #24
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b086      	sub	sp, #24
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	60f8      	str	r0, [r7, #12]
 8001be2:	60b9      	str	r1, [r7, #8]
 8001be4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be6:	2300      	movs	r3, #0
 8001be8:	617b      	str	r3, [r7, #20]
 8001bea:	e009      	b.n	8001c00 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	1c5a      	adds	r2, r3, #1
 8001bf0:	60ba      	str	r2, [r7, #8]
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	617b      	str	r3, [r7, #20]
 8001c00:	697a      	ldr	r2, [r7, #20]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	dbf1      	blt.n	8001bec <_write+0x12>
	}
	return len;
 8001c08:	687b      	ldr	r3, [r7, #4]
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3718      	adds	r7, #24
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <_close>:

int _close(int file)
{
 8001c12:	b480      	push	{r7}
 8001c14:	b083      	sub	sp, #12
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
	return -1;
 8001c1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	370c      	adds	r7, #12
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr

08001c2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b083      	sub	sp, #12
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
 8001c32:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c3a:	605a      	str	r2, [r3, #4]
	return 0;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <_isatty>:

int _isatty(int file)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
	return 1;
 8001c52:	2301      	movs	r3, #1
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	60b9      	str	r1, [r7, #8]
 8001c6a:	607a      	str	r2, [r7, #4]
	return 0;
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3714      	adds	r7, #20
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
	...

08001c7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c84:	4a14      	ldr	r2, [pc, #80]	; (8001cd8 <_sbrk+0x5c>)
 8001c86:	4b15      	ldr	r3, [pc, #84]	; (8001cdc <_sbrk+0x60>)
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c90:	4b13      	ldr	r3, [pc, #76]	; (8001ce0 <_sbrk+0x64>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d102      	bne.n	8001c9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c98:	4b11      	ldr	r3, [pc, #68]	; (8001ce0 <_sbrk+0x64>)
 8001c9a:	4a12      	ldr	r2, [pc, #72]	; (8001ce4 <_sbrk+0x68>)
 8001c9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c9e:	4b10      	ldr	r3, [pc, #64]	; (8001ce0 <_sbrk+0x64>)
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d207      	bcs.n	8001cbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cac:	f005 ff26 	bl	8007afc <__errno>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	220c      	movs	r2, #12
 8001cb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cba:	e009      	b.n	8001cd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cbc:	4b08      	ldr	r3, [pc, #32]	; (8001ce0 <_sbrk+0x64>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cc2:	4b07      	ldr	r3, [pc, #28]	; (8001ce0 <_sbrk+0x64>)
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4413      	add	r3, r2
 8001cca:	4a05      	ldr	r2, [pc, #20]	; (8001ce0 <_sbrk+0x64>)
 8001ccc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cce:	68fb      	ldr	r3, [r7, #12]
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3718      	adds	r7, #24
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	2000a000 	.word	0x2000a000
 8001cdc:	00000400 	.word	0x00000400
 8001ce0:	20000830 	.word	0x20000830
 8001ce4:	200030b0 	.word	0x200030b0

08001ce8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001cec:	4b06      	ldr	r3, [pc, #24]	; (8001d08 <SystemInit+0x20>)
 8001cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001cf2:	4a05      	ldr	r2, [pc, #20]	; (8001d08 <SystemInit+0x20>)
 8001cf4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001cf8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001cfc:	bf00      	nop
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr
 8001d06:	bf00      	nop
 8001d08:	e000ed00 	.word	0xe000ed00

08001d0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d44 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d10:	f7ff ffea 	bl	8001ce8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d14:	480c      	ldr	r0, [pc, #48]	; (8001d48 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d16:	490d      	ldr	r1, [pc, #52]	; (8001d4c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d18:	4a0d      	ldr	r2, [pc, #52]	; (8001d50 <LoopForever+0xe>)
  movs r3, #0
 8001d1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d1c:	e002      	b.n	8001d24 <LoopCopyDataInit>

08001d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d22:	3304      	adds	r3, #4

08001d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d28:	d3f9      	bcc.n	8001d1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d2a:	4a0a      	ldr	r2, [pc, #40]	; (8001d54 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d2c:	4c0a      	ldr	r4, [pc, #40]	; (8001d58 <LoopForever+0x16>)
  movs r3, #0
 8001d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d30:	e001      	b.n	8001d36 <LoopFillZerobss>

08001d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d34:	3204      	adds	r2, #4

08001d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d38:	d3fb      	bcc.n	8001d32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d3a:	f005 ffdb 	bl	8007cf4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d3e:	f7ff f9a9 	bl	8001094 <main>

08001d42 <LoopForever>:

LoopForever:
    b LoopForever
 8001d42:	e7fe      	b.n	8001d42 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d44:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001d48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d4c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001d50:	0800b074 	.word	0x0800b074
  ldr r2, =_sbss
 8001d54:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001d58:	200030ac 	.word	0x200030ac

08001d5c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d5c:	e7fe      	b.n	8001d5c <ADC1_2_IRQHandler>

08001d5e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b082      	sub	sp, #8
 8001d62:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d64:	2300      	movs	r3, #0
 8001d66:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d68:	2003      	movs	r0, #3
 8001d6a:	f000 f8de 	bl	8001f2a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d6e:	200f      	movs	r0, #15
 8001d70:	f7ff fe7e 	bl	8001a70 <HAL_InitTick>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d002      	beq.n	8001d80 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	71fb      	strb	r3, [r7, #7]
 8001d7e:	e001      	b.n	8001d84 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d80:	f7ff fd72 	bl	8001868 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d84:	79fb      	ldrb	r3, [r7, #7]
}
 8001d86:	4618      	mov	r0, r3
 8001d88:	3708      	adds	r7, #8
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
	...

08001d90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d94:	4b06      	ldr	r3, [pc, #24]	; (8001db0 <HAL_IncTick+0x20>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	461a      	mov	r2, r3
 8001d9a:	4b06      	ldr	r3, [pc, #24]	; (8001db4 <HAL_IncTick+0x24>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4413      	add	r3, r2
 8001da0:	4a04      	ldr	r2, [pc, #16]	; (8001db4 <HAL_IncTick+0x24>)
 8001da2:	6013      	str	r3, [r2, #0]
}
 8001da4:	bf00      	nop
 8001da6:	46bd      	mov	sp, r7
 8001da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	20000008 	.word	0x20000008
 8001db4:	20000834 	.word	0x20000834

08001db8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return uwTick;
 8001dbc:	4b03      	ldr	r3, [pc, #12]	; (8001dcc <HAL_GetTick+0x14>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	20000834 	.word	0x20000834

08001dd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b085      	sub	sp, #20
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f003 0307 	and.w	r3, r3, #7
 8001dde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001de0:	4b0c      	ldr	r3, [pc, #48]	; (8001e14 <__NVIC_SetPriorityGrouping+0x44>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001de6:	68ba      	ldr	r2, [r7, #8]
 8001de8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dec:	4013      	ands	r3, r2
 8001dee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001df4:	68bb      	ldr	r3, [r7, #8]
 8001df6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001df8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e02:	4a04      	ldr	r2, [pc, #16]	; (8001e14 <__NVIC_SetPriorityGrouping+0x44>)
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	60d3      	str	r3, [r2, #12]
}
 8001e08:	bf00      	nop
 8001e0a:	3714      	adds	r7, #20
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e1c:	4b04      	ldr	r3, [pc, #16]	; (8001e30 <__NVIC_GetPriorityGrouping+0x18>)
 8001e1e:	68db      	ldr	r3, [r3, #12]
 8001e20:	0a1b      	lsrs	r3, r3, #8
 8001e22:	f003 0307 	and.w	r3, r3, #7
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2e:	4770      	bx	lr
 8001e30:	e000ed00 	.word	0xe000ed00

08001e34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	db0b      	blt.n	8001e5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e46:	79fb      	ldrb	r3, [r7, #7]
 8001e48:	f003 021f 	and.w	r2, r3, #31
 8001e4c:	4907      	ldr	r1, [pc, #28]	; (8001e6c <__NVIC_EnableIRQ+0x38>)
 8001e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e52:	095b      	lsrs	r3, r3, #5
 8001e54:	2001      	movs	r0, #1
 8001e56:	fa00 f202 	lsl.w	r2, r0, r2
 8001e5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e5e:	bf00      	nop
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	e000e100 	.word	0xe000e100

08001e70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	4603      	mov	r3, r0
 8001e78:	6039      	str	r1, [r7, #0]
 8001e7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	db0a      	blt.n	8001e9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	b2da      	uxtb	r2, r3
 8001e88:	490c      	ldr	r1, [pc, #48]	; (8001ebc <__NVIC_SetPriority+0x4c>)
 8001e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8e:	0112      	lsls	r2, r2, #4
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	440b      	add	r3, r1
 8001e94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e98:	e00a      	b.n	8001eb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	b2da      	uxtb	r2, r3
 8001e9e:	4908      	ldr	r1, [pc, #32]	; (8001ec0 <__NVIC_SetPriority+0x50>)
 8001ea0:	79fb      	ldrb	r3, [r7, #7]
 8001ea2:	f003 030f 	and.w	r3, r3, #15
 8001ea6:	3b04      	subs	r3, #4
 8001ea8:	0112      	lsls	r2, r2, #4
 8001eaa:	b2d2      	uxtb	r2, r2
 8001eac:	440b      	add	r3, r1
 8001eae:	761a      	strb	r2, [r3, #24]
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr
 8001ebc:	e000e100 	.word	0xe000e100
 8001ec0:	e000ed00 	.word	0xe000ed00

08001ec4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b089      	sub	sp, #36	; 0x24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	60f8      	str	r0, [r7, #12]
 8001ecc:	60b9      	str	r1, [r7, #8]
 8001ece:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	f003 0307 	and.w	r3, r3, #7
 8001ed6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	f1c3 0307 	rsb	r3, r3, #7
 8001ede:	2b04      	cmp	r3, #4
 8001ee0:	bf28      	it	cs
 8001ee2:	2304      	movcs	r3, #4
 8001ee4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	3304      	adds	r3, #4
 8001eea:	2b06      	cmp	r3, #6
 8001eec:	d902      	bls.n	8001ef4 <NVIC_EncodePriority+0x30>
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	3b03      	subs	r3, #3
 8001ef2:	e000      	b.n	8001ef6 <NVIC_EncodePriority+0x32>
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8001efc:	69bb      	ldr	r3, [r7, #24]
 8001efe:	fa02 f303 	lsl.w	r3, r2, r3
 8001f02:	43da      	mvns	r2, r3
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	401a      	ands	r2, r3
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	fa01 f303 	lsl.w	r3, r1, r3
 8001f16:	43d9      	mvns	r1, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f1c:	4313      	orrs	r3, r2
         );
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3724      	adds	r7, #36	; 0x24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	b082      	sub	sp, #8
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7ff ff4c 	bl	8001dd0 <__NVIC_SetPriorityGrouping>
}
 8001f38:	bf00      	nop
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	4603      	mov	r3, r0
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
 8001f4c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f52:	f7ff ff61 	bl	8001e18 <__NVIC_GetPriorityGrouping>
 8001f56:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	68b9      	ldr	r1, [r7, #8]
 8001f5c:	6978      	ldr	r0, [r7, #20]
 8001f5e:	f7ff ffb1 	bl	8001ec4 <NVIC_EncodePriority>
 8001f62:	4602      	mov	r2, r0
 8001f64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f68:	4611      	mov	r1, r2
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f7ff ff80 	bl	8001e70 <__NVIC_SetPriority>
}
 8001f70:	bf00      	nop
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	4603      	mov	r3, r0
 8001f80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff ff54 	bl	8001e34 <__NVIC_EnableIRQ>
}
 8001f8c:	bf00      	nop
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b086      	sub	sp, #24
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	60f8      	str	r0, [r7, #12]
 8001f9c:	60b9      	str	r1, [r7, #8]
 8001f9e:	607a      	str	r2, [r7, #4]
 8001fa0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d101      	bne.n	8001fb4 <HAL_DMA_Start_IT+0x20>
 8001fb0:	2302      	movs	r3, #2
 8001fb2:	e04b      	b.n	800204c <HAL_DMA_Start_IT+0xb8>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	2b01      	cmp	r3, #1
 8001fc6:	d13a      	bne.n	800203e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2202      	movs	r2, #2
 8001fcc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f022 0201 	bic.w	r2, r2, #1
 8001fe4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	68b9      	ldr	r1, [r7, #8]
 8001fec:	68f8      	ldr	r0, [r7, #12]
 8001fee:	f000 f831 	bl	8002054 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d008      	beq.n	800200c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f042 020e 	orr.w	r2, r2, #14
 8002008:	601a      	str	r2, [r3, #0]
 800200a:	e00f      	b.n	800202c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f022 0204 	bic.w	r2, r2, #4
 800201a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f042 020a 	orr.w	r2, r2, #10
 800202a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f042 0201 	orr.w	r2, r2, #1
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	e005      	b.n	800204a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2200      	movs	r2, #0
 8002042:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002046:	2302      	movs	r3, #2
 8002048:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800204a:	7dfb      	ldrb	r3, [r7, #23]
}
 800204c:	4618      	mov	r0, r3
 800204e:	3718      	adds	r7, #24
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}

08002054 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002054:	b480      	push	{r7}
 8002056:	b085      	sub	sp, #20
 8002058:	af00      	add	r7, sp, #0
 800205a:	60f8      	str	r0, [r7, #12]
 800205c:	60b9      	str	r1, [r7, #8]
 800205e:	607a      	str	r2, [r7, #4]
 8002060:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002066:	f003 021c 	and.w	r2, r3, #28
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206e:	2101      	movs	r1, #1
 8002070:	fa01 f202 	lsl.w	r2, r1, r2
 8002074:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	683a      	ldr	r2, [r7, #0]
 800207c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	689b      	ldr	r3, [r3, #8]
 8002082:	2b10      	cmp	r3, #16
 8002084:	d108      	bne.n	8002098 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	687a      	ldr	r2, [r7, #4]
 800208c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68ba      	ldr	r2, [r7, #8]
 8002094:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002096:	e007      	b.n	80020a8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	68ba      	ldr	r2, [r7, #8]
 800209e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	60da      	str	r2, [r3, #12]
}
 80020a8:	bf00      	nop
 80020aa:	3714      	adds	r7, #20
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b087      	sub	sp, #28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020c2:	e14e      	b.n	8002362 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	2101      	movs	r1, #1
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	fa01 f303 	lsl.w	r3, r1, r3
 80020d0:	4013      	ands	r3, r2
 80020d2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	f000 8140 	beq.w	800235c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f003 0303 	and.w	r3, r3, #3
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d005      	beq.n	80020f4 <HAL_GPIO_Init+0x40>
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f003 0303 	and.w	r3, r3, #3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d130      	bne.n	8002156 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	005b      	lsls	r3, r3, #1
 80020fe:	2203      	movs	r2, #3
 8002100:	fa02 f303 	lsl.w	r3, r2, r3
 8002104:	43db      	mvns	r3, r3
 8002106:	693a      	ldr	r2, [r7, #16]
 8002108:	4013      	ands	r3, r2
 800210a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	68da      	ldr	r2, [r3, #12]
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	fa02 f303 	lsl.w	r3, r2, r3
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	4313      	orrs	r3, r2
 800211c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	693a      	ldr	r2, [r7, #16]
 8002122:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800212a:	2201      	movs	r2, #1
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	43db      	mvns	r3, r3
 8002134:	693a      	ldr	r2, [r7, #16]
 8002136:	4013      	ands	r3, r2
 8002138:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	091b      	lsrs	r3, r3, #4
 8002140:	f003 0201 	and.w	r2, r3, #1
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	4313      	orrs	r3, r2
 800214e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f003 0303 	and.w	r3, r3, #3
 800215e:	2b03      	cmp	r3, #3
 8002160:	d017      	beq.n	8002192 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	2203      	movs	r2, #3
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	43db      	mvns	r3, r3
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	4013      	ands	r3, r2
 8002178:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	689a      	ldr	r2, [r3, #8]
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	fa02 f303 	lsl.w	r3, r2, r3
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	4313      	orrs	r3, r2
 800218a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	f003 0303 	and.w	r3, r3, #3
 800219a:	2b02      	cmp	r3, #2
 800219c:	d123      	bne.n	80021e6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	08da      	lsrs	r2, r3, #3
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	3208      	adds	r2, #8
 80021a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	f003 0307 	and.w	r3, r3, #7
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	220f      	movs	r2, #15
 80021b6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ba:	43db      	mvns	r3, r3
 80021bc:	693a      	ldr	r2, [r7, #16]
 80021be:	4013      	ands	r3, r2
 80021c0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	691a      	ldr	r2, [r3, #16]
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	f003 0307 	and.w	r3, r3, #7
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	fa02 f303 	lsl.w	r3, r2, r3
 80021d2:	693a      	ldr	r2, [r7, #16]
 80021d4:	4313      	orrs	r3, r2
 80021d6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	08da      	lsrs	r2, r3, #3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	3208      	adds	r2, #8
 80021e0:	6939      	ldr	r1, [r7, #16]
 80021e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	2203      	movs	r2, #3
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	43db      	mvns	r3, r3
 80021f8:	693a      	ldr	r2, [r7, #16]
 80021fa:	4013      	ands	r3, r2
 80021fc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f003 0203 	and.w	r2, r3, #3
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	005b      	lsls	r3, r3, #1
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	4313      	orrs	r3, r2
 8002212:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002222:	2b00      	cmp	r3, #0
 8002224:	f000 809a 	beq.w	800235c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002228:	4b55      	ldr	r3, [pc, #340]	; (8002380 <HAL_GPIO_Init+0x2cc>)
 800222a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800222c:	4a54      	ldr	r2, [pc, #336]	; (8002380 <HAL_GPIO_Init+0x2cc>)
 800222e:	f043 0301 	orr.w	r3, r3, #1
 8002232:	6613      	str	r3, [r2, #96]	; 0x60
 8002234:	4b52      	ldr	r3, [pc, #328]	; (8002380 <HAL_GPIO_Init+0x2cc>)
 8002236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	60bb      	str	r3, [r7, #8]
 800223e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002240:	4a50      	ldr	r2, [pc, #320]	; (8002384 <HAL_GPIO_Init+0x2d0>)
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	089b      	lsrs	r3, r3, #2
 8002246:	3302      	adds	r3, #2
 8002248:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800224c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	f003 0303 	and.w	r3, r3, #3
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	220f      	movs	r2, #15
 8002258:	fa02 f303 	lsl.w	r3, r2, r3
 800225c:	43db      	mvns	r3, r3
 800225e:	693a      	ldr	r2, [r7, #16]
 8002260:	4013      	ands	r3, r2
 8002262:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800226a:	d013      	beq.n	8002294 <HAL_GPIO_Init+0x1e0>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4a46      	ldr	r2, [pc, #280]	; (8002388 <HAL_GPIO_Init+0x2d4>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d00d      	beq.n	8002290 <HAL_GPIO_Init+0x1dc>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4a45      	ldr	r2, [pc, #276]	; (800238c <HAL_GPIO_Init+0x2d8>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d007      	beq.n	800228c <HAL_GPIO_Init+0x1d8>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	4a44      	ldr	r2, [pc, #272]	; (8002390 <HAL_GPIO_Init+0x2dc>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d101      	bne.n	8002288 <HAL_GPIO_Init+0x1d4>
 8002284:	2303      	movs	r3, #3
 8002286:	e006      	b.n	8002296 <HAL_GPIO_Init+0x1e2>
 8002288:	2307      	movs	r3, #7
 800228a:	e004      	b.n	8002296 <HAL_GPIO_Init+0x1e2>
 800228c:	2302      	movs	r3, #2
 800228e:	e002      	b.n	8002296 <HAL_GPIO_Init+0x1e2>
 8002290:	2301      	movs	r3, #1
 8002292:	e000      	b.n	8002296 <HAL_GPIO_Init+0x1e2>
 8002294:	2300      	movs	r3, #0
 8002296:	697a      	ldr	r2, [r7, #20]
 8002298:	f002 0203 	and.w	r2, r2, #3
 800229c:	0092      	lsls	r2, r2, #2
 800229e:	4093      	lsls	r3, r2
 80022a0:	693a      	ldr	r2, [r7, #16]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80022a6:	4937      	ldr	r1, [pc, #220]	; (8002384 <HAL_GPIO_Init+0x2d0>)
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	089b      	lsrs	r3, r3, #2
 80022ac:	3302      	adds	r3, #2
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022b4:	4b37      	ldr	r3, [pc, #220]	; (8002394 <HAL_GPIO_Init+0x2e0>)
 80022b6:	689b      	ldr	r3, [r3, #8]
 80022b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	43db      	mvns	r3, r3
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	4013      	ands	r3, r2
 80022c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d003      	beq.n	80022d8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80022d0:	693a      	ldr	r2, [r7, #16]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80022d8:	4a2e      	ldr	r2, [pc, #184]	; (8002394 <HAL_GPIO_Init+0x2e0>)
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80022de:	4b2d      	ldr	r3, [pc, #180]	; (8002394 <HAL_GPIO_Init+0x2e0>)
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	43db      	mvns	r3, r3
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	4013      	ands	r3, r2
 80022ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d003      	beq.n	8002302 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80022fa:	693a      	ldr	r2, [r7, #16]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	4313      	orrs	r3, r2
 8002300:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002302:	4a24      	ldr	r2, [pc, #144]	; (8002394 <HAL_GPIO_Init+0x2e0>)
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002308:	4b22      	ldr	r3, [pc, #136]	; (8002394 <HAL_GPIO_Init+0x2e0>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	43db      	mvns	r3, r3
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	4013      	ands	r3, r2
 8002316:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d003      	beq.n	800232c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002324:	693a      	ldr	r2, [r7, #16]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	4313      	orrs	r3, r2
 800232a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800232c:	4a19      	ldr	r2, [pc, #100]	; (8002394 <HAL_GPIO_Init+0x2e0>)
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002332:	4b18      	ldr	r3, [pc, #96]	; (8002394 <HAL_GPIO_Init+0x2e0>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	43db      	mvns	r3, r3
 800233c:	693a      	ldr	r2, [r7, #16]
 800233e:	4013      	ands	r3, r2
 8002340:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d003      	beq.n	8002356 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	4313      	orrs	r3, r2
 8002354:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002356:	4a0f      	ldr	r2, [pc, #60]	; (8002394 <HAL_GPIO_Init+0x2e0>)
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	3301      	adds	r3, #1
 8002360:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	fa22 f303 	lsr.w	r3, r2, r3
 800236c:	2b00      	cmp	r3, #0
 800236e:	f47f aea9 	bne.w	80020c4 <HAL_GPIO_Init+0x10>
  }
}
 8002372:	bf00      	nop
 8002374:	bf00      	nop
 8002376:	371c      	adds	r7, #28
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr
 8002380:	40021000 	.word	0x40021000
 8002384:	40010000 	.word	0x40010000
 8002388:	48000400 	.word	0x48000400
 800238c:	48000800 	.word	0x48000800
 8002390:	48000c00 	.word	0x48000c00
 8002394:	40010400 	.word	0x40010400

08002398 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	460b      	mov	r3, r1
 80023a2:	807b      	strh	r3, [r7, #2]
 80023a4:	4613      	mov	r3, r2
 80023a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023a8:	787b      	ldrb	r3, [r7, #1]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d003      	beq.n	80023b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023ae:	887a      	ldrh	r2, [r7, #2]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023b4:	e002      	b.n	80023bc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023b6:	887a      	ldrh	r2, [r7, #2]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80023cc:	4b04      	ldr	r3, [pc, #16]	; (80023e0 <HAL_PWREx_GetVoltageRange+0x18>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	40007000 	.word	0x40007000

080023e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023f2:	d130      	bne.n	8002456 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80023f4:	4b23      	ldr	r3, [pc, #140]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80023fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002400:	d038      	beq.n	8002474 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002402:	4b20      	ldr	r3, [pc, #128]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800240a:	4a1e      	ldr	r2, [pc, #120]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800240c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002410:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002412:	4b1d      	ldr	r3, [pc, #116]	; (8002488 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2232      	movs	r2, #50	; 0x32
 8002418:	fb02 f303 	mul.w	r3, r2, r3
 800241c:	4a1b      	ldr	r2, [pc, #108]	; (800248c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800241e:	fba2 2303 	umull	r2, r3, r2, r3
 8002422:	0c9b      	lsrs	r3, r3, #18
 8002424:	3301      	adds	r3, #1
 8002426:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002428:	e002      	b.n	8002430 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	3b01      	subs	r3, #1
 800242e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002430:	4b14      	ldr	r3, [pc, #80]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002432:	695b      	ldr	r3, [r3, #20]
 8002434:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002438:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800243c:	d102      	bne.n	8002444 <HAL_PWREx_ControlVoltageScaling+0x60>
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d1f2      	bne.n	800242a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002444:	4b0f      	ldr	r3, [pc, #60]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002446:	695b      	ldr	r3, [r3, #20]
 8002448:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800244c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002450:	d110      	bne.n	8002474 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e00f      	b.n	8002476 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002456:	4b0b      	ldr	r3, [pc, #44]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800245e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002462:	d007      	beq.n	8002474 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002464:	4b07      	ldr	r3, [pc, #28]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800246c:	4a05      	ldr	r2, [pc, #20]	; (8002484 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800246e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002472:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3714      	adds	r7, #20
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	40007000 	.word	0x40007000
 8002488:	20000000 	.word	0x20000000
 800248c:	431bde83 	.word	0x431bde83

08002490 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08a      	sub	sp, #40	; 0x28
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d102      	bne.n	80024a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	f000 bc4f 	b.w	8002d42 <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024a4:	4b97      	ldr	r3, [pc, #604]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f003 030c 	and.w	r3, r3, #12
 80024ac:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80024ae:	4b95      	ldr	r3, [pc, #596]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	f003 0303 	and.w	r3, r3, #3
 80024b6:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0310 	and.w	r3, r3, #16
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	f000 80e6 	beq.w	8002692 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80024c6:	6a3b      	ldr	r3, [r7, #32]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d007      	beq.n	80024dc <HAL_RCC_OscConfig+0x4c>
 80024cc:	6a3b      	ldr	r3, [r7, #32]
 80024ce:	2b0c      	cmp	r3, #12
 80024d0:	f040 808d 	bne.w	80025ee <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	f040 8089 	bne.w	80025ee <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80024dc:	4b89      	ldr	r3, [pc, #548]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0302 	and.w	r3, r3, #2
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d006      	beq.n	80024f6 <HAL_RCC_OscConfig+0x66>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	69db      	ldr	r3, [r3, #28]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d102      	bne.n	80024f6 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	f000 bc26 	b.w	8002d42 <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80024fa:	4b82      	ldr	r3, [pc, #520]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0308 	and.w	r3, r3, #8
 8002502:	2b00      	cmp	r3, #0
 8002504:	d004      	beq.n	8002510 <HAL_RCC_OscConfig+0x80>
 8002506:	4b7f      	ldr	r3, [pc, #508]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800250e:	e005      	b.n	800251c <HAL_RCC_OscConfig+0x8c>
 8002510:	4b7c      	ldr	r3, [pc, #496]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002512:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002516:	091b      	lsrs	r3, r3, #4
 8002518:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800251c:	4293      	cmp	r3, r2
 800251e:	d224      	bcs.n	800256a <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002524:	4618      	mov	r0, r3
 8002526:	f000 fe0b 	bl	8003140 <RCC_SetFlashLatencyFromMSIRange>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d002      	beq.n	8002536 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	f000 bc06 	b.w	8002d42 <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002536:	4b73      	ldr	r3, [pc, #460]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a72      	ldr	r2, [pc, #456]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 800253c:	f043 0308 	orr.w	r3, r3, #8
 8002540:	6013      	str	r3, [r2, #0]
 8002542:	4b70      	ldr	r3, [pc, #448]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800254e:	496d      	ldr	r1, [pc, #436]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002550:	4313      	orrs	r3, r2
 8002552:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002554:	4b6b      	ldr	r3, [pc, #428]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a1b      	ldr	r3, [r3, #32]
 8002560:	021b      	lsls	r3, r3, #8
 8002562:	4968      	ldr	r1, [pc, #416]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002564:	4313      	orrs	r3, r2
 8002566:	604b      	str	r3, [r1, #4]
 8002568:	e025      	b.n	80025b6 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800256a:	4b66      	ldr	r3, [pc, #408]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a65      	ldr	r2, [pc, #404]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002570:	f043 0308 	orr.w	r3, r3, #8
 8002574:	6013      	str	r3, [r2, #0]
 8002576:	4b63      	ldr	r3, [pc, #396]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002582:	4960      	ldr	r1, [pc, #384]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002584:	4313      	orrs	r3, r2
 8002586:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002588:	4b5e      	ldr	r3, [pc, #376]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	021b      	lsls	r3, r3, #8
 8002596:	495b      	ldr	r1, [pc, #364]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002598:	4313      	orrs	r3, r2
 800259a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800259c:	6a3b      	ldr	r3, [r7, #32]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d109      	bne.n	80025b6 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a6:	4618      	mov	r0, r3
 80025a8:	f000 fdca 	bl	8003140 <RCC_SetFlashLatencyFromMSIRange>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e3c5      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80025b6:	f000 fccd 	bl	8002f54 <HAL_RCC_GetSysClockFreq>
 80025ba:	4602      	mov	r2, r0
 80025bc:	4b51      	ldr	r3, [pc, #324]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	091b      	lsrs	r3, r3, #4
 80025c2:	f003 030f 	and.w	r3, r3, #15
 80025c6:	4950      	ldr	r1, [pc, #320]	; (8002708 <HAL_RCC_OscConfig+0x278>)
 80025c8:	5ccb      	ldrb	r3, [r1, r3]
 80025ca:	f003 031f 	and.w	r3, r3, #31
 80025ce:	fa22 f303 	lsr.w	r3, r2, r3
 80025d2:	4a4e      	ldr	r2, [pc, #312]	; (800270c <HAL_RCC_OscConfig+0x27c>)
 80025d4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80025d6:	4b4e      	ldr	r3, [pc, #312]	; (8002710 <HAL_RCC_OscConfig+0x280>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4618      	mov	r0, r3
 80025dc:	f7ff fa48 	bl	8001a70 <HAL_InitTick>
 80025e0:	4603      	mov	r3, r0
 80025e2:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 80025e4:	7dfb      	ldrb	r3, [r7, #23]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d052      	beq.n	8002690 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80025ea:	7dfb      	ldrb	r3, [r7, #23]
 80025ec:	e3a9      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	69db      	ldr	r3, [r3, #28]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d032      	beq.n	800265c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80025f6:	4b43      	ldr	r3, [pc, #268]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a42      	ldr	r2, [pc, #264]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002602:	f7ff fbd9 	bl	8001db8 <HAL_GetTick>
 8002606:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002608:	e008      	b.n	800261c <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800260a:	f7ff fbd5 	bl	8001db8 <HAL_GetTick>
 800260e:	4602      	mov	r2, r0
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	1ad3      	subs	r3, r2, r3
 8002614:	2b02      	cmp	r3, #2
 8002616:	d901      	bls.n	800261c <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8002618:	2303      	movs	r3, #3
 800261a:	e392      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800261c:	4b39      	ldr	r3, [pc, #228]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d0f0      	beq.n	800260a <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002628:	4b36      	ldr	r3, [pc, #216]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a35      	ldr	r2, [pc, #212]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 800262e:	f043 0308 	orr.w	r3, r3, #8
 8002632:	6013      	str	r3, [r2, #0]
 8002634:	4b33      	ldr	r3, [pc, #204]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002640:	4930      	ldr	r1, [pc, #192]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002642:	4313      	orrs	r3, r2
 8002644:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002646:	4b2f      	ldr	r3, [pc, #188]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a1b      	ldr	r3, [r3, #32]
 8002652:	021b      	lsls	r3, r3, #8
 8002654:	492b      	ldr	r1, [pc, #172]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002656:	4313      	orrs	r3, r2
 8002658:	604b      	str	r3, [r1, #4]
 800265a:	e01a      	b.n	8002692 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800265c:	4b29      	ldr	r3, [pc, #164]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a28      	ldr	r2, [pc, #160]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002662:	f023 0301 	bic.w	r3, r3, #1
 8002666:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002668:	f7ff fba6 	bl	8001db8 <HAL_GetTick>
 800266c:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800266e:	e008      	b.n	8002682 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002670:	f7ff fba2 	bl	8001db8 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	69bb      	ldr	r3, [r7, #24]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	2b02      	cmp	r3, #2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e35f      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002682:	4b20      	ldr	r3, [pc, #128]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d1f0      	bne.n	8002670 <HAL_RCC_OscConfig+0x1e0>
 800268e:	e000      	b.n	8002692 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002690:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	2b00      	cmp	r3, #0
 800269c:	d073      	beq.n	8002786 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800269e:	6a3b      	ldr	r3, [r7, #32]
 80026a0:	2b08      	cmp	r3, #8
 80026a2:	d005      	beq.n	80026b0 <HAL_RCC_OscConfig+0x220>
 80026a4:	6a3b      	ldr	r3, [r7, #32]
 80026a6:	2b0c      	cmp	r3, #12
 80026a8:	d10e      	bne.n	80026c8 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	2b03      	cmp	r3, #3
 80026ae:	d10b      	bne.n	80026c8 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026b0:	4b14      	ldr	r3, [pc, #80]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d063      	beq.n	8002784 <HAL_RCC_OscConfig+0x2f4>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d15f      	bne.n	8002784 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	e33c      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026d0:	d106      	bne.n	80026e0 <HAL_RCC_OscConfig+0x250>
 80026d2:	4b0c      	ldr	r3, [pc, #48]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a0b      	ldr	r2, [pc, #44]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80026d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026dc:	6013      	str	r3, [r2, #0]
 80026de:	e025      	b.n	800272c <HAL_RCC_OscConfig+0x29c>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80026e8:	d114      	bne.n	8002714 <HAL_RCC_OscConfig+0x284>
 80026ea:	4b06      	ldr	r3, [pc, #24]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a05      	ldr	r2, [pc, #20]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80026f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026f4:	6013      	str	r3, [r2, #0]
 80026f6:	4b03      	ldr	r3, [pc, #12]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a02      	ldr	r2, [pc, #8]	; (8002704 <HAL_RCC_OscConfig+0x274>)
 80026fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002700:	6013      	str	r3, [r2, #0]
 8002702:	e013      	b.n	800272c <HAL_RCC_OscConfig+0x29c>
 8002704:	40021000 	.word	0x40021000
 8002708:	0800abec 	.word	0x0800abec
 800270c:	20000000 	.word	0x20000000
 8002710:	20000004 	.word	0x20000004
 8002714:	4b8f      	ldr	r3, [pc, #572]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a8e      	ldr	r2, [pc, #568]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 800271a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800271e:	6013      	str	r3, [r2, #0]
 8002720:	4b8c      	ldr	r3, [pc, #560]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a8b      	ldr	r2, [pc, #556]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 8002726:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800272a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d013      	beq.n	800275c <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002734:	f7ff fb40 	bl	8001db8 <HAL_GetTick>
 8002738:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800273a:	e008      	b.n	800274e <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800273c:	f7ff fb3c 	bl	8001db8 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2b64      	cmp	r3, #100	; 0x64
 8002748:	d901      	bls.n	800274e <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e2f9      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800274e:	4b81      	ldr	r3, [pc, #516]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002756:	2b00      	cmp	r3, #0
 8002758:	d0f0      	beq.n	800273c <HAL_RCC_OscConfig+0x2ac>
 800275a:	e014      	b.n	8002786 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800275c:	f7ff fb2c 	bl	8001db8 <HAL_GetTick>
 8002760:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002762:	e008      	b.n	8002776 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002764:	f7ff fb28 	bl	8001db8 <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	69bb      	ldr	r3, [r7, #24]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b64      	cmp	r3, #100	; 0x64
 8002770:	d901      	bls.n	8002776 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8002772:	2303      	movs	r3, #3
 8002774:	e2e5      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002776:	4b77      	ldr	r3, [pc, #476]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d1f0      	bne.n	8002764 <HAL_RCC_OscConfig+0x2d4>
 8002782:	e000      	b.n	8002786 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002784:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d060      	beq.n	8002854 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002792:	6a3b      	ldr	r3, [r7, #32]
 8002794:	2b04      	cmp	r3, #4
 8002796:	d005      	beq.n	80027a4 <HAL_RCC_OscConfig+0x314>
 8002798:	6a3b      	ldr	r3, [r7, #32]
 800279a:	2b0c      	cmp	r3, #12
 800279c:	d119      	bne.n	80027d2 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d116      	bne.n	80027d2 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027a4:	4b6b      	ldr	r3, [pc, #428]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d005      	beq.n	80027bc <HAL_RCC_OscConfig+0x32c>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d101      	bne.n	80027bc <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	e2c2      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027bc:	4b65      	ldr	r3, [pc, #404]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	691b      	ldr	r3, [r3, #16]
 80027c8:	061b      	lsls	r3, r3, #24
 80027ca:	4962      	ldr	r1, [pc, #392]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027d0:	e040      	b.n	8002854 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	68db      	ldr	r3, [r3, #12]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d023      	beq.n	8002822 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027da:	4b5e      	ldr	r3, [pc, #376]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a5d      	ldr	r2, [pc, #372]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 80027e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027e6:	f7ff fae7 	bl	8001db8 <HAL_GetTick>
 80027ea:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80027ec:	e008      	b.n	8002800 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027ee:	f7ff fae3 	bl	8001db8 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d901      	bls.n	8002800 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e2a0      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002800:	4b54      	ldr	r3, [pc, #336]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002808:	2b00      	cmp	r3, #0
 800280a:	d0f0      	beq.n	80027ee <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800280c:	4b51      	ldr	r3, [pc, #324]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	691b      	ldr	r3, [r3, #16]
 8002818:	061b      	lsls	r3, r3, #24
 800281a:	494e      	ldr	r1, [pc, #312]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 800281c:	4313      	orrs	r3, r2
 800281e:	604b      	str	r3, [r1, #4]
 8002820:	e018      	b.n	8002854 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002822:	4b4c      	ldr	r3, [pc, #304]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a4b      	ldr	r2, [pc, #300]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 8002828:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800282c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800282e:	f7ff fac3 	bl	8001db8 <HAL_GetTick>
 8002832:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002834:	e008      	b.n	8002848 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002836:	f7ff fabf 	bl	8001db8 <HAL_GetTick>
 800283a:	4602      	mov	r2, r0
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e27c      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002848:	4b42      	ldr	r3, [pc, #264]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002850:	2b00      	cmp	r3, #0
 8002852:	d1f0      	bne.n	8002836 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0308 	and.w	r3, r3, #8
 800285c:	2b00      	cmp	r3, #0
 800285e:	f000 8082 	beq.w	8002966 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	695b      	ldr	r3, [r3, #20]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d05f      	beq.n	800292a <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 800286a:	4b3a      	ldr	r3, [pc, #232]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 800286c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002870:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	699a      	ldr	r2, [r3, #24]
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	f003 0310 	and.w	r3, r3, #16
 800287c:	429a      	cmp	r2, r3
 800287e:	d037      	beq.n	80028f0 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002880:	693b      	ldr	r3, [r7, #16]
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b00      	cmp	r3, #0
 8002888:	d006      	beq.n	8002898 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002890:	2b00      	cmp	r3, #0
 8002892:	d101      	bne.n	8002898 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	e254      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d01b      	beq.n	80028da <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 80028a2:	4b2c      	ldr	r3, [pc, #176]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 80028a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028a8:	4a2a      	ldr	r2, [pc, #168]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 80028aa:	f023 0301 	bic.w	r3, r3, #1
 80028ae:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80028b2:	f7ff fa81 	bl	8001db8 <HAL_GetTick>
 80028b6:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028b8:	e008      	b.n	80028cc <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028ba:	f7ff fa7d 	bl	8001db8 <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b11      	cmp	r3, #17
 80028c6:	d901      	bls.n	80028cc <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	e23a      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80028cc:	4b21      	ldr	r3, [pc, #132]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 80028ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028d2:	f003 0302 	and.w	r3, r3, #2
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1ef      	bne.n	80028ba <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 80028da:	4b1e      	ldr	r3, [pc, #120]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 80028dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028e0:	f023 0210 	bic.w	r2, r3, #16
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	491a      	ldr	r1, [pc, #104]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 80028ea:	4313      	orrs	r3, r2
 80028ec:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028f0:	4b18      	ldr	r3, [pc, #96]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 80028f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028f6:	4a17      	ldr	r2, [pc, #92]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 80028f8:	f043 0301 	orr.w	r3, r3, #1
 80028fc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002900:	f7ff fa5a 	bl	8001db8 <HAL_GetTick>
 8002904:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002906:	e008      	b.n	800291a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002908:	f7ff fa56 	bl	8001db8 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b11      	cmp	r3, #17
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e213      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800291a:	4b0e      	ldr	r3, [pc, #56]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 800291c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002920:	f003 0302 	and.w	r3, r3, #2
 8002924:	2b00      	cmp	r3, #0
 8002926:	d0ef      	beq.n	8002908 <HAL_RCC_OscConfig+0x478>
 8002928:	e01d      	b.n	8002966 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800292a:	4b0a      	ldr	r3, [pc, #40]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 800292c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002930:	4a08      	ldr	r2, [pc, #32]	; (8002954 <HAL_RCC_OscConfig+0x4c4>)
 8002932:	f023 0301 	bic.w	r3, r3, #1
 8002936:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800293a:	f7ff fa3d 	bl	8001db8 <HAL_GetTick>
 800293e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002940:	e00a      	b.n	8002958 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002942:	f7ff fa39 	bl	8001db8 <HAL_GetTick>
 8002946:	4602      	mov	r2, r0
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	2b11      	cmp	r3, #17
 800294e:	d903      	bls.n	8002958 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8002950:	2303      	movs	r3, #3
 8002952:	e1f6      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
 8002954:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002958:	4ba9      	ldr	r3, [pc, #676]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 800295a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d1ed      	bne.n	8002942 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0304 	and.w	r3, r3, #4
 800296e:	2b00      	cmp	r3, #0
 8002970:	f000 80bd 	beq.w	8002aee <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002974:	2300      	movs	r3, #0
 8002976:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800297a:	4ba1      	ldr	r3, [pc, #644]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 800297c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800297e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002982:	2b00      	cmp	r3, #0
 8002984:	d10e      	bne.n	80029a4 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002986:	4b9e      	ldr	r3, [pc, #632]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800298a:	4a9d      	ldr	r2, [pc, #628]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 800298c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002990:	6593      	str	r3, [r2, #88]	; 0x58
 8002992:	4b9b      	ldr	r3, [pc, #620]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002994:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002996:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800299a:	60fb      	str	r3, [r7, #12]
 800299c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800299e:	2301      	movs	r3, #1
 80029a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029a4:	4b97      	ldr	r3, [pc, #604]	; (8002c04 <HAL_RCC_OscConfig+0x774>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d118      	bne.n	80029e2 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029b0:	4b94      	ldr	r3, [pc, #592]	; (8002c04 <HAL_RCC_OscConfig+0x774>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a93      	ldr	r2, [pc, #588]	; (8002c04 <HAL_RCC_OscConfig+0x774>)
 80029b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029ba:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029bc:	f7ff f9fc 	bl	8001db8 <HAL_GetTick>
 80029c0:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029c2:	e008      	b.n	80029d6 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029c4:	f7ff f9f8 	bl	8001db8 <HAL_GetTick>
 80029c8:	4602      	mov	r2, r0
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	1ad3      	subs	r3, r2, r3
 80029ce:	2b02      	cmp	r3, #2
 80029d0:	d901      	bls.n	80029d6 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e1b5      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029d6:	4b8b      	ldr	r3, [pc, #556]	; (8002c04 <HAL_RCC_OscConfig+0x774>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d0f0      	beq.n	80029c4 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d02c      	beq.n	8002a48 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80029ee:	4b84      	ldr	r3, [pc, #528]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 80029f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029f4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a00:	497f      	ldr	r1, [pc, #508]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	689b      	ldr	r3, [r3, #8]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d010      	beq.n	8002a36 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002a14:	4b7a      	ldr	r3, [pc, #488]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a1a:	4a79      	ldr	r2, [pc, #484]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002a1c:	f043 0304 	orr.w	r3, r3, #4
 8002a20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002a24:	4b76      	ldr	r3, [pc, #472]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a2a:	4a75      	ldr	r2, [pc, #468]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a34:	e018      	b.n	8002a68 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002a36:	4b72      	ldr	r3, [pc, #456]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a3c:	4a70      	ldr	r2, [pc, #448]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002a3e:	f043 0301 	orr.w	r3, r3, #1
 8002a42:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a46:	e00f      	b.n	8002a68 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002a48:	4b6d      	ldr	r3, [pc, #436]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002a4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a4e:	4a6c      	ldr	r2, [pc, #432]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002a50:	f023 0301 	bic.w	r3, r3, #1
 8002a54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002a58:	4b69      	ldr	r3, [pc, #420]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a5e:	4a68      	ldr	r2, [pc, #416]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002a60:	f023 0304 	bic.w	r3, r3, #4
 8002a64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d016      	beq.n	8002a9e <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a70:	f7ff f9a2 	bl	8001db8 <HAL_GetTick>
 8002a74:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a76:	e00a      	b.n	8002a8e <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a78:	f7ff f99e 	bl	8001db8 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e159      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a8e:	4b5c      	ldr	r3, [pc, #368]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a94:	f003 0302 	and.w	r3, r3, #2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d0ed      	beq.n	8002a78 <HAL_RCC_OscConfig+0x5e8>
 8002a9c:	e01d      	b.n	8002ada <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a9e:	f7ff f98b 	bl	8001db8 <HAL_GetTick>
 8002aa2:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002aa4:	e00a      	b.n	8002abc <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aa6:	f7ff f987 	bl	8001db8 <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	69bb      	ldr	r3, [r7, #24]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d901      	bls.n	8002abc <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8002ab8:	2303      	movs	r3, #3
 8002aba:	e142      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002abc:	4b50      	ldr	r3, [pc, #320]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1ed      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8002aca:	4b4d      	ldr	r3, [pc, #308]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ad0:	4a4b      	ldr	r2, [pc, #300]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002ad2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ad6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002ada:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d105      	bne.n	8002aee <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ae2:	4b47      	ldr	r3, [pc, #284]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002ae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae6:	4a46      	ldr	r2, [pc, #280]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002ae8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002aec:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0320 	and.w	r3, r3, #32
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d03c      	beq.n	8002b74 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d01c      	beq.n	8002b3c <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002b02:	4b3f      	ldr	r3, [pc, #252]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002b04:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b08:	4a3d      	ldr	r2, [pc, #244]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002b0a:	f043 0301 	orr.w	r3, r3, #1
 8002b0e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b12:	f7ff f951 	bl	8001db8 <HAL_GetTick>
 8002b16:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b18:	e008      	b.n	8002b2c <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b1a:	f7ff f94d 	bl	8001db8 <HAL_GetTick>
 8002b1e:	4602      	mov	r2, r0
 8002b20:	69bb      	ldr	r3, [r7, #24]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e10a      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002b2c:	4b34      	ldr	r3, [pc, #208]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002b2e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d0ef      	beq.n	8002b1a <HAL_RCC_OscConfig+0x68a>
 8002b3a:	e01b      	b.n	8002b74 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002b3c:	4b30      	ldr	r3, [pc, #192]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002b3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b42:	4a2f      	ldr	r2, [pc, #188]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002b44:	f023 0301 	bic.w	r3, r3, #1
 8002b48:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b4c:	f7ff f934 	bl	8001db8 <HAL_GetTick>
 8002b50:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b52:	e008      	b.n	8002b66 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b54:	f7ff f930 	bl	8001db8 <HAL_GetTick>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d901      	bls.n	8002b66 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e0ed      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b66:	4b26      	ldr	r3, [pc, #152]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002b68:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d1ef      	bne.n	8002b54 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	f000 80e1 	beq.w	8002d40 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	f040 80b5 	bne.w	8002cf2 <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b88:	4b1d      	ldr	r3, [pc, #116]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b8e:	69fb      	ldr	r3, [r7, #28]
 8002b90:	f003 0203 	and.w	r2, r3, #3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d124      	bne.n	8002be6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ba6:	3b01      	subs	r3, #1
 8002ba8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d11b      	bne.n	8002be6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bb8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bba:	429a      	cmp	r2, r3
 8002bbc:	d113      	bne.n	8002be6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bc8:	085b      	lsrs	r3, r3, #1
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d109      	bne.n	8002be6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bd2:	69fb      	ldr	r3, [r7, #28]
 8002bd4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bdc:	085b      	lsrs	r3, r3, #1
 8002bde:	3b01      	subs	r3, #1
 8002be0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d05f      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002be6:	6a3b      	ldr	r3, [r7, #32]
 8002be8:	2b0c      	cmp	r3, #12
 8002bea:	d05a      	beq.n	8002ca2 <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002bec:	4b04      	ldr	r3, [pc, #16]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a03      	ldr	r2, [pc, #12]	; (8002c00 <HAL_RCC_OscConfig+0x770>)
 8002bf2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bf6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002bf8:	f7ff f8de 	bl	8001db8 <HAL_GetTick>
 8002bfc:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002bfe:	e00c      	b.n	8002c1a <HAL_RCC_OscConfig+0x78a>
 8002c00:	40021000 	.word	0x40021000
 8002c04:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c08:	f7ff f8d6 	bl	8001db8 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e093      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c1a:	4b4c      	ldr	r3, [pc, #304]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1f0      	bne.n	8002c08 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c26:	4b49      	ldr	r3, [pc, #292]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002c28:	68da      	ldr	r2, [r3, #12]
 8002c2a:	4b49      	ldr	r3, [pc, #292]	; (8002d50 <HAL_RCC_OscConfig+0x8c0>)
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002c36:	3a01      	subs	r2, #1
 8002c38:	0112      	lsls	r2, r2, #4
 8002c3a:	4311      	orrs	r1, r2
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002c40:	0212      	lsls	r2, r2, #8
 8002c42:	4311      	orrs	r1, r2
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002c48:	0852      	lsrs	r2, r2, #1
 8002c4a:	3a01      	subs	r2, #1
 8002c4c:	0552      	lsls	r2, r2, #21
 8002c4e:	4311      	orrs	r1, r2
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c54:	0852      	lsrs	r2, r2, #1
 8002c56:	3a01      	subs	r2, #1
 8002c58:	0652      	lsls	r2, r2, #25
 8002c5a:	430a      	orrs	r2, r1
 8002c5c:	493b      	ldr	r1, [pc, #236]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c62:	4b3a      	ldr	r3, [pc, #232]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a39      	ldr	r2, [pc, #228]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002c68:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c6c:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c6e:	4b37      	ldr	r3, [pc, #220]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	4a36      	ldr	r2, [pc, #216]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002c74:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c78:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c7a:	f7ff f89d 	bl	8001db8 <HAL_GetTick>
 8002c7e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c80:	e008      	b.n	8002c94 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c82:	f7ff f899 	bl	8001db8 <HAL_GetTick>
 8002c86:	4602      	mov	r2, r0
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d901      	bls.n	8002c94 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e056      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c94:	4b2d      	ldr	r3, [pc, #180]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d0f0      	beq.n	8002c82 <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ca0:	e04e      	b.n	8002d40 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e04d      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ca6:	4b29      	ldr	r3, [pc, #164]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d146      	bne.n	8002d40 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002cb2:	4b26      	ldr	r3, [pc, #152]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a25      	ldr	r2, [pc, #148]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002cb8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cbc:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cbe:	4b23      	ldr	r3, [pc, #140]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002cc0:	68db      	ldr	r3, [r3, #12]
 8002cc2:	4a22      	ldr	r2, [pc, #136]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002cc4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cc8:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002cca:	f7ff f875 	bl	8001db8 <HAL_GetTick>
 8002cce:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cd0:	e008      	b.n	8002ce4 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cd2:	f7ff f871 	bl	8001db8 <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	2b02      	cmp	r3, #2
 8002cde:	d901      	bls.n	8002ce4 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8002ce0:	2303      	movs	r3, #3
 8002ce2:	e02e      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ce4:	4b19      	ldr	r3, [pc, #100]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d0f0      	beq.n	8002cd2 <HAL_RCC_OscConfig+0x842>
 8002cf0:	e026      	b.n	8002d40 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cf2:	6a3b      	ldr	r3, [r7, #32]
 8002cf4:	2b0c      	cmp	r3, #12
 8002cf6:	d021      	beq.n	8002d3c <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cf8:	4b14      	ldr	r3, [pc, #80]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a13      	ldr	r2, [pc, #76]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002cfe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d04:	f7ff f858 	bl	8001db8 <HAL_GetTick>
 8002d08:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d0c:	f7ff f854 	bl	8001db8 <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	69bb      	ldr	r3, [r7, #24]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e011      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d1e:	4b0b      	ldr	r3, [pc, #44]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1f0      	bne.n	8002d0c <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8002d2a:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	4a07      	ldr	r2, [pc, #28]	; (8002d4c <HAL_RCC_OscConfig+0x8bc>)
 8002d30:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002d34:	f023 0303 	bic.w	r3, r3, #3
 8002d38:	60d3      	str	r3, [r2, #12]
 8002d3a:	e001      	b.n	8002d40 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e000      	b.n	8002d42 <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 8002d40:	2300      	movs	r3, #0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3728      	adds	r7, #40	; 0x28
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	40021000 	.word	0x40021000
 8002d50:	f99f808c 	.word	0xf99f808c

08002d54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b084      	sub	sp, #16
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d101      	bne.n	8002d68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d64:	2301      	movs	r3, #1
 8002d66:	e0e7      	b.n	8002f38 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d68:	4b75      	ldr	r3, [pc, #468]	; (8002f40 <HAL_RCC_ClockConfig+0x1ec>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0307 	and.w	r3, r3, #7
 8002d70:	683a      	ldr	r2, [r7, #0]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	d910      	bls.n	8002d98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d76:	4b72      	ldr	r3, [pc, #456]	; (8002f40 <HAL_RCC_ClockConfig+0x1ec>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f023 0207 	bic.w	r2, r3, #7
 8002d7e:	4970      	ldr	r1, [pc, #448]	; (8002f40 <HAL_RCC_ClockConfig+0x1ec>)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d86:	4b6e      	ldr	r3, [pc, #440]	; (8002f40 <HAL_RCC_ClockConfig+0x1ec>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0307 	and.w	r3, r3, #7
 8002d8e:	683a      	ldr	r2, [r7, #0]
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d001      	beq.n	8002d98 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e0cf      	b.n	8002f38 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d010      	beq.n	8002dc6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	689a      	ldr	r2, [r3, #8]
 8002da8:	4b66      	ldr	r3, [pc, #408]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002daa:	689b      	ldr	r3, [r3, #8]
 8002dac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002db0:	429a      	cmp	r2, r3
 8002db2:	d908      	bls.n	8002dc6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002db4:	4b63      	ldr	r3, [pc, #396]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	4960      	ldr	r1, [pc, #384]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d04c      	beq.n	8002e6c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	2b03      	cmp	r3, #3
 8002dd8:	d107      	bne.n	8002dea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002dda:	4b5a      	ldr	r3, [pc, #360]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d121      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e0a6      	b.n	8002f38 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d107      	bne.n	8002e02 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002df2:	4b54      	ldr	r3, [pc, #336]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d115      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e09a      	b.n	8002f38 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d107      	bne.n	8002e1a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e0a:	4b4e      	ldr	r3, [pc, #312]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0302 	and.w	r3, r3, #2
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d109      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e08e      	b.n	8002f38 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e1a:	4b4a      	ldr	r3, [pc, #296]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e086      	b.n	8002f38 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e2a:	4b46      	ldr	r3, [pc, #280]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f023 0203 	bic.w	r2, r3, #3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	4943      	ldr	r1, [pc, #268]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e3c:	f7fe ffbc 	bl	8001db8 <HAL_GetTick>
 8002e40:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e42:	e00a      	b.n	8002e5a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e44:	f7fe ffb8 	bl	8001db8 <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e06e      	b.n	8002f38 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e5a:	4b3a      	ldr	r3, [pc, #232]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f003 020c 	and.w	r2, r3, #12
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d1eb      	bne.n	8002e44 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d010      	beq.n	8002e9a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	689a      	ldr	r2, [r3, #8]
 8002e7c:	4b31      	ldr	r3, [pc, #196]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e84:	429a      	cmp	r2, r3
 8002e86:	d208      	bcs.n	8002e9a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e88:	4b2e      	ldr	r3, [pc, #184]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	492b      	ldr	r1, [pc, #172]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002e96:	4313      	orrs	r3, r2
 8002e98:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e9a:	4b29      	ldr	r3, [pc, #164]	; (8002f40 <HAL_RCC_ClockConfig+0x1ec>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0307 	and.w	r3, r3, #7
 8002ea2:	683a      	ldr	r2, [r7, #0]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	d210      	bcs.n	8002eca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ea8:	4b25      	ldr	r3, [pc, #148]	; (8002f40 <HAL_RCC_ClockConfig+0x1ec>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f023 0207 	bic.w	r2, r3, #7
 8002eb0:	4923      	ldr	r1, [pc, #140]	; (8002f40 <HAL_RCC_ClockConfig+0x1ec>)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eb8:	4b21      	ldr	r3, [pc, #132]	; (8002f40 <HAL_RCC_ClockConfig+0x1ec>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0307 	and.w	r3, r3, #7
 8002ec0:	683a      	ldr	r2, [r7, #0]
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d001      	beq.n	8002eca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e036      	b.n	8002f38 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0304 	and.w	r3, r3, #4
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d008      	beq.n	8002ee8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ed6:	4b1b      	ldr	r3, [pc, #108]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	4918      	ldr	r1, [pc, #96]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0308 	and.w	r3, r3, #8
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d009      	beq.n	8002f08 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ef4:	4b13      	ldr	r3, [pc, #76]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	691b      	ldr	r3, [r3, #16]
 8002f00:	00db      	lsls	r3, r3, #3
 8002f02:	4910      	ldr	r1, [pc, #64]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f08:	f000 f824 	bl	8002f54 <HAL_RCC_GetSysClockFreq>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	4b0d      	ldr	r3, [pc, #52]	; (8002f44 <HAL_RCC_ClockConfig+0x1f0>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	091b      	lsrs	r3, r3, #4
 8002f14:	f003 030f 	and.w	r3, r3, #15
 8002f18:	490b      	ldr	r1, [pc, #44]	; (8002f48 <HAL_RCC_ClockConfig+0x1f4>)
 8002f1a:	5ccb      	ldrb	r3, [r1, r3]
 8002f1c:	f003 031f 	and.w	r3, r3, #31
 8002f20:	fa22 f303 	lsr.w	r3, r2, r3
 8002f24:	4a09      	ldr	r2, [pc, #36]	; (8002f4c <HAL_RCC_ClockConfig+0x1f8>)
 8002f26:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f28:	4b09      	ldr	r3, [pc, #36]	; (8002f50 <HAL_RCC_ClockConfig+0x1fc>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f7fe fd9f 	bl	8001a70 <HAL_InitTick>
 8002f32:	4603      	mov	r3, r0
 8002f34:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f36:	7afb      	ldrb	r3, [r7, #11]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40022000 	.word	0x40022000
 8002f44:	40021000 	.word	0x40021000
 8002f48:	0800abec 	.word	0x0800abec
 8002f4c:	20000000 	.word	0x20000000
 8002f50:	20000004 	.word	0x20000004

08002f54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b089      	sub	sp, #36	; 0x24
 8002f58:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	61fb      	str	r3, [r7, #28]
 8002f5e:	2300      	movs	r3, #0
 8002f60:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f62:	4b3e      	ldr	r3, [pc, #248]	; (800305c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f003 030c 	and.w	r3, r3, #12
 8002f6a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f6c:	4b3b      	ldr	r3, [pc, #236]	; (800305c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	f003 0303 	and.w	r3, r3, #3
 8002f74:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d005      	beq.n	8002f88 <HAL_RCC_GetSysClockFreq+0x34>
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	2b0c      	cmp	r3, #12
 8002f80:	d121      	bne.n	8002fc6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d11e      	bne.n	8002fc6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002f88:	4b34      	ldr	r3, [pc, #208]	; (800305c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0308 	and.w	r3, r3, #8
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d107      	bne.n	8002fa4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002f94:	4b31      	ldr	r3, [pc, #196]	; (800305c <HAL_RCC_GetSysClockFreq+0x108>)
 8002f96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f9a:	0a1b      	lsrs	r3, r3, #8
 8002f9c:	f003 030f 	and.w	r3, r3, #15
 8002fa0:	61fb      	str	r3, [r7, #28]
 8002fa2:	e005      	b.n	8002fb0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002fa4:	4b2d      	ldr	r3, [pc, #180]	; (800305c <HAL_RCC_GetSysClockFreq+0x108>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	091b      	lsrs	r3, r3, #4
 8002faa:	f003 030f 	and.w	r3, r3, #15
 8002fae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002fb0:	4a2b      	ldr	r2, [pc, #172]	; (8003060 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fb8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10d      	bne.n	8002fdc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fc4:	e00a      	b.n	8002fdc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002fc6:	693b      	ldr	r3, [r7, #16]
 8002fc8:	2b04      	cmp	r3, #4
 8002fca:	d102      	bne.n	8002fd2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002fcc:	4b25      	ldr	r3, [pc, #148]	; (8003064 <HAL_RCC_GetSysClockFreq+0x110>)
 8002fce:	61bb      	str	r3, [r7, #24]
 8002fd0:	e004      	b.n	8002fdc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	2b08      	cmp	r3, #8
 8002fd6:	d101      	bne.n	8002fdc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002fd8:	4b23      	ldr	r3, [pc, #140]	; (8003068 <HAL_RCC_GetSysClockFreq+0x114>)
 8002fda:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	2b0c      	cmp	r3, #12
 8002fe0:	d134      	bne.n	800304c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002fe2:	4b1e      	ldr	r3, [pc, #120]	; (800305c <HAL_RCC_GetSysClockFreq+0x108>)
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	f003 0303 	and.w	r3, r3, #3
 8002fea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002fec:	68bb      	ldr	r3, [r7, #8]
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d003      	beq.n	8002ffa <HAL_RCC_GetSysClockFreq+0xa6>
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	2b03      	cmp	r3, #3
 8002ff6:	d003      	beq.n	8003000 <HAL_RCC_GetSysClockFreq+0xac>
 8002ff8:	e005      	b.n	8003006 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002ffa:	4b1a      	ldr	r3, [pc, #104]	; (8003064 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ffc:	617b      	str	r3, [r7, #20]
      break;
 8002ffe:	e005      	b.n	800300c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003000:	4b19      	ldr	r3, [pc, #100]	; (8003068 <HAL_RCC_GetSysClockFreq+0x114>)
 8003002:	617b      	str	r3, [r7, #20]
      break;
 8003004:	e002      	b.n	800300c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	617b      	str	r3, [r7, #20]
      break;
 800300a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800300c:	4b13      	ldr	r3, [pc, #76]	; (800305c <HAL_RCC_GetSysClockFreq+0x108>)
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	091b      	lsrs	r3, r3, #4
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	3301      	adds	r3, #1
 8003018:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800301a:	4b10      	ldr	r3, [pc, #64]	; (800305c <HAL_RCC_GetSysClockFreq+0x108>)
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	0a1b      	lsrs	r3, r3, #8
 8003020:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003024:	697a      	ldr	r2, [r7, #20]
 8003026:	fb03 f202 	mul.w	r2, r3, r2
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003030:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003032:	4b0a      	ldr	r3, [pc, #40]	; (800305c <HAL_RCC_GetSysClockFreq+0x108>)
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	0e5b      	lsrs	r3, r3, #25
 8003038:	f003 0303 	and.w	r3, r3, #3
 800303c:	3301      	adds	r3, #1
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	fbb2 f3f3 	udiv	r3, r2, r3
 800304a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800304c:	69bb      	ldr	r3, [r7, #24]
}
 800304e:	4618      	mov	r0, r3
 8003050:	3724      	adds	r7, #36	; 0x24
 8003052:	46bd      	mov	sp, r7
 8003054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003058:	4770      	bx	lr
 800305a:	bf00      	nop
 800305c:	40021000 	.word	0x40021000
 8003060:	0800ac04 	.word	0x0800ac04
 8003064:	00f42400 	.word	0x00f42400
 8003068:	007a1200 	.word	0x007a1200

0800306c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003070:	4b03      	ldr	r3, [pc, #12]	; (8003080 <HAL_RCC_GetHCLKFreq+0x14>)
 8003072:	681b      	ldr	r3, [r3, #0]
}
 8003074:	4618      	mov	r0, r3
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	20000000 	.word	0x20000000

08003084 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003088:	f7ff fff0 	bl	800306c <HAL_RCC_GetHCLKFreq>
 800308c:	4602      	mov	r2, r0
 800308e:	4b06      	ldr	r3, [pc, #24]	; (80030a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	0a1b      	lsrs	r3, r3, #8
 8003094:	f003 0307 	and.w	r3, r3, #7
 8003098:	4904      	ldr	r1, [pc, #16]	; (80030ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800309a:	5ccb      	ldrb	r3, [r1, r3]
 800309c:	f003 031f 	and.w	r3, r3, #31
 80030a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	40021000 	.word	0x40021000
 80030ac:	0800abfc 	.word	0x0800abfc

080030b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80030b4:	f7ff ffda 	bl	800306c <HAL_RCC_GetHCLKFreq>
 80030b8:	4602      	mov	r2, r0
 80030ba:	4b06      	ldr	r3, [pc, #24]	; (80030d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	0adb      	lsrs	r3, r3, #11
 80030c0:	f003 0307 	and.w	r3, r3, #7
 80030c4:	4904      	ldr	r1, [pc, #16]	; (80030d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80030c6:	5ccb      	ldrb	r3, [r1, r3]
 80030c8:	f003 031f 	and.w	r3, r3, #31
 80030cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40021000 	.word	0x40021000
 80030d8:	0800abfc 	.word	0x0800abfc

080030dc <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	220f      	movs	r2, #15
 80030ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80030ec:	4b12      	ldr	r3, [pc, #72]	; (8003138 <HAL_RCC_GetClockConfig+0x5c>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	f003 0203 	and.w	r2, r3, #3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80030f8:	4b0f      	ldr	r3, [pc, #60]	; (8003138 <HAL_RCC_GetClockConfig+0x5c>)
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003104:	4b0c      	ldr	r3, [pc, #48]	; (8003138 <HAL_RCC_GetClockConfig+0x5c>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003110:	4b09      	ldr	r3, [pc, #36]	; (8003138 <HAL_RCC_GetClockConfig+0x5c>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	08db      	lsrs	r3, r3, #3
 8003116:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800311e:	4b07      	ldr	r3, [pc, #28]	; (800313c <HAL_RCC_GetClockConfig+0x60>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f003 0207 	and.w	r2, r3, #7
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	601a      	str	r2, [r3, #0]
}
 800312a:	bf00      	nop
 800312c:	370c      	adds	r7, #12
 800312e:	46bd      	mov	sp, r7
 8003130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003134:	4770      	bx	lr
 8003136:	bf00      	nop
 8003138:	40021000 	.word	0x40021000
 800313c:	40022000 	.word	0x40022000

08003140 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b086      	sub	sp, #24
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003148:	2300      	movs	r3, #0
 800314a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800314c:	4b2a      	ldr	r3, [pc, #168]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800314e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d003      	beq.n	8003160 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003158:	f7ff f936 	bl	80023c8 <HAL_PWREx_GetVoltageRange>
 800315c:	6178      	str	r0, [r7, #20]
 800315e:	e014      	b.n	800318a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003160:	4b25      	ldr	r3, [pc, #148]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003164:	4a24      	ldr	r2, [pc, #144]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003166:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800316a:	6593      	str	r3, [r2, #88]	; 0x58
 800316c:	4b22      	ldr	r3, [pc, #136]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800316e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003170:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003174:	60fb      	str	r3, [r7, #12]
 8003176:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003178:	f7ff f926 	bl	80023c8 <HAL_PWREx_GetVoltageRange>
 800317c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800317e:	4b1e      	ldr	r3, [pc, #120]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003182:	4a1d      	ldr	r2, [pc, #116]	; (80031f8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003184:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003188:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003190:	d10b      	bne.n	80031aa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2b80      	cmp	r3, #128	; 0x80
 8003196:	d919      	bls.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2ba0      	cmp	r3, #160	; 0xa0
 800319c:	d902      	bls.n	80031a4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800319e:	2302      	movs	r3, #2
 80031a0:	613b      	str	r3, [r7, #16]
 80031a2:	e013      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031a4:	2301      	movs	r3, #1
 80031a6:	613b      	str	r3, [r7, #16]
 80031a8:	e010      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2b80      	cmp	r3, #128	; 0x80
 80031ae:	d902      	bls.n	80031b6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80031b0:	2303      	movs	r3, #3
 80031b2:	613b      	str	r3, [r7, #16]
 80031b4:	e00a      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b80      	cmp	r3, #128	; 0x80
 80031ba:	d102      	bne.n	80031c2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80031bc:	2302      	movs	r3, #2
 80031be:	613b      	str	r3, [r7, #16]
 80031c0:	e004      	b.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2b70      	cmp	r3, #112	; 0x70
 80031c6:	d101      	bne.n	80031cc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80031c8:	2301      	movs	r3, #1
 80031ca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80031cc:	4b0b      	ldr	r3, [pc, #44]	; (80031fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f023 0207 	bic.w	r2, r3, #7
 80031d4:	4909      	ldr	r1, [pc, #36]	; (80031fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	4313      	orrs	r3, r2
 80031da:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031dc:	4b07      	ldr	r3, [pc, #28]	; (80031fc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0307 	and.w	r3, r3, #7
 80031e4:	693a      	ldr	r2, [r7, #16]
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d001      	beq.n	80031ee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e000      	b.n	80031f0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	40021000 	.word	0x40021000
 80031fc:	40022000 	.word	0x40022000

08003200 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b086      	sub	sp, #24
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003208:	2300      	movs	r3, #0
 800320a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800320c:	2300      	movs	r3, #0
 800320e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003218:	2b00      	cmp	r3, #0
 800321a:	f000 809e 	beq.w	800335a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800321e:	2300      	movs	r3, #0
 8003220:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003222:	4b46      	ldr	r3, [pc, #280]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800322a:	2b00      	cmp	r3, #0
 800322c:	d101      	bne.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800322e:	2301      	movs	r3, #1
 8003230:	e000      	b.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8003232:	2300      	movs	r3, #0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00d      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003238:	4b40      	ldr	r3, [pc, #256]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800323a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800323c:	4a3f      	ldr	r2, [pc, #252]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800323e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003242:	6593      	str	r3, [r2, #88]	; 0x58
 8003244:	4b3d      	ldr	r3, [pc, #244]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003248:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800324c:	60bb      	str	r3, [r7, #8]
 800324e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003250:	2301      	movs	r3, #1
 8003252:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003254:	4b3a      	ldr	r3, [pc, #232]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a39      	ldr	r2, [pc, #228]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800325a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800325e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003260:	f7fe fdaa 	bl	8001db8 <HAL_GetTick>
 8003264:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003266:	e009      	b.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003268:	f7fe fda6 	bl	8001db8 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d902      	bls.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	74fb      	strb	r3, [r7, #19]
        break;
 800327a:	e005      	b.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800327c:	4b30      	ldr	r3, [pc, #192]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0ef      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8003288:	7cfb      	ldrb	r3, [r7, #19]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d15a      	bne.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800328e:	4b2b      	ldr	r3, [pc, #172]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003294:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003298:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d01e      	beq.n	80032de <HAL_RCCEx_PeriphCLKConfig+0xde>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a4:	697a      	ldr	r2, [r7, #20]
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d019      	beq.n	80032de <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80032aa:	4b24      	ldr	r3, [pc, #144]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80032ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032b4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80032b6:	4b21      	ldr	r3, [pc, #132]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80032b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032bc:	4a1f      	ldr	r2, [pc, #124]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80032be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80032c6:	4b1d      	ldr	r3, [pc, #116]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80032c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032cc:	4a1b      	ldr	r2, [pc, #108]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80032ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80032d6:	4a19      	ldr	r2, [pc, #100]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	f003 0301 	and.w	r3, r3, #1
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d016      	beq.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e8:	f7fe fd66 	bl	8001db8 <HAL_GetTick>
 80032ec:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032ee:	e00b      	b.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032f0:	f7fe fd62 	bl	8001db8 <HAL_GetTick>
 80032f4:	4602      	mov	r2, r0
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80032fe:	4293      	cmp	r3, r2
 8003300:	d902      	bls.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	74fb      	strb	r3, [r7, #19]
            break;
 8003306:	e006      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003308:	4b0c      	ldr	r3, [pc, #48]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800330a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d0ec      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8003316:	7cfb      	ldrb	r3, [r7, #19]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d10b      	bne.n	8003334 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800331c:	4b07      	ldr	r3, [pc, #28]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800331e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003322:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332a:	4904      	ldr	r1, [pc, #16]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800332c:	4313      	orrs	r3, r2
 800332e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003332:	e009      	b.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003334:	7cfb      	ldrb	r3, [r7, #19]
 8003336:	74bb      	strb	r3, [r7, #18]
 8003338:	e006      	b.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x148>
 800333a:	bf00      	nop
 800333c:	40021000 	.word	0x40021000
 8003340:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003344:	7cfb      	ldrb	r3, [r7, #19]
 8003346:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003348:	7c7b      	ldrb	r3, [r7, #17]
 800334a:	2b01      	cmp	r3, #1
 800334c:	d105      	bne.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800334e:	4b6e      	ldr	r3, [pc, #440]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003350:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003352:	4a6d      	ldr	r2, [pc, #436]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003354:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003358:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	2b00      	cmp	r3, #0
 8003364:	d00a      	beq.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003366:	4b68      	ldr	r3, [pc, #416]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003368:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800336c:	f023 0203 	bic.w	r2, r3, #3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	4964      	ldr	r1, [pc, #400]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003376:	4313      	orrs	r3, r2
 8003378:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b00      	cmp	r3, #0
 8003386:	d00a      	beq.n	800339e <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003388:	4b5f      	ldr	r3, [pc, #380]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800338a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800338e:	f023 020c 	bic.w	r2, r3, #12
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	495c      	ldr	r1, [pc, #368]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003398:	4313      	orrs	r3, r2
 800339a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0304 	and.w	r3, r3, #4
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00a      	beq.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80033aa:	4b57      	ldr	r3, [pc, #348]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80033ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033b0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	4953      	ldr	r1, [pc, #332]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80033ba:	4313      	orrs	r3, r2
 80033bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0320 	and.w	r3, r3, #32
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d00a      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80033cc:	4b4e      	ldr	r3, [pc, #312]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80033ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033d2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	691b      	ldr	r3, [r3, #16]
 80033da:	494b      	ldr	r1, [pc, #300]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80033dc:	4313      	orrs	r3, r2
 80033de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d00a      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033ee:	4b46      	ldr	r3, [pc, #280]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80033f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033f4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6a1b      	ldr	r3, [r3, #32]
 80033fc:	4942      	ldr	r1, [pc, #264]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800340c:	2b00      	cmp	r3, #0
 800340e:	d00a      	beq.n	8003426 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003410:	4b3d      	ldr	r3, [pc, #244]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003416:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	493a      	ldr	r1, [pc, #232]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003420:	4313      	orrs	r3, r2
 8003422:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800342e:	2b00      	cmp	r3, #0
 8003430:	d00a      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003432:	4b35      	ldr	r3, [pc, #212]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003434:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003438:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	695b      	ldr	r3, [r3, #20]
 8003440:	4931      	ldr	r1, [pc, #196]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003442:	4313      	orrs	r3, r2
 8003444:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003450:	2b00      	cmp	r3, #0
 8003452:	d00a      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003454:	4b2c      	ldr	r3, [pc, #176]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800345a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	4929      	ldr	r1, [pc, #164]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003464:	4313      	orrs	r3, r2
 8003466:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00a      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003476:	4b24      	ldr	r3, [pc, #144]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800347c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	69db      	ldr	r3, [r3, #28]
 8003484:	4920      	ldr	r1, [pc, #128]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003486:	4313      	orrs	r3, r2
 8003488:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003494:	2b00      	cmp	r3, #0
 8003496:	d015      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003498:	4b1b      	ldr	r3, [pc, #108]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800349a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800349e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a6:	4918      	ldr	r1, [pc, #96]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80034a8:	4313      	orrs	r3, r2
 80034aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80034b6:	d105      	bne.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034b8:	4b13      	ldr	r3, [pc, #76]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	4a12      	ldr	r2, [pc, #72]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80034be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80034c2:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d015      	beq.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80034d0:	4b0d      	ldr	r3, [pc, #52]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80034d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034d6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034de:	490a      	ldr	r1, [pc, #40]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80034e0:	4313      	orrs	r3, r2
 80034e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80034ee:	d105      	bne.n	80034fc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034f0:	4b05      	ldr	r3, [pc, #20]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	4a04      	ldr	r2, [pc, #16]	; (8003508 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80034f6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80034fa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80034fc:	7cbb      	ldrb	r3, [r7, #18]
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3718      	adds	r7, #24
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40021000 	.word	0x40021000

0800350c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b084      	sub	sp, #16
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e095      	b.n	800364a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003522:	2b00      	cmp	r3, #0
 8003524:	d108      	bne.n	8003538 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800352e:	d009      	beq.n	8003544 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	61da      	str	r2, [r3, #28]
 8003536:	e005      	b.n	8003544 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003550:	b2db      	uxtb	r3, r3
 8003552:	2b00      	cmp	r3, #0
 8003554:	d106      	bne.n	8003564 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800355e:	6878      	ldr	r0, [r7, #4]
 8003560:	f7fe f9aa 	bl	80018b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2202      	movs	r2, #2
 8003568:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800357a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003584:	d902      	bls.n	800358c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003586:	2300      	movs	r3, #0
 8003588:	60fb      	str	r3, [r7, #12]
 800358a:	e002      	b.n	8003592 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800358c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003590:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	68db      	ldr	r3, [r3, #12]
 8003596:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800359a:	d007      	beq.n	80035ac <HAL_SPI_Init+0xa0>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80035a4:	d002      	beq.n	80035ac <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80035bc:	431a      	orrs	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	f003 0302 	and.w	r3, r3, #2
 80035c6:	431a      	orrs	r2, r3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	695b      	ldr	r3, [r3, #20]
 80035cc:	f003 0301 	and.w	r3, r3, #1
 80035d0:	431a      	orrs	r2, r3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	699b      	ldr	r3, [r3, #24]
 80035d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035da:	431a      	orrs	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	69db      	ldr	r3, [r3, #28]
 80035e0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80035e4:	431a      	orrs	r2, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6a1b      	ldr	r3, [r3, #32]
 80035ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035ee:	ea42 0103 	orr.w	r1, r2, r3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	0c1b      	lsrs	r3, r3, #16
 8003608:	f003 0204 	and.w	r2, r3, #4
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003610:	f003 0310 	and.w	r3, r3, #16
 8003614:	431a      	orrs	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800361a:	f003 0308 	and.w	r3, r3, #8
 800361e:	431a      	orrs	r2, r3
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003628:	ea42 0103 	orr.w	r1, r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	430a      	orrs	r2, r1
 8003638:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
	...

08003654 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b086      	sub	sp, #24
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	4613      	mov	r3, r2
 8003660:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003662:	2300      	movs	r3, #0
 8003664:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800366c:	2b01      	cmp	r3, #1
 800366e:	d101      	bne.n	8003674 <HAL_SPI_Transmit_DMA+0x20>
 8003670:	2302      	movs	r3, #2
 8003672:	e0d8      	b.n	8003826 <HAL_SPI_Transmit_DMA+0x1d2>
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b01      	cmp	r3, #1
 8003686:	d002      	beq.n	800368e <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8003688:	2302      	movs	r3, #2
 800368a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800368c:	e0c6      	b.n	800381c <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 800368e:	68bb      	ldr	r3, [r7, #8]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d002      	beq.n	800369a <HAL_SPI_Transmit_DMA+0x46>
 8003694:	88fb      	ldrh	r3, [r7, #6]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d102      	bne.n	80036a0 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800369a:	2301      	movs	r3, #1
 800369c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800369e:	e0bd      	b.n	800381c <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2203      	movs	r2, #3
 80036a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2200      	movs	r2, #0
 80036ac:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	68ba      	ldr	r2, [r7, #8]
 80036b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	88fa      	ldrh	r2, [r7, #6]
 80036b8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	88fa      	ldrh	r2, [r7, #6]
 80036be:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2200      	movs	r2, #0
 80036c4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036ea:	d10f      	bne.n	800370c <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036fa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800370a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003710:	4a47      	ldr	r2, [pc, #284]	; (8003830 <HAL_SPI_Transmit_DMA+0x1dc>)
 8003712:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003718:	4a46      	ldr	r2, [pc, #280]	; (8003834 <HAL_SPI_Transmit_DMA+0x1e0>)
 800371a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003720:	4a45      	ldr	r2, [pc, #276]	; (8003838 <HAL_SPI_Transmit_DMA+0x1e4>)
 8003722:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003728:	2200      	movs	r2, #0
 800372a:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	685a      	ldr	r2, [r3, #4]
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800373a:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	68db      	ldr	r3, [r3, #12]
 8003740:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003744:	d82d      	bhi.n	80037a2 <HAL_SPI_Transmit_DMA+0x14e>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800374a:	699b      	ldr	r3, [r3, #24]
 800374c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003750:	d127      	bne.n	80037a2 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003756:	b29b      	uxth	r3, r3
 8003758:	f003 0301 	and.w	r3, r3, #1
 800375c:	2b00      	cmp	r3, #0
 800375e:	d10f      	bne.n	8003780 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	685a      	ldr	r2, [r3, #4]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800376e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003774:	b29b      	uxth	r3, r3
 8003776:	085b      	lsrs	r3, r3, #1
 8003778:	b29a      	uxth	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800377e:	e010      	b.n	80037a2 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	685a      	ldr	r2, [r3, #4]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800378e:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003794:	b29b      	uxth	r3, r3
 8003796:	085b      	lsrs	r3, r3, #1
 8003798:	b29b      	uxth	r3, r3
 800379a:	3301      	adds	r3, #1
 800379c:	b29a      	uxth	r2, r3
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037aa:	4619      	mov	r1, r3
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	330c      	adds	r3, #12
 80037b2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037b8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80037ba:	f7fe fbeb 	bl	8001f94 <HAL_DMA_Start_IT>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00c      	beq.n	80037de <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80037c8:	f043 0210 	orr.w	r2, r3, #16
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80037dc:	e01e      	b.n	800381c <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037e8:	2b40      	cmp	r3, #64	; 0x40
 80037ea:	d007      	beq.n	80037fc <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	681a      	ldr	r2, [r3, #0]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80037fa:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	685a      	ldr	r2, [r3, #4]
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f042 0220 	orr.w	r2, r2, #32
 800380a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	685a      	ldr	r2, [r3, #4]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f042 0202 	orr.w	r2, r2, #2
 800381a:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003824:	7dfb      	ldrb	r3, [r7, #23]
}
 8003826:	4618      	mov	r0, r3
 8003828:	3718      	adds	r7, #24
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	08004007 	.word	0x08004007
 8003834:	08003e29 	.word	0x08003e29
 8003838:	0800405b 	.word	0x0800405b

0800383c <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0
 8003842:	60f8      	str	r0, [r7, #12]
 8003844:	60b9      	str	r1, [r7, #8]
 8003846:	4613      	mov	r3, r2
 8003848:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800384a:	2300      	movs	r3, #0
 800384c:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d110      	bne.n	8003878 <HAL_SPI_Receive_DMA+0x3c>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800385e:	d10b      	bne.n	8003878 <HAL_SPI_Receive_DMA+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2204      	movs	r2, #4
 8003864:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8003868:	88fb      	ldrh	r3, [r7, #6]
 800386a:	68ba      	ldr	r2, [r7, #8]
 800386c:	68b9      	ldr	r1, [r7, #8]
 800386e:	68f8      	ldr	r0, [r7, #12]
 8003870:	f000 f908 	bl	8003a84 <HAL_SPI_TransmitReceive_DMA>
 8003874:	4603      	mov	r3, r0
 8003876:	e0fb      	b.n	8003a70 <HAL_SPI_Receive_DMA+0x234>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800387e:	2b01      	cmp	r3, #1
 8003880:	d101      	bne.n	8003886 <HAL_SPI_Receive_DMA+0x4a>
 8003882:	2302      	movs	r3, #2
 8003884:	e0f4      	b.n	8003a70 <HAL_SPI_Receive_DMA+0x234>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b01      	cmp	r3, #1
 8003898:	d002      	beq.n	80038a0 <HAL_SPI_Receive_DMA+0x64>
  {
    errorcode = HAL_BUSY;
 800389a:	2302      	movs	r3, #2
 800389c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800389e:	e0e2      	b.n	8003a66 <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d002      	beq.n	80038ac <HAL_SPI_Receive_DMA+0x70>
 80038a6:	88fb      	ldrh	r3, [r7, #6]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d102      	bne.n	80038b2 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	75fb      	strb	r3, [r7, #23]
    goto error;
 80038b0:	e0d9      	b.n	8003a66 <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	2204      	movs	r2, #4
 80038b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2200      	movs	r2, #0
 80038be:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	68ba      	ldr	r2, [r7, #8]
 80038c4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	88fa      	ldrh	r2, [r7, #6]
 80038ca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	88fa      	ldrh	r2, [r7, #6]
 80038d2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	2200      	movs	r2, #0
 80038da:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->TxXferSize  = 0U;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2200      	movs	r2, #0
 80038e6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038f6:	d10f      	bne.n	8003918 <HAL_SPI_Receive_DMA+0xdc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003906:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003916:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	685a      	ldr	r2, [r3, #4]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003926:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003930:	d908      	bls.n	8003944 <HAL_SPI_Receive_DMA+0x108>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003940:	605a      	str	r2, [r3, #4]
 8003942:	e042      	b.n	80039ca <HAL_SPI_Receive_DMA+0x18e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	685a      	ldr	r2, [r3, #4]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003952:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003958:	699b      	ldr	r3, [r3, #24]
 800395a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800395e:	d134      	bne.n	80039ca <HAL_SPI_Receive_DMA+0x18e>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	685a      	ldr	r2, [r3, #4]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800396e:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003976:	b29b      	uxth	r3, r3
 8003978:	f003 0301 	and.w	r3, r3, #1
 800397c:	2b00      	cmp	r3, #0
 800397e:	d111      	bne.n	80039a4 <HAL_SPI_Receive_DMA+0x168>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	685a      	ldr	r2, [r3, #4]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800398e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003996:	b29b      	uxth	r3, r3
 8003998:	085b      	lsrs	r3, r3, #1
 800399a:	b29a      	uxth	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80039a2:	e012      	b.n	80039ca <HAL_SPI_Receive_DMA+0x18e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	685a      	ldr	r2, [r3, #4]
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80039b2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	085b      	lsrs	r3, r3, #1
 80039be:	b29b      	uxth	r3, r3
 80039c0:	3301      	adds	r3, #1
 80039c2:	b29a      	uxth	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ce:	4a2a      	ldr	r2, [pc, #168]	; (8003a78 <HAL_SPI_Receive_DMA+0x23c>)
 80039d0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d6:	4a29      	ldr	r2, [pc, #164]	; (8003a7c <HAL_SPI_Receive_DMA+0x240>)
 80039d8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039de:	4a28      	ldr	r2, [pc, #160]	; (8003a80 <HAL_SPI_Receive_DMA+0x244>)
 80039e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e6:	2200      	movs	r2, #0
 80039e8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	330c      	adds	r3, #12
 80039f4:	4619      	mov	r1, r3
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fa:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003a02:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003a04:	f7fe fac6 	bl	8001f94 <HAL_DMA_Start_IT>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00c      	beq.n	8003a28 <HAL_SPI_Receive_DMA+0x1ec>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a12:	f043 0210 	orr.w	r2, r3, #16
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8003a26:	e01e      	b.n	8003a66 <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a32:	2b40      	cmp	r3, #64	; 0x40
 8003a34:	d007      	beq.n	8003a46 <HAL_SPI_Receive_DMA+0x20a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a44:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685a      	ldr	r2, [r3, #4]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f042 0220 	orr.w	r2, r2, #32
 8003a54:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f042 0201 	orr.w	r2, r2, #1
 8003a64:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003a6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3718      	adds	r7, #24
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	08004023 	.word	0x08004023
 8003a7c:	08003ecf 	.word	0x08003ecf
 8003a80:	0800405b 	.word	0x0800405b

08003a84 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b086      	sub	sp, #24
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
 8003a90:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003a92:	2300      	movs	r3, #0
 8003a94:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d101      	bne.n	8003aa4 <HAL_SPI_TransmitReceive_DMA+0x20>
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	e16c      	b.n	8003d7e <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003ab2:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8003aba:	7dbb      	ldrb	r3, [r7, #22]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d00d      	beq.n	8003adc <HAL_SPI_TransmitReceive_DMA+0x58>
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003ac6:	d106      	bne.n	8003ad6 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d102      	bne.n	8003ad6 <HAL_SPI_TransmitReceive_DMA+0x52>
 8003ad0:	7dbb      	ldrb	r3, [r7, #22]
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	d002      	beq.n	8003adc <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8003ad6:	2302      	movs	r3, #2
 8003ad8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003ada:	e14b      	b.n	8003d74 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d005      	beq.n	8003aee <HAL_SPI_TransmitReceive_DMA+0x6a>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d002      	beq.n	8003aee <HAL_SPI_TransmitReceive_DMA+0x6a>
 8003ae8:	887b      	ldrh	r3, [r7, #2]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d102      	bne.n	8003af4 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003af2:	e13f      	b.n	8003d74 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	2b04      	cmp	r3, #4
 8003afe:	d003      	beq.n	8003b08 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2205      	movs	r2, #5
 8003b04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	68ba      	ldr	r2, [r7, #8]
 8003b12:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	887a      	ldrh	r2, [r7, #2]
 8003b18:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	887a      	ldrh	r2, [r7, #2]
 8003b1e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	887a      	ldrh	r2, [r7, #2]
 8003b2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	887a      	ldrh	r2, [r7, #2]
 8003b32:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	685a      	ldr	r2, [r3, #4]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8003b50:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003b5a:	d908      	bls.n	8003b6e <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003b6a:	605a      	str	r2, [r3, #4]
 8003b6c:	e06f      	b.n	8003c4e <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	685a      	ldr	r2, [r3, #4]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003b7c:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b88:	d126      	bne.n	8003bd8 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8003b8e:	f003 0301 	and.w	r3, r3, #1
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d10f      	bne.n	8003bb6 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	685a      	ldr	r2, [r3, #4]
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003ba4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	085b      	lsrs	r3, r3, #1
 8003bae:	b29a      	uxth	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003bb4:	e010      	b.n	8003bd8 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bc4:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	085b      	lsrs	r3, r3, #1
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	b29a      	uxth	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003be2:	d134      	bne.n	8003c4e <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003bf2:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003bfa:	b29b      	uxth	r3, r3
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d111      	bne.n	8003c28 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c12:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	085b      	lsrs	r3, r3, #1
 8003c1e:	b29a      	uxth	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8003c26:	e012      	b.n	8003c4e <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	685a      	ldr	r2, [r3, #4]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c36:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	085b      	lsrs	r3, r3, #1
 8003c42:	b29b      	uxth	r3, r3
 8003c44:	3301      	adds	r3, #1
 8003c46:	b29a      	uxth	r2, r3
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b04      	cmp	r3, #4
 8003c58:	d108      	bne.n	8003c6c <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5e:	4a4a      	ldr	r2, [pc, #296]	; (8003d88 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8003c60:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c66:	4a49      	ldr	r2, [pc, #292]	; (8003d8c <HAL_SPI_TransmitReceive_DMA+0x308>)
 8003c68:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c6a:	e007      	b.n	8003c7c <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c70:	4a47      	ldr	r2, [pc, #284]	; (8003d90 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 8003c72:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c78:	4a46      	ldr	r2, [pc, #280]	; (8003d94 <HAL_SPI_TransmitReceive_DMA+0x310>)
 8003c7a:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c80:	4a45      	ldr	r2, [pc, #276]	; (8003d98 <HAL_SPI_TransmitReceive_DMA+0x314>)
 8003c82:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c88:	2200      	movs	r2, #0
 8003c8a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	330c      	adds	r3, #12
 8003c96:	4619      	mov	r1, r3
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003ca4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003ca6:	f7fe f975 	bl	8001f94 <HAL_DMA_Start_IT>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d00c      	beq.n	8003cca <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cb4:	f043 0210 	orr.w	r2, r3, #16
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8003cc8:	e054      	b.n	8003d74 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	685a      	ldr	r2, [r3, #4]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f042 0201 	orr.w	r2, r2, #1
 8003cd8:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cde:	2200      	movs	r2, #0
 8003ce0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cee:	2200      	movs	r2, #0
 8003cf0:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d02:	4619      	mov	r1, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	330c      	adds	r3, #12
 8003d0a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003d10:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003d12:	f7fe f93f 	bl	8001f94 <HAL_DMA_Start_IT>
 8003d16:	4603      	mov	r3, r0
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00c      	beq.n	8003d36 <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d20:	f043 0210 	orr.w	r2, r3, #16
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8003d34:	e01e      	b.n	8003d74 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d40:	2b40      	cmp	r3, #64	; 0x40
 8003d42:	d007      	beq.n	8003d54 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681a      	ldr	r2, [r3, #0]
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d52:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	685a      	ldr	r2, [r3, #4]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f042 0220 	orr.w	r2, r2, #32
 8003d62:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	685a      	ldr	r2, [r3, #4]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f042 0202 	orr.w	r2, r2, #2
 8003d72:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003d7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3718      	adds	r7, #24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	08004023 	.word	0x08004023
 8003d8c:	08003ecf 	.word	0x08003ecf
 8003d90:	0800403f 	.word	0x0800403f
 8003d94:	08003f77 	.word	0x08003f77
 8003d98:	0800405b 	.word	0x0800405b

08003d9c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8003da4:	bf00      	nop
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr

08003db0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8003db8:	bf00      	nop
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr

08003dec <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b083      	sub	sp, #12
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003df4:	bf00      	nop
 8003df6:	370c      	adds	r7, #12
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr

08003e00 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003e08:	bf00      	nop
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003e1c:	bf00      	nop
 8003e1e:	370c      	adds	r7, #12
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b086      	sub	sp, #24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e34:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e36:	f7fd ffbf 	bl	8001db8 <HAL_GetTick>
 8003e3a:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0320 	and.w	r3, r3, #32
 8003e46:	2b20      	cmp	r3, #32
 8003e48:	d03b      	beq.n	8003ec2 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	685a      	ldr	r2, [r3, #4]
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f022 0220 	bic.w	r2, r2, #32
 8003e58:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	685a      	ldr	r2, [r3, #4]
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f022 0202 	bic.w	r2, r2, #2
 8003e68:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003e6a:	693a      	ldr	r2, [r7, #16]
 8003e6c:	2164      	movs	r1, #100	; 0x64
 8003e6e:	6978      	ldr	r0, [r7, #20]
 8003e70:	f000 fa8a 	bl	8004388 <SPI_EndRxTxTransaction>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d005      	beq.n	8003e86 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e7a:	697b      	ldr	r3, [r7, #20]
 8003e7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e7e:	f043 0220 	orr.w	r2, r3, #32
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10a      	bne.n	8003ea4 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e8e:	2300      	movs	r3, #0
 8003e90:	60fb      	str	r3, [r7, #12]
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	60fb      	str	r3, [r7, #12]
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	60fb      	str	r3, [r7, #12]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003ea4:	697b      	ldr	r3, [r7, #20]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	2201      	movs	r2, #1
 8003eae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d003      	beq.n	8003ec2 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003eba:	6978      	ldr	r0, [r7, #20]
 8003ebc:	f7ff ffaa 	bl	8003e14 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003ec0:	e002      	b.n	8003ec8 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003ec2:	6978      	ldr	r0, [r7, #20]
 8003ec4:	f7ff ff6a 	bl	8003d9c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003ec8:	3718      	adds	r7, #24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}

08003ece <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003ece:	b580      	push	{r7, lr}
 8003ed0:	b084      	sub	sp, #16
 8003ed2:	af00      	add	r7, sp, #0
 8003ed4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eda:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003edc:	f7fd ff6c 	bl	8001db8 <HAL_GetTick>
 8003ee0:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0320 	and.w	r3, r3, #32
 8003eec:	2b20      	cmp	r3, #32
 8003eee:	d03c      	beq.n	8003f6a <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f022 0220 	bic.w	r2, r2, #32
 8003efe:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d10d      	bne.n	8003f24 <SPI_DMAReceiveCplt+0x56>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	685b      	ldr	r3, [r3, #4]
 8003f0c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f10:	d108      	bne.n	8003f24 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f022 0203 	bic.w	r2, r2, #3
 8003f20:	605a      	str	r2, [r3, #4]
 8003f22:	e007      	b.n	8003f34 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	685a      	ldr	r2, [r3, #4]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f022 0201 	bic.w	r2, r2, #1
 8003f32:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003f34:	68ba      	ldr	r2, [r7, #8]
 8003f36:	2164      	movs	r1, #100	; 0x64
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f000 f9cd 	bl	80042d8 <SPI_EndRxTransaction>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d002      	beq.n	8003f4a <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2220      	movs	r2, #32
 8003f48:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d003      	beq.n	8003f6a <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f7ff ff56 	bl	8003e14 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003f68:	e002      	b.n	8003f70 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8003f6a:	68f8      	ldr	r0, [r7, #12]
 8003f6c:	f7ff ff20 	bl	8003db0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b084      	sub	sp, #16
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f82:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f84:	f7fd ff18 	bl	8001db8 <HAL_GetTick>
 8003f88:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0320 	and.w	r3, r3, #32
 8003f94:	2b20      	cmp	r3, #32
 8003f96:	d030      	beq.n	8003ffa <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	685a      	ldr	r2, [r3, #4]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f022 0220 	bic.w	r2, r2, #32
 8003fa6:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003fa8:	68ba      	ldr	r2, [r7, #8]
 8003faa:	2164      	movs	r1, #100	; 0x64
 8003fac:	68f8      	ldr	r0, [r7, #12]
 8003fae:	f000 f9eb 	bl	8004388 <SPI_EndRxTxTransaction>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d005      	beq.n	8003fc4 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fbc:	f043 0220 	orr.w	r2, r3, #32
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	685a      	ldr	r2, [r3, #4]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f022 0203 	bic.w	r2, r2, #3
 8003fd2:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d003      	beq.n	8003ffa <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003ff2:	68f8      	ldr	r0, [r7, #12]
 8003ff4:	f7ff ff0e 	bl	8003e14 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003ff8:	e002      	b.n	8004000 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003ffa:	68f8      	ldr	r0, [r7, #12]
 8003ffc:	f7ff fee2 	bl	8003dc4 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004000:	3710      	adds	r7, #16
 8004002:	46bd      	mov	sp, r7
 8004004:	bd80      	pop	{r7, pc}

08004006 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004006:	b580      	push	{r7, lr}
 8004008:	b084      	sub	sp, #16
 800400a:	af00      	add	r7, sp, #0
 800400c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004012:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f7ff fedf 	bl	8003dd8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800401a:	bf00      	nop
 800401c:	3710      	adds	r7, #16
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}

08004022 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b084      	sub	sp, #16
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800402e:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8004030:	68f8      	ldr	r0, [r7, #12]
 8004032:	f7ff fedb 	bl	8003dec <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004036:	bf00      	nop
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800403e:	b580      	push	{r7, lr}
 8004040:	b084      	sub	sp, #16
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800404a:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f7ff fed7 	bl	8003e00 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004052:	bf00      	nop
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800405a:	b580      	push	{r7, lr}
 800405c:	b084      	sub	sp, #16
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004066:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	685a      	ldr	r2, [r3, #4]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f022 0203 	bic.w	r2, r2, #3
 8004076:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800407c:	f043 0210 	orr.w	r2, r3, #16
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f7ff fec1 	bl	8003e14 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004092:	bf00      	nop
 8004094:	3710      	adds	r7, #16
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
	...

0800409c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b088      	sub	sp, #32
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	60f8      	str	r0, [r7, #12]
 80040a4:	60b9      	str	r1, [r7, #8]
 80040a6:	603b      	str	r3, [r7, #0]
 80040a8:	4613      	mov	r3, r2
 80040aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80040ac:	f7fd fe84 	bl	8001db8 <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040b4:	1a9b      	subs	r3, r3, r2
 80040b6:	683a      	ldr	r2, [r7, #0]
 80040b8:	4413      	add	r3, r2
 80040ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80040bc:	f7fd fe7c 	bl	8001db8 <HAL_GetTick>
 80040c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80040c2:	4b39      	ldr	r3, [pc, #228]	; (80041a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	015b      	lsls	r3, r3, #5
 80040c8:	0d1b      	lsrs	r3, r3, #20
 80040ca:	69fa      	ldr	r2, [r7, #28]
 80040cc:	fb02 f303 	mul.w	r3, r2, r3
 80040d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040d2:	e054      	b.n	800417e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040da:	d050      	beq.n	800417e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040dc:	f7fd fe6c 	bl	8001db8 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	69bb      	ldr	r3, [r7, #24]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	69fa      	ldr	r2, [r7, #28]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d902      	bls.n	80040f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d13d      	bne.n	800416e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	685a      	ldr	r2, [r3, #4]
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004100:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800410a:	d111      	bne.n	8004130 <SPI_WaitFlagStateUntilTimeout+0x94>
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004114:	d004      	beq.n	8004120 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800411e:	d107      	bne.n	8004130 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681a      	ldr	r2, [r3, #0]
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800412e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004134:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004138:	d10f      	bne.n	800415a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004148:	601a      	str	r2, [r3, #0]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681a      	ldr	r2, [r3, #0]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004158:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	2201      	movs	r2, #1
 800415e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	2200      	movs	r2, #0
 8004166:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e017      	b.n	800419e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d101      	bne.n	8004178 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004174:	2300      	movs	r3, #0
 8004176:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	3b01      	subs	r3, #1
 800417c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	689a      	ldr	r2, [r3, #8]
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	4013      	ands	r3, r2
 8004188:	68ba      	ldr	r2, [r7, #8]
 800418a:	429a      	cmp	r2, r3
 800418c:	bf0c      	ite	eq
 800418e:	2301      	moveq	r3, #1
 8004190:	2300      	movne	r3, #0
 8004192:	b2db      	uxtb	r3, r3
 8004194:	461a      	mov	r2, r3
 8004196:	79fb      	ldrb	r3, [r7, #7]
 8004198:	429a      	cmp	r2, r3
 800419a:	d19b      	bne.n	80040d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3720      	adds	r7, #32
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	bf00      	nop
 80041a8:	20000000 	.word	0x20000000

080041ac <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b08a      	sub	sp, #40	; 0x28
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
 80041b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80041ba:	2300      	movs	r3, #0
 80041bc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80041be:	f7fd fdfb 	bl	8001db8 <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c6:	1a9b      	subs	r3, r3, r2
 80041c8:	683a      	ldr	r2, [r7, #0]
 80041ca:	4413      	add	r3, r2
 80041cc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80041ce:	f7fd fdf3 	bl	8001db8 <HAL_GetTick>
 80041d2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	330c      	adds	r3, #12
 80041da:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80041dc:	4b3d      	ldr	r3, [pc, #244]	; (80042d4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	4613      	mov	r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	4413      	add	r3, r2
 80041e6:	00da      	lsls	r2, r3, #3
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	0d1b      	lsrs	r3, r3, #20
 80041ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041ee:	fb02 f303 	mul.w	r3, r2, r3
 80041f2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80041f4:	e060      	b.n	80042b8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80041fc:	d107      	bne.n	800420e <SPI_WaitFifoStateUntilTimeout+0x62>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d104      	bne.n	800420e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004204:	69fb      	ldr	r3, [r7, #28]
 8004206:	781b      	ldrb	r3, [r3, #0]
 8004208:	b2db      	uxtb	r3, r3
 800420a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800420c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004214:	d050      	beq.n	80042b8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004216:	f7fd fdcf 	bl	8001db8 <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	6a3b      	ldr	r3, [r7, #32]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004222:	429a      	cmp	r2, r3
 8004224:	d902      	bls.n	800422c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004228:	2b00      	cmp	r3, #0
 800422a:	d13d      	bne.n	80042a8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	685a      	ldr	r2, [r3, #4]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800423a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004244:	d111      	bne.n	800426a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	689b      	ldr	r3, [r3, #8]
 800424a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800424e:	d004      	beq.n	800425a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004258:	d107      	bne.n	800426a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004268:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800426e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004272:	d10f      	bne.n	8004294 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004282:	601a      	str	r2, [r3, #0]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004292:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2201      	movs	r2, #1
 8004298:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80042a4:	2303      	movs	r3, #3
 80042a6:	e010      	b.n	80042ca <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80042a8:	69bb      	ldr	r3, [r7, #24]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d101      	bne.n	80042b2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80042ae:	2300      	movs	r3, #0
 80042b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80042b2:	69bb      	ldr	r3, [r7, #24]
 80042b4:	3b01      	subs	r3, #1
 80042b6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	689a      	ldr	r2, [r3, #8]
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	4013      	ands	r3, r2
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d196      	bne.n	80041f6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3728      	adds	r7, #40	; 0x28
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	20000000 	.word	0x20000000

080042d8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af02      	add	r7, sp, #8
 80042de:	60f8      	str	r0, [r7, #12]
 80042e0:	60b9      	str	r1, [r7, #8]
 80042e2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042ec:	d111      	bne.n	8004312 <SPI_EndRxTransaction+0x3a>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042f6:	d004      	beq.n	8004302 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004300:	d107      	bne.n	8004312 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681a      	ldr	r2, [r3, #0]
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004310:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	9300      	str	r3, [sp, #0]
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	2200      	movs	r2, #0
 800431a:	2180      	movs	r1, #128	; 0x80
 800431c:	68f8      	ldr	r0, [r7, #12]
 800431e:	f7ff febd 	bl	800409c <SPI_WaitFlagStateUntilTimeout>
 8004322:	4603      	mov	r3, r0
 8004324:	2b00      	cmp	r3, #0
 8004326:	d007      	beq.n	8004338 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800432c:	f043 0220 	orr.w	r2, r3, #32
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004334:	2303      	movs	r3, #3
 8004336:	e023      	b.n	8004380 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004340:	d11d      	bne.n	800437e <SPI_EndRxTransaction+0xa6>
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800434a:	d004      	beq.n	8004356 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004354:	d113      	bne.n	800437e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	9300      	str	r3, [sp, #0]
 800435a:	68bb      	ldr	r3, [r7, #8]
 800435c:	2200      	movs	r2, #0
 800435e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004362:	68f8      	ldr	r0, [r7, #12]
 8004364:	f7ff ff22 	bl	80041ac <SPI_WaitFifoStateUntilTimeout>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d007      	beq.n	800437e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004372:	f043 0220 	orr.w	r2, r3, #32
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e000      	b.n	8004380 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800437e:	2300      	movs	r3, #0
}
 8004380:	4618      	mov	r0, r3
 8004382:	3710      	adds	r7, #16
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}

08004388 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b086      	sub	sp, #24
 800438c:	af02      	add	r7, sp, #8
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	9300      	str	r3, [sp, #0]
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	2200      	movs	r2, #0
 800439c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f7ff ff03 	bl	80041ac <SPI_WaitFifoStateUntilTimeout>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d007      	beq.n	80043bc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043b0:	f043 0220 	orr.w	r2, r3, #32
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e027      	b.n	800440c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	9300      	str	r3, [sp, #0]
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	2200      	movs	r2, #0
 80043c4:	2180      	movs	r1, #128	; 0x80
 80043c6:	68f8      	ldr	r0, [r7, #12]
 80043c8:	f7ff fe68 	bl	800409c <SPI_WaitFlagStateUntilTimeout>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d007      	beq.n	80043e2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043d6:	f043 0220 	orr.w	r2, r3, #32
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e014      	b.n	800440c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	9300      	str	r3, [sp, #0]
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80043ee:	68f8      	ldr	r0, [r7, #12]
 80043f0:	f7ff fedc 	bl	80041ac <SPI_WaitFifoStateUntilTimeout>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d007      	beq.n	800440a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043fe:	f043 0220 	orr.w	r2, r3, #32
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e000      	b.n	800440c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800440a:	2300      	movs	r3, #0
}
 800440c:	4618      	mov	r0, r3
 800440e:	3710      	adds	r7, #16
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d101      	bne.n	8004426 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e049      	b.n	80044ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b00      	cmp	r3, #0
 8004430:	d106      	bne.n	8004440 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 f841 	bl	80044c2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2202      	movs	r2, #2
 8004444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	3304      	adds	r3, #4
 8004450:	4619      	mov	r1, r3
 8004452:	4610      	mov	r0, r2
 8004454:	f000 f9dc 	bl	8004810 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2201      	movs	r2, #1
 800445c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	2201      	movs	r2, #1
 800447c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2201      	movs	r2, #1
 80044b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044b8:	2300      	movs	r3, #0
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3708      	adds	r7, #8
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}

080044c2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80044c2:	b480      	push	{r7}
 80044c4:	b083      	sub	sp, #12
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80044ca:	bf00      	nop
 80044cc:	370c      	adds	r7, #12
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
	...

080044d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044d8:	b480      	push	{r7}
 80044da:	b085      	sub	sp, #20
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044e6:	b2db      	uxtb	r3, r3
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d001      	beq.n	80044f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e03b      	b.n	8004568 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2202      	movs	r2, #2
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68da      	ldr	r2, [r3, #12]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f042 0201 	orr.w	r2, r2, #1
 8004506:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a19      	ldr	r2, [pc, #100]	; (8004574 <HAL_TIM_Base_Start_IT+0x9c>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d009      	beq.n	8004526 <HAL_TIM_Base_Start_IT+0x4e>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800451a:	d004      	beq.n	8004526 <HAL_TIM_Base_Start_IT+0x4e>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a15      	ldr	r2, [pc, #84]	; (8004578 <HAL_TIM_Base_Start_IT+0xa0>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d115      	bne.n	8004552 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689a      	ldr	r2, [r3, #8]
 800452c:	4b13      	ldr	r3, [pc, #76]	; (800457c <HAL_TIM_Base_Start_IT+0xa4>)
 800452e:	4013      	ands	r3, r2
 8004530:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2b06      	cmp	r3, #6
 8004536:	d015      	beq.n	8004564 <HAL_TIM_Base_Start_IT+0x8c>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800453e:	d011      	beq.n	8004564 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f042 0201 	orr.w	r2, r2, #1
 800454e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004550:	e008      	b.n	8004564 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f042 0201 	orr.w	r2, r2, #1
 8004560:	601a      	str	r2, [r3, #0]
 8004562:	e000      	b.n	8004566 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004564:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3714      	adds	r7, #20
 800456c:	46bd      	mov	sp, r7
 800456e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004572:	4770      	bx	lr
 8004574:	40012c00 	.word	0x40012c00
 8004578:	40014000 	.word	0x40014000
 800457c:	00010007 	.word	0x00010007

08004580 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b082      	sub	sp, #8
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	691b      	ldr	r3, [r3, #16]
 800458e:	f003 0302 	and.w	r3, r3, #2
 8004592:	2b02      	cmp	r3, #2
 8004594:	d122      	bne.n	80045dc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	f003 0302 	and.w	r3, r3, #2
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d11b      	bne.n	80045dc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f06f 0202 	mvn.w	r2, #2
 80045ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2201      	movs	r2, #1
 80045b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	699b      	ldr	r3, [r3, #24]
 80045ba:	f003 0303 	and.w	r3, r3, #3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d003      	beq.n	80045ca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f000 f905 	bl	80047d2 <HAL_TIM_IC_CaptureCallback>
 80045c8:	e005      	b.n	80045d6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f000 f8f7 	bl	80047be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f000 f908 	bl	80047e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	f003 0304 	and.w	r3, r3, #4
 80045e6:	2b04      	cmp	r3, #4
 80045e8:	d122      	bne.n	8004630 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	f003 0304 	and.w	r3, r3, #4
 80045f4:	2b04      	cmp	r3, #4
 80045f6:	d11b      	bne.n	8004630 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f06f 0204 	mvn.w	r2, #4
 8004600:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2202      	movs	r2, #2
 8004606:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004612:	2b00      	cmp	r3, #0
 8004614:	d003      	beq.n	800461e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004616:	6878      	ldr	r0, [r7, #4]
 8004618:	f000 f8db 	bl	80047d2 <HAL_TIM_IC_CaptureCallback>
 800461c:	e005      	b.n	800462a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800461e:	6878      	ldr	r0, [r7, #4]
 8004620:	f000 f8cd 	bl	80047be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f000 f8de 	bl	80047e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	691b      	ldr	r3, [r3, #16]
 8004636:	f003 0308 	and.w	r3, r3, #8
 800463a:	2b08      	cmp	r3, #8
 800463c:	d122      	bne.n	8004684 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	f003 0308 	and.w	r3, r3, #8
 8004648:	2b08      	cmp	r3, #8
 800464a:	d11b      	bne.n	8004684 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f06f 0208 	mvn.w	r2, #8
 8004654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2204      	movs	r2, #4
 800465a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	69db      	ldr	r3, [r3, #28]
 8004662:	f003 0303 	and.w	r3, r3, #3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d003      	beq.n	8004672 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800466a:	6878      	ldr	r0, [r7, #4]
 800466c:	f000 f8b1 	bl	80047d2 <HAL_TIM_IC_CaptureCallback>
 8004670:	e005      	b.n	800467e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 f8a3 	bl	80047be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f000 f8b4 	bl	80047e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	f003 0310 	and.w	r3, r3, #16
 800468e:	2b10      	cmp	r3, #16
 8004690:	d122      	bne.n	80046d8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	f003 0310 	and.w	r3, r3, #16
 800469c:	2b10      	cmp	r3, #16
 800469e:	d11b      	bne.n	80046d8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f06f 0210 	mvn.w	r2, #16
 80046a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2208      	movs	r2, #8
 80046ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	69db      	ldr	r3, [r3, #28]
 80046b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f887 	bl	80047d2 <HAL_TIM_IC_CaptureCallback>
 80046c4:	e005      	b.n	80046d2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f879 	bl	80047be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 f88a 	bl	80047e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	f003 0301 	and.w	r3, r3, #1
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d10e      	bne.n	8004704 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	f003 0301 	and.w	r3, r3, #1
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d107      	bne.n	8004704 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f06f 0201 	mvn.w	r2, #1
 80046fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	f7fd f89a 	bl	8001838 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800470e:	2b80      	cmp	r3, #128	; 0x80
 8004710:	d10e      	bne.n	8004730 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800471c:	2b80      	cmp	r3, #128	; 0x80
 800471e:	d107      	bne.n	8004730 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004728:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800472a:	6878      	ldr	r0, [r7, #4]
 800472c:	f000 f8de 	bl	80048ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800473a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800473e:	d10e      	bne.n	800475e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800474a:	2b80      	cmp	r3, #128	; 0x80
 800474c:	d107      	bne.n	800475e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004756:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f000 f8d1 	bl	8004900 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	691b      	ldr	r3, [r3, #16]
 8004764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004768:	2b40      	cmp	r3, #64	; 0x40
 800476a:	d10e      	bne.n	800478a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004776:	2b40      	cmp	r3, #64	; 0x40
 8004778:	d107      	bne.n	800478a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004782:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f000 f838 	bl	80047fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	691b      	ldr	r3, [r3, #16]
 8004790:	f003 0320 	and.w	r3, r3, #32
 8004794:	2b20      	cmp	r3, #32
 8004796:	d10e      	bne.n	80047b6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	f003 0320 	and.w	r3, r3, #32
 80047a2:	2b20      	cmp	r3, #32
 80047a4:	d107      	bne.n	80047b6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f06f 0220 	mvn.w	r2, #32
 80047ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80047b0:	6878      	ldr	r0, [r7, #4]
 80047b2:	f000 f891 	bl	80048d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047b6:	bf00      	nop
 80047b8:	3708      	adds	r7, #8
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80047be:	b480      	push	{r7}
 80047c0:	b083      	sub	sp, #12
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047c6:	bf00      	nop
 80047c8:	370c      	adds	r7, #12
 80047ca:	46bd      	mov	sp, r7
 80047cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d0:	4770      	bx	lr

080047d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047d2:	b480      	push	{r7}
 80047d4:	b083      	sub	sp, #12
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047da:	bf00      	nop
 80047dc:	370c      	adds	r7, #12
 80047de:	46bd      	mov	sp, r7
 80047e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e4:	4770      	bx	lr

080047e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047e6:	b480      	push	{r7}
 80047e8:	b083      	sub	sp, #12
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047ee:	bf00      	nop
 80047f0:	370c      	adds	r7, #12
 80047f2:	46bd      	mov	sp, r7
 80047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f8:	4770      	bx	lr

080047fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047fa:	b480      	push	{r7}
 80047fc:	b083      	sub	sp, #12
 80047fe:	af00      	add	r7, sp, #0
 8004800:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004802:	bf00      	nop
 8004804:	370c      	adds	r7, #12
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
	...

08004810 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
 8004818:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a2a      	ldr	r2, [pc, #168]	; (80048cc <TIM_Base_SetConfig+0xbc>)
 8004824:	4293      	cmp	r3, r2
 8004826:	d003      	beq.n	8004830 <TIM_Base_SetConfig+0x20>
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800482e:	d108      	bne.n	8004842 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004836:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	68fa      	ldr	r2, [r7, #12]
 800483e:	4313      	orrs	r3, r2
 8004840:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a21      	ldr	r2, [pc, #132]	; (80048cc <TIM_Base_SetConfig+0xbc>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d00b      	beq.n	8004862 <TIM_Base_SetConfig+0x52>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004850:	d007      	beq.n	8004862 <TIM_Base_SetConfig+0x52>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a1e      	ldr	r2, [pc, #120]	; (80048d0 <TIM_Base_SetConfig+0xc0>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d003      	beq.n	8004862 <TIM_Base_SetConfig+0x52>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a1d      	ldr	r2, [pc, #116]	; (80048d4 <TIM_Base_SetConfig+0xc4>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d108      	bne.n	8004874 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004868:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	4313      	orrs	r3, r2
 8004872:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	4313      	orrs	r3, r2
 8004880:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	689a      	ldr	r2, [r3, #8]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a0c      	ldr	r2, [pc, #48]	; (80048cc <TIM_Base_SetConfig+0xbc>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d007      	beq.n	80048b0 <TIM_Base_SetConfig+0xa0>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a0b      	ldr	r2, [pc, #44]	; (80048d0 <TIM_Base_SetConfig+0xc0>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d003      	beq.n	80048b0 <TIM_Base_SetConfig+0xa0>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a0a      	ldr	r2, [pc, #40]	; (80048d4 <TIM_Base_SetConfig+0xc4>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d103      	bne.n	80048b8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	691a      	ldr	r2, [r3, #16]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	615a      	str	r2, [r3, #20]
}
 80048be:	bf00      	nop
 80048c0:	3714      	adds	r7, #20
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	40012c00 	.word	0x40012c00
 80048d0:	40014000 	.word	0x40014000
 80048d4:	40014400 	.word	0x40014400

080048d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80048f4:	bf00      	nop
 80048f6:	370c      	adds	r7, #12
 80048f8:	46bd      	mov	sp, r7
 80048fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fe:	4770      	bx	lr

08004900 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004908:	bf00      	nop
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b082      	sub	sp, #8
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d101      	bne.n	8004926 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e040      	b.n	80049a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800492a:	2b00      	cmp	r3, #0
 800492c:	d106      	bne.n	800493c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f7fd f802 	bl	8001940 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2224      	movs	r2, #36	; 0x24
 8004940:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f022 0201 	bic.w	r2, r2, #1
 8004950:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 f82c 	bl	80049b0 <UART_SetConfig>
 8004958:	4603      	mov	r3, r0
 800495a:	2b01      	cmp	r3, #1
 800495c:	d101      	bne.n	8004962 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e022      	b.n	80049a8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004966:	2b00      	cmp	r3, #0
 8004968:	d002      	beq.n	8004970 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 fa7a 	bl	8004e64 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	685a      	ldr	r2, [r3, #4]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800497e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	689a      	ldr	r2, [r3, #8]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800498e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 0201 	orr.w	r2, r2, #1
 800499e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f000 fb01 	bl	8004fa8 <UART_CheckIdleState>
 80049a6:	4603      	mov	r3, r0
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	3708      	adds	r7, #8
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049b4:	b08a      	sub	sp, #40	; 0x28
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049ba:	2300      	movs	r3, #0
 80049bc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	689a      	ldr	r2, [r3, #8]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	691b      	ldr	r3, [r3, #16]
 80049c8:	431a      	orrs	r2, r3
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	431a      	orrs	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	69db      	ldr	r3, [r3, #28]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	4b9e      	ldr	r3, [pc, #632]	; (8004c58 <UART_SetConfig+0x2a8>)
 80049e0:	4013      	ands	r3, r2
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	6812      	ldr	r2, [r2, #0]
 80049e6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80049e8:	430b      	orrs	r3, r1
 80049ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	685b      	ldr	r3, [r3, #4]
 80049f2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	68da      	ldr	r2, [r3, #12]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	430a      	orrs	r2, r1
 8004a00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	699b      	ldr	r3, [r3, #24]
 8004a06:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a93      	ldr	r2, [pc, #588]	; (8004c5c <UART_SetConfig+0x2ac>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d004      	beq.n	8004a1c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	6a1b      	ldr	r3, [r3, #32]
 8004a16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a2c:	430a      	orrs	r2, r1
 8004a2e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a8a      	ldr	r2, [pc, #552]	; (8004c60 <UART_SetConfig+0x2b0>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d126      	bne.n	8004a88 <UART_SetConfig+0xd8>
 8004a3a:	4b8a      	ldr	r3, [pc, #552]	; (8004c64 <UART_SetConfig+0x2b4>)
 8004a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a40:	f003 0303 	and.w	r3, r3, #3
 8004a44:	2b03      	cmp	r3, #3
 8004a46:	d81b      	bhi.n	8004a80 <UART_SetConfig+0xd0>
 8004a48:	a201      	add	r2, pc, #4	; (adr r2, 8004a50 <UART_SetConfig+0xa0>)
 8004a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4e:	bf00      	nop
 8004a50:	08004a61 	.word	0x08004a61
 8004a54:	08004a71 	.word	0x08004a71
 8004a58:	08004a69 	.word	0x08004a69
 8004a5c:	08004a79 	.word	0x08004a79
 8004a60:	2301      	movs	r3, #1
 8004a62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a66:	e0ab      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004a68:	2302      	movs	r3, #2
 8004a6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a6e:	e0a7      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004a70:	2304      	movs	r3, #4
 8004a72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a76:	e0a3      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004a78:	2308      	movs	r3, #8
 8004a7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a7e:	e09f      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004a80:	2310      	movs	r3, #16
 8004a82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004a86:	e09b      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	4a76      	ldr	r2, [pc, #472]	; (8004c68 <UART_SetConfig+0x2b8>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d138      	bne.n	8004b04 <UART_SetConfig+0x154>
 8004a92:	4b74      	ldr	r3, [pc, #464]	; (8004c64 <UART_SetConfig+0x2b4>)
 8004a94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a98:	f003 030c 	and.w	r3, r3, #12
 8004a9c:	2b0c      	cmp	r3, #12
 8004a9e:	d82d      	bhi.n	8004afc <UART_SetConfig+0x14c>
 8004aa0:	a201      	add	r2, pc, #4	; (adr r2, 8004aa8 <UART_SetConfig+0xf8>)
 8004aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aa6:	bf00      	nop
 8004aa8:	08004add 	.word	0x08004add
 8004aac:	08004afd 	.word	0x08004afd
 8004ab0:	08004afd 	.word	0x08004afd
 8004ab4:	08004afd 	.word	0x08004afd
 8004ab8:	08004aed 	.word	0x08004aed
 8004abc:	08004afd 	.word	0x08004afd
 8004ac0:	08004afd 	.word	0x08004afd
 8004ac4:	08004afd 	.word	0x08004afd
 8004ac8:	08004ae5 	.word	0x08004ae5
 8004acc:	08004afd 	.word	0x08004afd
 8004ad0:	08004afd 	.word	0x08004afd
 8004ad4:	08004afd 	.word	0x08004afd
 8004ad8:	08004af5 	.word	0x08004af5
 8004adc:	2300      	movs	r3, #0
 8004ade:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ae2:	e06d      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004aea:	e069      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004aec:	2304      	movs	r3, #4
 8004aee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004af2:	e065      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004af4:	2308      	movs	r3, #8
 8004af6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004afa:	e061      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004afc:	2310      	movs	r3, #16
 8004afe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b02:	e05d      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a58      	ldr	r2, [pc, #352]	; (8004c6c <UART_SetConfig+0x2bc>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d125      	bne.n	8004b5a <UART_SetConfig+0x1aa>
 8004b0e:	4b55      	ldr	r3, [pc, #340]	; (8004c64 <UART_SetConfig+0x2b4>)
 8004b10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b14:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004b18:	2b30      	cmp	r3, #48	; 0x30
 8004b1a:	d016      	beq.n	8004b4a <UART_SetConfig+0x19a>
 8004b1c:	2b30      	cmp	r3, #48	; 0x30
 8004b1e:	d818      	bhi.n	8004b52 <UART_SetConfig+0x1a2>
 8004b20:	2b20      	cmp	r3, #32
 8004b22:	d00a      	beq.n	8004b3a <UART_SetConfig+0x18a>
 8004b24:	2b20      	cmp	r3, #32
 8004b26:	d814      	bhi.n	8004b52 <UART_SetConfig+0x1a2>
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d002      	beq.n	8004b32 <UART_SetConfig+0x182>
 8004b2c:	2b10      	cmp	r3, #16
 8004b2e:	d008      	beq.n	8004b42 <UART_SetConfig+0x192>
 8004b30:	e00f      	b.n	8004b52 <UART_SetConfig+0x1a2>
 8004b32:	2300      	movs	r3, #0
 8004b34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b38:	e042      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004b3a:	2302      	movs	r3, #2
 8004b3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b40:	e03e      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004b42:	2304      	movs	r3, #4
 8004b44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b48:	e03a      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004b4a:	2308      	movs	r3, #8
 8004b4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b50:	e036      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004b52:	2310      	movs	r3, #16
 8004b54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b58:	e032      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a3f      	ldr	r2, [pc, #252]	; (8004c5c <UART_SetConfig+0x2ac>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d12a      	bne.n	8004bba <UART_SetConfig+0x20a>
 8004b64:	4b3f      	ldr	r3, [pc, #252]	; (8004c64 <UART_SetConfig+0x2b4>)
 8004b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b6a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004b6e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004b72:	d01a      	beq.n	8004baa <UART_SetConfig+0x1fa>
 8004b74:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004b78:	d81b      	bhi.n	8004bb2 <UART_SetConfig+0x202>
 8004b7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b7e:	d00c      	beq.n	8004b9a <UART_SetConfig+0x1ea>
 8004b80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b84:	d815      	bhi.n	8004bb2 <UART_SetConfig+0x202>
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d003      	beq.n	8004b92 <UART_SetConfig+0x1e2>
 8004b8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b8e:	d008      	beq.n	8004ba2 <UART_SetConfig+0x1f2>
 8004b90:	e00f      	b.n	8004bb2 <UART_SetConfig+0x202>
 8004b92:	2300      	movs	r3, #0
 8004b94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004b98:	e012      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004b9a:	2302      	movs	r3, #2
 8004b9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ba0:	e00e      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004ba2:	2304      	movs	r3, #4
 8004ba4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ba8:	e00a      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004baa:	2308      	movs	r3, #8
 8004bac:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bb0:	e006      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004bb2:	2310      	movs	r3, #16
 8004bb4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004bb8:	e002      	b.n	8004bc0 <UART_SetConfig+0x210>
 8004bba:	2310      	movs	r3, #16
 8004bbc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a25      	ldr	r2, [pc, #148]	; (8004c5c <UART_SetConfig+0x2ac>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	f040 808a 	bne.w	8004ce0 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004bcc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004bd0:	2b08      	cmp	r3, #8
 8004bd2:	d824      	bhi.n	8004c1e <UART_SetConfig+0x26e>
 8004bd4:	a201      	add	r2, pc, #4	; (adr r2, 8004bdc <UART_SetConfig+0x22c>)
 8004bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bda:	bf00      	nop
 8004bdc:	08004c01 	.word	0x08004c01
 8004be0:	08004c1f 	.word	0x08004c1f
 8004be4:	08004c09 	.word	0x08004c09
 8004be8:	08004c1f 	.word	0x08004c1f
 8004bec:	08004c0f 	.word	0x08004c0f
 8004bf0:	08004c1f 	.word	0x08004c1f
 8004bf4:	08004c1f 	.word	0x08004c1f
 8004bf8:	08004c1f 	.word	0x08004c1f
 8004bfc:	08004c17 	.word	0x08004c17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c00:	f7fe fa40 	bl	8003084 <HAL_RCC_GetPCLK1Freq>
 8004c04:	61f8      	str	r0, [r7, #28]
        break;
 8004c06:	e010      	b.n	8004c2a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c08:	4b19      	ldr	r3, [pc, #100]	; (8004c70 <UART_SetConfig+0x2c0>)
 8004c0a:	61fb      	str	r3, [r7, #28]
        break;
 8004c0c:	e00d      	b.n	8004c2a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c0e:	f7fe f9a1 	bl	8002f54 <HAL_RCC_GetSysClockFreq>
 8004c12:	61f8      	str	r0, [r7, #28]
        break;
 8004c14:	e009      	b.n	8004c2a <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c1a:	61fb      	str	r3, [r7, #28]
        break;
 8004c1c:	e005      	b.n	8004c2a <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004c28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004c2a:	69fb      	ldr	r3, [r7, #28]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f000 8109 	beq.w	8004e44 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	685a      	ldr	r2, [r3, #4]
 8004c36:	4613      	mov	r3, r2
 8004c38:	005b      	lsls	r3, r3, #1
 8004c3a:	4413      	add	r3, r2
 8004c3c:	69fa      	ldr	r2, [r7, #28]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d305      	bcc.n	8004c4e <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004c48:	69fa      	ldr	r2, [r7, #28]
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	d912      	bls.n	8004c74 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004c54:	e0f6      	b.n	8004e44 <UART_SetConfig+0x494>
 8004c56:	bf00      	nop
 8004c58:	efff69f3 	.word	0xefff69f3
 8004c5c:	40008000 	.word	0x40008000
 8004c60:	40013800 	.word	0x40013800
 8004c64:	40021000 	.word	0x40021000
 8004c68:	40004400 	.word	0x40004400
 8004c6c:	40004800 	.word	0x40004800
 8004c70:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	2200      	movs	r2, #0
 8004c78:	461c      	mov	r4, r3
 8004c7a:	4615      	mov	r5, r2
 8004c7c:	f04f 0200 	mov.w	r2, #0
 8004c80:	f04f 0300 	mov.w	r3, #0
 8004c84:	022b      	lsls	r3, r5, #8
 8004c86:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004c8a:	0222      	lsls	r2, r4, #8
 8004c8c:	68f9      	ldr	r1, [r7, #12]
 8004c8e:	6849      	ldr	r1, [r1, #4]
 8004c90:	0849      	lsrs	r1, r1, #1
 8004c92:	2000      	movs	r0, #0
 8004c94:	4688      	mov	r8, r1
 8004c96:	4681      	mov	r9, r0
 8004c98:	eb12 0a08 	adds.w	sl, r2, r8
 8004c9c:	eb43 0b09 	adc.w	fp, r3, r9
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	603b      	str	r3, [r7, #0]
 8004ca8:	607a      	str	r2, [r7, #4]
 8004caa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cae:	4650      	mov	r0, sl
 8004cb0:	4659      	mov	r1, fp
 8004cb2:	f7fb ffbb 	bl	8000c2c <__aeabi_uldivmod>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	460b      	mov	r3, r1
 8004cba:	4613      	mov	r3, r2
 8004cbc:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cc4:	d308      	bcc.n	8004cd8 <UART_SetConfig+0x328>
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ccc:	d204      	bcs.n	8004cd8 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	69ba      	ldr	r2, [r7, #24]
 8004cd4:	60da      	str	r2, [r3, #12]
 8004cd6:	e0b5      	b.n	8004e44 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004cde:	e0b1      	b.n	8004e44 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	69db      	ldr	r3, [r3, #28]
 8004ce4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004ce8:	d15d      	bne.n	8004da6 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8004cea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004cee:	2b08      	cmp	r3, #8
 8004cf0:	d827      	bhi.n	8004d42 <UART_SetConfig+0x392>
 8004cf2:	a201      	add	r2, pc, #4	; (adr r2, 8004cf8 <UART_SetConfig+0x348>)
 8004cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf8:	08004d1d 	.word	0x08004d1d
 8004cfc:	08004d25 	.word	0x08004d25
 8004d00:	08004d2d 	.word	0x08004d2d
 8004d04:	08004d43 	.word	0x08004d43
 8004d08:	08004d33 	.word	0x08004d33
 8004d0c:	08004d43 	.word	0x08004d43
 8004d10:	08004d43 	.word	0x08004d43
 8004d14:	08004d43 	.word	0x08004d43
 8004d18:	08004d3b 	.word	0x08004d3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d1c:	f7fe f9b2 	bl	8003084 <HAL_RCC_GetPCLK1Freq>
 8004d20:	61f8      	str	r0, [r7, #28]
        break;
 8004d22:	e014      	b.n	8004d4e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d24:	f7fe f9c4 	bl	80030b0 <HAL_RCC_GetPCLK2Freq>
 8004d28:	61f8      	str	r0, [r7, #28]
        break;
 8004d2a:	e010      	b.n	8004d4e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d2c:	4b4c      	ldr	r3, [pc, #304]	; (8004e60 <UART_SetConfig+0x4b0>)
 8004d2e:	61fb      	str	r3, [r7, #28]
        break;
 8004d30:	e00d      	b.n	8004d4e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d32:	f7fe f90f 	bl	8002f54 <HAL_RCC_GetSysClockFreq>
 8004d36:	61f8      	str	r0, [r7, #28]
        break;
 8004d38:	e009      	b.n	8004d4e <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d3e:	61fb      	str	r3, [r7, #28]
        break;
 8004d40:	e005      	b.n	8004d4e <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8004d42:	2300      	movs	r3, #0
 8004d44:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004d4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d077      	beq.n	8004e44 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	005a      	lsls	r2, r3, #1
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	085b      	lsrs	r3, r3, #1
 8004d5e:	441a      	add	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d68:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d6a:	69bb      	ldr	r3, [r7, #24]
 8004d6c:	2b0f      	cmp	r3, #15
 8004d6e:	d916      	bls.n	8004d9e <UART_SetConfig+0x3ee>
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d76:	d212      	bcs.n	8004d9e <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d78:	69bb      	ldr	r3, [r7, #24]
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	f023 030f 	bic.w	r3, r3, #15
 8004d80:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	085b      	lsrs	r3, r3, #1
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	f003 0307 	and.w	r3, r3, #7
 8004d8c:	b29a      	uxth	r2, r3
 8004d8e:	8afb      	ldrh	r3, [r7, #22]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	8afa      	ldrh	r2, [r7, #22]
 8004d9a:	60da      	str	r2, [r3, #12]
 8004d9c:	e052      	b.n	8004e44 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004da4:	e04e      	b.n	8004e44 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004da6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004daa:	2b08      	cmp	r3, #8
 8004dac:	d827      	bhi.n	8004dfe <UART_SetConfig+0x44e>
 8004dae:	a201      	add	r2, pc, #4	; (adr r2, 8004db4 <UART_SetConfig+0x404>)
 8004db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db4:	08004dd9 	.word	0x08004dd9
 8004db8:	08004de1 	.word	0x08004de1
 8004dbc:	08004de9 	.word	0x08004de9
 8004dc0:	08004dff 	.word	0x08004dff
 8004dc4:	08004def 	.word	0x08004def
 8004dc8:	08004dff 	.word	0x08004dff
 8004dcc:	08004dff 	.word	0x08004dff
 8004dd0:	08004dff 	.word	0x08004dff
 8004dd4:	08004df7 	.word	0x08004df7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dd8:	f7fe f954 	bl	8003084 <HAL_RCC_GetPCLK1Freq>
 8004ddc:	61f8      	str	r0, [r7, #28]
        break;
 8004dde:	e014      	b.n	8004e0a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004de0:	f7fe f966 	bl	80030b0 <HAL_RCC_GetPCLK2Freq>
 8004de4:	61f8      	str	r0, [r7, #28]
        break;
 8004de6:	e010      	b.n	8004e0a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004de8:	4b1d      	ldr	r3, [pc, #116]	; (8004e60 <UART_SetConfig+0x4b0>)
 8004dea:	61fb      	str	r3, [r7, #28]
        break;
 8004dec:	e00d      	b.n	8004e0a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004dee:	f7fe f8b1 	bl	8002f54 <HAL_RCC_GetSysClockFreq>
 8004df2:	61f8      	str	r0, [r7, #28]
        break;
 8004df4:	e009      	b.n	8004e0a <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004df6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004dfa:	61fb      	str	r3, [r7, #28]
        break;
 8004dfc:	e005      	b.n	8004e0a <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004e08:	bf00      	nop
    }

    if (pclk != 0U)
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d019      	beq.n	8004e44 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	085a      	lsrs	r2, r3, #1
 8004e16:	69fb      	ldr	r3, [r7, #28]
 8004e18:	441a      	add	r2, r3
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e22:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	2b0f      	cmp	r3, #15
 8004e28:	d909      	bls.n	8004e3e <UART_SetConfig+0x48e>
 8004e2a:	69bb      	ldr	r3, [r7, #24]
 8004e2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e30:	d205      	bcs.n	8004e3e <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004e32:	69bb      	ldr	r3, [r7, #24]
 8004e34:	b29a      	uxth	r2, r3
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	60da      	str	r2, [r3, #12]
 8004e3c:	e002      	b.n	8004e44 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004e50:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3728      	adds	r7, #40	; 0x28
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e5e:	bf00      	nop
 8004e60:	00f42400 	.word	0x00f42400

08004e64 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e70:	f003 0301 	and.w	r3, r3, #1
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00a      	beq.n	8004e8e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00a      	beq.n	8004eb0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	430a      	orrs	r2, r1
 8004eae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb4:	f003 0304 	and.w	r3, r3, #4
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d00a      	beq.n	8004ed2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ed6:	f003 0308 	and.w	r3, r3, #8
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00a      	beq.n	8004ef4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef8:	f003 0310 	and.w	r3, r3, #16
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00a      	beq.n	8004f16 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	430a      	orrs	r2, r1
 8004f14:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f1a:	f003 0320 	and.w	r3, r3, #32
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00a      	beq.n	8004f38 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	430a      	orrs	r2, r1
 8004f36:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d01a      	beq.n	8004f7a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	430a      	orrs	r2, r1
 8004f58:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f62:	d10a      	bne.n	8004f7a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	430a      	orrs	r2, r1
 8004f78:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00a      	beq.n	8004f9c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	605a      	str	r2, [r3, #4]
  }
}
 8004f9c:	bf00      	nop
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa6:	4770      	bx	lr

08004fa8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b086      	sub	sp, #24
 8004fac:	af02      	add	r7, sp, #8
 8004fae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004fb8:	f7fc fefe 	bl	8001db8 <HAL_GetTick>
 8004fbc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0308 	and.w	r3, r3, #8
 8004fc8:	2b08      	cmp	r3, #8
 8004fca:	d10e      	bne.n	8004fea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fcc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004fd0:	9300      	str	r3, [sp, #0]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 f82d 	bl	800503a <UART_WaitOnFlagUntilTimeout>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d001      	beq.n	8004fea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e023      	b.n	8005032 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0304 	and.w	r3, r3, #4
 8004ff4:	2b04      	cmp	r3, #4
 8004ff6:	d10e      	bne.n	8005016 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ff8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004ffc:	9300      	str	r3, [sp, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f000 f817 	bl	800503a <UART_WaitOnFlagUntilTimeout>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	d001      	beq.n	8005016 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e00d      	b.n	8005032 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2220      	movs	r2, #32
 800501a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2220      	movs	r2, #32
 8005020:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2200      	movs	r2, #0
 8005026:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005030:	2300      	movs	r3, #0
}
 8005032:	4618      	mov	r0, r3
 8005034:	3710      	adds	r7, #16
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}

0800503a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800503a:	b580      	push	{r7, lr}
 800503c:	b09c      	sub	sp, #112	; 0x70
 800503e:	af00      	add	r7, sp, #0
 8005040:	60f8      	str	r0, [r7, #12]
 8005042:	60b9      	str	r1, [r7, #8]
 8005044:	603b      	str	r3, [r7, #0]
 8005046:	4613      	mov	r3, r2
 8005048:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800504a:	e0a5      	b.n	8005198 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800504c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800504e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005052:	f000 80a1 	beq.w	8005198 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005056:	f7fc feaf 	bl	8001db8 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005062:	429a      	cmp	r2, r3
 8005064:	d302      	bcc.n	800506c <UART_WaitOnFlagUntilTimeout+0x32>
 8005066:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005068:	2b00      	cmp	r3, #0
 800506a:	d13e      	bne.n	80050ea <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005072:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005074:	e853 3f00 	ldrex	r3, [r3]
 8005078:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800507a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800507c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005080:	667b      	str	r3, [r7, #100]	; 0x64
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	461a      	mov	r2, r3
 8005088:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800508a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800508c:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005090:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005092:	e841 2300 	strex	r3, r2, [r1]
 8005096:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005098:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800509a:	2b00      	cmp	r3, #0
 800509c:	d1e6      	bne.n	800506c <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	3308      	adds	r3, #8
 80050a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050a8:	e853 3f00 	ldrex	r3, [r3]
 80050ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80050ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050b0:	f023 0301 	bic.w	r3, r3, #1
 80050b4:	663b      	str	r3, [r7, #96]	; 0x60
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	3308      	adds	r3, #8
 80050bc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80050be:	64ba      	str	r2, [r7, #72]	; 0x48
 80050c0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80050c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80050c6:	e841 2300 	strex	r3, r2, [r1]
 80050ca:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80050cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d1e5      	bne.n	800509e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	2220      	movs	r2, #32
 80050d6:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2220      	movs	r2, #32
 80050dc:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e067      	b.n	80051ba <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f003 0304 	and.w	r3, r3, #4
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d04f      	beq.n	8005198 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	69db      	ldr	r3, [r3, #28]
 80050fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005102:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005106:	d147      	bne.n	8005198 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005110:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800511a:	e853 3f00 	ldrex	r3, [r3]
 800511e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005122:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005126:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	461a      	mov	r2, r3
 800512e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005130:	637b      	str	r3, [r7, #52]	; 0x34
 8005132:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005134:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005136:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005138:	e841 2300 	strex	r3, r2, [r1]
 800513c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800513e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005140:	2b00      	cmp	r3, #0
 8005142:	d1e6      	bne.n	8005112 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	3308      	adds	r3, #8
 800514a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	e853 3f00 	ldrex	r3, [r3]
 8005152:	613b      	str	r3, [r7, #16]
   return(result);
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	f023 0301 	bic.w	r3, r3, #1
 800515a:	66bb      	str	r3, [r7, #104]	; 0x68
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	3308      	adds	r3, #8
 8005162:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005164:	623a      	str	r2, [r7, #32]
 8005166:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005168:	69f9      	ldr	r1, [r7, #28]
 800516a:	6a3a      	ldr	r2, [r7, #32]
 800516c:	e841 2300 	strex	r3, r2, [r1]
 8005170:	61bb      	str	r3, [r7, #24]
   return(result);
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d1e5      	bne.n	8005144 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2220      	movs	r2, #32
 800517c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2220      	movs	r2, #32
 8005182:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	2220      	movs	r2, #32
 8005188:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	2200      	movs	r2, #0
 8005190:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e010      	b.n	80051ba <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	69da      	ldr	r2, [r3, #28]
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	4013      	ands	r3, r2
 80051a2:	68ba      	ldr	r2, [r7, #8]
 80051a4:	429a      	cmp	r2, r3
 80051a6:	bf0c      	ite	eq
 80051a8:	2301      	moveq	r3, #1
 80051aa:	2300      	movne	r3, #0
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	461a      	mov	r2, r3
 80051b0:	79fb      	ldrb	r3, [r7, #7]
 80051b2:	429a      	cmp	r2, r3
 80051b4:	f43f af4a 	beq.w	800504c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80051b8:	2300      	movs	r3, #0
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3770      	adds	r7, #112	; 0x70
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}

080051c2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80051c2:	b480      	push	{r7}
 80051c4:	b085      	sub	sp, #20
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	4603      	mov	r3, r0
 80051ca:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80051cc:	2300      	movs	r3, #0
 80051ce:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80051d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80051d4:	2b84      	cmp	r3, #132	; 0x84
 80051d6:	d005      	beq.n	80051e4 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80051d8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	4413      	add	r3, r2
 80051e0:	3303      	adds	r3, #3
 80051e2:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80051e4:	68fb      	ldr	r3, [r7, #12]
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3714      	adds	r7, #20
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr

080051f2 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80051f2:	b580      	push	{r7, lr}
 80051f4:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80051f6:	f001 fa09 	bl	800660c <vTaskStartScheduler>
  
  return osOK;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	bd80      	pop	{r7, pc}

08005200 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005202:	b089      	sub	sp, #36	; 0x24
 8005204:	af04      	add	r7, sp, #16
 8005206:	6078      	str	r0, [r7, #4]
 8005208:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	695b      	ldr	r3, [r3, #20]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d020      	beq.n	8005254 <osThreadCreate+0x54>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	699b      	ldr	r3, [r3, #24]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d01c      	beq.n	8005254 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	685c      	ldr	r4, [r3, #4]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681d      	ldr	r5, [r3, #0]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	691e      	ldr	r6, [r3, #16]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800522c:	4618      	mov	r0, r3
 800522e:	f7ff ffc8 	bl	80051c2 <makeFreeRtosPriority>
 8005232:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	695b      	ldr	r3, [r3, #20]
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800523c:	9202      	str	r2, [sp, #8]
 800523e:	9301      	str	r3, [sp, #4]
 8005240:	9100      	str	r1, [sp, #0]
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	4632      	mov	r2, r6
 8005246:	4629      	mov	r1, r5
 8005248:	4620      	mov	r0, r4
 800524a:	f001 f801 	bl	8006250 <xTaskCreateStatic>
 800524e:	4603      	mov	r3, r0
 8005250:	60fb      	str	r3, [r7, #12]
 8005252:	e01c      	b.n	800528e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685c      	ldr	r4, [r3, #4]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005260:	b29e      	uxth	r6, r3
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005268:	4618      	mov	r0, r3
 800526a:	f7ff ffaa 	bl	80051c2 <makeFreeRtosPriority>
 800526e:	4602      	mov	r2, r0
 8005270:	f107 030c 	add.w	r3, r7, #12
 8005274:	9301      	str	r3, [sp, #4]
 8005276:	9200      	str	r2, [sp, #0]
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	4632      	mov	r2, r6
 800527c:	4629      	mov	r1, r5
 800527e:	4620      	mov	r0, r4
 8005280:	f001 f843 	bl	800630a <xTaskCreate>
 8005284:	4603      	mov	r3, r0
 8005286:	2b01      	cmp	r3, #1
 8005288:	d001      	beq.n	800528e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800528a:	2300      	movs	r3, #0
 800528c:	e000      	b.n	8005290 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800528e:	68fb      	ldr	r3, [r7, #12]
}
 8005290:	4618      	mov	r0, r3
 8005292:	3714      	adds	r7, #20
 8005294:	46bd      	mov	sp, r7
 8005296:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005298 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b084      	sub	sp, #16
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d001      	beq.n	80052ae <osDelay+0x16>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	e000      	b.n	80052b0 <osDelay+0x18>
 80052ae:	2301      	movs	r3, #1
 80052b0:	4618      	mov	r0, r3
 80052b2:	f001 f977 	bl	80065a4 <vTaskDelay>
  
  return osOK;
 80052b6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3710      	adds	r7, #16
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b082      	sub	sp, #8
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	685b      	ldr	r3, [r3, #4]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d007      	beq.n	80052e0 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	4619      	mov	r1, r3
 80052d6:	2001      	movs	r0, #1
 80052d8:	f000 fa69 	bl	80057ae <xQueueCreateMutexStatic>
 80052dc:	4603      	mov	r3, r0
 80052de:	e003      	b.n	80052e8 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 80052e0:	2001      	movs	r0, #1
 80052e2:	f000 fa4c 	bl	800577e <xQueueCreateMutex>
 80052e6:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3708      	adds	r7, #8
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b086      	sub	sp, #24
 80052f4:	af02      	add	r7, sp, #8
 80052f6:	6078      	str	r0, [r7, #4]
 80052f8:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d016      	beq.n	8005330 <osSemaphoreCreate+0x40>
    if (count == 1) {
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	2b01      	cmp	r3, #1
 8005306:	d10a      	bne.n	800531e <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	2203      	movs	r2, #3
 800530e:	9200      	str	r2, [sp, #0]
 8005310:	2200      	movs	r2, #0
 8005312:	2100      	movs	r1, #0
 8005314:	2001      	movs	r0, #1
 8005316:	f000 f947 	bl	80055a8 <xQueueGenericCreateStatic>
 800531a:	4603      	mov	r3, r0
 800531c:	e023      	b.n	8005366 <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
 800531e:	6838      	ldr	r0, [r7, #0]
 8005320:	6839      	ldr	r1, [r7, #0]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	461a      	mov	r2, r3
 8005328:	f000 fa5c 	bl	80057e4 <xQueueCreateCountingSemaphoreStatic>
 800532c:	4603      	mov	r3, r0
 800532e:	e01a      	b.n	8005366 <osSemaphoreCreate+0x76>
      return NULL;
#endif
    }
  }
  else {
    if (count == 1) {
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	2b01      	cmp	r3, #1
 8005334:	d110      	bne.n	8005358 <osSemaphoreCreate+0x68>
      vSemaphoreCreateBinary(sema);
 8005336:	2203      	movs	r2, #3
 8005338:	2100      	movs	r1, #0
 800533a:	2001      	movs	r0, #1
 800533c:	f000 f9ac 	bl	8005698 <xQueueGenericCreate>
 8005340:	60f8      	str	r0, [r7, #12]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d005      	beq.n	8005354 <osSemaphoreCreate+0x64>
 8005348:	2300      	movs	r3, #0
 800534a:	2200      	movs	r2, #0
 800534c:	2100      	movs	r1, #0
 800534e:	68f8      	ldr	r0, [r7, #12]
 8005350:	f000 fab2 	bl	80058b8 <xQueueGenericSend>
      return sema;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	e006      	b.n	8005366 <osSemaphoreCreate+0x76>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	683a      	ldr	r2, [r7, #0]
 800535c:	4611      	mov	r1, r2
 800535e:	4618      	mov	r0, r3
 8005360:	f000 fa77 	bl	8005852 <xQueueCreateCountingSemaphore>
 8005364:	4603      	mov	r3, r0
#else
    return NULL;
#endif
  }
#endif
}
 8005366:	4618      	mov	r0, r3
 8005368:	3710      	adds	r7, #16
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}

0800536e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800536e:	b480      	push	{r7}
 8005370:	b083      	sub	sp, #12
 8005372:	af00      	add	r7, sp, #0
 8005374:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	f103 0208 	add.w	r2, r3, #8
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f04f 32ff 	mov.w	r2, #4294967295
 8005386:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f103 0208 	add.w	r2, r3, #8
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f103 0208 	add.w	r2, r3, #8
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80053a2:	bf00      	nop
 80053a4:	370c      	adds	r7, #12
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr

080053ae <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80053ae:	b480      	push	{r7}
 80053b0:	b083      	sub	sp, #12
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80053bc:	bf00      	nop
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80053c8:	b480      	push	{r7}
 80053ca:	b085      	sub	sp, #20
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	68fa      	ldr	r2, [r7, #12]
 80053dc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	689a      	ldr	r2, [r3, #8]
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	683a      	ldr	r2, [r7, #0]
 80053ec:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	683a      	ldr	r2, [r7, #0]
 80053f2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	687a      	ldr	r2, [r7, #4]
 80053f8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	1c5a      	adds	r2, r3, #1
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	601a      	str	r2, [r3, #0]
}
 8005404:	bf00      	nop
 8005406:	3714      	adds	r7, #20
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr

08005410 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005410:	b480      	push	{r7}
 8005412:	b085      	sub	sp, #20
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005426:	d103      	bne.n	8005430 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	691b      	ldr	r3, [r3, #16]
 800542c:	60fb      	str	r3, [r7, #12]
 800542e:	e00c      	b.n	800544a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	3308      	adds	r3, #8
 8005434:	60fb      	str	r3, [r7, #12]
 8005436:	e002      	b.n	800543e <vListInsert+0x2e>
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	685b      	ldr	r3, [r3, #4]
 800543c:	60fb      	str	r3, [r7, #12]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68ba      	ldr	r2, [r7, #8]
 8005446:	429a      	cmp	r2, r3
 8005448:	d2f6      	bcs.n	8005438 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	685a      	ldr	r2, [r3, #4]
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	683a      	ldr	r2, [r7, #0]
 8005458:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	68fa      	ldr	r2, [r7, #12]
 800545e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	683a      	ldr	r2, [r7, #0]
 8005464:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	687a      	ldr	r2, [r7, #4]
 800546a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	1c5a      	adds	r2, r3, #1
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	601a      	str	r2, [r3, #0]
}
 8005476:	bf00      	nop
 8005478:	3714      	adds	r7, #20
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr

08005482 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005482:	b480      	push	{r7}
 8005484:	b085      	sub	sp, #20
 8005486:	af00      	add	r7, sp, #0
 8005488:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	691b      	ldr	r3, [r3, #16]
 800548e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	685b      	ldr	r3, [r3, #4]
 8005494:	687a      	ldr	r2, [r7, #4]
 8005496:	6892      	ldr	r2, [r2, #8]
 8005498:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	6852      	ldr	r2, [r2, #4]
 80054a2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	687a      	ldr	r2, [r7, #4]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d103      	bne.n	80054b6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	689a      	ldr	r2, [r3, #8]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	1e5a      	subs	r2, r3, #1
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3714      	adds	r7, #20
 80054ce:	46bd      	mov	sp, r7
 80054d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d4:	4770      	bx	lr
	...

080054d8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d10a      	bne.n	8005502 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80054ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054f0:	f383 8811 	msr	BASEPRI, r3
 80054f4:	f3bf 8f6f 	isb	sy
 80054f8:	f3bf 8f4f 	dsb	sy
 80054fc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80054fe:	bf00      	nop
 8005500:	e7fe      	b.n	8005500 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005502:	f001 ffe7 	bl	80074d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800550e:	68f9      	ldr	r1, [r7, #12]
 8005510:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005512:	fb01 f303 	mul.w	r3, r1, r3
 8005516:	441a      	add	r2, r3
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2200      	movs	r2, #0
 8005520:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005532:	3b01      	subs	r3, #1
 8005534:	68f9      	ldr	r1, [r7, #12]
 8005536:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005538:	fb01 f303 	mul.w	r3, r1, r3
 800553c:	441a      	add	r2, r3
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	22ff      	movs	r2, #255	; 0xff
 8005546:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	22ff      	movs	r2, #255	; 0xff
 800554e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d114      	bne.n	8005582 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	691b      	ldr	r3, [r3, #16]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d01a      	beq.n	8005596 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	3310      	adds	r3, #16
 8005564:	4618      	mov	r0, r3
 8005566:	f001 faa3 	bl	8006ab0 <xTaskRemoveFromEventList>
 800556a:	4603      	mov	r3, r0
 800556c:	2b00      	cmp	r3, #0
 800556e:	d012      	beq.n	8005596 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005570:	4b0c      	ldr	r3, [pc, #48]	; (80055a4 <xQueueGenericReset+0xcc>)
 8005572:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005576:	601a      	str	r2, [r3, #0]
 8005578:	f3bf 8f4f 	dsb	sy
 800557c:	f3bf 8f6f 	isb	sy
 8005580:	e009      	b.n	8005596 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	3310      	adds	r3, #16
 8005586:	4618      	mov	r0, r3
 8005588:	f7ff fef1 	bl	800536e <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	3324      	adds	r3, #36	; 0x24
 8005590:	4618      	mov	r0, r3
 8005592:	f7ff feec 	bl	800536e <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005596:	f001 ffcd 	bl	8007534 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800559a:	2301      	movs	r3, #1
}
 800559c:	4618      	mov	r0, r3
 800559e:	3710      	adds	r7, #16
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	e000ed04 	.word	0xe000ed04

080055a8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b08e      	sub	sp, #56	; 0x38
 80055ac:	af02      	add	r7, sp, #8
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]
 80055b4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10a      	bne.n	80055d2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80055bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055c0:	f383 8811 	msr	BASEPRI, r3
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80055ce:	bf00      	nop
 80055d0:	e7fe      	b.n	80055d0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10a      	bne.n	80055ee <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80055d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055dc:	f383 8811 	msr	BASEPRI, r3
 80055e0:	f3bf 8f6f 	isb	sy
 80055e4:	f3bf 8f4f 	dsb	sy
 80055e8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80055ea:	bf00      	nop
 80055ec:	e7fe      	b.n	80055ec <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d002      	beq.n	80055fa <xQueueGenericCreateStatic+0x52>
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d001      	beq.n	80055fe <xQueueGenericCreateStatic+0x56>
 80055fa:	2301      	movs	r3, #1
 80055fc:	e000      	b.n	8005600 <xQueueGenericCreateStatic+0x58>
 80055fe:	2300      	movs	r3, #0
 8005600:	2b00      	cmp	r3, #0
 8005602:	d10a      	bne.n	800561a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8005604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005608:	f383 8811 	msr	BASEPRI, r3
 800560c:	f3bf 8f6f 	isb	sy
 8005610:	f3bf 8f4f 	dsb	sy
 8005614:	623b      	str	r3, [r7, #32]
}
 8005616:	bf00      	nop
 8005618:	e7fe      	b.n	8005618 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d102      	bne.n	8005626 <xQueueGenericCreateStatic+0x7e>
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d101      	bne.n	800562a <xQueueGenericCreateStatic+0x82>
 8005626:	2301      	movs	r3, #1
 8005628:	e000      	b.n	800562c <xQueueGenericCreateStatic+0x84>
 800562a:	2300      	movs	r3, #0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d10a      	bne.n	8005646 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005634:	f383 8811 	msr	BASEPRI, r3
 8005638:	f3bf 8f6f 	isb	sy
 800563c:	f3bf 8f4f 	dsb	sy
 8005640:	61fb      	str	r3, [r7, #28]
}
 8005642:	bf00      	nop
 8005644:	e7fe      	b.n	8005644 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005646:	2348      	movs	r3, #72	; 0x48
 8005648:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	2b48      	cmp	r3, #72	; 0x48
 800564e:	d00a      	beq.n	8005666 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005654:	f383 8811 	msr	BASEPRI, r3
 8005658:	f3bf 8f6f 	isb	sy
 800565c:	f3bf 8f4f 	dsb	sy
 8005660:	61bb      	str	r3, [r7, #24]
}
 8005662:	bf00      	nop
 8005664:	e7fe      	b.n	8005664 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005666:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800566c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00d      	beq.n	800568e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005674:	2201      	movs	r2, #1
 8005676:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800567a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800567e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005680:	9300      	str	r3, [sp, #0]
 8005682:	4613      	mov	r3, r2
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	68b9      	ldr	r1, [r7, #8]
 8005688:	68f8      	ldr	r0, [r7, #12]
 800568a:	f000 f83f 	bl	800570c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800568e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005690:	4618      	mov	r0, r3
 8005692:	3730      	adds	r7, #48	; 0x30
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005698:	b580      	push	{r7, lr}
 800569a:	b08a      	sub	sp, #40	; 0x28
 800569c:	af02      	add	r7, sp, #8
 800569e:	60f8      	str	r0, [r7, #12]
 80056a0:	60b9      	str	r1, [r7, #8]
 80056a2:	4613      	mov	r3, r2
 80056a4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d10a      	bne.n	80056c2 <xQueueGenericCreate+0x2a>
	__asm volatile
 80056ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b0:	f383 8811 	msr	BASEPRI, r3
 80056b4:	f3bf 8f6f 	isb	sy
 80056b8:	f3bf 8f4f 	dsb	sy
 80056bc:	613b      	str	r3, [r7, #16]
}
 80056be:	bf00      	nop
 80056c0:	e7fe      	b.n	80056c0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	68ba      	ldr	r2, [r7, #8]
 80056c6:	fb02 f303 	mul.w	r3, r2, r3
 80056ca:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	3348      	adds	r3, #72	; 0x48
 80056d0:	4618      	mov	r0, r3
 80056d2:	f002 f821 	bl	8007718 <pvPortMalloc>
 80056d6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80056d8:	69bb      	ldr	r3, [r7, #24]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d011      	beq.n	8005702 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80056de:	69bb      	ldr	r3, [r7, #24]
 80056e0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	3348      	adds	r3, #72	; 0x48
 80056e6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	2200      	movs	r2, #0
 80056ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80056f0:	79fa      	ldrb	r2, [r7, #7]
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	9300      	str	r3, [sp, #0]
 80056f6:	4613      	mov	r3, r2
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	68b9      	ldr	r1, [r7, #8]
 80056fc:	68f8      	ldr	r0, [r7, #12]
 80056fe:	f000 f805 	bl	800570c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005702:	69bb      	ldr	r3, [r7, #24]
	}
 8005704:	4618      	mov	r0, r3
 8005706:	3720      	adds	r7, #32
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}

0800570c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b084      	sub	sp, #16
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	607a      	str	r2, [r7, #4]
 8005718:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d103      	bne.n	8005728 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	69ba      	ldr	r2, [r7, #24]
 8005724:	601a      	str	r2, [r3, #0]
 8005726:	e002      	b.n	800572e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	68fa      	ldr	r2, [r7, #12]
 8005732:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005734:	69bb      	ldr	r3, [r7, #24]
 8005736:	68ba      	ldr	r2, [r7, #8]
 8005738:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800573a:	2101      	movs	r1, #1
 800573c:	69b8      	ldr	r0, [r7, #24]
 800573e:	f7ff fecb 	bl	80054d8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005742:	bf00      	nop
 8005744:	3710      	adds	r7, #16
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}

0800574a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800574a:	b580      	push	{r7, lr}
 800574c:	b082      	sub	sp, #8
 800574e:	af00      	add	r7, sp, #0
 8005750:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d00e      	beq.n	8005776 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2200      	movs	r2, #0
 8005768:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800576a:	2300      	movs	r3, #0
 800576c:	2200      	movs	r2, #0
 800576e:	2100      	movs	r1, #0
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 f8a1 	bl	80058b8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8005776:	bf00      	nop
 8005778:	3708      	adds	r7, #8
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800577e:	b580      	push	{r7, lr}
 8005780:	b086      	sub	sp, #24
 8005782:	af00      	add	r7, sp, #0
 8005784:	4603      	mov	r3, r0
 8005786:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8005788:	2301      	movs	r3, #1
 800578a:	617b      	str	r3, [r7, #20]
 800578c:	2300      	movs	r3, #0
 800578e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8005790:	79fb      	ldrb	r3, [r7, #7]
 8005792:	461a      	mov	r2, r3
 8005794:	6939      	ldr	r1, [r7, #16]
 8005796:	6978      	ldr	r0, [r7, #20]
 8005798:	f7ff ff7e 	bl	8005698 <xQueueGenericCreate>
 800579c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800579e:	68f8      	ldr	r0, [r7, #12]
 80057a0:	f7ff ffd3 	bl	800574a <prvInitialiseMutex>

		return xNewQueue;
 80057a4:	68fb      	ldr	r3, [r7, #12]
	}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3718      	adds	r7, #24
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}

080057ae <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80057ae:	b580      	push	{r7, lr}
 80057b0:	b088      	sub	sp, #32
 80057b2:	af02      	add	r7, sp, #8
 80057b4:	4603      	mov	r3, r0
 80057b6:	6039      	str	r1, [r7, #0]
 80057b8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80057ba:	2301      	movs	r3, #1
 80057bc:	617b      	str	r3, [r7, #20]
 80057be:	2300      	movs	r3, #0
 80057c0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80057c2:	79fb      	ldrb	r3, [r7, #7]
 80057c4:	9300      	str	r3, [sp, #0]
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	2200      	movs	r2, #0
 80057ca:	6939      	ldr	r1, [r7, #16]
 80057cc:	6978      	ldr	r0, [r7, #20]
 80057ce:	f7ff feeb 	bl	80055a8 <xQueueGenericCreateStatic>
 80057d2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	f7ff ffb8 	bl	800574a <prvInitialiseMutex>

		return xNewQueue;
 80057da:	68fb      	ldr	r3, [r7, #12]
	}
 80057dc:	4618      	mov	r0, r3
 80057de:	3718      	adds	r7, #24
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b08a      	sub	sp, #40	; 0x28
 80057e8:	af02      	add	r7, sp, #8
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d10a      	bne.n	800580c <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 80057f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057fa:	f383 8811 	msr	BASEPRI, r3
 80057fe:	f3bf 8f6f 	isb	sy
 8005802:	f3bf 8f4f 	dsb	sy
 8005806:	61bb      	str	r3, [r7, #24]
}
 8005808:	bf00      	nop
 800580a:	e7fe      	b.n	800580a <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	429a      	cmp	r2, r3
 8005812:	d90a      	bls.n	800582a <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8005814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005818:	f383 8811 	msr	BASEPRI, r3
 800581c:	f3bf 8f6f 	isb	sy
 8005820:	f3bf 8f4f 	dsb	sy
 8005824:	617b      	str	r3, [r7, #20]
}
 8005826:	bf00      	nop
 8005828:	e7fe      	b.n	8005828 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800582a:	2302      	movs	r3, #2
 800582c:	9300      	str	r3, [sp, #0]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	2100      	movs	r1, #0
 8005834:	68f8      	ldr	r0, [r7, #12]
 8005836:	f7ff feb7 	bl	80055a8 <xQueueGenericCreateStatic>
 800583a:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d002      	beq.n	8005848 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005842:	69fb      	ldr	r3, [r7, #28]
 8005844:	68ba      	ldr	r2, [r7, #8]
 8005846:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005848:	69fb      	ldr	r3, [r7, #28]
	}
 800584a:	4618      	mov	r0, r3
 800584c:	3720      	adds	r7, #32
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}

08005852 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005852:	b580      	push	{r7, lr}
 8005854:	b086      	sub	sp, #24
 8005856:	af00      	add	r7, sp, #0
 8005858:	6078      	str	r0, [r7, #4]
 800585a:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d10a      	bne.n	8005878 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8005862:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005866:	f383 8811 	msr	BASEPRI, r3
 800586a:	f3bf 8f6f 	isb	sy
 800586e:	f3bf 8f4f 	dsb	sy
 8005872:	613b      	str	r3, [r7, #16]
}
 8005874:	bf00      	nop
 8005876:	e7fe      	b.n	8005876 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005878:	683a      	ldr	r2, [r7, #0]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	429a      	cmp	r2, r3
 800587e:	d90a      	bls.n	8005896 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8005880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005884:	f383 8811 	msr	BASEPRI, r3
 8005888:	f3bf 8f6f 	isb	sy
 800588c:	f3bf 8f4f 	dsb	sy
 8005890:	60fb      	str	r3, [r7, #12]
}
 8005892:	bf00      	nop
 8005894:	e7fe      	b.n	8005894 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005896:	2202      	movs	r2, #2
 8005898:	2100      	movs	r1, #0
 800589a:	6878      	ldr	r0, [r7, #4]
 800589c:	f7ff fefc 	bl	8005698 <xQueueGenericCreate>
 80058a0:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d002      	beq.n	80058ae <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	683a      	ldr	r2, [r7, #0]
 80058ac:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80058ae:	697b      	ldr	r3, [r7, #20]
	}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3718      	adds	r7, #24
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b08e      	sub	sp, #56	; 0x38
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	60b9      	str	r1, [r7, #8]
 80058c2:	607a      	str	r2, [r7, #4]
 80058c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80058c6:	2300      	movs	r3, #0
 80058c8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80058ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10a      	bne.n	80058ea <xQueueGenericSend+0x32>
	__asm volatile
 80058d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d8:	f383 8811 	msr	BASEPRI, r3
 80058dc:	f3bf 8f6f 	isb	sy
 80058e0:	f3bf 8f4f 	dsb	sy
 80058e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80058e6:	bf00      	nop
 80058e8:	e7fe      	b.n	80058e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d103      	bne.n	80058f8 <xQueueGenericSend+0x40>
 80058f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80058f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d101      	bne.n	80058fc <xQueueGenericSend+0x44>
 80058f8:	2301      	movs	r3, #1
 80058fa:	e000      	b.n	80058fe <xQueueGenericSend+0x46>
 80058fc:	2300      	movs	r3, #0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d10a      	bne.n	8005918 <xQueueGenericSend+0x60>
	__asm volatile
 8005902:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005906:	f383 8811 	msr	BASEPRI, r3
 800590a:	f3bf 8f6f 	isb	sy
 800590e:	f3bf 8f4f 	dsb	sy
 8005912:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005914:	bf00      	nop
 8005916:	e7fe      	b.n	8005916 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	2b02      	cmp	r3, #2
 800591c:	d103      	bne.n	8005926 <xQueueGenericSend+0x6e>
 800591e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005922:	2b01      	cmp	r3, #1
 8005924:	d101      	bne.n	800592a <xQueueGenericSend+0x72>
 8005926:	2301      	movs	r3, #1
 8005928:	e000      	b.n	800592c <xQueueGenericSend+0x74>
 800592a:	2300      	movs	r3, #0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d10a      	bne.n	8005946 <xQueueGenericSend+0x8e>
	__asm volatile
 8005930:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005934:	f383 8811 	msr	BASEPRI, r3
 8005938:	f3bf 8f6f 	isb	sy
 800593c:	f3bf 8f4f 	dsb	sy
 8005940:	623b      	str	r3, [r7, #32]
}
 8005942:	bf00      	nop
 8005944:	e7fe      	b.n	8005944 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005946:	f001 fa73 	bl	8006e30 <xTaskGetSchedulerState>
 800594a:	4603      	mov	r3, r0
 800594c:	2b00      	cmp	r3, #0
 800594e:	d102      	bne.n	8005956 <xQueueGenericSend+0x9e>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d101      	bne.n	800595a <xQueueGenericSend+0xa2>
 8005956:	2301      	movs	r3, #1
 8005958:	e000      	b.n	800595c <xQueueGenericSend+0xa4>
 800595a:	2300      	movs	r3, #0
 800595c:	2b00      	cmp	r3, #0
 800595e:	d10a      	bne.n	8005976 <xQueueGenericSend+0xbe>
	__asm volatile
 8005960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005964:	f383 8811 	msr	BASEPRI, r3
 8005968:	f3bf 8f6f 	isb	sy
 800596c:	f3bf 8f4f 	dsb	sy
 8005970:	61fb      	str	r3, [r7, #28]
}
 8005972:	bf00      	nop
 8005974:	e7fe      	b.n	8005974 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005976:	f001 fdad 	bl	80074d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800597a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800597c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800597e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005982:	429a      	cmp	r2, r3
 8005984:	d302      	bcc.n	800598c <xQueueGenericSend+0xd4>
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	2b02      	cmp	r3, #2
 800598a:	d129      	bne.n	80059e0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800598c:	683a      	ldr	r2, [r7, #0]
 800598e:	68b9      	ldr	r1, [r7, #8]
 8005990:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005992:	f000 fb4d 	bl	8006030 <prvCopyDataToQueue>
 8005996:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800599a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800599c:	2b00      	cmp	r3, #0
 800599e:	d010      	beq.n	80059c2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80059a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059a2:	3324      	adds	r3, #36	; 0x24
 80059a4:	4618      	mov	r0, r3
 80059a6:	f001 f883 	bl	8006ab0 <xTaskRemoveFromEventList>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d013      	beq.n	80059d8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80059b0:	4b3f      	ldr	r3, [pc, #252]	; (8005ab0 <xQueueGenericSend+0x1f8>)
 80059b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059b6:	601a      	str	r2, [r3, #0]
 80059b8:	f3bf 8f4f 	dsb	sy
 80059bc:	f3bf 8f6f 	isb	sy
 80059c0:	e00a      	b.n	80059d8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80059c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d007      	beq.n	80059d8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80059c8:	4b39      	ldr	r3, [pc, #228]	; (8005ab0 <xQueueGenericSend+0x1f8>)
 80059ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059ce:	601a      	str	r2, [r3, #0]
 80059d0:	f3bf 8f4f 	dsb	sy
 80059d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80059d8:	f001 fdac 	bl	8007534 <vPortExitCritical>
				return pdPASS;
 80059dc:	2301      	movs	r3, #1
 80059de:	e063      	b.n	8005aa8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d103      	bne.n	80059ee <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80059e6:	f001 fda5 	bl	8007534 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80059ea:	2300      	movs	r3, #0
 80059ec:	e05c      	b.n	8005aa8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80059ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d106      	bne.n	8005a02 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80059f4:	f107 0314 	add.w	r3, r7, #20
 80059f8:	4618      	mov	r0, r3
 80059fa:	f001 f8bb 	bl	8006b74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80059fe:	2301      	movs	r3, #1
 8005a00:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a02:	f001 fd97 	bl	8007534 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a06:	f000 fe6b 	bl	80066e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a0a:	f001 fd63 	bl	80074d4 <vPortEnterCritical>
 8005a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a10:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005a14:	b25b      	sxtb	r3, r3
 8005a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1a:	d103      	bne.n	8005a24 <xQueueGenericSend+0x16c>
 8005a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005a2a:	b25b      	sxtb	r3, r3
 8005a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a30:	d103      	bne.n	8005a3a <xQueueGenericSend+0x182>
 8005a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005a3a:	f001 fd7b 	bl	8007534 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005a3e:	1d3a      	adds	r2, r7, #4
 8005a40:	f107 0314 	add.w	r3, r7, #20
 8005a44:	4611      	mov	r1, r2
 8005a46:	4618      	mov	r0, r3
 8005a48:	f001 f8aa 	bl	8006ba0 <xTaskCheckForTimeOut>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d124      	bne.n	8005a9c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005a52:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005a54:	f000 fbe4 	bl	8006220 <prvIsQueueFull>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d018      	beq.n	8005a90 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a60:	3310      	adds	r3, #16
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	4611      	mov	r1, r2
 8005a66:	4618      	mov	r0, r3
 8005a68:	f000 fffe 	bl	8006a68 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005a6c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005a6e:	f000 fb6f 	bl	8006150 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005a72:	f000 fe43 	bl	80066fc <xTaskResumeAll>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	f47f af7c 	bne.w	8005976 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8005a7e:	4b0c      	ldr	r3, [pc, #48]	; (8005ab0 <xQueueGenericSend+0x1f8>)
 8005a80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a84:	601a      	str	r2, [r3, #0]
 8005a86:	f3bf 8f4f 	dsb	sy
 8005a8a:	f3bf 8f6f 	isb	sy
 8005a8e:	e772      	b.n	8005976 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005a90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005a92:	f000 fb5d 	bl	8006150 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005a96:	f000 fe31 	bl	80066fc <xTaskResumeAll>
 8005a9a:	e76c      	b.n	8005976 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005a9c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005a9e:	f000 fb57 	bl	8006150 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005aa2:	f000 fe2b 	bl	80066fc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005aa6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3738      	adds	r7, #56	; 0x38
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}
 8005ab0:	e000ed04 	.word	0xe000ed04

08005ab4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b090      	sub	sp, #64	; 0x40
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]
 8005ac0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8005ac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d10a      	bne.n	8005ae2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005acc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ad0:	f383 8811 	msr	BASEPRI, r3
 8005ad4:	f3bf 8f6f 	isb	sy
 8005ad8:	f3bf 8f4f 	dsb	sy
 8005adc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005ade:	bf00      	nop
 8005ae0:	e7fe      	b.n	8005ae0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d103      	bne.n	8005af0 <xQueueGenericSendFromISR+0x3c>
 8005ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d101      	bne.n	8005af4 <xQueueGenericSendFromISR+0x40>
 8005af0:	2301      	movs	r3, #1
 8005af2:	e000      	b.n	8005af6 <xQueueGenericSendFromISR+0x42>
 8005af4:	2300      	movs	r3, #0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d10a      	bne.n	8005b10 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005afe:	f383 8811 	msr	BASEPRI, r3
 8005b02:	f3bf 8f6f 	isb	sy
 8005b06:	f3bf 8f4f 	dsb	sy
 8005b0a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005b0c:	bf00      	nop
 8005b0e:	e7fe      	b.n	8005b0e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	2b02      	cmp	r3, #2
 8005b14:	d103      	bne.n	8005b1e <xQueueGenericSendFromISR+0x6a>
 8005b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d101      	bne.n	8005b22 <xQueueGenericSendFromISR+0x6e>
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e000      	b.n	8005b24 <xQueueGenericSendFromISR+0x70>
 8005b22:	2300      	movs	r3, #0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d10a      	bne.n	8005b3e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b2c:	f383 8811 	msr	BASEPRI, r3
 8005b30:	f3bf 8f6f 	isb	sy
 8005b34:	f3bf 8f4f 	dsb	sy
 8005b38:	623b      	str	r3, [r7, #32]
}
 8005b3a:	bf00      	nop
 8005b3c:	e7fe      	b.n	8005b3c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005b3e:	f001 fdab 	bl	8007698 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005b42:	f3ef 8211 	mrs	r2, BASEPRI
 8005b46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b4a:	f383 8811 	msr	BASEPRI, r3
 8005b4e:	f3bf 8f6f 	isb	sy
 8005b52:	f3bf 8f4f 	dsb	sy
 8005b56:	61fa      	str	r2, [r7, #28]
 8005b58:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005b5a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005b5c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005b5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d302      	bcc.n	8005b70 <xQueueGenericSendFromISR+0xbc>
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d12f      	bne.n	8005bd0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b72:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005b76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b7e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005b80:	683a      	ldr	r2, [r7, #0]
 8005b82:	68b9      	ldr	r1, [r7, #8]
 8005b84:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005b86:	f000 fa53 	bl	8006030 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005b8a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8005b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b92:	d112      	bne.n	8005bba <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d016      	beq.n	8005bca <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b9e:	3324      	adds	r3, #36	; 0x24
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f000 ff85 	bl	8006ab0 <xTaskRemoveFromEventList>
 8005ba6:	4603      	mov	r3, r0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d00e      	beq.n	8005bca <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00b      	beq.n	8005bca <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	601a      	str	r2, [r3, #0]
 8005bb8:	e007      	b.n	8005bca <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005bba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	b25a      	sxtb	r2, r3
 8005bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8005bce:	e001      	b.n	8005bd4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005bd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bd6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005bde:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005be0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3740      	adds	r7, #64	; 0x40
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
	...

08005bec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b08c      	sub	sp, #48	; 0x30
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	60b9      	str	r1, [r7, #8]
 8005bf6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d10a      	bne.n	8005c1c <xQueueReceive+0x30>
	__asm volatile
 8005c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c0a:	f383 8811 	msr	BASEPRI, r3
 8005c0e:	f3bf 8f6f 	isb	sy
 8005c12:	f3bf 8f4f 	dsb	sy
 8005c16:	623b      	str	r3, [r7, #32]
}
 8005c18:	bf00      	nop
 8005c1a:	e7fe      	b.n	8005c1a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d103      	bne.n	8005c2a <xQueueReceive+0x3e>
 8005c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d101      	bne.n	8005c2e <xQueueReceive+0x42>
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e000      	b.n	8005c30 <xQueueReceive+0x44>
 8005c2e:	2300      	movs	r3, #0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d10a      	bne.n	8005c4a <xQueueReceive+0x5e>
	__asm volatile
 8005c34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c38:	f383 8811 	msr	BASEPRI, r3
 8005c3c:	f3bf 8f6f 	isb	sy
 8005c40:	f3bf 8f4f 	dsb	sy
 8005c44:	61fb      	str	r3, [r7, #28]
}
 8005c46:	bf00      	nop
 8005c48:	e7fe      	b.n	8005c48 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c4a:	f001 f8f1 	bl	8006e30 <xTaskGetSchedulerState>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d102      	bne.n	8005c5a <xQueueReceive+0x6e>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d101      	bne.n	8005c5e <xQueueReceive+0x72>
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e000      	b.n	8005c60 <xQueueReceive+0x74>
 8005c5e:	2300      	movs	r3, #0
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d10a      	bne.n	8005c7a <xQueueReceive+0x8e>
	__asm volatile
 8005c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c68:	f383 8811 	msr	BASEPRI, r3
 8005c6c:	f3bf 8f6f 	isb	sy
 8005c70:	f3bf 8f4f 	dsb	sy
 8005c74:	61bb      	str	r3, [r7, #24]
}
 8005c76:	bf00      	nop
 8005c78:	e7fe      	b.n	8005c78 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c7a:	f001 fc2b 	bl	80074d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c82:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d01f      	beq.n	8005cca <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005c8a:	68b9      	ldr	r1, [r7, #8]
 8005c8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c8e:	f000 fa39 	bl	8006104 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c94:	1e5a      	subs	r2, r3, #1
 8005c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c98:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c9c:	691b      	ldr	r3, [r3, #16]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00f      	beq.n	8005cc2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ca4:	3310      	adds	r3, #16
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f000 ff02 	bl	8006ab0 <xTaskRemoveFromEventList>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d007      	beq.n	8005cc2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005cb2:	4b3d      	ldr	r3, [pc, #244]	; (8005da8 <xQueueReceive+0x1bc>)
 8005cb4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cb8:	601a      	str	r2, [r3, #0]
 8005cba:	f3bf 8f4f 	dsb	sy
 8005cbe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005cc2:	f001 fc37 	bl	8007534 <vPortExitCritical>
				return pdPASS;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e069      	b.n	8005d9e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d103      	bne.n	8005cd8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005cd0:	f001 fc30 	bl	8007534 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	e062      	b.n	8005d9e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d106      	bne.n	8005cec <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005cde:	f107 0310 	add.w	r3, r7, #16
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f000 ff46 	bl	8006b74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005cec:	f001 fc22 	bl	8007534 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005cf0:	f000 fcf6 	bl	80066e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005cf4:	f001 fbee 	bl	80074d4 <vPortEnterCritical>
 8005cf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cfa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005cfe:	b25b      	sxtb	r3, r3
 8005d00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d04:	d103      	bne.n	8005d0e <xQueueReceive+0x122>
 8005d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d08:	2200      	movs	r2, #0
 8005d0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005d14:	b25b      	sxtb	r3, r3
 8005d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d1a:	d103      	bne.n	8005d24 <xQueueReceive+0x138>
 8005d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005d24:	f001 fc06 	bl	8007534 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d28:	1d3a      	adds	r2, r7, #4
 8005d2a:	f107 0310 	add.w	r3, r7, #16
 8005d2e:	4611      	mov	r1, r2
 8005d30:	4618      	mov	r0, r3
 8005d32:	f000 ff35 	bl	8006ba0 <xTaskCheckForTimeOut>
 8005d36:	4603      	mov	r3, r0
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d123      	bne.n	8005d84 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005d3e:	f000 fa59 	bl	80061f4 <prvIsQueueEmpty>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d017      	beq.n	8005d78 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d4a:	3324      	adds	r3, #36	; 0x24
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	4611      	mov	r1, r2
 8005d50:	4618      	mov	r0, r3
 8005d52:	f000 fe89 	bl	8006a68 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005d56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005d58:	f000 f9fa 	bl	8006150 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005d5c:	f000 fcce 	bl	80066fc <xTaskResumeAll>
 8005d60:	4603      	mov	r3, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d189      	bne.n	8005c7a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8005d66:	4b10      	ldr	r3, [pc, #64]	; (8005da8 <xQueueReceive+0x1bc>)
 8005d68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d6c:	601a      	str	r2, [r3, #0]
 8005d6e:	f3bf 8f4f 	dsb	sy
 8005d72:	f3bf 8f6f 	isb	sy
 8005d76:	e780      	b.n	8005c7a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005d78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005d7a:	f000 f9e9 	bl	8006150 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d7e:	f000 fcbd 	bl	80066fc <xTaskResumeAll>
 8005d82:	e77a      	b.n	8005c7a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005d84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005d86:	f000 f9e3 	bl	8006150 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d8a:	f000 fcb7 	bl	80066fc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005d90:	f000 fa30 	bl	80061f4 <prvIsQueueEmpty>
 8005d94:	4603      	mov	r3, r0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	f43f af6f 	beq.w	8005c7a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005d9c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3730      	adds	r7, #48	; 0x30
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	e000ed04 	.word	0xe000ed04

08005dac <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b08e      	sub	sp, #56	; 0x38
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005db6:	2300      	movs	r3, #0
 8005db8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005dbe:	2300      	movs	r3, #0
 8005dc0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d10a      	bne.n	8005dde <xQueueSemaphoreTake+0x32>
	__asm volatile
 8005dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dcc:	f383 8811 	msr	BASEPRI, r3
 8005dd0:	f3bf 8f6f 	isb	sy
 8005dd4:	f3bf 8f4f 	dsb	sy
 8005dd8:	623b      	str	r3, [r7, #32]
}
 8005dda:	bf00      	nop
 8005ddc:	e7fe      	b.n	8005ddc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00a      	beq.n	8005dfc <xQueueSemaphoreTake+0x50>
	__asm volatile
 8005de6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dea:	f383 8811 	msr	BASEPRI, r3
 8005dee:	f3bf 8f6f 	isb	sy
 8005df2:	f3bf 8f4f 	dsb	sy
 8005df6:	61fb      	str	r3, [r7, #28]
}
 8005df8:	bf00      	nop
 8005dfa:	e7fe      	b.n	8005dfa <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005dfc:	f001 f818 	bl	8006e30 <xTaskGetSchedulerState>
 8005e00:	4603      	mov	r3, r0
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d102      	bne.n	8005e0c <xQueueSemaphoreTake+0x60>
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d101      	bne.n	8005e10 <xQueueSemaphoreTake+0x64>
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	e000      	b.n	8005e12 <xQueueSemaphoreTake+0x66>
 8005e10:	2300      	movs	r3, #0
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d10a      	bne.n	8005e2c <xQueueSemaphoreTake+0x80>
	__asm volatile
 8005e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e1a:	f383 8811 	msr	BASEPRI, r3
 8005e1e:	f3bf 8f6f 	isb	sy
 8005e22:	f3bf 8f4f 	dsb	sy
 8005e26:	61bb      	str	r3, [r7, #24]
}
 8005e28:	bf00      	nop
 8005e2a:	e7fe      	b.n	8005e2a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005e2c:	f001 fb52 	bl	80074d4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e34:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005e36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d024      	beq.n	8005e86 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e3e:	1e5a      	subs	r2, r3, #1
 8005e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e42:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d104      	bne.n	8005e56 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005e4c:	f001 f998 	bl	8007180 <pvTaskIncrementMutexHeldCount>
 8005e50:	4602      	mov	r2, r0
 8005e52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e54:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d00f      	beq.n	8005e7e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e60:	3310      	adds	r3, #16
 8005e62:	4618      	mov	r0, r3
 8005e64:	f000 fe24 	bl	8006ab0 <xTaskRemoveFromEventList>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d007      	beq.n	8005e7e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005e6e:	4b54      	ldr	r3, [pc, #336]	; (8005fc0 <xQueueSemaphoreTake+0x214>)
 8005e70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e74:	601a      	str	r2, [r3, #0]
 8005e76:	f3bf 8f4f 	dsb	sy
 8005e7a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005e7e:	f001 fb59 	bl	8007534 <vPortExitCritical>
				return pdPASS;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e097      	b.n	8005fb6 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d111      	bne.n	8005eb0 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d00a      	beq.n	8005ea8 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8005e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e96:	f383 8811 	msr	BASEPRI, r3
 8005e9a:	f3bf 8f6f 	isb	sy
 8005e9e:	f3bf 8f4f 	dsb	sy
 8005ea2:	617b      	str	r3, [r7, #20]
}
 8005ea4:	bf00      	nop
 8005ea6:	e7fe      	b.n	8005ea6 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005ea8:	f001 fb44 	bl	8007534 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005eac:	2300      	movs	r3, #0
 8005eae:	e082      	b.n	8005fb6 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005eb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d106      	bne.n	8005ec4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005eb6:	f107 030c 	add.w	r3, r7, #12
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f000 fe5a 	bl	8006b74 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005ec4:	f001 fb36 	bl	8007534 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005ec8:	f000 fc0a 	bl	80066e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005ecc:	f001 fb02 	bl	80074d4 <vPortEnterCritical>
 8005ed0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ed2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005ed6:	b25b      	sxtb	r3, r3
 8005ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005edc:	d103      	bne.n	8005ee6 <xQueueSemaphoreTake+0x13a>
 8005ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ee8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005eec:	b25b      	sxtb	r3, r3
 8005eee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ef2:	d103      	bne.n	8005efc <xQueueSemaphoreTake+0x150>
 8005ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ef6:	2200      	movs	r2, #0
 8005ef8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005efc:	f001 fb1a 	bl	8007534 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005f00:	463a      	mov	r2, r7
 8005f02:	f107 030c 	add.w	r3, r7, #12
 8005f06:	4611      	mov	r1, r2
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f000 fe49 	bl	8006ba0 <xTaskCheckForTimeOut>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d132      	bne.n	8005f7a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f14:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005f16:	f000 f96d 	bl	80061f4 <prvIsQueueEmpty>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d026      	beq.n	8005f6e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d109      	bne.n	8005f3c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8005f28:	f001 fad4 	bl	80074d4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	4618      	mov	r0, r3
 8005f32:	f000 ff9b 	bl	8006e6c <xTaskPriorityInherit>
 8005f36:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8005f38:	f001 fafc 	bl	8007534 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f3e:	3324      	adds	r3, #36	; 0x24
 8005f40:	683a      	ldr	r2, [r7, #0]
 8005f42:	4611      	mov	r1, r2
 8005f44:	4618      	mov	r0, r3
 8005f46:	f000 fd8f 	bl	8006a68 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005f4a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005f4c:	f000 f900 	bl	8006150 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005f50:	f000 fbd4 	bl	80066fc <xTaskResumeAll>
 8005f54:	4603      	mov	r3, r0
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	f47f af68 	bne.w	8005e2c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8005f5c:	4b18      	ldr	r3, [pc, #96]	; (8005fc0 <xQueueSemaphoreTake+0x214>)
 8005f5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f62:	601a      	str	r2, [r3, #0]
 8005f64:	f3bf 8f4f 	dsb	sy
 8005f68:	f3bf 8f6f 	isb	sy
 8005f6c:	e75e      	b.n	8005e2c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005f6e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005f70:	f000 f8ee 	bl	8006150 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005f74:	f000 fbc2 	bl	80066fc <xTaskResumeAll>
 8005f78:	e758      	b.n	8005e2c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005f7a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005f7c:	f000 f8e8 	bl	8006150 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f80:	f000 fbbc 	bl	80066fc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f84:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005f86:	f000 f935 	bl	80061f4 <prvIsQueueEmpty>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	f43f af4d 	beq.w	8005e2c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d00d      	beq.n	8005fb4 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8005f98:	f001 fa9c 	bl	80074d4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005f9c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8005f9e:	f000 f82f 	bl	8006000 <prvGetDisinheritPriorityAfterTimeout>
 8005fa2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005faa:	4618      	mov	r0, r3
 8005fac:	f001 f85a 	bl	8007064 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005fb0:	f001 fac0 	bl	8007534 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005fb4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3738      	adds	r7, #56	; 0x38
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	bf00      	nop
 8005fc0:	e000ed04 	.word	0xe000ed04

08005fc4 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b087      	sub	sp, #28
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d10a      	bne.n	8005fec <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 8005fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fda:	f383 8811 	msr	BASEPRI, r3
 8005fde:	f3bf 8f6f 	isb	sy
 8005fe2:	f3bf 8f4f 	dsb	sy
 8005fe6:	60fb      	str	r3, [r7, #12]
}
 8005fe8:	bf00      	nop
 8005fea:	e7fe      	b.n	8005fea <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff0:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8005ff2:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	371c      	adds	r7, #28
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006000:	b480      	push	{r7}
 8006002:	b085      	sub	sp, #20
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800600c:	2b00      	cmp	r3, #0
 800600e:	d006      	beq.n	800601e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	f1c3 0307 	rsb	r3, r3, #7
 800601a:	60fb      	str	r3, [r7, #12]
 800601c:	e001      	b.n	8006022 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800601e:	2300      	movs	r3, #0
 8006020:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006022:	68fb      	ldr	r3, [r7, #12]
	}
 8006024:	4618      	mov	r0, r3
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr

08006030 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b086      	sub	sp, #24
 8006034:	af00      	add	r7, sp, #0
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	60b9      	str	r1, [r7, #8]
 800603a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800603c:	2300      	movs	r3, #0
 800603e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006044:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10d      	bne.n	800606a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d14d      	bne.n	80060f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	4618      	mov	r0, r3
 800605c:	f000 ff7c 	bl	8006f58 <xTaskPriorityDisinherit>
 8006060:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2200      	movs	r2, #0
 8006066:	609a      	str	r2, [r3, #8]
 8006068:	e043      	b.n	80060f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d119      	bne.n	80060a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6858      	ldr	r0, [r3, #4]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006078:	461a      	mov	r2, r3
 800607a:	68b9      	ldr	r1, [r7, #8]
 800607c:	f001 fe61 	bl	8007d42 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	685a      	ldr	r2, [r3, #4]
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006088:	441a      	add	r2, r3
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	685a      	ldr	r2, [r3, #4]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	429a      	cmp	r2, r3
 8006098:	d32b      	bcc.n	80060f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	605a      	str	r2, [r3, #4]
 80060a2:	e026      	b.n	80060f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	68d8      	ldr	r0, [r3, #12]
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ac:	461a      	mov	r2, r3
 80060ae:	68b9      	ldr	r1, [r7, #8]
 80060b0:	f001 fe47 	bl	8007d42 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	68da      	ldr	r2, [r3, #12]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060bc:	425b      	negs	r3, r3
 80060be:	441a      	add	r2, r3
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	68da      	ldr	r2, [r3, #12]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d207      	bcs.n	80060e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	689a      	ldr	r2, [r3, #8]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d8:	425b      	negs	r3, r3
 80060da:	441a      	add	r2, r3
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2b02      	cmp	r3, #2
 80060e4:	d105      	bne.n	80060f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d002      	beq.n	80060f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	3b01      	subs	r3, #1
 80060f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80060f2:	693b      	ldr	r3, [r7, #16]
 80060f4:	1c5a      	adds	r2, r3, #1
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80060fa:	697b      	ldr	r3, [r7, #20]
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3718      	adds	r7, #24
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006112:	2b00      	cmp	r3, #0
 8006114:	d018      	beq.n	8006148 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	68da      	ldr	r2, [r3, #12]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800611e:	441a      	add	r2, r3
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	68da      	ldr	r2, [r3, #12]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	429a      	cmp	r2, r3
 800612e:	d303      	bcc.n	8006138 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	68d9      	ldr	r1, [r3, #12]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006140:	461a      	mov	r2, r3
 8006142:	6838      	ldr	r0, [r7, #0]
 8006144:	f001 fdfd 	bl	8007d42 <memcpy>
	}
}
 8006148:	bf00      	nop
 800614a:	3708      	adds	r7, #8
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b084      	sub	sp, #16
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006158:	f001 f9bc 	bl	80074d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006162:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006164:	e011      	b.n	800618a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800616a:	2b00      	cmp	r3, #0
 800616c:	d012      	beq.n	8006194 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	3324      	adds	r3, #36	; 0x24
 8006172:	4618      	mov	r0, r3
 8006174:	f000 fc9c 	bl	8006ab0 <xTaskRemoveFromEventList>
 8006178:	4603      	mov	r3, r0
 800617a:	2b00      	cmp	r3, #0
 800617c:	d001      	beq.n	8006182 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800617e:	f000 fd71 	bl	8006c64 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006182:	7bfb      	ldrb	r3, [r7, #15]
 8006184:	3b01      	subs	r3, #1
 8006186:	b2db      	uxtb	r3, r3
 8006188:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800618a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800618e:	2b00      	cmp	r3, #0
 8006190:	dce9      	bgt.n	8006166 <prvUnlockQueue+0x16>
 8006192:	e000      	b.n	8006196 <prvUnlockQueue+0x46>
					break;
 8006194:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	22ff      	movs	r2, #255	; 0xff
 800619a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800619e:	f001 f9c9 	bl	8007534 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80061a2:	f001 f997 	bl	80074d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80061ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80061ae:	e011      	b.n	80061d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	691b      	ldr	r3, [r3, #16]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d012      	beq.n	80061de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	3310      	adds	r3, #16
 80061bc:	4618      	mov	r0, r3
 80061be:	f000 fc77 	bl	8006ab0 <xTaskRemoveFromEventList>
 80061c2:	4603      	mov	r3, r0
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d001      	beq.n	80061cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80061c8:	f000 fd4c 	bl	8006c64 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80061cc:	7bbb      	ldrb	r3, [r7, #14]
 80061ce:	3b01      	subs	r3, #1
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80061d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	dce9      	bgt.n	80061b0 <prvUnlockQueue+0x60>
 80061dc:	e000      	b.n	80061e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80061de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	22ff      	movs	r2, #255	; 0xff
 80061e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80061e8:	f001 f9a4 	bl	8007534 <vPortExitCritical>
}
 80061ec:	bf00      	nop
 80061ee:	3710      	adds	r7, #16
 80061f0:	46bd      	mov	sp, r7
 80061f2:	bd80      	pop	{r7, pc}

080061f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80061fc:	f001 f96a 	bl	80074d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006204:	2b00      	cmp	r3, #0
 8006206:	d102      	bne.n	800620e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006208:	2301      	movs	r3, #1
 800620a:	60fb      	str	r3, [r7, #12]
 800620c:	e001      	b.n	8006212 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800620e:	2300      	movs	r3, #0
 8006210:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006212:	f001 f98f 	bl	8007534 <vPortExitCritical>

	return xReturn;
 8006216:	68fb      	ldr	r3, [r7, #12]
}
 8006218:	4618      	mov	r0, r3
 800621a:	3710      	adds	r7, #16
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b084      	sub	sp, #16
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006228:	f001 f954 	bl	80074d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006234:	429a      	cmp	r2, r3
 8006236:	d102      	bne.n	800623e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006238:	2301      	movs	r3, #1
 800623a:	60fb      	str	r3, [r7, #12]
 800623c:	e001      	b.n	8006242 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800623e:	2300      	movs	r3, #0
 8006240:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006242:	f001 f977 	bl	8007534 <vPortExitCritical>

	return xReturn;
 8006246:	68fb      	ldr	r3, [r7, #12]
}
 8006248:	4618      	mov	r0, r3
 800624a:	3710      	adds	r7, #16
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}

08006250 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006250:	b580      	push	{r7, lr}
 8006252:	b08e      	sub	sp, #56	; 0x38
 8006254:	af04      	add	r7, sp, #16
 8006256:	60f8      	str	r0, [r7, #12]
 8006258:	60b9      	str	r1, [r7, #8]
 800625a:	607a      	str	r2, [r7, #4]
 800625c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800625e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006260:	2b00      	cmp	r3, #0
 8006262:	d10a      	bne.n	800627a <xTaskCreateStatic+0x2a>
	__asm volatile
 8006264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006268:	f383 8811 	msr	BASEPRI, r3
 800626c:	f3bf 8f6f 	isb	sy
 8006270:	f3bf 8f4f 	dsb	sy
 8006274:	623b      	str	r3, [r7, #32]
}
 8006276:	bf00      	nop
 8006278:	e7fe      	b.n	8006278 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800627a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800627c:	2b00      	cmp	r3, #0
 800627e:	d10a      	bne.n	8006296 <xTaskCreateStatic+0x46>
	__asm volatile
 8006280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006284:	f383 8811 	msr	BASEPRI, r3
 8006288:	f3bf 8f6f 	isb	sy
 800628c:	f3bf 8f4f 	dsb	sy
 8006290:	61fb      	str	r3, [r7, #28]
}
 8006292:	bf00      	nop
 8006294:	e7fe      	b.n	8006294 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006296:	23b4      	movs	r3, #180	; 0xb4
 8006298:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	2bb4      	cmp	r3, #180	; 0xb4
 800629e:	d00a      	beq.n	80062b6 <xTaskCreateStatic+0x66>
	__asm volatile
 80062a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a4:	f383 8811 	msr	BASEPRI, r3
 80062a8:	f3bf 8f6f 	isb	sy
 80062ac:	f3bf 8f4f 	dsb	sy
 80062b0:	61bb      	str	r3, [r7, #24]
}
 80062b2:	bf00      	nop
 80062b4:	e7fe      	b.n	80062b4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80062b6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80062b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d01e      	beq.n	80062fc <xTaskCreateStatic+0xac>
 80062be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d01b      	beq.n	80062fc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80062c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062c6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80062c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80062cc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80062ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062d0:	2202      	movs	r2, #2
 80062d2:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80062d6:	2300      	movs	r3, #0
 80062d8:	9303      	str	r3, [sp, #12]
 80062da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062dc:	9302      	str	r3, [sp, #8]
 80062de:	f107 0314 	add.w	r3, r7, #20
 80062e2:	9301      	str	r3, [sp, #4]
 80062e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062e6:	9300      	str	r3, [sp, #0]
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	687a      	ldr	r2, [r7, #4]
 80062ec:	68b9      	ldr	r1, [r7, #8]
 80062ee:	68f8      	ldr	r0, [r7, #12]
 80062f0:	f000 f850 	bl	8006394 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80062f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80062f6:	f000 f8eb 	bl	80064d0 <prvAddNewTaskToReadyList>
 80062fa:	e001      	b.n	8006300 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80062fc:	2300      	movs	r3, #0
 80062fe:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006300:	697b      	ldr	r3, [r7, #20]
	}
 8006302:	4618      	mov	r0, r3
 8006304:	3728      	adds	r7, #40	; 0x28
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}

0800630a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800630a:	b580      	push	{r7, lr}
 800630c:	b08c      	sub	sp, #48	; 0x30
 800630e:	af04      	add	r7, sp, #16
 8006310:	60f8      	str	r0, [r7, #12]
 8006312:	60b9      	str	r1, [r7, #8]
 8006314:	603b      	str	r3, [r7, #0]
 8006316:	4613      	mov	r3, r2
 8006318:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800631a:	88fb      	ldrh	r3, [r7, #6]
 800631c:	009b      	lsls	r3, r3, #2
 800631e:	4618      	mov	r0, r3
 8006320:	f001 f9fa 	bl	8007718 <pvPortMalloc>
 8006324:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d00e      	beq.n	800634a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800632c:	20b4      	movs	r0, #180	; 0xb4
 800632e:	f001 f9f3 	bl	8007718 <pvPortMalloc>
 8006332:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006334:	69fb      	ldr	r3, [r7, #28]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d003      	beq.n	8006342 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	697a      	ldr	r2, [r7, #20]
 800633e:	631a      	str	r2, [r3, #48]	; 0x30
 8006340:	e005      	b.n	800634e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006342:	6978      	ldr	r0, [r7, #20]
 8006344:	f001 fab4 	bl	80078b0 <vPortFree>
 8006348:	e001      	b.n	800634e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800634a:	2300      	movs	r3, #0
 800634c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800634e:	69fb      	ldr	r3, [r7, #28]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d017      	beq.n	8006384 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006354:	69fb      	ldr	r3, [r7, #28]
 8006356:	2200      	movs	r2, #0
 8006358:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800635c:	88fa      	ldrh	r2, [r7, #6]
 800635e:	2300      	movs	r3, #0
 8006360:	9303      	str	r3, [sp, #12]
 8006362:	69fb      	ldr	r3, [r7, #28]
 8006364:	9302      	str	r3, [sp, #8]
 8006366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006368:	9301      	str	r3, [sp, #4]
 800636a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636c:	9300      	str	r3, [sp, #0]
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	68b9      	ldr	r1, [r7, #8]
 8006372:	68f8      	ldr	r0, [r7, #12]
 8006374:	f000 f80e 	bl	8006394 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006378:	69f8      	ldr	r0, [r7, #28]
 800637a:	f000 f8a9 	bl	80064d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800637e:	2301      	movs	r3, #1
 8006380:	61bb      	str	r3, [r7, #24]
 8006382:	e002      	b.n	800638a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006384:	f04f 33ff 	mov.w	r3, #4294967295
 8006388:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800638a:	69bb      	ldr	r3, [r7, #24]
	}
 800638c:	4618      	mov	r0, r3
 800638e:	3720      	adds	r7, #32
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}

08006394 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b088      	sub	sp, #32
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	607a      	str	r2, [r7, #4]
 80063a0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80063a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80063ac:	3b01      	subs	r3, #1
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	4413      	add	r3, r2
 80063b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80063b4:	69bb      	ldr	r3, [r7, #24]
 80063b6:	f023 0307 	bic.w	r3, r3, #7
 80063ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80063bc:	69bb      	ldr	r3, [r7, #24]
 80063be:	f003 0307 	and.w	r3, r3, #7
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00a      	beq.n	80063dc <prvInitialiseNewTask+0x48>
	__asm volatile
 80063c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ca:	f383 8811 	msr	BASEPRI, r3
 80063ce:	f3bf 8f6f 	isb	sy
 80063d2:	f3bf 8f4f 	dsb	sy
 80063d6:	617b      	str	r3, [r7, #20]
}
 80063d8:	bf00      	nop
 80063da:	e7fe      	b.n	80063da <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d01f      	beq.n	8006422 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80063e2:	2300      	movs	r3, #0
 80063e4:	61fb      	str	r3, [r7, #28]
 80063e6:	e012      	b.n	800640e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80063e8:	68ba      	ldr	r2, [r7, #8]
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	4413      	add	r3, r2
 80063ee:	7819      	ldrb	r1, [r3, #0]
 80063f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	4413      	add	r3, r2
 80063f6:	3334      	adds	r3, #52	; 0x34
 80063f8:	460a      	mov	r2, r1
 80063fa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80063fc:	68ba      	ldr	r2, [r7, #8]
 80063fe:	69fb      	ldr	r3, [r7, #28]
 8006400:	4413      	add	r3, r2
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d006      	beq.n	8006416 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	3301      	adds	r3, #1
 800640c:	61fb      	str	r3, [r7, #28]
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	2b0f      	cmp	r3, #15
 8006412:	d9e9      	bls.n	80063e8 <prvInitialiseNewTask+0x54>
 8006414:	e000      	b.n	8006418 <prvInitialiseNewTask+0x84>
			{
				break;
 8006416:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800641a:	2200      	movs	r2, #0
 800641c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006420:	e003      	b.n	800642a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006424:	2200      	movs	r2, #0
 8006426:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800642a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800642c:	2b06      	cmp	r3, #6
 800642e:	d901      	bls.n	8006434 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006430:	2306      	movs	r3, #6
 8006432:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006436:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006438:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800643a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800643c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800643e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006442:	2200      	movs	r2, #0
 8006444:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006448:	3304      	adds	r3, #4
 800644a:	4618      	mov	r0, r3
 800644c:	f7fe ffaf 	bl	80053ae <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006452:	3318      	adds	r3, #24
 8006454:	4618      	mov	r0, r3
 8006456:	f7fe ffaa 	bl	80053ae <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800645a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800645c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800645e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006462:	f1c3 0207 	rsb	r2, r3, #7
 8006466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006468:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800646a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800646c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800646e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006472:	2200      	movs	r2, #0
 8006474:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800647a:	2200      	movs	r2, #0
 800647c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006480:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006482:	334c      	adds	r3, #76	; 0x4c
 8006484:	2260      	movs	r2, #96	; 0x60
 8006486:	2100      	movs	r1, #0
 8006488:	4618      	mov	r0, r3
 800648a:	f001 fc68 	bl	8007d5e <memset>
 800648e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006490:	4a0c      	ldr	r2, [pc, #48]	; (80064c4 <prvInitialiseNewTask+0x130>)
 8006492:	651a      	str	r2, [r3, #80]	; 0x50
 8006494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006496:	4a0c      	ldr	r2, [pc, #48]	; (80064c8 <prvInitialiseNewTask+0x134>)
 8006498:	655a      	str	r2, [r3, #84]	; 0x54
 800649a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800649c:	4a0b      	ldr	r2, [pc, #44]	; (80064cc <prvInitialiseNewTask+0x138>)
 800649e:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80064a0:	683a      	ldr	r2, [r7, #0]
 80064a2:	68f9      	ldr	r1, [r7, #12]
 80064a4:	69b8      	ldr	r0, [r7, #24]
 80064a6:	f000 fee5 	bl	8007274 <pxPortInitialiseStack>
 80064aa:	4602      	mov	r2, r0
 80064ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064ae:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80064b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d002      	beq.n	80064bc <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80064b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064ba:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064bc:	bf00      	nop
 80064be:	3720      	adds	r7, #32
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}
 80064c4:	0800ac54 	.word	0x0800ac54
 80064c8:	0800ac74 	.word	0x0800ac74
 80064cc:	0800ac34 	.word	0x0800ac34

080064d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b082      	sub	sp, #8
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80064d8:	f000 fffc 	bl	80074d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80064dc:	4b2a      	ldr	r3, [pc, #168]	; (8006588 <prvAddNewTaskToReadyList+0xb8>)
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	3301      	adds	r3, #1
 80064e2:	4a29      	ldr	r2, [pc, #164]	; (8006588 <prvAddNewTaskToReadyList+0xb8>)
 80064e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80064e6:	4b29      	ldr	r3, [pc, #164]	; (800658c <prvAddNewTaskToReadyList+0xbc>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d109      	bne.n	8006502 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80064ee:	4a27      	ldr	r2, [pc, #156]	; (800658c <prvAddNewTaskToReadyList+0xbc>)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80064f4:	4b24      	ldr	r3, [pc, #144]	; (8006588 <prvAddNewTaskToReadyList+0xb8>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d110      	bne.n	800651e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80064fc:	f000 fbd6 	bl	8006cac <prvInitialiseTaskLists>
 8006500:	e00d      	b.n	800651e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006502:	4b23      	ldr	r3, [pc, #140]	; (8006590 <prvAddNewTaskToReadyList+0xc0>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d109      	bne.n	800651e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800650a:	4b20      	ldr	r3, [pc, #128]	; (800658c <prvAddNewTaskToReadyList+0xbc>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006514:	429a      	cmp	r2, r3
 8006516:	d802      	bhi.n	800651e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006518:	4a1c      	ldr	r2, [pc, #112]	; (800658c <prvAddNewTaskToReadyList+0xbc>)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800651e:	4b1d      	ldr	r3, [pc, #116]	; (8006594 <prvAddNewTaskToReadyList+0xc4>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	3301      	adds	r3, #1
 8006524:	4a1b      	ldr	r2, [pc, #108]	; (8006594 <prvAddNewTaskToReadyList+0xc4>)
 8006526:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800652c:	2201      	movs	r2, #1
 800652e:	409a      	lsls	r2, r3
 8006530:	4b19      	ldr	r3, [pc, #100]	; (8006598 <prvAddNewTaskToReadyList+0xc8>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4313      	orrs	r3, r2
 8006536:	4a18      	ldr	r2, [pc, #96]	; (8006598 <prvAddNewTaskToReadyList+0xc8>)
 8006538:	6013      	str	r3, [r2, #0]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800653e:	4613      	mov	r3, r2
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	4413      	add	r3, r2
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	4a15      	ldr	r2, [pc, #84]	; (800659c <prvAddNewTaskToReadyList+0xcc>)
 8006548:	441a      	add	r2, r3
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	3304      	adds	r3, #4
 800654e:	4619      	mov	r1, r3
 8006550:	4610      	mov	r0, r2
 8006552:	f7fe ff39 	bl	80053c8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006556:	f000 ffed 	bl	8007534 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800655a:	4b0d      	ldr	r3, [pc, #52]	; (8006590 <prvAddNewTaskToReadyList+0xc0>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d00e      	beq.n	8006580 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006562:	4b0a      	ldr	r3, [pc, #40]	; (800658c <prvAddNewTaskToReadyList+0xbc>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800656c:	429a      	cmp	r2, r3
 800656e:	d207      	bcs.n	8006580 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006570:	4b0b      	ldr	r3, [pc, #44]	; (80065a0 <prvAddNewTaskToReadyList+0xd0>)
 8006572:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006576:	601a      	str	r2, [r3, #0]
 8006578:	f3bf 8f4f 	dsb	sy
 800657c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006580:	bf00      	nop
 8006582:	3708      	adds	r7, #8
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	20000938 	.word	0x20000938
 800658c:	20000838 	.word	0x20000838
 8006590:	20000944 	.word	0x20000944
 8006594:	20000954 	.word	0x20000954
 8006598:	20000940 	.word	0x20000940
 800659c:	2000083c 	.word	0x2000083c
 80065a0:	e000ed04 	.word	0xe000ed04

080065a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80065ac:	2300      	movs	r3, #0
 80065ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d017      	beq.n	80065e6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80065b6:	4b13      	ldr	r3, [pc, #76]	; (8006604 <vTaskDelay+0x60>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00a      	beq.n	80065d4 <vTaskDelay+0x30>
	__asm volatile
 80065be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065c2:	f383 8811 	msr	BASEPRI, r3
 80065c6:	f3bf 8f6f 	isb	sy
 80065ca:	f3bf 8f4f 	dsb	sy
 80065ce:	60bb      	str	r3, [r7, #8]
}
 80065d0:	bf00      	nop
 80065d2:	e7fe      	b.n	80065d2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80065d4:	f000 f884 	bl	80066e0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80065d8:	2100      	movs	r1, #0
 80065da:	6878      	ldr	r0, [r7, #4]
 80065dc:	f000 fde4 	bl	80071a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80065e0:	f000 f88c 	bl	80066fc <xTaskResumeAll>
 80065e4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d107      	bne.n	80065fc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80065ec:	4b06      	ldr	r3, [pc, #24]	; (8006608 <vTaskDelay+0x64>)
 80065ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065f2:	601a      	str	r2, [r3, #0]
 80065f4:	f3bf 8f4f 	dsb	sy
 80065f8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80065fc:	bf00      	nop
 80065fe:	3710      	adds	r7, #16
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}
 8006604:	20000960 	.word	0x20000960
 8006608:	e000ed04 	.word	0xe000ed04

0800660c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b08a      	sub	sp, #40	; 0x28
 8006610:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006612:	2300      	movs	r3, #0
 8006614:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006616:	2300      	movs	r3, #0
 8006618:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800661a:	463a      	mov	r2, r7
 800661c:	1d39      	adds	r1, r7, #4
 800661e:	f107 0308 	add.w	r3, r7, #8
 8006622:	4618      	mov	r0, r3
 8006624:	f7fa fcba 	bl	8000f9c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006628:	6839      	ldr	r1, [r7, #0]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	68ba      	ldr	r2, [r7, #8]
 800662e:	9202      	str	r2, [sp, #8]
 8006630:	9301      	str	r3, [sp, #4]
 8006632:	2300      	movs	r3, #0
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	2300      	movs	r3, #0
 8006638:	460a      	mov	r2, r1
 800663a:	4921      	ldr	r1, [pc, #132]	; (80066c0 <vTaskStartScheduler+0xb4>)
 800663c:	4821      	ldr	r0, [pc, #132]	; (80066c4 <vTaskStartScheduler+0xb8>)
 800663e:	f7ff fe07 	bl	8006250 <xTaskCreateStatic>
 8006642:	4603      	mov	r3, r0
 8006644:	4a20      	ldr	r2, [pc, #128]	; (80066c8 <vTaskStartScheduler+0xbc>)
 8006646:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006648:	4b1f      	ldr	r3, [pc, #124]	; (80066c8 <vTaskStartScheduler+0xbc>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d002      	beq.n	8006656 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006650:	2301      	movs	r3, #1
 8006652:	617b      	str	r3, [r7, #20]
 8006654:	e001      	b.n	800665a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006656:	2300      	movs	r3, #0
 8006658:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	2b01      	cmp	r3, #1
 800665e:	d11b      	bne.n	8006698 <vTaskStartScheduler+0x8c>
	__asm volatile
 8006660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006664:	f383 8811 	msr	BASEPRI, r3
 8006668:	f3bf 8f6f 	isb	sy
 800666c:	f3bf 8f4f 	dsb	sy
 8006670:	613b      	str	r3, [r7, #16]
}
 8006672:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006674:	4b15      	ldr	r3, [pc, #84]	; (80066cc <vTaskStartScheduler+0xc0>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	334c      	adds	r3, #76	; 0x4c
 800667a:	4a15      	ldr	r2, [pc, #84]	; (80066d0 <vTaskStartScheduler+0xc4>)
 800667c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800667e:	4b15      	ldr	r3, [pc, #84]	; (80066d4 <vTaskStartScheduler+0xc8>)
 8006680:	f04f 32ff 	mov.w	r2, #4294967295
 8006684:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006686:	4b14      	ldr	r3, [pc, #80]	; (80066d8 <vTaskStartScheduler+0xcc>)
 8006688:	2201      	movs	r2, #1
 800668a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800668c:	4b13      	ldr	r3, [pc, #76]	; (80066dc <vTaskStartScheduler+0xd0>)
 800668e:	2200      	movs	r2, #0
 8006690:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006692:	f000 fe7d 	bl	8007390 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006696:	e00e      	b.n	80066b6 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800669e:	d10a      	bne.n	80066b6 <vTaskStartScheduler+0xaa>
	__asm volatile
 80066a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066a4:	f383 8811 	msr	BASEPRI, r3
 80066a8:	f3bf 8f6f 	isb	sy
 80066ac:	f3bf 8f4f 	dsb	sy
 80066b0:	60fb      	str	r3, [r7, #12]
}
 80066b2:	bf00      	nop
 80066b4:	e7fe      	b.n	80066b4 <vTaskStartScheduler+0xa8>
}
 80066b6:	bf00      	nop
 80066b8:	3718      	adds	r7, #24
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bd80      	pop	{r7, pc}
 80066be:	bf00      	nop
 80066c0:	0800abe0 	.word	0x0800abe0
 80066c4:	08006c7d 	.word	0x08006c7d
 80066c8:	2000095c 	.word	0x2000095c
 80066cc:	20000838 	.word	0x20000838
 80066d0:	20000010 	.word	0x20000010
 80066d4:	20000958 	.word	0x20000958
 80066d8:	20000944 	.word	0x20000944
 80066dc:	2000093c 	.word	0x2000093c

080066e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80066e0:	b480      	push	{r7}
 80066e2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80066e4:	4b04      	ldr	r3, [pc, #16]	; (80066f8 <vTaskSuspendAll+0x18>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	3301      	adds	r3, #1
 80066ea:	4a03      	ldr	r2, [pc, #12]	; (80066f8 <vTaskSuspendAll+0x18>)
 80066ec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80066ee:	bf00      	nop
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr
 80066f8:	20000960 	.word	0x20000960

080066fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b084      	sub	sp, #16
 8006700:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006702:	2300      	movs	r3, #0
 8006704:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006706:	2300      	movs	r3, #0
 8006708:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800670a:	4b41      	ldr	r3, [pc, #260]	; (8006810 <xTaskResumeAll+0x114>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d10a      	bne.n	8006728 <xTaskResumeAll+0x2c>
	__asm volatile
 8006712:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006716:	f383 8811 	msr	BASEPRI, r3
 800671a:	f3bf 8f6f 	isb	sy
 800671e:	f3bf 8f4f 	dsb	sy
 8006722:	603b      	str	r3, [r7, #0]
}
 8006724:	bf00      	nop
 8006726:	e7fe      	b.n	8006726 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006728:	f000 fed4 	bl	80074d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800672c:	4b38      	ldr	r3, [pc, #224]	; (8006810 <xTaskResumeAll+0x114>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	3b01      	subs	r3, #1
 8006732:	4a37      	ldr	r2, [pc, #220]	; (8006810 <xTaskResumeAll+0x114>)
 8006734:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006736:	4b36      	ldr	r3, [pc, #216]	; (8006810 <xTaskResumeAll+0x114>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d161      	bne.n	8006802 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800673e:	4b35      	ldr	r3, [pc, #212]	; (8006814 <xTaskResumeAll+0x118>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d05d      	beq.n	8006802 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006746:	e02e      	b.n	80067a6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006748:	4b33      	ldr	r3, [pc, #204]	; (8006818 <xTaskResumeAll+0x11c>)
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	68db      	ldr	r3, [r3, #12]
 800674e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	3318      	adds	r3, #24
 8006754:	4618      	mov	r0, r3
 8006756:	f7fe fe94 	bl	8005482 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	3304      	adds	r3, #4
 800675e:	4618      	mov	r0, r3
 8006760:	f7fe fe8f 	bl	8005482 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006768:	2201      	movs	r2, #1
 800676a:	409a      	lsls	r2, r3
 800676c:	4b2b      	ldr	r3, [pc, #172]	; (800681c <xTaskResumeAll+0x120>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4313      	orrs	r3, r2
 8006772:	4a2a      	ldr	r2, [pc, #168]	; (800681c <xTaskResumeAll+0x120>)
 8006774:	6013      	str	r3, [r2, #0]
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800677a:	4613      	mov	r3, r2
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	4413      	add	r3, r2
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	4a27      	ldr	r2, [pc, #156]	; (8006820 <xTaskResumeAll+0x124>)
 8006784:	441a      	add	r2, r3
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	3304      	adds	r3, #4
 800678a:	4619      	mov	r1, r3
 800678c:	4610      	mov	r0, r2
 800678e:	f7fe fe1b 	bl	80053c8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006796:	4b23      	ldr	r3, [pc, #140]	; (8006824 <xTaskResumeAll+0x128>)
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800679c:	429a      	cmp	r2, r3
 800679e:	d302      	bcc.n	80067a6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80067a0:	4b21      	ldr	r3, [pc, #132]	; (8006828 <xTaskResumeAll+0x12c>)
 80067a2:	2201      	movs	r2, #1
 80067a4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80067a6:	4b1c      	ldr	r3, [pc, #112]	; (8006818 <xTaskResumeAll+0x11c>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d1cc      	bne.n	8006748 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d001      	beq.n	80067b8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80067b4:	f000 fb1c 	bl	8006df0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80067b8:	4b1c      	ldr	r3, [pc, #112]	; (800682c <xTaskResumeAll+0x130>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d010      	beq.n	80067e6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80067c4:	f000 f836 	bl	8006834 <xTaskIncrementTick>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d002      	beq.n	80067d4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80067ce:	4b16      	ldr	r3, [pc, #88]	; (8006828 <xTaskResumeAll+0x12c>)
 80067d0:	2201      	movs	r2, #1
 80067d2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	3b01      	subs	r3, #1
 80067d8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d1f1      	bne.n	80067c4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80067e0:	4b12      	ldr	r3, [pc, #72]	; (800682c <xTaskResumeAll+0x130>)
 80067e2:	2200      	movs	r2, #0
 80067e4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80067e6:	4b10      	ldr	r3, [pc, #64]	; (8006828 <xTaskResumeAll+0x12c>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d009      	beq.n	8006802 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80067ee:	2301      	movs	r3, #1
 80067f0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80067f2:	4b0f      	ldr	r3, [pc, #60]	; (8006830 <xTaskResumeAll+0x134>)
 80067f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067f8:	601a      	str	r2, [r3, #0]
 80067fa:	f3bf 8f4f 	dsb	sy
 80067fe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006802:	f000 fe97 	bl	8007534 <vPortExitCritical>

	return xAlreadyYielded;
 8006806:	68bb      	ldr	r3, [r7, #8]
}
 8006808:	4618      	mov	r0, r3
 800680a:	3710      	adds	r7, #16
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}
 8006810:	20000960 	.word	0x20000960
 8006814:	20000938 	.word	0x20000938
 8006818:	200008f8 	.word	0x200008f8
 800681c:	20000940 	.word	0x20000940
 8006820:	2000083c 	.word	0x2000083c
 8006824:	20000838 	.word	0x20000838
 8006828:	2000094c 	.word	0x2000094c
 800682c:	20000948 	.word	0x20000948
 8006830:	e000ed04 	.word	0xe000ed04

08006834 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b086      	sub	sp, #24
 8006838:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800683a:	2300      	movs	r3, #0
 800683c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800683e:	4b4e      	ldr	r3, [pc, #312]	; (8006978 <xTaskIncrementTick+0x144>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	2b00      	cmp	r3, #0
 8006844:	f040 808e 	bne.w	8006964 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006848:	4b4c      	ldr	r3, [pc, #304]	; (800697c <xTaskIncrementTick+0x148>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	3301      	adds	r3, #1
 800684e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006850:	4a4a      	ldr	r2, [pc, #296]	; (800697c <xTaskIncrementTick+0x148>)
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d120      	bne.n	800689e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800685c:	4b48      	ldr	r3, [pc, #288]	; (8006980 <xTaskIncrementTick+0x14c>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d00a      	beq.n	800687c <xTaskIncrementTick+0x48>
	__asm volatile
 8006866:	f04f 0350 	mov.w	r3, #80	; 0x50
 800686a:	f383 8811 	msr	BASEPRI, r3
 800686e:	f3bf 8f6f 	isb	sy
 8006872:	f3bf 8f4f 	dsb	sy
 8006876:	603b      	str	r3, [r7, #0]
}
 8006878:	bf00      	nop
 800687a:	e7fe      	b.n	800687a <xTaskIncrementTick+0x46>
 800687c:	4b40      	ldr	r3, [pc, #256]	; (8006980 <xTaskIncrementTick+0x14c>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	60fb      	str	r3, [r7, #12]
 8006882:	4b40      	ldr	r3, [pc, #256]	; (8006984 <xTaskIncrementTick+0x150>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a3e      	ldr	r2, [pc, #248]	; (8006980 <xTaskIncrementTick+0x14c>)
 8006888:	6013      	str	r3, [r2, #0]
 800688a:	4a3e      	ldr	r2, [pc, #248]	; (8006984 <xTaskIncrementTick+0x150>)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6013      	str	r3, [r2, #0]
 8006890:	4b3d      	ldr	r3, [pc, #244]	; (8006988 <xTaskIncrementTick+0x154>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	3301      	adds	r3, #1
 8006896:	4a3c      	ldr	r2, [pc, #240]	; (8006988 <xTaskIncrementTick+0x154>)
 8006898:	6013      	str	r3, [r2, #0]
 800689a:	f000 faa9 	bl	8006df0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800689e:	4b3b      	ldr	r3, [pc, #236]	; (800698c <xTaskIncrementTick+0x158>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	693a      	ldr	r2, [r7, #16]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d348      	bcc.n	800693a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80068a8:	4b35      	ldr	r3, [pc, #212]	; (8006980 <xTaskIncrementTick+0x14c>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d104      	bne.n	80068bc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068b2:	4b36      	ldr	r3, [pc, #216]	; (800698c <xTaskIncrementTick+0x158>)
 80068b4:	f04f 32ff 	mov.w	r2, #4294967295
 80068b8:	601a      	str	r2, [r3, #0]
					break;
 80068ba:	e03e      	b.n	800693a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068bc:	4b30      	ldr	r3, [pc, #192]	; (8006980 <xTaskIncrementTick+0x14c>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	68db      	ldr	r3, [r3, #12]
 80068c4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80068cc:	693a      	ldr	r2, [r7, #16]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d203      	bcs.n	80068dc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80068d4:	4a2d      	ldr	r2, [pc, #180]	; (800698c <xTaskIncrementTick+0x158>)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80068da:	e02e      	b.n	800693a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	3304      	adds	r3, #4
 80068e0:	4618      	mov	r0, r3
 80068e2:	f7fe fdce 	bl	8005482 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d004      	beq.n	80068f8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	3318      	adds	r3, #24
 80068f2:	4618      	mov	r0, r3
 80068f4:	f7fe fdc5 	bl	8005482 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068fc:	2201      	movs	r2, #1
 80068fe:	409a      	lsls	r2, r3
 8006900:	4b23      	ldr	r3, [pc, #140]	; (8006990 <xTaskIncrementTick+0x15c>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4313      	orrs	r3, r2
 8006906:	4a22      	ldr	r2, [pc, #136]	; (8006990 <xTaskIncrementTick+0x15c>)
 8006908:	6013      	str	r3, [r2, #0]
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800690e:	4613      	mov	r3, r2
 8006910:	009b      	lsls	r3, r3, #2
 8006912:	4413      	add	r3, r2
 8006914:	009b      	lsls	r3, r3, #2
 8006916:	4a1f      	ldr	r2, [pc, #124]	; (8006994 <xTaskIncrementTick+0x160>)
 8006918:	441a      	add	r2, r3
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	3304      	adds	r3, #4
 800691e:	4619      	mov	r1, r3
 8006920:	4610      	mov	r0, r2
 8006922:	f7fe fd51 	bl	80053c8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800692a:	4b1b      	ldr	r3, [pc, #108]	; (8006998 <xTaskIncrementTick+0x164>)
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006930:	429a      	cmp	r2, r3
 8006932:	d3b9      	bcc.n	80068a8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006934:	2301      	movs	r3, #1
 8006936:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006938:	e7b6      	b.n	80068a8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800693a:	4b17      	ldr	r3, [pc, #92]	; (8006998 <xTaskIncrementTick+0x164>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006940:	4914      	ldr	r1, [pc, #80]	; (8006994 <xTaskIncrementTick+0x160>)
 8006942:	4613      	mov	r3, r2
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	4413      	add	r3, r2
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	440b      	add	r3, r1
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d901      	bls.n	8006956 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8006952:	2301      	movs	r3, #1
 8006954:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006956:	4b11      	ldr	r3, [pc, #68]	; (800699c <xTaskIncrementTick+0x168>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	2b00      	cmp	r3, #0
 800695c:	d007      	beq.n	800696e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800695e:	2301      	movs	r3, #1
 8006960:	617b      	str	r3, [r7, #20]
 8006962:	e004      	b.n	800696e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006964:	4b0e      	ldr	r3, [pc, #56]	; (80069a0 <xTaskIncrementTick+0x16c>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	3301      	adds	r3, #1
 800696a:	4a0d      	ldr	r2, [pc, #52]	; (80069a0 <xTaskIncrementTick+0x16c>)
 800696c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800696e:	697b      	ldr	r3, [r7, #20]
}
 8006970:	4618      	mov	r0, r3
 8006972:	3718      	adds	r7, #24
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}
 8006978:	20000960 	.word	0x20000960
 800697c:	2000093c 	.word	0x2000093c
 8006980:	200008f0 	.word	0x200008f0
 8006984:	200008f4 	.word	0x200008f4
 8006988:	20000950 	.word	0x20000950
 800698c:	20000958 	.word	0x20000958
 8006990:	20000940 	.word	0x20000940
 8006994:	2000083c 	.word	0x2000083c
 8006998:	20000838 	.word	0x20000838
 800699c:	2000094c 	.word	0x2000094c
 80069a0:	20000948 	.word	0x20000948

080069a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80069a4:	b480      	push	{r7}
 80069a6:	b087      	sub	sp, #28
 80069a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80069aa:	4b29      	ldr	r3, [pc, #164]	; (8006a50 <vTaskSwitchContext+0xac>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d003      	beq.n	80069ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80069b2:	4b28      	ldr	r3, [pc, #160]	; (8006a54 <vTaskSwitchContext+0xb0>)
 80069b4:	2201      	movs	r2, #1
 80069b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80069b8:	e044      	b.n	8006a44 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80069ba:	4b26      	ldr	r3, [pc, #152]	; (8006a54 <vTaskSwitchContext+0xb0>)
 80069bc:	2200      	movs	r2, #0
 80069be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80069c0:	4b25      	ldr	r3, [pc, #148]	; (8006a58 <vTaskSwitchContext+0xb4>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	fab3 f383 	clz	r3, r3
 80069cc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80069ce:	7afb      	ldrb	r3, [r7, #11]
 80069d0:	f1c3 031f 	rsb	r3, r3, #31
 80069d4:	617b      	str	r3, [r7, #20]
 80069d6:	4921      	ldr	r1, [pc, #132]	; (8006a5c <vTaskSwitchContext+0xb8>)
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	4613      	mov	r3, r2
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	4413      	add	r3, r2
 80069e0:	009b      	lsls	r3, r3, #2
 80069e2:	440b      	add	r3, r1
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10a      	bne.n	8006a00 <vTaskSwitchContext+0x5c>
	__asm volatile
 80069ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ee:	f383 8811 	msr	BASEPRI, r3
 80069f2:	f3bf 8f6f 	isb	sy
 80069f6:	f3bf 8f4f 	dsb	sy
 80069fa:	607b      	str	r3, [r7, #4]
}
 80069fc:	bf00      	nop
 80069fe:	e7fe      	b.n	80069fe <vTaskSwitchContext+0x5a>
 8006a00:	697a      	ldr	r2, [r7, #20]
 8006a02:	4613      	mov	r3, r2
 8006a04:	009b      	lsls	r3, r3, #2
 8006a06:	4413      	add	r3, r2
 8006a08:	009b      	lsls	r3, r3, #2
 8006a0a:	4a14      	ldr	r2, [pc, #80]	; (8006a5c <vTaskSwitchContext+0xb8>)
 8006a0c:	4413      	add	r3, r2
 8006a0e:	613b      	str	r3, [r7, #16]
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	685a      	ldr	r2, [r3, #4]
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	605a      	str	r2, [r3, #4]
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	685a      	ldr	r2, [r3, #4]
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	3308      	adds	r3, #8
 8006a22:	429a      	cmp	r2, r3
 8006a24:	d104      	bne.n	8006a30 <vTaskSwitchContext+0x8c>
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	685a      	ldr	r2, [r3, #4]
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	605a      	str	r2, [r3, #4]
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	68db      	ldr	r3, [r3, #12]
 8006a36:	4a0a      	ldr	r2, [pc, #40]	; (8006a60 <vTaskSwitchContext+0xbc>)
 8006a38:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006a3a:	4b09      	ldr	r3, [pc, #36]	; (8006a60 <vTaskSwitchContext+0xbc>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	334c      	adds	r3, #76	; 0x4c
 8006a40:	4a08      	ldr	r2, [pc, #32]	; (8006a64 <vTaskSwitchContext+0xc0>)
 8006a42:	6013      	str	r3, [r2, #0]
}
 8006a44:	bf00      	nop
 8006a46:	371c      	adds	r7, #28
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr
 8006a50:	20000960 	.word	0x20000960
 8006a54:	2000094c 	.word	0x2000094c
 8006a58:	20000940 	.word	0x20000940
 8006a5c:	2000083c 	.word	0x2000083c
 8006a60:	20000838 	.word	0x20000838
 8006a64:	20000010 	.word	0x20000010

08006a68 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b084      	sub	sp, #16
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
 8006a70:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d10a      	bne.n	8006a8e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8006a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a7c:	f383 8811 	msr	BASEPRI, r3
 8006a80:	f3bf 8f6f 	isb	sy
 8006a84:	f3bf 8f4f 	dsb	sy
 8006a88:	60fb      	str	r3, [r7, #12]
}
 8006a8a:	bf00      	nop
 8006a8c:	e7fe      	b.n	8006a8c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006a8e:	4b07      	ldr	r3, [pc, #28]	; (8006aac <vTaskPlaceOnEventList+0x44>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	3318      	adds	r3, #24
 8006a94:	4619      	mov	r1, r3
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f7fe fcba 	bl	8005410 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006a9c:	2101      	movs	r1, #1
 8006a9e:	6838      	ldr	r0, [r7, #0]
 8006aa0:	f000 fb82 	bl	80071a8 <prvAddCurrentTaskToDelayedList>
}
 8006aa4:	bf00      	nop
 8006aa6:	3710      	adds	r7, #16
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}
 8006aac:	20000838 	.word	0x20000838

08006ab0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b086      	sub	sp, #24
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	68db      	ldr	r3, [r3, #12]
 8006abc:	68db      	ldr	r3, [r3, #12]
 8006abe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006ac0:	693b      	ldr	r3, [r7, #16]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d10a      	bne.n	8006adc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aca:	f383 8811 	msr	BASEPRI, r3
 8006ace:	f3bf 8f6f 	isb	sy
 8006ad2:	f3bf 8f4f 	dsb	sy
 8006ad6:	60fb      	str	r3, [r7, #12]
}
 8006ad8:	bf00      	nop
 8006ada:	e7fe      	b.n	8006ada <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	3318      	adds	r3, #24
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f7fe fcce 	bl	8005482 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006ae6:	4b1d      	ldr	r3, [pc, #116]	; (8006b5c <xTaskRemoveFromEventList+0xac>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d11c      	bne.n	8006b28 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	3304      	adds	r3, #4
 8006af2:	4618      	mov	r0, r3
 8006af4:	f7fe fcc5 	bl	8005482 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006af8:	693b      	ldr	r3, [r7, #16]
 8006afa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006afc:	2201      	movs	r2, #1
 8006afe:	409a      	lsls	r2, r3
 8006b00:	4b17      	ldr	r3, [pc, #92]	; (8006b60 <xTaskRemoveFromEventList+0xb0>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4313      	orrs	r3, r2
 8006b06:	4a16      	ldr	r2, [pc, #88]	; (8006b60 <xTaskRemoveFromEventList+0xb0>)
 8006b08:	6013      	str	r3, [r2, #0]
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b0e:	4613      	mov	r3, r2
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	4413      	add	r3, r2
 8006b14:	009b      	lsls	r3, r3, #2
 8006b16:	4a13      	ldr	r2, [pc, #76]	; (8006b64 <xTaskRemoveFromEventList+0xb4>)
 8006b18:	441a      	add	r2, r3
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	3304      	adds	r3, #4
 8006b1e:	4619      	mov	r1, r3
 8006b20:	4610      	mov	r0, r2
 8006b22:	f7fe fc51 	bl	80053c8 <vListInsertEnd>
 8006b26:	e005      	b.n	8006b34 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	3318      	adds	r3, #24
 8006b2c:	4619      	mov	r1, r3
 8006b2e:	480e      	ldr	r0, [pc, #56]	; (8006b68 <xTaskRemoveFromEventList+0xb8>)
 8006b30:	f7fe fc4a 	bl	80053c8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b38:	4b0c      	ldr	r3, [pc, #48]	; (8006b6c <xTaskRemoveFromEventList+0xbc>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b3e:	429a      	cmp	r2, r3
 8006b40:	d905      	bls.n	8006b4e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006b42:	2301      	movs	r3, #1
 8006b44:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006b46:	4b0a      	ldr	r3, [pc, #40]	; (8006b70 <xTaskRemoveFromEventList+0xc0>)
 8006b48:	2201      	movs	r2, #1
 8006b4a:	601a      	str	r2, [r3, #0]
 8006b4c:	e001      	b.n	8006b52 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006b52:	697b      	ldr	r3, [r7, #20]
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3718      	adds	r7, #24
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}
 8006b5c:	20000960 	.word	0x20000960
 8006b60:	20000940 	.word	0x20000940
 8006b64:	2000083c 	.word	0x2000083c
 8006b68:	200008f8 	.word	0x200008f8
 8006b6c:	20000838 	.word	0x20000838
 8006b70:	2000094c 	.word	0x2000094c

08006b74 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006b7c:	4b06      	ldr	r3, [pc, #24]	; (8006b98 <vTaskInternalSetTimeOutState+0x24>)
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006b84:	4b05      	ldr	r3, [pc, #20]	; (8006b9c <vTaskInternalSetTimeOutState+0x28>)
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	605a      	str	r2, [r3, #4]
}
 8006b8c:	bf00      	nop
 8006b8e:	370c      	adds	r7, #12
 8006b90:	46bd      	mov	sp, r7
 8006b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b96:	4770      	bx	lr
 8006b98:	20000950 	.word	0x20000950
 8006b9c:	2000093c 	.word	0x2000093c

08006ba0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b088      	sub	sp, #32
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d10a      	bne.n	8006bc6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bb4:	f383 8811 	msr	BASEPRI, r3
 8006bb8:	f3bf 8f6f 	isb	sy
 8006bbc:	f3bf 8f4f 	dsb	sy
 8006bc0:	613b      	str	r3, [r7, #16]
}
 8006bc2:	bf00      	nop
 8006bc4:	e7fe      	b.n	8006bc4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d10a      	bne.n	8006be2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006bcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bd0:	f383 8811 	msr	BASEPRI, r3
 8006bd4:	f3bf 8f6f 	isb	sy
 8006bd8:	f3bf 8f4f 	dsb	sy
 8006bdc:	60fb      	str	r3, [r7, #12]
}
 8006bde:	bf00      	nop
 8006be0:	e7fe      	b.n	8006be0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8006be2:	f000 fc77 	bl	80074d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006be6:	4b1d      	ldr	r3, [pc, #116]	; (8006c5c <xTaskCheckForTimeOut+0xbc>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	69ba      	ldr	r2, [r7, #24]
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bfe:	d102      	bne.n	8006c06 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006c00:	2300      	movs	r3, #0
 8006c02:	61fb      	str	r3, [r7, #28]
 8006c04:	e023      	b.n	8006c4e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	4b15      	ldr	r3, [pc, #84]	; (8006c60 <xTaskCheckForTimeOut+0xc0>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	429a      	cmp	r2, r3
 8006c10:	d007      	beq.n	8006c22 <xTaskCheckForTimeOut+0x82>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	69ba      	ldr	r2, [r7, #24]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d302      	bcc.n	8006c22 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	61fb      	str	r3, [r7, #28]
 8006c20:	e015      	b.n	8006c4e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	429a      	cmp	r2, r3
 8006c2a:	d20b      	bcs.n	8006c44 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	1ad2      	subs	r2, r2, r3
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f7ff ff9b 	bl	8006b74 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	61fb      	str	r3, [r7, #28]
 8006c42:	e004      	b.n	8006c4e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	2200      	movs	r2, #0
 8006c48:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006c4e:	f000 fc71 	bl	8007534 <vPortExitCritical>

	return xReturn;
 8006c52:	69fb      	ldr	r3, [r7, #28]
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3720      	adds	r7, #32
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}
 8006c5c:	2000093c 	.word	0x2000093c
 8006c60:	20000950 	.word	0x20000950

08006c64 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006c64:	b480      	push	{r7}
 8006c66:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006c68:	4b03      	ldr	r3, [pc, #12]	; (8006c78 <vTaskMissedYield+0x14>)
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	601a      	str	r2, [r3, #0]
}
 8006c6e:	bf00      	nop
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr
 8006c78:	2000094c 	.word	0x2000094c

08006c7c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b082      	sub	sp, #8
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006c84:	f000 f852 	bl	8006d2c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006c88:	4b06      	ldr	r3, [pc, #24]	; (8006ca4 <prvIdleTask+0x28>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d9f9      	bls.n	8006c84 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006c90:	4b05      	ldr	r3, [pc, #20]	; (8006ca8 <prvIdleTask+0x2c>)
 8006c92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c96:	601a      	str	r2, [r3, #0]
 8006c98:	f3bf 8f4f 	dsb	sy
 8006c9c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006ca0:	e7f0      	b.n	8006c84 <prvIdleTask+0x8>
 8006ca2:	bf00      	nop
 8006ca4:	2000083c 	.word	0x2000083c
 8006ca8:	e000ed04 	.word	0xe000ed04

08006cac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b082      	sub	sp, #8
 8006cb0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	607b      	str	r3, [r7, #4]
 8006cb6:	e00c      	b.n	8006cd2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006cb8:	687a      	ldr	r2, [r7, #4]
 8006cba:	4613      	mov	r3, r2
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	4413      	add	r3, r2
 8006cc0:	009b      	lsls	r3, r3, #2
 8006cc2:	4a12      	ldr	r2, [pc, #72]	; (8006d0c <prvInitialiseTaskLists+0x60>)
 8006cc4:	4413      	add	r3, r2
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f7fe fb51 	bl	800536e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	3301      	adds	r3, #1
 8006cd0:	607b      	str	r3, [r7, #4]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2b06      	cmp	r3, #6
 8006cd6:	d9ef      	bls.n	8006cb8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006cd8:	480d      	ldr	r0, [pc, #52]	; (8006d10 <prvInitialiseTaskLists+0x64>)
 8006cda:	f7fe fb48 	bl	800536e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006cde:	480d      	ldr	r0, [pc, #52]	; (8006d14 <prvInitialiseTaskLists+0x68>)
 8006ce0:	f7fe fb45 	bl	800536e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006ce4:	480c      	ldr	r0, [pc, #48]	; (8006d18 <prvInitialiseTaskLists+0x6c>)
 8006ce6:	f7fe fb42 	bl	800536e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006cea:	480c      	ldr	r0, [pc, #48]	; (8006d1c <prvInitialiseTaskLists+0x70>)
 8006cec:	f7fe fb3f 	bl	800536e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006cf0:	480b      	ldr	r0, [pc, #44]	; (8006d20 <prvInitialiseTaskLists+0x74>)
 8006cf2:	f7fe fb3c 	bl	800536e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006cf6:	4b0b      	ldr	r3, [pc, #44]	; (8006d24 <prvInitialiseTaskLists+0x78>)
 8006cf8:	4a05      	ldr	r2, [pc, #20]	; (8006d10 <prvInitialiseTaskLists+0x64>)
 8006cfa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006cfc:	4b0a      	ldr	r3, [pc, #40]	; (8006d28 <prvInitialiseTaskLists+0x7c>)
 8006cfe:	4a05      	ldr	r2, [pc, #20]	; (8006d14 <prvInitialiseTaskLists+0x68>)
 8006d00:	601a      	str	r2, [r3, #0]
}
 8006d02:	bf00      	nop
 8006d04:	3708      	adds	r7, #8
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}
 8006d0a:	bf00      	nop
 8006d0c:	2000083c 	.word	0x2000083c
 8006d10:	200008c8 	.word	0x200008c8
 8006d14:	200008dc 	.word	0x200008dc
 8006d18:	200008f8 	.word	0x200008f8
 8006d1c:	2000090c 	.word	0x2000090c
 8006d20:	20000924 	.word	0x20000924
 8006d24:	200008f0 	.word	0x200008f0
 8006d28:	200008f4 	.word	0x200008f4

08006d2c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b082      	sub	sp, #8
 8006d30:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d32:	e019      	b.n	8006d68 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006d34:	f000 fbce 	bl	80074d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d38:	4b10      	ldr	r3, [pc, #64]	; (8006d7c <prvCheckTasksWaitingTermination+0x50>)
 8006d3a:	68db      	ldr	r3, [r3, #12]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	3304      	adds	r3, #4
 8006d44:	4618      	mov	r0, r3
 8006d46:	f7fe fb9c 	bl	8005482 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006d4a:	4b0d      	ldr	r3, [pc, #52]	; (8006d80 <prvCheckTasksWaitingTermination+0x54>)
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	3b01      	subs	r3, #1
 8006d50:	4a0b      	ldr	r2, [pc, #44]	; (8006d80 <prvCheckTasksWaitingTermination+0x54>)
 8006d52:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006d54:	4b0b      	ldr	r3, [pc, #44]	; (8006d84 <prvCheckTasksWaitingTermination+0x58>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	3b01      	subs	r3, #1
 8006d5a:	4a0a      	ldr	r2, [pc, #40]	; (8006d84 <prvCheckTasksWaitingTermination+0x58>)
 8006d5c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006d5e:	f000 fbe9 	bl	8007534 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f000 f810 	bl	8006d88 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d68:	4b06      	ldr	r3, [pc, #24]	; (8006d84 <prvCheckTasksWaitingTermination+0x58>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d1e1      	bne.n	8006d34 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006d70:	bf00      	nop
 8006d72:	bf00      	nop
 8006d74:	3708      	adds	r7, #8
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	2000090c 	.word	0x2000090c
 8006d80:	20000938 	.word	0x20000938
 8006d84:	20000920 	.word	0x20000920

08006d88 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b084      	sub	sp, #16
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	334c      	adds	r3, #76	; 0x4c
 8006d94:	4618      	mov	r0, r3
 8006d96:	f001 f8a5 	bl	8007ee4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d108      	bne.n	8006db6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006da8:	4618      	mov	r0, r3
 8006daa:	f000 fd81 	bl	80078b0 <vPortFree>
				vPortFree( pxTCB );
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 fd7e 	bl	80078b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006db4:	e018      	b.n	8006de8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006dbc:	2b01      	cmp	r3, #1
 8006dbe:	d103      	bne.n	8006dc8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f000 fd75 	bl	80078b0 <vPortFree>
	}
 8006dc6:	e00f      	b.n	8006de8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006dce:	2b02      	cmp	r3, #2
 8006dd0:	d00a      	beq.n	8006de8 <prvDeleteTCB+0x60>
	__asm volatile
 8006dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dd6:	f383 8811 	msr	BASEPRI, r3
 8006dda:	f3bf 8f6f 	isb	sy
 8006dde:	f3bf 8f4f 	dsb	sy
 8006de2:	60fb      	str	r3, [r7, #12]
}
 8006de4:	bf00      	nop
 8006de6:	e7fe      	b.n	8006de6 <prvDeleteTCB+0x5e>
	}
 8006de8:	bf00      	nop
 8006dea:	3710      	adds	r7, #16
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006df0:	b480      	push	{r7}
 8006df2:	b083      	sub	sp, #12
 8006df4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006df6:	4b0c      	ldr	r3, [pc, #48]	; (8006e28 <prvResetNextTaskUnblockTime+0x38>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d104      	bne.n	8006e0a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006e00:	4b0a      	ldr	r3, [pc, #40]	; (8006e2c <prvResetNextTaskUnblockTime+0x3c>)
 8006e02:	f04f 32ff 	mov.w	r2, #4294967295
 8006e06:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006e08:	e008      	b.n	8006e1c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e0a:	4b07      	ldr	r3, [pc, #28]	; (8006e28 <prvResetNextTaskUnblockTime+0x38>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	4a04      	ldr	r2, [pc, #16]	; (8006e2c <prvResetNextTaskUnblockTime+0x3c>)
 8006e1a:	6013      	str	r3, [r2, #0]
}
 8006e1c:	bf00      	nop
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr
 8006e28:	200008f0 	.word	0x200008f0
 8006e2c:	20000958 	.word	0x20000958

08006e30 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006e30:	b480      	push	{r7}
 8006e32:	b083      	sub	sp, #12
 8006e34:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006e36:	4b0b      	ldr	r3, [pc, #44]	; (8006e64 <xTaskGetSchedulerState+0x34>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d102      	bne.n	8006e44 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	607b      	str	r3, [r7, #4]
 8006e42:	e008      	b.n	8006e56 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e44:	4b08      	ldr	r3, [pc, #32]	; (8006e68 <xTaskGetSchedulerState+0x38>)
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d102      	bne.n	8006e52 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006e4c:	2302      	movs	r3, #2
 8006e4e:	607b      	str	r3, [r7, #4]
 8006e50:	e001      	b.n	8006e56 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006e52:	2300      	movs	r3, #0
 8006e54:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006e56:	687b      	ldr	r3, [r7, #4]
	}
 8006e58:	4618      	mov	r0, r3
 8006e5a:	370c      	adds	r7, #12
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr
 8006e64:	20000944 	.word	0x20000944
 8006e68:	20000960 	.word	0x20000960

08006e6c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006e78:	2300      	movs	r3, #0
 8006e7a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d05e      	beq.n	8006f40 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e86:	4b31      	ldr	r3, [pc, #196]	; (8006f4c <xTaskPriorityInherit+0xe0>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e8c:	429a      	cmp	r2, r3
 8006e8e:	d24e      	bcs.n	8006f2e <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	699b      	ldr	r3, [r3, #24]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	db06      	blt.n	8006ea6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e98:	4b2c      	ldr	r3, [pc, #176]	; (8006f4c <xTaskPriorityInherit+0xe0>)
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e9e:	f1c3 0207 	rsb	r2, r3, #7
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	6959      	ldr	r1, [r3, #20]
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eae:	4613      	mov	r3, r2
 8006eb0:	009b      	lsls	r3, r3, #2
 8006eb2:	4413      	add	r3, r2
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	4a26      	ldr	r2, [pc, #152]	; (8006f50 <xTaskPriorityInherit+0xe4>)
 8006eb8:	4413      	add	r3, r2
 8006eba:	4299      	cmp	r1, r3
 8006ebc:	d12f      	bne.n	8006f1e <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	3304      	adds	r3, #4
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f7fe fadd 	bl	8005482 <uxListRemove>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d10a      	bne.n	8006ee4 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed8:	43da      	mvns	r2, r3
 8006eda:	4b1e      	ldr	r3, [pc, #120]	; (8006f54 <xTaskPriorityInherit+0xe8>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4013      	ands	r3, r2
 8006ee0:	4a1c      	ldr	r2, [pc, #112]	; (8006f54 <xTaskPriorityInherit+0xe8>)
 8006ee2:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006ee4:	4b19      	ldr	r3, [pc, #100]	; (8006f4c <xTaskPriorityInherit+0xe0>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eea:	68bb      	ldr	r3, [r7, #8]
 8006eec:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	409a      	lsls	r2, r3
 8006ef6:	4b17      	ldr	r3, [pc, #92]	; (8006f54 <xTaskPriorityInherit+0xe8>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4313      	orrs	r3, r2
 8006efc:	4a15      	ldr	r2, [pc, #84]	; (8006f54 <xTaskPriorityInherit+0xe8>)
 8006efe:	6013      	str	r3, [r2, #0]
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f04:	4613      	mov	r3, r2
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	4413      	add	r3, r2
 8006f0a:	009b      	lsls	r3, r3, #2
 8006f0c:	4a10      	ldr	r2, [pc, #64]	; (8006f50 <xTaskPriorityInherit+0xe4>)
 8006f0e:	441a      	add	r2, r3
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	3304      	adds	r3, #4
 8006f14:	4619      	mov	r1, r3
 8006f16:	4610      	mov	r0, r2
 8006f18:	f7fe fa56 	bl	80053c8 <vListInsertEnd>
 8006f1c:	e004      	b.n	8006f28 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006f1e:	4b0b      	ldr	r3, [pc, #44]	; (8006f4c <xTaskPriorityInherit+0xe0>)
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	60fb      	str	r3, [r7, #12]
 8006f2c:	e008      	b.n	8006f40 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f32:	4b06      	ldr	r3, [pc, #24]	; (8006f4c <xTaskPriorityInherit+0xe0>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d201      	bcs.n	8006f40 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006f3c:	2301      	movs	r3, #1
 8006f3e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006f40:	68fb      	ldr	r3, [r7, #12]
	}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3710      	adds	r7, #16
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}
 8006f4a:	bf00      	nop
 8006f4c:	20000838 	.word	0x20000838
 8006f50:	2000083c 	.word	0x2000083c
 8006f54:	20000940 	.word	0x20000940

08006f58 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b086      	sub	sp, #24
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006f64:	2300      	movs	r3, #0
 8006f66:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d06e      	beq.n	800704c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006f6e:	4b3a      	ldr	r3, [pc, #232]	; (8007058 <xTaskPriorityDisinherit+0x100>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	693a      	ldr	r2, [r7, #16]
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d00a      	beq.n	8006f8e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f7c:	f383 8811 	msr	BASEPRI, r3
 8006f80:	f3bf 8f6f 	isb	sy
 8006f84:	f3bf 8f4f 	dsb	sy
 8006f88:	60fb      	str	r3, [r7, #12]
}
 8006f8a:	bf00      	nop
 8006f8c:	e7fe      	b.n	8006f8c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d10a      	bne.n	8006fac <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006f96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f9a:	f383 8811 	msr	BASEPRI, r3
 8006f9e:	f3bf 8f6f 	isb	sy
 8006fa2:	f3bf 8f4f 	dsb	sy
 8006fa6:	60bb      	str	r3, [r7, #8]
}
 8006fa8:	bf00      	nop
 8006faa:	e7fe      	b.n	8006faa <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fb0:	1e5a      	subs	r2, r3, #1
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fbe:	429a      	cmp	r2, r3
 8006fc0:	d044      	beq.n	800704c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d140      	bne.n	800704c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	3304      	adds	r3, #4
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f7fe fa57 	bl	8005482 <uxListRemove>
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d115      	bne.n	8007006 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006fda:	693b      	ldr	r3, [r7, #16]
 8006fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fde:	491f      	ldr	r1, [pc, #124]	; (800705c <xTaskPriorityDisinherit+0x104>)
 8006fe0:	4613      	mov	r3, r2
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	4413      	add	r3, r2
 8006fe6:	009b      	lsls	r3, r3, #2
 8006fe8:	440b      	add	r3, r1
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d10a      	bne.n	8007006 <xTaskPriorityDisinherit+0xae>
 8006ff0:	693b      	ldr	r3, [r7, #16]
 8006ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8006ffa:	43da      	mvns	r2, r3
 8006ffc:	4b18      	ldr	r3, [pc, #96]	; (8007060 <xTaskPriorityDisinherit+0x108>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4013      	ands	r3, r2
 8007002:	4a17      	ldr	r2, [pc, #92]	; (8007060 <xTaskPriorityDisinherit+0x108>)
 8007004:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007006:	693b      	ldr	r3, [r7, #16]
 8007008:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800700a:	693b      	ldr	r3, [r7, #16]
 800700c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007012:	f1c3 0207 	rsb	r2, r3, #7
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800701e:	2201      	movs	r2, #1
 8007020:	409a      	lsls	r2, r3
 8007022:	4b0f      	ldr	r3, [pc, #60]	; (8007060 <xTaskPriorityDisinherit+0x108>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4313      	orrs	r3, r2
 8007028:	4a0d      	ldr	r2, [pc, #52]	; (8007060 <xTaskPriorityDisinherit+0x108>)
 800702a:	6013      	str	r3, [r2, #0]
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007030:	4613      	mov	r3, r2
 8007032:	009b      	lsls	r3, r3, #2
 8007034:	4413      	add	r3, r2
 8007036:	009b      	lsls	r3, r3, #2
 8007038:	4a08      	ldr	r2, [pc, #32]	; (800705c <xTaskPriorityDisinherit+0x104>)
 800703a:	441a      	add	r2, r3
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	3304      	adds	r3, #4
 8007040:	4619      	mov	r1, r3
 8007042:	4610      	mov	r0, r2
 8007044:	f7fe f9c0 	bl	80053c8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007048:	2301      	movs	r3, #1
 800704a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800704c:	697b      	ldr	r3, [r7, #20]
	}
 800704e:	4618      	mov	r0, r3
 8007050:	3718      	adds	r7, #24
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop
 8007058:	20000838 	.word	0x20000838
 800705c:	2000083c 	.word	0x2000083c
 8007060:	20000940 	.word	0x20000940

08007064 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007064:	b580      	push	{r7, lr}
 8007066:	b088      	sub	sp, #32
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
 800706c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007072:	2301      	movs	r3, #1
 8007074:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d077      	beq.n	800716c <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800707c:	69bb      	ldr	r3, [r7, #24]
 800707e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007080:	2b00      	cmp	r3, #0
 8007082:	d10a      	bne.n	800709a <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8007084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007088:	f383 8811 	msr	BASEPRI, r3
 800708c:	f3bf 8f6f 	isb	sy
 8007090:	f3bf 8f4f 	dsb	sy
 8007094:	60fb      	str	r3, [r7, #12]
}
 8007096:	bf00      	nop
 8007098:	e7fe      	b.n	8007098 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800709a:	69bb      	ldr	r3, [r7, #24]
 800709c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800709e:	683a      	ldr	r2, [r7, #0]
 80070a0:	429a      	cmp	r2, r3
 80070a2:	d902      	bls.n	80070aa <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80070a4:	683b      	ldr	r3, [r7, #0]
 80070a6:	61fb      	str	r3, [r7, #28]
 80070a8:	e002      	b.n	80070b0 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80070aa:	69bb      	ldr	r3, [r7, #24]
 80070ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070ae:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80070b0:	69bb      	ldr	r3, [r7, #24]
 80070b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070b4:	69fa      	ldr	r2, [r7, #28]
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d058      	beq.n	800716c <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80070ba:	69bb      	ldr	r3, [r7, #24]
 80070bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070be:	697a      	ldr	r2, [r7, #20]
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d153      	bne.n	800716c <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80070c4:	4b2b      	ldr	r3, [pc, #172]	; (8007174 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	69ba      	ldr	r2, [r7, #24]
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d10a      	bne.n	80070e4 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80070ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070d2:	f383 8811 	msr	BASEPRI, r3
 80070d6:	f3bf 8f6f 	isb	sy
 80070da:	f3bf 8f4f 	dsb	sy
 80070de:	60bb      	str	r3, [r7, #8]
}
 80070e0:	bf00      	nop
 80070e2:	e7fe      	b.n	80070e2 <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80070e4:	69bb      	ldr	r3, [r7, #24]
 80070e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070e8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80070ea:	69bb      	ldr	r3, [r7, #24]
 80070ec:	69fa      	ldr	r2, [r7, #28]
 80070ee:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80070f0:	69bb      	ldr	r3, [r7, #24]
 80070f2:	699b      	ldr	r3, [r3, #24]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	db04      	blt.n	8007102 <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070f8:	69fb      	ldr	r3, [r7, #28]
 80070fa:	f1c3 0207 	rsb	r2, r3, #7
 80070fe:	69bb      	ldr	r3, [r7, #24]
 8007100:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	6959      	ldr	r1, [r3, #20]
 8007106:	693a      	ldr	r2, [r7, #16]
 8007108:	4613      	mov	r3, r2
 800710a:	009b      	lsls	r3, r3, #2
 800710c:	4413      	add	r3, r2
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	4a19      	ldr	r2, [pc, #100]	; (8007178 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8007112:	4413      	add	r3, r2
 8007114:	4299      	cmp	r1, r3
 8007116:	d129      	bne.n	800716c <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007118:	69bb      	ldr	r3, [r7, #24]
 800711a:	3304      	adds	r3, #4
 800711c:	4618      	mov	r0, r3
 800711e:	f7fe f9b0 	bl	8005482 <uxListRemove>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d10a      	bne.n	800713e <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8007128:	69bb      	ldr	r3, [r7, #24]
 800712a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800712c:	2201      	movs	r2, #1
 800712e:	fa02 f303 	lsl.w	r3, r2, r3
 8007132:	43da      	mvns	r2, r3
 8007134:	4b11      	ldr	r3, [pc, #68]	; (800717c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4013      	ands	r3, r2
 800713a:	4a10      	ldr	r2, [pc, #64]	; (800717c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800713c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800713e:	69bb      	ldr	r3, [r7, #24]
 8007140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007142:	2201      	movs	r2, #1
 8007144:	409a      	lsls	r2, r3
 8007146:	4b0d      	ldr	r3, [pc, #52]	; (800717c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	4313      	orrs	r3, r2
 800714c:	4a0b      	ldr	r2, [pc, #44]	; (800717c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800714e:	6013      	str	r3, [r2, #0]
 8007150:	69bb      	ldr	r3, [r7, #24]
 8007152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007154:	4613      	mov	r3, r2
 8007156:	009b      	lsls	r3, r3, #2
 8007158:	4413      	add	r3, r2
 800715a:	009b      	lsls	r3, r3, #2
 800715c:	4a06      	ldr	r2, [pc, #24]	; (8007178 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800715e:	441a      	add	r2, r3
 8007160:	69bb      	ldr	r3, [r7, #24]
 8007162:	3304      	adds	r3, #4
 8007164:	4619      	mov	r1, r3
 8007166:	4610      	mov	r0, r2
 8007168:	f7fe f92e 	bl	80053c8 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800716c:	bf00      	nop
 800716e:	3720      	adds	r7, #32
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}
 8007174:	20000838 	.word	0x20000838
 8007178:	2000083c 	.word	0x2000083c
 800717c:	20000940 	.word	0x20000940

08007180 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007180:	b480      	push	{r7}
 8007182:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007184:	4b07      	ldr	r3, [pc, #28]	; (80071a4 <pvTaskIncrementMutexHeldCount+0x24>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d004      	beq.n	8007196 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800718c:	4b05      	ldr	r3, [pc, #20]	; (80071a4 <pvTaskIncrementMutexHeldCount+0x24>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007192:	3201      	adds	r2, #1
 8007194:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8007196:	4b03      	ldr	r3, [pc, #12]	; (80071a4 <pvTaskIncrementMutexHeldCount+0x24>)
 8007198:	681b      	ldr	r3, [r3, #0]
	}
 800719a:	4618      	mov	r0, r3
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr
 80071a4:	20000838 	.word	0x20000838

080071a8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b084      	sub	sp, #16
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80071b2:	4b29      	ldr	r3, [pc, #164]	; (8007258 <prvAddCurrentTaskToDelayedList+0xb0>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80071b8:	4b28      	ldr	r3, [pc, #160]	; (800725c <prvAddCurrentTaskToDelayedList+0xb4>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	3304      	adds	r3, #4
 80071be:	4618      	mov	r0, r3
 80071c0:	f7fe f95f 	bl	8005482 <uxListRemove>
 80071c4:	4603      	mov	r3, r0
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d10b      	bne.n	80071e2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80071ca:	4b24      	ldr	r3, [pc, #144]	; (800725c <prvAddCurrentTaskToDelayedList+0xb4>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d0:	2201      	movs	r2, #1
 80071d2:	fa02 f303 	lsl.w	r3, r2, r3
 80071d6:	43da      	mvns	r2, r3
 80071d8:	4b21      	ldr	r3, [pc, #132]	; (8007260 <prvAddCurrentTaskToDelayedList+0xb8>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4013      	ands	r3, r2
 80071de:	4a20      	ldr	r2, [pc, #128]	; (8007260 <prvAddCurrentTaskToDelayedList+0xb8>)
 80071e0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071e8:	d10a      	bne.n	8007200 <prvAddCurrentTaskToDelayedList+0x58>
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d007      	beq.n	8007200 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80071f0:	4b1a      	ldr	r3, [pc, #104]	; (800725c <prvAddCurrentTaskToDelayedList+0xb4>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	3304      	adds	r3, #4
 80071f6:	4619      	mov	r1, r3
 80071f8:	481a      	ldr	r0, [pc, #104]	; (8007264 <prvAddCurrentTaskToDelayedList+0xbc>)
 80071fa:	f7fe f8e5 	bl	80053c8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80071fe:	e026      	b.n	800724e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	4413      	add	r3, r2
 8007206:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007208:	4b14      	ldr	r3, [pc, #80]	; (800725c <prvAddCurrentTaskToDelayedList+0xb4>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	68ba      	ldr	r2, [r7, #8]
 800720e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007210:	68ba      	ldr	r2, [r7, #8]
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	429a      	cmp	r2, r3
 8007216:	d209      	bcs.n	800722c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007218:	4b13      	ldr	r3, [pc, #76]	; (8007268 <prvAddCurrentTaskToDelayedList+0xc0>)
 800721a:	681a      	ldr	r2, [r3, #0]
 800721c:	4b0f      	ldr	r3, [pc, #60]	; (800725c <prvAddCurrentTaskToDelayedList+0xb4>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	3304      	adds	r3, #4
 8007222:	4619      	mov	r1, r3
 8007224:	4610      	mov	r0, r2
 8007226:	f7fe f8f3 	bl	8005410 <vListInsert>
}
 800722a:	e010      	b.n	800724e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800722c:	4b0f      	ldr	r3, [pc, #60]	; (800726c <prvAddCurrentTaskToDelayedList+0xc4>)
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	4b0a      	ldr	r3, [pc, #40]	; (800725c <prvAddCurrentTaskToDelayedList+0xb4>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	3304      	adds	r3, #4
 8007236:	4619      	mov	r1, r3
 8007238:	4610      	mov	r0, r2
 800723a:	f7fe f8e9 	bl	8005410 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800723e:	4b0c      	ldr	r3, [pc, #48]	; (8007270 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	68ba      	ldr	r2, [r7, #8]
 8007244:	429a      	cmp	r2, r3
 8007246:	d202      	bcs.n	800724e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007248:	4a09      	ldr	r2, [pc, #36]	; (8007270 <prvAddCurrentTaskToDelayedList+0xc8>)
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	6013      	str	r3, [r2, #0]
}
 800724e:	bf00      	nop
 8007250:	3710      	adds	r7, #16
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	2000093c 	.word	0x2000093c
 800725c:	20000838 	.word	0x20000838
 8007260:	20000940 	.word	0x20000940
 8007264:	20000924 	.word	0x20000924
 8007268:	200008f4 	.word	0x200008f4
 800726c:	200008f0 	.word	0x200008f0
 8007270:	20000958 	.word	0x20000958

08007274 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007274:	b480      	push	{r7}
 8007276:	b085      	sub	sp, #20
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	3b04      	subs	r3, #4
 8007284:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800728c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	3b04      	subs	r3, #4
 8007292:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	f023 0201 	bic.w	r2, r3, #1
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	3b04      	subs	r3, #4
 80072a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80072a4:	4a0c      	ldr	r2, [pc, #48]	; (80072d8 <pxPortInitialiseStack+0x64>)
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	3b14      	subs	r3, #20
 80072ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80072b0:	687a      	ldr	r2, [r7, #4]
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	3b04      	subs	r3, #4
 80072ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f06f 0202 	mvn.w	r2, #2
 80072c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	3b20      	subs	r3, #32
 80072c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80072ca:	68fb      	ldr	r3, [r7, #12]
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3714      	adds	r7, #20
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr
 80072d8:	080072dd 	.word	0x080072dd

080072dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80072dc:	b480      	push	{r7}
 80072de:	b085      	sub	sp, #20
 80072e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80072e2:	2300      	movs	r3, #0
 80072e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80072e6:	4b12      	ldr	r3, [pc, #72]	; (8007330 <prvTaskExitError+0x54>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ee:	d00a      	beq.n	8007306 <prvTaskExitError+0x2a>
	__asm volatile
 80072f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f4:	f383 8811 	msr	BASEPRI, r3
 80072f8:	f3bf 8f6f 	isb	sy
 80072fc:	f3bf 8f4f 	dsb	sy
 8007300:	60fb      	str	r3, [r7, #12]
}
 8007302:	bf00      	nop
 8007304:	e7fe      	b.n	8007304 <prvTaskExitError+0x28>
	__asm volatile
 8007306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800730a:	f383 8811 	msr	BASEPRI, r3
 800730e:	f3bf 8f6f 	isb	sy
 8007312:	f3bf 8f4f 	dsb	sy
 8007316:	60bb      	str	r3, [r7, #8]
}
 8007318:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800731a:	bf00      	nop
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d0fc      	beq.n	800731c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007322:	bf00      	nop
 8007324:	bf00      	nop
 8007326:	3714      	adds	r7, #20
 8007328:	46bd      	mov	sp, r7
 800732a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732e:	4770      	bx	lr
 8007330:	2000000c 	.word	0x2000000c
	...

08007340 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007340:	4b07      	ldr	r3, [pc, #28]	; (8007360 <pxCurrentTCBConst2>)
 8007342:	6819      	ldr	r1, [r3, #0]
 8007344:	6808      	ldr	r0, [r1, #0]
 8007346:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800734a:	f380 8809 	msr	PSP, r0
 800734e:	f3bf 8f6f 	isb	sy
 8007352:	f04f 0000 	mov.w	r0, #0
 8007356:	f380 8811 	msr	BASEPRI, r0
 800735a:	4770      	bx	lr
 800735c:	f3af 8000 	nop.w

08007360 <pxCurrentTCBConst2>:
 8007360:	20000838 	.word	0x20000838
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007364:	bf00      	nop
 8007366:	bf00      	nop

08007368 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007368:	4808      	ldr	r0, [pc, #32]	; (800738c <prvPortStartFirstTask+0x24>)
 800736a:	6800      	ldr	r0, [r0, #0]
 800736c:	6800      	ldr	r0, [r0, #0]
 800736e:	f380 8808 	msr	MSP, r0
 8007372:	f04f 0000 	mov.w	r0, #0
 8007376:	f380 8814 	msr	CONTROL, r0
 800737a:	b662      	cpsie	i
 800737c:	b661      	cpsie	f
 800737e:	f3bf 8f4f 	dsb	sy
 8007382:	f3bf 8f6f 	isb	sy
 8007386:	df00      	svc	0
 8007388:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800738a:	bf00      	nop
 800738c:	e000ed08 	.word	0xe000ed08

08007390 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b086      	sub	sp, #24
 8007394:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007396:	4b46      	ldr	r3, [pc, #280]	; (80074b0 <xPortStartScheduler+0x120>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	4a46      	ldr	r2, [pc, #280]	; (80074b4 <xPortStartScheduler+0x124>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d10a      	bne.n	80073b6 <xPortStartScheduler+0x26>
	__asm volatile
 80073a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073a4:	f383 8811 	msr	BASEPRI, r3
 80073a8:	f3bf 8f6f 	isb	sy
 80073ac:	f3bf 8f4f 	dsb	sy
 80073b0:	613b      	str	r3, [r7, #16]
}
 80073b2:	bf00      	nop
 80073b4:	e7fe      	b.n	80073b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80073b6:	4b3e      	ldr	r3, [pc, #248]	; (80074b0 <xPortStartScheduler+0x120>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a3f      	ldr	r2, [pc, #252]	; (80074b8 <xPortStartScheduler+0x128>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d10a      	bne.n	80073d6 <xPortStartScheduler+0x46>
	__asm volatile
 80073c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073c4:	f383 8811 	msr	BASEPRI, r3
 80073c8:	f3bf 8f6f 	isb	sy
 80073cc:	f3bf 8f4f 	dsb	sy
 80073d0:	60fb      	str	r3, [r7, #12]
}
 80073d2:	bf00      	nop
 80073d4:	e7fe      	b.n	80073d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80073d6:	4b39      	ldr	r3, [pc, #228]	; (80074bc <xPortStartScheduler+0x12c>)
 80073d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	781b      	ldrb	r3, [r3, #0]
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	22ff      	movs	r2, #255	; 0xff
 80073e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	781b      	ldrb	r3, [r3, #0]
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80073f0:	78fb      	ldrb	r3, [r7, #3]
 80073f2:	b2db      	uxtb	r3, r3
 80073f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80073f8:	b2da      	uxtb	r2, r3
 80073fa:	4b31      	ldr	r3, [pc, #196]	; (80074c0 <xPortStartScheduler+0x130>)
 80073fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80073fe:	4b31      	ldr	r3, [pc, #196]	; (80074c4 <xPortStartScheduler+0x134>)
 8007400:	2207      	movs	r2, #7
 8007402:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007404:	e009      	b.n	800741a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007406:	4b2f      	ldr	r3, [pc, #188]	; (80074c4 <xPortStartScheduler+0x134>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	3b01      	subs	r3, #1
 800740c:	4a2d      	ldr	r2, [pc, #180]	; (80074c4 <xPortStartScheduler+0x134>)
 800740e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007410:	78fb      	ldrb	r3, [r7, #3]
 8007412:	b2db      	uxtb	r3, r3
 8007414:	005b      	lsls	r3, r3, #1
 8007416:	b2db      	uxtb	r3, r3
 8007418:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800741a:	78fb      	ldrb	r3, [r7, #3]
 800741c:	b2db      	uxtb	r3, r3
 800741e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007422:	2b80      	cmp	r3, #128	; 0x80
 8007424:	d0ef      	beq.n	8007406 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007426:	4b27      	ldr	r3, [pc, #156]	; (80074c4 <xPortStartScheduler+0x134>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f1c3 0307 	rsb	r3, r3, #7
 800742e:	2b04      	cmp	r3, #4
 8007430:	d00a      	beq.n	8007448 <xPortStartScheduler+0xb8>
	__asm volatile
 8007432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007436:	f383 8811 	msr	BASEPRI, r3
 800743a:	f3bf 8f6f 	isb	sy
 800743e:	f3bf 8f4f 	dsb	sy
 8007442:	60bb      	str	r3, [r7, #8]
}
 8007444:	bf00      	nop
 8007446:	e7fe      	b.n	8007446 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007448:	4b1e      	ldr	r3, [pc, #120]	; (80074c4 <xPortStartScheduler+0x134>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	021b      	lsls	r3, r3, #8
 800744e:	4a1d      	ldr	r2, [pc, #116]	; (80074c4 <xPortStartScheduler+0x134>)
 8007450:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007452:	4b1c      	ldr	r3, [pc, #112]	; (80074c4 <xPortStartScheduler+0x134>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800745a:	4a1a      	ldr	r2, [pc, #104]	; (80074c4 <xPortStartScheduler+0x134>)
 800745c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	b2da      	uxtb	r2, r3
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007466:	4b18      	ldr	r3, [pc, #96]	; (80074c8 <xPortStartScheduler+0x138>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a17      	ldr	r2, [pc, #92]	; (80074c8 <xPortStartScheduler+0x138>)
 800746c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007470:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007472:	4b15      	ldr	r3, [pc, #84]	; (80074c8 <xPortStartScheduler+0x138>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4a14      	ldr	r2, [pc, #80]	; (80074c8 <xPortStartScheduler+0x138>)
 8007478:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800747c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800747e:	f000 f8dd 	bl	800763c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007482:	4b12      	ldr	r3, [pc, #72]	; (80074cc <xPortStartScheduler+0x13c>)
 8007484:	2200      	movs	r2, #0
 8007486:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007488:	f000 f8fc 	bl	8007684 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800748c:	4b10      	ldr	r3, [pc, #64]	; (80074d0 <xPortStartScheduler+0x140>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a0f      	ldr	r2, [pc, #60]	; (80074d0 <xPortStartScheduler+0x140>)
 8007492:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007496:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007498:	f7ff ff66 	bl	8007368 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800749c:	f7ff fa82 	bl	80069a4 <vTaskSwitchContext>
	prvTaskExitError();
 80074a0:	f7ff ff1c 	bl	80072dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80074a4:	2300      	movs	r3, #0
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3718      	adds	r7, #24
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop
 80074b0:	e000ed00 	.word	0xe000ed00
 80074b4:	410fc271 	.word	0x410fc271
 80074b8:	410fc270 	.word	0x410fc270
 80074bc:	e000e400 	.word	0xe000e400
 80074c0:	20000964 	.word	0x20000964
 80074c4:	20000968 	.word	0x20000968
 80074c8:	e000ed20 	.word	0xe000ed20
 80074cc:	2000000c 	.word	0x2000000c
 80074d0:	e000ef34 	.word	0xe000ef34

080074d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80074d4:	b480      	push	{r7}
 80074d6:	b083      	sub	sp, #12
 80074d8:	af00      	add	r7, sp, #0
	__asm volatile
 80074da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074de:	f383 8811 	msr	BASEPRI, r3
 80074e2:	f3bf 8f6f 	isb	sy
 80074e6:	f3bf 8f4f 	dsb	sy
 80074ea:	607b      	str	r3, [r7, #4]
}
 80074ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80074ee:	4b0f      	ldr	r3, [pc, #60]	; (800752c <vPortEnterCritical+0x58>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	3301      	adds	r3, #1
 80074f4:	4a0d      	ldr	r2, [pc, #52]	; (800752c <vPortEnterCritical+0x58>)
 80074f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80074f8:	4b0c      	ldr	r3, [pc, #48]	; (800752c <vPortEnterCritical+0x58>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d10f      	bne.n	8007520 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007500:	4b0b      	ldr	r3, [pc, #44]	; (8007530 <vPortEnterCritical+0x5c>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	b2db      	uxtb	r3, r3
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00a      	beq.n	8007520 <vPortEnterCritical+0x4c>
	__asm volatile
 800750a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800750e:	f383 8811 	msr	BASEPRI, r3
 8007512:	f3bf 8f6f 	isb	sy
 8007516:	f3bf 8f4f 	dsb	sy
 800751a:	603b      	str	r3, [r7, #0]
}
 800751c:	bf00      	nop
 800751e:	e7fe      	b.n	800751e <vPortEnterCritical+0x4a>
	}
}
 8007520:	bf00      	nop
 8007522:	370c      	adds	r7, #12
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr
 800752c:	2000000c 	.word	0x2000000c
 8007530:	e000ed04 	.word	0xe000ed04

08007534 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800753a:	4b12      	ldr	r3, [pc, #72]	; (8007584 <vPortExitCritical+0x50>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d10a      	bne.n	8007558 <vPortExitCritical+0x24>
	__asm volatile
 8007542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007546:	f383 8811 	msr	BASEPRI, r3
 800754a:	f3bf 8f6f 	isb	sy
 800754e:	f3bf 8f4f 	dsb	sy
 8007552:	607b      	str	r3, [r7, #4]
}
 8007554:	bf00      	nop
 8007556:	e7fe      	b.n	8007556 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007558:	4b0a      	ldr	r3, [pc, #40]	; (8007584 <vPortExitCritical+0x50>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	3b01      	subs	r3, #1
 800755e:	4a09      	ldr	r2, [pc, #36]	; (8007584 <vPortExitCritical+0x50>)
 8007560:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007562:	4b08      	ldr	r3, [pc, #32]	; (8007584 <vPortExitCritical+0x50>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d105      	bne.n	8007576 <vPortExitCritical+0x42>
 800756a:	2300      	movs	r3, #0
 800756c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	f383 8811 	msr	BASEPRI, r3
}
 8007574:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007576:	bf00      	nop
 8007578:	370c      	adds	r7, #12
 800757a:	46bd      	mov	sp, r7
 800757c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007580:	4770      	bx	lr
 8007582:	bf00      	nop
 8007584:	2000000c 	.word	0x2000000c
	...

08007590 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007590:	f3ef 8009 	mrs	r0, PSP
 8007594:	f3bf 8f6f 	isb	sy
 8007598:	4b15      	ldr	r3, [pc, #84]	; (80075f0 <pxCurrentTCBConst>)
 800759a:	681a      	ldr	r2, [r3, #0]
 800759c:	f01e 0f10 	tst.w	lr, #16
 80075a0:	bf08      	it	eq
 80075a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80075a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075aa:	6010      	str	r0, [r2, #0]
 80075ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80075b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80075b4:	f380 8811 	msr	BASEPRI, r0
 80075b8:	f3bf 8f4f 	dsb	sy
 80075bc:	f3bf 8f6f 	isb	sy
 80075c0:	f7ff f9f0 	bl	80069a4 <vTaskSwitchContext>
 80075c4:	f04f 0000 	mov.w	r0, #0
 80075c8:	f380 8811 	msr	BASEPRI, r0
 80075cc:	bc09      	pop	{r0, r3}
 80075ce:	6819      	ldr	r1, [r3, #0]
 80075d0:	6808      	ldr	r0, [r1, #0]
 80075d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075d6:	f01e 0f10 	tst.w	lr, #16
 80075da:	bf08      	it	eq
 80075dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80075e0:	f380 8809 	msr	PSP, r0
 80075e4:	f3bf 8f6f 	isb	sy
 80075e8:	4770      	bx	lr
 80075ea:	bf00      	nop
 80075ec:	f3af 8000 	nop.w

080075f0 <pxCurrentTCBConst>:
 80075f0:	20000838 	.word	0x20000838
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80075f4:	bf00      	nop
 80075f6:	bf00      	nop

080075f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80075f8:	b580      	push	{r7, lr}
 80075fa:	b082      	sub	sp, #8
 80075fc:	af00      	add	r7, sp, #0
	__asm volatile
 80075fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007602:	f383 8811 	msr	BASEPRI, r3
 8007606:	f3bf 8f6f 	isb	sy
 800760a:	f3bf 8f4f 	dsb	sy
 800760e:	607b      	str	r3, [r7, #4]
}
 8007610:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007612:	f7ff f90f 	bl	8006834 <xTaskIncrementTick>
 8007616:	4603      	mov	r3, r0
 8007618:	2b00      	cmp	r3, #0
 800761a:	d003      	beq.n	8007624 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800761c:	4b06      	ldr	r3, [pc, #24]	; (8007638 <SysTick_Handler+0x40>)
 800761e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007622:	601a      	str	r2, [r3, #0]
 8007624:	2300      	movs	r3, #0
 8007626:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	f383 8811 	msr	BASEPRI, r3
}
 800762e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007630:	bf00      	nop
 8007632:	3708      	adds	r7, #8
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}
 8007638:	e000ed04 	.word	0xe000ed04

0800763c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800763c:	b480      	push	{r7}
 800763e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007640:	4b0b      	ldr	r3, [pc, #44]	; (8007670 <vPortSetupTimerInterrupt+0x34>)
 8007642:	2200      	movs	r2, #0
 8007644:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007646:	4b0b      	ldr	r3, [pc, #44]	; (8007674 <vPortSetupTimerInterrupt+0x38>)
 8007648:	2200      	movs	r2, #0
 800764a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800764c:	4b0a      	ldr	r3, [pc, #40]	; (8007678 <vPortSetupTimerInterrupt+0x3c>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a0a      	ldr	r2, [pc, #40]	; (800767c <vPortSetupTimerInterrupt+0x40>)
 8007652:	fba2 2303 	umull	r2, r3, r2, r3
 8007656:	099b      	lsrs	r3, r3, #6
 8007658:	4a09      	ldr	r2, [pc, #36]	; (8007680 <vPortSetupTimerInterrupt+0x44>)
 800765a:	3b01      	subs	r3, #1
 800765c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800765e:	4b04      	ldr	r3, [pc, #16]	; (8007670 <vPortSetupTimerInterrupt+0x34>)
 8007660:	2207      	movs	r2, #7
 8007662:	601a      	str	r2, [r3, #0]
}
 8007664:	bf00      	nop
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr
 800766e:	bf00      	nop
 8007670:	e000e010 	.word	0xe000e010
 8007674:	e000e018 	.word	0xe000e018
 8007678:	20000000 	.word	0x20000000
 800767c:	10624dd3 	.word	0x10624dd3
 8007680:	e000e014 	.word	0xe000e014

08007684 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007684:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007694 <vPortEnableVFP+0x10>
 8007688:	6801      	ldr	r1, [r0, #0]
 800768a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800768e:	6001      	str	r1, [r0, #0]
 8007690:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007692:	bf00      	nop
 8007694:	e000ed88 	.word	0xe000ed88

08007698 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007698:	b480      	push	{r7}
 800769a:	b085      	sub	sp, #20
 800769c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800769e:	f3ef 8305 	mrs	r3, IPSR
 80076a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	2b0f      	cmp	r3, #15
 80076a8:	d914      	bls.n	80076d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80076aa:	4a17      	ldr	r2, [pc, #92]	; (8007708 <vPortValidateInterruptPriority+0x70>)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	4413      	add	r3, r2
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80076b4:	4b15      	ldr	r3, [pc, #84]	; (800770c <vPortValidateInterruptPriority+0x74>)
 80076b6:	781b      	ldrb	r3, [r3, #0]
 80076b8:	7afa      	ldrb	r2, [r7, #11]
 80076ba:	429a      	cmp	r2, r3
 80076bc:	d20a      	bcs.n	80076d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80076be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c2:	f383 8811 	msr	BASEPRI, r3
 80076c6:	f3bf 8f6f 	isb	sy
 80076ca:	f3bf 8f4f 	dsb	sy
 80076ce:	607b      	str	r3, [r7, #4]
}
 80076d0:	bf00      	nop
 80076d2:	e7fe      	b.n	80076d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80076d4:	4b0e      	ldr	r3, [pc, #56]	; (8007710 <vPortValidateInterruptPriority+0x78>)
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80076dc:	4b0d      	ldr	r3, [pc, #52]	; (8007714 <vPortValidateInterruptPriority+0x7c>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	429a      	cmp	r2, r3
 80076e2:	d90a      	bls.n	80076fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80076e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076e8:	f383 8811 	msr	BASEPRI, r3
 80076ec:	f3bf 8f6f 	isb	sy
 80076f0:	f3bf 8f4f 	dsb	sy
 80076f4:	603b      	str	r3, [r7, #0]
}
 80076f6:	bf00      	nop
 80076f8:	e7fe      	b.n	80076f8 <vPortValidateInterruptPriority+0x60>
	}
 80076fa:	bf00      	nop
 80076fc:	3714      	adds	r7, #20
 80076fe:	46bd      	mov	sp, r7
 8007700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007704:	4770      	bx	lr
 8007706:	bf00      	nop
 8007708:	e000e3f0 	.word	0xe000e3f0
 800770c:	20000964 	.word	0x20000964
 8007710:	e000ed0c 	.word	0xe000ed0c
 8007714:	20000968 	.word	0x20000968

08007718 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b08a      	sub	sp, #40	; 0x28
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007720:	2300      	movs	r3, #0
 8007722:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007724:	f7fe ffdc 	bl	80066e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007728:	4b5b      	ldr	r3, [pc, #364]	; (8007898 <pvPortMalloc+0x180>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	2b00      	cmp	r3, #0
 800772e:	d101      	bne.n	8007734 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007730:	f000 f920 	bl	8007974 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007734:	4b59      	ldr	r3, [pc, #356]	; (800789c <pvPortMalloc+0x184>)
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	4013      	ands	r3, r2
 800773c:	2b00      	cmp	r3, #0
 800773e:	f040 8093 	bne.w	8007868 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d01d      	beq.n	8007784 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007748:	2208      	movs	r2, #8
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4413      	add	r3, r2
 800774e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f003 0307 	and.w	r3, r3, #7
 8007756:	2b00      	cmp	r3, #0
 8007758:	d014      	beq.n	8007784 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f023 0307 	bic.w	r3, r3, #7
 8007760:	3308      	adds	r3, #8
 8007762:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f003 0307 	and.w	r3, r3, #7
 800776a:	2b00      	cmp	r3, #0
 800776c:	d00a      	beq.n	8007784 <pvPortMalloc+0x6c>
	__asm volatile
 800776e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007772:	f383 8811 	msr	BASEPRI, r3
 8007776:	f3bf 8f6f 	isb	sy
 800777a:	f3bf 8f4f 	dsb	sy
 800777e:	617b      	str	r3, [r7, #20]
}
 8007780:	bf00      	nop
 8007782:	e7fe      	b.n	8007782 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d06e      	beq.n	8007868 <pvPortMalloc+0x150>
 800778a:	4b45      	ldr	r3, [pc, #276]	; (80078a0 <pvPortMalloc+0x188>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	429a      	cmp	r2, r3
 8007792:	d869      	bhi.n	8007868 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007794:	4b43      	ldr	r3, [pc, #268]	; (80078a4 <pvPortMalloc+0x18c>)
 8007796:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007798:	4b42      	ldr	r3, [pc, #264]	; (80078a4 <pvPortMalloc+0x18c>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800779e:	e004      	b.n	80077aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80077a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80077a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80077aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	687a      	ldr	r2, [r7, #4]
 80077b0:	429a      	cmp	r2, r3
 80077b2:	d903      	bls.n	80077bc <pvPortMalloc+0xa4>
 80077b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1f1      	bne.n	80077a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80077bc:	4b36      	ldr	r3, [pc, #216]	; (8007898 <pvPortMalloc+0x180>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d050      	beq.n	8007868 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80077c6:	6a3b      	ldr	r3, [r7, #32]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	2208      	movs	r2, #8
 80077cc:	4413      	add	r3, r2
 80077ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80077d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d2:	681a      	ldr	r2, [r3, #0]
 80077d4:	6a3b      	ldr	r3, [r7, #32]
 80077d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80077d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077da:	685a      	ldr	r2, [r3, #4]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	1ad2      	subs	r2, r2, r3
 80077e0:	2308      	movs	r3, #8
 80077e2:	005b      	lsls	r3, r3, #1
 80077e4:	429a      	cmp	r2, r3
 80077e6:	d91f      	bls.n	8007828 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80077e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	4413      	add	r3, r2
 80077ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80077f0:	69bb      	ldr	r3, [r7, #24]
 80077f2:	f003 0307 	and.w	r3, r3, #7
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d00a      	beq.n	8007810 <pvPortMalloc+0xf8>
	__asm volatile
 80077fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077fe:	f383 8811 	msr	BASEPRI, r3
 8007802:	f3bf 8f6f 	isb	sy
 8007806:	f3bf 8f4f 	dsb	sy
 800780a:	613b      	str	r3, [r7, #16]
}
 800780c:	bf00      	nop
 800780e:	e7fe      	b.n	800780e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007812:	685a      	ldr	r2, [r3, #4]
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	1ad2      	subs	r2, r2, r3
 8007818:	69bb      	ldr	r3, [r7, #24]
 800781a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800781c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007822:	69b8      	ldr	r0, [r7, #24]
 8007824:	f000 f908 	bl	8007a38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007828:	4b1d      	ldr	r3, [pc, #116]	; (80078a0 <pvPortMalloc+0x188>)
 800782a:	681a      	ldr	r2, [r3, #0]
 800782c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800782e:	685b      	ldr	r3, [r3, #4]
 8007830:	1ad3      	subs	r3, r2, r3
 8007832:	4a1b      	ldr	r2, [pc, #108]	; (80078a0 <pvPortMalloc+0x188>)
 8007834:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007836:	4b1a      	ldr	r3, [pc, #104]	; (80078a0 <pvPortMalloc+0x188>)
 8007838:	681a      	ldr	r2, [r3, #0]
 800783a:	4b1b      	ldr	r3, [pc, #108]	; (80078a8 <pvPortMalloc+0x190>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	429a      	cmp	r2, r3
 8007840:	d203      	bcs.n	800784a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007842:	4b17      	ldr	r3, [pc, #92]	; (80078a0 <pvPortMalloc+0x188>)
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	4a18      	ldr	r2, [pc, #96]	; (80078a8 <pvPortMalloc+0x190>)
 8007848:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800784a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800784c:	685a      	ldr	r2, [r3, #4]
 800784e:	4b13      	ldr	r3, [pc, #76]	; (800789c <pvPortMalloc+0x184>)
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	431a      	orrs	r2, r3
 8007854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007856:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800785a:	2200      	movs	r2, #0
 800785c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800785e:	4b13      	ldr	r3, [pc, #76]	; (80078ac <pvPortMalloc+0x194>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	3301      	adds	r3, #1
 8007864:	4a11      	ldr	r2, [pc, #68]	; (80078ac <pvPortMalloc+0x194>)
 8007866:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007868:	f7fe ff48 	bl	80066fc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800786c:	69fb      	ldr	r3, [r7, #28]
 800786e:	f003 0307 	and.w	r3, r3, #7
 8007872:	2b00      	cmp	r3, #0
 8007874:	d00a      	beq.n	800788c <pvPortMalloc+0x174>
	__asm volatile
 8007876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800787a:	f383 8811 	msr	BASEPRI, r3
 800787e:	f3bf 8f6f 	isb	sy
 8007882:	f3bf 8f4f 	dsb	sy
 8007886:	60fb      	str	r3, [r7, #12]
}
 8007888:	bf00      	nop
 800788a:	e7fe      	b.n	800788a <pvPortMalloc+0x172>
	return pvReturn;
 800788c:	69fb      	ldr	r3, [r7, #28]
}
 800788e:	4618      	mov	r0, r3
 8007890:	3728      	adds	r7, #40	; 0x28
 8007892:	46bd      	mov	sp, r7
 8007894:	bd80      	pop	{r7, pc}
 8007896:	bf00      	nop
 8007898:	20003084 	.word	0x20003084
 800789c:	20003098 	.word	0x20003098
 80078a0:	20003088 	.word	0x20003088
 80078a4:	2000307c 	.word	0x2000307c
 80078a8:	2000308c 	.word	0x2000308c
 80078ac:	20003090 	.word	0x20003090

080078b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b086      	sub	sp, #24
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d04d      	beq.n	800795e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80078c2:	2308      	movs	r3, #8
 80078c4:	425b      	negs	r3, r3
 80078c6:	697a      	ldr	r2, [r7, #20]
 80078c8:	4413      	add	r3, r2
 80078ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	685a      	ldr	r2, [r3, #4]
 80078d4:	4b24      	ldr	r3, [pc, #144]	; (8007968 <vPortFree+0xb8>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4013      	ands	r3, r2
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d10a      	bne.n	80078f4 <vPortFree+0x44>
	__asm volatile
 80078de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078e2:	f383 8811 	msr	BASEPRI, r3
 80078e6:	f3bf 8f6f 	isb	sy
 80078ea:	f3bf 8f4f 	dsb	sy
 80078ee:	60fb      	str	r3, [r7, #12]
}
 80078f0:	bf00      	nop
 80078f2:	e7fe      	b.n	80078f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d00a      	beq.n	8007912 <vPortFree+0x62>
	__asm volatile
 80078fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007900:	f383 8811 	msr	BASEPRI, r3
 8007904:	f3bf 8f6f 	isb	sy
 8007908:	f3bf 8f4f 	dsb	sy
 800790c:	60bb      	str	r3, [r7, #8]
}
 800790e:	bf00      	nop
 8007910:	e7fe      	b.n	8007910 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	685a      	ldr	r2, [r3, #4]
 8007916:	4b14      	ldr	r3, [pc, #80]	; (8007968 <vPortFree+0xb8>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4013      	ands	r3, r2
 800791c:	2b00      	cmp	r3, #0
 800791e:	d01e      	beq.n	800795e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d11a      	bne.n	800795e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	685a      	ldr	r2, [r3, #4]
 800792c:	4b0e      	ldr	r3, [pc, #56]	; (8007968 <vPortFree+0xb8>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	43db      	mvns	r3, r3
 8007932:	401a      	ands	r2, r3
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007938:	f7fe fed2 	bl	80066e0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	685a      	ldr	r2, [r3, #4]
 8007940:	4b0a      	ldr	r3, [pc, #40]	; (800796c <vPortFree+0xbc>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4413      	add	r3, r2
 8007946:	4a09      	ldr	r2, [pc, #36]	; (800796c <vPortFree+0xbc>)
 8007948:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800794a:	6938      	ldr	r0, [r7, #16]
 800794c:	f000 f874 	bl	8007a38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007950:	4b07      	ldr	r3, [pc, #28]	; (8007970 <vPortFree+0xc0>)
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	3301      	adds	r3, #1
 8007956:	4a06      	ldr	r2, [pc, #24]	; (8007970 <vPortFree+0xc0>)
 8007958:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800795a:	f7fe fecf 	bl	80066fc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800795e:	bf00      	nop
 8007960:	3718      	adds	r7, #24
 8007962:	46bd      	mov	sp, r7
 8007964:	bd80      	pop	{r7, pc}
 8007966:	bf00      	nop
 8007968:	20003098 	.word	0x20003098
 800796c:	20003088 	.word	0x20003088
 8007970:	20003094 	.word	0x20003094

08007974 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007974:	b480      	push	{r7}
 8007976:	b085      	sub	sp, #20
 8007978:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800797a:	f242 7310 	movw	r3, #10000	; 0x2710
 800797e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007980:	4b27      	ldr	r3, [pc, #156]	; (8007a20 <prvHeapInit+0xac>)
 8007982:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	f003 0307 	and.w	r3, r3, #7
 800798a:	2b00      	cmp	r3, #0
 800798c:	d00c      	beq.n	80079a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	3307      	adds	r3, #7
 8007992:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f023 0307 	bic.w	r3, r3, #7
 800799a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800799c:	68ba      	ldr	r2, [r7, #8]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	1ad3      	subs	r3, r2, r3
 80079a2:	4a1f      	ldr	r2, [pc, #124]	; (8007a20 <prvHeapInit+0xac>)
 80079a4:	4413      	add	r3, r2
 80079a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80079ac:	4a1d      	ldr	r2, [pc, #116]	; (8007a24 <prvHeapInit+0xb0>)
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80079b2:	4b1c      	ldr	r3, [pc, #112]	; (8007a24 <prvHeapInit+0xb0>)
 80079b4:	2200      	movs	r2, #0
 80079b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	68ba      	ldr	r2, [r7, #8]
 80079bc:	4413      	add	r3, r2
 80079be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80079c0:	2208      	movs	r2, #8
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	1a9b      	subs	r3, r3, r2
 80079c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	f023 0307 	bic.w	r3, r3, #7
 80079ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	4a15      	ldr	r2, [pc, #84]	; (8007a28 <prvHeapInit+0xb4>)
 80079d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80079d6:	4b14      	ldr	r3, [pc, #80]	; (8007a28 <prvHeapInit+0xb4>)
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	2200      	movs	r2, #0
 80079dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80079de:	4b12      	ldr	r3, [pc, #72]	; (8007a28 <prvHeapInit+0xb4>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	2200      	movs	r2, #0
 80079e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	68fa      	ldr	r2, [r7, #12]
 80079ee:	1ad2      	subs	r2, r2, r3
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80079f4:	4b0c      	ldr	r3, [pc, #48]	; (8007a28 <prvHeapInit+0xb4>)
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	685b      	ldr	r3, [r3, #4]
 8007a00:	4a0a      	ldr	r2, [pc, #40]	; (8007a2c <prvHeapInit+0xb8>)
 8007a02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a04:	683b      	ldr	r3, [r7, #0]
 8007a06:	685b      	ldr	r3, [r3, #4]
 8007a08:	4a09      	ldr	r2, [pc, #36]	; (8007a30 <prvHeapInit+0xbc>)
 8007a0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007a0c:	4b09      	ldr	r3, [pc, #36]	; (8007a34 <prvHeapInit+0xc0>)
 8007a0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007a12:	601a      	str	r2, [r3, #0]
}
 8007a14:	bf00      	nop
 8007a16:	3714      	adds	r7, #20
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr
 8007a20:	2000096c 	.word	0x2000096c
 8007a24:	2000307c 	.word	0x2000307c
 8007a28:	20003084 	.word	0x20003084
 8007a2c:	2000308c 	.word	0x2000308c
 8007a30:	20003088 	.word	0x20003088
 8007a34:	20003098 	.word	0x20003098

08007a38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b085      	sub	sp, #20
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007a40:	4b28      	ldr	r3, [pc, #160]	; (8007ae4 <prvInsertBlockIntoFreeList+0xac>)
 8007a42:	60fb      	str	r3, [r7, #12]
 8007a44:	e002      	b.n	8007a4c <prvInsertBlockIntoFreeList+0x14>
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	60fb      	str	r3, [r7, #12]
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	687a      	ldr	r2, [r7, #4]
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d8f7      	bhi.n	8007a46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	4413      	add	r3, r2
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	429a      	cmp	r2, r3
 8007a66:	d108      	bne.n	8007a7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	685a      	ldr	r2, [r3, #4]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	441a      	add	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	685b      	ldr	r3, [r3, #4]
 8007a82:	68ba      	ldr	r2, [r7, #8]
 8007a84:	441a      	add	r2, r3
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	d118      	bne.n	8007ac0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	4b15      	ldr	r3, [pc, #84]	; (8007ae8 <prvInsertBlockIntoFreeList+0xb0>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	429a      	cmp	r2, r3
 8007a98:	d00d      	beq.n	8007ab6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	685a      	ldr	r2, [r3, #4]
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	441a      	add	r2, r3
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	681a      	ldr	r2, [r3, #0]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	601a      	str	r2, [r3, #0]
 8007ab4:	e008      	b.n	8007ac8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007ab6:	4b0c      	ldr	r3, [pc, #48]	; (8007ae8 <prvInsertBlockIntoFreeList+0xb0>)
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	601a      	str	r2, [r3, #0]
 8007abe:	e003      	b.n	8007ac8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681a      	ldr	r2, [r3, #0]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007ac8:	68fa      	ldr	r2, [r7, #12]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d002      	beq.n	8007ad6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ad6:	bf00      	nop
 8007ad8:	3714      	adds	r7, #20
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr
 8007ae2:	bf00      	nop
 8007ae4:	2000307c 	.word	0x2000307c
 8007ae8:	20003084 	.word	0x20003084

08007aec <atof>:
 8007aec:	2100      	movs	r1, #0
 8007aee:	f001 b8d9 	b.w	8008ca4 <strtod>

08007af2 <atoi>:
 8007af2:	220a      	movs	r2, #10
 8007af4:	2100      	movs	r1, #0
 8007af6:	f001 b963 	b.w	8008dc0 <strtol>
	...

08007afc <__errno>:
 8007afc:	4b01      	ldr	r3, [pc, #4]	; (8007b04 <__errno+0x8>)
 8007afe:	6818      	ldr	r0, [r3, #0]
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop
 8007b04:	20000010 	.word	0x20000010

08007b08 <std>:
 8007b08:	2300      	movs	r3, #0
 8007b0a:	b510      	push	{r4, lr}
 8007b0c:	4604      	mov	r4, r0
 8007b0e:	e9c0 3300 	strd	r3, r3, [r0]
 8007b12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b16:	6083      	str	r3, [r0, #8]
 8007b18:	8181      	strh	r1, [r0, #12]
 8007b1a:	6643      	str	r3, [r0, #100]	; 0x64
 8007b1c:	81c2      	strh	r2, [r0, #14]
 8007b1e:	6183      	str	r3, [r0, #24]
 8007b20:	4619      	mov	r1, r3
 8007b22:	2208      	movs	r2, #8
 8007b24:	305c      	adds	r0, #92	; 0x5c
 8007b26:	f000 f91a 	bl	8007d5e <memset>
 8007b2a:	4b05      	ldr	r3, [pc, #20]	; (8007b40 <std+0x38>)
 8007b2c:	6263      	str	r3, [r4, #36]	; 0x24
 8007b2e:	4b05      	ldr	r3, [pc, #20]	; (8007b44 <std+0x3c>)
 8007b30:	62a3      	str	r3, [r4, #40]	; 0x28
 8007b32:	4b05      	ldr	r3, [pc, #20]	; (8007b48 <std+0x40>)
 8007b34:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007b36:	4b05      	ldr	r3, [pc, #20]	; (8007b4c <std+0x44>)
 8007b38:	6224      	str	r4, [r4, #32]
 8007b3a:	6323      	str	r3, [r4, #48]	; 0x30
 8007b3c:	bd10      	pop	{r4, pc}
 8007b3e:	bf00      	nop
 8007b40:	08007fbd 	.word	0x08007fbd
 8007b44:	08007fdf 	.word	0x08007fdf
 8007b48:	08008017 	.word	0x08008017
 8007b4c:	0800803b 	.word	0x0800803b

08007b50 <_cleanup_r>:
 8007b50:	4901      	ldr	r1, [pc, #4]	; (8007b58 <_cleanup_r+0x8>)
 8007b52:	f000 b8af 	b.w	8007cb4 <_fwalk_reent>
 8007b56:	bf00      	nop
 8007b58:	08008f25 	.word	0x08008f25

08007b5c <__sfmoreglue>:
 8007b5c:	b570      	push	{r4, r5, r6, lr}
 8007b5e:	2268      	movs	r2, #104	; 0x68
 8007b60:	1e4d      	subs	r5, r1, #1
 8007b62:	4355      	muls	r5, r2
 8007b64:	460e      	mov	r6, r1
 8007b66:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007b6a:	f000 f921 	bl	8007db0 <_malloc_r>
 8007b6e:	4604      	mov	r4, r0
 8007b70:	b140      	cbz	r0, 8007b84 <__sfmoreglue+0x28>
 8007b72:	2100      	movs	r1, #0
 8007b74:	e9c0 1600 	strd	r1, r6, [r0]
 8007b78:	300c      	adds	r0, #12
 8007b7a:	60a0      	str	r0, [r4, #8]
 8007b7c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007b80:	f000 f8ed 	bl	8007d5e <memset>
 8007b84:	4620      	mov	r0, r4
 8007b86:	bd70      	pop	{r4, r5, r6, pc}

08007b88 <__sfp_lock_acquire>:
 8007b88:	4801      	ldr	r0, [pc, #4]	; (8007b90 <__sfp_lock_acquire+0x8>)
 8007b8a:	f000 b8d8 	b.w	8007d3e <__retarget_lock_acquire_recursive>
 8007b8e:	bf00      	nop
 8007b90:	2000309d 	.word	0x2000309d

08007b94 <__sfp_lock_release>:
 8007b94:	4801      	ldr	r0, [pc, #4]	; (8007b9c <__sfp_lock_release+0x8>)
 8007b96:	f000 b8d3 	b.w	8007d40 <__retarget_lock_release_recursive>
 8007b9a:	bf00      	nop
 8007b9c:	2000309d 	.word	0x2000309d

08007ba0 <__sinit_lock_acquire>:
 8007ba0:	4801      	ldr	r0, [pc, #4]	; (8007ba8 <__sinit_lock_acquire+0x8>)
 8007ba2:	f000 b8cc 	b.w	8007d3e <__retarget_lock_acquire_recursive>
 8007ba6:	bf00      	nop
 8007ba8:	2000309e 	.word	0x2000309e

08007bac <__sinit_lock_release>:
 8007bac:	4801      	ldr	r0, [pc, #4]	; (8007bb4 <__sinit_lock_release+0x8>)
 8007bae:	f000 b8c7 	b.w	8007d40 <__retarget_lock_release_recursive>
 8007bb2:	bf00      	nop
 8007bb4:	2000309e 	.word	0x2000309e

08007bb8 <__sinit>:
 8007bb8:	b510      	push	{r4, lr}
 8007bba:	4604      	mov	r4, r0
 8007bbc:	f7ff fff0 	bl	8007ba0 <__sinit_lock_acquire>
 8007bc0:	69a3      	ldr	r3, [r4, #24]
 8007bc2:	b11b      	cbz	r3, 8007bcc <__sinit+0x14>
 8007bc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bc8:	f7ff bff0 	b.w	8007bac <__sinit_lock_release>
 8007bcc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007bd0:	6523      	str	r3, [r4, #80]	; 0x50
 8007bd2:	4b13      	ldr	r3, [pc, #76]	; (8007c20 <__sinit+0x68>)
 8007bd4:	4a13      	ldr	r2, [pc, #76]	; (8007c24 <__sinit+0x6c>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	62a2      	str	r2, [r4, #40]	; 0x28
 8007bda:	42a3      	cmp	r3, r4
 8007bdc:	bf04      	itt	eq
 8007bde:	2301      	moveq	r3, #1
 8007be0:	61a3      	streq	r3, [r4, #24]
 8007be2:	4620      	mov	r0, r4
 8007be4:	f000 f820 	bl	8007c28 <__sfp>
 8007be8:	6060      	str	r0, [r4, #4]
 8007bea:	4620      	mov	r0, r4
 8007bec:	f000 f81c 	bl	8007c28 <__sfp>
 8007bf0:	60a0      	str	r0, [r4, #8]
 8007bf2:	4620      	mov	r0, r4
 8007bf4:	f000 f818 	bl	8007c28 <__sfp>
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	60e0      	str	r0, [r4, #12]
 8007bfc:	2104      	movs	r1, #4
 8007bfe:	6860      	ldr	r0, [r4, #4]
 8007c00:	f7ff ff82 	bl	8007b08 <std>
 8007c04:	68a0      	ldr	r0, [r4, #8]
 8007c06:	2201      	movs	r2, #1
 8007c08:	2109      	movs	r1, #9
 8007c0a:	f7ff ff7d 	bl	8007b08 <std>
 8007c0e:	68e0      	ldr	r0, [r4, #12]
 8007c10:	2202      	movs	r2, #2
 8007c12:	2112      	movs	r1, #18
 8007c14:	f7ff ff78 	bl	8007b08 <std>
 8007c18:	2301      	movs	r3, #1
 8007c1a:	61a3      	str	r3, [r4, #24]
 8007c1c:	e7d2      	b.n	8007bc4 <__sinit+0xc>
 8007c1e:	bf00      	nop
 8007c20:	0800ac94 	.word	0x0800ac94
 8007c24:	08007b51 	.word	0x08007b51

08007c28 <__sfp>:
 8007c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c2a:	4607      	mov	r7, r0
 8007c2c:	f7ff ffac 	bl	8007b88 <__sfp_lock_acquire>
 8007c30:	4b1e      	ldr	r3, [pc, #120]	; (8007cac <__sfp+0x84>)
 8007c32:	681e      	ldr	r6, [r3, #0]
 8007c34:	69b3      	ldr	r3, [r6, #24]
 8007c36:	b913      	cbnz	r3, 8007c3e <__sfp+0x16>
 8007c38:	4630      	mov	r0, r6
 8007c3a:	f7ff ffbd 	bl	8007bb8 <__sinit>
 8007c3e:	3648      	adds	r6, #72	; 0x48
 8007c40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007c44:	3b01      	subs	r3, #1
 8007c46:	d503      	bpl.n	8007c50 <__sfp+0x28>
 8007c48:	6833      	ldr	r3, [r6, #0]
 8007c4a:	b30b      	cbz	r3, 8007c90 <__sfp+0x68>
 8007c4c:	6836      	ldr	r6, [r6, #0]
 8007c4e:	e7f7      	b.n	8007c40 <__sfp+0x18>
 8007c50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007c54:	b9d5      	cbnz	r5, 8007c8c <__sfp+0x64>
 8007c56:	4b16      	ldr	r3, [pc, #88]	; (8007cb0 <__sfp+0x88>)
 8007c58:	60e3      	str	r3, [r4, #12]
 8007c5a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007c5e:	6665      	str	r5, [r4, #100]	; 0x64
 8007c60:	f000 f86c 	bl	8007d3c <__retarget_lock_init_recursive>
 8007c64:	f7ff ff96 	bl	8007b94 <__sfp_lock_release>
 8007c68:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007c6c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007c70:	6025      	str	r5, [r4, #0]
 8007c72:	61a5      	str	r5, [r4, #24]
 8007c74:	2208      	movs	r2, #8
 8007c76:	4629      	mov	r1, r5
 8007c78:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007c7c:	f000 f86f 	bl	8007d5e <memset>
 8007c80:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007c84:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007c88:	4620      	mov	r0, r4
 8007c8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c8c:	3468      	adds	r4, #104	; 0x68
 8007c8e:	e7d9      	b.n	8007c44 <__sfp+0x1c>
 8007c90:	2104      	movs	r1, #4
 8007c92:	4638      	mov	r0, r7
 8007c94:	f7ff ff62 	bl	8007b5c <__sfmoreglue>
 8007c98:	4604      	mov	r4, r0
 8007c9a:	6030      	str	r0, [r6, #0]
 8007c9c:	2800      	cmp	r0, #0
 8007c9e:	d1d5      	bne.n	8007c4c <__sfp+0x24>
 8007ca0:	f7ff ff78 	bl	8007b94 <__sfp_lock_release>
 8007ca4:	230c      	movs	r3, #12
 8007ca6:	603b      	str	r3, [r7, #0]
 8007ca8:	e7ee      	b.n	8007c88 <__sfp+0x60>
 8007caa:	bf00      	nop
 8007cac:	0800ac94 	.word	0x0800ac94
 8007cb0:	ffff0001 	.word	0xffff0001

08007cb4 <_fwalk_reent>:
 8007cb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cb8:	4606      	mov	r6, r0
 8007cba:	4688      	mov	r8, r1
 8007cbc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007cc0:	2700      	movs	r7, #0
 8007cc2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007cc6:	f1b9 0901 	subs.w	r9, r9, #1
 8007cca:	d505      	bpl.n	8007cd8 <_fwalk_reent+0x24>
 8007ccc:	6824      	ldr	r4, [r4, #0]
 8007cce:	2c00      	cmp	r4, #0
 8007cd0:	d1f7      	bne.n	8007cc2 <_fwalk_reent+0xe>
 8007cd2:	4638      	mov	r0, r7
 8007cd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cd8:	89ab      	ldrh	r3, [r5, #12]
 8007cda:	2b01      	cmp	r3, #1
 8007cdc:	d907      	bls.n	8007cee <_fwalk_reent+0x3a>
 8007cde:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ce2:	3301      	adds	r3, #1
 8007ce4:	d003      	beq.n	8007cee <_fwalk_reent+0x3a>
 8007ce6:	4629      	mov	r1, r5
 8007ce8:	4630      	mov	r0, r6
 8007cea:	47c0      	blx	r8
 8007cec:	4307      	orrs	r7, r0
 8007cee:	3568      	adds	r5, #104	; 0x68
 8007cf0:	e7e9      	b.n	8007cc6 <_fwalk_reent+0x12>
	...

08007cf4 <__libc_init_array>:
 8007cf4:	b570      	push	{r4, r5, r6, lr}
 8007cf6:	4d0d      	ldr	r5, [pc, #52]	; (8007d2c <__libc_init_array+0x38>)
 8007cf8:	4c0d      	ldr	r4, [pc, #52]	; (8007d30 <__libc_init_array+0x3c>)
 8007cfa:	1b64      	subs	r4, r4, r5
 8007cfc:	10a4      	asrs	r4, r4, #2
 8007cfe:	2600      	movs	r6, #0
 8007d00:	42a6      	cmp	r6, r4
 8007d02:	d109      	bne.n	8007d18 <__libc_init_array+0x24>
 8007d04:	4d0b      	ldr	r5, [pc, #44]	; (8007d34 <__libc_init_array+0x40>)
 8007d06:	4c0c      	ldr	r4, [pc, #48]	; (8007d38 <__libc_init_array+0x44>)
 8007d08:	f002 ff04 	bl	800ab14 <_init>
 8007d0c:	1b64      	subs	r4, r4, r5
 8007d0e:	10a4      	asrs	r4, r4, #2
 8007d10:	2600      	movs	r6, #0
 8007d12:	42a6      	cmp	r6, r4
 8007d14:	d105      	bne.n	8007d22 <__libc_init_array+0x2e>
 8007d16:	bd70      	pop	{r4, r5, r6, pc}
 8007d18:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d1c:	4798      	blx	r3
 8007d1e:	3601      	adds	r6, #1
 8007d20:	e7ee      	b.n	8007d00 <__libc_init_array+0xc>
 8007d22:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d26:	4798      	blx	r3
 8007d28:	3601      	adds	r6, #1
 8007d2a:	e7f2      	b.n	8007d12 <__libc_init_array+0x1e>
 8007d2c:	0800b06c 	.word	0x0800b06c
 8007d30:	0800b06c 	.word	0x0800b06c
 8007d34:	0800b06c 	.word	0x0800b06c
 8007d38:	0800b070 	.word	0x0800b070

08007d3c <__retarget_lock_init_recursive>:
 8007d3c:	4770      	bx	lr

08007d3e <__retarget_lock_acquire_recursive>:
 8007d3e:	4770      	bx	lr

08007d40 <__retarget_lock_release_recursive>:
 8007d40:	4770      	bx	lr

08007d42 <memcpy>:
 8007d42:	440a      	add	r2, r1
 8007d44:	4291      	cmp	r1, r2
 8007d46:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d4a:	d100      	bne.n	8007d4e <memcpy+0xc>
 8007d4c:	4770      	bx	lr
 8007d4e:	b510      	push	{r4, lr}
 8007d50:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d54:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d58:	4291      	cmp	r1, r2
 8007d5a:	d1f9      	bne.n	8007d50 <memcpy+0xe>
 8007d5c:	bd10      	pop	{r4, pc}

08007d5e <memset>:
 8007d5e:	4402      	add	r2, r0
 8007d60:	4603      	mov	r3, r0
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d100      	bne.n	8007d68 <memset+0xa>
 8007d66:	4770      	bx	lr
 8007d68:	f803 1b01 	strb.w	r1, [r3], #1
 8007d6c:	e7f9      	b.n	8007d62 <memset+0x4>
	...

08007d70 <sbrk_aligned>:
 8007d70:	b570      	push	{r4, r5, r6, lr}
 8007d72:	4e0e      	ldr	r6, [pc, #56]	; (8007dac <sbrk_aligned+0x3c>)
 8007d74:	460c      	mov	r4, r1
 8007d76:	6831      	ldr	r1, [r6, #0]
 8007d78:	4605      	mov	r5, r0
 8007d7a:	b911      	cbnz	r1, 8007d82 <sbrk_aligned+0x12>
 8007d7c:	f000 f90e 	bl	8007f9c <_sbrk_r>
 8007d80:	6030      	str	r0, [r6, #0]
 8007d82:	4621      	mov	r1, r4
 8007d84:	4628      	mov	r0, r5
 8007d86:	f000 f909 	bl	8007f9c <_sbrk_r>
 8007d8a:	1c43      	adds	r3, r0, #1
 8007d8c:	d00a      	beq.n	8007da4 <sbrk_aligned+0x34>
 8007d8e:	1cc4      	adds	r4, r0, #3
 8007d90:	f024 0403 	bic.w	r4, r4, #3
 8007d94:	42a0      	cmp	r0, r4
 8007d96:	d007      	beq.n	8007da8 <sbrk_aligned+0x38>
 8007d98:	1a21      	subs	r1, r4, r0
 8007d9a:	4628      	mov	r0, r5
 8007d9c:	f000 f8fe 	bl	8007f9c <_sbrk_r>
 8007da0:	3001      	adds	r0, #1
 8007da2:	d101      	bne.n	8007da8 <sbrk_aligned+0x38>
 8007da4:	f04f 34ff 	mov.w	r4, #4294967295
 8007da8:	4620      	mov	r0, r4
 8007daa:	bd70      	pop	{r4, r5, r6, pc}
 8007dac:	200030a4 	.word	0x200030a4

08007db0 <_malloc_r>:
 8007db0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007db4:	1ccd      	adds	r5, r1, #3
 8007db6:	f025 0503 	bic.w	r5, r5, #3
 8007dba:	3508      	adds	r5, #8
 8007dbc:	2d0c      	cmp	r5, #12
 8007dbe:	bf38      	it	cc
 8007dc0:	250c      	movcc	r5, #12
 8007dc2:	2d00      	cmp	r5, #0
 8007dc4:	4607      	mov	r7, r0
 8007dc6:	db01      	blt.n	8007dcc <_malloc_r+0x1c>
 8007dc8:	42a9      	cmp	r1, r5
 8007dca:	d905      	bls.n	8007dd8 <_malloc_r+0x28>
 8007dcc:	230c      	movs	r3, #12
 8007dce:	603b      	str	r3, [r7, #0]
 8007dd0:	2600      	movs	r6, #0
 8007dd2:	4630      	mov	r0, r6
 8007dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dd8:	4e2e      	ldr	r6, [pc, #184]	; (8007e94 <_malloc_r+0xe4>)
 8007dda:	f001 fc73 	bl	80096c4 <__malloc_lock>
 8007dde:	6833      	ldr	r3, [r6, #0]
 8007de0:	461c      	mov	r4, r3
 8007de2:	bb34      	cbnz	r4, 8007e32 <_malloc_r+0x82>
 8007de4:	4629      	mov	r1, r5
 8007de6:	4638      	mov	r0, r7
 8007de8:	f7ff ffc2 	bl	8007d70 <sbrk_aligned>
 8007dec:	1c43      	adds	r3, r0, #1
 8007dee:	4604      	mov	r4, r0
 8007df0:	d14d      	bne.n	8007e8e <_malloc_r+0xde>
 8007df2:	6834      	ldr	r4, [r6, #0]
 8007df4:	4626      	mov	r6, r4
 8007df6:	2e00      	cmp	r6, #0
 8007df8:	d140      	bne.n	8007e7c <_malloc_r+0xcc>
 8007dfa:	6823      	ldr	r3, [r4, #0]
 8007dfc:	4631      	mov	r1, r6
 8007dfe:	4638      	mov	r0, r7
 8007e00:	eb04 0803 	add.w	r8, r4, r3
 8007e04:	f000 f8ca 	bl	8007f9c <_sbrk_r>
 8007e08:	4580      	cmp	r8, r0
 8007e0a:	d13a      	bne.n	8007e82 <_malloc_r+0xd2>
 8007e0c:	6821      	ldr	r1, [r4, #0]
 8007e0e:	3503      	adds	r5, #3
 8007e10:	1a6d      	subs	r5, r5, r1
 8007e12:	f025 0503 	bic.w	r5, r5, #3
 8007e16:	3508      	adds	r5, #8
 8007e18:	2d0c      	cmp	r5, #12
 8007e1a:	bf38      	it	cc
 8007e1c:	250c      	movcc	r5, #12
 8007e1e:	4629      	mov	r1, r5
 8007e20:	4638      	mov	r0, r7
 8007e22:	f7ff ffa5 	bl	8007d70 <sbrk_aligned>
 8007e26:	3001      	adds	r0, #1
 8007e28:	d02b      	beq.n	8007e82 <_malloc_r+0xd2>
 8007e2a:	6823      	ldr	r3, [r4, #0]
 8007e2c:	442b      	add	r3, r5
 8007e2e:	6023      	str	r3, [r4, #0]
 8007e30:	e00e      	b.n	8007e50 <_malloc_r+0xa0>
 8007e32:	6822      	ldr	r2, [r4, #0]
 8007e34:	1b52      	subs	r2, r2, r5
 8007e36:	d41e      	bmi.n	8007e76 <_malloc_r+0xc6>
 8007e38:	2a0b      	cmp	r2, #11
 8007e3a:	d916      	bls.n	8007e6a <_malloc_r+0xba>
 8007e3c:	1961      	adds	r1, r4, r5
 8007e3e:	42a3      	cmp	r3, r4
 8007e40:	6025      	str	r5, [r4, #0]
 8007e42:	bf18      	it	ne
 8007e44:	6059      	strne	r1, [r3, #4]
 8007e46:	6863      	ldr	r3, [r4, #4]
 8007e48:	bf08      	it	eq
 8007e4a:	6031      	streq	r1, [r6, #0]
 8007e4c:	5162      	str	r2, [r4, r5]
 8007e4e:	604b      	str	r3, [r1, #4]
 8007e50:	4638      	mov	r0, r7
 8007e52:	f104 060b 	add.w	r6, r4, #11
 8007e56:	f001 fc3b 	bl	80096d0 <__malloc_unlock>
 8007e5a:	f026 0607 	bic.w	r6, r6, #7
 8007e5e:	1d23      	adds	r3, r4, #4
 8007e60:	1af2      	subs	r2, r6, r3
 8007e62:	d0b6      	beq.n	8007dd2 <_malloc_r+0x22>
 8007e64:	1b9b      	subs	r3, r3, r6
 8007e66:	50a3      	str	r3, [r4, r2]
 8007e68:	e7b3      	b.n	8007dd2 <_malloc_r+0x22>
 8007e6a:	6862      	ldr	r2, [r4, #4]
 8007e6c:	42a3      	cmp	r3, r4
 8007e6e:	bf0c      	ite	eq
 8007e70:	6032      	streq	r2, [r6, #0]
 8007e72:	605a      	strne	r2, [r3, #4]
 8007e74:	e7ec      	b.n	8007e50 <_malloc_r+0xa0>
 8007e76:	4623      	mov	r3, r4
 8007e78:	6864      	ldr	r4, [r4, #4]
 8007e7a:	e7b2      	b.n	8007de2 <_malloc_r+0x32>
 8007e7c:	4634      	mov	r4, r6
 8007e7e:	6876      	ldr	r6, [r6, #4]
 8007e80:	e7b9      	b.n	8007df6 <_malloc_r+0x46>
 8007e82:	230c      	movs	r3, #12
 8007e84:	603b      	str	r3, [r7, #0]
 8007e86:	4638      	mov	r0, r7
 8007e88:	f001 fc22 	bl	80096d0 <__malloc_unlock>
 8007e8c:	e7a1      	b.n	8007dd2 <_malloc_r+0x22>
 8007e8e:	6025      	str	r5, [r4, #0]
 8007e90:	e7de      	b.n	8007e50 <_malloc_r+0xa0>
 8007e92:	bf00      	nop
 8007e94:	200030a0 	.word	0x200030a0

08007e98 <iprintf>:
 8007e98:	b40f      	push	{r0, r1, r2, r3}
 8007e9a:	4b0a      	ldr	r3, [pc, #40]	; (8007ec4 <iprintf+0x2c>)
 8007e9c:	b513      	push	{r0, r1, r4, lr}
 8007e9e:	681c      	ldr	r4, [r3, #0]
 8007ea0:	b124      	cbz	r4, 8007eac <iprintf+0x14>
 8007ea2:	69a3      	ldr	r3, [r4, #24]
 8007ea4:	b913      	cbnz	r3, 8007eac <iprintf+0x14>
 8007ea6:	4620      	mov	r0, r4
 8007ea8:	f7ff fe86 	bl	8007bb8 <__sinit>
 8007eac:	ab05      	add	r3, sp, #20
 8007eae:	9a04      	ldr	r2, [sp, #16]
 8007eb0:	68a1      	ldr	r1, [r4, #8]
 8007eb2:	9301      	str	r3, [sp, #4]
 8007eb4:	4620      	mov	r0, r4
 8007eb6:	f002 f95f 	bl	800a178 <_vfiprintf_r>
 8007eba:	b002      	add	sp, #8
 8007ebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ec0:	b004      	add	sp, #16
 8007ec2:	4770      	bx	lr
 8007ec4:	20000010 	.word	0x20000010

08007ec8 <cleanup_glue>:
 8007ec8:	b538      	push	{r3, r4, r5, lr}
 8007eca:	460c      	mov	r4, r1
 8007ecc:	6809      	ldr	r1, [r1, #0]
 8007ece:	4605      	mov	r5, r0
 8007ed0:	b109      	cbz	r1, 8007ed6 <cleanup_glue+0xe>
 8007ed2:	f7ff fff9 	bl	8007ec8 <cleanup_glue>
 8007ed6:	4621      	mov	r1, r4
 8007ed8:	4628      	mov	r0, r5
 8007eda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ede:	f002 b8d5 	b.w	800a08c <_free_r>
	...

08007ee4 <_reclaim_reent>:
 8007ee4:	4b2c      	ldr	r3, [pc, #176]	; (8007f98 <_reclaim_reent+0xb4>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4283      	cmp	r3, r0
 8007eea:	b570      	push	{r4, r5, r6, lr}
 8007eec:	4604      	mov	r4, r0
 8007eee:	d051      	beq.n	8007f94 <_reclaim_reent+0xb0>
 8007ef0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8007ef2:	b143      	cbz	r3, 8007f06 <_reclaim_reent+0x22>
 8007ef4:	68db      	ldr	r3, [r3, #12]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d14a      	bne.n	8007f90 <_reclaim_reent+0xac>
 8007efa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007efc:	6819      	ldr	r1, [r3, #0]
 8007efe:	b111      	cbz	r1, 8007f06 <_reclaim_reent+0x22>
 8007f00:	4620      	mov	r0, r4
 8007f02:	f002 f8c3 	bl	800a08c <_free_r>
 8007f06:	6961      	ldr	r1, [r4, #20]
 8007f08:	b111      	cbz	r1, 8007f10 <_reclaim_reent+0x2c>
 8007f0a:	4620      	mov	r0, r4
 8007f0c:	f002 f8be 	bl	800a08c <_free_r>
 8007f10:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8007f12:	b111      	cbz	r1, 8007f1a <_reclaim_reent+0x36>
 8007f14:	4620      	mov	r0, r4
 8007f16:	f002 f8b9 	bl	800a08c <_free_r>
 8007f1a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007f1c:	b111      	cbz	r1, 8007f24 <_reclaim_reent+0x40>
 8007f1e:	4620      	mov	r0, r4
 8007f20:	f002 f8b4 	bl	800a08c <_free_r>
 8007f24:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8007f26:	b111      	cbz	r1, 8007f2e <_reclaim_reent+0x4a>
 8007f28:	4620      	mov	r0, r4
 8007f2a:	f002 f8af 	bl	800a08c <_free_r>
 8007f2e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8007f30:	b111      	cbz	r1, 8007f38 <_reclaim_reent+0x54>
 8007f32:	4620      	mov	r0, r4
 8007f34:	f002 f8aa 	bl	800a08c <_free_r>
 8007f38:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8007f3a:	b111      	cbz	r1, 8007f42 <_reclaim_reent+0x5e>
 8007f3c:	4620      	mov	r0, r4
 8007f3e:	f002 f8a5 	bl	800a08c <_free_r>
 8007f42:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8007f44:	b111      	cbz	r1, 8007f4c <_reclaim_reent+0x68>
 8007f46:	4620      	mov	r0, r4
 8007f48:	f002 f8a0 	bl	800a08c <_free_r>
 8007f4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f4e:	b111      	cbz	r1, 8007f56 <_reclaim_reent+0x72>
 8007f50:	4620      	mov	r0, r4
 8007f52:	f002 f89b 	bl	800a08c <_free_r>
 8007f56:	69a3      	ldr	r3, [r4, #24]
 8007f58:	b1e3      	cbz	r3, 8007f94 <_reclaim_reent+0xb0>
 8007f5a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007f5c:	4620      	mov	r0, r4
 8007f5e:	4798      	blx	r3
 8007f60:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007f62:	b1b9      	cbz	r1, 8007f94 <_reclaim_reent+0xb0>
 8007f64:	4620      	mov	r0, r4
 8007f66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007f6a:	f7ff bfad 	b.w	8007ec8 <cleanup_glue>
 8007f6e:	5949      	ldr	r1, [r1, r5]
 8007f70:	b941      	cbnz	r1, 8007f84 <_reclaim_reent+0xa0>
 8007f72:	3504      	adds	r5, #4
 8007f74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f76:	2d80      	cmp	r5, #128	; 0x80
 8007f78:	68d9      	ldr	r1, [r3, #12]
 8007f7a:	d1f8      	bne.n	8007f6e <_reclaim_reent+0x8a>
 8007f7c:	4620      	mov	r0, r4
 8007f7e:	f002 f885 	bl	800a08c <_free_r>
 8007f82:	e7ba      	b.n	8007efa <_reclaim_reent+0x16>
 8007f84:	680e      	ldr	r6, [r1, #0]
 8007f86:	4620      	mov	r0, r4
 8007f88:	f002 f880 	bl	800a08c <_free_r>
 8007f8c:	4631      	mov	r1, r6
 8007f8e:	e7ef      	b.n	8007f70 <_reclaim_reent+0x8c>
 8007f90:	2500      	movs	r5, #0
 8007f92:	e7ef      	b.n	8007f74 <_reclaim_reent+0x90>
 8007f94:	bd70      	pop	{r4, r5, r6, pc}
 8007f96:	bf00      	nop
 8007f98:	20000010 	.word	0x20000010

08007f9c <_sbrk_r>:
 8007f9c:	b538      	push	{r3, r4, r5, lr}
 8007f9e:	4d06      	ldr	r5, [pc, #24]	; (8007fb8 <_sbrk_r+0x1c>)
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	4604      	mov	r4, r0
 8007fa4:	4608      	mov	r0, r1
 8007fa6:	602b      	str	r3, [r5, #0]
 8007fa8:	f7f9 fe68 	bl	8001c7c <_sbrk>
 8007fac:	1c43      	adds	r3, r0, #1
 8007fae:	d102      	bne.n	8007fb6 <_sbrk_r+0x1a>
 8007fb0:	682b      	ldr	r3, [r5, #0]
 8007fb2:	b103      	cbz	r3, 8007fb6 <_sbrk_r+0x1a>
 8007fb4:	6023      	str	r3, [r4, #0]
 8007fb6:	bd38      	pop	{r3, r4, r5, pc}
 8007fb8:	200030a8 	.word	0x200030a8

08007fbc <__sread>:
 8007fbc:	b510      	push	{r4, lr}
 8007fbe:	460c      	mov	r4, r1
 8007fc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fc4:	f002 fb9c 	bl	800a700 <_read_r>
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	bfab      	itete	ge
 8007fcc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007fce:	89a3      	ldrhlt	r3, [r4, #12]
 8007fd0:	181b      	addge	r3, r3, r0
 8007fd2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007fd6:	bfac      	ite	ge
 8007fd8:	6563      	strge	r3, [r4, #84]	; 0x54
 8007fda:	81a3      	strhlt	r3, [r4, #12]
 8007fdc:	bd10      	pop	{r4, pc}

08007fde <__swrite>:
 8007fde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fe2:	461f      	mov	r7, r3
 8007fe4:	898b      	ldrh	r3, [r1, #12]
 8007fe6:	05db      	lsls	r3, r3, #23
 8007fe8:	4605      	mov	r5, r0
 8007fea:	460c      	mov	r4, r1
 8007fec:	4616      	mov	r6, r2
 8007fee:	d505      	bpl.n	8007ffc <__swrite+0x1e>
 8007ff0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ff4:	2302      	movs	r3, #2
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	f001 fb40 	bl	800967c <_lseek_r>
 8007ffc:	89a3      	ldrh	r3, [r4, #12]
 8007ffe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008002:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008006:	81a3      	strh	r3, [r4, #12]
 8008008:	4632      	mov	r2, r6
 800800a:	463b      	mov	r3, r7
 800800c:	4628      	mov	r0, r5
 800800e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008012:	f000 bedf 	b.w	8008dd4 <_write_r>

08008016 <__sseek>:
 8008016:	b510      	push	{r4, lr}
 8008018:	460c      	mov	r4, r1
 800801a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800801e:	f001 fb2d 	bl	800967c <_lseek_r>
 8008022:	1c43      	adds	r3, r0, #1
 8008024:	89a3      	ldrh	r3, [r4, #12]
 8008026:	bf15      	itete	ne
 8008028:	6560      	strne	r0, [r4, #84]	; 0x54
 800802a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800802e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008032:	81a3      	strheq	r3, [r4, #12]
 8008034:	bf18      	it	ne
 8008036:	81a3      	strhne	r3, [r4, #12]
 8008038:	bd10      	pop	{r4, pc}

0800803a <__sclose>:
 800803a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800803e:	f000 bedb 	b.w	8008df8 <_close_r>

08008042 <strchr>:
 8008042:	b2c9      	uxtb	r1, r1
 8008044:	4603      	mov	r3, r0
 8008046:	f810 2b01 	ldrb.w	r2, [r0], #1
 800804a:	b11a      	cbz	r2, 8008054 <strchr+0x12>
 800804c:	428a      	cmp	r2, r1
 800804e:	d1f9      	bne.n	8008044 <strchr+0x2>
 8008050:	4618      	mov	r0, r3
 8008052:	4770      	bx	lr
 8008054:	2900      	cmp	r1, #0
 8008056:	bf18      	it	ne
 8008058:	2300      	movne	r3, #0
 800805a:	e7f9      	b.n	8008050 <strchr+0xe>

0800805c <sulp>:
 800805c:	b570      	push	{r4, r5, r6, lr}
 800805e:	4604      	mov	r4, r0
 8008060:	460d      	mov	r5, r1
 8008062:	ec45 4b10 	vmov	d0, r4, r5
 8008066:	4616      	mov	r6, r2
 8008068:	f001 feaa 	bl	8009dc0 <__ulp>
 800806c:	ec51 0b10 	vmov	r0, r1, d0
 8008070:	b17e      	cbz	r6, 8008092 <sulp+0x36>
 8008072:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008076:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800807a:	2b00      	cmp	r3, #0
 800807c:	dd09      	ble.n	8008092 <sulp+0x36>
 800807e:	051b      	lsls	r3, r3, #20
 8008080:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008084:	2400      	movs	r4, #0
 8008086:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800808a:	4622      	mov	r2, r4
 800808c:	462b      	mov	r3, r5
 800808e:	f7f8 fac3 	bl	8000618 <__aeabi_dmul>
 8008092:	bd70      	pop	{r4, r5, r6, pc}
 8008094:	0000      	movs	r0, r0
	...

08008098 <_strtod_l>:
 8008098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800809c:	ed2d 8b02 	vpush	{d8}
 80080a0:	b09d      	sub	sp, #116	; 0x74
 80080a2:	461f      	mov	r7, r3
 80080a4:	2300      	movs	r3, #0
 80080a6:	9318      	str	r3, [sp, #96]	; 0x60
 80080a8:	4ba2      	ldr	r3, [pc, #648]	; (8008334 <_strtod_l+0x29c>)
 80080aa:	9213      	str	r2, [sp, #76]	; 0x4c
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	9305      	str	r3, [sp, #20]
 80080b0:	4604      	mov	r4, r0
 80080b2:	4618      	mov	r0, r3
 80080b4:	4688      	mov	r8, r1
 80080b6:	f7f8 f895 	bl	80001e4 <strlen>
 80080ba:	f04f 0a00 	mov.w	sl, #0
 80080be:	4605      	mov	r5, r0
 80080c0:	f04f 0b00 	mov.w	fp, #0
 80080c4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80080c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080ca:	781a      	ldrb	r2, [r3, #0]
 80080cc:	2a2b      	cmp	r2, #43	; 0x2b
 80080ce:	d04e      	beq.n	800816e <_strtod_l+0xd6>
 80080d0:	d83b      	bhi.n	800814a <_strtod_l+0xb2>
 80080d2:	2a0d      	cmp	r2, #13
 80080d4:	d834      	bhi.n	8008140 <_strtod_l+0xa8>
 80080d6:	2a08      	cmp	r2, #8
 80080d8:	d834      	bhi.n	8008144 <_strtod_l+0xac>
 80080da:	2a00      	cmp	r2, #0
 80080dc:	d03e      	beq.n	800815c <_strtod_l+0xc4>
 80080de:	2300      	movs	r3, #0
 80080e0:	930a      	str	r3, [sp, #40]	; 0x28
 80080e2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80080e4:	7833      	ldrb	r3, [r6, #0]
 80080e6:	2b30      	cmp	r3, #48	; 0x30
 80080e8:	f040 80b0 	bne.w	800824c <_strtod_l+0x1b4>
 80080ec:	7873      	ldrb	r3, [r6, #1]
 80080ee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80080f2:	2b58      	cmp	r3, #88	; 0x58
 80080f4:	d168      	bne.n	80081c8 <_strtod_l+0x130>
 80080f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080f8:	9301      	str	r3, [sp, #4]
 80080fa:	ab18      	add	r3, sp, #96	; 0x60
 80080fc:	9702      	str	r7, [sp, #8]
 80080fe:	9300      	str	r3, [sp, #0]
 8008100:	4a8d      	ldr	r2, [pc, #564]	; (8008338 <_strtod_l+0x2a0>)
 8008102:	ab19      	add	r3, sp, #100	; 0x64
 8008104:	a917      	add	r1, sp, #92	; 0x5c
 8008106:	4620      	mov	r0, r4
 8008108:	f000 ffb0 	bl	800906c <__gethex>
 800810c:	f010 0707 	ands.w	r7, r0, #7
 8008110:	4605      	mov	r5, r0
 8008112:	d005      	beq.n	8008120 <_strtod_l+0x88>
 8008114:	2f06      	cmp	r7, #6
 8008116:	d12c      	bne.n	8008172 <_strtod_l+0xda>
 8008118:	3601      	adds	r6, #1
 800811a:	2300      	movs	r3, #0
 800811c:	9617      	str	r6, [sp, #92]	; 0x5c
 800811e:	930a      	str	r3, [sp, #40]	; 0x28
 8008120:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008122:	2b00      	cmp	r3, #0
 8008124:	f040 8590 	bne.w	8008c48 <_strtod_l+0xbb0>
 8008128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800812a:	b1eb      	cbz	r3, 8008168 <_strtod_l+0xd0>
 800812c:	4652      	mov	r2, sl
 800812e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008132:	ec43 2b10 	vmov	d0, r2, r3
 8008136:	b01d      	add	sp, #116	; 0x74
 8008138:	ecbd 8b02 	vpop	{d8}
 800813c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008140:	2a20      	cmp	r2, #32
 8008142:	d1cc      	bne.n	80080de <_strtod_l+0x46>
 8008144:	3301      	adds	r3, #1
 8008146:	9317      	str	r3, [sp, #92]	; 0x5c
 8008148:	e7be      	b.n	80080c8 <_strtod_l+0x30>
 800814a:	2a2d      	cmp	r2, #45	; 0x2d
 800814c:	d1c7      	bne.n	80080de <_strtod_l+0x46>
 800814e:	2201      	movs	r2, #1
 8008150:	920a      	str	r2, [sp, #40]	; 0x28
 8008152:	1c5a      	adds	r2, r3, #1
 8008154:	9217      	str	r2, [sp, #92]	; 0x5c
 8008156:	785b      	ldrb	r3, [r3, #1]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d1c2      	bne.n	80080e2 <_strtod_l+0x4a>
 800815c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800815e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008162:	2b00      	cmp	r3, #0
 8008164:	f040 856e 	bne.w	8008c44 <_strtod_l+0xbac>
 8008168:	4652      	mov	r2, sl
 800816a:	465b      	mov	r3, fp
 800816c:	e7e1      	b.n	8008132 <_strtod_l+0x9a>
 800816e:	2200      	movs	r2, #0
 8008170:	e7ee      	b.n	8008150 <_strtod_l+0xb8>
 8008172:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008174:	b13a      	cbz	r2, 8008186 <_strtod_l+0xee>
 8008176:	2135      	movs	r1, #53	; 0x35
 8008178:	a81a      	add	r0, sp, #104	; 0x68
 800817a:	f001 ff2c 	bl	8009fd6 <__copybits>
 800817e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008180:	4620      	mov	r0, r4
 8008182:	f001 faeb 	bl	800975c <_Bfree>
 8008186:	3f01      	subs	r7, #1
 8008188:	2f04      	cmp	r7, #4
 800818a:	d806      	bhi.n	800819a <_strtod_l+0x102>
 800818c:	e8df f007 	tbb	[pc, r7]
 8008190:	1714030a 	.word	0x1714030a
 8008194:	0a          	.byte	0x0a
 8008195:	00          	.byte	0x00
 8008196:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800819a:	0728      	lsls	r0, r5, #28
 800819c:	d5c0      	bpl.n	8008120 <_strtod_l+0x88>
 800819e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80081a2:	e7bd      	b.n	8008120 <_strtod_l+0x88>
 80081a4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80081a8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80081aa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80081ae:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80081b2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80081b6:	e7f0      	b.n	800819a <_strtod_l+0x102>
 80081b8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800833c <_strtod_l+0x2a4>
 80081bc:	e7ed      	b.n	800819a <_strtod_l+0x102>
 80081be:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80081c2:	f04f 3aff 	mov.w	sl, #4294967295
 80081c6:	e7e8      	b.n	800819a <_strtod_l+0x102>
 80081c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081ca:	1c5a      	adds	r2, r3, #1
 80081cc:	9217      	str	r2, [sp, #92]	; 0x5c
 80081ce:	785b      	ldrb	r3, [r3, #1]
 80081d0:	2b30      	cmp	r3, #48	; 0x30
 80081d2:	d0f9      	beq.n	80081c8 <_strtod_l+0x130>
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d0a3      	beq.n	8008120 <_strtod_l+0x88>
 80081d8:	2301      	movs	r3, #1
 80081da:	f04f 0900 	mov.w	r9, #0
 80081de:	9304      	str	r3, [sp, #16]
 80081e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081e2:	9308      	str	r3, [sp, #32]
 80081e4:	f8cd 901c 	str.w	r9, [sp, #28]
 80081e8:	464f      	mov	r7, r9
 80081ea:	220a      	movs	r2, #10
 80081ec:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80081ee:	7806      	ldrb	r6, [r0, #0]
 80081f0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80081f4:	b2d9      	uxtb	r1, r3
 80081f6:	2909      	cmp	r1, #9
 80081f8:	d92a      	bls.n	8008250 <_strtod_l+0x1b8>
 80081fa:	9905      	ldr	r1, [sp, #20]
 80081fc:	462a      	mov	r2, r5
 80081fe:	f002 fa9b 	bl	800a738 <strncmp>
 8008202:	b398      	cbz	r0, 800826c <_strtod_l+0x1d4>
 8008204:	2000      	movs	r0, #0
 8008206:	4632      	mov	r2, r6
 8008208:	463d      	mov	r5, r7
 800820a:	9005      	str	r0, [sp, #20]
 800820c:	4603      	mov	r3, r0
 800820e:	2a65      	cmp	r2, #101	; 0x65
 8008210:	d001      	beq.n	8008216 <_strtod_l+0x17e>
 8008212:	2a45      	cmp	r2, #69	; 0x45
 8008214:	d118      	bne.n	8008248 <_strtod_l+0x1b0>
 8008216:	b91d      	cbnz	r5, 8008220 <_strtod_l+0x188>
 8008218:	9a04      	ldr	r2, [sp, #16]
 800821a:	4302      	orrs	r2, r0
 800821c:	d09e      	beq.n	800815c <_strtod_l+0xc4>
 800821e:	2500      	movs	r5, #0
 8008220:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8008224:	f108 0201 	add.w	r2, r8, #1
 8008228:	9217      	str	r2, [sp, #92]	; 0x5c
 800822a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800822e:	2a2b      	cmp	r2, #43	; 0x2b
 8008230:	d075      	beq.n	800831e <_strtod_l+0x286>
 8008232:	2a2d      	cmp	r2, #45	; 0x2d
 8008234:	d07b      	beq.n	800832e <_strtod_l+0x296>
 8008236:	f04f 0c00 	mov.w	ip, #0
 800823a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800823e:	2909      	cmp	r1, #9
 8008240:	f240 8082 	bls.w	8008348 <_strtod_l+0x2b0>
 8008244:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008248:	2600      	movs	r6, #0
 800824a:	e09d      	b.n	8008388 <_strtod_l+0x2f0>
 800824c:	2300      	movs	r3, #0
 800824e:	e7c4      	b.n	80081da <_strtod_l+0x142>
 8008250:	2f08      	cmp	r7, #8
 8008252:	bfd8      	it	le
 8008254:	9907      	ldrle	r1, [sp, #28]
 8008256:	f100 0001 	add.w	r0, r0, #1
 800825a:	bfda      	itte	le
 800825c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008260:	9307      	strle	r3, [sp, #28]
 8008262:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008266:	3701      	adds	r7, #1
 8008268:	9017      	str	r0, [sp, #92]	; 0x5c
 800826a:	e7bf      	b.n	80081ec <_strtod_l+0x154>
 800826c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800826e:	195a      	adds	r2, r3, r5
 8008270:	9217      	str	r2, [sp, #92]	; 0x5c
 8008272:	5d5a      	ldrb	r2, [r3, r5]
 8008274:	2f00      	cmp	r7, #0
 8008276:	d037      	beq.n	80082e8 <_strtod_l+0x250>
 8008278:	9005      	str	r0, [sp, #20]
 800827a:	463d      	mov	r5, r7
 800827c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008280:	2b09      	cmp	r3, #9
 8008282:	d912      	bls.n	80082aa <_strtod_l+0x212>
 8008284:	2301      	movs	r3, #1
 8008286:	e7c2      	b.n	800820e <_strtod_l+0x176>
 8008288:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800828a:	1c5a      	adds	r2, r3, #1
 800828c:	9217      	str	r2, [sp, #92]	; 0x5c
 800828e:	785a      	ldrb	r2, [r3, #1]
 8008290:	3001      	adds	r0, #1
 8008292:	2a30      	cmp	r2, #48	; 0x30
 8008294:	d0f8      	beq.n	8008288 <_strtod_l+0x1f0>
 8008296:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800829a:	2b08      	cmp	r3, #8
 800829c:	f200 84d9 	bhi.w	8008c52 <_strtod_l+0xbba>
 80082a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80082a2:	9005      	str	r0, [sp, #20]
 80082a4:	2000      	movs	r0, #0
 80082a6:	9308      	str	r3, [sp, #32]
 80082a8:	4605      	mov	r5, r0
 80082aa:	3a30      	subs	r2, #48	; 0x30
 80082ac:	f100 0301 	add.w	r3, r0, #1
 80082b0:	d014      	beq.n	80082dc <_strtod_l+0x244>
 80082b2:	9905      	ldr	r1, [sp, #20]
 80082b4:	4419      	add	r1, r3
 80082b6:	9105      	str	r1, [sp, #20]
 80082b8:	462b      	mov	r3, r5
 80082ba:	eb00 0e05 	add.w	lr, r0, r5
 80082be:	210a      	movs	r1, #10
 80082c0:	4573      	cmp	r3, lr
 80082c2:	d113      	bne.n	80082ec <_strtod_l+0x254>
 80082c4:	182b      	adds	r3, r5, r0
 80082c6:	2b08      	cmp	r3, #8
 80082c8:	f105 0501 	add.w	r5, r5, #1
 80082cc:	4405      	add	r5, r0
 80082ce:	dc1c      	bgt.n	800830a <_strtod_l+0x272>
 80082d0:	9907      	ldr	r1, [sp, #28]
 80082d2:	230a      	movs	r3, #10
 80082d4:	fb03 2301 	mla	r3, r3, r1, r2
 80082d8:	9307      	str	r3, [sp, #28]
 80082da:	2300      	movs	r3, #0
 80082dc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80082de:	1c51      	adds	r1, r2, #1
 80082e0:	9117      	str	r1, [sp, #92]	; 0x5c
 80082e2:	7852      	ldrb	r2, [r2, #1]
 80082e4:	4618      	mov	r0, r3
 80082e6:	e7c9      	b.n	800827c <_strtod_l+0x1e4>
 80082e8:	4638      	mov	r0, r7
 80082ea:	e7d2      	b.n	8008292 <_strtod_l+0x1fa>
 80082ec:	2b08      	cmp	r3, #8
 80082ee:	dc04      	bgt.n	80082fa <_strtod_l+0x262>
 80082f0:	9e07      	ldr	r6, [sp, #28]
 80082f2:	434e      	muls	r6, r1
 80082f4:	9607      	str	r6, [sp, #28]
 80082f6:	3301      	adds	r3, #1
 80082f8:	e7e2      	b.n	80082c0 <_strtod_l+0x228>
 80082fa:	f103 0c01 	add.w	ip, r3, #1
 80082fe:	f1bc 0f10 	cmp.w	ip, #16
 8008302:	bfd8      	it	le
 8008304:	fb01 f909 	mulle.w	r9, r1, r9
 8008308:	e7f5      	b.n	80082f6 <_strtod_l+0x25e>
 800830a:	2d10      	cmp	r5, #16
 800830c:	bfdc      	itt	le
 800830e:	230a      	movle	r3, #10
 8008310:	fb03 2909 	mlale	r9, r3, r9, r2
 8008314:	e7e1      	b.n	80082da <_strtod_l+0x242>
 8008316:	2300      	movs	r3, #0
 8008318:	9305      	str	r3, [sp, #20]
 800831a:	2301      	movs	r3, #1
 800831c:	e77c      	b.n	8008218 <_strtod_l+0x180>
 800831e:	f04f 0c00 	mov.w	ip, #0
 8008322:	f108 0202 	add.w	r2, r8, #2
 8008326:	9217      	str	r2, [sp, #92]	; 0x5c
 8008328:	f898 2002 	ldrb.w	r2, [r8, #2]
 800832c:	e785      	b.n	800823a <_strtod_l+0x1a2>
 800832e:	f04f 0c01 	mov.w	ip, #1
 8008332:	e7f6      	b.n	8008322 <_strtod_l+0x28a>
 8008334:	0800ae70 	.word	0x0800ae70
 8008338:	0800aca4 	.word	0x0800aca4
 800833c:	7ff00000 	.word	0x7ff00000
 8008340:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008342:	1c51      	adds	r1, r2, #1
 8008344:	9117      	str	r1, [sp, #92]	; 0x5c
 8008346:	7852      	ldrb	r2, [r2, #1]
 8008348:	2a30      	cmp	r2, #48	; 0x30
 800834a:	d0f9      	beq.n	8008340 <_strtod_l+0x2a8>
 800834c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008350:	2908      	cmp	r1, #8
 8008352:	f63f af79 	bhi.w	8008248 <_strtod_l+0x1b0>
 8008356:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800835a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800835c:	9206      	str	r2, [sp, #24]
 800835e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008360:	1c51      	adds	r1, r2, #1
 8008362:	9117      	str	r1, [sp, #92]	; 0x5c
 8008364:	7852      	ldrb	r2, [r2, #1]
 8008366:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800836a:	2e09      	cmp	r6, #9
 800836c:	d937      	bls.n	80083de <_strtod_l+0x346>
 800836e:	9e06      	ldr	r6, [sp, #24]
 8008370:	1b89      	subs	r1, r1, r6
 8008372:	2908      	cmp	r1, #8
 8008374:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008378:	dc02      	bgt.n	8008380 <_strtod_l+0x2e8>
 800837a:	4576      	cmp	r6, lr
 800837c:	bfa8      	it	ge
 800837e:	4676      	movge	r6, lr
 8008380:	f1bc 0f00 	cmp.w	ip, #0
 8008384:	d000      	beq.n	8008388 <_strtod_l+0x2f0>
 8008386:	4276      	negs	r6, r6
 8008388:	2d00      	cmp	r5, #0
 800838a:	d14d      	bne.n	8008428 <_strtod_l+0x390>
 800838c:	9904      	ldr	r1, [sp, #16]
 800838e:	4301      	orrs	r1, r0
 8008390:	f47f aec6 	bne.w	8008120 <_strtod_l+0x88>
 8008394:	2b00      	cmp	r3, #0
 8008396:	f47f aee1 	bne.w	800815c <_strtod_l+0xc4>
 800839a:	2a69      	cmp	r2, #105	; 0x69
 800839c:	d027      	beq.n	80083ee <_strtod_l+0x356>
 800839e:	dc24      	bgt.n	80083ea <_strtod_l+0x352>
 80083a0:	2a49      	cmp	r2, #73	; 0x49
 80083a2:	d024      	beq.n	80083ee <_strtod_l+0x356>
 80083a4:	2a4e      	cmp	r2, #78	; 0x4e
 80083a6:	f47f aed9 	bne.w	800815c <_strtod_l+0xc4>
 80083aa:	499f      	ldr	r1, [pc, #636]	; (8008628 <_strtod_l+0x590>)
 80083ac:	a817      	add	r0, sp, #92	; 0x5c
 80083ae:	f001 f8b5 	bl	800951c <__match>
 80083b2:	2800      	cmp	r0, #0
 80083b4:	f43f aed2 	beq.w	800815c <_strtod_l+0xc4>
 80083b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	2b28      	cmp	r3, #40	; 0x28
 80083be:	d12d      	bne.n	800841c <_strtod_l+0x384>
 80083c0:	499a      	ldr	r1, [pc, #616]	; (800862c <_strtod_l+0x594>)
 80083c2:	aa1a      	add	r2, sp, #104	; 0x68
 80083c4:	a817      	add	r0, sp, #92	; 0x5c
 80083c6:	f001 f8bd 	bl	8009544 <__hexnan>
 80083ca:	2805      	cmp	r0, #5
 80083cc:	d126      	bne.n	800841c <_strtod_l+0x384>
 80083ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80083d0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80083d4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80083d8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80083dc:	e6a0      	b.n	8008120 <_strtod_l+0x88>
 80083de:	210a      	movs	r1, #10
 80083e0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80083e4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80083e8:	e7b9      	b.n	800835e <_strtod_l+0x2c6>
 80083ea:	2a6e      	cmp	r2, #110	; 0x6e
 80083ec:	e7db      	b.n	80083a6 <_strtod_l+0x30e>
 80083ee:	4990      	ldr	r1, [pc, #576]	; (8008630 <_strtod_l+0x598>)
 80083f0:	a817      	add	r0, sp, #92	; 0x5c
 80083f2:	f001 f893 	bl	800951c <__match>
 80083f6:	2800      	cmp	r0, #0
 80083f8:	f43f aeb0 	beq.w	800815c <_strtod_l+0xc4>
 80083fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80083fe:	498d      	ldr	r1, [pc, #564]	; (8008634 <_strtod_l+0x59c>)
 8008400:	3b01      	subs	r3, #1
 8008402:	a817      	add	r0, sp, #92	; 0x5c
 8008404:	9317      	str	r3, [sp, #92]	; 0x5c
 8008406:	f001 f889 	bl	800951c <__match>
 800840a:	b910      	cbnz	r0, 8008412 <_strtod_l+0x37a>
 800840c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800840e:	3301      	adds	r3, #1
 8008410:	9317      	str	r3, [sp, #92]	; 0x5c
 8008412:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008644 <_strtod_l+0x5ac>
 8008416:	f04f 0a00 	mov.w	sl, #0
 800841a:	e681      	b.n	8008120 <_strtod_l+0x88>
 800841c:	4886      	ldr	r0, [pc, #536]	; (8008638 <_strtod_l+0x5a0>)
 800841e:	f002 f983 	bl	800a728 <nan>
 8008422:	ec5b ab10 	vmov	sl, fp, d0
 8008426:	e67b      	b.n	8008120 <_strtod_l+0x88>
 8008428:	9b05      	ldr	r3, [sp, #20]
 800842a:	9807      	ldr	r0, [sp, #28]
 800842c:	1af3      	subs	r3, r6, r3
 800842e:	2f00      	cmp	r7, #0
 8008430:	bf08      	it	eq
 8008432:	462f      	moveq	r7, r5
 8008434:	2d10      	cmp	r5, #16
 8008436:	9306      	str	r3, [sp, #24]
 8008438:	46a8      	mov	r8, r5
 800843a:	bfa8      	it	ge
 800843c:	f04f 0810 	movge.w	r8, #16
 8008440:	f7f8 f870 	bl	8000524 <__aeabi_ui2d>
 8008444:	2d09      	cmp	r5, #9
 8008446:	4682      	mov	sl, r0
 8008448:	468b      	mov	fp, r1
 800844a:	dd13      	ble.n	8008474 <_strtod_l+0x3dc>
 800844c:	4b7b      	ldr	r3, [pc, #492]	; (800863c <_strtod_l+0x5a4>)
 800844e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008452:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008456:	f7f8 f8df 	bl	8000618 <__aeabi_dmul>
 800845a:	4682      	mov	sl, r0
 800845c:	4648      	mov	r0, r9
 800845e:	468b      	mov	fp, r1
 8008460:	f7f8 f860 	bl	8000524 <__aeabi_ui2d>
 8008464:	4602      	mov	r2, r0
 8008466:	460b      	mov	r3, r1
 8008468:	4650      	mov	r0, sl
 800846a:	4659      	mov	r1, fp
 800846c:	f7f7 ff1e 	bl	80002ac <__adddf3>
 8008470:	4682      	mov	sl, r0
 8008472:	468b      	mov	fp, r1
 8008474:	2d0f      	cmp	r5, #15
 8008476:	dc38      	bgt.n	80084ea <_strtod_l+0x452>
 8008478:	9b06      	ldr	r3, [sp, #24]
 800847a:	2b00      	cmp	r3, #0
 800847c:	f43f ae50 	beq.w	8008120 <_strtod_l+0x88>
 8008480:	dd24      	ble.n	80084cc <_strtod_l+0x434>
 8008482:	2b16      	cmp	r3, #22
 8008484:	dc0b      	bgt.n	800849e <_strtod_l+0x406>
 8008486:	496d      	ldr	r1, [pc, #436]	; (800863c <_strtod_l+0x5a4>)
 8008488:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800848c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008490:	4652      	mov	r2, sl
 8008492:	465b      	mov	r3, fp
 8008494:	f7f8 f8c0 	bl	8000618 <__aeabi_dmul>
 8008498:	4682      	mov	sl, r0
 800849a:	468b      	mov	fp, r1
 800849c:	e640      	b.n	8008120 <_strtod_l+0x88>
 800849e:	9a06      	ldr	r2, [sp, #24]
 80084a0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80084a4:	4293      	cmp	r3, r2
 80084a6:	db20      	blt.n	80084ea <_strtod_l+0x452>
 80084a8:	4c64      	ldr	r4, [pc, #400]	; (800863c <_strtod_l+0x5a4>)
 80084aa:	f1c5 050f 	rsb	r5, r5, #15
 80084ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80084b2:	4652      	mov	r2, sl
 80084b4:	465b      	mov	r3, fp
 80084b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084ba:	f7f8 f8ad 	bl	8000618 <__aeabi_dmul>
 80084be:	9b06      	ldr	r3, [sp, #24]
 80084c0:	1b5d      	subs	r5, r3, r5
 80084c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80084c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80084ca:	e7e3      	b.n	8008494 <_strtod_l+0x3fc>
 80084cc:	9b06      	ldr	r3, [sp, #24]
 80084ce:	3316      	adds	r3, #22
 80084d0:	db0b      	blt.n	80084ea <_strtod_l+0x452>
 80084d2:	9b05      	ldr	r3, [sp, #20]
 80084d4:	1b9e      	subs	r6, r3, r6
 80084d6:	4b59      	ldr	r3, [pc, #356]	; (800863c <_strtod_l+0x5a4>)
 80084d8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80084dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80084e0:	4650      	mov	r0, sl
 80084e2:	4659      	mov	r1, fp
 80084e4:	f7f8 f9c2 	bl	800086c <__aeabi_ddiv>
 80084e8:	e7d6      	b.n	8008498 <_strtod_l+0x400>
 80084ea:	9b06      	ldr	r3, [sp, #24]
 80084ec:	eba5 0808 	sub.w	r8, r5, r8
 80084f0:	4498      	add	r8, r3
 80084f2:	f1b8 0f00 	cmp.w	r8, #0
 80084f6:	dd74      	ble.n	80085e2 <_strtod_l+0x54a>
 80084f8:	f018 030f 	ands.w	r3, r8, #15
 80084fc:	d00a      	beq.n	8008514 <_strtod_l+0x47c>
 80084fe:	494f      	ldr	r1, [pc, #316]	; (800863c <_strtod_l+0x5a4>)
 8008500:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008504:	4652      	mov	r2, sl
 8008506:	465b      	mov	r3, fp
 8008508:	e9d1 0100 	ldrd	r0, r1, [r1]
 800850c:	f7f8 f884 	bl	8000618 <__aeabi_dmul>
 8008510:	4682      	mov	sl, r0
 8008512:	468b      	mov	fp, r1
 8008514:	f038 080f 	bics.w	r8, r8, #15
 8008518:	d04f      	beq.n	80085ba <_strtod_l+0x522>
 800851a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800851e:	dd22      	ble.n	8008566 <_strtod_l+0x4ce>
 8008520:	2500      	movs	r5, #0
 8008522:	462e      	mov	r6, r5
 8008524:	9507      	str	r5, [sp, #28]
 8008526:	9505      	str	r5, [sp, #20]
 8008528:	2322      	movs	r3, #34	; 0x22
 800852a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008644 <_strtod_l+0x5ac>
 800852e:	6023      	str	r3, [r4, #0]
 8008530:	f04f 0a00 	mov.w	sl, #0
 8008534:	9b07      	ldr	r3, [sp, #28]
 8008536:	2b00      	cmp	r3, #0
 8008538:	f43f adf2 	beq.w	8008120 <_strtod_l+0x88>
 800853c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800853e:	4620      	mov	r0, r4
 8008540:	f001 f90c 	bl	800975c <_Bfree>
 8008544:	9905      	ldr	r1, [sp, #20]
 8008546:	4620      	mov	r0, r4
 8008548:	f001 f908 	bl	800975c <_Bfree>
 800854c:	4631      	mov	r1, r6
 800854e:	4620      	mov	r0, r4
 8008550:	f001 f904 	bl	800975c <_Bfree>
 8008554:	9907      	ldr	r1, [sp, #28]
 8008556:	4620      	mov	r0, r4
 8008558:	f001 f900 	bl	800975c <_Bfree>
 800855c:	4629      	mov	r1, r5
 800855e:	4620      	mov	r0, r4
 8008560:	f001 f8fc 	bl	800975c <_Bfree>
 8008564:	e5dc      	b.n	8008120 <_strtod_l+0x88>
 8008566:	4b36      	ldr	r3, [pc, #216]	; (8008640 <_strtod_l+0x5a8>)
 8008568:	9304      	str	r3, [sp, #16]
 800856a:	2300      	movs	r3, #0
 800856c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008570:	4650      	mov	r0, sl
 8008572:	4659      	mov	r1, fp
 8008574:	4699      	mov	r9, r3
 8008576:	f1b8 0f01 	cmp.w	r8, #1
 800857a:	dc21      	bgt.n	80085c0 <_strtod_l+0x528>
 800857c:	b10b      	cbz	r3, 8008582 <_strtod_l+0x4ea>
 800857e:	4682      	mov	sl, r0
 8008580:	468b      	mov	fp, r1
 8008582:	4b2f      	ldr	r3, [pc, #188]	; (8008640 <_strtod_l+0x5a8>)
 8008584:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008588:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800858c:	4652      	mov	r2, sl
 800858e:	465b      	mov	r3, fp
 8008590:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008594:	f7f8 f840 	bl	8000618 <__aeabi_dmul>
 8008598:	4b2a      	ldr	r3, [pc, #168]	; (8008644 <_strtod_l+0x5ac>)
 800859a:	460a      	mov	r2, r1
 800859c:	400b      	ands	r3, r1
 800859e:	492a      	ldr	r1, [pc, #168]	; (8008648 <_strtod_l+0x5b0>)
 80085a0:	428b      	cmp	r3, r1
 80085a2:	4682      	mov	sl, r0
 80085a4:	d8bc      	bhi.n	8008520 <_strtod_l+0x488>
 80085a6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80085aa:	428b      	cmp	r3, r1
 80085ac:	bf86      	itte	hi
 80085ae:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800864c <_strtod_l+0x5b4>
 80085b2:	f04f 3aff 	movhi.w	sl, #4294967295
 80085b6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80085ba:	2300      	movs	r3, #0
 80085bc:	9304      	str	r3, [sp, #16]
 80085be:	e084      	b.n	80086ca <_strtod_l+0x632>
 80085c0:	f018 0f01 	tst.w	r8, #1
 80085c4:	d005      	beq.n	80085d2 <_strtod_l+0x53a>
 80085c6:	9b04      	ldr	r3, [sp, #16]
 80085c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085cc:	f7f8 f824 	bl	8000618 <__aeabi_dmul>
 80085d0:	2301      	movs	r3, #1
 80085d2:	9a04      	ldr	r2, [sp, #16]
 80085d4:	3208      	adds	r2, #8
 80085d6:	f109 0901 	add.w	r9, r9, #1
 80085da:	ea4f 0868 	mov.w	r8, r8, asr #1
 80085de:	9204      	str	r2, [sp, #16]
 80085e0:	e7c9      	b.n	8008576 <_strtod_l+0x4de>
 80085e2:	d0ea      	beq.n	80085ba <_strtod_l+0x522>
 80085e4:	f1c8 0800 	rsb	r8, r8, #0
 80085e8:	f018 020f 	ands.w	r2, r8, #15
 80085ec:	d00a      	beq.n	8008604 <_strtod_l+0x56c>
 80085ee:	4b13      	ldr	r3, [pc, #76]	; (800863c <_strtod_l+0x5a4>)
 80085f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085f4:	4650      	mov	r0, sl
 80085f6:	4659      	mov	r1, fp
 80085f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085fc:	f7f8 f936 	bl	800086c <__aeabi_ddiv>
 8008600:	4682      	mov	sl, r0
 8008602:	468b      	mov	fp, r1
 8008604:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008608:	d0d7      	beq.n	80085ba <_strtod_l+0x522>
 800860a:	f1b8 0f1f 	cmp.w	r8, #31
 800860e:	dd1f      	ble.n	8008650 <_strtod_l+0x5b8>
 8008610:	2500      	movs	r5, #0
 8008612:	462e      	mov	r6, r5
 8008614:	9507      	str	r5, [sp, #28]
 8008616:	9505      	str	r5, [sp, #20]
 8008618:	2322      	movs	r3, #34	; 0x22
 800861a:	f04f 0a00 	mov.w	sl, #0
 800861e:	f04f 0b00 	mov.w	fp, #0
 8008622:	6023      	str	r3, [r4, #0]
 8008624:	e786      	b.n	8008534 <_strtod_l+0x49c>
 8008626:	bf00      	nop
 8008628:	0800aca1 	.word	0x0800aca1
 800862c:	0800acb8 	.word	0x0800acb8
 8008630:	0800ac98 	.word	0x0800ac98
 8008634:	0800ac9b 	.word	0x0800ac9b
 8008638:	0800b062 	.word	0x0800b062
 800863c:	0800af20 	.word	0x0800af20
 8008640:	0800aef8 	.word	0x0800aef8
 8008644:	7ff00000 	.word	0x7ff00000
 8008648:	7ca00000 	.word	0x7ca00000
 800864c:	7fefffff 	.word	0x7fefffff
 8008650:	f018 0310 	ands.w	r3, r8, #16
 8008654:	bf18      	it	ne
 8008656:	236a      	movne	r3, #106	; 0x6a
 8008658:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008a08 <_strtod_l+0x970>
 800865c:	9304      	str	r3, [sp, #16]
 800865e:	4650      	mov	r0, sl
 8008660:	4659      	mov	r1, fp
 8008662:	2300      	movs	r3, #0
 8008664:	f018 0f01 	tst.w	r8, #1
 8008668:	d004      	beq.n	8008674 <_strtod_l+0x5dc>
 800866a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800866e:	f7f7 ffd3 	bl	8000618 <__aeabi_dmul>
 8008672:	2301      	movs	r3, #1
 8008674:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008678:	f109 0908 	add.w	r9, r9, #8
 800867c:	d1f2      	bne.n	8008664 <_strtod_l+0x5cc>
 800867e:	b10b      	cbz	r3, 8008684 <_strtod_l+0x5ec>
 8008680:	4682      	mov	sl, r0
 8008682:	468b      	mov	fp, r1
 8008684:	9b04      	ldr	r3, [sp, #16]
 8008686:	b1c3      	cbz	r3, 80086ba <_strtod_l+0x622>
 8008688:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800868c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008690:	2b00      	cmp	r3, #0
 8008692:	4659      	mov	r1, fp
 8008694:	dd11      	ble.n	80086ba <_strtod_l+0x622>
 8008696:	2b1f      	cmp	r3, #31
 8008698:	f340 8124 	ble.w	80088e4 <_strtod_l+0x84c>
 800869c:	2b34      	cmp	r3, #52	; 0x34
 800869e:	bfde      	ittt	le
 80086a0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80086a4:	f04f 33ff 	movle.w	r3, #4294967295
 80086a8:	fa03 f202 	lslle.w	r2, r3, r2
 80086ac:	f04f 0a00 	mov.w	sl, #0
 80086b0:	bfcc      	ite	gt
 80086b2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80086b6:	ea02 0b01 	andle.w	fp, r2, r1
 80086ba:	2200      	movs	r2, #0
 80086bc:	2300      	movs	r3, #0
 80086be:	4650      	mov	r0, sl
 80086c0:	4659      	mov	r1, fp
 80086c2:	f7f8 fa11 	bl	8000ae8 <__aeabi_dcmpeq>
 80086c6:	2800      	cmp	r0, #0
 80086c8:	d1a2      	bne.n	8008610 <_strtod_l+0x578>
 80086ca:	9b07      	ldr	r3, [sp, #28]
 80086cc:	9300      	str	r3, [sp, #0]
 80086ce:	9908      	ldr	r1, [sp, #32]
 80086d0:	462b      	mov	r3, r5
 80086d2:	463a      	mov	r2, r7
 80086d4:	4620      	mov	r0, r4
 80086d6:	f001 f8a9 	bl	800982c <__s2b>
 80086da:	9007      	str	r0, [sp, #28]
 80086dc:	2800      	cmp	r0, #0
 80086de:	f43f af1f 	beq.w	8008520 <_strtod_l+0x488>
 80086e2:	9b05      	ldr	r3, [sp, #20]
 80086e4:	1b9e      	subs	r6, r3, r6
 80086e6:	9b06      	ldr	r3, [sp, #24]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	bfb4      	ite	lt
 80086ec:	4633      	movlt	r3, r6
 80086ee:	2300      	movge	r3, #0
 80086f0:	930c      	str	r3, [sp, #48]	; 0x30
 80086f2:	9b06      	ldr	r3, [sp, #24]
 80086f4:	2500      	movs	r5, #0
 80086f6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80086fa:	9312      	str	r3, [sp, #72]	; 0x48
 80086fc:	462e      	mov	r6, r5
 80086fe:	9b07      	ldr	r3, [sp, #28]
 8008700:	4620      	mov	r0, r4
 8008702:	6859      	ldr	r1, [r3, #4]
 8008704:	f000 ffea 	bl	80096dc <_Balloc>
 8008708:	9005      	str	r0, [sp, #20]
 800870a:	2800      	cmp	r0, #0
 800870c:	f43f af0c 	beq.w	8008528 <_strtod_l+0x490>
 8008710:	9b07      	ldr	r3, [sp, #28]
 8008712:	691a      	ldr	r2, [r3, #16]
 8008714:	3202      	adds	r2, #2
 8008716:	f103 010c 	add.w	r1, r3, #12
 800871a:	0092      	lsls	r2, r2, #2
 800871c:	300c      	adds	r0, #12
 800871e:	f7ff fb10 	bl	8007d42 <memcpy>
 8008722:	ec4b ab10 	vmov	d0, sl, fp
 8008726:	aa1a      	add	r2, sp, #104	; 0x68
 8008728:	a919      	add	r1, sp, #100	; 0x64
 800872a:	4620      	mov	r0, r4
 800872c:	f001 fbc4 	bl	8009eb8 <__d2b>
 8008730:	ec4b ab18 	vmov	d8, sl, fp
 8008734:	9018      	str	r0, [sp, #96]	; 0x60
 8008736:	2800      	cmp	r0, #0
 8008738:	f43f aef6 	beq.w	8008528 <_strtod_l+0x490>
 800873c:	2101      	movs	r1, #1
 800873e:	4620      	mov	r0, r4
 8008740:	f001 f90e 	bl	8009960 <__i2b>
 8008744:	4606      	mov	r6, r0
 8008746:	2800      	cmp	r0, #0
 8008748:	f43f aeee 	beq.w	8008528 <_strtod_l+0x490>
 800874c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800874e:	9904      	ldr	r1, [sp, #16]
 8008750:	2b00      	cmp	r3, #0
 8008752:	bfab      	itete	ge
 8008754:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008756:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008758:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800875a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800875e:	bfac      	ite	ge
 8008760:	eb03 0902 	addge.w	r9, r3, r2
 8008764:	1ad7      	sublt	r7, r2, r3
 8008766:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008768:	eba3 0801 	sub.w	r8, r3, r1
 800876c:	4490      	add	r8, r2
 800876e:	4ba1      	ldr	r3, [pc, #644]	; (80089f4 <_strtod_l+0x95c>)
 8008770:	f108 38ff 	add.w	r8, r8, #4294967295
 8008774:	4598      	cmp	r8, r3
 8008776:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800877a:	f280 80c7 	bge.w	800890c <_strtod_l+0x874>
 800877e:	eba3 0308 	sub.w	r3, r3, r8
 8008782:	2b1f      	cmp	r3, #31
 8008784:	eba2 0203 	sub.w	r2, r2, r3
 8008788:	f04f 0101 	mov.w	r1, #1
 800878c:	f300 80b1 	bgt.w	80088f2 <_strtod_l+0x85a>
 8008790:	fa01 f303 	lsl.w	r3, r1, r3
 8008794:	930d      	str	r3, [sp, #52]	; 0x34
 8008796:	2300      	movs	r3, #0
 8008798:	9308      	str	r3, [sp, #32]
 800879a:	eb09 0802 	add.w	r8, r9, r2
 800879e:	9b04      	ldr	r3, [sp, #16]
 80087a0:	45c1      	cmp	r9, r8
 80087a2:	4417      	add	r7, r2
 80087a4:	441f      	add	r7, r3
 80087a6:	464b      	mov	r3, r9
 80087a8:	bfa8      	it	ge
 80087aa:	4643      	movge	r3, r8
 80087ac:	42bb      	cmp	r3, r7
 80087ae:	bfa8      	it	ge
 80087b0:	463b      	movge	r3, r7
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	bfc2      	ittt	gt
 80087b6:	eba8 0803 	subgt.w	r8, r8, r3
 80087ba:	1aff      	subgt	r7, r7, r3
 80087bc:	eba9 0903 	subgt.w	r9, r9, r3
 80087c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	dd17      	ble.n	80087f6 <_strtod_l+0x75e>
 80087c6:	4631      	mov	r1, r6
 80087c8:	461a      	mov	r2, r3
 80087ca:	4620      	mov	r0, r4
 80087cc:	f001 f988 	bl	8009ae0 <__pow5mult>
 80087d0:	4606      	mov	r6, r0
 80087d2:	2800      	cmp	r0, #0
 80087d4:	f43f aea8 	beq.w	8008528 <_strtod_l+0x490>
 80087d8:	4601      	mov	r1, r0
 80087da:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80087dc:	4620      	mov	r0, r4
 80087de:	f001 f8d5 	bl	800998c <__multiply>
 80087e2:	900b      	str	r0, [sp, #44]	; 0x2c
 80087e4:	2800      	cmp	r0, #0
 80087e6:	f43f ae9f 	beq.w	8008528 <_strtod_l+0x490>
 80087ea:	9918      	ldr	r1, [sp, #96]	; 0x60
 80087ec:	4620      	mov	r0, r4
 80087ee:	f000 ffb5 	bl	800975c <_Bfree>
 80087f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087f4:	9318      	str	r3, [sp, #96]	; 0x60
 80087f6:	f1b8 0f00 	cmp.w	r8, #0
 80087fa:	f300 808c 	bgt.w	8008916 <_strtod_l+0x87e>
 80087fe:	9b06      	ldr	r3, [sp, #24]
 8008800:	2b00      	cmp	r3, #0
 8008802:	dd08      	ble.n	8008816 <_strtod_l+0x77e>
 8008804:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008806:	9905      	ldr	r1, [sp, #20]
 8008808:	4620      	mov	r0, r4
 800880a:	f001 f969 	bl	8009ae0 <__pow5mult>
 800880e:	9005      	str	r0, [sp, #20]
 8008810:	2800      	cmp	r0, #0
 8008812:	f43f ae89 	beq.w	8008528 <_strtod_l+0x490>
 8008816:	2f00      	cmp	r7, #0
 8008818:	dd08      	ble.n	800882c <_strtod_l+0x794>
 800881a:	9905      	ldr	r1, [sp, #20]
 800881c:	463a      	mov	r2, r7
 800881e:	4620      	mov	r0, r4
 8008820:	f001 f9b8 	bl	8009b94 <__lshift>
 8008824:	9005      	str	r0, [sp, #20]
 8008826:	2800      	cmp	r0, #0
 8008828:	f43f ae7e 	beq.w	8008528 <_strtod_l+0x490>
 800882c:	f1b9 0f00 	cmp.w	r9, #0
 8008830:	dd08      	ble.n	8008844 <_strtod_l+0x7ac>
 8008832:	4631      	mov	r1, r6
 8008834:	464a      	mov	r2, r9
 8008836:	4620      	mov	r0, r4
 8008838:	f001 f9ac 	bl	8009b94 <__lshift>
 800883c:	4606      	mov	r6, r0
 800883e:	2800      	cmp	r0, #0
 8008840:	f43f ae72 	beq.w	8008528 <_strtod_l+0x490>
 8008844:	9a05      	ldr	r2, [sp, #20]
 8008846:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008848:	4620      	mov	r0, r4
 800884a:	f001 fa2f 	bl	8009cac <__mdiff>
 800884e:	4605      	mov	r5, r0
 8008850:	2800      	cmp	r0, #0
 8008852:	f43f ae69 	beq.w	8008528 <_strtod_l+0x490>
 8008856:	68c3      	ldr	r3, [r0, #12]
 8008858:	930b      	str	r3, [sp, #44]	; 0x2c
 800885a:	2300      	movs	r3, #0
 800885c:	60c3      	str	r3, [r0, #12]
 800885e:	4631      	mov	r1, r6
 8008860:	f001 fa08 	bl	8009c74 <__mcmp>
 8008864:	2800      	cmp	r0, #0
 8008866:	da60      	bge.n	800892a <_strtod_l+0x892>
 8008868:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800886a:	ea53 030a 	orrs.w	r3, r3, sl
 800886e:	f040 8082 	bne.w	8008976 <_strtod_l+0x8de>
 8008872:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008876:	2b00      	cmp	r3, #0
 8008878:	d17d      	bne.n	8008976 <_strtod_l+0x8de>
 800887a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800887e:	0d1b      	lsrs	r3, r3, #20
 8008880:	051b      	lsls	r3, r3, #20
 8008882:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008886:	d976      	bls.n	8008976 <_strtod_l+0x8de>
 8008888:	696b      	ldr	r3, [r5, #20]
 800888a:	b913      	cbnz	r3, 8008892 <_strtod_l+0x7fa>
 800888c:	692b      	ldr	r3, [r5, #16]
 800888e:	2b01      	cmp	r3, #1
 8008890:	dd71      	ble.n	8008976 <_strtod_l+0x8de>
 8008892:	4629      	mov	r1, r5
 8008894:	2201      	movs	r2, #1
 8008896:	4620      	mov	r0, r4
 8008898:	f001 f97c 	bl	8009b94 <__lshift>
 800889c:	4631      	mov	r1, r6
 800889e:	4605      	mov	r5, r0
 80088a0:	f001 f9e8 	bl	8009c74 <__mcmp>
 80088a4:	2800      	cmp	r0, #0
 80088a6:	dd66      	ble.n	8008976 <_strtod_l+0x8de>
 80088a8:	9904      	ldr	r1, [sp, #16]
 80088aa:	4a53      	ldr	r2, [pc, #332]	; (80089f8 <_strtod_l+0x960>)
 80088ac:	465b      	mov	r3, fp
 80088ae:	2900      	cmp	r1, #0
 80088b0:	f000 8081 	beq.w	80089b6 <_strtod_l+0x91e>
 80088b4:	ea02 010b 	and.w	r1, r2, fp
 80088b8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80088bc:	dc7b      	bgt.n	80089b6 <_strtod_l+0x91e>
 80088be:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80088c2:	f77f aea9 	ble.w	8008618 <_strtod_l+0x580>
 80088c6:	4b4d      	ldr	r3, [pc, #308]	; (80089fc <_strtod_l+0x964>)
 80088c8:	4650      	mov	r0, sl
 80088ca:	4659      	mov	r1, fp
 80088cc:	2200      	movs	r2, #0
 80088ce:	f7f7 fea3 	bl	8000618 <__aeabi_dmul>
 80088d2:	460b      	mov	r3, r1
 80088d4:	4303      	orrs	r3, r0
 80088d6:	bf08      	it	eq
 80088d8:	2322      	moveq	r3, #34	; 0x22
 80088da:	4682      	mov	sl, r0
 80088dc:	468b      	mov	fp, r1
 80088de:	bf08      	it	eq
 80088e0:	6023      	streq	r3, [r4, #0]
 80088e2:	e62b      	b.n	800853c <_strtod_l+0x4a4>
 80088e4:	f04f 32ff 	mov.w	r2, #4294967295
 80088e8:	fa02 f303 	lsl.w	r3, r2, r3
 80088ec:	ea03 0a0a 	and.w	sl, r3, sl
 80088f0:	e6e3      	b.n	80086ba <_strtod_l+0x622>
 80088f2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80088f6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80088fa:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80088fe:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8008902:	fa01 f308 	lsl.w	r3, r1, r8
 8008906:	9308      	str	r3, [sp, #32]
 8008908:	910d      	str	r1, [sp, #52]	; 0x34
 800890a:	e746      	b.n	800879a <_strtod_l+0x702>
 800890c:	2300      	movs	r3, #0
 800890e:	9308      	str	r3, [sp, #32]
 8008910:	2301      	movs	r3, #1
 8008912:	930d      	str	r3, [sp, #52]	; 0x34
 8008914:	e741      	b.n	800879a <_strtod_l+0x702>
 8008916:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008918:	4642      	mov	r2, r8
 800891a:	4620      	mov	r0, r4
 800891c:	f001 f93a 	bl	8009b94 <__lshift>
 8008920:	9018      	str	r0, [sp, #96]	; 0x60
 8008922:	2800      	cmp	r0, #0
 8008924:	f47f af6b 	bne.w	80087fe <_strtod_l+0x766>
 8008928:	e5fe      	b.n	8008528 <_strtod_l+0x490>
 800892a:	465f      	mov	r7, fp
 800892c:	d16e      	bne.n	8008a0c <_strtod_l+0x974>
 800892e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008930:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008934:	b342      	cbz	r2, 8008988 <_strtod_l+0x8f0>
 8008936:	4a32      	ldr	r2, [pc, #200]	; (8008a00 <_strtod_l+0x968>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d128      	bne.n	800898e <_strtod_l+0x8f6>
 800893c:	9b04      	ldr	r3, [sp, #16]
 800893e:	4651      	mov	r1, sl
 8008940:	b1eb      	cbz	r3, 800897e <_strtod_l+0x8e6>
 8008942:	4b2d      	ldr	r3, [pc, #180]	; (80089f8 <_strtod_l+0x960>)
 8008944:	403b      	ands	r3, r7
 8008946:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800894a:	f04f 32ff 	mov.w	r2, #4294967295
 800894e:	d819      	bhi.n	8008984 <_strtod_l+0x8ec>
 8008950:	0d1b      	lsrs	r3, r3, #20
 8008952:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008956:	fa02 f303 	lsl.w	r3, r2, r3
 800895a:	4299      	cmp	r1, r3
 800895c:	d117      	bne.n	800898e <_strtod_l+0x8f6>
 800895e:	4b29      	ldr	r3, [pc, #164]	; (8008a04 <_strtod_l+0x96c>)
 8008960:	429f      	cmp	r7, r3
 8008962:	d102      	bne.n	800896a <_strtod_l+0x8d2>
 8008964:	3101      	adds	r1, #1
 8008966:	f43f addf 	beq.w	8008528 <_strtod_l+0x490>
 800896a:	4b23      	ldr	r3, [pc, #140]	; (80089f8 <_strtod_l+0x960>)
 800896c:	403b      	ands	r3, r7
 800896e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008972:	f04f 0a00 	mov.w	sl, #0
 8008976:	9b04      	ldr	r3, [sp, #16]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d1a4      	bne.n	80088c6 <_strtod_l+0x82e>
 800897c:	e5de      	b.n	800853c <_strtod_l+0x4a4>
 800897e:	f04f 33ff 	mov.w	r3, #4294967295
 8008982:	e7ea      	b.n	800895a <_strtod_l+0x8c2>
 8008984:	4613      	mov	r3, r2
 8008986:	e7e8      	b.n	800895a <_strtod_l+0x8c2>
 8008988:	ea53 030a 	orrs.w	r3, r3, sl
 800898c:	d08c      	beq.n	80088a8 <_strtod_l+0x810>
 800898e:	9b08      	ldr	r3, [sp, #32]
 8008990:	b1db      	cbz	r3, 80089ca <_strtod_l+0x932>
 8008992:	423b      	tst	r3, r7
 8008994:	d0ef      	beq.n	8008976 <_strtod_l+0x8de>
 8008996:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008998:	9a04      	ldr	r2, [sp, #16]
 800899a:	4650      	mov	r0, sl
 800899c:	4659      	mov	r1, fp
 800899e:	b1c3      	cbz	r3, 80089d2 <_strtod_l+0x93a>
 80089a0:	f7ff fb5c 	bl	800805c <sulp>
 80089a4:	4602      	mov	r2, r0
 80089a6:	460b      	mov	r3, r1
 80089a8:	ec51 0b18 	vmov	r0, r1, d8
 80089ac:	f7f7 fc7e 	bl	80002ac <__adddf3>
 80089b0:	4682      	mov	sl, r0
 80089b2:	468b      	mov	fp, r1
 80089b4:	e7df      	b.n	8008976 <_strtod_l+0x8de>
 80089b6:	4013      	ands	r3, r2
 80089b8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80089bc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80089c0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80089c4:	f04f 3aff 	mov.w	sl, #4294967295
 80089c8:	e7d5      	b.n	8008976 <_strtod_l+0x8de>
 80089ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089cc:	ea13 0f0a 	tst.w	r3, sl
 80089d0:	e7e0      	b.n	8008994 <_strtod_l+0x8fc>
 80089d2:	f7ff fb43 	bl	800805c <sulp>
 80089d6:	4602      	mov	r2, r0
 80089d8:	460b      	mov	r3, r1
 80089da:	ec51 0b18 	vmov	r0, r1, d8
 80089de:	f7f7 fc63 	bl	80002a8 <__aeabi_dsub>
 80089e2:	2200      	movs	r2, #0
 80089e4:	2300      	movs	r3, #0
 80089e6:	4682      	mov	sl, r0
 80089e8:	468b      	mov	fp, r1
 80089ea:	f7f8 f87d 	bl	8000ae8 <__aeabi_dcmpeq>
 80089ee:	2800      	cmp	r0, #0
 80089f0:	d0c1      	beq.n	8008976 <_strtod_l+0x8de>
 80089f2:	e611      	b.n	8008618 <_strtod_l+0x580>
 80089f4:	fffffc02 	.word	0xfffffc02
 80089f8:	7ff00000 	.word	0x7ff00000
 80089fc:	39500000 	.word	0x39500000
 8008a00:	000fffff 	.word	0x000fffff
 8008a04:	7fefffff 	.word	0x7fefffff
 8008a08:	0800acd0 	.word	0x0800acd0
 8008a0c:	4631      	mov	r1, r6
 8008a0e:	4628      	mov	r0, r5
 8008a10:	f001 faae 	bl	8009f70 <__ratio>
 8008a14:	ec59 8b10 	vmov	r8, r9, d0
 8008a18:	ee10 0a10 	vmov	r0, s0
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008a22:	4649      	mov	r1, r9
 8008a24:	f7f8 f874 	bl	8000b10 <__aeabi_dcmple>
 8008a28:	2800      	cmp	r0, #0
 8008a2a:	d07a      	beq.n	8008b22 <_strtod_l+0xa8a>
 8008a2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d04a      	beq.n	8008ac8 <_strtod_l+0xa30>
 8008a32:	4b95      	ldr	r3, [pc, #596]	; (8008c88 <_strtod_l+0xbf0>)
 8008a34:	2200      	movs	r2, #0
 8008a36:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008a3a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008c88 <_strtod_l+0xbf0>
 8008a3e:	f04f 0800 	mov.w	r8, #0
 8008a42:	4b92      	ldr	r3, [pc, #584]	; (8008c8c <_strtod_l+0xbf4>)
 8008a44:	403b      	ands	r3, r7
 8008a46:	930d      	str	r3, [sp, #52]	; 0x34
 8008a48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a4a:	4b91      	ldr	r3, [pc, #580]	; (8008c90 <_strtod_l+0xbf8>)
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	f040 80b0 	bne.w	8008bb2 <_strtod_l+0xb1a>
 8008a52:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008a56:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008a5a:	ec4b ab10 	vmov	d0, sl, fp
 8008a5e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008a62:	f001 f9ad 	bl	8009dc0 <__ulp>
 8008a66:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008a6a:	ec53 2b10 	vmov	r2, r3, d0
 8008a6e:	f7f7 fdd3 	bl	8000618 <__aeabi_dmul>
 8008a72:	4652      	mov	r2, sl
 8008a74:	465b      	mov	r3, fp
 8008a76:	f7f7 fc19 	bl	80002ac <__adddf3>
 8008a7a:	460b      	mov	r3, r1
 8008a7c:	4983      	ldr	r1, [pc, #524]	; (8008c8c <_strtod_l+0xbf4>)
 8008a7e:	4a85      	ldr	r2, [pc, #532]	; (8008c94 <_strtod_l+0xbfc>)
 8008a80:	4019      	ands	r1, r3
 8008a82:	4291      	cmp	r1, r2
 8008a84:	4682      	mov	sl, r0
 8008a86:	d960      	bls.n	8008b4a <_strtod_l+0xab2>
 8008a88:	ee18 3a90 	vmov	r3, s17
 8008a8c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d104      	bne.n	8008a9e <_strtod_l+0xa06>
 8008a94:	ee18 3a10 	vmov	r3, s16
 8008a98:	3301      	adds	r3, #1
 8008a9a:	f43f ad45 	beq.w	8008528 <_strtod_l+0x490>
 8008a9e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008ca0 <_strtod_l+0xc08>
 8008aa2:	f04f 3aff 	mov.w	sl, #4294967295
 8008aa6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	f000 fe57 	bl	800975c <_Bfree>
 8008aae:	9905      	ldr	r1, [sp, #20]
 8008ab0:	4620      	mov	r0, r4
 8008ab2:	f000 fe53 	bl	800975c <_Bfree>
 8008ab6:	4631      	mov	r1, r6
 8008ab8:	4620      	mov	r0, r4
 8008aba:	f000 fe4f 	bl	800975c <_Bfree>
 8008abe:	4629      	mov	r1, r5
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	f000 fe4b 	bl	800975c <_Bfree>
 8008ac6:	e61a      	b.n	80086fe <_strtod_l+0x666>
 8008ac8:	f1ba 0f00 	cmp.w	sl, #0
 8008acc:	d11b      	bne.n	8008b06 <_strtod_l+0xa6e>
 8008ace:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ad2:	b9f3      	cbnz	r3, 8008b12 <_strtod_l+0xa7a>
 8008ad4:	4b6c      	ldr	r3, [pc, #432]	; (8008c88 <_strtod_l+0xbf0>)
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	4640      	mov	r0, r8
 8008ada:	4649      	mov	r1, r9
 8008adc:	f7f8 f80e 	bl	8000afc <__aeabi_dcmplt>
 8008ae0:	b9d0      	cbnz	r0, 8008b18 <_strtod_l+0xa80>
 8008ae2:	4640      	mov	r0, r8
 8008ae4:	4649      	mov	r1, r9
 8008ae6:	4b6c      	ldr	r3, [pc, #432]	; (8008c98 <_strtod_l+0xc00>)
 8008ae8:	2200      	movs	r2, #0
 8008aea:	f7f7 fd95 	bl	8000618 <__aeabi_dmul>
 8008aee:	4680      	mov	r8, r0
 8008af0:	4689      	mov	r9, r1
 8008af2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008af6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8008afa:	9315      	str	r3, [sp, #84]	; 0x54
 8008afc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008b00:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008b04:	e79d      	b.n	8008a42 <_strtod_l+0x9aa>
 8008b06:	f1ba 0f01 	cmp.w	sl, #1
 8008b0a:	d102      	bne.n	8008b12 <_strtod_l+0xa7a>
 8008b0c:	2f00      	cmp	r7, #0
 8008b0e:	f43f ad83 	beq.w	8008618 <_strtod_l+0x580>
 8008b12:	4b62      	ldr	r3, [pc, #392]	; (8008c9c <_strtod_l+0xc04>)
 8008b14:	2200      	movs	r2, #0
 8008b16:	e78e      	b.n	8008a36 <_strtod_l+0x99e>
 8008b18:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008c98 <_strtod_l+0xc00>
 8008b1c:	f04f 0800 	mov.w	r8, #0
 8008b20:	e7e7      	b.n	8008af2 <_strtod_l+0xa5a>
 8008b22:	4b5d      	ldr	r3, [pc, #372]	; (8008c98 <_strtod_l+0xc00>)
 8008b24:	4640      	mov	r0, r8
 8008b26:	4649      	mov	r1, r9
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f7f7 fd75 	bl	8000618 <__aeabi_dmul>
 8008b2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b30:	4680      	mov	r8, r0
 8008b32:	4689      	mov	r9, r1
 8008b34:	b933      	cbnz	r3, 8008b44 <_strtod_l+0xaac>
 8008b36:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b3a:	900e      	str	r0, [sp, #56]	; 0x38
 8008b3c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008b42:	e7dd      	b.n	8008b00 <_strtod_l+0xa68>
 8008b44:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008b48:	e7f9      	b.n	8008b3e <_strtod_l+0xaa6>
 8008b4a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008b4e:	9b04      	ldr	r3, [sp, #16]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d1a8      	bne.n	8008aa6 <_strtod_l+0xa0e>
 8008b54:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008b58:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008b5a:	0d1b      	lsrs	r3, r3, #20
 8008b5c:	051b      	lsls	r3, r3, #20
 8008b5e:	429a      	cmp	r2, r3
 8008b60:	d1a1      	bne.n	8008aa6 <_strtod_l+0xa0e>
 8008b62:	4640      	mov	r0, r8
 8008b64:	4649      	mov	r1, r9
 8008b66:	f7f8 f879 	bl	8000c5c <__aeabi_d2lz>
 8008b6a:	f7f7 fd27 	bl	80005bc <__aeabi_l2d>
 8008b6e:	4602      	mov	r2, r0
 8008b70:	460b      	mov	r3, r1
 8008b72:	4640      	mov	r0, r8
 8008b74:	4649      	mov	r1, r9
 8008b76:	f7f7 fb97 	bl	80002a8 <__aeabi_dsub>
 8008b7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008b7c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b80:	ea43 030a 	orr.w	r3, r3, sl
 8008b84:	4313      	orrs	r3, r2
 8008b86:	4680      	mov	r8, r0
 8008b88:	4689      	mov	r9, r1
 8008b8a:	d055      	beq.n	8008c38 <_strtod_l+0xba0>
 8008b8c:	a336      	add	r3, pc, #216	; (adr r3, 8008c68 <_strtod_l+0xbd0>)
 8008b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b92:	f7f7 ffb3 	bl	8000afc <__aeabi_dcmplt>
 8008b96:	2800      	cmp	r0, #0
 8008b98:	f47f acd0 	bne.w	800853c <_strtod_l+0x4a4>
 8008b9c:	a334      	add	r3, pc, #208	; (adr r3, 8008c70 <_strtod_l+0xbd8>)
 8008b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba2:	4640      	mov	r0, r8
 8008ba4:	4649      	mov	r1, r9
 8008ba6:	f7f7 ffc7 	bl	8000b38 <__aeabi_dcmpgt>
 8008baa:	2800      	cmp	r0, #0
 8008bac:	f43f af7b 	beq.w	8008aa6 <_strtod_l+0xa0e>
 8008bb0:	e4c4      	b.n	800853c <_strtod_l+0x4a4>
 8008bb2:	9b04      	ldr	r3, [sp, #16]
 8008bb4:	b333      	cbz	r3, 8008c04 <_strtod_l+0xb6c>
 8008bb6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bb8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008bbc:	d822      	bhi.n	8008c04 <_strtod_l+0xb6c>
 8008bbe:	a32e      	add	r3, pc, #184	; (adr r3, 8008c78 <_strtod_l+0xbe0>)
 8008bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc4:	4640      	mov	r0, r8
 8008bc6:	4649      	mov	r1, r9
 8008bc8:	f7f7 ffa2 	bl	8000b10 <__aeabi_dcmple>
 8008bcc:	b1a0      	cbz	r0, 8008bf8 <_strtod_l+0xb60>
 8008bce:	4649      	mov	r1, r9
 8008bd0:	4640      	mov	r0, r8
 8008bd2:	f7f7 ffbb 	bl	8000b4c <__aeabi_d2uiz>
 8008bd6:	2801      	cmp	r0, #1
 8008bd8:	bf38      	it	cc
 8008bda:	2001      	movcc	r0, #1
 8008bdc:	f7f7 fca2 	bl	8000524 <__aeabi_ui2d>
 8008be0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008be2:	4680      	mov	r8, r0
 8008be4:	4689      	mov	r9, r1
 8008be6:	bb23      	cbnz	r3, 8008c32 <_strtod_l+0xb9a>
 8008be8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008bec:	9010      	str	r0, [sp, #64]	; 0x40
 8008bee:	9311      	str	r3, [sp, #68]	; 0x44
 8008bf0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008bf4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bfa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008bfc:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008c00:	1a9b      	subs	r3, r3, r2
 8008c02:	9309      	str	r3, [sp, #36]	; 0x24
 8008c04:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008c08:	eeb0 0a48 	vmov.f32	s0, s16
 8008c0c:	eef0 0a68 	vmov.f32	s1, s17
 8008c10:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008c14:	f001 f8d4 	bl	8009dc0 <__ulp>
 8008c18:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008c1c:	ec53 2b10 	vmov	r2, r3, d0
 8008c20:	f7f7 fcfa 	bl	8000618 <__aeabi_dmul>
 8008c24:	ec53 2b18 	vmov	r2, r3, d8
 8008c28:	f7f7 fb40 	bl	80002ac <__adddf3>
 8008c2c:	4682      	mov	sl, r0
 8008c2e:	468b      	mov	fp, r1
 8008c30:	e78d      	b.n	8008b4e <_strtod_l+0xab6>
 8008c32:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8008c36:	e7db      	b.n	8008bf0 <_strtod_l+0xb58>
 8008c38:	a311      	add	r3, pc, #68	; (adr r3, 8008c80 <_strtod_l+0xbe8>)
 8008c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c3e:	f7f7 ff5d 	bl	8000afc <__aeabi_dcmplt>
 8008c42:	e7b2      	b.n	8008baa <_strtod_l+0xb12>
 8008c44:	2300      	movs	r3, #0
 8008c46:	930a      	str	r3, [sp, #40]	; 0x28
 8008c48:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008c4a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008c4c:	6013      	str	r3, [r2, #0]
 8008c4e:	f7ff ba6b 	b.w	8008128 <_strtod_l+0x90>
 8008c52:	2a65      	cmp	r2, #101	; 0x65
 8008c54:	f43f ab5f 	beq.w	8008316 <_strtod_l+0x27e>
 8008c58:	2a45      	cmp	r2, #69	; 0x45
 8008c5a:	f43f ab5c 	beq.w	8008316 <_strtod_l+0x27e>
 8008c5e:	2301      	movs	r3, #1
 8008c60:	f7ff bb94 	b.w	800838c <_strtod_l+0x2f4>
 8008c64:	f3af 8000 	nop.w
 8008c68:	94a03595 	.word	0x94a03595
 8008c6c:	3fdfffff 	.word	0x3fdfffff
 8008c70:	35afe535 	.word	0x35afe535
 8008c74:	3fe00000 	.word	0x3fe00000
 8008c78:	ffc00000 	.word	0xffc00000
 8008c7c:	41dfffff 	.word	0x41dfffff
 8008c80:	94a03595 	.word	0x94a03595
 8008c84:	3fcfffff 	.word	0x3fcfffff
 8008c88:	3ff00000 	.word	0x3ff00000
 8008c8c:	7ff00000 	.word	0x7ff00000
 8008c90:	7fe00000 	.word	0x7fe00000
 8008c94:	7c9fffff 	.word	0x7c9fffff
 8008c98:	3fe00000 	.word	0x3fe00000
 8008c9c:	bff00000 	.word	0xbff00000
 8008ca0:	7fefffff 	.word	0x7fefffff

08008ca4 <strtod>:
 8008ca4:	460a      	mov	r2, r1
 8008ca6:	4601      	mov	r1, r0
 8008ca8:	4802      	ldr	r0, [pc, #8]	; (8008cb4 <strtod+0x10>)
 8008caa:	4b03      	ldr	r3, [pc, #12]	; (8008cb8 <strtod+0x14>)
 8008cac:	6800      	ldr	r0, [r0, #0]
 8008cae:	f7ff b9f3 	b.w	8008098 <_strtod_l>
 8008cb2:	bf00      	nop
 8008cb4:	20000010 	.word	0x20000010
 8008cb8:	20000078 	.word	0x20000078

08008cbc <_strtol_l.constprop.0>:
 8008cbc:	2b01      	cmp	r3, #1
 8008cbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cc2:	d001      	beq.n	8008cc8 <_strtol_l.constprop.0+0xc>
 8008cc4:	2b24      	cmp	r3, #36	; 0x24
 8008cc6:	d906      	bls.n	8008cd6 <_strtol_l.constprop.0+0x1a>
 8008cc8:	f7fe ff18 	bl	8007afc <__errno>
 8008ccc:	2316      	movs	r3, #22
 8008cce:	6003      	str	r3, [r0, #0]
 8008cd0:	2000      	movs	r0, #0
 8008cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cd6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008dbc <_strtol_l.constprop.0+0x100>
 8008cda:	460d      	mov	r5, r1
 8008cdc:	462e      	mov	r6, r5
 8008cde:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ce2:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008ce6:	f017 0708 	ands.w	r7, r7, #8
 8008cea:	d1f7      	bne.n	8008cdc <_strtol_l.constprop.0+0x20>
 8008cec:	2c2d      	cmp	r4, #45	; 0x2d
 8008cee:	d132      	bne.n	8008d56 <_strtol_l.constprop.0+0x9a>
 8008cf0:	782c      	ldrb	r4, [r5, #0]
 8008cf2:	2701      	movs	r7, #1
 8008cf4:	1cb5      	adds	r5, r6, #2
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d05b      	beq.n	8008db2 <_strtol_l.constprop.0+0xf6>
 8008cfa:	2b10      	cmp	r3, #16
 8008cfc:	d109      	bne.n	8008d12 <_strtol_l.constprop.0+0x56>
 8008cfe:	2c30      	cmp	r4, #48	; 0x30
 8008d00:	d107      	bne.n	8008d12 <_strtol_l.constprop.0+0x56>
 8008d02:	782c      	ldrb	r4, [r5, #0]
 8008d04:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008d08:	2c58      	cmp	r4, #88	; 0x58
 8008d0a:	d14d      	bne.n	8008da8 <_strtol_l.constprop.0+0xec>
 8008d0c:	786c      	ldrb	r4, [r5, #1]
 8008d0e:	2310      	movs	r3, #16
 8008d10:	3502      	adds	r5, #2
 8008d12:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008d16:	f108 38ff 	add.w	r8, r8, #4294967295
 8008d1a:	f04f 0c00 	mov.w	ip, #0
 8008d1e:	fbb8 f9f3 	udiv	r9, r8, r3
 8008d22:	4666      	mov	r6, ip
 8008d24:	fb03 8a19 	mls	sl, r3, r9, r8
 8008d28:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008d2c:	f1be 0f09 	cmp.w	lr, #9
 8008d30:	d816      	bhi.n	8008d60 <_strtol_l.constprop.0+0xa4>
 8008d32:	4674      	mov	r4, lr
 8008d34:	42a3      	cmp	r3, r4
 8008d36:	dd24      	ble.n	8008d82 <_strtol_l.constprop.0+0xc6>
 8008d38:	f1bc 0f00 	cmp.w	ip, #0
 8008d3c:	db1e      	blt.n	8008d7c <_strtol_l.constprop.0+0xc0>
 8008d3e:	45b1      	cmp	r9, r6
 8008d40:	d31c      	bcc.n	8008d7c <_strtol_l.constprop.0+0xc0>
 8008d42:	d101      	bne.n	8008d48 <_strtol_l.constprop.0+0x8c>
 8008d44:	45a2      	cmp	sl, r4
 8008d46:	db19      	blt.n	8008d7c <_strtol_l.constprop.0+0xc0>
 8008d48:	fb06 4603 	mla	r6, r6, r3, r4
 8008d4c:	f04f 0c01 	mov.w	ip, #1
 8008d50:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d54:	e7e8      	b.n	8008d28 <_strtol_l.constprop.0+0x6c>
 8008d56:	2c2b      	cmp	r4, #43	; 0x2b
 8008d58:	bf04      	itt	eq
 8008d5a:	782c      	ldrbeq	r4, [r5, #0]
 8008d5c:	1cb5      	addeq	r5, r6, #2
 8008d5e:	e7ca      	b.n	8008cf6 <_strtol_l.constprop.0+0x3a>
 8008d60:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008d64:	f1be 0f19 	cmp.w	lr, #25
 8008d68:	d801      	bhi.n	8008d6e <_strtol_l.constprop.0+0xb2>
 8008d6a:	3c37      	subs	r4, #55	; 0x37
 8008d6c:	e7e2      	b.n	8008d34 <_strtol_l.constprop.0+0x78>
 8008d6e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008d72:	f1be 0f19 	cmp.w	lr, #25
 8008d76:	d804      	bhi.n	8008d82 <_strtol_l.constprop.0+0xc6>
 8008d78:	3c57      	subs	r4, #87	; 0x57
 8008d7a:	e7db      	b.n	8008d34 <_strtol_l.constprop.0+0x78>
 8008d7c:	f04f 3cff 	mov.w	ip, #4294967295
 8008d80:	e7e6      	b.n	8008d50 <_strtol_l.constprop.0+0x94>
 8008d82:	f1bc 0f00 	cmp.w	ip, #0
 8008d86:	da05      	bge.n	8008d94 <_strtol_l.constprop.0+0xd8>
 8008d88:	2322      	movs	r3, #34	; 0x22
 8008d8a:	6003      	str	r3, [r0, #0]
 8008d8c:	4646      	mov	r6, r8
 8008d8e:	b942      	cbnz	r2, 8008da2 <_strtol_l.constprop.0+0xe6>
 8008d90:	4630      	mov	r0, r6
 8008d92:	e79e      	b.n	8008cd2 <_strtol_l.constprop.0+0x16>
 8008d94:	b107      	cbz	r7, 8008d98 <_strtol_l.constprop.0+0xdc>
 8008d96:	4276      	negs	r6, r6
 8008d98:	2a00      	cmp	r2, #0
 8008d9a:	d0f9      	beq.n	8008d90 <_strtol_l.constprop.0+0xd4>
 8008d9c:	f1bc 0f00 	cmp.w	ip, #0
 8008da0:	d000      	beq.n	8008da4 <_strtol_l.constprop.0+0xe8>
 8008da2:	1e69      	subs	r1, r5, #1
 8008da4:	6011      	str	r1, [r2, #0]
 8008da6:	e7f3      	b.n	8008d90 <_strtol_l.constprop.0+0xd4>
 8008da8:	2430      	movs	r4, #48	; 0x30
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d1b1      	bne.n	8008d12 <_strtol_l.constprop.0+0x56>
 8008dae:	2308      	movs	r3, #8
 8008db0:	e7af      	b.n	8008d12 <_strtol_l.constprop.0+0x56>
 8008db2:	2c30      	cmp	r4, #48	; 0x30
 8008db4:	d0a5      	beq.n	8008d02 <_strtol_l.constprop.0+0x46>
 8008db6:	230a      	movs	r3, #10
 8008db8:	e7ab      	b.n	8008d12 <_strtol_l.constprop.0+0x56>
 8008dba:	bf00      	nop
 8008dbc:	0800acf9 	.word	0x0800acf9

08008dc0 <strtol>:
 8008dc0:	4613      	mov	r3, r2
 8008dc2:	460a      	mov	r2, r1
 8008dc4:	4601      	mov	r1, r0
 8008dc6:	4802      	ldr	r0, [pc, #8]	; (8008dd0 <strtol+0x10>)
 8008dc8:	6800      	ldr	r0, [r0, #0]
 8008dca:	f7ff bf77 	b.w	8008cbc <_strtol_l.constprop.0>
 8008dce:	bf00      	nop
 8008dd0:	20000010 	.word	0x20000010

08008dd4 <_write_r>:
 8008dd4:	b538      	push	{r3, r4, r5, lr}
 8008dd6:	4d07      	ldr	r5, [pc, #28]	; (8008df4 <_write_r+0x20>)
 8008dd8:	4604      	mov	r4, r0
 8008dda:	4608      	mov	r0, r1
 8008ddc:	4611      	mov	r1, r2
 8008dde:	2200      	movs	r2, #0
 8008de0:	602a      	str	r2, [r5, #0]
 8008de2:	461a      	mov	r2, r3
 8008de4:	f7f8 fef9 	bl	8001bda <_write>
 8008de8:	1c43      	adds	r3, r0, #1
 8008dea:	d102      	bne.n	8008df2 <_write_r+0x1e>
 8008dec:	682b      	ldr	r3, [r5, #0]
 8008dee:	b103      	cbz	r3, 8008df2 <_write_r+0x1e>
 8008df0:	6023      	str	r3, [r4, #0]
 8008df2:	bd38      	pop	{r3, r4, r5, pc}
 8008df4:	200030a8 	.word	0x200030a8

08008df8 <_close_r>:
 8008df8:	b538      	push	{r3, r4, r5, lr}
 8008dfa:	4d06      	ldr	r5, [pc, #24]	; (8008e14 <_close_r+0x1c>)
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	4604      	mov	r4, r0
 8008e00:	4608      	mov	r0, r1
 8008e02:	602b      	str	r3, [r5, #0]
 8008e04:	f7f8 ff05 	bl	8001c12 <_close>
 8008e08:	1c43      	adds	r3, r0, #1
 8008e0a:	d102      	bne.n	8008e12 <_close_r+0x1a>
 8008e0c:	682b      	ldr	r3, [r5, #0]
 8008e0e:	b103      	cbz	r3, 8008e12 <_close_r+0x1a>
 8008e10:	6023      	str	r3, [r4, #0]
 8008e12:	bd38      	pop	{r3, r4, r5, pc}
 8008e14:	200030a8 	.word	0x200030a8

08008e18 <__sflush_r>:
 8008e18:	898a      	ldrh	r2, [r1, #12]
 8008e1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e1e:	4605      	mov	r5, r0
 8008e20:	0710      	lsls	r0, r2, #28
 8008e22:	460c      	mov	r4, r1
 8008e24:	d458      	bmi.n	8008ed8 <__sflush_r+0xc0>
 8008e26:	684b      	ldr	r3, [r1, #4]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	dc05      	bgt.n	8008e38 <__sflush_r+0x20>
 8008e2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	dc02      	bgt.n	8008e38 <__sflush_r+0x20>
 8008e32:	2000      	movs	r0, #0
 8008e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e3a:	2e00      	cmp	r6, #0
 8008e3c:	d0f9      	beq.n	8008e32 <__sflush_r+0x1a>
 8008e3e:	2300      	movs	r3, #0
 8008e40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008e44:	682f      	ldr	r7, [r5, #0]
 8008e46:	602b      	str	r3, [r5, #0]
 8008e48:	d032      	beq.n	8008eb0 <__sflush_r+0x98>
 8008e4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008e4c:	89a3      	ldrh	r3, [r4, #12]
 8008e4e:	075a      	lsls	r2, r3, #29
 8008e50:	d505      	bpl.n	8008e5e <__sflush_r+0x46>
 8008e52:	6863      	ldr	r3, [r4, #4]
 8008e54:	1ac0      	subs	r0, r0, r3
 8008e56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008e58:	b10b      	cbz	r3, 8008e5e <__sflush_r+0x46>
 8008e5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008e5c:	1ac0      	subs	r0, r0, r3
 8008e5e:	2300      	movs	r3, #0
 8008e60:	4602      	mov	r2, r0
 8008e62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e64:	6a21      	ldr	r1, [r4, #32]
 8008e66:	4628      	mov	r0, r5
 8008e68:	47b0      	blx	r6
 8008e6a:	1c43      	adds	r3, r0, #1
 8008e6c:	89a3      	ldrh	r3, [r4, #12]
 8008e6e:	d106      	bne.n	8008e7e <__sflush_r+0x66>
 8008e70:	6829      	ldr	r1, [r5, #0]
 8008e72:	291d      	cmp	r1, #29
 8008e74:	d82c      	bhi.n	8008ed0 <__sflush_r+0xb8>
 8008e76:	4a2a      	ldr	r2, [pc, #168]	; (8008f20 <__sflush_r+0x108>)
 8008e78:	40ca      	lsrs	r2, r1
 8008e7a:	07d6      	lsls	r6, r2, #31
 8008e7c:	d528      	bpl.n	8008ed0 <__sflush_r+0xb8>
 8008e7e:	2200      	movs	r2, #0
 8008e80:	6062      	str	r2, [r4, #4]
 8008e82:	04d9      	lsls	r1, r3, #19
 8008e84:	6922      	ldr	r2, [r4, #16]
 8008e86:	6022      	str	r2, [r4, #0]
 8008e88:	d504      	bpl.n	8008e94 <__sflush_r+0x7c>
 8008e8a:	1c42      	adds	r2, r0, #1
 8008e8c:	d101      	bne.n	8008e92 <__sflush_r+0x7a>
 8008e8e:	682b      	ldr	r3, [r5, #0]
 8008e90:	b903      	cbnz	r3, 8008e94 <__sflush_r+0x7c>
 8008e92:	6560      	str	r0, [r4, #84]	; 0x54
 8008e94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e96:	602f      	str	r7, [r5, #0]
 8008e98:	2900      	cmp	r1, #0
 8008e9a:	d0ca      	beq.n	8008e32 <__sflush_r+0x1a>
 8008e9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ea0:	4299      	cmp	r1, r3
 8008ea2:	d002      	beq.n	8008eaa <__sflush_r+0x92>
 8008ea4:	4628      	mov	r0, r5
 8008ea6:	f001 f8f1 	bl	800a08c <_free_r>
 8008eaa:	2000      	movs	r0, #0
 8008eac:	6360      	str	r0, [r4, #52]	; 0x34
 8008eae:	e7c1      	b.n	8008e34 <__sflush_r+0x1c>
 8008eb0:	6a21      	ldr	r1, [r4, #32]
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	4628      	mov	r0, r5
 8008eb6:	47b0      	blx	r6
 8008eb8:	1c41      	adds	r1, r0, #1
 8008eba:	d1c7      	bne.n	8008e4c <__sflush_r+0x34>
 8008ebc:	682b      	ldr	r3, [r5, #0]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d0c4      	beq.n	8008e4c <__sflush_r+0x34>
 8008ec2:	2b1d      	cmp	r3, #29
 8008ec4:	d001      	beq.n	8008eca <__sflush_r+0xb2>
 8008ec6:	2b16      	cmp	r3, #22
 8008ec8:	d101      	bne.n	8008ece <__sflush_r+0xb6>
 8008eca:	602f      	str	r7, [r5, #0]
 8008ecc:	e7b1      	b.n	8008e32 <__sflush_r+0x1a>
 8008ece:	89a3      	ldrh	r3, [r4, #12]
 8008ed0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ed4:	81a3      	strh	r3, [r4, #12]
 8008ed6:	e7ad      	b.n	8008e34 <__sflush_r+0x1c>
 8008ed8:	690f      	ldr	r7, [r1, #16]
 8008eda:	2f00      	cmp	r7, #0
 8008edc:	d0a9      	beq.n	8008e32 <__sflush_r+0x1a>
 8008ede:	0793      	lsls	r3, r2, #30
 8008ee0:	680e      	ldr	r6, [r1, #0]
 8008ee2:	bf08      	it	eq
 8008ee4:	694b      	ldreq	r3, [r1, #20]
 8008ee6:	600f      	str	r7, [r1, #0]
 8008ee8:	bf18      	it	ne
 8008eea:	2300      	movne	r3, #0
 8008eec:	eba6 0807 	sub.w	r8, r6, r7
 8008ef0:	608b      	str	r3, [r1, #8]
 8008ef2:	f1b8 0f00 	cmp.w	r8, #0
 8008ef6:	dd9c      	ble.n	8008e32 <__sflush_r+0x1a>
 8008ef8:	6a21      	ldr	r1, [r4, #32]
 8008efa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008efc:	4643      	mov	r3, r8
 8008efe:	463a      	mov	r2, r7
 8008f00:	4628      	mov	r0, r5
 8008f02:	47b0      	blx	r6
 8008f04:	2800      	cmp	r0, #0
 8008f06:	dc06      	bgt.n	8008f16 <__sflush_r+0xfe>
 8008f08:	89a3      	ldrh	r3, [r4, #12]
 8008f0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f0e:	81a3      	strh	r3, [r4, #12]
 8008f10:	f04f 30ff 	mov.w	r0, #4294967295
 8008f14:	e78e      	b.n	8008e34 <__sflush_r+0x1c>
 8008f16:	4407      	add	r7, r0
 8008f18:	eba8 0800 	sub.w	r8, r8, r0
 8008f1c:	e7e9      	b.n	8008ef2 <__sflush_r+0xda>
 8008f1e:	bf00      	nop
 8008f20:	20400001 	.word	0x20400001

08008f24 <_fflush_r>:
 8008f24:	b538      	push	{r3, r4, r5, lr}
 8008f26:	690b      	ldr	r3, [r1, #16]
 8008f28:	4605      	mov	r5, r0
 8008f2a:	460c      	mov	r4, r1
 8008f2c:	b913      	cbnz	r3, 8008f34 <_fflush_r+0x10>
 8008f2e:	2500      	movs	r5, #0
 8008f30:	4628      	mov	r0, r5
 8008f32:	bd38      	pop	{r3, r4, r5, pc}
 8008f34:	b118      	cbz	r0, 8008f3e <_fflush_r+0x1a>
 8008f36:	6983      	ldr	r3, [r0, #24]
 8008f38:	b90b      	cbnz	r3, 8008f3e <_fflush_r+0x1a>
 8008f3a:	f7fe fe3d 	bl	8007bb8 <__sinit>
 8008f3e:	4b14      	ldr	r3, [pc, #80]	; (8008f90 <_fflush_r+0x6c>)
 8008f40:	429c      	cmp	r4, r3
 8008f42:	d11b      	bne.n	8008f7c <_fflush_r+0x58>
 8008f44:	686c      	ldr	r4, [r5, #4]
 8008f46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d0ef      	beq.n	8008f2e <_fflush_r+0xa>
 8008f4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008f50:	07d0      	lsls	r0, r2, #31
 8008f52:	d404      	bmi.n	8008f5e <_fflush_r+0x3a>
 8008f54:	0599      	lsls	r1, r3, #22
 8008f56:	d402      	bmi.n	8008f5e <_fflush_r+0x3a>
 8008f58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f5a:	f7fe fef0 	bl	8007d3e <__retarget_lock_acquire_recursive>
 8008f5e:	4628      	mov	r0, r5
 8008f60:	4621      	mov	r1, r4
 8008f62:	f7ff ff59 	bl	8008e18 <__sflush_r>
 8008f66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f68:	07da      	lsls	r2, r3, #31
 8008f6a:	4605      	mov	r5, r0
 8008f6c:	d4e0      	bmi.n	8008f30 <_fflush_r+0xc>
 8008f6e:	89a3      	ldrh	r3, [r4, #12]
 8008f70:	059b      	lsls	r3, r3, #22
 8008f72:	d4dd      	bmi.n	8008f30 <_fflush_r+0xc>
 8008f74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f76:	f7fe fee3 	bl	8007d40 <__retarget_lock_release_recursive>
 8008f7a:	e7d9      	b.n	8008f30 <_fflush_r+0xc>
 8008f7c:	4b05      	ldr	r3, [pc, #20]	; (8008f94 <_fflush_r+0x70>)
 8008f7e:	429c      	cmp	r4, r3
 8008f80:	d101      	bne.n	8008f86 <_fflush_r+0x62>
 8008f82:	68ac      	ldr	r4, [r5, #8]
 8008f84:	e7df      	b.n	8008f46 <_fflush_r+0x22>
 8008f86:	4b04      	ldr	r3, [pc, #16]	; (8008f98 <_fflush_r+0x74>)
 8008f88:	429c      	cmp	r4, r3
 8008f8a:	bf08      	it	eq
 8008f8c:	68ec      	ldreq	r4, [r5, #12]
 8008f8e:	e7da      	b.n	8008f46 <_fflush_r+0x22>
 8008f90:	0800ac54 	.word	0x0800ac54
 8008f94:	0800ac74 	.word	0x0800ac74
 8008f98:	0800ac34 	.word	0x0800ac34

08008f9c <rshift>:
 8008f9c:	6903      	ldr	r3, [r0, #16]
 8008f9e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008fa2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008fa6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008faa:	f100 0414 	add.w	r4, r0, #20
 8008fae:	dd45      	ble.n	800903c <rshift+0xa0>
 8008fb0:	f011 011f 	ands.w	r1, r1, #31
 8008fb4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008fb8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008fbc:	d10c      	bne.n	8008fd8 <rshift+0x3c>
 8008fbe:	f100 0710 	add.w	r7, r0, #16
 8008fc2:	4629      	mov	r1, r5
 8008fc4:	42b1      	cmp	r1, r6
 8008fc6:	d334      	bcc.n	8009032 <rshift+0x96>
 8008fc8:	1a9b      	subs	r3, r3, r2
 8008fca:	009b      	lsls	r3, r3, #2
 8008fcc:	1eea      	subs	r2, r5, #3
 8008fce:	4296      	cmp	r6, r2
 8008fd0:	bf38      	it	cc
 8008fd2:	2300      	movcc	r3, #0
 8008fd4:	4423      	add	r3, r4
 8008fd6:	e015      	b.n	8009004 <rshift+0x68>
 8008fd8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008fdc:	f1c1 0820 	rsb	r8, r1, #32
 8008fe0:	40cf      	lsrs	r7, r1
 8008fe2:	f105 0e04 	add.w	lr, r5, #4
 8008fe6:	46a1      	mov	r9, r4
 8008fe8:	4576      	cmp	r6, lr
 8008fea:	46f4      	mov	ip, lr
 8008fec:	d815      	bhi.n	800901a <rshift+0x7e>
 8008fee:	1a9a      	subs	r2, r3, r2
 8008ff0:	0092      	lsls	r2, r2, #2
 8008ff2:	3a04      	subs	r2, #4
 8008ff4:	3501      	adds	r5, #1
 8008ff6:	42ae      	cmp	r6, r5
 8008ff8:	bf38      	it	cc
 8008ffa:	2200      	movcc	r2, #0
 8008ffc:	18a3      	adds	r3, r4, r2
 8008ffe:	50a7      	str	r7, [r4, r2]
 8009000:	b107      	cbz	r7, 8009004 <rshift+0x68>
 8009002:	3304      	adds	r3, #4
 8009004:	1b1a      	subs	r2, r3, r4
 8009006:	42a3      	cmp	r3, r4
 8009008:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800900c:	bf08      	it	eq
 800900e:	2300      	moveq	r3, #0
 8009010:	6102      	str	r2, [r0, #16]
 8009012:	bf08      	it	eq
 8009014:	6143      	streq	r3, [r0, #20]
 8009016:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800901a:	f8dc c000 	ldr.w	ip, [ip]
 800901e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009022:	ea4c 0707 	orr.w	r7, ip, r7
 8009026:	f849 7b04 	str.w	r7, [r9], #4
 800902a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800902e:	40cf      	lsrs	r7, r1
 8009030:	e7da      	b.n	8008fe8 <rshift+0x4c>
 8009032:	f851 cb04 	ldr.w	ip, [r1], #4
 8009036:	f847 cf04 	str.w	ip, [r7, #4]!
 800903a:	e7c3      	b.n	8008fc4 <rshift+0x28>
 800903c:	4623      	mov	r3, r4
 800903e:	e7e1      	b.n	8009004 <rshift+0x68>

08009040 <__hexdig_fun>:
 8009040:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009044:	2b09      	cmp	r3, #9
 8009046:	d802      	bhi.n	800904e <__hexdig_fun+0xe>
 8009048:	3820      	subs	r0, #32
 800904a:	b2c0      	uxtb	r0, r0
 800904c:	4770      	bx	lr
 800904e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009052:	2b05      	cmp	r3, #5
 8009054:	d801      	bhi.n	800905a <__hexdig_fun+0x1a>
 8009056:	3847      	subs	r0, #71	; 0x47
 8009058:	e7f7      	b.n	800904a <__hexdig_fun+0xa>
 800905a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800905e:	2b05      	cmp	r3, #5
 8009060:	d801      	bhi.n	8009066 <__hexdig_fun+0x26>
 8009062:	3827      	subs	r0, #39	; 0x27
 8009064:	e7f1      	b.n	800904a <__hexdig_fun+0xa>
 8009066:	2000      	movs	r0, #0
 8009068:	4770      	bx	lr
	...

0800906c <__gethex>:
 800906c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009070:	ed2d 8b02 	vpush	{d8}
 8009074:	b089      	sub	sp, #36	; 0x24
 8009076:	ee08 0a10 	vmov	s16, r0
 800907a:	9304      	str	r3, [sp, #16]
 800907c:	4bb4      	ldr	r3, [pc, #720]	; (8009350 <__gethex+0x2e4>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	9301      	str	r3, [sp, #4]
 8009082:	4618      	mov	r0, r3
 8009084:	468b      	mov	fp, r1
 8009086:	4690      	mov	r8, r2
 8009088:	f7f7 f8ac 	bl	80001e4 <strlen>
 800908c:	9b01      	ldr	r3, [sp, #4]
 800908e:	f8db 2000 	ldr.w	r2, [fp]
 8009092:	4403      	add	r3, r0
 8009094:	4682      	mov	sl, r0
 8009096:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800909a:	9305      	str	r3, [sp, #20]
 800909c:	1c93      	adds	r3, r2, #2
 800909e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80090a2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80090a6:	32fe      	adds	r2, #254	; 0xfe
 80090a8:	18d1      	adds	r1, r2, r3
 80090aa:	461f      	mov	r7, r3
 80090ac:	f813 0b01 	ldrb.w	r0, [r3], #1
 80090b0:	9100      	str	r1, [sp, #0]
 80090b2:	2830      	cmp	r0, #48	; 0x30
 80090b4:	d0f8      	beq.n	80090a8 <__gethex+0x3c>
 80090b6:	f7ff ffc3 	bl	8009040 <__hexdig_fun>
 80090ba:	4604      	mov	r4, r0
 80090bc:	2800      	cmp	r0, #0
 80090be:	d13a      	bne.n	8009136 <__gethex+0xca>
 80090c0:	9901      	ldr	r1, [sp, #4]
 80090c2:	4652      	mov	r2, sl
 80090c4:	4638      	mov	r0, r7
 80090c6:	f001 fb37 	bl	800a738 <strncmp>
 80090ca:	4605      	mov	r5, r0
 80090cc:	2800      	cmp	r0, #0
 80090ce:	d168      	bne.n	80091a2 <__gethex+0x136>
 80090d0:	f817 000a 	ldrb.w	r0, [r7, sl]
 80090d4:	eb07 060a 	add.w	r6, r7, sl
 80090d8:	f7ff ffb2 	bl	8009040 <__hexdig_fun>
 80090dc:	2800      	cmp	r0, #0
 80090de:	d062      	beq.n	80091a6 <__gethex+0x13a>
 80090e0:	4633      	mov	r3, r6
 80090e2:	7818      	ldrb	r0, [r3, #0]
 80090e4:	2830      	cmp	r0, #48	; 0x30
 80090e6:	461f      	mov	r7, r3
 80090e8:	f103 0301 	add.w	r3, r3, #1
 80090ec:	d0f9      	beq.n	80090e2 <__gethex+0x76>
 80090ee:	f7ff ffa7 	bl	8009040 <__hexdig_fun>
 80090f2:	2301      	movs	r3, #1
 80090f4:	fab0 f480 	clz	r4, r0
 80090f8:	0964      	lsrs	r4, r4, #5
 80090fa:	4635      	mov	r5, r6
 80090fc:	9300      	str	r3, [sp, #0]
 80090fe:	463a      	mov	r2, r7
 8009100:	4616      	mov	r6, r2
 8009102:	3201      	adds	r2, #1
 8009104:	7830      	ldrb	r0, [r6, #0]
 8009106:	f7ff ff9b 	bl	8009040 <__hexdig_fun>
 800910a:	2800      	cmp	r0, #0
 800910c:	d1f8      	bne.n	8009100 <__gethex+0x94>
 800910e:	9901      	ldr	r1, [sp, #4]
 8009110:	4652      	mov	r2, sl
 8009112:	4630      	mov	r0, r6
 8009114:	f001 fb10 	bl	800a738 <strncmp>
 8009118:	b980      	cbnz	r0, 800913c <__gethex+0xd0>
 800911a:	b94d      	cbnz	r5, 8009130 <__gethex+0xc4>
 800911c:	eb06 050a 	add.w	r5, r6, sl
 8009120:	462a      	mov	r2, r5
 8009122:	4616      	mov	r6, r2
 8009124:	3201      	adds	r2, #1
 8009126:	7830      	ldrb	r0, [r6, #0]
 8009128:	f7ff ff8a 	bl	8009040 <__hexdig_fun>
 800912c:	2800      	cmp	r0, #0
 800912e:	d1f8      	bne.n	8009122 <__gethex+0xb6>
 8009130:	1bad      	subs	r5, r5, r6
 8009132:	00ad      	lsls	r5, r5, #2
 8009134:	e004      	b.n	8009140 <__gethex+0xd4>
 8009136:	2400      	movs	r4, #0
 8009138:	4625      	mov	r5, r4
 800913a:	e7e0      	b.n	80090fe <__gethex+0x92>
 800913c:	2d00      	cmp	r5, #0
 800913e:	d1f7      	bne.n	8009130 <__gethex+0xc4>
 8009140:	7833      	ldrb	r3, [r6, #0]
 8009142:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009146:	2b50      	cmp	r3, #80	; 0x50
 8009148:	d13b      	bne.n	80091c2 <__gethex+0x156>
 800914a:	7873      	ldrb	r3, [r6, #1]
 800914c:	2b2b      	cmp	r3, #43	; 0x2b
 800914e:	d02c      	beq.n	80091aa <__gethex+0x13e>
 8009150:	2b2d      	cmp	r3, #45	; 0x2d
 8009152:	d02e      	beq.n	80091b2 <__gethex+0x146>
 8009154:	1c71      	adds	r1, r6, #1
 8009156:	f04f 0900 	mov.w	r9, #0
 800915a:	7808      	ldrb	r0, [r1, #0]
 800915c:	f7ff ff70 	bl	8009040 <__hexdig_fun>
 8009160:	1e43      	subs	r3, r0, #1
 8009162:	b2db      	uxtb	r3, r3
 8009164:	2b18      	cmp	r3, #24
 8009166:	d82c      	bhi.n	80091c2 <__gethex+0x156>
 8009168:	f1a0 0210 	sub.w	r2, r0, #16
 800916c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009170:	f7ff ff66 	bl	8009040 <__hexdig_fun>
 8009174:	1e43      	subs	r3, r0, #1
 8009176:	b2db      	uxtb	r3, r3
 8009178:	2b18      	cmp	r3, #24
 800917a:	d91d      	bls.n	80091b8 <__gethex+0x14c>
 800917c:	f1b9 0f00 	cmp.w	r9, #0
 8009180:	d000      	beq.n	8009184 <__gethex+0x118>
 8009182:	4252      	negs	r2, r2
 8009184:	4415      	add	r5, r2
 8009186:	f8cb 1000 	str.w	r1, [fp]
 800918a:	b1e4      	cbz	r4, 80091c6 <__gethex+0x15a>
 800918c:	9b00      	ldr	r3, [sp, #0]
 800918e:	2b00      	cmp	r3, #0
 8009190:	bf14      	ite	ne
 8009192:	2700      	movne	r7, #0
 8009194:	2706      	moveq	r7, #6
 8009196:	4638      	mov	r0, r7
 8009198:	b009      	add	sp, #36	; 0x24
 800919a:	ecbd 8b02 	vpop	{d8}
 800919e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091a2:	463e      	mov	r6, r7
 80091a4:	4625      	mov	r5, r4
 80091a6:	2401      	movs	r4, #1
 80091a8:	e7ca      	b.n	8009140 <__gethex+0xd4>
 80091aa:	f04f 0900 	mov.w	r9, #0
 80091ae:	1cb1      	adds	r1, r6, #2
 80091b0:	e7d3      	b.n	800915a <__gethex+0xee>
 80091b2:	f04f 0901 	mov.w	r9, #1
 80091b6:	e7fa      	b.n	80091ae <__gethex+0x142>
 80091b8:	230a      	movs	r3, #10
 80091ba:	fb03 0202 	mla	r2, r3, r2, r0
 80091be:	3a10      	subs	r2, #16
 80091c0:	e7d4      	b.n	800916c <__gethex+0x100>
 80091c2:	4631      	mov	r1, r6
 80091c4:	e7df      	b.n	8009186 <__gethex+0x11a>
 80091c6:	1bf3      	subs	r3, r6, r7
 80091c8:	3b01      	subs	r3, #1
 80091ca:	4621      	mov	r1, r4
 80091cc:	2b07      	cmp	r3, #7
 80091ce:	dc0b      	bgt.n	80091e8 <__gethex+0x17c>
 80091d0:	ee18 0a10 	vmov	r0, s16
 80091d4:	f000 fa82 	bl	80096dc <_Balloc>
 80091d8:	4604      	mov	r4, r0
 80091da:	b940      	cbnz	r0, 80091ee <__gethex+0x182>
 80091dc:	4b5d      	ldr	r3, [pc, #372]	; (8009354 <__gethex+0x2e8>)
 80091de:	4602      	mov	r2, r0
 80091e0:	21de      	movs	r1, #222	; 0xde
 80091e2:	485d      	ldr	r0, [pc, #372]	; (8009358 <__gethex+0x2ec>)
 80091e4:	f001 fb8a 	bl	800a8fc <__assert_func>
 80091e8:	3101      	adds	r1, #1
 80091ea:	105b      	asrs	r3, r3, #1
 80091ec:	e7ee      	b.n	80091cc <__gethex+0x160>
 80091ee:	f100 0914 	add.w	r9, r0, #20
 80091f2:	f04f 0b00 	mov.w	fp, #0
 80091f6:	f1ca 0301 	rsb	r3, sl, #1
 80091fa:	f8cd 9008 	str.w	r9, [sp, #8]
 80091fe:	f8cd b000 	str.w	fp, [sp]
 8009202:	9306      	str	r3, [sp, #24]
 8009204:	42b7      	cmp	r7, r6
 8009206:	d340      	bcc.n	800928a <__gethex+0x21e>
 8009208:	9802      	ldr	r0, [sp, #8]
 800920a:	9b00      	ldr	r3, [sp, #0]
 800920c:	f840 3b04 	str.w	r3, [r0], #4
 8009210:	eba0 0009 	sub.w	r0, r0, r9
 8009214:	1080      	asrs	r0, r0, #2
 8009216:	0146      	lsls	r6, r0, #5
 8009218:	6120      	str	r0, [r4, #16]
 800921a:	4618      	mov	r0, r3
 800921c:	f000 fb50 	bl	80098c0 <__hi0bits>
 8009220:	1a30      	subs	r0, r6, r0
 8009222:	f8d8 6000 	ldr.w	r6, [r8]
 8009226:	42b0      	cmp	r0, r6
 8009228:	dd63      	ble.n	80092f2 <__gethex+0x286>
 800922a:	1b87      	subs	r7, r0, r6
 800922c:	4639      	mov	r1, r7
 800922e:	4620      	mov	r0, r4
 8009230:	f000 fef4 	bl	800a01c <__any_on>
 8009234:	4682      	mov	sl, r0
 8009236:	b1a8      	cbz	r0, 8009264 <__gethex+0x1f8>
 8009238:	1e7b      	subs	r3, r7, #1
 800923a:	1159      	asrs	r1, r3, #5
 800923c:	f003 021f 	and.w	r2, r3, #31
 8009240:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009244:	f04f 0a01 	mov.w	sl, #1
 8009248:	fa0a f202 	lsl.w	r2, sl, r2
 800924c:	420a      	tst	r2, r1
 800924e:	d009      	beq.n	8009264 <__gethex+0x1f8>
 8009250:	4553      	cmp	r3, sl
 8009252:	dd05      	ble.n	8009260 <__gethex+0x1f4>
 8009254:	1eb9      	subs	r1, r7, #2
 8009256:	4620      	mov	r0, r4
 8009258:	f000 fee0 	bl	800a01c <__any_on>
 800925c:	2800      	cmp	r0, #0
 800925e:	d145      	bne.n	80092ec <__gethex+0x280>
 8009260:	f04f 0a02 	mov.w	sl, #2
 8009264:	4639      	mov	r1, r7
 8009266:	4620      	mov	r0, r4
 8009268:	f7ff fe98 	bl	8008f9c <rshift>
 800926c:	443d      	add	r5, r7
 800926e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009272:	42ab      	cmp	r3, r5
 8009274:	da4c      	bge.n	8009310 <__gethex+0x2a4>
 8009276:	ee18 0a10 	vmov	r0, s16
 800927a:	4621      	mov	r1, r4
 800927c:	f000 fa6e 	bl	800975c <_Bfree>
 8009280:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009282:	2300      	movs	r3, #0
 8009284:	6013      	str	r3, [r2, #0]
 8009286:	27a3      	movs	r7, #163	; 0xa3
 8009288:	e785      	b.n	8009196 <__gethex+0x12a>
 800928a:	1e73      	subs	r3, r6, #1
 800928c:	9a05      	ldr	r2, [sp, #20]
 800928e:	9303      	str	r3, [sp, #12]
 8009290:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009294:	4293      	cmp	r3, r2
 8009296:	d019      	beq.n	80092cc <__gethex+0x260>
 8009298:	f1bb 0f20 	cmp.w	fp, #32
 800929c:	d107      	bne.n	80092ae <__gethex+0x242>
 800929e:	9b02      	ldr	r3, [sp, #8]
 80092a0:	9a00      	ldr	r2, [sp, #0]
 80092a2:	f843 2b04 	str.w	r2, [r3], #4
 80092a6:	9302      	str	r3, [sp, #8]
 80092a8:	2300      	movs	r3, #0
 80092aa:	9300      	str	r3, [sp, #0]
 80092ac:	469b      	mov	fp, r3
 80092ae:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80092b2:	f7ff fec5 	bl	8009040 <__hexdig_fun>
 80092b6:	9b00      	ldr	r3, [sp, #0]
 80092b8:	f000 000f 	and.w	r0, r0, #15
 80092bc:	fa00 f00b 	lsl.w	r0, r0, fp
 80092c0:	4303      	orrs	r3, r0
 80092c2:	9300      	str	r3, [sp, #0]
 80092c4:	f10b 0b04 	add.w	fp, fp, #4
 80092c8:	9b03      	ldr	r3, [sp, #12]
 80092ca:	e00d      	b.n	80092e8 <__gethex+0x27c>
 80092cc:	9b03      	ldr	r3, [sp, #12]
 80092ce:	9a06      	ldr	r2, [sp, #24]
 80092d0:	4413      	add	r3, r2
 80092d2:	42bb      	cmp	r3, r7
 80092d4:	d3e0      	bcc.n	8009298 <__gethex+0x22c>
 80092d6:	4618      	mov	r0, r3
 80092d8:	9901      	ldr	r1, [sp, #4]
 80092da:	9307      	str	r3, [sp, #28]
 80092dc:	4652      	mov	r2, sl
 80092de:	f001 fa2b 	bl	800a738 <strncmp>
 80092e2:	9b07      	ldr	r3, [sp, #28]
 80092e4:	2800      	cmp	r0, #0
 80092e6:	d1d7      	bne.n	8009298 <__gethex+0x22c>
 80092e8:	461e      	mov	r6, r3
 80092ea:	e78b      	b.n	8009204 <__gethex+0x198>
 80092ec:	f04f 0a03 	mov.w	sl, #3
 80092f0:	e7b8      	b.n	8009264 <__gethex+0x1f8>
 80092f2:	da0a      	bge.n	800930a <__gethex+0x29e>
 80092f4:	1a37      	subs	r7, r6, r0
 80092f6:	4621      	mov	r1, r4
 80092f8:	ee18 0a10 	vmov	r0, s16
 80092fc:	463a      	mov	r2, r7
 80092fe:	f000 fc49 	bl	8009b94 <__lshift>
 8009302:	1bed      	subs	r5, r5, r7
 8009304:	4604      	mov	r4, r0
 8009306:	f100 0914 	add.w	r9, r0, #20
 800930a:	f04f 0a00 	mov.w	sl, #0
 800930e:	e7ae      	b.n	800926e <__gethex+0x202>
 8009310:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009314:	42a8      	cmp	r0, r5
 8009316:	dd72      	ble.n	80093fe <__gethex+0x392>
 8009318:	1b45      	subs	r5, r0, r5
 800931a:	42ae      	cmp	r6, r5
 800931c:	dc36      	bgt.n	800938c <__gethex+0x320>
 800931e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009322:	2b02      	cmp	r3, #2
 8009324:	d02a      	beq.n	800937c <__gethex+0x310>
 8009326:	2b03      	cmp	r3, #3
 8009328:	d02c      	beq.n	8009384 <__gethex+0x318>
 800932a:	2b01      	cmp	r3, #1
 800932c:	d11c      	bne.n	8009368 <__gethex+0x2fc>
 800932e:	42ae      	cmp	r6, r5
 8009330:	d11a      	bne.n	8009368 <__gethex+0x2fc>
 8009332:	2e01      	cmp	r6, #1
 8009334:	d112      	bne.n	800935c <__gethex+0x2f0>
 8009336:	9a04      	ldr	r2, [sp, #16]
 8009338:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800933c:	6013      	str	r3, [r2, #0]
 800933e:	2301      	movs	r3, #1
 8009340:	6123      	str	r3, [r4, #16]
 8009342:	f8c9 3000 	str.w	r3, [r9]
 8009346:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009348:	2762      	movs	r7, #98	; 0x62
 800934a:	601c      	str	r4, [r3, #0]
 800934c:	e723      	b.n	8009196 <__gethex+0x12a>
 800934e:	bf00      	nop
 8009350:	0800ae70 	.word	0x0800ae70
 8009354:	0800adf9 	.word	0x0800adf9
 8009358:	0800ae0a 	.word	0x0800ae0a
 800935c:	1e71      	subs	r1, r6, #1
 800935e:	4620      	mov	r0, r4
 8009360:	f000 fe5c 	bl	800a01c <__any_on>
 8009364:	2800      	cmp	r0, #0
 8009366:	d1e6      	bne.n	8009336 <__gethex+0x2ca>
 8009368:	ee18 0a10 	vmov	r0, s16
 800936c:	4621      	mov	r1, r4
 800936e:	f000 f9f5 	bl	800975c <_Bfree>
 8009372:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009374:	2300      	movs	r3, #0
 8009376:	6013      	str	r3, [r2, #0]
 8009378:	2750      	movs	r7, #80	; 0x50
 800937a:	e70c      	b.n	8009196 <__gethex+0x12a>
 800937c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800937e:	2b00      	cmp	r3, #0
 8009380:	d1f2      	bne.n	8009368 <__gethex+0x2fc>
 8009382:	e7d8      	b.n	8009336 <__gethex+0x2ca>
 8009384:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009386:	2b00      	cmp	r3, #0
 8009388:	d1d5      	bne.n	8009336 <__gethex+0x2ca>
 800938a:	e7ed      	b.n	8009368 <__gethex+0x2fc>
 800938c:	1e6f      	subs	r7, r5, #1
 800938e:	f1ba 0f00 	cmp.w	sl, #0
 8009392:	d131      	bne.n	80093f8 <__gethex+0x38c>
 8009394:	b127      	cbz	r7, 80093a0 <__gethex+0x334>
 8009396:	4639      	mov	r1, r7
 8009398:	4620      	mov	r0, r4
 800939a:	f000 fe3f 	bl	800a01c <__any_on>
 800939e:	4682      	mov	sl, r0
 80093a0:	117b      	asrs	r3, r7, #5
 80093a2:	2101      	movs	r1, #1
 80093a4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80093a8:	f007 071f 	and.w	r7, r7, #31
 80093ac:	fa01 f707 	lsl.w	r7, r1, r7
 80093b0:	421f      	tst	r7, r3
 80093b2:	4629      	mov	r1, r5
 80093b4:	4620      	mov	r0, r4
 80093b6:	bf18      	it	ne
 80093b8:	f04a 0a02 	orrne.w	sl, sl, #2
 80093bc:	1b76      	subs	r6, r6, r5
 80093be:	f7ff fded 	bl	8008f9c <rshift>
 80093c2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80093c6:	2702      	movs	r7, #2
 80093c8:	f1ba 0f00 	cmp.w	sl, #0
 80093cc:	d048      	beq.n	8009460 <__gethex+0x3f4>
 80093ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80093d2:	2b02      	cmp	r3, #2
 80093d4:	d015      	beq.n	8009402 <__gethex+0x396>
 80093d6:	2b03      	cmp	r3, #3
 80093d8:	d017      	beq.n	800940a <__gethex+0x39e>
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d109      	bne.n	80093f2 <__gethex+0x386>
 80093de:	f01a 0f02 	tst.w	sl, #2
 80093e2:	d006      	beq.n	80093f2 <__gethex+0x386>
 80093e4:	f8d9 0000 	ldr.w	r0, [r9]
 80093e8:	ea4a 0a00 	orr.w	sl, sl, r0
 80093ec:	f01a 0f01 	tst.w	sl, #1
 80093f0:	d10e      	bne.n	8009410 <__gethex+0x3a4>
 80093f2:	f047 0710 	orr.w	r7, r7, #16
 80093f6:	e033      	b.n	8009460 <__gethex+0x3f4>
 80093f8:	f04f 0a01 	mov.w	sl, #1
 80093fc:	e7d0      	b.n	80093a0 <__gethex+0x334>
 80093fe:	2701      	movs	r7, #1
 8009400:	e7e2      	b.n	80093c8 <__gethex+0x35c>
 8009402:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009404:	f1c3 0301 	rsb	r3, r3, #1
 8009408:	9315      	str	r3, [sp, #84]	; 0x54
 800940a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800940c:	2b00      	cmp	r3, #0
 800940e:	d0f0      	beq.n	80093f2 <__gethex+0x386>
 8009410:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009414:	f104 0314 	add.w	r3, r4, #20
 8009418:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800941c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009420:	f04f 0c00 	mov.w	ip, #0
 8009424:	4618      	mov	r0, r3
 8009426:	f853 2b04 	ldr.w	r2, [r3], #4
 800942a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800942e:	d01c      	beq.n	800946a <__gethex+0x3fe>
 8009430:	3201      	adds	r2, #1
 8009432:	6002      	str	r2, [r0, #0]
 8009434:	2f02      	cmp	r7, #2
 8009436:	f104 0314 	add.w	r3, r4, #20
 800943a:	d13f      	bne.n	80094bc <__gethex+0x450>
 800943c:	f8d8 2000 	ldr.w	r2, [r8]
 8009440:	3a01      	subs	r2, #1
 8009442:	42b2      	cmp	r2, r6
 8009444:	d10a      	bne.n	800945c <__gethex+0x3f0>
 8009446:	1171      	asrs	r1, r6, #5
 8009448:	2201      	movs	r2, #1
 800944a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800944e:	f006 061f 	and.w	r6, r6, #31
 8009452:	fa02 f606 	lsl.w	r6, r2, r6
 8009456:	421e      	tst	r6, r3
 8009458:	bf18      	it	ne
 800945a:	4617      	movne	r7, r2
 800945c:	f047 0720 	orr.w	r7, r7, #32
 8009460:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009462:	601c      	str	r4, [r3, #0]
 8009464:	9b04      	ldr	r3, [sp, #16]
 8009466:	601d      	str	r5, [r3, #0]
 8009468:	e695      	b.n	8009196 <__gethex+0x12a>
 800946a:	4299      	cmp	r1, r3
 800946c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009470:	d8d8      	bhi.n	8009424 <__gethex+0x3b8>
 8009472:	68a3      	ldr	r3, [r4, #8]
 8009474:	459b      	cmp	fp, r3
 8009476:	db19      	blt.n	80094ac <__gethex+0x440>
 8009478:	6861      	ldr	r1, [r4, #4]
 800947a:	ee18 0a10 	vmov	r0, s16
 800947e:	3101      	adds	r1, #1
 8009480:	f000 f92c 	bl	80096dc <_Balloc>
 8009484:	4681      	mov	r9, r0
 8009486:	b918      	cbnz	r0, 8009490 <__gethex+0x424>
 8009488:	4b1a      	ldr	r3, [pc, #104]	; (80094f4 <__gethex+0x488>)
 800948a:	4602      	mov	r2, r0
 800948c:	2184      	movs	r1, #132	; 0x84
 800948e:	e6a8      	b.n	80091e2 <__gethex+0x176>
 8009490:	6922      	ldr	r2, [r4, #16]
 8009492:	3202      	adds	r2, #2
 8009494:	f104 010c 	add.w	r1, r4, #12
 8009498:	0092      	lsls	r2, r2, #2
 800949a:	300c      	adds	r0, #12
 800949c:	f7fe fc51 	bl	8007d42 <memcpy>
 80094a0:	4621      	mov	r1, r4
 80094a2:	ee18 0a10 	vmov	r0, s16
 80094a6:	f000 f959 	bl	800975c <_Bfree>
 80094aa:	464c      	mov	r4, r9
 80094ac:	6923      	ldr	r3, [r4, #16]
 80094ae:	1c5a      	adds	r2, r3, #1
 80094b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80094b4:	6122      	str	r2, [r4, #16]
 80094b6:	2201      	movs	r2, #1
 80094b8:	615a      	str	r2, [r3, #20]
 80094ba:	e7bb      	b.n	8009434 <__gethex+0x3c8>
 80094bc:	6922      	ldr	r2, [r4, #16]
 80094be:	455a      	cmp	r2, fp
 80094c0:	dd0b      	ble.n	80094da <__gethex+0x46e>
 80094c2:	2101      	movs	r1, #1
 80094c4:	4620      	mov	r0, r4
 80094c6:	f7ff fd69 	bl	8008f9c <rshift>
 80094ca:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80094ce:	3501      	adds	r5, #1
 80094d0:	42ab      	cmp	r3, r5
 80094d2:	f6ff aed0 	blt.w	8009276 <__gethex+0x20a>
 80094d6:	2701      	movs	r7, #1
 80094d8:	e7c0      	b.n	800945c <__gethex+0x3f0>
 80094da:	f016 061f 	ands.w	r6, r6, #31
 80094de:	d0fa      	beq.n	80094d6 <__gethex+0x46a>
 80094e0:	4453      	add	r3, sl
 80094e2:	f1c6 0620 	rsb	r6, r6, #32
 80094e6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80094ea:	f000 f9e9 	bl	80098c0 <__hi0bits>
 80094ee:	42b0      	cmp	r0, r6
 80094f0:	dbe7      	blt.n	80094c2 <__gethex+0x456>
 80094f2:	e7f0      	b.n	80094d6 <__gethex+0x46a>
 80094f4:	0800adf9 	.word	0x0800adf9

080094f8 <L_shift>:
 80094f8:	f1c2 0208 	rsb	r2, r2, #8
 80094fc:	0092      	lsls	r2, r2, #2
 80094fe:	b570      	push	{r4, r5, r6, lr}
 8009500:	f1c2 0620 	rsb	r6, r2, #32
 8009504:	6843      	ldr	r3, [r0, #4]
 8009506:	6804      	ldr	r4, [r0, #0]
 8009508:	fa03 f506 	lsl.w	r5, r3, r6
 800950c:	432c      	orrs	r4, r5
 800950e:	40d3      	lsrs	r3, r2
 8009510:	6004      	str	r4, [r0, #0]
 8009512:	f840 3f04 	str.w	r3, [r0, #4]!
 8009516:	4288      	cmp	r0, r1
 8009518:	d3f4      	bcc.n	8009504 <L_shift+0xc>
 800951a:	bd70      	pop	{r4, r5, r6, pc}

0800951c <__match>:
 800951c:	b530      	push	{r4, r5, lr}
 800951e:	6803      	ldr	r3, [r0, #0]
 8009520:	3301      	adds	r3, #1
 8009522:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009526:	b914      	cbnz	r4, 800952e <__match+0x12>
 8009528:	6003      	str	r3, [r0, #0]
 800952a:	2001      	movs	r0, #1
 800952c:	bd30      	pop	{r4, r5, pc}
 800952e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009532:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009536:	2d19      	cmp	r5, #25
 8009538:	bf98      	it	ls
 800953a:	3220      	addls	r2, #32
 800953c:	42a2      	cmp	r2, r4
 800953e:	d0f0      	beq.n	8009522 <__match+0x6>
 8009540:	2000      	movs	r0, #0
 8009542:	e7f3      	b.n	800952c <__match+0x10>

08009544 <__hexnan>:
 8009544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009548:	680b      	ldr	r3, [r1, #0]
 800954a:	115e      	asrs	r6, r3, #5
 800954c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009550:	f013 031f 	ands.w	r3, r3, #31
 8009554:	b087      	sub	sp, #28
 8009556:	bf18      	it	ne
 8009558:	3604      	addne	r6, #4
 800955a:	2500      	movs	r5, #0
 800955c:	1f37      	subs	r7, r6, #4
 800955e:	4690      	mov	r8, r2
 8009560:	6802      	ldr	r2, [r0, #0]
 8009562:	9301      	str	r3, [sp, #4]
 8009564:	4682      	mov	sl, r0
 8009566:	f846 5c04 	str.w	r5, [r6, #-4]
 800956a:	46b9      	mov	r9, r7
 800956c:	463c      	mov	r4, r7
 800956e:	9502      	str	r5, [sp, #8]
 8009570:	46ab      	mov	fp, r5
 8009572:	7851      	ldrb	r1, [r2, #1]
 8009574:	1c53      	adds	r3, r2, #1
 8009576:	9303      	str	r3, [sp, #12]
 8009578:	b341      	cbz	r1, 80095cc <__hexnan+0x88>
 800957a:	4608      	mov	r0, r1
 800957c:	9205      	str	r2, [sp, #20]
 800957e:	9104      	str	r1, [sp, #16]
 8009580:	f7ff fd5e 	bl	8009040 <__hexdig_fun>
 8009584:	2800      	cmp	r0, #0
 8009586:	d14f      	bne.n	8009628 <__hexnan+0xe4>
 8009588:	9904      	ldr	r1, [sp, #16]
 800958a:	9a05      	ldr	r2, [sp, #20]
 800958c:	2920      	cmp	r1, #32
 800958e:	d818      	bhi.n	80095c2 <__hexnan+0x7e>
 8009590:	9b02      	ldr	r3, [sp, #8]
 8009592:	459b      	cmp	fp, r3
 8009594:	dd13      	ble.n	80095be <__hexnan+0x7a>
 8009596:	454c      	cmp	r4, r9
 8009598:	d206      	bcs.n	80095a8 <__hexnan+0x64>
 800959a:	2d07      	cmp	r5, #7
 800959c:	dc04      	bgt.n	80095a8 <__hexnan+0x64>
 800959e:	462a      	mov	r2, r5
 80095a0:	4649      	mov	r1, r9
 80095a2:	4620      	mov	r0, r4
 80095a4:	f7ff ffa8 	bl	80094f8 <L_shift>
 80095a8:	4544      	cmp	r4, r8
 80095aa:	d950      	bls.n	800964e <__hexnan+0x10a>
 80095ac:	2300      	movs	r3, #0
 80095ae:	f1a4 0904 	sub.w	r9, r4, #4
 80095b2:	f844 3c04 	str.w	r3, [r4, #-4]
 80095b6:	f8cd b008 	str.w	fp, [sp, #8]
 80095ba:	464c      	mov	r4, r9
 80095bc:	461d      	mov	r5, r3
 80095be:	9a03      	ldr	r2, [sp, #12]
 80095c0:	e7d7      	b.n	8009572 <__hexnan+0x2e>
 80095c2:	2929      	cmp	r1, #41	; 0x29
 80095c4:	d156      	bne.n	8009674 <__hexnan+0x130>
 80095c6:	3202      	adds	r2, #2
 80095c8:	f8ca 2000 	str.w	r2, [sl]
 80095cc:	f1bb 0f00 	cmp.w	fp, #0
 80095d0:	d050      	beq.n	8009674 <__hexnan+0x130>
 80095d2:	454c      	cmp	r4, r9
 80095d4:	d206      	bcs.n	80095e4 <__hexnan+0xa0>
 80095d6:	2d07      	cmp	r5, #7
 80095d8:	dc04      	bgt.n	80095e4 <__hexnan+0xa0>
 80095da:	462a      	mov	r2, r5
 80095dc:	4649      	mov	r1, r9
 80095de:	4620      	mov	r0, r4
 80095e0:	f7ff ff8a 	bl	80094f8 <L_shift>
 80095e4:	4544      	cmp	r4, r8
 80095e6:	d934      	bls.n	8009652 <__hexnan+0x10e>
 80095e8:	f1a8 0204 	sub.w	r2, r8, #4
 80095ec:	4623      	mov	r3, r4
 80095ee:	f853 1b04 	ldr.w	r1, [r3], #4
 80095f2:	f842 1f04 	str.w	r1, [r2, #4]!
 80095f6:	429f      	cmp	r7, r3
 80095f8:	d2f9      	bcs.n	80095ee <__hexnan+0xaa>
 80095fa:	1b3b      	subs	r3, r7, r4
 80095fc:	f023 0303 	bic.w	r3, r3, #3
 8009600:	3304      	adds	r3, #4
 8009602:	3401      	adds	r4, #1
 8009604:	3e03      	subs	r6, #3
 8009606:	42b4      	cmp	r4, r6
 8009608:	bf88      	it	hi
 800960a:	2304      	movhi	r3, #4
 800960c:	4443      	add	r3, r8
 800960e:	2200      	movs	r2, #0
 8009610:	f843 2b04 	str.w	r2, [r3], #4
 8009614:	429f      	cmp	r7, r3
 8009616:	d2fb      	bcs.n	8009610 <__hexnan+0xcc>
 8009618:	683b      	ldr	r3, [r7, #0]
 800961a:	b91b      	cbnz	r3, 8009624 <__hexnan+0xe0>
 800961c:	4547      	cmp	r7, r8
 800961e:	d127      	bne.n	8009670 <__hexnan+0x12c>
 8009620:	2301      	movs	r3, #1
 8009622:	603b      	str	r3, [r7, #0]
 8009624:	2005      	movs	r0, #5
 8009626:	e026      	b.n	8009676 <__hexnan+0x132>
 8009628:	3501      	adds	r5, #1
 800962a:	2d08      	cmp	r5, #8
 800962c:	f10b 0b01 	add.w	fp, fp, #1
 8009630:	dd06      	ble.n	8009640 <__hexnan+0xfc>
 8009632:	4544      	cmp	r4, r8
 8009634:	d9c3      	bls.n	80095be <__hexnan+0x7a>
 8009636:	2300      	movs	r3, #0
 8009638:	f844 3c04 	str.w	r3, [r4, #-4]
 800963c:	2501      	movs	r5, #1
 800963e:	3c04      	subs	r4, #4
 8009640:	6822      	ldr	r2, [r4, #0]
 8009642:	f000 000f 	and.w	r0, r0, #15
 8009646:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800964a:	6022      	str	r2, [r4, #0]
 800964c:	e7b7      	b.n	80095be <__hexnan+0x7a>
 800964e:	2508      	movs	r5, #8
 8009650:	e7b5      	b.n	80095be <__hexnan+0x7a>
 8009652:	9b01      	ldr	r3, [sp, #4]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d0df      	beq.n	8009618 <__hexnan+0xd4>
 8009658:	f04f 32ff 	mov.w	r2, #4294967295
 800965c:	f1c3 0320 	rsb	r3, r3, #32
 8009660:	fa22 f303 	lsr.w	r3, r2, r3
 8009664:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009668:	401a      	ands	r2, r3
 800966a:	f846 2c04 	str.w	r2, [r6, #-4]
 800966e:	e7d3      	b.n	8009618 <__hexnan+0xd4>
 8009670:	3f04      	subs	r7, #4
 8009672:	e7d1      	b.n	8009618 <__hexnan+0xd4>
 8009674:	2004      	movs	r0, #4
 8009676:	b007      	add	sp, #28
 8009678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800967c <_lseek_r>:
 800967c:	b538      	push	{r3, r4, r5, lr}
 800967e:	4d07      	ldr	r5, [pc, #28]	; (800969c <_lseek_r+0x20>)
 8009680:	4604      	mov	r4, r0
 8009682:	4608      	mov	r0, r1
 8009684:	4611      	mov	r1, r2
 8009686:	2200      	movs	r2, #0
 8009688:	602a      	str	r2, [r5, #0]
 800968a:	461a      	mov	r2, r3
 800968c:	f7f8 fae8 	bl	8001c60 <_lseek>
 8009690:	1c43      	adds	r3, r0, #1
 8009692:	d102      	bne.n	800969a <_lseek_r+0x1e>
 8009694:	682b      	ldr	r3, [r5, #0]
 8009696:	b103      	cbz	r3, 800969a <_lseek_r+0x1e>
 8009698:	6023      	str	r3, [r4, #0]
 800969a:	bd38      	pop	{r3, r4, r5, pc}
 800969c:	200030a8 	.word	0x200030a8

080096a0 <__ascii_mbtowc>:
 80096a0:	b082      	sub	sp, #8
 80096a2:	b901      	cbnz	r1, 80096a6 <__ascii_mbtowc+0x6>
 80096a4:	a901      	add	r1, sp, #4
 80096a6:	b142      	cbz	r2, 80096ba <__ascii_mbtowc+0x1a>
 80096a8:	b14b      	cbz	r3, 80096be <__ascii_mbtowc+0x1e>
 80096aa:	7813      	ldrb	r3, [r2, #0]
 80096ac:	600b      	str	r3, [r1, #0]
 80096ae:	7812      	ldrb	r2, [r2, #0]
 80096b0:	1e10      	subs	r0, r2, #0
 80096b2:	bf18      	it	ne
 80096b4:	2001      	movne	r0, #1
 80096b6:	b002      	add	sp, #8
 80096b8:	4770      	bx	lr
 80096ba:	4610      	mov	r0, r2
 80096bc:	e7fb      	b.n	80096b6 <__ascii_mbtowc+0x16>
 80096be:	f06f 0001 	mvn.w	r0, #1
 80096c2:	e7f8      	b.n	80096b6 <__ascii_mbtowc+0x16>

080096c4 <__malloc_lock>:
 80096c4:	4801      	ldr	r0, [pc, #4]	; (80096cc <__malloc_lock+0x8>)
 80096c6:	f7fe bb3a 	b.w	8007d3e <__retarget_lock_acquire_recursive>
 80096ca:	bf00      	nop
 80096cc:	2000309c 	.word	0x2000309c

080096d0 <__malloc_unlock>:
 80096d0:	4801      	ldr	r0, [pc, #4]	; (80096d8 <__malloc_unlock+0x8>)
 80096d2:	f7fe bb35 	b.w	8007d40 <__retarget_lock_release_recursive>
 80096d6:	bf00      	nop
 80096d8:	2000309c 	.word	0x2000309c

080096dc <_Balloc>:
 80096dc:	b570      	push	{r4, r5, r6, lr}
 80096de:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80096e0:	4604      	mov	r4, r0
 80096e2:	460d      	mov	r5, r1
 80096e4:	b976      	cbnz	r6, 8009704 <_Balloc+0x28>
 80096e6:	2010      	movs	r0, #16
 80096e8:	f001 f99e 	bl	800aa28 <malloc>
 80096ec:	4602      	mov	r2, r0
 80096ee:	6260      	str	r0, [r4, #36]	; 0x24
 80096f0:	b920      	cbnz	r0, 80096fc <_Balloc+0x20>
 80096f2:	4b18      	ldr	r3, [pc, #96]	; (8009754 <_Balloc+0x78>)
 80096f4:	4818      	ldr	r0, [pc, #96]	; (8009758 <_Balloc+0x7c>)
 80096f6:	2166      	movs	r1, #102	; 0x66
 80096f8:	f001 f900 	bl	800a8fc <__assert_func>
 80096fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009700:	6006      	str	r6, [r0, #0]
 8009702:	60c6      	str	r6, [r0, #12]
 8009704:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009706:	68f3      	ldr	r3, [r6, #12]
 8009708:	b183      	cbz	r3, 800972c <_Balloc+0x50>
 800970a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800970c:	68db      	ldr	r3, [r3, #12]
 800970e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009712:	b9b8      	cbnz	r0, 8009744 <_Balloc+0x68>
 8009714:	2101      	movs	r1, #1
 8009716:	fa01 f605 	lsl.w	r6, r1, r5
 800971a:	1d72      	adds	r2, r6, #5
 800971c:	0092      	lsls	r2, r2, #2
 800971e:	4620      	mov	r0, r4
 8009720:	f000 fc9d 	bl	800a05e <_calloc_r>
 8009724:	b160      	cbz	r0, 8009740 <_Balloc+0x64>
 8009726:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800972a:	e00e      	b.n	800974a <_Balloc+0x6e>
 800972c:	2221      	movs	r2, #33	; 0x21
 800972e:	2104      	movs	r1, #4
 8009730:	4620      	mov	r0, r4
 8009732:	f000 fc94 	bl	800a05e <_calloc_r>
 8009736:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009738:	60f0      	str	r0, [r6, #12]
 800973a:	68db      	ldr	r3, [r3, #12]
 800973c:	2b00      	cmp	r3, #0
 800973e:	d1e4      	bne.n	800970a <_Balloc+0x2e>
 8009740:	2000      	movs	r0, #0
 8009742:	bd70      	pop	{r4, r5, r6, pc}
 8009744:	6802      	ldr	r2, [r0, #0]
 8009746:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800974a:	2300      	movs	r3, #0
 800974c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009750:	e7f7      	b.n	8009742 <_Balloc+0x66>
 8009752:	bf00      	nop
 8009754:	0800ae84 	.word	0x0800ae84
 8009758:	0800ae9b 	.word	0x0800ae9b

0800975c <_Bfree>:
 800975c:	b570      	push	{r4, r5, r6, lr}
 800975e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009760:	4605      	mov	r5, r0
 8009762:	460c      	mov	r4, r1
 8009764:	b976      	cbnz	r6, 8009784 <_Bfree+0x28>
 8009766:	2010      	movs	r0, #16
 8009768:	f001 f95e 	bl	800aa28 <malloc>
 800976c:	4602      	mov	r2, r0
 800976e:	6268      	str	r0, [r5, #36]	; 0x24
 8009770:	b920      	cbnz	r0, 800977c <_Bfree+0x20>
 8009772:	4b09      	ldr	r3, [pc, #36]	; (8009798 <_Bfree+0x3c>)
 8009774:	4809      	ldr	r0, [pc, #36]	; (800979c <_Bfree+0x40>)
 8009776:	218a      	movs	r1, #138	; 0x8a
 8009778:	f001 f8c0 	bl	800a8fc <__assert_func>
 800977c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009780:	6006      	str	r6, [r0, #0]
 8009782:	60c6      	str	r6, [r0, #12]
 8009784:	b13c      	cbz	r4, 8009796 <_Bfree+0x3a>
 8009786:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009788:	6862      	ldr	r2, [r4, #4]
 800978a:	68db      	ldr	r3, [r3, #12]
 800978c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009790:	6021      	str	r1, [r4, #0]
 8009792:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009796:	bd70      	pop	{r4, r5, r6, pc}
 8009798:	0800ae84 	.word	0x0800ae84
 800979c:	0800ae9b 	.word	0x0800ae9b

080097a0 <__multadd>:
 80097a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097a4:	690d      	ldr	r5, [r1, #16]
 80097a6:	4607      	mov	r7, r0
 80097a8:	460c      	mov	r4, r1
 80097aa:	461e      	mov	r6, r3
 80097ac:	f101 0c14 	add.w	ip, r1, #20
 80097b0:	2000      	movs	r0, #0
 80097b2:	f8dc 3000 	ldr.w	r3, [ip]
 80097b6:	b299      	uxth	r1, r3
 80097b8:	fb02 6101 	mla	r1, r2, r1, r6
 80097bc:	0c1e      	lsrs	r6, r3, #16
 80097be:	0c0b      	lsrs	r3, r1, #16
 80097c0:	fb02 3306 	mla	r3, r2, r6, r3
 80097c4:	b289      	uxth	r1, r1
 80097c6:	3001      	adds	r0, #1
 80097c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80097cc:	4285      	cmp	r5, r0
 80097ce:	f84c 1b04 	str.w	r1, [ip], #4
 80097d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80097d6:	dcec      	bgt.n	80097b2 <__multadd+0x12>
 80097d8:	b30e      	cbz	r6, 800981e <__multadd+0x7e>
 80097da:	68a3      	ldr	r3, [r4, #8]
 80097dc:	42ab      	cmp	r3, r5
 80097de:	dc19      	bgt.n	8009814 <__multadd+0x74>
 80097e0:	6861      	ldr	r1, [r4, #4]
 80097e2:	4638      	mov	r0, r7
 80097e4:	3101      	adds	r1, #1
 80097e6:	f7ff ff79 	bl	80096dc <_Balloc>
 80097ea:	4680      	mov	r8, r0
 80097ec:	b928      	cbnz	r0, 80097fa <__multadd+0x5a>
 80097ee:	4602      	mov	r2, r0
 80097f0:	4b0c      	ldr	r3, [pc, #48]	; (8009824 <__multadd+0x84>)
 80097f2:	480d      	ldr	r0, [pc, #52]	; (8009828 <__multadd+0x88>)
 80097f4:	21b5      	movs	r1, #181	; 0xb5
 80097f6:	f001 f881 	bl	800a8fc <__assert_func>
 80097fa:	6922      	ldr	r2, [r4, #16]
 80097fc:	3202      	adds	r2, #2
 80097fe:	f104 010c 	add.w	r1, r4, #12
 8009802:	0092      	lsls	r2, r2, #2
 8009804:	300c      	adds	r0, #12
 8009806:	f7fe fa9c 	bl	8007d42 <memcpy>
 800980a:	4621      	mov	r1, r4
 800980c:	4638      	mov	r0, r7
 800980e:	f7ff ffa5 	bl	800975c <_Bfree>
 8009812:	4644      	mov	r4, r8
 8009814:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009818:	3501      	adds	r5, #1
 800981a:	615e      	str	r6, [r3, #20]
 800981c:	6125      	str	r5, [r4, #16]
 800981e:	4620      	mov	r0, r4
 8009820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009824:	0800adf9 	.word	0x0800adf9
 8009828:	0800ae9b 	.word	0x0800ae9b

0800982c <__s2b>:
 800982c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009830:	460c      	mov	r4, r1
 8009832:	4615      	mov	r5, r2
 8009834:	461f      	mov	r7, r3
 8009836:	2209      	movs	r2, #9
 8009838:	3308      	adds	r3, #8
 800983a:	4606      	mov	r6, r0
 800983c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009840:	2100      	movs	r1, #0
 8009842:	2201      	movs	r2, #1
 8009844:	429a      	cmp	r2, r3
 8009846:	db09      	blt.n	800985c <__s2b+0x30>
 8009848:	4630      	mov	r0, r6
 800984a:	f7ff ff47 	bl	80096dc <_Balloc>
 800984e:	b940      	cbnz	r0, 8009862 <__s2b+0x36>
 8009850:	4602      	mov	r2, r0
 8009852:	4b19      	ldr	r3, [pc, #100]	; (80098b8 <__s2b+0x8c>)
 8009854:	4819      	ldr	r0, [pc, #100]	; (80098bc <__s2b+0x90>)
 8009856:	21ce      	movs	r1, #206	; 0xce
 8009858:	f001 f850 	bl	800a8fc <__assert_func>
 800985c:	0052      	lsls	r2, r2, #1
 800985e:	3101      	adds	r1, #1
 8009860:	e7f0      	b.n	8009844 <__s2b+0x18>
 8009862:	9b08      	ldr	r3, [sp, #32]
 8009864:	6143      	str	r3, [r0, #20]
 8009866:	2d09      	cmp	r5, #9
 8009868:	f04f 0301 	mov.w	r3, #1
 800986c:	6103      	str	r3, [r0, #16]
 800986e:	dd16      	ble.n	800989e <__s2b+0x72>
 8009870:	f104 0909 	add.w	r9, r4, #9
 8009874:	46c8      	mov	r8, r9
 8009876:	442c      	add	r4, r5
 8009878:	f818 3b01 	ldrb.w	r3, [r8], #1
 800987c:	4601      	mov	r1, r0
 800987e:	3b30      	subs	r3, #48	; 0x30
 8009880:	220a      	movs	r2, #10
 8009882:	4630      	mov	r0, r6
 8009884:	f7ff ff8c 	bl	80097a0 <__multadd>
 8009888:	45a0      	cmp	r8, r4
 800988a:	d1f5      	bne.n	8009878 <__s2b+0x4c>
 800988c:	f1a5 0408 	sub.w	r4, r5, #8
 8009890:	444c      	add	r4, r9
 8009892:	1b2d      	subs	r5, r5, r4
 8009894:	1963      	adds	r3, r4, r5
 8009896:	42bb      	cmp	r3, r7
 8009898:	db04      	blt.n	80098a4 <__s2b+0x78>
 800989a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800989e:	340a      	adds	r4, #10
 80098a0:	2509      	movs	r5, #9
 80098a2:	e7f6      	b.n	8009892 <__s2b+0x66>
 80098a4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80098a8:	4601      	mov	r1, r0
 80098aa:	3b30      	subs	r3, #48	; 0x30
 80098ac:	220a      	movs	r2, #10
 80098ae:	4630      	mov	r0, r6
 80098b0:	f7ff ff76 	bl	80097a0 <__multadd>
 80098b4:	e7ee      	b.n	8009894 <__s2b+0x68>
 80098b6:	bf00      	nop
 80098b8:	0800adf9 	.word	0x0800adf9
 80098bc:	0800ae9b 	.word	0x0800ae9b

080098c0 <__hi0bits>:
 80098c0:	0c03      	lsrs	r3, r0, #16
 80098c2:	041b      	lsls	r3, r3, #16
 80098c4:	b9d3      	cbnz	r3, 80098fc <__hi0bits+0x3c>
 80098c6:	0400      	lsls	r0, r0, #16
 80098c8:	2310      	movs	r3, #16
 80098ca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80098ce:	bf04      	itt	eq
 80098d0:	0200      	lsleq	r0, r0, #8
 80098d2:	3308      	addeq	r3, #8
 80098d4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80098d8:	bf04      	itt	eq
 80098da:	0100      	lsleq	r0, r0, #4
 80098dc:	3304      	addeq	r3, #4
 80098de:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80098e2:	bf04      	itt	eq
 80098e4:	0080      	lsleq	r0, r0, #2
 80098e6:	3302      	addeq	r3, #2
 80098e8:	2800      	cmp	r0, #0
 80098ea:	db05      	blt.n	80098f8 <__hi0bits+0x38>
 80098ec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80098f0:	f103 0301 	add.w	r3, r3, #1
 80098f4:	bf08      	it	eq
 80098f6:	2320      	moveq	r3, #32
 80098f8:	4618      	mov	r0, r3
 80098fa:	4770      	bx	lr
 80098fc:	2300      	movs	r3, #0
 80098fe:	e7e4      	b.n	80098ca <__hi0bits+0xa>

08009900 <__lo0bits>:
 8009900:	6803      	ldr	r3, [r0, #0]
 8009902:	f013 0207 	ands.w	r2, r3, #7
 8009906:	4601      	mov	r1, r0
 8009908:	d00b      	beq.n	8009922 <__lo0bits+0x22>
 800990a:	07da      	lsls	r2, r3, #31
 800990c:	d423      	bmi.n	8009956 <__lo0bits+0x56>
 800990e:	0798      	lsls	r0, r3, #30
 8009910:	bf49      	itett	mi
 8009912:	085b      	lsrmi	r3, r3, #1
 8009914:	089b      	lsrpl	r3, r3, #2
 8009916:	2001      	movmi	r0, #1
 8009918:	600b      	strmi	r3, [r1, #0]
 800991a:	bf5c      	itt	pl
 800991c:	600b      	strpl	r3, [r1, #0]
 800991e:	2002      	movpl	r0, #2
 8009920:	4770      	bx	lr
 8009922:	b298      	uxth	r0, r3
 8009924:	b9a8      	cbnz	r0, 8009952 <__lo0bits+0x52>
 8009926:	0c1b      	lsrs	r3, r3, #16
 8009928:	2010      	movs	r0, #16
 800992a:	b2da      	uxtb	r2, r3
 800992c:	b90a      	cbnz	r2, 8009932 <__lo0bits+0x32>
 800992e:	3008      	adds	r0, #8
 8009930:	0a1b      	lsrs	r3, r3, #8
 8009932:	071a      	lsls	r2, r3, #28
 8009934:	bf04      	itt	eq
 8009936:	091b      	lsreq	r3, r3, #4
 8009938:	3004      	addeq	r0, #4
 800993a:	079a      	lsls	r2, r3, #30
 800993c:	bf04      	itt	eq
 800993e:	089b      	lsreq	r3, r3, #2
 8009940:	3002      	addeq	r0, #2
 8009942:	07da      	lsls	r2, r3, #31
 8009944:	d403      	bmi.n	800994e <__lo0bits+0x4e>
 8009946:	085b      	lsrs	r3, r3, #1
 8009948:	f100 0001 	add.w	r0, r0, #1
 800994c:	d005      	beq.n	800995a <__lo0bits+0x5a>
 800994e:	600b      	str	r3, [r1, #0]
 8009950:	4770      	bx	lr
 8009952:	4610      	mov	r0, r2
 8009954:	e7e9      	b.n	800992a <__lo0bits+0x2a>
 8009956:	2000      	movs	r0, #0
 8009958:	4770      	bx	lr
 800995a:	2020      	movs	r0, #32
 800995c:	4770      	bx	lr
	...

08009960 <__i2b>:
 8009960:	b510      	push	{r4, lr}
 8009962:	460c      	mov	r4, r1
 8009964:	2101      	movs	r1, #1
 8009966:	f7ff feb9 	bl	80096dc <_Balloc>
 800996a:	4602      	mov	r2, r0
 800996c:	b928      	cbnz	r0, 800997a <__i2b+0x1a>
 800996e:	4b05      	ldr	r3, [pc, #20]	; (8009984 <__i2b+0x24>)
 8009970:	4805      	ldr	r0, [pc, #20]	; (8009988 <__i2b+0x28>)
 8009972:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009976:	f000 ffc1 	bl	800a8fc <__assert_func>
 800997a:	2301      	movs	r3, #1
 800997c:	6144      	str	r4, [r0, #20]
 800997e:	6103      	str	r3, [r0, #16]
 8009980:	bd10      	pop	{r4, pc}
 8009982:	bf00      	nop
 8009984:	0800adf9 	.word	0x0800adf9
 8009988:	0800ae9b 	.word	0x0800ae9b

0800998c <__multiply>:
 800998c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009990:	4691      	mov	r9, r2
 8009992:	690a      	ldr	r2, [r1, #16]
 8009994:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009998:	429a      	cmp	r2, r3
 800999a:	bfb8      	it	lt
 800999c:	460b      	movlt	r3, r1
 800999e:	460c      	mov	r4, r1
 80099a0:	bfbc      	itt	lt
 80099a2:	464c      	movlt	r4, r9
 80099a4:	4699      	movlt	r9, r3
 80099a6:	6927      	ldr	r7, [r4, #16]
 80099a8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80099ac:	68a3      	ldr	r3, [r4, #8]
 80099ae:	6861      	ldr	r1, [r4, #4]
 80099b0:	eb07 060a 	add.w	r6, r7, sl
 80099b4:	42b3      	cmp	r3, r6
 80099b6:	b085      	sub	sp, #20
 80099b8:	bfb8      	it	lt
 80099ba:	3101      	addlt	r1, #1
 80099bc:	f7ff fe8e 	bl	80096dc <_Balloc>
 80099c0:	b930      	cbnz	r0, 80099d0 <__multiply+0x44>
 80099c2:	4602      	mov	r2, r0
 80099c4:	4b44      	ldr	r3, [pc, #272]	; (8009ad8 <__multiply+0x14c>)
 80099c6:	4845      	ldr	r0, [pc, #276]	; (8009adc <__multiply+0x150>)
 80099c8:	f240 115d 	movw	r1, #349	; 0x15d
 80099cc:	f000 ff96 	bl	800a8fc <__assert_func>
 80099d0:	f100 0514 	add.w	r5, r0, #20
 80099d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80099d8:	462b      	mov	r3, r5
 80099da:	2200      	movs	r2, #0
 80099dc:	4543      	cmp	r3, r8
 80099de:	d321      	bcc.n	8009a24 <__multiply+0x98>
 80099e0:	f104 0314 	add.w	r3, r4, #20
 80099e4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80099e8:	f109 0314 	add.w	r3, r9, #20
 80099ec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80099f0:	9202      	str	r2, [sp, #8]
 80099f2:	1b3a      	subs	r2, r7, r4
 80099f4:	3a15      	subs	r2, #21
 80099f6:	f022 0203 	bic.w	r2, r2, #3
 80099fa:	3204      	adds	r2, #4
 80099fc:	f104 0115 	add.w	r1, r4, #21
 8009a00:	428f      	cmp	r7, r1
 8009a02:	bf38      	it	cc
 8009a04:	2204      	movcc	r2, #4
 8009a06:	9201      	str	r2, [sp, #4]
 8009a08:	9a02      	ldr	r2, [sp, #8]
 8009a0a:	9303      	str	r3, [sp, #12]
 8009a0c:	429a      	cmp	r2, r3
 8009a0e:	d80c      	bhi.n	8009a2a <__multiply+0x9e>
 8009a10:	2e00      	cmp	r6, #0
 8009a12:	dd03      	ble.n	8009a1c <__multiply+0x90>
 8009a14:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d05a      	beq.n	8009ad2 <__multiply+0x146>
 8009a1c:	6106      	str	r6, [r0, #16]
 8009a1e:	b005      	add	sp, #20
 8009a20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a24:	f843 2b04 	str.w	r2, [r3], #4
 8009a28:	e7d8      	b.n	80099dc <__multiply+0x50>
 8009a2a:	f8b3 a000 	ldrh.w	sl, [r3]
 8009a2e:	f1ba 0f00 	cmp.w	sl, #0
 8009a32:	d024      	beq.n	8009a7e <__multiply+0xf2>
 8009a34:	f104 0e14 	add.w	lr, r4, #20
 8009a38:	46a9      	mov	r9, r5
 8009a3a:	f04f 0c00 	mov.w	ip, #0
 8009a3e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009a42:	f8d9 1000 	ldr.w	r1, [r9]
 8009a46:	fa1f fb82 	uxth.w	fp, r2
 8009a4a:	b289      	uxth	r1, r1
 8009a4c:	fb0a 110b 	mla	r1, sl, fp, r1
 8009a50:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009a54:	f8d9 2000 	ldr.w	r2, [r9]
 8009a58:	4461      	add	r1, ip
 8009a5a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a5e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009a62:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009a66:	b289      	uxth	r1, r1
 8009a68:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009a6c:	4577      	cmp	r7, lr
 8009a6e:	f849 1b04 	str.w	r1, [r9], #4
 8009a72:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a76:	d8e2      	bhi.n	8009a3e <__multiply+0xb2>
 8009a78:	9a01      	ldr	r2, [sp, #4]
 8009a7a:	f845 c002 	str.w	ip, [r5, r2]
 8009a7e:	9a03      	ldr	r2, [sp, #12]
 8009a80:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009a84:	3304      	adds	r3, #4
 8009a86:	f1b9 0f00 	cmp.w	r9, #0
 8009a8a:	d020      	beq.n	8009ace <__multiply+0x142>
 8009a8c:	6829      	ldr	r1, [r5, #0]
 8009a8e:	f104 0c14 	add.w	ip, r4, #20
 8009a92:	46ae      	mov	lr, r5
 8009a94:	f04f 0a00 	mov.w	sl, #0
 8009a98:	f8bc b000 	ldrh.w	fp, [ip]
 8009a9c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009aa0:	fb09 220b 	mla	r2, r9, fp, r2
 8009aa4:	4492      	add	sl, r2
 8009aa6:	b289      	uxth	r1, r1
 8009aa8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009aac:	f84e 1b04 	str.w	r1, [lr], #4
 8009ab0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009ab4:	f8be 1000 	ldrh.w	r1, [lr]
 8009ab8:	0c12      	lsrs	r2, r2, #16
 8009aba:	fb09 1102 	mla	r1, r9, r2, r1
 8009abe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009ac2:	4567      	cmp	r7, ip
 8009ac4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009ac8:	d8e6      	bhi.n	8009a98 <__multiply+0x10c>
 8009aca:	9a01      	ldr	r2, [sp, #4]
 8009acc:	50a9      	str	r1, [r5, r2]
 8009ace:	3504      	adds	r5, #4
 8009ad0:	e79a      	b.n	8009a08 <__multiply+0x7c>
 8009ad2:	3e01      	subs	r6, #1
 8009ad4:	e79c      	b.n	8009a10 <__multiply+0x84>
 8009ad6:	bf00      	nop
 8009ad8:	0800adf9 	.word	0x0800adf9
 8009adc:	0800ae9b 	.word	0x0800ae9b

08009ae0 <__pow5mult>:
 8009ae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ae4:	4615      	mov	r5, r2
 8009ae6:	f012 0203 	ands.w	r2, r2, #3
 8009aea:	4606      	mov	r6, r0
 8009aec:	460f      	mov	r7, r1
 8009aee:	d007      	beq.n	8009b00 <__pow5mult+0x20>
 8009af0:	4c25      	ldr	r4, [pc, #148]	; (8009b88 <__pow5mult+0xa8>)
 8009af2:	3a01      	subs	r2, #1
 8009af4:	2300      	movs	r3, #0
 8009af6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009afa:	f7ff fe51 	bl	80097a0 <__multadd>
 8009afe:	4607      	mov	r7, r0
 8009b00:	10ad      	asrs	r5, r5, #2
 8009b02:	d03d      	beq.n	8009b80 <__pow5mult+0xa0>
 8009b04:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009b06:	b97c      	cbnz	r4, 8009b28 <__pow5mult+0x48>
 8009b08:	2010      	movs	r0, #16
 8009b0a:	f000 ff8d 	bl	800aa28 <malloc>
 8009b0e:	4602      	mov	r2, r0
 8009b10:	6270      	str	r0, [r6, #36]	; 0x24
 8009b12:	b928      	cbnz	r0, 8009b20 <__pow5mult+0x40>
 8009b14:	4b1d      	ldr	r3, [pc, #116]	; (8009b8c <__pow5mult+0xac>)
 8009b16:	481e      	ldr	r0, [pc, #120]	; (8009b90 <__pow5mult+0xb0>)
 8009b18:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009b1c:	f000 feee 	bl	800a8fc <__assert_func>
 8009b20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b24:	6004      	str	r4, [r0, #0]
 8009b26:	60c4      	str	r4, [r0, #12]
 8009b28:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009b2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009b30:	b94c      	cbnz	r4, 8009b46 <__pow5mult+0x66>
 8009b32:	f240 2171 	movw	r1, #625	; 0x271
 8009b36:	4630      	mov	r0, r6
 8009b38:	f7ff ff12 	bl	8009960 <__i2b>
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b42:	4604      	mov	r4, r0
 8009b44:	6003      	str	r3, [r0, #0]
 8009b46:	f04f 0900 	mov.w	r9, #0
 8009b4a:	07eb      	lsls	r3, r5, #31
 8009b4c:	d50a      	bpl.n	8009b64 <__pow5mult+0x84>
 8009b4e:	4639      	mov	r1, r7
 8009b50:	4622      	mov	r2, r4
 8009b52:	4630      	mov	r0, r6
 8009b54:	f7ff ff1a 	bl	800998c <__multiply>
 8009b58:	4639      	mov	r1, r7
 8009b5a:	4680      	mov	r8, r0
 8009b5c:	4630      	mov	r0, r6
 8009b5e:	f7ff fdfd 	bl	800975c <_Bfree>
 8009b62:	4647      	mov	r7, r8
 8009b64:	106d      	asrs	r5, r5, #1
 8009b66:	d00b      	beq.n	8009b80 <__pow5mult+0xa0>
 8009b68:	6820      	ldr	r0, [r4, #0]
 8009b6a:	b938      	cbnz	r0, 8009b7c <__pow5mult+0x9c>
 8009b6c:	4622      	mov	r2, r4
 8009b6e:	4621      	mov	r1, r4
 8009b70:	4630      	mov	r0, r6
 8009b72:	f7ff ff0b 	bl	800998c <__multiply>
 8009b76:	6020      	str	r0, [r4, #0]
 8009b78:	f8c0 9000 	str.w	r9, [r0]
 8009b7c:	4604      	mov	r4, r0
 8009b7e:	e7e4      	b.n	8009b4a <__pow5mult+0x6a>
 8009b80:	4638      	mov	r0, r7
 8009b82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b86:	bf00      	nop
 8009b88:	0800afe8 	.word	0x0800afe8
 8009b8c:	0800ae84 	.word	0x0800ae84
 8009b90:	0800ae9b 	.word	0x0800ae9b

08009b94 <__lshift>:
 8009b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b98:	460c      	mov	r4, r1
 8009b9a:	6849      	ldr	r1, [r1, #4]
 8009b9c:	6923      	ldr	r3, [r4, #16]
 8009b9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009ba2:	68a3      	ldr	r3, [r4, #8]
 8009ba4:	4607      	mov	r7, r0
 8009ba6:	4691      	mov	r9, r2
 8009ba8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009bac:	f108 0601 	add.w	r6, r8, #1
 8009bb0:	42b3      	cmp	r3, r6
 8009bb2:	db0b      	blt.n	8009bcc <__lshift+0x38>
 8009bb4:	4638      	mov	r0, r7
 8009bb6:	f7ff fd91 	bl	80096dc <_Balloc>
 8009bba:	4605      	mov	r5, r0
 8009bbc:	b948      	cbnz	r0, 8009bd2 <__lshift+0x3e>
 8009bbe:	4602      	mov	r2, r0
 8009bc0:	4b2a      	ldr	r3, [pc, #168]	; (8009c6c <__lshift+0xd8>)
 8009bc2:	482b      	ldr	r0, [pc, #172]	; (8009c70 <__lshift+0xdc>)
 8009bc4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009bc8:	f000 fe98 	bl	800a8fc <__assert_func>
 8009bcc:	3101      	adds	r1, #1
 8009bce:	005b      	lsls	r3, r3, #1
 8009bd0:	e7ee      	b.n	8009bb0 <__lshift+0x1c>
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	f100 0114 	add.w	r1, r0, #20
 8009bd8:	f100 0210 	add.w	r2, r0, #16
 8009bdc:	4618      	mov	r0, r3
 8009bde:	4553      	cmp	r3, sl
 8009be0:	db37      	blt.n	8009c52 <__lshift+0xbe>
 8009be2:	6920      	ldr	r0, [r4, #16]
 8009be4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009be8:	f104 0314 	add.w	r3, r4, #20
 8009bec:	f019 091f 	ands.w	r9, r9, #31
 8009bf0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009bf4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009bf8:	d02f      	beq.n	8009c5a <__lshift+0xc6>
 8009bfa:	f1c9 0e20 	rsb	lr, r9, #32
 8009bfe:	468a      	mov	sl, r1
 8009c00:	f04f 0c00 	mov.w	ip, #0
 8009c04:	681a      	ldr	r2, [r3, #0]
 8009c06:	fa02 f209 	lsl.w	r2, r2, r9
 8009c0a:	ea42 020c 	orr.w	r2, r2, ip
 8009c0e:	f84a 2b04 	str.w	r2, [sl], #4
 8009c12:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c16:	4298      	cmp	r0, r3
 8009c18:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009c1c:	d8f2      	bhi.n	8009c04 <__lshift+0x70>
 8009c1e:	1b03      	subs	r3, r0, r4
 8009c20:	3b15      	subs	r3, #21
 8009c22:	f023 0303 	bic.w	r3, r3, #3
 8009c26:	3304      	adds	r3, #4
 8009c28:	f104 0215 	add.w	r2, r4, #21
 8009c2c:	4290      	cmp	r0, r2
 8009c2e:	bf38      	it	cc
 8009c30:	2304      	movcc	r3, #4
 8009c32:	f841 c003 	str.w	ip, [r1, r3]
 8009c36:	f1bc 0f00 	cmp.w	ip, #0
 8009c3a:	d001      	beq.n	8009c40 <__lshift+0xac>
 8009c3c:	f108 0602 	add.w	r6, r8, #2
 8009c40:	3e01      	subs	r6, #1
 8009c42:	4638      	mov	r0, r7
 8009c44:	612e      	str	r6, [r5, #16]
 8009c46:	4621      	mov	r1, r4
 8009c48:	f7ff fd88 	bl	800975c <_Bfree>
 8009c4c:	4628      	mov	r0, r5
 8009c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c52:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c56:	3301      	adds	r3, #1
 8009c58:	e7c1      	b.n	8009bde <__lshift+0x4a>
 8009c5a:	3904      	subs	r1, #4
 8009c5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c60:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c64:	4298      	cmp	r0, r3
 8009c66:	d8f9      	bhi.n	8009c5c <__lshift+0xc8>
 8009c68:	e7ea      	b.n	8009c40 <__lshift+0xac>
 8009c6a:	bf00      	nop
 8009c6c:	0800adf9 	.word	0x0800adf9
 8009c70:	0800ae9b 	.word	0x0800ae9b

08009c74 <__mcmp>:
 8009c74:	b530      	push	{r4, r5, lr}
 8009c76:	6902      	ldr	r2, [r0, #16]
 8009c78:	690c      	ldr	r4, [r1, #16]
 8009c7a:	1b12      	subs	r2, r2, r4
 8009c7c:	d10e      	bne.n	8009c9c <__mcmp+0x28>
 8009c7e:	f100 0314 	add.w	r3, r0, #20
 8009c82:	3114      	adds	r1, #20
 8009c84:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009c88:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009c8c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009c90:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009c94:	42a5      	cmp	r5, r4
 8009c96:	d003      	beq.n	8009ca0 <__mcmp+0x2c>
 8009c98:	d305      	bcc.n	8009ca6 <__mcmp+0x32>
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	4610      	mov	r0, r2
 8009c9e:	bd30      	pop	{r4, r5, pc}
 8009ca0:	4283      	cmp	r3, r0
 8009ca2:	d3f3      	bcc.n	8009c8c <__mcmp+0x18>
 8009ca4:	e7fa      	b.n	8009c9c <__mcmp+0x28>
 8009ca6:	f04f 32ff 	mov.w	r2, #4294967295
 8009caa:	e7f7      	b.n	8009c9c <__mcmp+0x28>

08009cac <__mdiff>:
 8009cac:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cb0:	460c      	mov	r4, r1
 8009cb2:	4606      	mov	r6, r0
 8009cb4:	4611      	mov	r1, r2
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	4690      	mov	r8, r2
 8009cba:	f7ff ffdb 	bl	8009c74 <__mcmp>
 8009cbe:	1e05      	subs	r5, r0, #0
 8009cc0:	d110      	bne.n	8009ce4 <__mdiff+0x38>
 8009cc2:	4629      	mov	r1, r5
 8009cc4:	4630      	mov	r0, r6
 8009cc6:	f7ff fd09 	bl	80096dc <_Balloc>
 8009cca:	b930      	cbnz	r0, 8009cda <__mdiff+0x2e>
 8009ccc:	4b3a      	ldr	r3, [pc, #232]	; (8009db8 <__mdiff+0x10c>)
 8009cce:	4602      	mov	r2, r0
 8009cd0:	f240 2132 	movw	r1, #562	; 0x232
 8009cd4:	4839      	ldr	r0, [pc, #228]	; (8009dbc <__mdiff+0x110>)
 8009cd6:	f000 fe11 	bl	800a8fc <__assert_func>
 8009cda:	2301      	movs	r3, #1
 8009cdc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009ce0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ce4:	bfa4      	itt	ge
 8009ce6:	4643      	movge	r3, r8
 8009ce8:	46a0      	movge	r8, r4
 8009cea:	4630      	mov	r0, r6
 8009cec:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009cf0:	bfa6      	itte	ge
 8009cf2:	461c      	movge	r4, r3
 8009cf4:	2500      	movge	r5, #0
 8009cf6:	2501      	movlt	r5, #1
 8009cf8:	f7ff fcf0 	bl	80096dc <_Balloc>
 8009cfc:	b920      	cbnz	r0, 8009d08 <__mdiff+0x5c>
 8009cfe:	4b2e      	ldr	r3, [pc, #184]	; (8009db8 <__mdiff+0x10c>)
 8009d00:	4602      	mov	r2, r0
 8009d02:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009d06:	e7e5      	b.n	8009cd4 <__mdiff+0x28>
 8009d08:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009d0c:	6926      	ldr	r6, [r4, #16]
 8009d0e:	60c5      	str	r5, [r0, #12]
 8009d10:	f104 0914 	add.w	r9, r4, #20
 8009d14:	f108 0514 	add.w	r5, r8, #20
 8009d18:	f100 0e14 	add.w	lr, r0, #20
 8009d1c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009d20:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009d24:	f108 0210 	add.w	r2, r8, #16
 8009d28:	46f2      	mov	sl, lr
 8009d2a:	2100      	movs	r1, #0
 8009d2c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009d30:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009d34:	fa1f f883 	uxth.w	r8, r3
 8009d38:	fa11 f18b 	uxtah	r1, r1, fp
 8009d3c:	0c1b      	lsrs	r3, r3, #16
 8009d3e:	eba1 0808 	sub.w	r8, r1, r8
 8009d42:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009d46:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009d4a:	fa1f f888 	uxth.w	r8, r8
 8009d4e:	1419      	asrs	r1, r3, #16
 8009d50:	454e      	cmp	r6, r9
 8009d52:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009d56:	f84a 3b04 	str.w	r3, [sl], #4
 8009d5a:	d8e7      	bhi.n	8009d2c <__mdiff+0x80>
 8009d5c:	1b33      	subs	r3, r6, r4
 8009d5e:	3b15      	subs	r3, #21
 8009d60:	f023 0303 	bic.w	r3, r3, #3
 8009d64:	3304      	adds	r3, #4
 8009d66:	3415      	adds	r4, #21
 8009d68:	42a6      	cmp	r6, r4
 8009d6a:	bf38      	it	cc
 8009d6c:	2304      	movcc	r3, #4
 8009d6e:	441d      	add	r5, r3
 8009d70:	4473      	add	r3, lr
 8009d72:	469e      	mov	lr, r3
 8009d74:	462e      	mov	r6, r5
 8009d76:	4566      	cmp	r6, ip
 8009d78:	d30e      	bcc.n	8009d98 <__mdiff+0xec>
 8009d7a:	f10c 0203 	add.w	r2, ip, #3
 8009d7e:	1b52      	subs	r2, r2, r5
 8009d80:	f022 0203 	bic.w	r2, r2, #3
 8009d84:	3d03      	subs	r5, #3
 8009d86:	45ac      	cmp	ip, r5
 8009d88:	bf38      	it	cc
 8009d8a:	2200      	movcc	r2, #0
 8009d8c:	441a      	add	r2, r3
 8009d8e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009d92:	b17b      	cbz	r3, 8009db4 <__mdiff+0x108>
 8009d94:	6107      	str	r7, [r0, #16]
 8009d96:	e7a3      	b.n	8009ce0 <__mdiff+0x34>
 8009d98:	f856 8b04 	ldr.w	r8, [r6], #4
 8009d9c:	fa11 f288 	uxtah	r2, r1, r8
 8009da0:	1414      	asrs	r4, r2, #16
 8009da2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009da6:	b292      	uxth	r2, r2
 8009da8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009dac:	f84e 2b04 	str.w	r2, [lr], #4
 8009db0:	1421      	asrs	r1, r4, #16
 8009db2:	e7e0      	b.n	8009d76 <__mdiff+0xca>
 8009db4:	3f01      	subs	r7, #1
 8009db6:	e7ea      	b.n	8009d8e <__mdiff+0xe2>
 8009db8:	0800adf9 	.word	0x0800adf9
 8009dbc:	0800ae9b 	.word	0x0800ae9b

08009dc0 <__ulp>:
 8009dc0:	b082      	sub	sp, #8
 8009dc2:	ed8d 0b00 	vstr	d0, [sp]
 8009dc6:	9b01      	ldr	r3, [sp, #4]
 8009dc8:	4912      	ldr	r1, [pc, #72]	; (8009e14 <__ulp+0x54>)
 8009dca:	4019      	ands	r1, r3
 8009dcc:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009dd0:	2900      	cmp	r1, #0
 8009dd2:	dd05      	ble.n	8009de0 <__ulp+0x20>
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	460b      	mov	r3, r1
 8009dd8:	ec43 2b10 	vmov	d0, r2, r3
 8009ddc:	b002      	add	sp, #8
 8009dde:	4770      	bx	lr
 8009de0:	4249      	negs	r1, r1
 8009de2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009de6:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009dea:	f04f 0200 	mov.w	r2, #0
 8009dee:	f04f 0300 	mov.w	r3, #0
 8009df2:	da04      	bge.n	8009dfe <__ulp+0x3e>
 8009df4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009df8:	fa41 f300 	asr.w	r3, r1, r0
 8009dfc:	e7ec      	b.n	8009dd8 <__ulp+0x18>
 8009dfe:	f1a0 0114 	sub.w	r1, r0, #20
 8009e02:	291e      	cmp	r1, #30
 8009e04:	bfda      	itte	le
 8009e06:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009e0a:	fa20 f101 	lsrle.w	r1, r0, r1
 8009e0e:	2101      	movgt	r1, #1
 8009e10:	460a      	mov	r2, r1
 8009e12:	e7e1      	b.n	8009dd8 <__ulp+0x18>
 8009e14:	7ff00000 	.word	0x7ff00000

08009e18 <__b2d>:
 8009e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e1a:	6905      	ldr	r5, [r0, #16]
 8009e1c:	f100 0714 	add.w	r7, r0, #20
 8009e20:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009e24:	1f2e      	subs	r6, r5, #4
 8009e26:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009e2a:	4620      	mov	r0, r4
 8009e2c:	f7ff fd48 	bl	80098c0 <__hi0bits>
 8009e30:	f1c0 0320 	rsb	r3, r0, #32
 8009e34:	280a      	cmp	r0, #10
 8009e36:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009eb4 <__b2d+0x9c>
 8009e3a:	600b      	str	r3, [r1, #0]
 8009e3c:	dc14      	bgt.n	8009e68 <__b2d+0x50>
 8009e3e:	f1c0 0e0b 	rsb	lr, r0, #11
 8009e42:	fa24 f10e 	lsr.w	r1, r4, lr
 8009e46:	42b7      	cmp	r7, r6
 8009e48:	ea41 030c 	orr.w	r3, r1, ip
 8009e4c:	bf34      	ite	cc
 8009e4e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009e52:	2100      	movcs	r1, #0
 8009e54:	3015      	adds	r0, #21
 8009e56:	fa04 f000 	lsl.w	r0, r4, r0
 8009e5a:	fa21 f10e 	lsr.w	r1, r1, lr
 8009e5e:	ea40 0201 	orr.w	r2, r0, r1
 8009e62:	ec43 2b10 	vmov	d0, r2, r3
 8009e66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e68:	42b7      	cmp	r7, r6
 8009e6a:	bf3a      	itte	cc
 8009e6c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009e70:	f1a5 0608 	subcc.w	r6, r5, #8
 8009e74:	2100      	movcs	r1, #0
 8009e76:	380b      	subs	r0, #11
 8009e78:	d017      	beq.n	8009eaa <__b2d+0x92>
 8009e7a:	f1c0 0c20 	rsb	ip, r0, #32
 8009e7e:	fa04 f500 	lsl.w	r5, r4, r0
 8009e82:	42be      	cmp	r6, r7
 8009e84:	fa21 f40c 	lsr.w	r4, r1, ip
 8009e88:	ea45 0504 	orr.w	r5, r5, r4
 8009e8c:	bf8c      	ite	hi
 8009e8e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009e92:	2400      	movls	r4, #0
 8009e94:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009e98:	fa01 f000 	lsl.w	r0, r1, r0
 8009e9c:	fa24 f40c 	lsr.w	r4, r4, ip
 8009ea0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009ea4:	ea40 0204 	orr.w	r2, r0, r4
 8009ea8:	e7db      	b.n	8009e62 <__b2d+0x4a>
 8009eaa:	ea44 030c 	orr.w	r3, r4, ip
 8009eae:	460a      	mov	r2, r1
 8009eb0:	e7d7      	b.n	8009e62 <__b2d+0x4a>
 8009eb2:	bf00      	nop
 8009eb4:	3ff00000 	.word	0x3ff00000

08009eb8 <__d2b>:
 8009eb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009ebc:	4689      	mov	r9, r1
 8009ebe:	2101      	movs	r1, #1
 8009ec0:	ec57 6b10 	vmov	r6, r7, d0
 8009ec4:	4690      	mov	r8, r2
 8009ec6:	f7ff fc09 	bl	80096dc <_Balloc>
 8009eca:	4604      	mov	r4, r0
 8009ecc:	b930      	cbnz	r0, 8009edc <__d2b+0x24>
 8009ece:	4602      	mov	r2, r0
 8009ed0:	4b25      	ldr	r3, [pc, #148]	; (8009f68 <__d2b+0xb0>)
 8009ed2:	4826      	ldr	r0, [pc, #152]	; (8009f6c <__d2b+0xb4>)
 8009ed4:	f240 310a 	movw	r1, #778	; 0x30a
 8009ed8:	f000 fd10 	bl	800a8fc <__assert_func>
 8009edc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009ee0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009ee4:	bb35      	cbnz	r5, 8009f34 <__d2b+0x7c>
 8009ee6:	2e00      	cmp	r6, #0
 8009ee8:	9301      	str	r3, [sp, #4]
 8009eea:	d028      	beq.n	8009f3e <__d2b+0x86>
 8009eec:	4668      	mov	r0, sp
 8009eee:	9600      	str	r6, [sp, #0]
 8009ef0:	f7ff fd06 	bl	8009900 <__lo0bits>
 8009ef4:	9900      	ldr	r1, [sp, #0]
 8009ef6:	b300      	cbz	r0, 8009f3a <__d2b+0x82>
 8009ef8:	9a01      	ldr	r2, [sp, #4]
 8009efa:	f1c0 0320 	rsb	r3, r0, #32
 8009efe:	fa02 f303 	lsl.w	r3, r2, r3
 8009f02:	430b      	orrs	r3, r1
 8009f04:	40c2      	lsrs	r2, r0
 8009f06:	6163      	str	r3, [r4, #20]
 8009f08:	9201      	str	r2, [sp, #4]
 8009f0a:	9b01      	ldr	r3, [sp, #4]
 8009f0c:	61a3      	str	r3, [r4, #24]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	bf14      	ite	ne
 8009f12:	2202      	movne	r2, #2
 8009f14:	2201      	moveq	r2, #1
 8009f16:	6122      	str	r2, [r4, #16]
 8009f18:	b1d5      	cbz	r5, 8009f50 <__d2b+0x98>
 8009f1a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009f1e:	4405      	add	r5, r0
 8009f20:	f8c9 5000 	str.w	r5, [r9]
 8009f24:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009f28:	f8c8 0000 	str.w	r0, [r8]
 8009f2c:	4620      	mov	r0, r4
 8009f2e:	b003      	add	sp, #12
 8009f30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009f34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009f38:	e7d5      	b.n	8009ee6 <__d2b+0x2e>
 8009f3a:	6161      	str	r1, [r4, #20]
 8009f3c:	e7e5      	b.n	8009f0a <__d2b+0x52>
 8009f3e:	a801      	add	r0, sp, #4
 8009f40:	f7ff fcde 	bl	8009900 <__lo0bits>
 8009f44:	9b01      	ldr	r3, [sp, #4]
 8009f46:	6163      	str	r3, [r4, #20]
 8009f48:	2201      	movs	r2, #1
 8009f4a:	6122      	str	r2, [r4, #16]
 8009f4c:	3020      	adds	r0, #32
 8009f4e:	e7e3      	b.n	8009f18 <__d2b+0x60>
 8009f50:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009f54:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f58:	f8c9 0000 	str.w	r0, [r9]
 8009f5c:	6918      	ldr	r0, [r3, #16]
 8009f5e:	f7ff fcaf 	bl	80098c0 <__hi0bits>
 8009f62:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009f66:	e7df      	b.n	8009f28 <__d2b+0x70>
 8009f68:	0800adf9 	.word	0x0800adf9
 8009f6c:	0800ae9b 	.word	0x0800ae9b

08009f70 <__ratio>:
 8009f70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f74:	4688      	mov	r8, r1
 8009f76:	4669      	mov	r1, sp
 8009f78:	4681      	mov	r9, r0
 8009f7a:	f7ff ff4d 	bl	8009e18 <__b2d>
 8009f7e:	a901      	add	r1, sp, #4
 8009f80:	4640      	mov	r0, r8
 8009f82:	ec55 4b10 	vmov	r4, r5, d0
 8009f86:	f7ff ff47 	bl	8009e18 <__b2d>
 8009f8a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009f8e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009f92:	eba3 0c02 	sub.w	ip, r3, r2
 8009f96:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009f9a:	1a9b      	subs	r3, r3, r2
 8009f9c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009fa0:	ec51 0b10 	vmov	r0, r1, d0
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	bfd6      	itet	le
 8009fa8:	460a      	movle	r2, r1
 8009faa:	462a      	movgt	r2, r5
 8009fac:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009fb0:	468b      	mov	fp, r1
 8009fb2:	462f      	mov	r7, r5
 8009fb4:	bfd4      	ite	le
 8009fb6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009fba:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009fbe:	4620      	mov	r0, r4
 8009fc0:	ee10 2a10 	vmov	r2, s0
 8009fc4:	465b      	mov	r3, fp
 8009fc6:	4639      	mov	r1, r7
 8009fc8:	f7f6 fc50 	bl	800086c <__aeabi_ddiv>
 8009fcc:	ec41 0b10 	vmov	d0, r0, r1
 8009fd0:	b003      	add	sp, #12
 8009fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009fd6 <__copybits>:
 8009fd6:	3901      	subs	r1, #1
 8009fd8:	b570      	push	{r4, r5, r6, lr}
 8009fda:	1149      	asrs	r1, r1, #5
 8009fdc:	6914      	ldr	r4, [r2, #16]
 8009fde:	3101      	adds	r1, #1
 8009fe0:	f102 0314 	add.w	r3, r2, #20
 8009fe4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009fe8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009fec:	1f05      	subs	r5, r0, #4
 8009fee:	42a3      	cmp	r3, r4
 8009ff0:	d30c      	bcc.n	800a00c <__copybits+0x36>
 8009ff2:	1aa3      	subs	r3, r4, r2
 8009ff4:	3b11      	subs	r3, #17
 8009ff6:	f023 0303 	bic.w	r3, r3, #3
 8009ffa:	3211      	adds	r2, #17
 8009ffc:	42a2      	cmp	r2, r4
 8009ffe:	bf88      	it	hi
 800a000:	2300      	movhi	r3, #0
 800a002:	4418      	add	r0, r3
 800a004:	2300      	movs	r3, #0
 800a006:	4288      	cmp	r0, r1
 800a008:	d305      	bcc.n	800a016 <__copybits+0x40>
 800a00a:	bd70      	pop	{r4, r5, r6, pc}
 800a00c:	f853 6b04 	ldr.w	r6, [r3], #4
 800a010:	f845 6f04 	str.w	r6, [r5, #4]!
 800a014:	e7eb      	b.n	8009fee <__copybits+0x18>
 800a016:	f840 3b04 	str.w	r3, [r0], #4
 800a01a:	e7f4      	b.n	800a006 <__copybits+0x30>

0800a01c <__any_on>:
 800a01c:	f100 0214 	add.w	r2, r0, #20
 800a020:	6900      	ldr	r0, [r0, #16]
 800a022:	114b      	asrs	r3, r1, #5
 800a024:	4298      	cmp	r0, r3
 800a026:	b510      	push	{r4, lr}
 800a028:	db11      	blt.n	800a04e <__any_on+0x32>
 800a02a:	dd0a      	ble.n	800a042 <__any_on+0x26>
 800a02c:	f011 011f 	ands.w	r1, r1, #31
 800a030:	d007      	beq.n	800a042 <__any_on+0x26>
 800a032:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a036:	fa24 f001 	lsr.w	r0, r4, r1
 800a03a:	fa00 f101 	lsl.w	r1, r0, r1
 800a03e:	428c      	cmp	r4, r1
 800a040:	d10b      	bne.n	800a05a <__any_on+0x3e>
 800a042:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a046:	4293      	cmp	r3, r2
 800a048:	d803      	bhi.n	800a052 <__any_on+0x36>
 800a04a:	2000      	movs	r0, #0
 800a04c:	bd10      	pop	{r4, pc}
 800a04e:	4603      	mov	r3, r0
 800a050:	e7f7      	b.n	800a042 <__any_on+0x26>
 800a052:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a056:	2900      	cmp	r1, #0
 800a058:	d0f5      	beq.n	800a046 <__any_on+0x2a>
 800a05a:	2001      	movs	r0, #1
 800a05c:	e7f6      	b.n	800a04c <__any_on+0x30>

0800a05e <_calloc_r>:
 800a05e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a060:	fba1 2402 	umull	r2, r4, r1, r2
 800a064:	b94c      	cbnz	r4, 800a07a <_calloc_r+0x1c>
 800a066:	4611      	mov	r1, r2
 800a068:	9201      	str	r2, [sp, #4]
 800a06a:	f7fd fea1 	bl	8007db0 <_malloc_r>
 800a06e:	9a01      	ldr	r2, [sp, #4]
 800a070:	4605      	mov	r5, r0
 800a072:	b930      	cbnz	r0, 800a082 <_calloc_r+0x24>
 800a074:	4628      	mov	r0, r5
 800a076:	b003      	add	sp, #12
 800a078:	bd30      	pop	{r4, r5, pc}
 800a07a:	220c      	movs	r2, #12
 800a07c:	6002      	str	r2, [r0, #0]
 800a07e:	2500      	movs	r5, #0
 800a080:	e7f8      	b.n	800a074 <_calloc_r+0x16>
 800a082:	4621      	mov	r1, r4
 800a084:	f7fd fe6b 	bl	8007d5e <memset>
 800a088:	e7f4      	b.n	800a074 <_calloc_r+0x16>
	...

0800a08c <_free_r>:
 800a08c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a08e:	2900      	cmp	r1, #0
 800a090:	d044      	beq.n	800a11c <_free_r+0x90>
 800a092:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a096:	9001      	str	r0, [sp, #4]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	f1a1 0404 	sub.w	r4, r1, #4
 800a09e:	bfb8      	it	lt
 800a0a0:	18e4      	addlt	r4, r4, r3
 800a0a2:	f7ff fb0f 	bl	80096c4 <__malloc_lock>
 800a0a6:	4a1e      	ldr	r2, [pc, #120]	; (800a120 <_free_r+0x94>)
 800a0a8:	9801      	ldr	r0, [sp, #4]
 800a0aa:	6813      	ldr	r3, [r2, #0]
 800a0ac:	b933      	cbnz	r3, 800a0bc <_free_r+0x30>
 800a0ae:	6063      	str	r3, [r4, #4]
 800a0b0:	6014      	str	r4, [r2, #0]
 800a0b2:	b003      	add	sp, #12
 800a0b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a0b8:	f7ff bb0a 	b.w	80096d0 <__malloc_unlock>
 800a0bc:	42a3      	cmp	r3, r4
 800a0be:	d908      	bls.n	800a0d2 <_free_r+0x46>
 800a0c0:	6825      	ldr	r5, [r4, #0]
 800a0c2:	1961      	adds	r1, r4, r5
 800a0c4:	428b      	cmp	r3, r1
 800a0c6:	bf01      	itttt	eq
 800a0c8:	6819      	ldreq	r1, [r3, #0]
 800a0ca:	685b      	ldreq	r3, [r3, #4]
 800a0cc:	1949      	addeq	r1, r1, r5
 800a0ce:	6021      	streq	r1, [r4, #0]
 800a0d0:	e7ed      	b.n	800a0ae <_free_r+0x22>
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	685b      	ldr	r3, [r3, #4]
 800a0d6:	b10b      	cbz	r3, 800a0dc <_free_r+0x50>
 800a0d8:	42a3      	cmp	r3, r4
 800a0da:	d9fa      	bls.n	800a0d2 <_free_r+0x46>
 800a0dc:	6811      	ldr	r1, [r2, #0]
 800a0de:	1855      	adds	r5, r2, r1
 800a0e0:	42a5      	cmp	r5, r4
 800a0e2:	d10b      	bne.n	800a0fc <_free_r+0x70>
 800a0e4:	6824      	ldr	r4, [r4, #0]
 800a0e6:	4421      	add	r1, r4
 800a0e8:	1854      	adds	r4, r2, r1
 800a0ea:	42a3      	cmp	r3, r4
 800a0ec:	6011      	str	r1, [r2, #0]
 800a0ee:	d1e0      	bne.n	800a0b2 <_free_r+0x26>
 800a0f0:	681c      	ldr	r4, [r3, #0]
 800a0f2:	685b      	ldr	r3, [r3, #4]
 800a0f4:	6053      	str	r3, [r2, #4]
 800a0f6:	4421      	add	r1, r4
 800a0f8:	6011      	str	r1, [r2, #0]
 800a0fa:	e7da      	b.n	800a0b2 <_free_r+0x26>
 800a0fc:	d902      	bls.n	800a104 <_free_r+0x78>
 800a0fe:	230c      	movs	r3, #12
 800a100:	6003      	str	r3, [r0, #0]
 800a102:	e7d6      	b.n	800a0b2 <_free_r+0x26>
 800a104:	6825      	ldr	r5, [r4, #0]
 800a106:	1961      	adds	r1, r4, r5
 800a108:	428b      	cmp	r3, r1
 800a10a:	bf04      	itt	eq
 800a10c:	6819      	ldreq	r1, [r3, #0]
 800a10e:	685b      	ldreq	r3, [r3, #4]
 800a110:	6063      	str	r3, [r4, #4]
 800a112:	bf04      	itt	eq
 800a114:	1949      	addeq	r1, r1, r5
 800a116:	6021      	streq	r1, [r4, #0]
 800a118:	6054      	str	r4, [r2, #4]
 800a11a:	e7ca      	b.n	800a0b2 <_free_r+0x26>
 800a11c:	b003      	add	sp, #12
 800a11e:	bd30      	pop	{r4, r5, pc}
 800a120:	200030a0 	.word	0x200030a0

0800a124 <__sfputc_r>:
 800a124:	6893      	ldr	r3, [r2, #8]
 800a126:	3b01      	subs	r3, #1
 800a128:	2b00      	cmp	r3, #0
 800a12a:	b410      	push	{r4}
 800a12c:	6093      	str	r3, [r2, #8]
 800a12e:	da08      	bge.n	800a142 <__sfputc_r+0x1e>
 800a130:	6994      	ldr	r4, [r2, #24]
 800a132:	42a3      	cmp	r3, r4
 800a134:	db01      	blt.n	800a13a <__sfputc_r+0x16>
 800a136:	290a      	cmp	r1, #10
 800a138:	d103      	bne.n	800a142 <__sfputc_r+0x1e>
 800a13a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a13e:	f000 bb0f 	b.w	800a760 <__swbuf_r>
 800a142:	6813      	ldr	r3, [r2, #0]
 800a144:	1c58      	adds	r0, r3, #1
 800a146:	6010      	str	r0, [r2, #0]
 800a148:	7019      	strb	r1, [r3, #0]
 800a14a:	4608      	mov	r0, r1
 800a14c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a150:	4770      	bx	lr

0800a152 <__sfputs_r>:
 800a152:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a154:	4606      	mov	r6, r0
 800a156:	460f      	mov	r7, r1
 800a158:	4614      	mov	r4, r2
 800a15a:	18d5      	adds	r5, r2, r3
 800a15c:	42ac      	cmp	r4, r5
 800a15e:	d101      	bne.n	800a164 <__sfputs_r+0x12>
 800a160:	2000      	movs	r0, #0
 800a162:	e007      	b.n	800a174 <__sfputs_r+0x22>
 800a164:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a168:	463a      	mov	r2, r7
 800a16a:	4630      	mov	r0, r6
 800a16c:	f7ff ffda 	bl	800a124 <__sfputc_r>
 800a170:	1c43      	adds	r3, r0, #1
 800a172:	d1f3      	bne.n	800a15c <__sfputs_r+0xa>
 800a174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a178 <_vfiprintf_r>:
 800a178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a17c:	460d      	mov	r5, r1
 800a17e:	b09d      	sub	sp, #116	; 0x74
 800a180:	4614      	mov	r4, r2
 800a182:	4698      	mov	r8, r3
 800a184:	4606      	mov	r6, r0
 800a186:	b118      	cbz	r0, 800a190 <_vfiprintf_r+0x18>
 800a188:	6983      	ldr	r3, [r0, #24]
 800a18a:	b90b      	cbnz	r3, 800a190 <_vfiprintf_r+0x18>
 800a18c:	f7fd fd14 	bl	8007bb8 <__sinit>
 800a190:	4b89      	ldr	r3, [pc, #548]	; (800a3b8 <_vfiprintf_r+0x240>)
 800a192:	429d      	cmp	r5, r3
 800a194:	d11b      	bne.n	800a1ce <_vfiprintf_r+0x56>
 800a196:	6875      	ldr	r5, [r6, #4]
 800a198:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a19a:	07d9      	lsls	r1, r3, #31
 800a19c:	d405      	bmi.n	800a1aa <_vfiprintf_r+0x32>
 800a19e:	89ab      	ldrh	r3, [r5, #12]
 800a1a0:	059a      	lsls	r2, r3, #22
 800a1a2:	d402      	bmi.n	800a1aa <_vfiprintf_r+0x32>
 800a1a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1a6:	f7fd fdca 	bl	8007d3e <__retarget_lock_acquire_recursive>
 800a1aa:	89ab      	ldrh	r3, [r5, #12]
 800a1ac:	071b      	lsls	r3, r3, #28
 800a1ae:	d501      	bpl.n	800a1b4 <_vfiprintf_r+0x3c>
 800a1b0:	692b      	ldr	r3, [r5, #16]
 800a1b2:	b9eb      	cbnz	r3, 800a1f0 <_vfiprintf_r+0x78>
 800a1b4:	4629      	mov	r1, r5
 800a1b6:	4630      	mov	r0, r6
 800a1b8:	f000 fb32 	bl	800a820 <__swsetup_r>
 800a1bc:	b1c0      	cbz	r0, 800a1f0 <_vfiprintf_r+0x78>
 800a1be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a1c0:	07dc      	lsls	r4, r3, #31
 800a1c2:	d50e      	bpl.n	800a1e2 <_vfiprintf_r+0x6a>
 800a1c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c8:	b01d      	add	sp, #116	; 0x74
 800a1ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1ce:	4b7b      	ldr	r3, [pc, #492]	; (800a3bc <_vfiprintf_r+0x244>)
 800a1d0:	429d      	cmp	r5, r3
 800a1d2:	d101      	bne.n	800a1d8 <_vfiprintf_r+0x60>
 800a1d4:	68b5      	ldr	r5, [r6, #8]
 800a1d6:	e7df      	b.n	800a198 <_vfiprintf_r+0x20>
 800a1d8:	4b79      	ldr	r3, [pc, #484]	; (800a3c0 <_vfiprintf_r+0x248>)
 800a1da:	429d      	cmp	r5, r3
 800a1dc:	bf08      	it	eq
 800a1de:	68f5      	ldreq	r5, [r6, #12]
 800a1e0:	e7da      	b.n	800a198 <_vfiprintf_r+0x20>
 800a1e2:	89ab      	ldrh	r3, [r5, #12]
 800a1e4:	0598      	lsls	r0, r3, #22
 800a1e6:	d4ed      	bmi.n	800a1c4 <_vfiprintf_r+0x4c>
 800a1e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1ea:	f7fd fda9 	bl	8007d40 <__retarget_lock_release_recursive>
 800a1ee:	e7e9      	b.n	800a1c4 <_vfiprintf_r+0x4c>
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	9309      	str	r3, [sp, #36]	; 0x24
 800a1f4:	2320      	movs	r3, #32
 800a1f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a1fa:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1fe:	2330      	movs	r3, #48	; 0x30
 800a200:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a3c4 <_vfiprintf_r+0x24c>
 800a204:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a208:	f04f 0901 	mov.w	r9, #1
 800a20c:	4623      	mov	r3, r4
 800a20e:	469a      	mov	sl, r3
 800a210:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a214:	b10a      	cbz	r2, 800a21a <_vfiprintf_r+0xa2>
 800a216:	2a25      	cmp	r2, #37	; 0x25
 800a218:	d1f9      	bne.n	800a20e <_vfiprintf_r+0x96>
 800a21a:	ebba 0b04 	subs.w	fp, sl, r4
 800a21e:	d00b      	beq.n	800a238 <_vfiprintf_r+0xc0>
 800a220:	465b      	mov	r3, fp
 800a222:	4622      	mov	r2, r4
 800a224:	4629      	mov	r1, r5
 800a226:	4630      	mov	r0, r6
 800a228:	f7ff ff93 	bl	800a152 <__sfputs_r>
 800a22c:	3001      	adds	r0, #1
 800a22e:	f000 80aa 	beq.w	800a386 <_vfiprintf_r+0x20e>
 800a232:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a234:	445a      	add	r2, fp
 800a236:	9209      	str	r2, [sp, #36]	; 0x24
 800a238:	f89a 3000 	ldrb.w	r3, [sl]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	f000 80a2 	beq.w	800a386 <_vfiprintf_r+0x20e>
 800a242:	2300      	movs	r3, #0
 800a244:	f04f 32ff 	mov.w	r2, #4294967295
 800a248:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a24c:	f10a 0a01 	add.w	sl, sl, #1
 800a250:	9304      	str	r3, [sp, #16]
 800a252:	9307      	str	r3, [sp, #28]
 800a254:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a258:	931a      	str	r3, [sp, #104]	; 0x68
 800a25a:	4654      	mov	r4, sl
 800a25c:	2205      	movs	r2, #5
 800a25e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a262:	4858      	ldr	r0, [pc, #352]	; (800a3c4 <_vfiprintf_r+0x24c>)
 800a264:	f7f5 ffcc 	bl	8000200 <memchr>
 800a268:	9a04      	ldr	r2, [sp, #16]
 800a26a:	b9d8      	cbnz	r0, 800a2a4 <_vfiprintf_r+0x12c>
 800a26c:	06d1      	lsls	r1, r2, #27
 800a26e:	bf44      	itt	mi
 800a270:	2320      	movmi	r3, #32
 800a272:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a276:	0713      	lsls	r3, r2, #28
 800a278:	bf44      	itt	mi
 800a27a:	232b      	movmi	r3, #43	; 0x2b
 800a27c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a280:	f89a 3000 	ldrb.w	r3, [sl]
 800a284:	2b2a      	cmp	r3, #42	; 0x2a
 800a286:	d015      	beq.n	800a2b4 <_vfiprintf_r+0x13c>
 800a288:	9a07      	ldr	r2, [sp, #28]
 800a28a:	4654      	mov	r4, sl
 800a28c:	2000      	movs	r0, #0
 800a28e:	f04f 0c0a 	mov.w	ip, #10
 800a292:	4621      	mov	r1, r4
 800a294:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a298:	3b30      	subs	r3, #48	; 0x30
 800a29a:	2b09      	cmp	r3, #9
 800a29c:	d94e      	bls.n	800a33c <_vfiprintf_r+0x1c4>
 800a29e:	b1b0      	cbz	r0, 800a2ce <_vfiprintf_r+0x156>
 800a2a0:	9207      	str	r2, [sp, #28]
 800a2a2:	e014      	b.n	800a2ce <_vfiprintf_r+0x156>
 800a2a4:	eba0 0308 	sub.w	r3, r0, r8
 800a2a8:	fa09 f303 	lsl.w	r3, r9, r3
 800a2ac:	4313      	orrs	r3, r2
 800a2ae:	9304      	str	r3, [sp, #16]
 800a2b0:	46a2      	mov	sl, r4
 800a2b2:	e7d2      	b.n	800a25a <_vfiprintf_r+0xe2>
 800a2b4:	9b03      	ldr	r3, [sp, #12]
 800a2b6:	1d19      	adds	r1, r3, #4
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	9103      	str	r1, [sp, #12]
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	bfbb      	ittet	lt
 800a2c0:	425b      	neglt	r3, r3
 800a2c2:	f042 0202 	orrlt.w	r2, r2, #2
 800a2c6:	9307      	strge	r3, [sp, #28]
 800a2c8:	9307      	strlt	r3, [sp, #28]
 800a2ca:	bfb8      	it	lt
 800a2cc:	9204      	strlt	r2, [sp, #16]
 800a2ce:	7823      	ldrb	r3, [r4, #0]
 800a2d0:	2b2e      	cmp	r3, #46	; 0x2e
 800a2d2:	d10c      	bne.n	800a2ee <_vfiprintf_r+0x176>
 800a2d4:	7863      	ldrb	r3, [r4, #1]
 800a2d6:	2b2a      	cmp	r3, #42	; 0x2a
 800a2d8:	d135      	bne.n	800a346 <_vfiprintf_r+0x1ce>
 800a2da:	9b03      	ldr	r3, [sp, #12]
 800a2dc:	1d1a      	adds	r2, r3, #4
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	9203      	str	r2, [sp, #12]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	bfb8      	it	lt
 800a2e6:	f04f 33ff 	movlt.w	r3, #4294967295
 800a2ea:	3402      	adds	r4, #2
 800a2ec:	9305      	str	r3, [sp, #20]
 800a2ee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a3d4 <_vfiprintf_r+0x25c>
 800a2f2:	7821      	ldrb	r1, [r4, #0]
 800a2f4:	2203      	movs	r2, #3
 800a2f6:	4650      	mov	r0, sl
 800a2f8:	f7f5 ff82 	bl	8000200 <memchr>
 800a2fc:	b140      	cbz	r0, 800a310 <_vfiprintf_r+0x198>
 800a2fe:	2340      	movs	r3, #64	; 0x40
 800a300:	eba0 000a 	sub.w	r0, r0, sl
 800a304:	fa03 f000 	lsl.w	r0, r3, r0
 800a308:	9b04      	ldr	r3, [sp, #16]
 800a30a:	4303      	orrs	r3, r0
 800a30c:	3401      	adds	r4, #1
 800a30e:	9304      	str	r3, [sp, #16]
 800a310:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a314:	482c      	ldr	r0, [pc, #176]	; (800a3c8 <_vfiprintf_r+0x250>)
 800a316:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a31a:	2206      	movs	r2, #6
 800a31c:	f7f5 ff70 	bl	8000200 <memchr>
 800a320:	2800      	cmp	r0, #0
 800a322:	d03f      	beq.n	800a3a4 <_vfiprintf_r+0x22c>
 800a324:	4b29      	ldr	r3, [pc, #164]	; (800a3cc <_vfiprintf_r+0x254>)
 800a326:	bb1b      	cbnz	r3, 800a370 <_vfiprintf_r+0x1f8>
 800a328:	9b03      	ldr	r3, [sp, #12]
 800a32a:	3307      	adds	r3, #7
 800a32c:	f023 0307 	bic.w	r3, r3, #7
 800a330:	3308      	adds	r3, #8
 800a332:	9303      	str	r3, [sp, #12]
 800a334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a336:	443b      	add	r3, r7
 800a338:	9309      	str	r3, [sp, #36]	; 0x24
 800a33a:	e767      	b.n	800a20c <_vfiprintf_r+0x94>
 800a33c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a340:	460c      	mov	r4, r1
 800a342:	2001      	movs	r0, #1
 800a344:	e7a5      	b.n	800a292 <_vfiprintf_r+0x11a>
 800a346:	2300      	movs	r3, #0
 800a348:	3401      	adds	r4, #1
 800a34a:	9305      	str	r3, [sp, #20]
 800a34c:	4619      	mov	r1, r3
 800a34e:	f04f 0c0a 	mov.w	ip, #10
 800a352:	4620      	mov	r0, r4
 800a354:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a358:	3a30      	subs	r2, #48	; 0x30
 800a35a:	2a09      	cmp	r2, #9
 800a35c:	d903      	bls.n	800a366 <_vfiprintf_r+0x1ee>
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d0c5      	beq.n	800a2ee <_vfiprintf_r+0x176>
 800a362:	9105      	str	r1, [sp, #20]
 800a364:	e7c3      	b.n	800a2ee <_vfiprintf_r+0x176>
 800a366:	fb0c 2101 	mla	r1, ip, r1, r2
 800a36a:	4604      	mov	r4, r0
 800a36c:	2301      	movs	r3, #1
 800a36e:	e7f0      	b.n	800a352 <_vfiprintf_r+0x1da>
 800a370:	ab03      	add	r3, sp, #12
 800a372:	9300      	str	r3, [sp, #0]
 800a374:	462a      	mov	r2, r5
 800a376:	4b16      	ldr	r3, [pc, #88]	; (800a3d0 <_vfiprintf_r+0x258>)
 800a378:	a904      	add	r1, sp, #16
 800a37a:	4630      	mov	r0, r6
 800a37c:	f3af 8000 	nop.w
 800a380:	4607      	mov	r7, r0
 800a382:	1c78      	adds	r0, r7, #1
 800a384:	d1d6      	bne.n	800a334 <_vfiprintf_r+0x1bc>
 800a386:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a388:	07d9      	lsls	r1, r3, #31
 800a38a:	d405      	bmi.n	800a398 <_vfiprintf_r+0x220>
 800a38c:	89ab      	ldrh	r3, [r5, #12]
 800a38e:	059a      	lsls	r2, r3, #22
 800a390:	d402      	bmi.n	800a398 <_vfiprintf_r+0x220>
 800a392:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a394:	f7fd fcd4 	bl	8007d40 <__retarget_lock_release_recursive>
 800a398:	89ab      	ldrh	r3, [r5, #12]
 800a39a:	065b      	lsls	r3, r3, #25
 800a39c:	f53f af12 	bmi.w	800a1c4 <_vfiprintf_r+0x4c>
 800a3a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a3a2:	e711      	b.n	800a1c8 <_vfiprintf_r+0x50>
 800a3a4:	ab03      	add	r3, sp, #12
 800a3a6:	9300      	str	r3, [sp, #0]
 800a3a8:	462a      	mov	r2, r5
 800a3aa:	4b09      	ldr	r3, [pc, #36]	; (800a3d0 <_vfiprintf_r+0x258>)
 800a3ac:	a904      	add	r1, sp, #16
 800a3ae:	4630      	mov	r0, r6
 800a3b0:	f000 f880 	bl	800a4b4 <_printf_i>
 800a3b4:	e7e4      	b.n	800a380 <_vfiprintf_r+0x208>
 800a3b6:	bf00      	nop
 800a3b8:	0800ac54 	.word	0x0800ac54
 800a3bc:	0800ac74 	.word	0x0800ac74
 800a3c0:	0800ac34 	.word	0x0800ac34
 800a3c4:	0800aff4 	.word	0x0800aff4
 800a3c8:	0800affe 	.word	0x0800affe
 800a3cc:	00000000 	.word	0x00000000
 800a3d0:	0800a153 	.word	0x0800a153
 800a3d4:	0800affa 	.word	0x0800affa

0800a3d8 <_printf_common>:
 800a3d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3dc:	4616      	mov	r6, r2
 800a3de:	4699      	mov	r9, r3
 800a3e0:	688a      	ldr	r2, [r1, #8]
 800a3e2:	690b      	ldr	r3, [r1, #16]
 800a3e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a3e8:	4293      	cmp	r3, r2
 800a3ea:	bfb8      	it	lt
 800a3ec:	4613      	movlt	r3, r2
 800a3ee:	6033      	str	r3, [r6, #0]
 800a3f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a3f4:	4607      	mov	r7, r0
 800a3f6:	460c      	mov	r4, r1
 800a3f8:	b10a      	cbz	r2, 800a3fe <_printf_common+0x26>
 800a3fa:	3301      	adds	r3, #1
 800a3fc:	6033      	str	r3, [r6, #0]
 800a3fe:	6823      	ldr	r3, [r4, #0]
 800a400:	0699      	lsls	r1, r3, #26
 800a402:	bf42      	ittt	mi
 800a404:	6833      	ldrmi	r3, [r6, #0]
 800a406:	3302      	addmi	r3, #2
 800a408:	6033      	strmi	r3, [r6, #0]
 800a40a:	6825      	ldr	r5, [r4, #0]
 800a40c:	f015 0506 	ands.w	r5, r5, #6
 800a410:	d106      	bne.n	800a420 <_printf_common+0x48>
 800a412:	f104 0a19 	add.w	sl, r4, #25
 800a416:	68e3      	ldr	r3, [r4, #12]
 800a418:	6832      	ldr	r2, [r6, #0]
 800a41a:	1a9b      	subs	r3, r3, r2
 800a41c:	42ab      	cmp	r3, r5
 800a41e:	dc26      	bgt.n	800a46e <_printf_common+0x96>
 800a420:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a424:	1e13      	subs	r3, r2, #0
 800a426:	6822      	ldr	r2, [r4, #0]
 800a428:	bf18      	it	ne
 800a42a:	2301      	movne	r3, #1
 800a42c:	0692      	lsls	r2, r2, #26
 800a42e:	d42b      	bmi.n	800a488 <_printf_common+0xb0>
 800a430:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a434:	4649      	mov	r1, r9
 800a436:	4638      	mov	r0, r7
 800a438:	47c0      	blx	r8
 800a43a:	3001      	adds	r0, #1
 800a43c:	d01e      	beq.n	800a47c <_printf_common+0xa4>
 800a43e:	6823      	ldr	r3, [r4, #0]
 800a440:	68e5      	ldr	r5, [r4, #12]
 800a442:	6832      	ldr	r2, [r6, #0]
 800a444:	f003 0306 	and.w	r3, r3, #6
 800a448:	2b04      	cmp	r3, #4
 800a44a:	bf08      	it	eq
 800a44c:	1aad      	subeq	r5, r5, r2
 800a44e:	68a3      	ldr	r3, [r4, #8]
 800a450:	6922      	ldr	r2, [r4, #16]
 800a452:	bf0c      	ite	eq
 800a454:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a458:	2500      	movne	r5, #0
 800a45a:	4293      	cmp	r3, r2
 800a45c:	bfc4      	itt	gt
 800a45e:	1a9b      	subgt	r3, r3, r2
 800a460:	18ed      	addgt	r5, r5, r3
 800a462:	2600      	movs	r6, #0
 800a464:	341a      	adds	r4, #26
 800a466:	42b5      	cmp	r5, r6
 800a468:	d11a      	bne.n	800a4a0 <_printf_common+0xc8>
 800a46a:	2000      	movs	r0, #0
 800a46c:	e008      	b.n	800a480 <_printf_common+0xa8>
 800a46e:	2301      	movs	r3, #1
 800a470:	4652      	mov	r2, sl
 800a472:	4649      	mov	r1, r9
 800a474:	4638      	mov	r0, r7
 800a476:	47c0      	blx	r8
 800a478:	3001      	adds	r0, #1
 800a47a:	d103      	bne.n	800a484 <_printf_common+0xac>
 800a47c:	f04f 30ff 	mov.w	r0, #4294967295
 800a480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a484:	3501      	adds	r5, #1
 800a486:	e7c6      	b.n	800a416 <_printf_common+0x3e>
 800a488:	18e1      	adds	r1, r4, r3
 800a48a:	1c5a      	adds	r2, r3, #1
 800a48c:	2030      	movs	r0, #48	; 0x30
 800a48e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a492:	4422      	add	r2, r4
 800a494:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a498:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a49c:	3302      	adds	r3, #2
 800a49e:	e7c7      	b.n	800a430 <_printf_common+0x58>
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	4622      	mov	r2, r4
 800a4a4:	4649      	mov	r1, r9
 800a4a6:	4638      	mov	r0, r7
 800a4a8:	47c0      	blx	r8
 800a4aa:	3001      	adds	r0, #1
 800a4ac:	d0e6      	beq.n	800a47c <_printf_common+0xa4>
 800a4ae:	3601      	adds	r6, #1
 800a4b0:	e7d9      	b.n	800a466 <_printf_common+0x8e>
	...

0800a4b4 <_printf_i>:
 800a4b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a4b8:	7e0f      	ldrb	r7, [r1, #24]
 800a4ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a4bc:	2f78      	cmp	r7, #120	; 0x78
 800a4be:	4691      	mov	r9, r2
 800a4c0:	4680      	mov	r8, r0
 800a4c2:	460c      	mov	r4, r1
 800a4c4:	469a      	mov	sl, r3
 800a4c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a4ca:	d807      	bhi.n	800a4dc <_printf_i+0x28>
 800a4cc:	2f62      	cmp	r7, #98	; 0x62
 800a4ce:	d80a      	bhi.n	800a4e6 <_printf_i+0x32>
 800a4d0:	2f00      	cmp	r7, #0
 800a4d2:	f000 80d8 	beq.w	800a686 <_printf_i+0x1d2>
 800a4d6:	2f58      	cmp	r7, #88	; 0x58
 800a4d8:	f000 80a3 	beq.w	800a622 <_printf_i+0x16e>
 800a4dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a4e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a4e4:	e03a      	b.n	800a55c <_printf_i+0xa8>
 800a4e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a4ea:	2b15      	cmp	r3, #21
 800a4ec:	d8f6      	bhi.n	800a4dc <_printf_i+0x28>
 800a4ee:	a101      	add	r1, pc, #4	; (adr r1, 800a4f4 <_printf_i+0x40>)
 800a4f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a4f4:	0800a54d 	.word	0x0800a54d
 800a4f8:	0800a561 	.word	0x0800a561
 800a4fc:	0800a4dd 	.word	0x0800a4dd
 800a500:	0800a4dd 	.word	0x0800a4dd
 800a504:	0800a4dd 	.word	0x0800a4dd
 800a508:	0800a4dd 	.word	0x0800a4dd
 800a50c:	0800a561 	.word	0x0800a561
 800a510:	0800a4dd 	.word	0x0800a4dd
 800a514:	0800a4dd 	.word	0x0800a4dd
 800a518:	0800a4dd 	.word	0x0800a4dd
 800a51c:	0800a4dd 	.word	0x0800a4dd
 800a520:	0800a66d 	.word	0x0800a66d
 800a524:	0800a591 	.word	0x0800a591
 800a528:	0800a64f 	.word	0x0800a64f
 800a52c:	0800a4dd 	.word	0x0800a4dd
 800a530:	0800a4dd 	.word	0x0800a4dd
 800a534:	0800a68f 	.word	0x0800a68f
 800a538:	0800a4dd 	.word	0x0800a4dd
 800a53c:	0800a591 	.word	0x0800a591
 800a540:	0800a4dd 	.word	0x0800a4dd
 800a544:	0800a4dd 	.word	0x0800a4dd
 800a548:	0800a657 	.word	0x0800a657
 800a54c:	682b      	ldr	r3, [r5, #0]
 800a54e:	1d1a      	adds	r2, r3, #4
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	602a      	str	r2, [r5, #0]
 800a554:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a558:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a55c:	2301      	movs	r3, #1
 800a55e:	e0a3      	b.n	800a6a8 <_printf_i+0x1f4>
 800a560:	6820      	ldr	r0, [r4, #0]
 800a562:	6829      	ldr	r1, [r5, #0]
 800a564:	0606      	lsls	r6, r0, #24
 800a566:	f101 0304 	add.w	r3, r1, #4
 800a56a:	d50a      	bpl.n	800a582 <_printf_i+0xce>
 800a56c:	680e      	ldr	r6, [r1, #0]
 800a56e:	602b      	str	r3, [r5, #0]
 800a570:	2e00      	cmp	r6, #0
 800a572:	da03      	bge.n	800a57c <_printf_i+0xc8>
 800a574:	232d      	movs	r3, #45	; 0x2d
 800a576:	4276      	negs	r6, r6
 800a578:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a57c:	485e      	ldr	r0, [pc, #376]	; (800a6f8 <_printf_i+0x244>)
 800a57e:	230a      	movs	r3, #10
 800a580:	e019      	b.n	800a5b6 <_printf_i+0x102>
 800a582:	680e      	ldr	r6, [r1, #0]
 800a584:	602b      	str	r3, [r5, #0]
 800a586:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a58a:	bf18      	it	ne
 800a58c:	b236      	sxthne	r6, r6
 800a58e:	e7ef      	b.n	800a570 <_printf_i+0xbc>
 800a590:	682b      	ldr	r3, [r5, #0]
 800a592:	6820      	ldr	r0, [r4, #0]
 800a594:	1d19      	adds	r1, r3, #4
 800a596:	6029      	str	r1, [r5, #0]
 800a598:	0601      	lsls	r1, r0, #24
 800a59a:	d501      	bpl.n	800a5a0 <_printf_i+0xec>
 800a59c:	681e      	ldr	r6, [r3, #0]
 800a59e:	e002      	b.n	800a5a6 <_printf_i+0xf2>
 800a5a0:	0646      	lsls	r6, r0, #25
 800a5a2:	d5fb      	bpl.n	800a59c <_printf_i+0xe8>
 800a5a4:	881e      	ldrh	r6, [r3, #0]
 800a5a6:	4854      	ldr	r0, [pc, #336]	; (800a6f8 <_printf_i+0x244>)
 800a5a8:	2f6f      	cmp	r7, #111	; 0x6f
 800a5aa:	bf0c      	ite	eq
 800a5ac:	2308      	moveq	r3, #8
 800a5ae:	230a      	movne	r3, #10
 800a5b0:	2100      	movs	r1, #0
 800a5b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a5b6:	6865      	ldr	r5, [r4, #4]
 800a5b8:	60a5      	str	r5, [r4, #8]
 800a5ba:	2d00      	cmp	r5, #0
 800a5bc:	bfa2      	ittt	ge
 800a5be:	6821      	ldrge	r1, [r4, #0]
 800a5c0:	f021 0104 	bicge.w	r1, r1, #4
 800a5c4:	6021      	strge	r1, [r4, #0]
 800a5c6:	b90e      	cbnz	r6, 800a5cc <_printf_i+0x118>
 800a5c8:	2d00      	cmp	r5, #0
 800a5ca:	d04d      	beq.n	800a668 <_printf_i+0x1b4>
 800a5cc:	4615      	mov	r5, r2
 800a5ce:	fbb6 f1f3 	udiv	r1, r6, r3
 800a5d2:	fb03 6711 	mls	r7, r3, r1, r6
 800a5d6:	5dc7      	ldrb	r7, [r0, r7]
 800a5d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a5dc:	4637      	mov	r7, r6
 800a5de:	42bb      	cmp	r3, r7
 800a5e0:	460e      	mov	r6, r1
 800a5e2:	d9f4      	bls.n	800a5ce <_printf_i+0x11a>
 800a5e4:	2b08      	cmp	r3, #8
 800a5e6:	d10b      	bne.n	800a600 <_printf_i+0x14c>
 800a5e8:	6823      	ldr	r3, [r4, #0]
 800a5ea:	07de      	lsls	r6, r3, #31
 800a5ec:	d508      	bpl.n	800a600 <_printf_i+0x14c>
 800a5ee:	6923      	ldr	r3, [r4, #16]
 800a5f0:	6861      	ldr	r1, [r4, #4]
 800a5f2:	4299      	cmp	r1, r3
 800a5f4:	bfde      	ittt	le
 800a5f6:	2330      	movle	r3, #48	; 0x30
 800a5f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a5fc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a600:	1b52      	subs	r2, r2, r5
 800a602:	6122      	str	r2, [r4, #16]
 800a604:	f8cd a000 	str.w	sl, [sp]
 800a608:	464b      	mov	r3, r9
 800a60a:	aa03      	add	r2, sp, #12
 800a60c:	4621      	mov	r1, r4
 800a60e:	4640      	mov	r0, r8
 800a610:	f7ff fee2 	bl	800a3d8 <_printf_common>
 800a614:	3001      	adds	r0, #1
 800a616:	d14c      	bne.n	800a6b2 <_printf_i+0x1fe>
 800a618:	f04f 30ff 	mov.w	r0, #4294967295
 800a61c:	b004      	add	sp, #16
 800a61e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a622:	4835      	ldr	r0, [pc, #212]	; (800a6f8 <_printf_i+0x244>)
 800a624:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a628:	6829      	ldr	r1, [r5, #0]
 800a62a:	6823      	ldr	r3, [r4, #0]
 800a62c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a630:	6029      	str	r1, [r5, #0]
 800a632:	061d      	lsls	r5, r3, #24
 800a634:	d514      	bpl.n	800a660 <_printf_i+0x1ac>
 800a636:	07df      	lsls	r7, r3, #31
 800a638:	bf44      	itt	mi
 800a63a:	f043 0320 	orrmi.w	r3, r3, #32
 800a63e:	6023      	strmi	r3, [r4, #0]
 800a640:	b91e      	cbnz	r6, 800a64a <_printf_i+0x196>
 800a642:	6823      	ldr	r3, [r4, #0]
 800a644:	f023 0320 	bic.w	r3, r3, #32
 800a648:	6023      	str	r3, [r4, #0]
 800a64a:	2310      	movs	r3, #16
 800a64c:	e7b0      	b.n	800a5b0 <_printf_i+0xfc>
 800a64e:	6823      	ldr	r3, [r4, #0]
 800a650:	f043 0320 	orr.w	r3, r3, #32
 800a654:	6023      	str	r3, [r4, #0]
 800a656:	2378      	movs	r3, #120	; 0x78
 800a658:	4828      	ldr	r0, [pc, #160]	; (800a6fc <_printf_i+0x248>)
 800a65a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a65e:	e7e3      	b.n	800a628 <_printf_i+0x174>
 800a660:	0659      	lsls	r1, r3, #25
 800a662:	bf48      	it	mi
 800a664:	b2b6      	uxthmi	r6, r6
 800a666:	e7e6      	b.n	800a636 <_printf_i+0x182>
 800a668:	4615      	mov	r5, r2
 800a66a:	e7bb      	b.n	800a5e4 <_printf_i+0x130>
 800a66c:	682b      	ldr	r3, [r5, #0]
 800a66e:	6826      	ldr	r6, [r4, #0]
 800a670:	6961      	ldr	r1, [r4, #20]
 800a672:	1d18      	adds	r0, r3, #4
 800a674:	6028      	str	r0, [r5, #0]
 800a676:	0635      	lsls	r5, r6, #24
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	d501      	bpl.n	800a680 <_printf_i+0x1cc>
 800a67c:	6019      	str	r1, [r3, #0]
 800a67e:	e002      	b.n	800a686 <_printf_i+0x1d2>
 800a680:	0670      	lsls	r0, r6, #25
 800a682:	d5fb      	bpl.n	800a67c <_printf_i+0x1c8>
 800a684:	8019      	strh	r1, [r3, #0]
 800a686:	2300      	movs	r3, #0
 800a688:	6123      	str	r3, [r4, #16]
 800a68a:	4615      	mov	r5, r2
 800a68c:	e7ba      	b.n	800a604 <_printf_i+0x150>
 800a68e:	682b      	ldr	r3, [r5, #0]
 800a690:	1d1a      	adds	r2, r3, #4
 800a692:	602a      	str	r2, [r5, #0]
 800a694:	681d      	ldr	r5, [r3, #0]
 800a696:	6862      	ldr	r2, [r4, #4]
 800a698:	2100      	movs	r1, #0
 800a69a:	4628      	mov	r0, r5
 800a69c:	f7f5 fdb0 	bl	8000200 <memchr>
 800a6a0:	b108      	cbz	r0, 800a6a6 <_printf_i+0x1f2>
 800a6a2:	1b40      	subs	r0, r0, r5
 800a6a4:	6060      	str	r0, [r4, #4]
 800a6a6:	6863      	ldr	r3, [r4, #4]
 800a6a8:	6123      	str	r3, [r4, #16]
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a6b0:	e7a8      	b.n	800a604 <_printf_i+0x150>
 800a6b2:	6923      	ldr	r3, [r4, #16]
 800a6b4:	462a      	mov	r2, r5
 800a6b6:	4649      	mov	r1, r9
 800a6b8:	4640      	mov	r0, r8
 800a6ba:	47d0      	blx	sl
 800a6bc:	3001      	adds	r0, #1
 800a6be:	d0ab      	beq.n	800a618 <_printf_i+0x164>
 800a6c0:	6823      	ldr	r3, [r4, #0]
 800a6c2:	079b      	lsls	r3, r3, #30
 800a6c4:	d413      	bmi.n	800a6ee <_printf_i+0x23a>
 800a6c6:	68e0      	ldr	r0, [r4, #12]
 800a6c8:	9b03      	ldr	r3, [sp, #12]
 800a6ca:	4298      	cmp	r0, r3
 800a6cc:	bfb8      	it	lt
 800a6ce:	4618      	movlt	r0, r3
 800a6d0:	e7a4      	b.n	800a61c <_printf_i+0x168>
 800a6d2:	2301      	movs	r3, #1
 800a6d4:	4632      	mov	r2, r6
 800a6d6:	4649      	mov	r1, r9
 800a6d8:	4640      	mov	r0, r8
 800a6da:	47d0      	blx	sl
 800a6dc:	3001      	adds	r0, #1
 800a6de:	d09b      	beq.n	800a618 <_printf_i+0x164>
 800a6e0:	3501      	adds	r5, #1
 800a6e2:	68e3      	ldr	r3, [r4, #12]
 800a6e4:	9903      	ldr	r1, [sp, #12]
 800a6e6:	1a5b      	subs	r3, r3, r1
 800a6e8:	42ab      	cmp	r3, r5
 800a6ea:	dcf2      	bgt.n	800a6d2 <_printf_i+0x21e>
 800a6ec:	e7eb      	b.n	800a6c6 <_printf_i+0x212>
 800a6ee:	2500      	movs	r5, #0
 800a6f0:	f104 0619 	add.w	r6, r4, #25
 800a6f4:	e7f5      	b.n	800a6e2 <_printf_i+0x22e>
 800a6f6:	bf00      	nop
 800a6f8:	0800b005 	.word	0x0800b005
 800a6fc:	0800b016 	.word	0x0800b016

0800a700 <_read_r>:
 800a700:	b538      	push	{r3, r4, r5, lr}
 800a702:	4d07      	ldr	r5, [pc, #28]	; (800a720 <_read_r+0x20>)
 800a704:	4604      	mov	r4, r0
 800a706:	4608      	mov	r0, r1
 800a708:	4611      	mov	r1, r2
 800a70a:	2200      	movs	r2, #0
 800a70c:	602a      	str	r2, [r5, #0]
 800a70e:	461a      	mov	r2, r3
 800a710:	f7f7 fa46 	bl	8001ba0 <_read>
 800a714:	1c43      	adds	r3, r0, #1
 800a716:	d102      	bne.n	800a71e <_read_r+0x1e>
 800a718:	682b      	ldr	r3, [r5, #0]
 800a71a:	b103      	cbz	r3, 800a71e <_read_r+0x1e>
 800a71c:	6023      	str	r3, [r4, #0]
 800a71e:	bd38      	pop	{r3, r4, r5, pc}
 800a720:	200030a8 	.word	0x200030a8
 800a724:	00000000 	.word	0x00000000

0800a728 <nan>:
 800a728:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a730 <nan+0x8>
 800a72c:	4770      	bx	lr
 800a72e:	bf00      	nop
 800a730:	00000000 	.word	0x00000000
 800a734:	7ff80000 	.word	0x7ff80000

0800a738 <strncmp>:
 800a738:	b510      	push	{r4, lr}
 800a73a:	b17a      	cbz	r2, 800a75c <strncmp+0x24>
 800a73c:	4603      	mov	r3, r0
 800a73e:	3901      	subs	r1, #1
 800a740:	1884      	adds	r4, r0, r2
 800a742:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a746:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a74a:	4290      	cmp	r0, r2
 800a74c:	d101      	bne.n	800a752 <strncmp+0x1a>
 800a74e:	42a3      	cmp	r3, r4
 800a750:	d101      	bne.n	800a756 <strncmp+0x1e>
 800a752:	1a80      	subs	r0, r0, r2
 800a754:	bd10      	pop	{r4, pc}
 800a756:	2800      	cmp	r0, #0
 800a758:	d1f3      	bne.n	800a742 <strncmp+0xa>
 800a75a:	e7fa      	b.n	800a752 <strncmp+0x1a>
 800a75c:	4610      	mov	r0, r2
 800a75e:	e7f9      	b.n	800a754 <strncmp+0x1c>

0800a760 <__swbuf_r>:
 800a760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a762:	460e      	mov	r6, r1
 800a764:	4614      	mov	r4, r2
 800a766:	4605      	mov	r5, r0
 800a768:	b118      	cbz	r0, 800a772 <__swbuf_r+0x12>
 800a76a:	6983      	ldr	r3, [r0, #24]
 800a76c:	b90b      	cbnz	r3, 800a772 <__swbuf_r+0x12>
 800a76e:	f7fd fa23 	bl	8007bb8 <__sinit>
 800a772:	4b21      	ldr	r3, [pc, #132]	; (800a7f8 <__swbuf_r+0x98>)
 800a774:	429c      	cmp	r4, r3
 800a776:	d12b      	bne.n	800a7d0 <__swbuf_r+0x70>
 800a778:	686c      	ldr	r4, [r5, #4]
 800a77a:	69a3      	ldr	r3, [r4, #24]
 800a77c:	60a3      	str	r3, [r4, #8]
 800a77e:	89a3      	ldrh	r3, [r4, #12]
 800a780:	071a      	lsls	r2, r3, #28
 800a782:	d52f      	bpl.n	800a7e4 <__swbuf_r+0x84>
 800a784:	6923      	ldr	r3, [r4, #16]
 800a786:	b36b      	cbz	r3, 800a7e4 <__swbuf_r+0x84>
 800a788:	6923      	ldr	r3, [r4, #16]
 800a78a:	6820      	ldr	r0, [r4, #0]
 800a78c:	1ac0      	subs	r0, r0, r3
 800a78e:	6963      	ldr	r3, [r4, #20]
 800a790:	b2f6      	uxtb	r6, r6
 800a792:	4283      	cmp	r3, r0
 800a794:	4637      	mov	r7, r6
 800a796:	dc04      	bgt.n	800a7a2 <__swbuf_r+0x42>
 800a798:	4621      	mov	r1, r4
 800a79a:	4628      	mov	r0, r5
 800a79c:	f7fe fbc2 	bl	8008f24 <_fflush_r>
 800a7a0:	bb30      	cbnz	r0, 800a7f0 <__swbuf_r+0x90>
 800a7a2:	68a3      	ldr	r3, [r4, #8]
 800a7a4:	3b01      	subs	r3, #1
 800a7a6:	60a3      	str	r3, [r4, #8]
 800a7a8:	6823      	ldr	r3, [r4, #0]
 800a7aa:	1c5a      	adds	r2, r3, #1
 800a7ac:	6022      	str	r2, [r4, #0]
 800a7ae:	701e      	strb	r6, [r3, #0]
 800a7b0:	6963      	ldr	r3, [r4, #20]
 800a7b2:	3001      	adds	r0, #1
 800a7b4:	4283      	cmp	r3, r0
 800a7b6:	d004      	beq.n	800a7c2 <__swbuf_r+0x62>
 800a7b8:	89a3      	ldrh	r3, [r4, #12]
 800a7ba:	07db      	lsls	r3, r3, #31
 800a7bc:	d506      	bpl.n	800a7cc <__swbuf_r+0x6c>
 800a7be:	2e0a      	cmp	r6, #10
 800a7c0:	d104      	bne.n	800a7cc <__swbuf_r+0x6c>
 800a7c2:	4621      	mov	r1, r4
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	f7fe fbad 	bl	8008f24 <_fflush_r>
 800a7ca:	b988      	cbnz	r0, 800a7f0 <__swbuf_r+0x90>
 800a7cc:	4638      	mov	r0, r7
 800a7ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7d0:	4b0a      	ldr	r3, [pc, #40]	; (800a7fc <__swbuf_r+0x9c>)
 800a7d2:	429c      	cmp	r4, r3
 800a7d4:	d101      	bne.n	800a7da <__swbuf_r+0x7a>
 800a7d6:	68ac      	ldr	r4, [r5, #8]
 800a7d8:	e7cf      	b.n	800a77a <__swbuf_r+0x1a>
 800a7da:	4b09      	ldr	r3, [pc, #36]	; (800a800 <__swbuf_r+0xa0>)
 800a7dc:	429c      	cmp	r4, r3
 800a7de:	bf08      	it	eq
 800a7e0:	68ec      	ldreq	r4, [r5, #12]
 800a7e2:	e7ca      	b.n	800a77a <__swbuf_r+0x1a>
 800a7e4:	4621      	mov	r1, r4
 800a7e6:	4628      	mov	r0, r5
 800a7e8:	f000 f81a 	bl	800a820 <__swsetup_r>
 800a7ec:	2800      	cmp	r0, #0
 800a7ee:	d0cb      	beq.n	800a788 <__swbuf_r+0x28>
 800a7f0:	f04f 37ff 	mov.w	r7, #4294967295
 800a7f4:	e7ea      	b.n	800a7cc <__swbuf_r+0x6c>
 800a7f6:	bf00      	nop
 800a7f8:	0800ac54 	.word	0x0800ac54
 800a7fc:	0800ac74 	.word	0x0800ac74
 800a800:	0800ac34 	.word	0x0800ac34

0800a804 <__ascii_wctomb>:
 800a804:	b149      	cbz	r1, 800a81a <__ascii_wctomb+0x16>
 800a806:	2aff      	cmp	r2, #255	; 0xff
 800a808:	bf85      	ittet	hi
 800a80a:	238a      	movhi	r3, #138	; 0x8a
 800a80c:	6003      	strhi	r3, [r0, #0]
 800a80e:	700a      	strbls	r2, [r1, #0]
 800a810:	f04f 30ff 	movhi.w	r0, #4294967295
 800a814:	bf98      	it	ls
 800a816:	2001      	movls	r0, #1
 800a818:	4770      	bx	lr
 800a81a:	4608      	mov	r0, r1
 800a81c:	4770      	bx	lr
	...

0800a820 <__swsetup_r>:
 800a820:	4b32      	ldr	r3, [pc, #200]	; (800a8ec <__swsetup_r+0xcc>)
 800a822:	b570      	push	{r4, r5, r6, lr}
 800a824:	681d      	ldr	r5, [r3, #0]
 800a826:	4606      	mov	r6, r0
 800a828:	460c      	mov	r4, r1
 800a82a:	b125      	cbz	r5, 800a836 <__swsetup_r+0x16>
 800a82c:	69ab      	ldr	r3, [r5, #24]
 800a82e:	b913      	cbnz	r3, 800a836 <__swsetup_r+0x16>
 800a830:	4628      	mov	r0, r5
 800a832:	f7fd f9c1 	bl	8007bb8 <__sinit>
 800a836:	4b2e      	ldr	r3, [pc, #184]	; (800a8f0 <__swsetup_r+0xd0>)
 800a838:	429c      	cmp	r4, r3
 800a83a:	d10f      	bne.n	800a85c <__swsetup_r+0x3c>
 800a83c:	686c      	ldr	r4, [r5, #4]
 800a83e:	89a3      	ldrh	r3, [r4, #12]
 800a840:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a844:	0719      	lsls	r1, r3, #28
 800a846:	d42c      	bmi.n	800a8a2 <__swsetup_r+0x82>
 800a848:	06dd      	lsls	r5, r3, #27
 800a84a:	d411      	bmi.n	800a870 <__swsetup_r+0x50>
 800a84c:	2309      	movs	r3, #9
 800a84e:	6033      	str	r3, [r6, #0]
 800a850:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a854:	81a3      	strh	r3, [r4, #12]
 800a856:	f04f 30ff 	mov.w	r0, #4294967295
 800a85a:	e03e      	b.n	800a8da <__swsetup_r+0xba>
 800a85c:	4b25      	ldr	r3, [pc, #148]	; (800a8f4 <__swsetup_r+0xd4>)
 800a85e:	429c      	cmp	r4, r3
 800a860:	d101      	bne.n	800a866 <__swsetup_r+0x46>
 800a862:	68ac      	ldr	r4, [r5, #8]
 800a864:	e7eb      	b.n	800a83e <__swsetup_r+0x1e>
 800a866:	4b24      	ldr	r3, [pc, #144]	; (800a8f8 <__swsetup_r+0xd8>)
 800a868:	429c      	cmp	r4, r3
 800a86a:	bf08      	it	eq
 800a86c:	68ec      	ldreq	r4, [r5, #12]
 800a86e:	e7e6      	b.n	800a83e <__swsetup_r+0x1e>
 800a870:	0758      	lsls	r0, r3, #29
 800a872:	d512      	bpl.n	800a89a <__swsetup_r+0x7a>
 800a874:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a876:	b141      	cbz	r1, 800a88a <__swsetup_r+0x6a>
 800a878:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a87c:	4299      	cmp	r1, r3
 800a87e:	d002      	beq.n	800a886 <__swsetup_r+0x66>
 800a880:	4630      	mov	r0, r6
 800a882:	f7ff fc03 	bl	800a08c <_free_r>
 800a886:	2300      	movs	r3, #0
 800a888:	6363      	str	r3, [r4, #52]	; 0x34
 800a88a:	89a3      	ldrh	r3, [r4, #12]
 800a88c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a890:	81a3      	strh	r3, [r4, #12]
 800a892:	2300      	movs	r3, #0
 800a894:	6063      	str	r3, [r4, #4]
 800a896:	6923      	ldr	r3, [r4, #16]
 800a898:	6023      	str	r3, [r4, #0]
 800a89a:	89a3      	ldrh	r3, [r4, #12]
 800a89c:	f043 0308 	orr.w	r3, r3, #8
 800a8a0:	81a3      	strh	r3, [r4, #12]
 800a8a2:	6923      	ldr	r3, [r4, #16]
 800a8a4:	b94b      	cbnz	r3, 800a8ba <__swsetup_r+0x9a>
 800a8a6:	89a3      	ldrh	r3, [r4, #12]
 800a8a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a8ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a8b0:	d003      	beq.n	800a8ba <__swsetup_r+0x9a>
 800a8b2:	4621      	mov	r1, r4
 800a8b4:	4630      	mov	r0, r6
 800a8b6:	f000 f877 	bl	800a9a8 <__smakebuf_r>
 800a8ba:	89a0      	ldrh	r0, [r4, #12]
 800a8bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a8c0:	f010 0301 	ands.w	r3, r0, #1
 800a8c4:	d00a      	beq.n	800a8dc <__swsetup_r+0xbc>
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	60a3      	str	r3, [r4, #8]
 800a8ca:	6963      	ldr	r3, [r4, #20]
 800a8cc:	425b      	negs	r3, r3
 800a8ce:	61a3      	str	r3, [r4, #24]
 800a8d0:	6923      	ldr	r3, [r4, #16]
 800a8d2:	b943      	cbnz	r3, 800a8e6 <__swsetup_r+0xc6>
 800a8d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a8d8:	d1ba      	bne.n	800a850 <__swsetup_r+0x30>
 800a8da:	bd70      	pop	{r4, r5, r6, pc}
 800a8dc:	0781      	lsls	r1, r0, #30
 800a8de:	bf58      	it	pl
 800a8e0:	6963      	ldrpl	r3, [r4, #20]
 800a8e2:	60a3      	str	r3, [r4, #8]
 800a8e4:	e7f4      	b.n	800a8d0 <__swsetup_r+0xb0>
 800a8e6:	2000      	movs	r0, #0
 800a8e8:	e7f7      	b.n	800a8da <__swsetup_r+0xba>
 800a8ea:	bf00      	nop
 800a8ec:	20000010 	.word	0x20000010
 800a8f0:	0800ac54 	.word	0x0800ac54
 800a8f4:	0800ac74 	.word	0x0800ac74
 800a8f8:	0800ac34 	.word	0x0800ac34

0800a8fc <__assert_func>:
 800a8fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a8fe:	4614      	mov	r4, r2
 800a900:	461a      	mov	r2, r3
 800a902:	4b09      	ldr	r3, [pc, #36]	; (800a928 <__assert_func+0x2c>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	4605      	mov	r5, r0
 800a908:	68d8      	ldr	r0, [r3, #12]
 800a90a:	b14c      	cbz	r4, 800a920 <__assert_func+0x24>
 800a90c:	4b07      	ldr	r3, [pc, #28]	; (800a92c <__assert_func+0x30>)
 800a90e:	9100      	str	r1, [sp, #0]
 800a910:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a914:	4906      	ldr	r1, [pc, #24]	; (800a930 <__assert_func+0x34>)
 800a916:	462b      	mov	r3, r5
 800a918:	f000 f80e 	bl	800a938 <fiprintf>
 800a91c:	f000 f88c 	bl	800aa38 <abort>
 800a920:	4b04      	ldr	r3, [pc, #16]	; (800a934 <__assert_func+0x38>)
 800a922:	461c      	mov	r4, r3
 800a924:	e7f3      	b.n	800a90e <__assert_func+0x12>
 800a926:	bf00      	nop
 800a928:	20000010 	.word	0x20000010
 800a92c:	0800b027 	.word	0x0800b027
 800a930:	0800b034 	.word	0x0800b034
 800a934:	0800b062 	.word	0x0800b062

0800a938 <fiprintf>:
 800a938:	b40e      	push	{r1, r2, r3}
 800a93a:	b503      	push	{r0, r1, lr}
 800a93c:	4601      	mov	r1, r0
 800a93e:	ab03      	add	r3, sp, #12
 800a940:	4805      	ldr	r0, [pc, #20]	; (800a958 <fiprintf+0x20>)
 800a942:	f853 2b04 	ldr.w	r2, [r3], #4
 800a946:	6800      	ldr	r0, [r0, #0]
 800a948:	9301      	str	r3, [sp, #4]
 800a94a:	f7ff fc15 	bl	800a178 <_vfiprintf_r>
 800a94e:	b002      	add	sp, #8
 800a950:	f85d eb04 	ldr.w	lr, [sp], #4
 800a954:	b003      	add	sp, #12
 800a956:	4770      	bx	lr
 800a958:	20000010 	.word	0x20000010

0800a95c <__swhatbuf_r>:
 800a95c:	b570      	push	{r4, r5, r6, lr}
 800a95e:	460e      	mov	r6, r1
 800a960:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a964:	2900      	cmp	r1, #0
 800a966:	b096      	sub	sp, #88	; 0x58
 800a968:	4614      	mov	r4, r2
 800a96a:	461d      	mov	r5, r3
 800a96c:	da08      	bge.n	800a980 <__swhatbuf_r+0x24>
 800a96e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a972:	2200      	movs	r2, #0
 800a974:	602a      	str	r2, [r5, #0]
 800a976:	061a      	lsls	r2, r3, #24
 800a978:	d410      	bmi.n	800a99c <__swhatbuf_r+0x40>
 800a97a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a97e:	e00e      	b.n	800a99e <__swhatbuf_r+0x42>
 800a980:	466a      	mov	r2, sp
 800a982:	f000 f861 	bl	800aa48 <_fstat_r>
 800a986:	2800      	cmp	r0, #0
 800a988:	dbf1      	blt.n	800a96e <__swhatbuf_r+0x12>
 800a98a:	9a01      	ldr	r2, [sp, #4]
 800a98c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a990:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a994:	425a      	negs	r2, r3
 800a996:	415a      	adcs	r2, r3
 800a998:	602a      	str	r2, [r5, #0]
 800a99a:	e7ee      	b.n	800a97a <__swhatbuf_r+0x1e>
 800a99c:	2340      	movs	r3, #64	; 0x40
 800a99e:	2000      	movs	r0, #0
 800a9a0:	6023      	str	r3, [r4, #0]
 800a9a2:	b016      	add	sp, #88	; 0x58
 800a9a4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a9a8 <__smakebuf_r>:
 800a9a8:	898b      	ldrh	r3, [r1, #12]
 800a9aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a9ac:	079d      	lsls	r5, r3, #30
 800a9ae:	4606      	mov	r6, r0
 800a9b0:	460c      	mov	r4, r1
 800a9b2:	d507      	bpl.n	800a9c4 <__smakebuf_r+0x1c>
 800a9b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a9b8:	6023      	str	r3, [r4, #0]
 800a9ba:	6123      	str	r3, [r4, #16]
 800a9bc:	2301      	movs	r3, #1
 800a9be:	6163      	str	r3, [r4, #20]
 800a9c0:	b002      	add	sp, #8
 800a9c2:	bd70      	pop	{r4, r5, r6, pc}
 800a9c4:	ab01      	add	r3, sp, #4
 800a9c6:	466a      	mov	r2, sp
 800a9c8:	f7ff ffc8 	bl	800a95c <__swhatbuf_r>
 800a9cc:	9900      	ldr	r1, [sp, #0]
 800a9ce:	4605      	mov	r5, r0
 800a9d0:	4630      	mov	r0, r6
 800a9d2:	f7fd f9ed 	bl	8007db0 <_malloc_r>
 800a9d6:	b948      	cbnz	r0, 800a9ec <__smakebuf_r+0x44>
 800a9d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9dc:	059a      	lsls	r2, r3, #22
 800a9de:	d4ef      	bmi.n	800a9c0 <__smakebuf_r+0x18>
 800a9e0:	f023 0303 	bic.w	r3, r3, #3
 800a9e4:	f043 0302 	orr.w	r3, r3, #2
 800a9e8:	81a3      	strh	r3, [r4, #12]
 800a9ea:	e7e3      	b.n	800a9b4 <__smakebuf_r+0xc>
 800a9ec:	4b0d      	ldr	r3, [pc, #52]	; (800aa24 <__smakebuf_r+0x7c>)
 800a9ee:	62b3      	str	r3, [r6, #40]	; 0x28
 800a9f0:	89a3      	ldrh	r3, [r4, #12]
 800a9f2:	6020      	str	r0, [r4, #0]
 800a9f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9f8:	81a3      	strh	r3, [r4, #12]
 800a9fa:	9b00      	ldr	r3, [sp, #0]
 800a9fc:	6163      	str	r3, [r4, #20]
 800a9fe:	9b01      	ldr	r3, [sp, #4]
 800aa00:	6120      	str	r0, [r4, #16]
 800aa02:	b15b      	cbz	r3, 800aa1c <__smakebuf_r+0x74>
 800aa04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aa08:	4630      	mov	r0, r6
 800aa0a:	f000 f82f 	bl	800aa6c <_isatty_r>
 800aa0e:	b128      	cbz	r0, 800aa1c <__smakebuf_r+0x74>
 800aa10:	89a3      	ldrh	r3, [r4, #12]
 800aa12:	f023 0303 	bic.w	r3, r3, #3
 800aa16:	f043 0301 	orr.w	r3, r3, #1
 800aa1a:	81a3      	strh	r3, [r4, #12]
 800aa1c:	89a0      	ldrh	r0, [r4, #12]
 800aa1e:	4305      	orrs	r5, r0
 800aa20:	81a5      	strh	r5, [r4, #12]
 800aa22:	e7cd      	b.n	800a9c0 <__smakebuf_r+0x18>
 800aa24:	08007b51 	.word	0x08007b51

0800aa28 <malloc>:
 800aa28:	4b02      	ldr	r3, [pc, #8]	; (800aa34 <malloc+0xc>)
 800aa2a:	4601      	mov	r1, r0
 800aa2c:	6818      	ldr	r0, [r3, #0]
 800aa2e:	f7fd b9bf 	b.w	8007db0 <_malloc_r>
 800aa32:	bf00      	nop
 800aa34:	20000010 	.word	0x20000010

0800aa38 <abort>:
 800aa38:	b508      	push	{r3, lr}
 800aa3a:	2006      	movs	r0, #6
 800aa3c:	f000 f84e 	bl	800aadc <raise>
 800aa40:	2001      	movs	r0, #1
 800aa42:	f7f7 f8a3 	bl	8001b8c <_exit>
	...

0800aa48 <_fstat_r>:
 800aa48:	b538      	push	{r3, r4, r5, lr}
 800aa4a:	4d07      	ldr	r5, [pc, #28]	; (800aa68 <_fstat_r+0x20>)
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	4604      	mov	r4, r0
 800aa50:	4608      	mov	r0, r1
 800aa52:	4611      	mov	r1, r2
 800aa54:	602b      	str	r3, [r5, #0]
 800aa56:	f7f7 f8e8 	bl	8001c2a <_fstat>
 800aa5a:	1c43      	adds	r3, r0, #1
 800aa5c:	d102      	bne.n	800aa64 <_fstat_r+0x1c>
 800aa5e:	682b      	ldr	r3, [r5, #0]
 800aa60:	b103      	cbz	r3, 800aa64 <_fstat_r+0x1c>
 800aa62:	6023      	str	r3, [r4, #0]
 800aa64:	bd38      	pop	{r3, r4, r5, pc}
 800aa66:	bf00      	nop
 800aa68:	200030a8 	.word	0x200030a8

0800aa6c <_isatty_r>:
 800aa6c:	b538      	push	{r3, r4, r5, lr}
 800aa6e:	4d06      	ldr	r5, [pc, #24]	; (800aa88 <_isatty_r+0x1c>)
 800aa70:	2300      	movs	r3, #0
 800aa72:	4604      	mov	r4, r0
 800aa74:	4608      	mov	r0, r1
 800aa76:	602b      	str	r3, [r5, #0]
 800aa78:	f7f7 f8e7 	bl	8001c4a <_isatty>
 800aa7c:	1c43      	adds	r3, r0, #1
 800aa7e:	d102      	bne.n	800aa86 <_isatty_r+0x1a>
 800aa80:	682b      	ldr	r3, [r5, #0]
 800aa82:	b103      	cbz	r3, 800aa86 <_isatty_r+0x1a>
 800aa84:	6023      	str	r3, [r4, #0]
 800aa86:	bd38      	pop	{r3, r4, r5, pc}
 800aa88:	200030a8 	.word	0x200030a8

0800aa8c <_raise_r>:
 800aa8c:	291f      	cmp	r1, #31
 800aa8e:	b538      	push	{r3, r4, r5, lr}
 800aa90:	4604      	mov	r4, r0
 800aa92:	460d      	mov	r5, r1
 800aa94:	d904      	bls.n	800aaa0 <_raise_r+0x14>
 800aa96:	2316      	movs	r3, #22
 800aa98:	6003      	str	r3, [r0, #0]
 800aa9a:	f04f 30ff 	mov.w	r0, #4294967295
 800aa9e:	bd38      	pop	{r3, r4, r5, pc}
 800aaa0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800aaa2:	b112      	cbz	r2, 800aaaa <_raise_r+0x1e>
 800aaa4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aaa8:	b94b      	cbnz	r3, 800aabe <_raise_r+0x32>
 800aaaa:	4620      	mov	r0, r4
 800aaac:	f000 f830 	bl	800ab10 <_getpid_r>
 800aab0:	462a      	mov	r2, r5
 800aab2:	4601      	mov	r1, r0
 800aab4:	4620      	mov	r0, r4
 800aab6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aaba:	f000 b817 	b.w	800aaec <_kill_r>
 800aabe:	2b01      	cmp	r3, #1
 800aac0:	d00a      	beq.n	800aad8 <_raise_r+0x4c>
 800aac2:	1c59      	adds	r1, r3, #1
 800aac4:	d103      	bne.n	800aace <_raise_r+0x42>
 800aac6:	2316      	movs	r3, #22
 800aac8:	6003      	str	r3, [r0, #0]
 800aaca:	2001      	movs	r0, #1
 800aacc:	e7e7      	b.n	800aa9e <_raise_r+0x12>
 800aace:	2400      	movs	r4, #0
 800aad0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aad4:	4628      	mov	r0, r5
 800aad6:	4798      	blx	r3
 800aad8:	2000      	movs	r0, #0
 800aada:	e7e0      	b.n	800aa9e <_raise_r+0x12>

0800aadc <raise>:
 800aadc:	4b02      	ldr	r3, [pc, #8]	; (800aae8 <raise+0xc>)
 800aade:	4601      	mov	r1, r0
 800aae0:	6818      	ldr	r0, [r3, #0]
 800aae2:	f7ff bfd3 	b.w	800aa8c <_raise_r>
 800aae6:	bf00      	nop
 800aae8:	20000010 	.word	0x20000010

0800aaec <_kill_r>:
 800aaec:	b538      	push	{r3, r4, r5, lr}
 800aaee:	4d07      	ldr	r5, [pc, #28]	; (800ab0c <_kill_r+0x20>)
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	4604      	mov	r4, r0
 800aaf4:	4608      	mov	r0, r1
 800aaf6:	4611      	mov	r1, r2
 800aaf8:	602b      	str	r3, [r5, #0]
 800aafa:	f7f7 f837 	bl	8001b6c <_kill>
 800aafe:	1c43      	adds	r3, r0, #1
 800ab00:	d102      	bne.n	800ab08 <_kill_r+0x1c>
 800ab02:	682b      	ldr	r3, [r5, #0]
 800ab04:	b103      	cbz	r3, 800ab08 <_kill_r+0x1c>
 800ab06:	6023      	str	r3, [r4, #0]
 800ab08:	bd38      	pop	{r3, r4, r5, pc}
 800ab0a:	bf00      	nop
 800ab0c:	200030a8 	.word	0x200030a8

0800ab10 <_getpid_r>:
 800ab10:	f7f7 b824 	b.w	8001b5c <_getpid>

0800ab14 <_init>:
 800ab14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab16:	bf00      	nop
 800ab18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab1a:	bc08      	pop	{r3}
 800ab1c:	469e      	mov	lr, r3
 800ab1e:	4770      	bx	lr

0800ab20 <_fini>:
 800ab20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab22:	bf00      	nop
 800ab24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab26:	bc08      	pop	{r3}
 800ab28:	469e      	mov	lr, r3
 800ab2a:	4770      	bx	lr
