{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717300729141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717300729142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  2 08:58:49 2024 " "Processing started: Sun Jun  2 08:58:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717300729142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300729142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Reaction_Timer_System -c Reaction_Timer_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off Reaction_Timer_System -c Reaction_Timer_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300729142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717300729306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717300729306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ClockDivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ClockDivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-Behavioral " "Found design unit 1: ClockDivider-Behavioral" {  } { { "ClockDivider.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/ClockDivider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737375 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/ClockDivider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Top_Module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Top_Module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_Module-Behavioral " "Found design unit 1: Top_Module-Behavioral" {  } { { "Top_Module.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_Module " "Found entity 1: Top_Module" {  } { { "Top_Module.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavioral " "Found design unit 1: clk_div-Behavioral" {  } { { "clk_div.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/clk_div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737377 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mili_sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mili_sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mili_sec-Behavioral " "Found design unit 1: mili_sec-Behavioral" {  } { { "mili_sec.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/mili_sec.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737378 ""} { "Info" "ISGN_ENTITY_NAME" "1 mili_sec " "Found entity 1: mili_sec" {  } { { "mili_sec.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/mili_sec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_1sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_1sec-Behavioral " "Found design unit 1: clk_1sec-Behavioral" {  } { { "clk_1sec.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/clk_1sec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737378 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_1sec " "Found entity 1: clk_1sec" {  } { { "clk_1sec.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/clk_1sec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-Behavioral " "Found design unit 1: debouncer-Behavioral" {  } { { "debouncer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737379 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/debouncer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-FSM " "Found design unit 1: cpu-FSM" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737380 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-Behavioral " "Found design unit 1: BCD-Behavioral" {  } { { "BCD.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/BCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737380 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_decoder-Behavioral " "Found design unit 1: display_decoder-Behavioral" {  } { { "display_decoder.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/display_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737381 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/display_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_display_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_display_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_display_decoder-Behavioral " "Found design unit 1: tb_display_decoder-Behavioral" {  } { { "tb_display_decoder.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_display_decoder.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737382 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_display_decoder " "Found entity 1: tb_display_decoder" {  } { { "tb_display_decoder.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_display_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_BCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_BCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_BCD-Behavioral " "Found design unit 1: tb_BCD-Behavioral" {  } { { "tb_BCD.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_BCD.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737382 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_BCD " "Found entity 1: tb_BCD" {  } { { "tb_BCD.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_BCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_clk_1sec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_clk_1sec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_clk_1sec-Behavioral " "Found design unit 1: tb_clk_1sec-Behavioral" {  } { { "tb_clk_1sec.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_clk_1sec.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737383 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_clk_1sec " "Found entity 1: tb_clk_1sec" {  } { { "tb_clk_1sec.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_clk_1sec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_cpu-Behavioral " "Found design unit 1: tb_cpu-Behavioral" {  } { { "tb_cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_cpu.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737384 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_cpu " "Found entity 1: tb_cpu" {  } { { "tb_cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_debouncer-Behavioral " "Found design unit 1: tb_debouncer-Behavioral" {  } { { "tb_debouncer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_debouncer.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737384 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_debouncer " "Found entity 1: tb_debouncer" {  } { { "tb_debouncer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_debouncer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-Behavioral " "Found design unit 1: timer-Behavioral" {  } { { "timer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737385 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_configuration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_configuration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_configuration-Behavioral " "Found design unit 1: fsm_configuration-Behavioral" {  } { { "fsm_configuration.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/fsm_configuration.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737386 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_configuration " "Found entity 1: fsm_configuration" {  } { { "fsm_configuration.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/fsm_configuration.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm_configuration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fsm_configuration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fsm_configuration-Behavioral " "Found design unit 1: tb_fsm_configuration-Behavioral" {  } { { "tb_fsm_configuration.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_fsm_configuration.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737386 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fsm_configuration " "Found entity 1: tb_fsm_configuration" {  } { { "tb_fsm_configuration.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_fsm_configuration.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_timer-Behavioral " "Found design unit 1: tb_timer-Behavioral" {  } { { "tb_timer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_timer.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737387 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_timer " "Found entity 1: tb_timer" {  } { { "tb_timer.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/tb_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_delay-Behavioral " "Found design unit 1: random_delay-Behavioral" {  } { { "random_delay.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/random_delay.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737388 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_delay " "Found entity 1: random_delay" {  } { { "random_delay.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/random_delay.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/DebounceUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/DebounceUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "output_files/DebounceUnit.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/output_files/DebounceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737389 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "output_files/DebounceUnit.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/output_files/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717300737389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Module " "Elaborating entity \"Top_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717300737460 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_Hex5_4_w Top_Module.vhd(411) " "VHDL Process Statement warning at Top_Module.vhd(411): signal \"p1_Hex5_4_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_Module.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737464 "|Top_Module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_Hex5_4_w Top_Module.vhd(411) " "VHDL Process Statement warning at Top_Module.vhd(411): signal \"p2_Hex5_4_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_Module.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737464 "|Top_Module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_Hex5_4_w Top_Module.vhd(413) " "VHDL Process Statement warning at Top_Module.vhd(413): signal \"p1_Hex5_4_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_Module.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737464 "|Top_Module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_Hex5_4_w Top_Module.vhd(413) " "VHDL Process Statement warning at Top_Module.vhd(413): signal \"p2_Hex5_4_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_Module.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737464 "|Top_Module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_Hex5_4_w Top_Module.vhd(415) " "VHDL Process Statement warning at Top_Module.vhd(415): signal \"p1_Hex5_4_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_Module.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737464 "|Top_Module"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_Hex5_4_w Top_Module.vhd(415) " "VHDL Process Statement warning at Top_Module.vhd(415): signal \"p2_Hex5_4_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Top_Module.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737464 "|Top_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mili_sec mili_sec:uut1 " "Elaborating entity \"mili_sec\" for hierarchy \"mili_sec:uut1\"" {  } { { "Top_Module.vhd" "uut1" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717300737495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1sec clk_1sec:uut2 " "Elaborating entity \"clk_1sec\" for hierarchy \"clk_1sec:uut2\"" {  } { { "Top_Module.vhd" "uut2" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717300737499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:uut4 " "Elaborating entity \"cpu\" for hierarchy \"cpu:uut4\"" {  } { { "Top_Module.vhd" "uut4" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717300737502 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_enable cpu.vhd(66) " "Verilog HDL or VHDL warning at cpu.vhd(66): object \"timer_enable\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717300737502 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sp2_done cpu.vhd(73) " "Verilog HDL or VHDL warning at cpu.vhd(73): object \"sp2_done\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717300737502 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sp2_time_w cpu.vhd(77) " "Verilog HDL or VHDL warning at cpu.vhd(77): object \"sp2_time_w\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717300737502 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_penalty_count cpu.vhd(251) " "VHDL Process Statement warning at cpu.vhd(251): signal \"p1_penalty_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737503 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_penalty_count cpu.vhd(251) " "VHDL Process Statement warning at cpu.vhd(251): signal \"p2_penalty_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737503 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_penalty_count cpu.vhd(253) " "VHDL Process Statement warning at cpu.vhd(253): signal \"p1_penalty_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737503 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp1_time_w cpu.vhd(280) " "VHDL Process Statement warning at cpu.vhd(280): signal \"sp1_time_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737504 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p1_penalty_count cpu.vhd(303) " "VHDL Process Statement warning at cpu.vhd(303): signal \"p1_penalty_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737504 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_penalty_count cpu.vhd(303) " "VHDL Process Statement warning at cpu.vhd(303): signal \"p2_penalty_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 303 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737504 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p2_penalty_count cpu.vhd(305) " "VHDL Process Statement warning at cpu.vhd(305): signal \"p2_penalty_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737504 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp1_time_w cpu.vhd(344) " "VHDL Process Statement warning at cpu.vhd(344): signal \"sp1_time_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737504 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test_cycles_reg cpu.vhd(357) " "VHDL Process Statement warning at cpu.vhd(357): signal \"test_cycles_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737504 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp1_time cpu.vhd(359) " "VHDL Process Statement warning at cpu.vhd(359): signal \"sp1_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737504 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp2_time cpu.vhd(359) " "VHDL Process Statement warning at cpu.vhd(359): signal \"sp2_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737504 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(360) " "VHDL Process Statement warning at cpu.vhd(360): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 360 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737504 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp2_time cpu.vhd(361) " "VHDL Process Statement warning at cpu.vhd(361): signal \"sp2_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737504 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sp1_time cpu.vhd(361) " "VHDL Process Statement warning at cpu.vhd(361): signal \"sp1_time\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 361 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737504 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(362) " "VHDL Process Statement warning at cpu.vhd(362): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737505 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "test_cycles_reg cpu.vhd(368) " "VHDL Process Statement warning at cpu.vhd(368): signal \"test_cycles_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737505 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "target_score_reg cpu.vhd(368) " "VHDL Process Statement warning at cpu.vhd(368): signal \"target_score_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737505 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(380) " "VHDL Process Statement warning at cpu.vhd(380): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737505 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(380) " "VHDL Process Statement warning at cpu.vhd(380): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737505 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(385) " "VHDL Process Statement warning at cpu.vhd(385): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737505 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(385) " "VHDL Process Statement warning at cpu.vhd(385): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737505 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerA_reg cpu.vhd(390) " "VHDL Process Statement warning at cpu.vhd(390): signal \"score_playerA_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737505 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_playerB_reg cpu.vhd(390) " "VHDL Process Statement warning at cpu.vhd(390): signal \"score_playerB_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717300737505 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "test_cycles_reg cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"test_cycles_reg\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737506 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_playerA_reg cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"score_playerA_reg\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737506 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "score_playerB_reg cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"score_playerB_reg\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737506 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stimulus_playerA cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"stimulus_playerA\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737506 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stimulus_playerB cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"stimulus_playerB\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737506 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "config_enable cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"config_enable\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737506 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stopwatch_enable1 cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"stopwatch_enable1\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737507 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stopwatch_enable2 cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"stopwatch_enable2\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737507 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sec_en cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"sec_en\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737507 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sec5_en cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"sec5_en\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737507 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p1_Hex5_4 cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"p1_Hex5_4\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737507 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p2_Hex5_4 cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"p2_Hex5_4\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737507 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737507 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sp1_time cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"sp1_time\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737507 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sp2_time cpu.vhd(193) " "VHDL Process Statement warning at cpu.vhd(193): inferring latch(es) for signal or variable \"sp2_time\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737507 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p1_penalty_count cpu.vhd(468) " "VHDL Process Statement warning at cpu.vhd(468): inferring latch(es) for signal or variable \"p1_penalty_count\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 468 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737508 "|Top_Module|cpu:uut4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p2_penalty_count cpu.vhd(478) " "VHDL Process Statement warning at cpu.vhd(478): inferring latch(es) for signal or variable \"p2_penalty_count\", which holds its previous value in one or more paths through the process" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 478 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717300737508 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_penalty_count\[0\] cpu.vhd(478) " "Inferred latch for \"p2_penalty_count\[0\]\" at cpu.vhd(478)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737511 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_penalty_count\[1\] cpu.vhd(478) " "Inferred latch for \"p2_penalty_count\[1\]\" at cpu.vhd(478)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737511 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_penalty_count\[2\] cpu.vhd(478) " "Inferred latch for \"p2_penalty_count\[2\]\" at cpu.vhd(478)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737511 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_penalty_count\[3\] cpu.vhd(478) " "Inferred latch for \"p2_penalty_count\[3\]\" at cpu.vhd(478)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737511 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_penalty_count\[4\] cpu.vhd(478) " "Inferred latch for \"p2_penalty_count\[4\]\" at cpu.vhd(478)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 478 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737511 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_penalty_count\[0\] cpu.vhd(468) " "Inferred latch for \"p1_penalty_count\[0\]\" at cpu.vhd(468)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 468 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737511 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_penalty_count\[1\] cpu.vhd(468) " "Inferred latch for \"p1_penalty_count\[1\]\" at cpu.vhd(468)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 468 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737511 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_penalty_count\[2\] cpu.vhd(468) " "Inferred latch for \"p1_penalty_count\[2\]\" at cpu.vhd(468)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 468 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737511 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_penalty_count\[3\] cpu.vhd(468) " "Inferred latch for \"p1_penalty_count\[3\]\" at cpu.vhd(468)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 468 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737511 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_penalty_count\[4\] cpu.vhd(468) " "Inferred latch for \"p1_penalty_count\[4\]\" at cpu.vhd(468)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 468 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737511 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[0\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[0\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737512 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[1\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[1\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737512 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[2\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[2\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737512 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[3\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[3\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737512 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[4\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[4\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737512 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[5\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[5\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737512 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[6\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[6\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737512 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[7\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[7\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737512 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[8\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[8\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737512 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[9\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[9\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737512 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[10\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[10\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737512 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[11\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[11\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737512 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[12\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[12\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[13\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[13\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[14\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[14\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[15\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[15\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[16\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[16\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[17\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[17\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[18\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[18\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[19\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[19\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[20\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[20\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[21\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[21\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[22\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[22\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp2_time\[23\] cpu.vhd(193) " "Inferred latch for \"sp2_time\[23\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[0\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[0\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[1\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[1\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[2\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[2\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[3\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[3\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[4\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[4\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737513 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[5\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[5\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737514 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[6\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[6\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737514 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[7\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[7\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737514 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[8\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[8\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737514 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[9\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[9\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737514 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[10\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[10\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737514 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[11\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[11\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737514 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[12\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[12\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737514 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[13\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[13\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737514 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[14\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[14\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737514 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[15\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[15\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737514 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[16\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[16\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737514 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[17\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[17\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737514 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[18\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[18\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737515 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[19\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[19\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737515 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[20\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[20\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737515 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[21\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[21\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737515 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[22\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[22\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737515 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sp1_time\[23\] cpu.vhd(193) " "Inferred latch for \"sp1_time\[23\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737515 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SP2 cpu.vhd(193) " "Inferred latch for \"next_state.SP2\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737515 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SP1 cpu.vhd(193) " "Inferred latch for \"next_state.SP1\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737515 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.Penalty cpu.vhd(193) " "Inferred latch for \"next_state.Penalty\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737515 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WINNER cpu.vhd(193) " "Inferred latch for \"next_state.WINNER\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737515 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CHECK_TARGET cpu.vhd(193) " "Inferred latch for \"next_state.CHECK_TARGET\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737515 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.COMPARE cpu.vhd(193) " "Inferred latch for \"next_state.COMPARE\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737516 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SAVE_P2 cpu.vhd(193) " "Inferred latch for \"next_state.SAVE_P2\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737516 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WP2 cpu.vhd(193) " "Inferred latch for \"next_state.WP2\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737516 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STIMULUS2 cpu.vhd(193) " "Inferred latch for \"next_state.STIMULUS2\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737516 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DT_P2 cpu.vhd(193) " "Inferred latch for \"next_state.DT_P2\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737516 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SAVE_P1 cpu.vhd(193) " "Inferred latch for \"next_state.SAVE_P1\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737516 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WP1 cpu.vhd(193) " "Inferred latch for \"next_state.WP1\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737516 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STIMULUS1 cpu.vhd(193) " "Inferred latch for \"next_state.STIMULUS1\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737516 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DT_P1 cpu.vhd(193) " "Inferred latch for \"next_state.DT_P1\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737516 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.WAIT_for_START cpu.vhd(193) " "Inferred latch for \"next_state.WAIT_for_START\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737516 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.CONFIG cpu.vhd(193) " "Inferred latch for \"next_state.CONFIG\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE cpu.vhd(193) " "Inferred latch for \"next_state.IDLE\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_Hex5_4 cpu.vhd(193) " "Inferred latch for \"p2_Hex5_4\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_Hex5_4 cpu.vhd(193) " "Inferred latch for \"p1_Hex5_4\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec5_en cpu.vhd(193) " "Inferred latch for \"sec5_en\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_en cpu.vhd(193) " "Inferred latch for \"sec_en\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stopwatch_enable2 cpu.vhd(193) " "Inferred latch for \"stopwatch_enable2\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stopwatch_enable1 cpu.vhd(193) " "Inferred latch for \"stopwatch_enable1\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "config_enable cpu.vhd(193) " "Inferred latch for \"config_enable\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerB\[0\] cpu.vhd(193) " "Inferred latch for \"stimulus_playerB\[0\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerB\[1\] cpu.vhd(193) " "Inferred latch for \"stimulus_playerB\[1\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerB\[2\] cpu.vhd(193) " "Inferred latch for \"stimulus_playerB\[2\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerB\[3\] cpu.vhd(193) " "Inferred latch for \"stimulus_playerB\[3\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerA\[0\] cpu.vhd(193) " "Inferred latch for \"stimulus_playerA\[0\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737517 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerA\[1\] cpu.vhd(193) " "Inferred latch for \"stimulus_playerA\[1\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerA\[2\] cpu.vhd(193) " "Inferred latch for \"stimulus_playerA\[2\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stimulus_playerA\[3\] cpu.vhd(193) " "Inferred latch for \"stimulus_playerA\[3\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[0\] cpu.vhd(193) " "Inferred latch for \"score_playerB_reg\[0\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[1\] cpu.vhd(193) " "Inferred latch for \"score_playerB_reg\[1\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[2\] cpu.vhd(193) " "Inferred latch for \"score_playerB_reg\[2\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[3\] cpu.vhd(193) " "Inferred latch for \"score_playerB_reg\[3\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[4\] cpu.vhd(193) " "Inferred latch for \"score_playerB_reg\[4\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerB_reg\[5\] cpu.vhd(193) " "Inferred latch for \"score_playerB_reg\[5\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[0\] cpu.vhd(193) " "Inferred latch for \"score_playerA_reg\[0\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[1\] cpu.vhd(193) " "Inferred latch for \"score_playerA_reg\[1\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[2\] cpu.vhd(193) " "Inferred latch for \"score_playerA_reg\[2\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[3\] cpu.vhd(193) " "Inferred latch for \"score_playerA_reg\[3\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[4\] cpu.vhd(193) " "Inferred latch for \"score_playerA_reg\[4\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "score_playerA_reg\[5\] cpu.vhd(193) " "Inferred latch for \"score_playerA_reg\[5\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[0\] cpu.vhd(193) " "Inferred latch for \"test_cycles_reg\[0\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[1\] cpu.vhd(193) " "Inferred latch for \"test_cycles_reg\[1\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737518 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[2\] cpu.vhd(193) " "Inferred latch for \"test_cycles_reg\[2\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737519 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[3\] cpu.vhd(193) " "Inferred latch for \"test_cycles_reg\[3\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737519 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[4\] cpu.vhd(193) " "Inferred latch for \"test_cycles_reg\[4\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737519 "|Top_Module|cpu:uut4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "test_cycles_reg\[5\] cpu.vhd(193) " "Inferred latch for \"test_cycles_reg\[5\]\" at cpu.vhd(193)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737519 "|Top_Module|cpu:uut4"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sec_count\[4\] cpu.vhd(469) " "Can't resolve multiple constant drivers for net \"sec_count\[4\]\" at cpu.vhd(469)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 469 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737521 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "cpu.vhd(421) " "Constant driver at cpu.vhd(421)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 421 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737521 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sec_count\[3\] cpu.vhd(469) " "Can't resolve multiple constant drivers for net \"sec_count\[3\]\" at cpu.vhd(469)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 469 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737521 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sec_count\[2\] cpu.vhd(469) " "Can't resolve multiple constant drivers for net \"sec_count\[2\]\" at cpu.vhd(469)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 469 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737521 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sec_count\[1\] cpu.vhd(469) " "Can't resolve multiple constant drivers for net \"sec_count\[1\]\" at cpu.vhd(469)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 469 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737521 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "sec_count\[0\] cpu.vhd(469) " "Can't resolve multiple constant drivers for net \"sec_count\[0\]\" at cpu.vhd(469)" {  } { { "cpu.vhd" "" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/cpu.vhd" 469 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737521 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cpu:uut4 " "Can't elaborate user hierarchy \"cpu:uut4\"" {  } { { "Top_Module.vhd" "uut4" { Text "/home/jam/Documents/1.Freelancer/inProgress/ReactionTime/received/QuartusProject_v2/QuartusProject/Top_Module.vhd" 287 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717300737522 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 50 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "397 " "Peak virtual memory: 397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717300737604 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun  2 08:58:57 2024 " "Processing ended: Sun Jun  2 08:58:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717300737604 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717300737604 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717300737604 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717300737604 ""}
