Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Oct  9 18:43:48 2020
| Host         : HONS39 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Task_6_control_sets_placed.rpt
| Design       : Task_6
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    50 |
|    Minimum number of control sets                        |    50 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   144 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    50 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    39 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            6 |
| Yes          | No                    | No                     |              12 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2368 |          618 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------+---------------------------------+------------------+----------------+--------------+
|        Clock Signal        |  Enable Signal  |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-----------------+---------------------------------+------------------+----------------+--------------+
|  pixel_clock/inst/clk_out1 |                 |                                 |                1 |              1 |         1.00 |
|  pixel_clock/inst/clk_out1 | red[3]_i_2_n_0  | red[2]                          |                1 |              1 |         1.00 |
|  pixel_clock/inst/clk_out1 | pixel_count0    |                                 |                1 |              1 |         1.00 |
|  pixel_clock/inst/clk_out1 | b_hsync_i_2_n_0 | b_hsync                         |                1 |              1 |         1.00 |
|  pixel_clock/inst/clk_out1 | b_vsync0_out    | b_vsync2_out                    |                1 |              1 |         1.00 |
|  pixel_clock/inst/clk_out1 | red[3]_i_2_n_0  | red[3]                          |                1 |              3 |         3.00 |
|  pixel_clock/inst/clk_out1 | green           |                                 |                2 |              3 |         1.50 |
|  pixel_clock/inst/clk_out1 | green           | green[2]_i_1_n_0                |                1 |              5 |         5.00 |
|  pixel_clock/inst/clk_out1 | b_output        |                                 |                3 |              8 |         2.67 |
|  pixel_clock/inst/clk_out1 | pixel_count0    | b_output                        |                5 |              9 |         1.80 |
|  pixel_clock/inst/clk_out1 |                 | pixel_count0                    |                6 |             11 |         1.83 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count1AdderTwo[31]_i_1_n_0 |                8 |             27 |         3.38 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count1AdderTwo[31]_i_1_n_0  |                8 |             27 |         3.38 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count1AdderOne[1]_i_1_n_0  |                8 |             31 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count1AdderOne[1]_i_1_n_0   |                8 |             31 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count18AdderOne            |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count19AdderOne            |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count20AdderOne            |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count3AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count10AdderOne            |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count11AdderOne            |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count12AdderOne            |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count4AdderOne              |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count5AdderOne              |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count6AdderOne              |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count7AdderOne              |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count8AdderOne              |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count9AdderOne              |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count15AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count16AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count17AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count18AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count19AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count13AdderOne            |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count20AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count2AdderOne              |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count15AdderOne            |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count4AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count5AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count6AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count8AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count9AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count3AdderOne              |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count11AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count12AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count13AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count16AdderOne            |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count17AdderOne            |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | hoz_count10AdderOne             |               16 |             62 |         3.88 |
|  pixel_clock/inst/clk_out1 | b_output        | vert_count2AdderOne             |               32 |            124 |         3.88 |
+----------------------------+-----------------+---------------------------------+------------------+----------------+--------------+


