<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>versalhbm</ProductFamily>
        <Part>xcv80-lsva4737-2MHP-e-S</Part>
        <TopModelName>FFN</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>21242991</Best-caseLatency>
            <Average-caseLatency>21242991</Average-caseLatency>
            <Worst-caseLatency>21242991</Worst-caseLatency>
            <Best-caseRealTimeLatency>84.972 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>84.972 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>84.972 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>21242992</DataflowPipelineThroughput>
            <Interval-min>21242992</Interval-min>
            <Interval-max>21242992</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>kernel_FFN.cpp:96</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1</BRAM_18K>
            <DSP>9</DSP>
            <FF>5937</FF>
            <LUT>8345</LUT>
            <URAM>3</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>7482</BRAM_18K>
            <DSP>10848</DSP>
            <FF>5148416</FF>
            <LUT>2574208</LUT>
            <URAM>1925</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>FFN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>FFN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>FFN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>FFN</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>124</ID>
                </Instance>
                <Instance>
                    <InstName>Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0</InstName>
                    <ModuleName>Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>131</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_push_tensor1d_fu_122</InstName>
                            <ModuleName>push_tensor1d</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>122</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_push_tensor1d_Pipeline_VITIS_LOOP_12_1_fu_51</InstName>
                                    <ModuleName>push_tensor1d_Pipeline_VITIS_LOOP_12_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>51</ID>
                                    <BindInstances>add_ln12_fu_83_p2 icmp_ln12_fu_89_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_push_tensor2d_bycol_fu_131</InstName>
                            <ModuleName>push_tensor2d_bycol</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>131</ID>
                            <BindInstances>add_ln24_fu_132_p2 icmp_ln24_fu_138_p2 icmp_ln25_fu_150_p2 select_ln24_fu_156_p3 add_ln24_3_fu_164_p2 select_ln24_3_fu_170_p3 add_ln27_3_fu_246_p2 add_ln25_fu_214_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Multiply_VecMat_fu_140</InstName>
                            <ModuleName>Multiply_VecMat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>140</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_fu_28</InstName>
                                    <ModuleName>Multiply_VecMat_Pipeline_VITIS_LOOP_37_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>28</ID>
                                    <BindInstances>add_ln37_fu_67_p2 icmp_ln37_fu_73_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36</InstName>
                                    <ModuleName>Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln41_fu_113_p2 icmp_ln41_fu_119_p2 icmp_ln43_fu_128_p2 select_ln41_fu_134_p3 select_ln41_1_fu_176_p3 add_ln43_fu_151_p2 icmp_ln43_1_fu_157_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_vec_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_push_tensor1d_1_fu_147</InstName>
                            <ModuleName>push_tensor1d_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>147</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_push_tensor1d_1_Pipeline_VITIS_LOOP_12_1_fu_51</InstName>
                                    <ModuleName>push_tensor1d_1_Pipeline_VITIS_LOOP_12_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>51</ID>
                                    <BindInstances>add_ln12_fu_83_p2 icmp_ln12_fu_89_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_push_tensor2d_bycol_2_fu_155</InstName>
                            <ModuleName>push_tensor2d_bycol_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>155</ID>
                            <BindInstances>add_ln24_fu_132_p2 icmp_ln24_fu_138_p2 icmp_ln25_fu_150_p2 select_ln24_fu_156_p3 add_ln24_2_fu_164_p2 select_ln24_2_fu_170_p3 add_ln27_2_fu_246_p2 add_ln25_fu_214_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Multiply_VecMat_3_fu_164</InstName>
                            <ModuleName>Multiply_VecMat_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>164</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1_fu_28</InstName>
                                    <ModuleName>Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>28</ID>
                                    <BindInstances>add_ln37_fu_67_p2 icmp_ln37_fu_73_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36</InstName>
                                    <ModuleName>Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln41_fu_113_p2 icmp_ln41_fu_119_p2 icmp_ln4311_fu_128_p2 select_ln41_fu_134_p3 select_ln41_2_fu_176_p3 add_ln43_fu_151_p2 icmp_ln43_fu_157_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_vec_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Swish_fu_171</InstName>
                            <ModuleName>Swish</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>171</ID>
                            <BindInstances>i_4_fu_105_p2 icmp_ln52_fu_111_p2 fpext_32ns_64_1_no_dsp_1_U45 xor_ln55_fu_132_p2 fexp_32ns_32ns_32_9_med_dsp_1_U46 fpext_32ns_64_1_no_dsp_1_U44 dadd_64ns_64ns_64_5_no_dsp_1_U47 ddiv_64ns_64ns_64_30_no_dsp_1_U49 dmul_64ns_64ns_64_4_med_dsp_1_U48 fptrunc_64ns_32_1_no_dsp_1_U43</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_push_tensor2d_bycol_4_fu_177</InstName>
                            <ModuleName>push_tensor2d_bycol_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>177</ID>
                            <BindInstances>add_ln24_fu_134_p2 icmp_ln24_fu_140_p2 icmp_ln25_fu_152_p2 select_ln24_fu_158_p3 add_ln24_1_fu_166_p2 select_ln24_1_fu_172_p3 add_ln27_1_fu_248_p2 add_ln25_fu_216_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Multiply_Vec_fu_186</InstName>
                            <ModuleName>Multiply_Vec</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>186</ID>
                            <BindInstances>i_8_fu_73_p2 icmp_ln64_fu_79_p2 fmul_32ns_32ns_32_1_primitive_dsp_1_U58</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_Multiply_VecMat_5_fu_193</InstName>
                            <ModuleName>Multiply_VecMat_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>193</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1_fu_28</InstName>
                                    <ModuleName>Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>28</ID>
                                    <BindInstances>add_ln37_fu_67_p2 icmp_ln37_fu_73_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36</InstName>
                                    <ModuleName>Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>36</ID>
                                    <BindInstances>add_ln41_fu_113_p2 icmp_ln41_fu_119_p2 icmp_ln4311_fu_128_p2 select_ln41_fu_134_p3 select_ln41_1_fu_176_p3 add_ln43_fu_151_p2 icmp_ln43_1_fu_157_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>local_vec_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>z2_Silu_strm_fifo_U z3_strm_fifo_U z2_strm_fifo_U z1_strm_fifo_U W_strm_fifo_U x_strm_fifo_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>pull_tensor1d_U0</InstName>
                    <ModuleName>pull_tensor1d</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>146</ID>
                    <BindInstances>i_fu_131_p2 icmp_ln18_fu_137_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>o_vec_c_U res_strm_U control_s_axi_U control_r_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>0.750</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>push_tensor1d_Pipeline_VITIS_LOOP_12_1</Name>
            <Loops>
                <VITIS_LOOP_12_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.844</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1>
                        <Name>VITIS_LOOP_12_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_12_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:12</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_12_1>
                            <Name>VITIS_LOOP_12_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:12</SourceLocation>
                        </VITIS_LOOP_12_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_83_p2" SOURCE="kernel_FFN.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_fu_89_p2" SOURCE="kernel_FFN.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>push_tensor1d</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>782</Best-caseLatency>
                    <Average-caseLatency>782</Average-caseLatency>
                    <Worst-caseLatency>782</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.128 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>782</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:11</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>89</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>218</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>push_tensor2d_bycol</Name>
            <Loops>
                <VITIS_LOOP_24_1_VITIS_LOOP_25_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359309</Best-caseLatency>
                    <Average-caseLatency>2359309</Average-caseLatency>
                    <Worst-caseLatency>2359309</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.437 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.437 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.437 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359297</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                        <Name>VITIS_LOOP_24_1_VITIS_LOOP_25_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>2359296</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2359307</Latency>
                        <AbsoluteTimeLatency>9.437 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                            <Name>VITIS_LOOP_24_1_VITIS_LOOP_25_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:24</SourceLocation>
                        </VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>313</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_132_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln24_fu_138_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_150_p2" SOURCE="kernel_FFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_fu_156_p3" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_3_fu_164_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_3_fu_170_p3" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_3_fu_246_p2" SOURCE="kernel_FFN.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_214_p2" SOURCE="kernel_FFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_Pipeline_VITIS_LOOP_37_1</Name>
            <Loops>
                <VITIS_LOOP_37_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_1>
                        <Name>VITIS_LOOP_37_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_37_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_37_1>
                            <Name>VITIS_LOOP_37_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:37</SourceLocation>
                        </VITIS_LOOP_37_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_67_p2" SOURCE="kernel_FFN.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln37_fu_73_p2" SOURCE="kernel_FFN.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
            <Loops>
                <VITIS_LOOP_41_2_VITIS_LOOP_43_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4718595</Best-caseLatency>
                    <Average-caseLatency>4718595</Average-caseLatency>
                    <Worst-caseLatency>4718595</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.874 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.874 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.874 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4718594</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                        <Name>VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>2359296</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4718593</Latency>
                        <AbsoluteTimeLatency>18.874 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                            <Name>VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_FFN.cpp:41</SourceLocation>
                        </VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>73</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>262</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_113_p2" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_119_p2" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_128_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_134_p3" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_1_fu_176_p3" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_151_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_1_fu_157_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4719368</Best-caseLatency>
                    <Average-caseLatency>4719368</Average-caseLatency>
                    <Worst-caseLatency>4719368</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.877 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.877 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.877 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4719368</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:36</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>102</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>337</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_vec_U" SOURCE="kernel_FFN.cpp:36" STORAGESIZE="32 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_vec" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>push_tensor1d_1_Pipeline_VITIS_LOOP_12_1</Name>
            <Loops>
                <VITIS_LOOP_12_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.844</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_12_1>
                        <Name>VITIS_LOOP_12_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_12_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:12</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_12_1>
                            <Name>VITIS_LOOP_12_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:12</SourceLocation>
                        </VITIS_LOOP_12_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_83_p2" SOURCE="kernel_FFN.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_12_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_fu_89_p2" SOURCE="kernel_FFN.cpp:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>push_tensor1d_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>782</Best-caseLatency>
                    <Average-caseLatency>782</Average-caseLatency>
                    <Worst-caseLatency>782</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.128 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>782</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:11</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>89</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>218</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>push_tensor2d_bycol_2</Name>
            <Loops>
                <VITIS_LOOP_24_1_VITIS_LOOP_25_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359309</Best-caseLatency>
                    <Average-caseLatency>2359309</Average-caseLatency>
                    <Worst-caseLatency>2359309</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.437 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.437 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.437 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359297</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                        <Name>VITIS_LOOP_24_1_VITIS_LOOP_25_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>2359296</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2359307</Latency>
                        <AbsoluteTimeLatency>9.437 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                            <Name>VITIS_LOOP_24_1_VITIS_LOOP_25_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:24</SourceLocation>
                        </VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>313</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_132_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln24_fu_138_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_150_p2" SOURCE="kernel_FFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_fu_156_p3" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_2_fu_164_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_2_fu_170_p3" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_2_fu_246_p2" SOURCE="kernel_FFN.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_214_p2" SOURCE="kernel_FFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_3_Pipeline_VITIS_LOOP_37_1</Name>
            <Loops>
                <VITIS_LOOP_37_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.503</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.080 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.080 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.080 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_1>
                        <Name>VITIS_LOOP_37_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>3.072 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_37_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_37_1>
                            <Name>VITIS_LOOP_37_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:37</SourceLocation>
                        </VITIS_LOOP_37_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_67_p2" SOURCE="kernel_FFN.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln37_fu_73_p2" SOURCE="kernel_FFN.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_3_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
            <Loops>
                <VITIS_LOOP_41_2_VITIS_LOOP_43_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4718595</Best-caseLatency>
                    <Average-caseLatency>4718595</Average-caseLatency>
                    <Worst-caseLatency>4718595</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.874 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.874 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.874 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4718594</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                        <Name>VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>2359296</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4718593</Latency>
                        <AbsoluteTimeLatency>18.874 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                            <Name>VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_FFN.cpp:41</SourceLocation>
                        </VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>73</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>262</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_113_p2" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_119_p2" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln4311_fu_128_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln4311" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_134_p3" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_2_fu_176_p3" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_151_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_fu_157_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4719368</Best-caseLatency>
                    <Average-caseLatency>4719368</Average-caseLatency>
                    <Worst-caseLatency>4719368</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.877 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.877 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.877 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4719368</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:36</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>102</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>337</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_vec_U" SOURCE="kernel_FFN.cpp:36" STORAGESIZE="32 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_vec" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Swish</Name>
            <Loops>
                <VITIS_LOOP_52_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.755</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3119</Best-caseLatency>
                    <Average-caseLatency>3119</Average-caseLatency>
                    <Worst-caseLatency>3119</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.476 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.476 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.476 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3073</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_52_1>
                        <Name>VITIS_LOOP_52_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>3072</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>3117</Latency>
                        <AbsoluteTimeLatency>12.468 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_52_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_52_1>
                            <Name>VITIS_LOOP_52_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:52</SourceLocation>
                        </VITIS_LOOP_52_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1039</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2081</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_105_p2" SOURCE="kernel_FFN.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_111_p2" SOURCE="kernel_FFN.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U45" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="conv" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln55_fu_132_p2" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="1" ID="" IMPL="meddsp" LATENCY="8" LOOP="VITIS_LOOP_52_1" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_9_med_dsp_1_U46" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fpext" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U44" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="conv1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="0" ID="" IMPL="fabric" LATENCY="4" LOOP="VITIS_LOOP_52_1" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_no_dsp_1_U47" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="29" LOOP="VITIS_LOOP_52_1" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_30_no_dsp_1_U49" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="div" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="6" ID="" IMPL="meddsp" LATENCY="3" LOOP="VITIS_LOOP_52_1" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_med_dsp_1_U48" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fptrunc" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_1_no_dsp_1_U43" SOURCE="kernel_FFN.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="conv2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_Vec</Name>
            <Loops>
                <VITIS_LOOP_64_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.577</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3075</Best-caseLatency>
                    <Average-caseLatency>3075</Average-caseLatency>
                    <Worst-caseLatency>3075</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3073</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_64_1>
                        <Name>VITIS_LOOP_64_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>3072</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>3073</Latency>
                        <AbsoluteTimeLatency>12.292 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_64_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:64</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_64_1>
                            <Name>VITIS_LOOP_64_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:64</SourceLocation>
                        </VITIS_LOOP_64_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>49</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>60</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_73_p2" SOURCE="kernel_FFN.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_79_p2" SOURCE="kernel_FFN.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="1" ID="" IMPL="primitivedsp" LATENCY="0" LOOP="VITIS_LOOP_64_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_1_primitive_dsp_1_U58" SOURCE="kernel_FFN.cpp:66" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>push_tensor2d_bycol_4</Name>
            <Loops>
                <VITIS_LOOP_24_1_VITIS_LOOP_25_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359309</Best-caseLatency>
                    <Average-caseLatency>2359309</Average-caseLatency>
                    <Worst-caseLatency>2359309</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.437 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.437 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.437 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359297</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                        <Name>VITIS_LOOP_24_1_VITIS_LOOP_25_2</Name>
                        <Slack>2.92</Slack>
                        <TripCount>2359296</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2359307</Latency>
                        <AbsoluteTimeLatency>9.437 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:25</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                            <Name>VITIS_LOOP_24_1_VITIS_LOOP_25_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:24</SourceLocation>
                        </VITIS_LOOP_24_1_VITIS_LOOP_25_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>92</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>314</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_134_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln24_fu_140_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln25_fu_152_p2" SOURCE="kernel_FFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_fu_158_p3" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_166_p2" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln24_1_fu_172_p3" SOURCE="kernel_FFN.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln24_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_248_p2" SOURCE="kernel_FFN.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln27_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_1_VITIS_LOOP_25_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_216_p2" SOURCE="kernel_FFN.cpp:25" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln25" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_5_Pipeline_VITIS_LOOP_37_1</Name>
            <Loops>
                <VITIS_LOOP_37_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.564</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3074</Best-caseLatency>
                    <Average-caseLatency>3074</Average-caseLatency>
                    <Worst-caseLatency>3074</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.296 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.296 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.296 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3073</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_1>
                        <Name>VITIS_LOOP_37_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>3072</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>3072</Latency>
                        <AbsoluteTimeLatency>12.288 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_37_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_37_1>
                            <Name>VITIS_LOOP_37_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:37</SourceLocation>
                        </VITIS_LOOP_37_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_67_p2" SOURCE="kernel_FFN.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln37_fu_73_p2" SOURCE="kernel_FFN.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_5_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
            <Loops>
                <VITIS_LOOP_41_2_VITIS_LOOP_43_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4718595</Best-caseLatency>
                    <Average-caseLatency>4718595</Average-caseLatency>
                    <Worst-caseLatency>4718595</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.874 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.874 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.874 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4718594</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                        <Name>VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
                        <Slack>2.92</Slack>
                        <TripCount>2359296</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4718593</Latency>
                        <AbsoluteTimeLatency>18.874 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                            <Name>VITIS_LOOP_41_2_VITIS_LOOP_43_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>kernel_FFN.cpp:41</SourceLocation>
                        </VITIS_LOOP_41_2_VITIS_LOOP_43_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>78</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>222</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_113_p2" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln41_fu_119_p2" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln4311_fu_128_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln4311" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_fu_134_p3" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln41_1_fu_176_p3" SOURCE="kernel_FFN.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln41_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_151_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_41_2_VITIS_LOOP_43_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln43_1_fu_157_p2" SOURCE="kernel_FFN.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln43_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Multiply_VecMat_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4721672</Best-caseLatency>
                    <Average-caseLatency>4721672</Average-caseLatency>
                    <Worst-caseLatency>4721672</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.887 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.887 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.887 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4721672</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:36</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>111</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>300</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_vec_U" SOURCE="kernel_FFN.cpp:36" STORAGESIZE="32 3072 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_vec" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21242991</Best-caseLatency>
                    <Average-caseLatency>21242991</Average-caseLatency>
                    <Worst-caseLatency>21242991</Worst-caseLatency>
                    <Best-caseRealTimeLatency>84.972 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>84.972 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>84.972 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21242991</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:98~kernel_FFN.cpp:98</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2670</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5706</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>3</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="z2_Silu_strm_fifo_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="z2_Silu_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="z3_strm_fifo_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="z3_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="z2_strm_fifo_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="z2_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="z1_strm_fifo_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="z1_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="W_strm_fifo_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="W_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="x_strm_fifo_U" SOURCE="" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="fifo array" URAM="0" VARIABLE="x_strm" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pull_tensor1d</Name>
            <Loops>
                <VITIS_LOOP_18_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>782</Best-caseLatency>
                    <Average-caseLatency>782</Average-caseLatency>
                    <Worst-caseLatency>782</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.128 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>768</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1>
                        <Name>VITIS_LOOP_18_1</Name>
                        <Slack>2.92</Slack>
                        <TripCount>768</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>780</Latency>
                        <AbsoluteTimeLatency>3.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_18_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:18</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_18_1>
                            <Name>VITIS_LOOP_18_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>kernel_FFN.cpp:18</SourceLocation>
                        </VITIS_LOOP_18_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>40</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_131_p2" SOURCE="kernel_FFN.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln18_fu_137_p2" SOURCE="kernel_FFN.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln18" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FFN</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21242991</Best-caseLatency>
                    <Average-caseLatency>21242991</Average-caseLatency>
                    <Worst-caseLatency>21242991</Worst-caseLatency>
                    <Best-caseRealTimeLatency>84.972 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>84.972 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>84.972 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>21242992</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>21242992</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>kernel_FFN.cpp:96</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>7482</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>9</DSP>
                    <AVAIL_DSP>10848</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5937</FF>
                    <AVAIL_FF>5148416</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8353</LUT>
                    <AVAIL_LUT>2574208</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>3</URAM>
                    <AVAIL_URAM>1925</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="o_vec_c_U" SOURCE="kernel_FFN.cpp:96" STORAGESIZE="64 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="o_vec_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="res_strm_U" SOURCE="kernel_FFN.cpp:85" STORAGESIZE="32 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="res_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control_r" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_r_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="1" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>res_strm_U</Name>
            <ParentInst/>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="i_vec" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="i_vec_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="i_vec_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="o_vec" index="1" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="o_vec_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="o_vec_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W1_vec" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="W1_vec_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="W1_vec_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W2_vec" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="W2_vec_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="W2_vec_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="W3_vec" index="4" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="W3_vec_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="W3_vec_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="i_vec_1" access="W" description="Data signal of i_vec" range="32">
                    <fields>
                        <field offset="0" width="32" name="i_vec" access="W" description="Bit 31 to 0 of i_vec"/>
                    </fields>
                </register>
                <register offset="0x14" name="i_vec_2" access="W" description="Data signal of i_vec" range="32">
                    <fields>
                        <field offset="0" width="32" name="i_vec" access="W" description="Bit 63 to 32 of i_vec"/>
                    </fields>
                </register>
                <register offset="0x1c" name="o_vec_1" access="W" description="Data signal of o_vec" range="32">
                    <fields>
                        <field offset="0" width="32" name="o_vec" access="W" description="Bit 31 to 0 of o_vec"/>
                    </fields>
                </register>
                <register offset="0x20" name="o_vec_2" access="W" description="Data signal of o_vec" range="32">
                    <fields>
                        <field offset="0" width="32" name="o_vec" access="W" description="Bit 63 to 32 of o_vec"/>
                    </fields>
                </register>
                <register offset="0x28" name="W1_vec_1" access="W" description="Data signal of W1_vec" range="32">
                    <fields>
                        <field offset="0" width="32" name="W1_vec" access="W" description="Bit 31 to 0 of W1_vec"/>
                    </fields>
                </register>
                <register offset="0x2c" name="W1_vec_2" access="W" description="Data signal of W1_vec" range="32">
                    <fields>
                        <field offset="0" width="32" name="W1_vec" access="W" description="Bit 63 to 32 of W1_vec"/>
                    </fields>
                </register>
                <register offset="0x34" name="W2_vec_1" access="W" description="Data signal of W2_vec" range="32">
                    <fields>
                        <field offset="0" width="32" name="W2_vec" access="W" description="Bit 31 to 0 of W2_vec"/>
                    </fields>
                </register>
                <register offset="0x38" name="W2_vec_2" access="W" description="Data signal of W2_vec" range="32">
                    <fields>
                        <field offset="0" width="32" name="W2_vec" access="W" description="Bit 63 to 32 of W2_vec"/>
                    </fields>
                </register>
                <register offset="0x40" name="W3_vec_1" access="W" description="Data signal of W3_vec" range="32">
                    <fields>
                        <field offset="0" width="32" name="W3_vec" access="W" description="Bit 31 to 0 of W3_vec"/>
                    </fields>
                </register>
                <register offset="0x44" name="W3_vec_2" access="W" description="Data signal of W3_vec" range="32">
                    <fields>
                        <field offset="0" width="32" name="W3_vec" access="W" description="Bit 63 to 32 of W3_vec"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="i_vec"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="o_vec"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="W1_vec"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="W2_vec"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="W3_vec"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_control_r:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="i_vec"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="i_vec"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="o_vec"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="o_vec"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="W1_vec"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="W1_vec"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="W2_vec"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="W2_vec"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="W3_vec"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="W3_vec"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=1</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 4, , </column>
                    <column name="s_axi_control_r">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control_r">i_vec_1, 0x10, 32, W, Data signal of i_vec, </column>
                    <column name="s_axi_control_r">i_vec_2, 0x14, 32, W, Data signal of i_vec, </column>
                    <column name="s_axi_control_r">o_vec_1, 0x1c, 32, W, Data signal of o_vec, </column>
                    <column name="s_axi_control_r">o_vec_2, 0x20, 32, W, Data signal of o_vec, </column>
                    <column name="s_axi_control_r">W1_vec_1, 0x28, 32, W, Data signal of W1_vec, </column>
                    <column name="s_axi_control_r">W1_vec_2, 0x2c, 32, W, Data signal of W1_vec, </column>
                    <column name="s_axi_control_r">W2_vec_1, 0x34, 32, W, Data signal of W2_vec, </column>
                    <column name="s_axi_control_r">W2_vec_2, 0x38, 32, W, Data signal of W2_vec, </column>
                    <column name="s_axi_control_r">W3_vec_1, 0x40, 32, W, Data signal of W3_vec, </column>
                    <column name="s_axi_control_r">W3_vec_2, 0x44, 32, W, Data signal of W3_vec, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="i_vec">inout, float*</column>
                    <column name="o_vec">inout, float*</column>
                    <column name="W1_vec">inout, float*</column>
                    <column name="W2_vec">inout, float*</column>
                    <column name="W3_vec">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="i_vec">m_axi_gmem, interface, , channel=0</column>
                    <column name="i_vec">s_axi_control_r, register, offset, name=i_vec_1 offset=0x10 range=32</column>
                    <column name="i_vec">s_axi_control_r, register, offset, name=i_vec_2 offset=0x14 range=32</column>
                    <column name="o_vec">m_axi_gmem, interface, , channel=0</column>
                    <column name="o_vec">s_axi_control_r, register, offset, name=o_vec_1 offset=0x1c range=32</column>
                    <column name="o_vec">s_axi_control_r, register, offset, name=o_vec_2 offset=0x20 range=32</column>
                    <column name="W1_vec">m_axi_gmem, interface, , channel=0</column>
                    <column name="W1_vec">s_axi_control_r, register, offset, name=W1_vec_1 offset=0x28 range=32</column>
                    <column name="W1_vec">s_axi_control_r, register, offset, name=W1_vec_2 offset=0x2c range=32</column>
                    <column name="W2_vec">m_axi_gmem, interface, , channel=0</column>
                    <column name="W2_vec">s_axi_control_r, register, offset, name=W2_vec_1 offset=0x34 range=32</column>
                    <column name="W2_vec">s_axi_control_r, register, offset, name=W2_vec_2 offset=0x38 range=32</column>
                    <column name="W3_vec">m_axi_gmem, interface, , channel=0</column>
                    <column name="W3_vec">s_axi_control_r, register, offset, name=W3_vec_1 offset=0x40 range=32</column>
                    <column name="W3_vec">s_axi_control_r, register, offset, name=W3_vec_2 offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, 768, 32, VITIS_LOOP_12_1, kernel_FFN.cpp:12:22</column>
                    <column name="m_axi_gmem">write, 768, 32, VITIS_LOOP_18_1, kernel_FFN.cpp:18:22</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">tsor, kernel_FFN.cpp:14:7, read, Inferred, 768, VITIS_LOOP_12_1, kernel_FFN.cpp:12:22, , </column>
                    <column name="m_axi_gmem">tsor, kernel_FFN.cpp:20:10, read, Widen Fail, , VITIS_LOOP_12_1, kernel_FFN.cpp:12:22, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">tsor, kernel_FFN.cpp:20:10, write, Widen Fail, , VITIS_LOOP_18_1, kernel_FFN.cpp:18:22, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">tsor, kernel_FFN.cpp:20:10, write, Inferred, 768, VITIS_LOOP_18_1, kernel_FFN.cpp:18:22, , </column>
                    <column name="m_axi_gmem">tsor, kernel_FFN.cpp:27:7, read, Fail, , VITIS_LOOP_25_2, kernel_FFN.cpp:25:26, 214-230, Stride is incompatible</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="kernel_FFN.cpp:13" status="valid" parentFunction="push_tensor1d" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_FFN.cpp:19" status="valid" parentFunction="pull_tensor1d" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_FFN.cpp:26" status="valid" parentFunction="push_tensor2d_bycol" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_FFN.cpp:38" status="valid" parentFunction="multiply_vecmat" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_FFN.cpp:44" status="valid" parentFunction="multiply_vecmat" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_FFN.cpp:53" status="valid" parentFunction="swish" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="kernel_FFN.cpp:65" status="valid" parentFunction="multiply_vec" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="kernel_FFN.cpp:73" status="valid" parentFunction="ffn" variable="i_vec" isDirective="0" options="m_axi port=i_vec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_FFN.cpp:74" status="valid" parentFunction="ffn" variable="o_vec" isDirective="0" options="m_axi port=o_vec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_FFN.cpp:75" status="valid" parentFunction="ffn" variable="W1_vec" isDirective="0" options="m_axi port=W1_vec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_FFN.cpp:76" status="valid" parentFunction="ffn" variable="W2_vec" isDirective="0" options="m_axi port=W2_vec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_FFN.cpp:77" status="valid" parentFunction="ffn" variable="W3_vec" isDirective="0" options="m_axi port=W3_vec offset=slave bundle=gmem"/>
        <Pragma type="interface" location="kernel_FFN.cpp:78" status="valid" parentFunction="ffn" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="stream" location="kernel_FFN.cpp:88" status="valid" parentFunction="ffn" variable="x_strm" isDirective="0" options="variable=x_strm depth=64"/>
        <Pragma type="stream" location="kernel_FFN.cpp:89" status="valid" parentFunction="ffn" variable="W_strm" isDirective="0" options="variable=W_strm depth=64"/>
        <Pragma type="stream" location="kernel_FFN.cpp:90" status="valid" parentFunction="ffn" variable="z1_strm" isDirective="0" options="variable=z1_strm depth=64"/>
        <Pragma type="stream" location="kernel_FFN.cpp:91" status="valid" parentFunction="ffn" variable="z2_strm" isDirective="0" options="variable=z2_strm depth=64"/>
        <Pragma type="stream" location="kernel_FFN.cpp:92" status="valid" parentFunction="ffn" variable="z3_strm" isDirective="0" options="variable=z3_strm depth=64"/>
        <Pragma type="stream" location="kernel_FFN.cpp:93" status="valid" parentFunction="ffn" variable="res_strm" isDirective="0" options="variable=res_strm depth=64"/>
        <Pragma type="stream" location="kernel_FFN.cpp:94" status="valid" parentFunction="ffn" variable="z2_Silu_strm" isDirective="0" options="variable=z2_Silu_strm depth=64"/>
        <Pragma type="dataflow" location="kernel_FFN.cpp:96" status="valid" parentFunction="ffn" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

