

================================================================
== Vitis HLS Report for 'stencil_2d'
================================================================
* Date:           Wed Mar 29 23:43:15 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stencil2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.657 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3930|     3930|  19.650 us|  19.650 us|  3931|  3931|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                               |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136  |stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2  |     3923|     3923|  19.615 us|  19.615 us|  3923|  3923|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   27|     479|    976|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    106|    -|
|Register         |        -|    -|     297|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   27|     776|   1082|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136  |stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2  |        0|  27|  479|  976|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                          |                                                    |        0|  27|  479|  976|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  49|          9|    1|          9|
    |filter_address0  |  31|          6|    4|         24|
    |filter_address1  |  26|          5|    4|         20|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 106|         20|    9|         53|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                    | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                   |   8|   0|    8|          0|
    |filter_load_1_reg_185                                                       |  32|   0|   32|          0|
    |filter_load_2_reg_190                                                       |  32|   0|   32|          0|
    |filter_load_3_reg_205                                                       |  32|   0|   32|          0|
    |filter_load_4_reg_210                                                       |  32|   0|   32|          0|
    |filter_load_5_reg_225                                                       |  32|   0|   32|          0|
    |filter_load_6_reg_230                                                       |  32|   0|   32|          0|
    |filter_load_7_reg_245                                                       |  32|   0|   32|          0|
    |filter_load_8_reg_250                                                       |  32|   0|   32|          0|
    |filter_load_reg_170                                                         |  32|   0|   32|          0|
    |grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                       | 297|   0|  297|          0|
    +----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|    stencil_2d|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|    stencil_2d|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|    stencil_2d|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|    stencil_2d|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|    stencil_2d|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|    stencil_2d|  return value|
|ap_return        |  out|   32|  ap_ctrl_hs|    stencil_2d|  return value|
|orig_address0    |  out|   10|   ap_memory|          orig|         array|
|orig_ce0         |  out|    1|   ap_memory|          orig|         array|
|orig_q0          |   in|   32|   ap_memory|          orig|         array|
|orig_address1    |  out|   10|   ap_memory|          orig|         array|
|orig_ce1         |  out|    1|   ap_memory|          orig|         array|
|orig_q1          |   in|   32|   ap_memory|          orig|         array|
|sol_address0     |  out|   10|   ap_memory|           sol|         array|
|sol_ce0          |  out|    1|   ap_memory|           sol|         array|
|sol_we0          |  out|    1|   ap_memory|           sol|         array|
|sol_d0           |  out|   32|   ap_memory|           sol|         array|
|filter_address0  |  out|    4|   ap_memory|        filter|         array|
|filter_ce0       |  out|    1|   ap_memory|        filter|         array|
|filter_q0        |   in|   32|   ap_memory|        filter|         array|
|filter_address1  |  out|    4|   ap_memory|        filter|         array|
|filter_ce1       |  out|    1|   ap_memory|        filter|         array|
|filter_q1        |   in|   32|   ap_memory|        filter|         array|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add21_lcssa_lcssa_phi_loc = alloca i64 1"   --->   Operation 9 'alloca' 'add21_lcssa_lcssa_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%filter_addr = getelementptr i32 %filter, i64 0, i64 0" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 10 'getelementptr' 'filter_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.67ns)   --->   "%filter_load = load i4 %filter_addr" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 11 'load' 'filter_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 12 [1/2] (0.67ns)   --->   "%filter_load = load i4 %filter_addr" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 12 'load' 'filter_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%filter_addr_1 = getelementptr i32 %filter, i64 0, i64 1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 13 'getelementptr' 'filter_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.67ns)   --->   "%filter_load_1 = load i4 %filter_addr_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 14 'load' 'filter_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%filter_addr_2 = getelementptr i32 %filter, i64 0, i64 2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 15 'getelementptr' 'filter_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.67ns)   --->   "%filter_load_2 = load i4 %filter_addr_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 16 'load' 'filter_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 17 [1/2] (0.67ns)   --->   "%filter_load_1 = load i4 %filter_addr_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 17 'load' 'filter_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 18 [1/2] (0.67ns)   --->   "%filter_load_2 = load i4 %filter_addr_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 18 'load' 'filter_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%filter_addr_3 = getelementptr i32 %filter, i64 0, i64 3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 19 'getelementptr' 'filter_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (0.67ns)   --->   "%filter_load_3 = load i4 %filter_addr_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 20 'load' 'filter_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%filter_addr_4 = getelementptr i32 %filter, i64 0, i64 4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 21 'getelementptr' 'filter_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.67ns)   --->   "%filter_load_4 = load i4 %filter_addr_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 22 'load' 'filter_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 23 [1/2] (0.67ns)   --->   "%filter_load_3 = load i4 %filter_addr_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 23 'load' 'filter_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 24 [1/2] (0.67ns)   --->   "%filter_load_4 = load i4 %filter_addr_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 24 'load' 'filter_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%filter_addr_5 = getelementptr i32 %filter, i64 0, i64 5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 25 'getelementptr' 'filter_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (0.67ns)   --->   "%filter_load_5 = load i4 %filter_addr_5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 26 'load' 'filter_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%filter_addr_6 = getelementptr i32 %filter, i64 0, i64 6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 27 'getelementptr' 'filter_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (0.67ns)   --->   "%filter_load_6 = load i4 %filter_addr_6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 28 'load' 'filter_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 29 [1/2] (0.67ns)   --->   "%filter_load_5 = load i4 %filter_addr_5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 29 'load' 'filter_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 30 [1/2] (0.67ns)   --->   "%filter_load_6 = load i4 %filter_addr_6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 30 'load' 'filter_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%filter_addr_7 = getelementptr i32 %filter, i64 0, i64 7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 31 'getelementptr' 'filter_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.67ns)   --->   "%filter_load_7 = load i4 %filter_addr_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 32 'load' 'filter_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%filter_addr_8 = getelementptr i32 %filter, i64 0, i64 8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 33 'getelementptr' 'filter_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (0.67ns)   --->   "%filter_load_8 = load i4 %filter_addr_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 34 'load' 'filter_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 0.67>
ST_6 : Operation 35 [1/2] (0.67ns)   --->   "%filter_load_7 = load i4 %filter_addr_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 35 'load' 'filter_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 36 [1/2] (0.67ns)   --->   "%filter_load_8 = load i4 %filter_addr_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 36 'load' 'filter_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln17 = call void @stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2, i32 %orig, i32 %filter_load, i32 %filter_load_1, i32 %filter_load_2, i32 %filter_load_3, i32 %filter_load_4, i32 %filter_load_5, i32 %filter_load_6, i32 %filter_load_7, i32 %filter_load_8, i32 %sol, i32 %add21_lcssa_lcssa_phi_loc" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 37 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln17 = call void @stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2, i32 %orig, i32 %filter_load, i32 %filter_load_1, i32 %filter_load_2, i32 %filter_load_3, i32 %filter_load_4, i32 %filter_load_5, i32 %filter_load_6, i32 %filter_load_7, i32 %filter_load_8, i32 %sol, i32 %add21_lcssa_lcssa_phi_loc" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 38 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:3]   --->   Operation 40 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %orig"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sol"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%add21_lcssa_lcssa_phi_loc_load = load i32 %add21_lcssa_lcssa_phi_loc"   --->   Operation 47 'load' 'add21_lcssa_lcssa_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i32 %add21_lcssa_lcssa_phi_loc_load" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:26]   --->   Operation 48 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ orig]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add21_lcssa_lcssa_phi_loc      (alloca       ) [ 001111111]
filter_addr                    (getelementptr) [ 001000000]
filter_load                    (load         ) [ 000111110]
filter_addr_1                  (getelementptr) [ 000100000]
filter_addr_2                  (getelementptr) [ 000100000]
filter_load_1                  (load         ) [ 000011110]
filter_load_2                  (load         ) [ 000011110]
filter_addr_3                  (getelementptr) [ 000010000]
filter_addr_4                  (getelementptr) [ 000010000]
filter_load_3                  (load         ) [ 000001110]
filter_load_4                  (load         ) [ 000001110]
filter_addr_5                  (getelementptr) [ 000001000]
filter_addr_6                  (getelementptr) [ 000001000]
filter_load_5                  (load         ) [ 000000110]
filter_load_6                  (load         ) [ 000000110]
filter_addr_7                  (getelementptr) [ 000000100]
filter_addr_8                  (getelementptr) [ 000000100]
filter_load_7                  (load         ) [ 000000010]
filter_load_8                  (load         ) [ 000000010]
call_ln17                      (call         ) [ 000000000]
specbitsmap_ln0                (specbitsmap  ) [ 000000000]
spectopmodule_ln3              (spectopmodule) [ 000000000]
specinterface_ln0              (specinterface) [ 000000000]
specbitsmap_ln0                (specbitsmap  ) [ 000000000]
specinterface_ln0              (specinterface) [ 000000000]
specbitsmap_ln0                (specbitsmap  ) [ 000000000]
specinterface_ln0              (specinterface) [ 000000000]
specbitsmap_ln0                (specbitsmap  ) [ 000000000]
add21_lcssa_lcssa_phi_loc_load (load         ) [ 000000000]
ret_ln26                       (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="orig">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sol">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filter">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="add21_lcssa_lcssa_phi_loc_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add21_lcssa_lcssa_phi_loc/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="filter_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="69" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="32" slack="0"/>
<pin id="71" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filter_load/1 filter_load_1/2 filter_load_2/2 filter_load_3/3 filter_load_4/3 filter_load_5/4 filter_load_6/4 filter_load_7/5 filter_load_8/5 "/>
</bind>
</comp>

<comp id="60" class="1004" name="filter_addr_1_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_1/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="filter_addr_2_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="3" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_2/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="filter_addr_3_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_3/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="filter_addr_4_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="4" slack="0"/>
<pin id="95" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_4/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="filter_addr_5_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_5/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="filter_addr_6_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_6/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="filter_addr_7_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_7/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="filter_addr_8_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr_8/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="4"/>
<pin id="140" dir="0" index="3" bw="32" slack="3"/>
<pin id="141" dir="0" index="4" bw="32" slack="3"/>
<pin id="142" dir="0" index="5" bw="32" slack="2"/>
<pin id="143" dir="0" index="6" bw="32" slack="2"/>
<pin id="144" dir="0" index="7" bw="32" slack="1"/>
<pin id="145" dir="0" index="8" bw="32" slack="1"/>
<pin id="146" dir="0" index="9" bw="32" slack="0"/>
<pin id="147" dir="0" index="10" bw="32" slack="0"/>
<pin id="148" dir="0" index="11" bw="32" slack="0"/>
<pin id="149" dir="0" index="12" bw="32" slack="5"/>
<pin id="150" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add21_lcssa_lcssa_phi_loc_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="7"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add21_lcssa_lcssa_phi_loc_load/8 "/>
</bind>
</comp>

<comp id="159" class="1005" name="add21_lcssa_lcssa_phi_loc_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="5"/>
<pin id="161" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add21_lcssa_lcssa_phi_loc "/>
</bind>
</comp>

<comp id="165" class="1005" name="filter_addr_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr "/>
</bind>
</comp>

<comp id="170" class="1005" name="filter_load_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="4"/>
<pin id="172" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="filter_load "/>
</bind>
</comp>

<comp id="175" class="1005" name="filter_addr_1_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="1"/>
<pin id="177" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="filter_addr_2_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="filter_load_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="3"/>
<pin id="187" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="filter_load_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="filter_load_2_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="3"/>
<pin id="192" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="filter_load_2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="filter_addr_3_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="1"/>
<pin id="197" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_3 "/>
</bind>
</comp>

<comp id="200" class="1005" name="filter_addr_4_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="1"/>
<pin id="202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_4 "/>
</bind>
</comp>

<comp id="205" class="1005" name="filter_load_3_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2"/>
<pin id="207" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="filter_load_3 "/>
</bind>
</comp>

<comp id="210" class="1005" name="filter_load_4_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="filter_load_4 "/>
</bind>
</comp>

<comp id="215" class="1005" name="filter_addr_5_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_5 "/>
</bind>
</comp>

<comp id="220" class="1005" name="filter_addr_6_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="1"/>
<pin id="222" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_6 "/>
</bind>
</comp>

<comp id="225" class="1005" name="filter_load_5_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_load_5 "/>
</bind>
</comp>

<comp id="230" class="1005" name="filter_load_6_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_load_6 "/>
</bind>
</comp>

<comp id="235" class="1005" name="filter_addr_7_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_7 "/>
</bind>
</comp>

<comp id="240" class="1005" name="filter_addr_8_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="1"/>
<pin id="242" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filter_addr_8 "/>
</bind>
</comp>

<comp id="245" class="1005" name="filter_load_7_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_load_7 "/>
</bind>
</comp>

<comp id="250" class="1005" name="filter_load_8_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_load_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="59"><net_src comp="46" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="81"><net_src comp="73" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="90"><net_src comp="82" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="99"><net_src comp="91" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="108"><net_src comp="100" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="117"><net_src comp="109" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="126"><net_src comp="118" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="22" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="135"><net_src comp="127" pin="3"/><net_sink comp="54" pin=2"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="153"><net_src comp="54" pin="3"/><net_sink comp="136" pin=9"/></net>

<net id="154"><net_src comp="54" pin="7"/><net_sink comp="136" pin=10"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="136" pin=11"/></net>

<net id="162"><net_src comp="42" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="136" pin=12"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="46" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="173"><net_src comp="54" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="178"><net_src comp="60" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="183"><net_src comp="73" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="188"><net_src comp="54" pin="7"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="136" pin=3"/></net>

<net id="193"><net_src comp="54" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="136" pin=4"/></net>

<net id="198"><net_src comp="82" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="203"><net_src comp="91" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="208"><net_src comp="54" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="136" pin=5"/></net>

<net id="213"><net_src comp="54" pin="7"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="136" pin=6"/></net>

<net id="218"><net_src comp="100" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="223"><net_src comp="109" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="228"><net_src comp="54" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="136" pin=7"/></net>

<net id="233"><net_src comp="54" pin="7"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="136" pin=8"/></net>

<net id="238"><net_src comp="118" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="243"><net_src comp="127" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="248"><net_src comp="54" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="136" pin=9"/></net>

<net id="253"><net_src comp="54" pin="7"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="136" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sol | {6 7 }
 - Input state : 
	Port: stencil_2d : orig | {6 7 }
	Port: stencil_2d : filter | {1 2 3 4 5 6 }
  - Chain level:
	State 1
		filter_load : 1
	State 2
		filter_load_1 : 1
		filter_load_2 : 1
	State 3
		filter_load_3 : 1
		filter_load_4 : 1
	State 4
		filter_load_5 : 1
		filter_load_6 : 1
	State 5
		filter_load_7 : 1
		filter_load_8 : 1
	State 6
		call_ln17 : 1
	State 7
	State 8
		ret_ln26 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136 |    27   | 1.47533 |   893   |   893   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                               |    27   | 1.47533 |   893   |   893   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|add21_lcssa_lcssa_phi_loc_reg_159|   32   |
|      filter_addr_1_reg_175      |    4   |
|      filter_addr_2_reg_180      |    4   |
|      filter_addr_3_reg_195      |    4   |
|      filter_addr_4_reg_200      |    4   |
|      filter_addr_5_reg_215      |    4   |
|      filter_addr_6_reg_220      |    4   |
|      filter_addr_7_reg_235      |    4   |
|      filter_addr_8_reg_240      |    4   |
|       filter_addr_reg_165       |    4   |
|      filter_load_1_reg_185      |   32   |
|      filter_load_2_reg_190      |   32   |
|      filter_load_3_reg_205      |   32   |
|      filter_load_4_reg_210      |   32   |
|      filter_load_5_reg_225      |   32   |
|      filter_load_6_reg_230      |   32   |
|      filter_load_7_reg_245      |   32   |
|      filter_load_8_reg_250      |   32   |
|       filter_load_reg_170       |   32   |
+---------------------------------+--------+
|              Total              |   356  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                        grp_access_fu_54                       |  p0  |  10  |   4  |   40   ||    54   |
|                        grp_access_fu_54                       |  p2  |   8  |   0  |    0   ||    43   |
| grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136 |  p9  |   2  |  32  |   64   ||    9    |
| grp_stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2_fu_136 |  p10 |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   168  || 2.32933 ||   115   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   27   |    1   |   893  |   893  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   115  |
|  Register |    -   |    -   |   356  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   27   |    3   |  1249  |  1008  |
+-----------+--------+--------+--------+--------+
