git clone --depth 1 --no-tags https://github.com/mauriya0202/BFloat16.git f:/verilog_sva_gh_scraper/data/full_repos/620299744
git clone --depth 1 --no-tags https://github.com/gabogh123/ggonzalez_rsalas_lpmorales_tdd_1_2023.git f:/verilog_sva_gh_scraper/data/full_repos/611819922
git clone --depth 1 --no-tags https://github.com/milanlazic97/Communication-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/617749497
git clone --depth 1 --no-tags https://github.com/gmejiamtz/spaceinvaders.git f:/verilog_sva_gh_scraper/data/full_repos/607909845
git clone --depth 1 --no-tags https://github.com/aedancullen/vlsi-cordic.git f:/verilog_sva_gh_scraper/data/full_repos/605323803
git clone --depth 1 --no-tags https://github.com/amankv22/aes.git f:/verilog_sva_gh_scraper/data/full_repos/606527031
git clone --depth 1 --no-tags https://github.com/mohamedElbouazzati/CV32E40P-Diwall.git f:/verilog_sva_gh_scraper/data/full_repos/607225388
git clone --depth 1 --no-tags https://github.com/erwanregy/Neural-Network-on-an-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/603501805
git clone --depth 1 --no-tags https://github.com/mmzeynalli/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/621543089
git clone --depth 1 --no-tags https://github.com/pt10160/EE271-digital-circuit-and-system.git f:/verilog_sva_gh_scraper/data/full_repos/620658621
git clone --depth 1 --no-tags https://github.com/seabeam/yuu_int.git f:/verilog_sva_gh_scraper/data/full_repos/625509255
git clone --depth 1 --no-tags https://github.com/satiwari26/OTTER.git f:/verilog_sva_gh_scraper/data/full_repos/609444256
git clone --depth 1 --no-tags https://github.com/fpgasystems/loadbalancer.git f:/verilog_sva_gh_scraper/data/full_repos/618606674
git clone --depth 1 --no-tags https://github.com/Gharbaoui/single-cycle-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/602147647
git clone --depth 1 --no-tags https://github.com/nikaemami/Latches-and-Flip-Flops.git f:/verilog_sva_gh_scraper/data/full_repos/599931660
git clone --depth 1 --no-tags https://github.com/kirolossedra/Pipelined-MIPS-UVM-Based-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/606472646
git clone --depth 1 --no-tags https://github.com/XiangYuZhou0204/APB-I2C-brige-Verication.git f:/verilog_sva_gh_scraper/data/full_repos/618339017
git clone --depth 1 --no-tags https://github.com/gblecke/Basys_3_Snake_Game.git f:/verilog_sva_gh_scraper/data/full_repos/624587259
git clone --depth 1 --no-tags https://github.com/ourspalois/PinAIpple.git f:/verilog_sva_gh_scraper/data/full_repos/619852484
git clone --depth 1 --no-tags https://github.com/deepakmk7835/uvm_projects.git f:/verilog_sva_gh_scraper/data/full_repos/608027071
git clone --depth 1 --no-tags https://github.com/panszm/AGH_MTM_UEC2.git f:/verilog_sva_gh_scraper/data/full_repos/608784980
git clone --depth 1 --no-tags https://github.com/MuhammadHuzaifa-stu/UART.git f:/verilog_sva_gh_scraper/data/full_repos/610412741
git clone --depth 1 --no-tags https://github.com/vishwajeet-sinh/Verification-of-Vending-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/609671723
git clone --depth 1 --no-tags https://github.com/Nischalm1996/NJP_lab1_632.git f:/verilog_sva_gh_scraper/data/full_repos/601806098
git clone --depth 1 --no-tags https://github.com/alexnullrefex/ECE385_coursework.git f:/verilog_sva_gh_scraper/data/full_repos/602785926
git clone --depth 1 --no-tags https://github.com/LeeRaeIk/hyundai_portfolio.git f:/verilog_sva_gh_scraper/data/full_repos/602903677
git clone --depth 1 --no-tags https://github.com/Diegs18/525_lab4.git f:/verilog_sva_gh_scraper/data/full_repos/624881054
git clone --depth 1 --no-tags https://github.com/Jabiwockeez/Projects-Done.git f:/verilog_sva_gh_scraper/data/full_repos/626863234
git clone --depth 1 --no-tags https://github.com/Risc-V-ers/yo.git f:/verilog_sva_gh_scraper/data/full_repos/627138067
git clone --depth 1 --no-tags https://github.com/nikhil123123/Verification-of-64-16_Synchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/628382474
git clone --depth 1 --no-tags https://github.com/srilven/svfinal_risc.git f:/verilog_sva_gh_scraper/data/full_repos/617099915
git clone --depth 1 --no-tags https://github.com/sleepy-h/parametric_de_serial.git f:/verilog_sva_gh_scraper/data/full_repos/619174603
git clone --depth 1 --no-tags https://github.com/sangwookim98/ece385_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/618278827
git clone --depth 1 --no-tags https://github.com/ZiChengHuang915/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/617020554
git clone --depth 1 --no-tags https://github.com/WanShuan/Digital-IC-Design_Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/617004422
git clone --depth 1 --no-tags https://github.com/ZayaV/DigitalDesignSchool.git f:/verilog_sva_gh_scraper/data/full_repos/621445354
git clone --depth 1 --no-tags https://github.com/Fearse/Pipeline-processor-core.git f:/verilog_sva_gh_scraper/data/full_repos/621497057
git clone --depth 1 --no-tags https://github.com/arkeks/SPI_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/621713031
git clone --depth 1 --no-tags https://github.com/delias2798/earce_computer_architecture_1_2023_grupal.git f:/verilog_sva_gh_scraper/data/full_repos/625382920
git clone --depth 1 --no-tags https://github.com/OozoraCielo/Extending-a-32-bit-CPU-Instruction-Set.git f:/verilog_sva_gh_scraper/data/full_repos/626693325
git clone --depth 1 --no-tags https://github.com/Mopplikus/LAP_hls_benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/623882330
git clone --depth 1 --no-tags https://github.com/tuna5309/Verification-of-d-flip-flop-with-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/623894068
git clone --depth 1 --no-tags https://github.com/BrendanJamesLynskey/RTL_dividers.git f:/verilog_sva_gh_scraper/data/full_repos/623866270
git clone --depth 1 --no-tags https://github.com/2AA4-W23/Island_Generator.git f:/verilog_sva_gh_scraper/data/full_repos/623736594
git clone --depth 1 --no-tags https://github.com/kankshikomre/32_ALU_Preprocessor-with-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/622501705
git clone --depth 1 --no-tags https://github.com/MarkHoreni/SOC-Class-Project.git f:/verilog_sva_gh_scraper/data/full_repos/614949049
git clone --depth 1 --no-tags https://github.com/lleones/OAC-LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/617163398
git clone --depth 1 --no-tags https://github.com/malikshanaah1999/WIFI_Malik.git f:/verilog_sva_gh_scraper/data/full_repos/615464851
git clone --depth 1 --no-tags https://github.com/milanlazic97/UART-communication-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/616267121
git clone --depth 1 --no-tags https://github.com/MahmoudHanno/FIFO-verification.git f:/verilog_sva_gh_scraper/data/full_repos/617869589
git clone --depth 1 --no-tags https://github.com/robotmir/UVM-apb-completer.git f:/verilog_sva_gh_scraper/data/full_repos/618064544
git clone --depth 1 --no-tags https://github.com/jc123488/icc_2021.git f:/verilog_sva_gh_scraper/data/full_repos/618697090
git clone --depth 1 --no-tags https://github.com/balajikollapdx/SV_prj_10.git f:/verilog_sva_gh_scraper/data/full_repos/618709386
git clone --depth 1 --no-tags https://github.com/GaryChen886/2023icc.git f:/verilog_sva_gh_scraper/data/full_repos/620659720
git clone --depth 1 --no-tags https://github.com/Kenta11/micro-alpha.git f:/verilog_sva_gh_scraper/data/full_repos/615642774
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/UVM_Project_1.git f:/verilog_sva_gh_scraper/data/full_repos/615661236
git clone --depth 1 --no-tags https://github.com/Perumaltuty/UVM_PROJECT_1.git f:/verilog_sva_gh_scraper/data/full_repos/615618731
git clone --depth 1 --no-tags https://github.com/edziem2/slc3.git f:/verilog_sva_gh_scraper/data/full_repos/606887366
git clone --depth 1 --no-tags https://github.com/ibrahimhamada/Pipelined-ARM-Processor-using-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/604338860
git clone --depth 1 --no-tags https://github.com/baristanunal/CS223_MicroProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/609004172
git clone --depth 1 --no-tags https://github.com/zxc6562138/UVM-EXAMPLE.git f:/verilog_sva_gh_scraper/data/full_repos/609144192
git clone --depth 1 --no-tags https://github.com/GAlexakis/IC-TicTacToe.git f:/verilog_sva_gh_scraper/data/full_repos/613770143
git clone --depth 1 --no-tags https://github.com/Monirul305/Design-and-Verification-of-a-RISC--V-Multicycle-Processor-and-a-Memory-Controller-with-Wishbone-Inte.git f:/verilog_sva_gh_scraper/data/full_repos/614319810
git clone --depth 1 --no-tags https://github.com/Perumaltuty/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/604252040
git clone --depth 1 --no-tags https://github.com/VictorAmb112/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604274039
git clone --depth 1 --no-tags https://github.com/SimonDar/TFE4171-Design_of_Digital_Systems_2.git f:/verilog_sva_gh_scraper/data/full_repos/604197376
git clone --depth 1 --no-tags https://github.com/wprobst1/Lab1.git f:/verilog_sva_gh_scraper/data/full_repos/603206929
git clone --depth 1 --no-tags https://github.com/MihaiComanoiu/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604017789
git clone --depth 1 --no-tags https://github.com/thanavignesh/System_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/605189075
git clone --depth 1 --no-tags https://github.com/RaduTns/TSC_2022-2023.git f:/verilog_sva_gh_scraper/data/full_repos/604559348
git clone --depth 1 --no-tags https://github.com/abhijeet8prem/ece-571-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/607360665
git clone --depth 1 --no-tags https://github.com/dg2300/PULSEDETEC_OVMTB.git f:/verilog_sva_gh_scraper/data/full_repos/605915863
git clone --depth 1 --no-tags https://github.com/Yashovardhan15/full_adder_rtl_design.git f:/verilog_sva_gh_scraper/data/full_repos/606377426
git clone --depth 1 --no-tags https://github.com/kankshikomre/Scripting-and-Automation.git f:/verilog_sva_gh_scraper/data/full_repos/606417983
git clone --depth 1 --no-tags https://github.com/oga-engineering/codma_fyp.git f:/verilog_sva_gh_scraper/data/full_repos/607659036
git clone --depth 1 --no-tags https://github.com/vaibhavturaga/ECE270.git f:/verilog_sva_gh_scraper/data/full_repos/612650050
git clone --depth 1 --no-tags https://github.com/sajjadahmed677/riscv-soc.git f:/verilog_sva_gh_scraper/data/full_repos/610747589
git clone --depth 1 --no-tags https://github.com/Reammaer/uvm_config_db.git f:/verilog_sva_gh_scraper/data/full_repos/610485448
git clone --depth 1 --no-tags https://github.com/gullahmed1/CV32E40P-Wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/611617930
git clone --depth 1 --no-tags https://github.com/gorkemnisanci96/G100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/602757324
git clone --depth 1 --no-tags https://github.com/RaviduHM99/RoXXon-RISCV-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/610600564
git clone --depth 1 --no-tags https://github.com/tiliosys/Vermicel-CPU-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/628315920
git clone --depth 1 --no-tags https://github.com/Jlparedes2211/Ibex_led_example.git f:/verilog_sva_gh_scraper/data/full_repos/616560842
git clone --depth 1 --no-tags https://github.com/guzhirong/Axi_Can_Lite.git f:/verilog_sva_gh_scraper/data/full_repos/611523407
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/lab2.git f:/verilog_sva_gh_scraper/data/full_repos/611046553
git clone --depth 1 --no-tags https://github.com/Krishnachaitanya-422/Router-1x3-uvm-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/614631046
git clone --depth 1 --no-tags https://github.com/MuhammadMajiid/LFSR.git f:/verilog_sva_gh_scraper/data/full_repos/617211236
git clone --depth 1 --no-tags https://github.com/1999xyf/axi_stream_insert_header.git f:/verilog_sva_gh_scraper/data/full_repos/628174843
git clone --depth 1 --no-tags https://github.com/PonakLiu/my_cva6.git f:/verilog_sva_gh_scraper/data/full_repos/627770832
git clone --depth 1 --no-tags https://github.com/nguyen-noah-uet/HeThongVxlProjs.git f:/verilog_sva_gh_scraper/data/full_repos/628557075
git clone --depth 1 --no-tags https://github.com/Krishnachaitanya-422/AHB-APB-Bridge-UVM-Verification-project.git f:/verilog_sva_gh_scraper/data/full_repos/626712488
git clone --depth 1 --no-tags https://github.com/Krupski37/Prosta-jednostka-ALU-z-wykorzystaniem-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/622239574
git clone --depth 1 --no-tags https://github.com/u310720/2022-Spring-NCU-VLSI-Testing.git f:/verilog_sva_gh_scraper/data/full_repos/625546958
git clone --depth 1 --no-tags https://github.com/GiorgosPelekidis/comp-arch-2023.git f:/verilog_sva_gh_scraper/data/full_repos/612952421
git clone --depth 1 --no-tags https://github.com/Suriya2882002/UVM_PROJECT1.git f:/verilog_sva_gh_scraper/data/full_repos/615690170
git clone --depth 1 --no-tags https://github.com/Carlos12001/bin_converter.git f:/verilog_sva_gh_scraper/data/full_repos/615422268
git clone --depth 1 --no-tags https://github.com/Jorge-Padilla/DM_Padilla_Gutierrez_RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/615495212
git clone --depth 1 --no-tags https://github.com/idane2309/CSE-469.git f:/verilog_sva_gh_scraper/data/full_repos/615868346
git clone --depth 1 --no-tags https://github.com/ewertonsantos/alu_m.git f:/verilog_sva_gh_scraper/data/full_repos/615359460
git clone --depth 1 --no-tags https://github.com/luna09666/risc_v-system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/620149593
