Source Block: hdl/library/common/up_gt.v@338:348@HdlIdDef

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_rx_rst_done_s;
  wire            up_rx_pll_locked_s;
  wire            up_tx_rst_done_s;
  wire            up_tx_pll_locked_s;
  wire            rx_sysref_s;
  wire            tx_sysref_s;

Diff Content:
- 343   wire            up_rx_rst_done_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_gt.v@339:349
  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_rx_rst_done_s;
  wire            up_rx_pll_locked_s;
  wire            up_tx_rst_done_s;
  wire            up_tx_pll_locked_s;
  wire            rx_sysref_s;
  wire            tx_sysref_s;


Clone Blocks 2:
hdl/library/common/up_gt.v@340:350

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_rx_rst_done_s;
  wire            up_rx_pll_locked_s;
  wire            up_tx_rst_done_s;
  wire            up_tx_pll_locked_s;
  wire            rx_sysref_s;
  wire            tx_sysref_s;

  // decode block select

Clone Blocks 3:
hdl/library/common/up_gt.v@341:351
  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_rx_rst_done_s;
  wire            up_rx_pll_locked_s;
  wire            up_tx_rst_done_s;
  wire            up_tx_pll_locked_s;
  wire            rx_sysref_s;
  wire            tx_sysref_s;

  // decode block select


Clone Blocks 4:
hdl/library/common/up_gt.v@337:347
  reg             up_drp_ready_int = 'd0;

  // internal signals

  wire            up_wreq_s;
  wire            up_rreq_s;
  wire            up_rx_rst_done_s;
  wire            up_rx_pll_locked_s;
  wire            up_tx_rst_done_s;
  wire            up_tx_pll_locked_s;
  wire            rx_sysref_s;

Clone Blocks 5:
hdl/library/common/up_gt.v@342:352
  wire            up_rreq_s;
  wire            up_rx_rst_done_s;
  wire            up_rx_pll_locked_s;
  wire            up_tx_rst_done_s;
  wire            up_tx_pll_locked_s;
  wire            rx_sysref_s;
  wire            tx_sysref_s;

  // decode block select

  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;

