timestamp 1736611400
version 8.3
tech sky130B
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use FULL_ADDER FULL_ADDER_3 1 0 9991 0 1 1114
use FULL_ADDER FULL_ADDER_2 1 0 6700 0 1 1114
use FULL_ADDER FULL_ADDER_1 1 0 3409 0 1 1114
use FULL_ADDER FULL_ADDER_0 1 0 118 0 1 1114
port "VSS" 22 5518 -274 5656 -162 m5
port "VDD" 23 5486 2482 5624 2594 m4
port "S0" 16 13008 44 13080 114 m2
port "S1" 17 9714 48 9792 128 m2
port "S2" 18 6422 48 6500 128 m2
port "S3" 19 3132 48 3210 128 m2
port "B0" 11 9896 2568 9966 2628 m2
port "B1" 12 6606 2552 6676 2612 m2
port "B2" 13 3312 2554 3382 2614 m2
port "B3" 14 26 2574 96 2634 m2
port "A3" 2 -158 2574 -88 2634 m2
port "C" 15 13108 966 13180 1036 m1
port "Cout" 21 -152 -100 -14 12 m2
port "A2" 8 3138 2554 3208 2614 m2
port "A1" 9 6426 2552 6496 2612 m2
port "A0" 10 9718 2568 9788 2628 m2
node "VSS" 0 6234.14 5518 -274 m5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 20036632 19466 0 0
node "VDD" 5 4403.28 5486 2482 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1618176 25540 0 0 0 0
node "S0" 0 108.638 13008 44 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22200 622 0 0 0 0 0 0 0 0
node "S1" 0 53.5587 9714 48 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6240 316 0 0 0 0 0 0 0 0
node "S2" 0 53.5587 6422 48 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6240 316 0 0 0 0 0 0 0 0
node "S3" 0 53.5587 3132 48 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6240 316 0 0 0 0 0 0 0 0
node "m2_n174_1500#" 0 64.0791 -174 1500 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10920 436 0 0 0 0 0 0 0 0
node "B0" 0 35.228 9896 2568 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4200 260 0 0 0 0 0 0 0 0
node "B1" 0 34.3322 6606 2552 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4200 260 0 0 0 0 0 0 0 0
node "B2" 0 33.4998 3312 2554 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4200 260 0 0 0 0 0 0 0 0
node "B3" 0 32.814 26 2574 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4200 260 0 0 0 0 0 0 0 0
node "A3" 0 32.7092 -158 2574 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4200 260 0 0 0 0 0 0 0 0
node "C" 0 113.383 13108 966 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_12934_954#" 0 40.5618 12934 954 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4312 274 0 0 0 0 0 0 0 0 0 0
node "m1_9695_953#" 0 130.446 9695 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_6404_953#" 0 130.029 6404 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "m1_3113_953#" 0 130.911 3113 953 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18473 588 0 0 0 0 0 0 0 0 0 0
node "Cout" 1 695.466 -152 -100 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 31768 722 222740 2778 0 0 0 0 0 0 0 0
node "A2" 5 1084.66 3138 2554 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 305547 7334 8455 368 0 0 0 0 0 0 0 0
node "A1" 11 849.486 6426 2552 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 607694 14380 18216 566 0 0 0 0 0 0 0 0
node "A0" 16 3046.74 9718 2568 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 895104 21180 13104 470 0 0 0 0 0 0 0 0
node "w_9708_2491#" 1503 39.312 9708 2491 nw 0 0 0 0 13104 470 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_6413_2450#" 1766 54.648 6413 2450 nw 0 0 0 0 18216 566 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "w_6413_2450#" "B1" 0.0821391
cap "A3" "B3" 20.5789
cap "C" "S0" 3.48524
cap "VDD" "A1" 153.216
cap "m1_3113_953#" "S3" 1.19851
cap "VSS" "m1_6404_953#" 34.6217
cap "C" "m1_12934_954#" 1082.4
cap "A0" "VSS" 144.686
cap "B3" "A1" 0.922067
cap "B1" "m1_6404_953#" 0.00105741
cap "A0" "B1" 0.868342
cap "S1" "VSS" 16.734
cap "VSS" "A1" 100.301
cap "A1" "B1" 25.5233
cap "VDD" "m1_3113_953#" 0.625045
cap "S2" "m1_6404_953#" 1.19851
cap "B2" "A2" 25.5227
cap "A0" "w_9708_2491#" 8.44553
cap "A0" "m1_9695_953#" 4.41602
cap "VSS" "S3" 16.4879
cap "VSS" "m1_3113_953#" 29.8691
cap "S1" "m1_9695_953#" 1.19851
cap "VDD" "B3" 2.72128
cap "A0" "B0" 24.7527
cap "A0" "B2" 0.869115
cap "VDD" "VSS" 3260.53
cap "B2" "A1" 0.917059
cap "VDD" "B1" 8.09742
cap "A0" "A2" 1.13383
cap "A3" "A2" 1.39049
cap "VSS" "B1" 6.89224
cap "m2_n174_1500#" "A2" 0.915291
cap "w_9708_2491#" "VDD" 0.551572
cap "A1" "A2" 1961.51
cap "VDD" "m1_9695_953#" 0.621202
cap "w_6413_2450#" "m1_6404_953#" 0.355142
cap "B2" "m1_3113_953#" 0.00408599
cap "w_6413_2450#" "A0" 0.201213
cap "VSS" "S2" 22.5299
cap "w_6413_2450#" "A1" 11.7402
cap "m1_9695_953#" "VSS" 26.7595
cap "VDD" "B0" 5.96417
cap "A0" "A3" 0.876665
cap "VDD" "B2" 7.82955
cap "A3" "Cout" 0.309814
cap "A1" "m1_6404_953#" 4.7594
cap "A0" "m2_n174_1500#" 0.166321
cap "m1_3113_953#" "A2" 4.19827
cap "Cout" "m2_n174_1500#" 7.9433
cap "A0" "A1" 3920.33
cap "A3" "m2_n174_1500#" 2.5955
cap "A3" "A1" 0.922067
cap "A1" "m2_n174_1500#" 0.291286
cap "B0" "VSS" 1.13917
cap "B2" "VSS" 7.0529
cap "w_9708_2491#" "m1_9695_953#" 0.204449
cap "VDD" "A2" 98.8281
cap "B3" "A2" 1.39049
cap "w_6413_2450#" "VDD" 0.912162
cap "VSS" "A2" 23.4669
cap "w_9708_2491#" "B0" 0.0783349
cap "B0" "m1_9695_953#" 0.00149574
cap "VDD" "m1_6404_953#" 0.618188
cap "A0" "VDD" 192.299
cap "VDD" "A3" 0.569488
cap "A0" "B3" 0.876665
cap "B3" "Cout" 0.0331603
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/VSS" -6.59005
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/A" 426.42
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/B" -0.541654
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/XOR2_1/B" 0.0377256
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/NAND2_2/A" 0.0149705
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/COUT" 128.151
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/NAND2_0/a_994_146#" 0.255567
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/XOR2_1/A" 0.236308
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/NAND2_2/B" -1.83929
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/A" -9.65675
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/B" -0.0244258
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/NAND2_2/B" 18.0413
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/COUT" 97.0476
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/B" 16.0414
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/A" -20.9473
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/NAND2_2/B" -0.211572
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/B" 5.84191
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/XOR2_1/A" 0.493811
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/A" 1.24813
cap "FULL_ADDER_0/COUT" "FULL_ADDER_1/COUT" 0.23083
cap "FULL_ADDER_1/NAND2_0/pmos_p2-w321-L015-f3_0/a_n225_n107#" "FULL_ADDER_0/NAND2_2/B" 0.559813
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/NAND2_0/nmos_2shared_W200-L015-F1_0/a_n33_n200#" 0.720553
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_1/A" -0.896355
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/NAND2_2/A" 2.98531
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/COUT" 1.57374
cap "FULL_ADDER_0/OUT" "FULL_ADDER_0/NAND2_2/A" -0.0623506
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/B" 0.328538
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/NAND2_2/A" -0.095476
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/NAND2_0/pmos_p2-w321-L015-f3_0/a_n225_n107#" 0.286386
cap "FULL_ADDER_0/COUT" "FULL_ADDER_1/B" 0.123141
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/A" 0.0478418
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_0/OUT" -0.41351
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/NAND2_2/A" 0.288513
cap "FULL_ADDER_1/A" "FULL_ADDER_1/COUT" 0.0769542
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/NAND2_2/B" -1.02646
cap "FULL_ADDER_1/NAND2_0/pmos_p2-w321-L015-f3_0/a_n225_n107#" "FULL_ADDER_0/COUT" 0.136789
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/B" 0.691996
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/NAND2_2/B" 7.98059
cap "FULL_ADDER_1/A" "FULL_ADDER_0/NAND2_2/A" 7.44252
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/COUT" 0.576017
cap "FULL_ADDER_0/NAND2_2/a_994_146#" "FULL_ADDER_0/NAND2_2/A" -0.3032
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/B" 0.000144001
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/A" 18.326
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/VDD" 0.654909
cap "FULL_ADDER_1/B" "FULL_ADDER_1/COUT" 0.000850173
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/OUT" -0.0145888
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/COUT" -0.0415981
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_0/NAND2_2/a_994_146#" -1.35882
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/A" 0.754768
cap "FULL_ADDER_1/B" "FULL_ADDER_0/NAND2_2/A" 4.91671
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/XOR2_1/A" -0.0370108
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_0/NAND2_2/A" -0.878253
cap "FULL_ADDER_1/NAND2_0/pmos_p2-w321-L015-f3_0/a_n225_n107#" "FULL_ADDER_0/NAND2_2/A" 0.0841287
cap "FULL_ADDER_0/COUT" "FULL_ADDER_1/A" 0.0728837
cap "FULL_ADDER_1/NAND2_0/nmos_2shared_W200-L015-F1_0/a_n33_n200#" "FULL_ADDER_0/NAND2_2/A" 0.191596
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/COUT" 1.41938
cap "FULL_ADDER_1/A" "FULL_ADDER_1/B" -2.55329
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/NAND2_2/B" 18.3091
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/XOR2_1/a_99_341#" 3.88659
cap "FULL_ADDER_1/B" "FULL_ADDER_0/NAND2_2/B" 19.343
cap "FULL_ADDER_1/A" "FULL_ADDER_0/NAND2_2/a_994_146#" 3.95403
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/VDD" 40.4996
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/NAND2_2/Y" 26.4056
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/A" 0.000985527
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/VDD" 43.0325
cap "FULL_ADDER_1/B" "FULL_ADDER_1/VSS" 10.8946
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/NAND2_2/B" 8.20497
cap "FULL_ADDER_1/A" "FULL_ADDER_0/NAND2_1/a_994_146#" 0.486609
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/A" 223.717
cap "FULL_ADDER_1/A" "FULL_ADDER_0/NAND2_2/Y" 15.8715
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/COUT" 1.12414
cap "FULL_ADDER_0/NAND2_2/a_994_146#" "FULL_ADDER_1/VSS" 1.85999
cap "FULL_ADDER_1/A" "FULL_ADDER_1/COUT" 3.80455
cap "FULL_ADDER_0/OUT" "FULL_ADDER_0/NAND2_2/B" -0.278896
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/B" 10.6785
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_0/NAND2_2/B" -0.715781
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/NAND2_2/B" 2.53825
cap "FULL_ADDER_1/A" "FULL_ADDER_1/NAND2_2/B" -0.352245
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/COUT" 0.297801
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/NAND2_2/B" 1.75142
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/VSS" 40.2622
cap "FULL_ADDER_1/A" "FULL_ADDER_1/VDD" -1.76905
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/VSS" 28.1011
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/VSS" 1.15177
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/NAND2_2/B" 18.9278
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_1/VSS" 0.620129
cap "FULL_ADDER_0/OUT" "FULL_ADDER_0/NAND2_2/A" -0.0537769
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/COUT" 0.467613
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/VSS" 14.6687
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/NAND2_2/B" 0.639866
cap "FULL_ADDER_1/B" "FULL_ADDER_0/NAND2_2/a_994_146#" 3.30182
cap "FULL_ADDER_1/A" "FULL_ADDER_0/NAND2_2/B" 13.5244
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/A" 0.282215
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/VDD" 2.1952
cap "FULL_ADDER_1/A" "FULL_ADDER_1/VSS" 3.02971
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/B" 7.5754
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/NAND2_0/a_994_146#" 0.477754
cap "FULL_ADDER_1/B" "FULL_ADDER_0/NAND2_2/Y" 31.6364
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/NAND2_0/a_994_146#" 0.330465
cap "FULL_ADDER_1/B" "FULL_ADDER_1/COUT" 3.63639
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/VSS" 2.99469
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/XOR2_1/A" 0.0311593
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/A" 7.42682
cap "FULL_ADDER_1/B" "FULL_ADDER_1/NAND2_2/B" -0.56814
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/NAND2_2/a_994_146#" 0.893798
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/COUT" 2.09663
cap "FULL_ADDER_1/B" "FULL_ADDER_1/VDD" 17.4857
cap "FULL_ADDER_0/OUT" "FULL_ADDER_0/NAND2_2/Y" -1.3372
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/COUT" 66.2911
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/VSS" 2.2791
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/NAND2_2/Y" 8.32027
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/XOR2_1/B" 0.0247817
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/NAND2_2/B" 5.66722
cap "FULL_ADDER_2/B" "FULL_ADDER_1/NAND2_2/A" 0.0551243
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/A" 0.0478418
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/COUT" -1.35658
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/NAND2_2/A" 0.0252181
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/NAND2_2/A" -0.182367
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/NAND2_2/B" 10.935
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/NAND2_2/A" 0.343632
cap "FULL_ADDER_1/VDD" "FULL_ADDER_2/COUT" 1.42006
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/OUT" 0.20504
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/VDD" 0.160316
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/B" 0.000144001
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_1/A" -0.536107
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/NAND2_2/B" 2.50272
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_0/OUT" 7.35931
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_1/COUT" 0.0485622
cap "FULL_ADDER_0/NAND2_2/a_994_146#" "FULL_ADDER_1/NAND2_2/B" 0.881553
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/A" 0.0639182
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/B" 0.0349972
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_0/OUT" 0.0482773
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/NAND2_2/A" 1.05065
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/NAND2_2/B" -4.88368
cap "FULL_ADDER_1/VSS" "FULL_ADDER_2/A" 0.190374
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/COUT" 2.54743
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/A" -0.0271018
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/A" -0.00394682
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_1/A" 0.0385333
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/B" 0.0181125
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/A" 0.0769542
cap "FULL_ADDER_1/B" "FULL_ADDER_1/COUT" -0.0831482
cap "FULL_ADDER_1/A" "FULL_ADDER_0/OUT" 0.092746
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/COUT" 3.61396
cap "FULL_ADDER_0/NAND2_2/A" "FULL_ADDER_1/COUT" 0.0485257
cap "FULL_ADDER_1/B" "FULL_ADDER_0/OUT" 0.0710163
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/B" 0.000850173
cap "FULL_ADDER_1/VDD" "FULL_ADDER_2/A" 0.599936
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/VDD" 0.393645
cap "FULL_ADDER_1/VSS" "FULL_ADDER_2/COUT" 0.352173
cap "FULL_ADDER_0/NAND2_2/B" "FULL_ADDER_1/COUT" 0.124484
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/OUT" 1.31761
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/A" 0.366956
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_2/A" 0.219138
cap "FULL_ADDER_0/NAND2_2/Y" "FULL_ADDER_1/NAND2_2/B" 11.4156
cap "FULL_ADDER_0/NAND2_2/a_994_146#" "FULL_ADDER_1/COUT" 0.0798535
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_1/A" -0.0725255
cap "FULL_ADDER_1/VDD" "FULL_ADDER_2/B" 0.0833486
cap "FULL_ADDER_2/COUT" "FULL_ADDER_0/OUT" 0.0794581
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/VDD" 0.539752
cap "FULL_ADDER_1/B" "FULL_ADDER_1/NAND2_2/B" -0.0947401
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/NAND2_0/a_994_146#" 0.477754
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_1/OUT" -0.116128
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/B" 10.5357
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_2/B" 12.5205
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/OUT" 22.734
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/XOR2_1/a_129_367#" 0.562071
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/COUT" 62.8725
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_1/a_994_146#" 0.486609
cap "FULL_ADDER_2/VDD" "FULL_ADDER_1/OUT" 33.7069
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/B" 2.52436
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_2/A" 14.4267
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/XOR2_1/a_99_341#" 6.86322
cap "FULL_ADDER_2/A" "FULL_ADDER_2/VSS" 3.89742
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/B" 3.23323
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/XOR2_1/A" 4.00068
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/A" 0.454399
cap "FULL_ADDER_2/NAND2_0/Y" "FULL_ADDER_1/NAND2_2/B" 1.22812
cap "FULL_ADDER_2/XOR2_1/B" "FULL_ADDER_1/OUT" 0.0247817
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_1/NAND2_2/B" -1.74224
cap "FULL_ADDER_2/NAND2_0/Y" "FULL_ADDER_1/NAND2_2/Y" 12.8157
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_2/NAND2_0/a_994_146#" 0.191596
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_2/VSS" 0.980729
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/XOR2_1/a_n51_367#" 6.32824
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/NAND2_2/B" 4.41379
cap "FULL_ADDER_2/VDD" "FULL_ADDER_1/NAND2_2/A" 1.93466
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/NAND2_2/Y" 10.5468
cap "FULL_ADDER_1/NAND2_2/a_994_146#" "FULL_ADDER_1/NAND2_2/B" -1.35882
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/VSS" 7.72176
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/A" 0.282215
cap "FULL_ADDER_2/NAND2_0/Y" "FULL_ADDER_1/OUT" 4.82444
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_1/OUT" -0.692406
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_1/OUT" -1.3372
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_2/B" 5.45651
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/B" 3.20977
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/NAND2_2/a_994_146#" 1.04538
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_1/OUT" 0.0311593
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/OUT" 73.4628
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/B" 8.64096
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/B" 31.0832
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/Y" 13.2268
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/XOR2_1/a_129_987#" 4.19326
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/A" 3.46821
cap "FULL_ADDER_1/NAND2_2/a_994_146#" "FULL_ADDER_2/A" 3.95403
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/XOR2_1/a_705_367#" 1.68621
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_1/NAND2_2/B" -0.878253
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_2/NAND2_0/Y" 0.104562
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/NAND2_0/a_994_146#" 0.720553
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_1/NAND2_2/Y" -0.111659
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_2/NAND2_0/a_994_146#" 0.330465
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/VSS" 8.70759
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_2/VSS" 21.792
cap "FULL_ADDER_2/A" "FULL_ADDER_1/OUT" 223.318
cap "FULL_ADDER_2/VDD" "FULL_ADDER_1/NAND2_2/B" 15.5805
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/NAND2_0/Y" 9.14903
cap "FULL_ADDER_2/VDD" "FULL_ADDER_1/NAND2_2/Y" 17.1584
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/NAND2_2/A" 4.15804
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/VSS" 12.0041
cap "FULL_ADDER_1/NAND2_2/a_994_146#" "FULL_ADDER_1/NAND2_2/A" -0.3032
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_2/B" -0.66288
cap "FULL_ADDER_3/w_n292_625#" "FULL_ADDER_1/NAND2_2/A" 2.22042
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/B" 8.3949
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/XOR2_1/A" 0.0485622
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_1/NAND2_2/A" 0.963064
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/NAND2_2/A" 1.89292
cap "FULL_ADDER_1/NAND2_2/a_994_146#" "FULL_ADDER_2/NAND2_2/B" 0.881553
cap "FULL_ADDER_1/NAND2_2/a_994_146#" "FULL_ADDER_2/VSS" 1.85999
cap "FULL_ADDER_2/COUT" "FULL_ADDER_3/w_n292_625#" -1.35625
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_2/B" 19.274
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/B" 4.41319
cap "FULL_ADDER_1/NAND2_1/nmos_2shared_W200-L015-F1_0/a_n63_n226#" "FULL_ADDER_2/B" 0.000985527
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_3/w_n292_625#" 3.50758
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/VSS" 5.59902
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/NAND2_2/B" 3.58583
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/VSS" 2.13529
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/OUT" 1.31761
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/NAND2_2/Y" 2.54743
cap "FULL_ADDER_2/A" "FULL_ADDER_2/B" -2.55329
cap "FULL_ADDER_2/A" "FULL_ADDER_1/NAND2_2/A" 0.223537
cap "FULL_ADDER_3/w_n292_625#" "FULL_ADDER_2/NAND2_2/A" 0.00246591
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/NAND2_2/A" -0.0225673
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/A" -0.00394682
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/A" 0.767266
cap "FULL_ADDER_2/B" "FULL_ADDER_1/NAND2_1/pmos_p2-w321-L015-f3_0/a_33_n138#" 0.00275493
cap "FULL_ADDER_1/NAND2_2/A" "FULL_ADDER_2/B" 10.0836
cap "FULL_ADDER_1/NAND2_2/a_994_146#" "FULL_ADDER_2/B" 3.30182
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/B" 1.02633
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/NAND2_2/A" 0.0485257
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/w_n292_625#" 0.0026868
cap "FULL_ADDER_1/NAND2_2/B" "FULL_ADDER_2/B" 14.6492
cap "FULL_ADDER_1/NAND2_2/a_994_146#" "FULL_ADDER_2/COUT" 0.0798535
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_2/VSS" -0.390282
cap "FULL_ADDER_2/CIN" "FULL_ADDER_3/w_n292_625#" 0.000304667
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/w_n292_625#" -5.54136
cap "FULL_ADDER_2/CIN" "FULL_ADDER_2/VSS" -0.0829906
cap "FULL_ADDER_2/VSS" "FULL_ADDER_3/w_n292_625#" 6.14107
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/NAND2_2/B" 0.124484
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_1/OUT" 0.0482773
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_2/VSS" 11.5539
cap "FULL_ADDER_2/CIN" "FULL_ADDER_1/OUT" 0.0794581
cap "FULL_ADDER_3/w_n292_625#" "FULL_ADDER_1/OUT" 6.99777
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_3/w_n292_625#" 9.90303
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_2/NAND2_2/B" 17.0458
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_1/OUT" 8.20209
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_2/VSS" 6.2067
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/OUT" 11.4717
cap "FULL_ADDER_3/w_n292_625#" "FULL_ADDER_2/A" -1.70166
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_2/A" -0.42477
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/A" 0.162947
cap "FULL_ADDER_1/NAND2_1/nmos_2shared_W200-L015-F1_0/a_33_n226#" "FULL_ADDER_2/B" 0.000985527
cap "FULL_ADDER_1/NAND2_2/Y" "FULL_ADDER_2/A" 2.78148
cap "FULL_ADDER_2/A" "FULL_ADDER_1/OUT" 0.491695
cap "FULL_ADDER_3/w_n292_625#" "FULL_ADDER_2/B" 9.08991
cap "FULL_ADDER_2/COUT" "FULL_ADDER_3/NAND2_0/Y" 12.8157
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/XOR2_0/VDD" 1.74316
cap "FULL_ADDER_3/NAND2_0/a_994_146#" "FULL_ADDER_2/COUT" 0.330465
cap "FULL_ADDER_2/NAND2_2/A" "FULL_ADDER_3/XOR2_0/VDD" 2.98285
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/A" 0.0769542
cap "FULL_ADDER_2/COUT" "FULL_ADDER_3/B" 12.5205
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_2/OUT" -0.692406
cap "FULL_ADDER_2/NAND2_2/A" "FULL_ADDER_3/A" 8.21219
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/COUT" 2.4822
cap "FULL_ADDER_2/NAND2_2/A" "FULL_ADDER_2/COUT" -0.111659
cap "FULL_ADDER_2/NAND2_2/a_994_146#" "FULL_ADDER_2/NAND2_2/A" -0.3032
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/XOR2_0/VDD" 0.0358465
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/A" 0.0478418
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/VDD" -2.75952
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/XOR2_0/VDD" 15.5805
cap "FULL_ADDER_2/OUT" "FULL_ADDER_2/COUT" -1.3372
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/A" 21.3965
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/B" 3.20977
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/VSS" 1.8802
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_2/COUT" -1.74224
cap "FULL_ADDER_2/NAND2_2/A" "FULL_ADDER_3/VSS" 0.820929
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_2/NAND2_2/a_994_146#" -1.35882
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_3/A" 9.18769
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/VSS" -0.145825
cap "FULL_ADDER_2/NAND2_2/A" "FULL_ADDER_3/NAND2_0/Y" 0.104562
cap "FULL_ADDER_2/COUT" "FULL_ADDER_3/XOR2_0/VDD" 17.1584
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/B" 0.000850173
cap "FULL_ADDER_3/NAND2_0/a_994_146#" "FULL_ADDER_2/NAND2_2/A" 0.191596
cap "FULL_ADDER_2/NAND2_2/A" "FULL_ADDER_3/B" 5.51163
cap "FULL_ADDER_2/COUT" "FULL_ADDER_3/A" 7.9965
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/VSS" -1.25572
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/NAND2_2/A" 0.0129273
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/VSS" 8.70136
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/B" 0.000144001
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/XOR2_1/A" 1.42109e-14
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/NAND2_0/Y" 1.22812
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_3/VSS" 19.457
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/NAND2_0/a_994_146#" 0.720553
cap "FULL_ADDER_2/OUT" "FULL_ADDER_2/NAND2_2/A" -0.116128
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/B" 10.5357
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/A" 1.34094
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_3/COUT" 0.0256494
cap "FULL_ADDER_2/COUT" "FULL_ADDER_3/VSS" 21.7884
cap "FULL_ADDER_2/NAND2_2/B" "FULL_ADDER_2/NAND2_2/A" -0.878253
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_3/NAND2_0/Y" 9.14903
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_3/B" 8.72431
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/NAND2_2/B" 13.0265
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/A" 0.282215
cap "FULL_ADDER_3/B" "FULL_ADDER_2/OUT" 7.64641
cap "FULL_ADDER_2/NAND2_1/a_994_146#" "FULL_ADDER_3/A" 0.486609
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/NAND2_2/Y" 2.54743
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/A" 3.67595
cap "FULL_ADDER_3/A" "FULL_ADDER_2/NAND2_2/Y" 8.01177
cap "FULL_ADDER_3/VDD" "FULL_ADDER_2/NAND2_2/A" 2.22042
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/NAND2_2/A" 1.89292
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/OUT" 63.4227
cap "FULL_ADDER_3/NAND2_2/B" "FULL_ADDER_2/NAND2_2/A" 0.963064
cap "FULL_ADDER_3/B" "FULL_ADDER_2/NAND2_2/A" 10.0836
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/A" 223.81
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_1/A" 0.0311593
cap "FULL_ADDER_3/VDD" "FULL_ADDER_2/NAND2_2/B" 3.50758
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/NAND2_2/B" 2.13529
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_1/B" 0.0247817
cap "FULL_ADDER_2/NAND2_2/a_994_146#" "FULL_ADDER_3/VSS" 1.85999
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/NAND2_2/A" 0.0485257
cap "FULL_ADDER_3/NAND2_2/B" "FULL_ADDER_2/NAND2_2/B" 3.58583
cap "FULL_ADDER_2/NAND2_2/a_994_146#" "FULL_ADDER_3/NAND2_2/B" 0.881553
cap "FULL_ADDER_3/B" "FULL_ADDER_2/NAND2_2/B" 14.6492
cap "FULL_ADDER_3/B" "FULL_ADDER_2/NAND2_2/a_994_146#" 3.30182
cap "FULL_ADDER_3/A" "FULL_ADDER_2/NAND2_2/A" 6.65716
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/VSS" -4.00818
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/NAND2_2/B" -5.54136
cap "FULL_ADDER_3/NAND2_0/a_994_146#" "FULL_ADDER_2/OUT" 0.477754
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/NAND2_2/B" 11.5539
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/NAND2_2/B" 0.124484
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/NAND2_2/a_994_146#" 0.0798535
cap "FULL_ADDER_3/B" "FULL_ADDER_3/VDD" 9.08991
cap "FULL_ADDER_3/B" "FULL_ADDER_3/VSS" 8.3949
cap "FULL_ADDER_3/B" "FULL_ADDER_3/NAND2_2/B" -0.66288
cap "FULL_ADDER_3/A" "FULL_ADDER_2/NAND2_2/B" 10.454
cap "FULL_ADDER_2/NAND2_2/a_994_146#" "FULL_ADDER_3/A" 3.95403
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/B" 0.000985527
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/VDD" 10.3706
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/VSS" -14.7853
cap "FULL_ADDER_3/VDD" "FULL_ADDER_2/NAND2_2/Y" 9.90303
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/XOR2_1/a_99_341#" 1.55729
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/NAND2_2/Y" 6.2067
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/NAND2_2/B" 0.00172666
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/A" -9.83502
cap "FULL_ADDER_3/NAND2_2/B" "FULL_ADDER_2/NAND2_2/Y" 17.0458
cap "FULL_ADDER_3/B" "FULL_ADDER_3/COUT" 3.55423
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/A" 2.9098
cap "FULL_ADDER_3/B" "FULL_ADDER_2/NAND2_2/Y" 19.274
cap "FULL_ADDER_3/VDD" "FULL_ADDER_2/OUT" 43.4011
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/VSS" 41.2573
cap "FULL_ADDER_3/A" "FULL_ADDER_3/NAND2_2/B" -0.42477
cap "FULL_ADDER_3/B" "FULL_ADDER_3/A" -2.55329
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/NAND2_2/A" 5.52289e-05
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/VDD" 0.063074
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_1/A" 0.0482773
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/VDD" 0.0489364
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/CIN" 0.0794581
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/A" -0.00639589
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/XOR2_1/A" 0.0485622
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/CIN" -0.652042
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/VDD" -0.45124
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/VSS" -0.00384789
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/OUT" 1.22282
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_1/A" -0.224344
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/CIN" 0.481569
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/CIN" -10.3339
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/OUT" 0.351397
cap "FULL_ADDER_3/XOR2_1/a_99_341#" "FULL_ADDER_3/CIN" -7.21031
cap "FULL_ADDER_3/XOR2_1/a_705_367#" "FULL_ADDER_3/CIN" -1.64098
cap "FULL_ADDER_3/OUT" "FULL_ADDER_3/NAND2_2/Y" 0.764479
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/OUT" 52.2071
cap "FULL_ADDER_3/XOR2_1/A" "FULL_ADDER_3/CIN" -1.6602
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/VSS" -4.51971e-06
cap "FULL_ADDER_3/NAND2_2/Y" "FULL_ADDER_3/XOR2_1/VSS" -0.0102395
cap "FULL_ADDER_3/XOR2_1/a_129_987#" "FULL_ADDER_3/CIN" -3.06058
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/XOR2_1/VSS" -11.6357
cap "FULL_ADDER_3/OUT" "FULL_ADDER_3/XOR2_1/VSS" 7.34239
cap "FULL_ADDER_0/XOR2_1/A" "A2" 0.634677
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "A0" 3.21562
cap "A1" "FULL_ADDER_0/XOR2_0/a_705_367#" 0.00419779
cap "FULL_ADDER_0/XOR2_0/a_129_987#" "A0" 0.106864
cap "FULL_ADDER_0/XOR2_1/A" "A0" 0.250152
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/VSS" 1.41263
cap "A2" "FULL_ADDER_0/XOR2_0/a_705_367#" 0.0122848
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/A" 8.19616
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "FULL_ADDER_0/VSS" -0.0161603
cap "FULL_ADDER_0/A" "FULL_ADDER_0/VSS" -2.88823
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "FULL_ADDER_0/VDD" 0.0480021
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/VSS" 5.68434e-14
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/VDD" 0.0184652
cap "FULL_ADDER_0/B" "FULL_ADDER_0/VDD" -4.19084
cap "FULL_ADDER_0/B" "FULL_ADDER_0/VSS" -1.13877
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/A" 17.0267
cap "FULL_ADDER_0/B" "FULL_ADDER_0/A" 13.297
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/B" 3.66984
cap "FULL_ADDER_0/XOR2_0/a_129_367#" "FULL_ADDER_0/VSS" -0.0027075
cap "FULL_ADDER_0/XOR2_0/a_129_367#" "FULL_ADDER_0/VDD" 0.00929092
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/XOR2_0/a_n51_367#" 0.0401122
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "FULL_ADDER_0/VSS" -0.0150947
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "FULL_ADDER_0/A" 8.47445
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/XOR2_0/a_n51_367#" -2.66454e-15
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/XOR2_0/a_129_987#" 0.0117752
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/XOR2_0/a_129_987#" -0.00839406
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_0/VSS" -0.0127701
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_0/VDD" 0.0157115
cap "FULL_ADDER_0/COUT" "FULL_ADDER_0/XOR2_1/A" 1.33227e-15
cap "FULL_ADDER_0/VSS" "FULL_ADDER_0/XOR2_0/a_705_367#" -0.000494919
cap "FULL_ADDER_0/VDD" "FULL_ADDER_0/XOR2_0/a_705_367#" 0.00599431
cap "A1" "FULL_ADDER_0/VSS" 0.0300644
cap "A1" "FULL_ADDER_0/VDD" 0.0672819
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "A1" 2.73017
cap "A1" "FULL_ADDER_0/A" 0.364464
cap "FULL_ADDER_0/B" "A1" 4.26416
cap "A2" "FULL_ADDER_0/VSS" 0.778243
cap "A2" "FULL_ADDER_0/VDD" 0.0715848
cap "A2" "FULL_ADDER_0/A" 1.85657
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "A2" 3.36273
cap "FULL_ADDER_0/B" "A2" 7.99961
cap "FULL_ADDER_0/XOR2_0/a_129_367#" "A1" 0.0153067
cap "A1" "FULL_ADDER_0/XOR2_0/a_n51_367#" 4.14933
cap "FULL_ADDER_0/XOR2_0/a_129_367#" "A2" 0.0447947
cap "FULL_ADDER_0/VDD" "A0" 0.0616041
cap "FULL_ADDER_0/A" "A0" 0.295208
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "A0" 2.09916
cap "A1" "FULL_ADDER_0/XOR2_0/a_129_987#" 0.116713
cap "FULL_ADDER_0/B" "A0" 3.24994
cap "A2" "FULL_ADDER_0/XOR2_0/a_n51_367#" 5.05684
cap "FULL_ADDER_0/XOR2_1/A" "A1" 0.444839
cap "A2" "FULL_ADDER_0/XOR2_0/a_129_987#" 0.124178
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.021097
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/B" 1.36319
cap "A1" "FULL_ADDER_0/XOR2_1/A" 4.37196
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/B" 0.645883
cap "FULL_ADDER_1/XOR2_0/Y" "FULL_ADDER_0/XOR2_1/A" 0.00530902
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.000163412
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "FULL_ADDER_0/XOR2_1/A" -0.0259727
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_99_341#" 2.65862
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.0824513
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_1/A" 0.50879
cap "FULL_ADDER_0/A" "FULL_ADDER_0/XOR2_1/A" 4.3969
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.0152518
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.151426
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/A" 5.07601
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_705_367#" 0.0479777
cap "A0" "FULL_ADDER_0/XOR2_1/A" 3.18036
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/XOR2_0/a_n51_367#" 1.87957
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/COUT" 0.00146932
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.075631
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/A" 0.143506
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.0907628
cap "FULL_ADDER_1/A" "FULL_ADDER_0/OUT" 3.5126
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/XOR2_1/A" 6.1536
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/XOR2_1/a_129_987#" 0.880362
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/XOR2_0/a_129_987#" 0.00862395
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_0/OUT" 0.0163382
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.502175
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.815385
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/B" -0.00743805
cap "A1" "FULL_ADDER_0/XOR2_0/a_705_367#" 0.0020989
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_0/a_99_341#" 1.76116
cap "FULL_ADDER_1/A" "FULL_ADDER_1/VSS" 4.94231
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/A" 0.3895
cap "FULL_ADDER_1/A" "FULL_ADDER_0/A" 1.68586
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/XOR2_1/a_n51_367#" 8.22512
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.366425
cap "FULL_ADDER_0/XOR2_0/a_705_367#" "FULL_ADDER_1/VSS" -0.0017543
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.668644
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_0/XOR2_1/a_n51_367#" 0.00973803
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.317215
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/XOR2_1/a_99_341#" -0.343576
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_0/OUT" 0.000893842
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_129_987#" 0.796615
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_0/a_129_987#" 0.0248355
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/A" 4.445
cap "A1" "FULL_ADDER_0/XOR2_1/a_n51_367#" 4.14933
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/XOR2_0/a_705_367#" 0.00471695
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "FULL_ADDER_1/XOR2_0/Y" 0.000339236
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_0/XOR2_1/a_99_341#" 0.000197673
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/XOR2_1/A" 5.76016e-05
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "FULL_ADDER_1/VSS" -0.516492
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_0/XOR2_1/a_705_367#" 0.156585
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "A0" 3.21562
cap "A1" "FULL_ADDER_0/XOR2_1/a_99_341#" 1.90172
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/OUT" -0.371265
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_0/XOR2_1/a_129_367#" 0.135242
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/XOR2_0/Y" 0.0022916
cap "A1" "FULL_ADDER_1/COUT" 0.535749
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/VSS" -0.197925
cap "A1" "FULL_ADDER_0/XOR2_1/a_705_367#" 0.0020989
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_0/OUT" 0.574546
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/XOR2_1/a_n51_367#" 0.826563
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/XOR2_1/A" 0.0560962
cap "A1" "FULL_ADDER_0/XOR2_1/a_129_367#" 0.0153067
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/VSS" 4.50325
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/XOR2_0/Y" 0.0293635
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "A0" 1.47247
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/XOR2_0/Y" 0.00100133
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/VSS" 0.135666
cap "A1" "FULL_ADDER_0/OUT" 0.733137
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_1/VSS" 0.46151
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/VSS" 0.229811
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/A" 12.201
cap "FULL_ADDER_1/COUT" "A0" 0.234906
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "FULL_ADDER_1/B" 0.888912
cap "FULL_ADDER_1/XOR2_0/Y" "FULL_ADDER_0/OUT" 0.694147
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_0/XOR2_1/A" 0.00862264
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/OUT" 1.42589
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/XOR2_1/a_99_341#" 1.04423
cap "A1" "FULL_ADDER_0/XOR2_0/a_99_341#" 1.47296
cap "A1" "FULL_ADDER_1/VSS" 0.0305582
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/COUT" 22.4942
cap "A1" "FULL_ADDER_0/A" 1.39921
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/Y" 0.223528
cap "FULL_ADDER_0/OUT" "A0" 0.355769
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/XOR2_1/a_705_367#" 0.00328566
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_0/a_99_341#" -0.00875998
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/B" 0.300274
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/XOR2_1/a_129_367#" 0.00867834
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/A" -0.0161142
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "A0" 1.15596
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/OUT" -0.929963
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/B" 0.0634426
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "FULL_ADDER_0/XOR2_1/A" -0.0609477
cap "A1" "FULL_ADDER_0/XOR2_1/a_129_987#" 0.0933707
cap "FULL_ADDER_0/A" "A0" 1.13956
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "FULL_ADDER_1/XOR2_0/a_129_987#" 0.00170651
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/B" 0.108927
cap "A1" "FULL_ADDER_1/XOR2_0/VDD" 0.0727743
cap "A1" "FULL_ADDER_0/XOR2_0/a_129_987#" 0.0233427
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/XOR2_0/Y" 0.133722
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_0/a_705_367#" 0.00614238
cap "FULL_ADDER_1/B" "FULL_ADDER_0/OUT" 5.70387
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/VSS" -0.392655
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/XOR2_0/a_99_341#" 0.137045
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_0/a_129_987#" -5.98535e-05
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/VSS" 7.69951
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/A" 0.098657
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_0/XOR2_1/A" -0.238651
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/XOR2_1/a_99_341#" 0.0033359
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "A0" 0.0854915
cap "FULL_ADDER_0/XOR2_0/a_129_987#" "A0" 0.0213729
cap "FULL_ADDER_1/XOR2_0/VDD" "A0" 0.0666331
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/B" 2.79467
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/XOR2_1/A" 9.495
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.110323
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/XOR2_1/a_129_987#" -1.7097
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_0/XOR2_1/A" 0.0215165
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_0/XOR2_0/a_129_987#" 0.00379585
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_n51_367#" 5.66818
cap "FULL_ADDER_0/OUT" "FULL_ADDER_0/XOR2_1/A" -0.0242096
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.132668
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/OUT" 2.06849
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "A0" 0.0392975
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_129_987#" 62.5222
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/XOR2_1/a_99_341#" 92.4316
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_1/B" -1.76654
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_0/OUT" 13.3072
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_1/a_705_367#" 4.31057
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_99_341#" 61.1392
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_1/VSS" 2.49689
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_0/OUT" 1.1006
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_0/a_99_341#" 0.00112347
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/B" 0.205585
cap "FULL_ADDER_1/VDD" "A0" 0.0854915
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/XOR2_1/a_705_367#" 3.21745
cap "FULL_ADDER_0/XOR2_1/A" "A0" 0.00148977
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/VDD" 50.4048
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/B" 46.6594
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_1/COUT" 4.21801
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/B" 5.21207
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_705_367#" 8.4651
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_1/XOR2_0/a_129_367#" -0.0685535
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "A0" 0.0427457
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_0/XOR2_1/a_n51_367#" 0.0785166
cap "FULL_ADDER_1/A" "FULL_ADDER_1/XOR2_0/a_129_367#" -0.0786181
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "A1" 0.0597298
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/B" 8.91683
cap "A1" "FULL_ADDER_1/COUT" 1.8661
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "A0" 1.78266
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_1/VSS" 0.350559
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_0/OUT" 2.8574
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/B" 67.0891
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/XOR2_1/A" 2.95848
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_1/a_n51_367#" 0.402775
cap "FULL_ADDER_1/A" "FULL_ADDER_1/VSS" 94.856
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_1/COUT" 11.6098
cap "A1" "FULL_ADDER_1/XOR2_1/A" 0.0246238
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/a_705_367#" 1.24286
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "A1" 0.0719067
cap "FULL_ADDER_1/A" "FULL_ADDER_1/XOR2_0/a_n51_367#" 1.73202
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/XOR2_1/a_n51_367#" 3.52029
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_1/COUT" 0.0683688
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_0/OUT" 4.12143
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_1/B" -0.0540714
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/a_n51_367#" 22.6808
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/XOR2_1/A" 0.0421292
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_1/VDD" 2.36797
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/VDD" 19.573
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/OUT" 62.1547
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/XOR2_1/a_129_987#" 27.2282
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/B" 15.5251
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/XOR2_1/A" 0.000742667
cap "A1" "FULL_ADDER_1/VDD" 0.0933707
cap "FULL_ADDER_0/XOR2_1/A" "A1" 0.00239047
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/COUT" -0.886628
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_1/A" 4.23713
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/XOR2_1/a_99_341#" 18.5964
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.00939007
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/XOR2_1/A" 0.10752
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/COUT" -1.78786
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "A0" 2.83699
cap "A1" "FULL_ADDER_0/XOR2_1/a_129_987#" 0.0466854
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_1/B" -6.60796
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/OUT" 21.8675
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_1/VDD" 1.3503
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/XOR2_0/a_99_341#" 2.12706
cap "FULL_ADDER_1/A" "A0" 0.0700948
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/XOR2_1/A" 5.8188
cap "FULL_ADDER_1/A" "FULL_ADDER_0/OUT" 185.969
cap "A1" "FULL_ADDER_0/XOR2_1/a_99_341#" 2.30141
cap "FULL_ADDER_1/A" "FULL_ADDER_1/B" 10.0647
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/a_n51_367#" 8.78786
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_0/XOR2_1/a_129_987#" 0.748737
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/XOR2_1/A" 10.4187
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/XOR2_0/a_705_367#" 0.000197673
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_0/XOR2_1/a_99_341#" 9.36986
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_1/COUT" 0.835275
cap "A1" "FULL_ADDER_0/XOR2_1/a_705_367#" 0.00419779
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/VDD" 0.166832
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/XOR2_1/A" 0.703226
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_1/VSS" 2.26604
cap "A1" "FULL_ADDER_1/XOR2_0/a_129_367#" 0.0147415
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_0/XOR2_1/a_99_341#" 0.963331
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/VDD" 12.4571
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/VSS" 4.30804
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_0/XOR2_1/a_705_367#" 0.37244
cap "FULL_ADDER_0/OUT" "A0" 0.0881755
cap "A0" "FULL_ADDER_1/B" 3.21882
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/B" 21.9095
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/VDD" 28.1664
cap "A1" "FULL_ADDER_1/VSS" 0.0240128
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_0/a_129_367#" -0.0480181
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_1/XOR2_0/a_n51_367#" -1.40897
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_0/XOR2_1/a_705_367#" 0.0923814
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_1/A" 1.91328
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_1/A" -0.724223
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_1/COUT" 23.8083
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/XOR2_1/a_n51_367#" 0.748737
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_0/XOR2_1/a_99_341#" -1.40897
cap "FULL_ADDER_1/A" "FULL_ADDER_1/COUT" 56.9279
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_1/VSS" 1.21268
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/XOR2_0/a_129_367#" 0.091447
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/XOR2_1/a_705_367#" -0.264619
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "A1" 3.68076
cap "FULL_ADDER_1/A" "A1" 1.41634
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_1/VDD" 0.00833402
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/XOR2_0/a_129_367#" 0.249313
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_1/VSS" 0.36308
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_0/XOR2_1/a_n51_367#" 0.0204378
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/VSS" 0.633037
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_0/a_n51_367#" -0.266262
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/VDD" -147.603
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/VSS" 0.981773
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_1/A" -0.331491
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_0/XOR2_1/a_n51_367#" 0.444051
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "A0" 0.0546894
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_0/XOR2_1/a_99_341#" 3.07012
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/OUT" 4.3959
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_1/B" -1.6924
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.963528
cap "FULL_ADDER_1/COUT" "A0" 1.5187
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/B" 54.0151
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/VSS" 3.77212
cap "FULL_ADDER_1/COUT" "FULL_ADDER_0/OUT" 21.8467
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/A" 3.2445
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_1/VDD" -4.70419
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/XOR2_0/a_n51_367#" 6.31959
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/VSS" 8.22258
cap "A1" "FULL_ADDER_0/OUT" 0.240689
cap "FULL_ADDER_1/A" "FULL_ADDER_1/VDD" 114.79
cap "A1" "FULL_ADDER_1/B" 6.56399
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_0/XOR2_1/a_705_367#" 1.55076
cap "A0" "FULL_ADDER_1/XOR2_1/A" 0.0213729
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/XOR2_1/a_n51_367#" 1.3235
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/A" 21.2947
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/XOR2_1/A" 4.90046
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/XOR2_1/a_129_987#" 18.254
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_1/VDD" -0.151948
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/a_705_367#" 0.241902
cap "FULL_ADDER_1/VDD" "FULL_ADDER_0/XOR2_1/B" 0.133725
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/XOR2_1/A" 10.3427
cap "FULL_ADDER_1/VSS" "FULL_ADDER_2/COUT" 4.89025
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_2/A" 2.23851
cap "A0" "FULL_ADDER_1/VDD" 0.0854915
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/VDD" 0.317215
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_1/XOR2_1/A" 5.76016e-05
cap "FULL_ADDER_1/XOR2_1/a_129_367#" "FULL_ADDER_1/VSS" -0.0109187
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/A" 0.378005
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_1/A" -0.135456
cap "FULL_ADDER_1/VSS" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.00140056
cap "FULL_ADDER_1/VSS" "FULL_ADDER_2/B" 0.0246119
cap "FULL_ADDER_1/A" "FULL_ADDER_0/XOR2_1/B" 0.302031
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/A" 0.933791
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_2/COUT" 8.96398
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_0/XOR2_1/B" 2.12225
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.00988513
cap "A0" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.33654
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_1/VSS" -0.284963
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_1/B" 0.0268967
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/XOR2_1/a_99_341#" 0.00899026
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/A" 0.00862264
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.350348
cap "A0" "FULL_ADDER_1/A" 1.5187
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_1/VDD" 0.0009569
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_0/XOR2_1/a_129_987#" 0.00170651
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/A" 0.222062
cap "A0" "FULL_ADDER_1/XOR2_1/A" 3.36536
cap "FULL_ADDER_1/VSS" "FULL_ADDER_2/XOR2_0/a_99_341#" 0.00652838
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/a_n51_367#" 0.024498
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/XOR2_1/A" 0.555613
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.135414
cap "FULL_ADDER_0/XOR2_1/Y" "FULL_ADDER_1/XOR2_0/a_129_987#" 0.00093538
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_1/a_99_341#" 0.0486732
cap "FULL_ADDER_1/OUT" "FULL_ADDER_1/VDD" -0.156559
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_1/VDD" 0.242809
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/A" 0.304066
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/VDD" 0.0117965
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/XOR2_1/a_99_341#" -0.343576
cap "FULL_ADDER_1/A" "FULL_ADDER_1/VDD" -0.141452
cap "FULL_ADDER_1/B" "FULL_ADDER_0/OUT" 0.80946
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_1/VDD" 7.00416
cap "A0" "FULL_ADDER_1/XOR2_1/a_n51_367#" 1.60599
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_0/a_129_987#" 0.0803263
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/VDD" -377.006
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_0/OUT" 0.176269
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/Y" 0.000244434
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/a_129_367#" -0.000463079
cap "FULL_ADDER_2/XOR2_0/a_129_367#" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.000197673
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.272165
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/VDD" 0.00862395
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_1/A" -0.132087
cap "FULL_ADDER_1/OUT" "FULL_ADDER_1/XOR2_1/A" -0.0242096
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/B" 0.00973803
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_0/XOR2_1/Y" 0.00101964
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_1/VDD" 0.137485
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.0106489
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_1/A" 4.77049
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/XOR2_0/a_129_987#" 0.0472428
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.0152518
cap "FULL_ADDER_2/A" "FULL_ADDER_1/B" 0.049935
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/B" 0.266567
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/XOR2_0/a_705_367#" 0.135242
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/A" -0.427075
cap "A0" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.0392975
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.00137477
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_1/A" 1.34331
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.000163412
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_2/A" 0.00629669
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_0/OUT" 0.0654413
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/A" 5.76016e-05
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/XOR2_1/A" 0.512804
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/A" 4.57036
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_0/XOR2_1/A" 0.00437403
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/XOR2_1/B" 0.368469
cap "FULL_ADDER_1/XOR2_1/a_129_367#" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.032007
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "A0" 0.0427457
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_0/XOR2_1/Y" 0.000113035
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_1/XOR2_1/A" -0.0609477
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_1/VDD" 0.0228862
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_1/a_n51_367#" -0.350406
cap "FULL_ADDER_1/XOR2_1/a_129_367#" "FULL_ADDER_2/A" 0.0382366
cap "A0" "FULL_ADDER_1/XOR2_0/a_129_987#" 0.0735478
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_0/XOR2_1/a_99_341#" 0.324208
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_1/VDD" -0.885693
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_2/A" 4.13122
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/B" 0.0929546
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_0/XOR2_1/A" 0.00089523
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_1/VDD" -2.52655
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_1/XOR2_1/a_99_341#" -0.238651
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_0/XOR2_1/B" 0.154337
cap "A0" "FULL_ADDER_1/B" 0.0311201
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_1/a_99_341#" -0.210442
cap "FULL_ADDER_1/B" "FULL_ADDER_0/XOR2_1/a_99_341#" 0.0992088
cap "FULL_ADDER_1/XOR2_1/a_129_367#" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.0120698
cap "FULL_ADDER_1/XOR2_1/a_129_367#" "FULL_ADDER_2/B" 0.0195505
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_1/VDD" 0.317215
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/OUT" 0.0230637
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_0/XOR2_1/a_99_341#" 0.147052
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/A" 0.810106
cap "A0" "FULL_ADDER_2/COUT" 0.234906
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_1/VSS" -0.261325
cap "FULL_ADDER_0/OUT" "FULL_ADDER_1/XOR2_1/A" 1.10731
cap "FULL_ADDER_0/XOR2_1/Y" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.000630588
cap "FULL_ADDER_2/A" "FULL_ADDER_1/VDD" 4.53327
cap "FULL_ADDER_1/B" "FULL_ADDER_1/VDD" 0.00122502
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_0/XOR2_1/Y" 0.00151933
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/OUT" 0.160647
cap "FULL_ADDER_1/XOR2_1/a_129_367#" "FULL_ADDER_2/XOR2_0/a_99_341#" 0.00967138
cap "FULL_ADDER_1/XOR2_0/a_129_367#" "FULL_ADDER_2/A" 0.000565205
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_0/XOR2_1/B" 0.217088
cap "FULL_ADDER_0/XOR2_1/Y" "FULL_ADDER_1/XOR2_1/A" 0.0508091
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/XOR2_0/a_129_987#" -0.304059
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.00887091
cap "FULL_ADDER_0/XOR2_1/Y" "FULL_ADDER_1/XOR2_1/A" 0.0115164
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_1/VDD" 0.0135434
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/A" 0.000197673
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/XOR2_0/a_129_987#" 0.291167
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/VDD" 24.6836
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_1/XOR2_1/A" 0.0477674
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/XOR2_1/A" 0.219468
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "FULL_ADDER_2/A" 0.410806
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "A0" 3.21583
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "FULL_ADDER_0/XOR2_1/a_99_341#" 0.0940798
cap "FULL_ADDER_1/VSS" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.0524611
cap "FULL_ADDER_1/VSS" "FULL_ADDER_0/XOR2_1/a_705_367#" 0.00120217
cap "FULL_ADDER_2/A" "FULL_ADDER_1/A" 1.8661
cap "FULL_ADDER_1/B" "FULL_ADDER_1/A" -0.35209
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/A" 10.7927
cap "FULL_ADDER_1/XOR2_1/a_129_367#" "FULL_ADDER_1/VDD" 0.0073425
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/OUT" -0.371265
cap "FULL_ADDER_1/VSS" "FULL_ADDER_2/A" 0.117249
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_1/VDD" 0.00862395
cap "FULL_ADDER_1/VSS" "FULL_ADDER_1/B" -0.290733
cap "FULL_ADDER_2/B" "FULL_ADDER_1/VDD" 0.645883
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/XOR2_1/A" 0.0856684
cap "A0" "FULL_ADDER_1/XOR2_1/a_99_341#" 3.21583
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/a_129_987#" 10.0013
cap "FULL_ADDER_2/B" "FULL_ADDER_1/OUT" 24.3968
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/XOR2_0/a_129_987#" 0.0518551
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/a_129_987#" 0.748737
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/OUT" 10.5643
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/VDD" -260.061
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/VDD" 21.1681
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/B" 0.57293
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/A" 79.7986
cap "FULL_ADDER_2/A" "FULL_ADDER_2/COUT" 54.888
cap "FULL_ADDER_2/XOR2_0/a_129_367#" "FULL_ADDER_1/OUT" 3.39227
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/XOR2_0/a_99_341#" 0.380276
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_1/XOR2_1/a_129_987#" 18.7826
cap "FULL_ADDER_1/XOR2_1/a_129_367#" "FULL_ADDER_2/VDD" 0.00318372
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/B" 65.9184
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/XOR2_0/a_n51_367#" 22.8221
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/XOR2_0/a_99_341#" 8.02168
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.855977
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_129_367#" 3.32028
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/XOR2_0/a_n51_367#" 3.27092
cap "FULL_ADDER_2/XOR2_0/a_129_367#" "FULL_ADDER_1/XOR2_1/a_99_341#" 2.78358
cap "FULL_ADDER_2/XOR2_0/a_705_367#" "FULL_ADDER_1/OUT" 1.10149
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/XOR2_0/a_n51_367#" 92.1101
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/COUT" 2.88089
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/XOR2_0/a_705_367#" 0.0923814
cap "A0" "FULL_ADDER_2/VDD" 0.0477746
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/XOR2_0/a_705_367#" 0.963331
cap "A0" "FULL_ADDER_2/A" 1.19369
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/XOR2_1/a_129_367#" 0.813273
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_2/XOR2_0/a_129_987#" 0.00170651
cap "FULL_ADDER_2/VDD" "FULL_ADDER_1/XOR2_1/a_n51_367#" 2.53523
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/XOR2_1/A" 0.0339616
cap "FULL_ADDER_2/B" "FULL_ADDER_2/VDD" 45.5728
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_n51_367#" 25.203
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_2/VDD" 1.3235
cap "FULL_ADDER_2/A" "FULL_ADDER_2/B" -3.7233
cap "A0" "FULL_ADDER_2/COUT" 1.5187
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_0/a_99_341#" 0.00112347
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_2/VDD" -5.91606
cap "FULL_ADDER_2/A" "FULL_ADDER_2/XOR2_0/a_n51_367#" 1.67699
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/XOR2_1/a_n51_367#" 0.178204
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/B" 50.891
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/B" 12.2767
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/XOR2_0/a_99_341#" 1.0534
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/XOR2_1/A" 4.80533
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_1/XOR2_1/a_129_987#" 4.39683
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/XOR2_0/a_99_341#" 6.97571
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/a_129_367#" 0.148288
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/XOR2_0/a_129_367#" 2.15071
cap "FULL_ADDER_2/XOR2_0/a_129_367#" "FULL_ADDER_2/COUT" 0.264824
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/a_129_367#" 0.0810914
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/XOR2_1/A" 0.376329
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.732921
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/XOR2_0/a_n51_367#" 21.7421
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/XOR2_1/A" 9.2501
cap "FULL_ADDER_2/XOR2_0/a_129_367#" "FULL_ADDER_1/XOR2_1/a_129_367#" 0.123172
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_1/XOR2_1/a_129_367#" 1.08275
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/XOR2_0/a_705_367#" 0.36308
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/XOR2_0/a_705_367#" 0.0683688
cap "A0" "FULL_ADDER_1/XOR2_1/a_n51_367#" 1.60963
cap "A0" "FULL_ADDER_2/B" 3.62027
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/a_n51_367#" 9.22231
cap "A0" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.583712
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/a_n51_367#" 0.132668
cap "FULL_ADDER_2/XOR2_0/a_129_367#" "FULL_ADDER_1/XOR2_1/a_n51_367#" 0.00973803
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_2/VDD" 6.09287
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_1/XOR2_1/a_n51_367#" 3.62238
cap "FULL_ADDER_2/B" "FULL_ADDER_2/XOR2_0/a_n51_367#" -6.60796
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_1/OUT" 3.72084
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_1/XOR2_1/a_129_987#" -1.40897
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/VDD" 0.232497
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/A" 21.3709
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/XOR2_1/A" 1.22268
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/XOR2_1/A" 1.74449
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_1/XOR2_1/a_129_367#" 0.00100133
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/VSS" 0.613143
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/COUT" -5.68434e-14
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/XOR2_0/a_129_987#" 14.1657
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/XOR2_0/a_129_987#" 2.06849
cap "FULL_ADDER_2/VDD" "FULL_ADDER_1/XOR2_1/a_129_987#" 12.1624
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/VDD" 52.1675
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_129_987#" 63.0058
cap "FULL_ADDER_2/A" "FULL_ADDER_1/OUT" 192.549
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/VDD" 0.0191553
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/XOR2_0/a_129_987#" 13.6637
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/A" 8.50095
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/VDD" 29.0509
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_99_341#" 62.5267
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_1/XOR2_1/a_n51_367#" 0.000339236
cap "FULL_ADDER_1/XOR2_1/A" "A0" 0.0452981
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/XOR2_1/a_129_987#" 3.64048
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/OUT" 54.7538
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/OUT" 22.2778
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/XOR2_1/a_129_987#" -0.886628
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/XOR2_1/a_705_367#" 3.11818
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/B" 4.11683
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/XOR2_1/a_99_341#" 7.57132
cap "FULL_ADDER_2/COUT" "FULL_ADDER_1/XOR2_1/a_99_341#" -1.78786
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/XOR2_0/a_99_341#" 0.319811
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/XOR2_0/a_129_987#" 11.729
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.0378327
cap "FULL_ADDER_2/A" "FULL_ADDER_2/VDD" 129.38
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/XOR2_0/a_n51_367#" 6.00947
cap "A0" "FULL_ADDER_1/XOR2_1/a_129_987#" 0.0854915
cap "A0" "FULL_ADDER_1/OUT" 0.300333
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/XOR2_0/a_705_367#" 0.000197673
cap "FULL_ADDER_1/XOR2_1/a_129_367#" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.091447
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/XOR2_1/A" 0.164536
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_2/XOR2_0/a_129_367#" -0.0480181
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_2/XOR2_0/a_n51_367#" -1.40897
cap "FULL_ADDER_3/w_n292_625#" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.00929092
cap "FULL_ADDER_2/B" "FULL_ADDER_2/VSS" 5.91908
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_0/a_n51_367#" 2.63191
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.0378465
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/VSS" 0.370982
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.805825
cap "FULL_ADDER_3/w_n292_625#" "FULL_ADDER_2/COUT" 0.0187487
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/B" 4.85114
cap "FULL_ADDER_3/A" "FULL_ADDER_2/CIN" 0.000344507
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/a_n51_367#" 0.444051
cap "FULL_ADDER_1/XOR2_1/B" "FULL_ADDER_2/XOR2_1/A" 3.33623
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_2/XOR2_1/A" 0.0204378
cap "FULL_ADDER_1/XOR2_1/B" "FULL_ADDER_3/w_n292_625#" 0.824739
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_3/w_n292_625#" 0.0949032
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.95014
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.00592357
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/a_129_367#" 0.00939007
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.341745
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_1/XOR2_1/a_129_367#" 0.000742667
cap "FULL_ADDER_1/XOR2_1/B" "FULL_ADDER_2/VSS" 1.08069
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_2/XOR2_1/A" 1.64039
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_3/w_n292_625#" -0.125145
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/XOR2_0/a_705_367#" 0.135242
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_2/VSS" 0.0584857
cap "FULL_ADDER_3/w_n292_625#" "FULL_ADDER_2/XOR2_1/A" 7.45333
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/XOR2_1/a_129_367#" 0.0604948
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_2/VSS" 0.234207
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_2/A" -0.724223
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_705_367#" 0.000197673
cap "FULL_ADDER_2/A" "FULL_ADDER_3/A" 1.5187
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.318446
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/XOR2_1/A" 3.40865
cap "FULL_ADDER_2/VSS" "FULL_ADDER_3/w_n292_625#" -383.064
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_0/a_129_367#" -0.0685535
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_3/A" 0.128237
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/XOR2_0/a_705_367#" 0.177289
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/XOR2_0/a_705_367#" 0.147052
cap "FULL_ADDER_2/A" "FULL_ADDER_1/OUT" 0.810106
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_129_987#" 5.76016e-05
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.222062
cap "FULL_ADDER_1/XOR2_1/B" "FULL_ADDER_2/XOR2_0/a_n51_367#" 2.06624
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.00823332
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_1/OUT" 4.39683
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_1/XOR2_1/a_129_987#" 14.1868
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/XOR2_0/a_705_367#" 0.00437403
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_1/XOR2_1/a_129_367#" 0.000197575
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_1/XOR2_1/a_99_341#" 5.26024
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_2/XOR2_0/a_n51_367#" -0.266262
cap "FULL_ADDER_2/A" "FULL_ADDER_2/B" -0.361459
cap "FULL_ADDER_3/w_n292_625#" "FULL_ADDER_2/XOR2_0/a_n51_367#" 1.43984
cap "FULL_ADDER_2/A" "FULL_ADDER_2/XOR2_0/a_129_367#" -0.0786181
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_2/B" -1.6924
cap "FULL_ADDER_3/A" "FULL_ADDER_2/B" 1.69325
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/XOR2_0/a_n51_367#" 0.0780006
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/B" 0.743107
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/XOR2_0/a_129_987#" 0.0421292
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.851372
cap "FULL_ADDER_2/CIN" "FULL_ADDER_3/w_n292_625#" 2.07039e-05
cap "FULL_ADDER_1/XOR2_1/B" "FULL_ADDER_2/XOR2_0/a_705_367#" 0.154337
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/B" 0.302031
cap "FULL_ADDER_2/B" "FULL_ADDER_1/OUT" 4.02633
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/a_129_987#" 0.0121588
cap "FULL_ADDER_3/w_n292_625#" "FULL_ADDER_2/XOR2_0/a_705_367#" 0.0135434
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/a_99_341#" 1.29799
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_1/XOR2_1/B" 4.53463
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_2/A" -0.466947
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_1/XOR2_1/a_n51_367#" 0.748737
cap "FULL_ADDER_2/A" "FULL_ADDER_2/XOR2_1/A" 5.06513
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/XOR2_0/a_129_367#" 1.30371
cap "FULL_ADDER_2/A" "FULL_ADDER_3/w_n292_625#" -0.121341
cap "FULL_ADDER_2/VSS" "FULL_ADDER_2/XOR2_0/a_705_367#" 0.241902
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.286538
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_3/A" 3.25513
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/a_705_367#" 0.067795
cap "FULL_ADDER_2/A" "FULL_ADDER_2/VSS" -0.474712
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/B" 1.10673
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/XOR2_1/A" 0.575728
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/A" 4.47049
cap "FULL_ADDER_3/A" "FULL_ADDER_3/w_n292_625#" 0.0804626
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_3/w_n292_625#" -11.8876
cap "FULL_ADDER_2/B" "FULL_ADDER_2/XOR2_0/a_129_367#" -0.0540714
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.232996
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/VSS" 1.29447
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_2/VSS" 1.96198
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/OUT" 3.64019
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/a_129_987#" 0.00170651
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/XOR2_1/A" 1.95892
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/XOR2_1/A" 2.06849
cap "FULL_ADDER_1/OUT" "FULL_ADDER_3/w_n292_625#" 0.657461
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/a_99_341#" 1.44226
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_3/w_n292_625#" 1.3601
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/B" 3.21701
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_2/B" 0.42997
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/XOR2_1/A" 1.72652
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_3/w_n292_625#" 0.957491
cap "FULL_ADDER_1/OUT" "FULL_ADDER_2/VSS" 9.39735
cap "FULL_ADDER_2/B" "FULL_ADDER_1/XOR2_1/a_129_367#" 0.146674
cap "FULL_ADDER_1/XOR2_1/B" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.570452
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_2/XOR2_0/a_129_367#" 0.0785166
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_2/B" -1.76654
cap "FULL_ADDER_2/A" "FULL_ADDER_2/XOR2_0/a_n51_367#" -0.150722
cap "FULL_ADDER_2/VSS" "FULL_ADDER_1/XOR2_1/a_99_341#" 0.682753
cap "FULL_ADDER_2/XOR2_0/a_99_341#" "FULL_ADDER_1/XOR2_1/A" 1.80814
cap "FULL_ADDER_2/B" "FULL_ADDER_3/w_n292_625#" 1.91132
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_3/XOR2_0/a_99_341#" 1.3235
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/COUT" 6.73444
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_3/VSS" 2.15211
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_2/XOR2_1/a_99_341#" 0.00592357
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/a_129_367#" 0.151426
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_2/XOR2_1/a_99_341#" -1.40897
cap "FULL_ADDER_3/XOR2_0/a_705_367#" "FULL_ADDER_2/XOR2_1/a_705_367#" 0.0923814
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/OUT" 3.44421
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/A" 4.97786
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_2/XOR2_1/a_129_367#" 0.0907628
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_2/XOR2_1/a_705_367#" 0.855977
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/XOR2_0/VDD" -0.0384209
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_3/VSS" 1.58094
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_2/XOR2_1/a_129_987#" 14.2129
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/COUT" -2.13144
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_2/XOR2_1/a_99_341#" 0.000197673
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_0/VDD" 13.5175
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_2/XOR2_1/a_n51_367#" 0.00170651
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_99_341#" 1.05993
cap "FULL_ADDER_2/OUT" "FULL_ADDER_2/XOR2_1/a_99_341#" 4.2291
cap "FULL_ADDER_3/XOR2_0/Y" "FULL_ADDER_2/XOR2_1/A" 0.0339616
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/B" 0.498546
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_3/COUT" 0.0518551
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/COUT" -0.886628
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/a_705_367#" 0.487347
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_129_367#" 0.0987109
cap "FULL_ADDER_3/XOR2_0/Y" "FULL_ADDER_3/XOR2_0/VDD" 6.09287
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/a_99_341#" 0.327599
cap "FULL_ADDER_3/XOR2_0/a_705_367#" "FULL_ADDER_3/COUT" 0.0683688
cap "FULL_ADDER_3/B" "FULL_ADDER_3/XOR2_0/VDD" 8.6326
cap "FULL_ADDER_2/XOR2_1/a_n51_367#" "FULL_ADDER_3/COUT" 9.41628
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_2/XOR2_1/a_n51_367#" 0.00973803
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_2/OUT" 2.06849
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_2/XOR2_1/a_129_367#" 0.00867834
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.380276
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.500564
cap "FULL_ADDER_3/XOR2_0/a_705_367#" "FULL_ADDER_2/OUT" 0.000893842
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/A" -0.726286
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_3/COUT" 0.264824
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/A" 5.29944
cap "FULL_ADDER_3/XOR2_0/Y" "FULL_ADDER_2/XOR2_1/a_129_367#" 0.00100133
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/a_129_987#" 5.26024
cap "FULL_ADDER_3/B" "FULL_ADDER_2/XOR2_1/a_129_367#" 0.108927
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/VDD" -359.512
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_2/OUT" 0.574546
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/COUT" 2.09856
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/a_n51_367#" 0.110323
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.748737
cap "FULL_ADDER_3/XOR2_0/Y" "FULL_ADDER_3/VSS" 1.22268
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_2/XOR2_1/a_99_341#" -0.238651
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_3/COUT" 4.46789
cap "FULL_ADDER_2/XOR2_1/a_n51_367#" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.132668
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/A" 0.197186
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_99_341#" 3.56196
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/B" 4.19984
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/a_129_367#" 0.229811
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/XOR2_0/VDD" 0.0191553
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/XOR2_0/VDD" 2.84749
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_3/COUT" 6.97571
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/OUT" 1.96428
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_2/XOR2_1/A" 5.76016e-05
cap "FULL_ADDER_3/XOR2_0/Y" "FULL_ADDER_2/XOR2_1/a_705_367#" 0.376329
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.95565
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/A" 2.78765
cap "FULL_ADDER_3/XOR2_0/Y" "FULL_ADDER_2/XOR2_1/a_99_341#" 0.0278144
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/XOR2_0/a_705_367#" 0.000197673
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/B" 0.375765
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_2/XOR2_1/a_n51_367#" -0.0609477
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_3/XOR2_0/VDD" 11.7377
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/B" 3.77237
cap "FULL_ADDER_2/XOR2_1/a_n51_367#" "FULL_ADDER_3/A" 3.82696
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/XOR2_0/VDD" 0.889698
cap "FULL_ADDER_2/XOR2_1/a_n51_367#" "FULL_ADDER_3/XOR2_0/VDD" 0.826563
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/COUT" 10.3681
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_2/XOR2_1/A" 0.0378327
cap "FULL_ADDER_3/A" "FULL_ADDER_3/COUT" 9.56199
cap "FULL_ADDER_3/XOR2_0/Y" "FULL_ADDER_2/XOR2_1/a_129_987#" 4.39683
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/a_705_367#" 0.963736
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/B" 6.94979
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_3/COUT" 41.239
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_2/OUT" -0.0242096
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/a_99_341#" -0.0232375
cap "FULL_ADDER_3/XOR2_0/Y" "FULL_ADDER_2/XOR2_1/a_n51_367#" 0.000339236
cap "FULL_ADDER_3/A" "FULL_ADDER_2/OUT" 3.88051
cap "FULL_ADDER_2/XOR2_1/a_n51_367#" "FULL_ADDER_3/B" 0.888912
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/VDD" 15.0113
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/A" 0.213139
cap "FULL_ADDER_3/XOR2_0/Y" "FULL_ADDER_3/COUT" 1.74449
cap "FULL_ADDER_3/B" "FULL_ADDER_3/COUT" 25.9087
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/a_129_987#" 3.37916
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_2/XOR2_1/a_129_367#" 0.135242
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_3/XOR2_0/VDD" 6.3109
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.328434
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_705_367#" 0.36308
cap "FULL_ADDER_3/XOR2_0/Y" "FULL_ADDER_2/OUT" 0.694147
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/a_n51_367#" -0.516492
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/B" 5.85875
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_3/VDD" 0.563181
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_3/VSS" 0.4601
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_2/XOR2_1/a_99_341#" 18.8895
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/a_n51_367#" 21.808
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/a_129_367#" 4.12143
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/a_n51_367#" 3.52029
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_1/A" 5.6392
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_2/XOR2_1/a_n51_367#" 0.0785166
cap "FULL_ADDER_3/XOR2_1/A" "FULL_ADDER_2/XOR2_1/a_n51_367#" 0.0204378
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_3/XOR2_0/a_n51_367#" -1.40897
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/XOR2_0/a_705_367#" 0.152765
cap "FULL_ADDER_3/A" "FULL_ADDER_3/VDD" 100.444
cap "FULL_ADDER_3/A" "FULL_ADDER_3/VSS" 77.3471
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/B" 63.7162
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_3/A" -0.332076
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/XOR2_0/a_n51_367#" 2.82142
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_3/B" -6.60796
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/XOR2_1/A" 0.575728
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/XOR2_0/a_129_367#" 0.851372
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_3/B" -0.0540714
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/OUT" 20.1026
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/a_705_367#" 1.2479
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/XOR2_0/a_129_987#" 4.52827
cap "FULL_ADDER_3/VDD" "FULL_ADDER_2/XOR2_1/A" 0.221686
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/A" 0.994349
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_2/XOR2_1/A" 1.80814
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/XOR2_0/a_129_987#" 14.1868
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/B" 28.1993
cap "FULL_ADDER_2/XOR2_1/a_129_367#" "FULL_ADDER_3/B" 0.205585
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/XOR2_0/a_705_367#" 0.135242
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/a_129_987#" 4.39683
cap "FULL_ADDER_3/VDD" "FULL_ADDER_2/XOR2_1/a_99_341#" 26.8598
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/a_99_341#" 8.02001
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/B" 3.33023
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_2/XOR2_1/a_n51_367#" 0.748737
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/A" 20.9739
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_0/a_n51_367#" -10.4548
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_2/XOR2_1/a_99_341#" 8.97862
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_n51_367#" -0.71756
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_3/VDD" 0.00929092
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_129_367#" 0.805825
cap "FULL_ADDER_3/XOR2_1/A" "FULL_ADDER_3/VDD" -4.52113
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_1/A" 0.979928
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_3/XOR2_0/a_n51_367#" -0.266262
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/B" 22.5643
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_3/XOR2_0/a_129_367#" -0.0480181
cap "FULL_ADDER_2/XOR2_1/a_n51_367#" "FULL_ADDER_3/B" 8.78786
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_3/B" -1.6924
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_99_341#" 58.4319
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_0/a_n51_367#" -7.4813
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/VDD" 5.32903
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/VSS" 2.23008
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_0/a_129_367#" -0.0786181
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_1/A" -0.00748759
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/B" 0.940272
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/a_129_367#" 0.633037
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_3/COUT" 4.85114
cap "FULL_ADDER_3/XOR2_0/a_705_367#" "FULL_ADDER_3/VDD" 0.00533892
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_705_367#" 0.259653
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_2/XOR2_1/a_129_367#" 0.00939007
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/VDD" 11.729
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_2/XOR2_1/a_129_987#" 0.00170651
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/A" 6.16254
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_2/XOR2_1/A" 0.232996
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/OUT" 57.3045
cap "FULL_ADDER_3/XOR2_1/A" "FULL_ADDER_2/XOR2_1/A" 0.164536
cap "FULL_ADDER_3/A" "FULL_ADDER_3/COUT" 49.2015
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/VDD" 26.685
cap "FULL_ADDER_3/VDD" "FULL_ADDER_2/XOR2_1/a_n51_367#" 1.3235
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_129_367#" 3.2445
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/a_n51_367#" 0.402775
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_3/VDD" -11.4874
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_2/OUT" 13.2229
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_129_987#" 2.02979
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_2/XOR2_1/a_n51_367#" 0.444051
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_129_987#" 60.5104
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_2/XOR2_1/a_99_341#" 92.1341
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_2/XOR2_1/a_99_341#" 3.07012
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/VSS" 3.44749
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/B" 41.4339
cap "FULL_ADDER_3/XOR2_1/A" "FULL_ADDER_2/XOR2_1/a_99_341#" 10.9475
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/B" 14.2403
cap "FULL_ADDER_3/A" "FULL_ADDER_2/OUT" 188.15
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_3/XOR2_0/a_n51_367#" -0.0685535
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_2/XOR2_1/a_705_367#" 0.067795
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_n51_367#" 22.6808
cap "FULL_ADDER_3/XOR2_0/a_99_341#" "FULL_ADDER_3/B" -1.76654
cap "FULL_ADDER_3/XOR2_0/a_705_367#" "FULL_ADDER_2/XOR2_1/A" 0.00437403
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_0/a_129_987#" -0.724223
cap "FULL_ADDER_3/COUT" "FULL_ADDER_2/XOR2_1/a_99_341#" 5.55112e-17
cap "FULL_ADDER_2/XOR2_1/a_705_367#" "FULL_ADDER_3/A" 8.29766
cap "FULL_ADDER_3/A" "FULL_ADDER_3/B" -4.94614
cap "FULL_ADDER_3/XOR2_0/a_705_367#" "FULL_ADDER_2/XOR2_1/a_99_341#" 1.10364
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/XOR2_0/a_n51_367#" 19.3406
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_0/a_99_341#" 0.00112347
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/XOR2_0/a_129_367#" 0.570452
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_2/XOR2_1/A" 0.0421292
cap "FULL_ADDER_2/XOR2_1/a_129_367#" "FULL_ADDER_3/XOR2_0/a_n51_367#" 0.963528
cap "FULL_ADDER_3/XOR2_0/a_129_367#" "FULL_ADDER_2/XOR2_1/a_129_367#" 0.091447
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/XOR2_1/A" 3.33623
cap "FULL_ADDER_3/XOR2_1/A" "FULL_ADDER_2/XOR2_1/a_129_367#" 0.000742667
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/XOR2_0/a_n51_367#" 13.6637
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/VDD" 30.8852
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/XOR2_1/A" 2.06849
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/B" 5.10302
cap "FULL_ADDER_2/OUT" "FULL_ADDER_2/XOR2_1/a_99_341#" -8.09381
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/A" 0.709992
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_1/A" 0.0882775
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/VDD" 0.00544194
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_705_367#" -0.0141576
cap "FULL_ADDER_3/XOR2_1/A" "FULL_ADDER_3/VDD" 0.0418174
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/B" 0.0268967
cap "FULL_ADDER_3/XOR2_0/a_705_367#" "FULL_ADDER_3/VDD" 0.00641066
cap "FULL_ADDER_2/XOR2_1/B" "FULL_ADDER_3/VDD" 0.133725
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_1/A" 0.430902
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/A" 0.157172
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/B" -0.00743805
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/a_705_367#" 0.02998
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/XOR2_0/a_129_987#" 0.0285421
cap "FULL_ADDER_3/XOR2_0/a_n51_367#" "FULL_ADDER_3/A" -0.132087
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_1/a_705_367#" -0.000360527
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_99_341#" -0.225893
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/VDD" 2.00477
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.138842
cap "FULL_ADDER_3/XOR2_1/a_705_367#" "FULL_ADDER_3/VDD" 0.00255012
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/XOR2_1/A" 0.00131436
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/OUT" 0.160647
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/OUT" -0.0149517
cap "FULL_ADDER_2/OUT" "FULL_ADDER_3/XOR2_0/a_99_341#" 0.0259348
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/XOR2_0/a_705_367#" 0.00674632
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/OUT" 0.0158738
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/a_705_367#" 0.00120217
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_1/a_129_987#" -0.00693521
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_1/a_n51_367#" -0.0151285
cap "FULL_ADDER_3/XOR2_1/A" "FULL_ADDER_3/A" -0.0500166
cap "FULL_ADDER_3/XOR2_1/a_129_987#" "FULL_ADDER_3/VDD" 0.00660869
cap "FULL_ADDER_3/XOR2_1/a_n51_367#" "FULL_ADDER_3/VDD" -0.48485
cap "FULL_ADDER_2/XOR2_1/B" "FULL_ADDER_3/A" 0.302031
cap "FULL_ADDER_3/VSS" "FULL_ADDER_2/XOR2_1/a_99_341#" 0.0486732
cap "FULL_ADDER_3/A" "FULL_ADDER_3/B" -0.329115
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_2/XOR2_1/B" 0.00636021
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/VDD" 0.317215
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/A" -0.24089
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/CIN" -0.0578749
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_0/a_99_341#" -0.134871
cap "FULL_ADDER_3/A" "FULL_ADDER_3/VDD" 0.132199
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_1/a_99_341#" -0.0136797
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_0/a_129_987#" -0.0678124
cap "FULL_ADDER_3/VSS" "FULL_ADDER_3/XOR2_1/a_129_367#" -0.00188788
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/VDD" -0.0448482
cap "FULL_ADDER_3/XOR2_1/a_99_341#" "FULL_ADDER_3/VDD" 0.0396156
cap "FULL_ADDER_3/XOR2_0/a_129_987#" "FULL_ADDER_3/VDD" -0.394893
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/VDD" 0.00862395
cap "FULL_ADDER_3/XOR2_0/a_705_367#" "FULL_ADDER_2/XOR2_1/B" 0.00157295
cap "FULL_ADDER_3/XOR2_1/a_129_367#" "FULL_ADDER_3/VDD" 0.00867834
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/A" 0.00467085
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/a_129_987#" 0.0180205
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/OUT" 0.0200231
cap "FULL_ADDER_3/CIN" "FULL_ADDER_3/OUT" 20.1026
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/XOR2_1/A" -0.000618891
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/a_99_341#" 0.0315497
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/CIN" 0.0602912
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/XOR2_1/a_129_987#" -0.00217437
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/OUT" -0.00354783
cap "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_1/a_705_367#" 0.0164548
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/XOR2_1/a_99_341#" -0.00740426
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/VDD" 0.659708
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/CIN" -0.0132232
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/XOR2_1/a_705_367#" -0.0106093
cap "FULL_ADDER_0/A" "A0" 1.26186
cap "A1" "FULL_ADDER_0/VDD" 57.753
cap "A1" "FULL_ADDER_0/A" 1.53357
cap "A0" "FULL_ADDER_0/XOR2_1/VSS" 21.7884
cap "A0" "FULL_ADDER_0/XOR2_0/a_n51_367#" 1.55031
cap "A2" "FULL_ADDER_0/VDD" 595.331
cap "FULL_ADDER_0/B" "FULL_ADDER_0/COUT" -0.0210752
cap "FULL_ADDER_0/A" "A2" 20.121
cap "FULL_ADDER_0/B" "FULL_ADDER_0/VDD" -2.6663
cap "A1" "FULL_ADDER_0/XOR2_1/VSS" 23.2659
cap "A0" "FULL_ADDER_0/XOR2_1/A" 1.60392
cap "FULL_ADDER_0/A" "FULL_ADDER_0/B" -20.5789
cap "A1" "FULL_ADDER_0/XOR2_0/a_n51_367#" 2.1057
cap "A0" "FULL_ADDER_0/XOR2_0/a_99_341#" 1.06888
cap "FULL_ADDER_0/XOR2_1/VSS" "A2" 73.2245
cap "A0" "FULL_ADDER_0/XOR2_0/a_129_987#" 2.40687
cap "FULL_ADDER_0/XOR2_0/a_n51_367#" "A2" 37.9201
cap "A1" "FULL_ADDER_0/XOR2_1/A" 2.05148
cap "FULL_ADDER_0/B" "FULL_ADDER_0/XOR2_1/VSS" -0.0240743
cap "A0" "FULL_ADDER_0/B" 2.64764
cap "FULL_ADDER_0/XOR2_1/A" "A2" 35.8358
cap "A1" "FULL_ADDER_0/XOR2_0/a_99_341#" 1.55081
cap "A1" "FULL_ADDER_0/XOR2_0/a_129_987#" 2.82164
cap "A1" "FULL_ADDER_0/XOR2_0/a_129_367#" 0.0290817
cap "A1" "FULL_ADDER_0/B" 3.47935
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "A2" 28.8936
cap "A2" "FULL_ADDER_0/XOR2_0/a_129_987#" 45.2255
cap "FULL_ADDER_0/A" "FULL_ADDER_0/COUT" -0.168418
cap "A2" "FULL_ADDER_0/XOR2_0/a_129_367#" 1.6324
cap "FULL_ADDER_0/B" "A2" 58.8647
cap "FULL_ADDER_0/A" "FULL_ADDER_0/VDD" -0.560029
cap "FULL_ADDER_0/XOR2_0/a_705_367#" "A1" 0.0193878
cap "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_0/VDD" -2.00725
cap "A0" "FULL_ADDER_0/VDD" 53.7964
cap "FULL_ADDER_0/XOR2_0/a_705_367#" "A2" 1.08826
cap "FULL_ADDER_0/A" "FULL_ADDER_0/XOR2_1/VSS" -0.001533
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/A" 36.1804
cap "A0" "FULL_ADDER_0/XOR2_0/a_129_987#" 0.481375
cap "FULL_ADDER_0/XOR2_0/a_705_367#" "A1" 0.00969391
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/A" 3.41514
cap "FULL_ADDER_0/XOR2_0/a_129_987#" "A1" 0.564328
cap "FULL_ADDER_0/A" "FULL_ADDER_1/A" 20.4171
cap "A1" "FULL_ADDER_0/XOR2_1/a_705_367#" 0.00969391
cap "A0" "FULL_ADDER_0/XOR2_1/A" 1.56062
cap "FULL_ADDER_0/XOR2_1/Y" "FULL_ADDER_1/A" 34.3932
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "FULL_ADDER_1/A" 13.9914
cap "FULL_ADDER_0/XOR2_1/A" "A1" 2.31255
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "FULL_ADDER_1/A" 1.6324
cap "FULL_ADDER_1/XOR2_0/VSS" "FULL_ADDER_1/A" 78.7816
cap "FULL_ADDER_1/XOR2_0/VDD" "A0" 56.2331
cap "A0" "FULL_ADDER_0/XOR2_1/a_99_341#" 0.874545
cap "FULL_ADDER_1/XOR2_0/VDD" "A1" 60.369
cap "FULL_ADDER_0/XOR2_0/a_705_367#" "FULL_ADDER_1/A" 0.544132
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "A1" 1.2999
cap "FULL_ADDER_0/XOR2_0/a_129_987#" "FULL_ADDER_1/A" 9.04511
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/A" 0.544132
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "A0" 1.55031
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/A" 51.687
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "A1" 2.1057
cap "FULL_ADDER_1/B" "FULL_ADDER_1/XOR2_0/VDD" 0.198485
cap "A0" "FULL_ADDER_0/XOR2_1/a_129_987#" 1.9255
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/A" 621.426
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/A" 24.5822
cap "A1" "FULL_ADDER_0/XOR2_1/a_129_987#" 2.25731
cap "A0" "FULL_ADDER_1/COUT" 0.0168896
cap "A1" "FULL_ADDER_1/COUT" 0.055235
cap "FULL_ADDER_0/A" "A0" 0.807787
cap "FULL_ADDER_0/A" "A1" 1.11982
cap "FULL_ADDER_0/XOR2_1/a_n51_367#" "FULL_ADDER_1/A" 37.9201
cap "FULL_ADDER_0/XOR2_1/Y" "A0" 1.58284
cap "A0" "FULL_ADDER_0/XOR2_0/a_99_341#" 0.629032
cap "FULL_ADDER_0/XOR2_1/Y" "A1" 1.99016
cap "FULL_ADDER_0/XOR2_0/a_99_341#" "A1" 0.804588
cap "FULL_ADDER_0/XOR2_1/a_129_367#" "A1" 0.0290817
cap "FULL_ADDER_1/XOR2_0/VSS" "A0" 23.8756
cap "FULL_ADDER_1/XOR2_0/VSS" "A1" 25.4693
cap "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/XOR2_0/VSS" -1.73656
cap "FULL_ADDER_1/XOR2_1/VSS" "A0" 7.65514
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "FULL_ADDER_1/A" 17.5772
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "A1" 21.835
cap "A0" "FULL_ADDER_1/A" 0.728526
cap "FULL_ADDER_1/B" "A0" 2.50185
cap "A1" "FULL_ADDER_1/XOR2_0/a_99_341#" 6.31954
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/A" 17.1928
cap "FULL_ADDER_1/COUT" "A0" 1.09625
cap "FULL_ADDER_1/XOR2_0/a_n51_367#" "A0" 1.32667
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/B" -10.3382
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "A0" 0.96275
cap "FULL_ADDER_1/B" "FULL_ADDER_1/A" -57.6346
cap "A1" "FULL_ADDER_0/XOR2_1/a_99_341#" 16.0751
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/A" 25.2648
cap "FULL_ADDER_0/w_n292_n679#" "FULL_ADDER_1/A" 0.00639327
cap "FULL_ADDER_1/VDD" "A0" 48.7865
cap "FULL_ADDER_1/COUT" "FULL_ADDER_1/B" -0.00249954
cap "FULL_ADDER_0/XOR2_1/a_129_987#" "FULL_ADDER_1/A" 17.3731
cap "A1" "FULL_ADDER_1/XOR2_1/VSS" 51.1388
cap "FULL_ADDER_1/XOR2_1/A" "A0" 0.481375
cap "FULL_ADDER_0/XOR2_1/a_705_367#" "FULL_ADDER_1/A" 1.04512
cap "A1" "FULL_ADDER_1/A" 11.7987
cap "FULL_ADDER_0/XOR2_1/Y" "A0" 0.0489096
cap "FULL_ADDER_0/XOR2_1/A" "A0" 0.00850511
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/VDD" -146.18
cap "A1" "FULL_ADDER_1/B" 45.2053
cap "A1" "FULL_ADDER_1/XOR2_0/a_129_367#" 0.37535
cap "FULL_ADDER_1/VDD" "FULL_ADDER_1/A" 313.043
cap "A1" "FULL_ADDER_1/COUT" 23.1969
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "A0" 1.22295
cap "A1" "FULL_ADDER_1/XOR2_0/a_n51_367#" 27.5506
cap "FULL_ADDER_1/B" "FULL_ADDER_1/VDD" -0.534092
cap "FULL_ADDER_0/XOR2_1/A" "FULL_ADDER_1/A" 0.488252
cap "A1" "FULL_ADDER_0/XOR2_1/a_129_987#" 17.1893
cap "FULL_ADDER_0/XOR2_1/Y" "FULL_ADDER_1/A" 8.10098
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "A0" 0.184932
cap "A1" "FULL_ADDER_0/XOR2_1/a_705_367#" 0.295274
cap "A1" "FULL_ADDER_1/VDD" 344.031
cap "FULL_ADDER_0/XOR2_1/a_99_341#" "A0" 0.823369
cap "A1" "FULL_ADDER_1/XOR2_1/A" 8.74229
cap "A1" "FULL_ADDER_0/XOR2_1/Y" 2.16726
cap "A1" "FULL_ADDER_0/XOR2_1/A" 0.307751
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_129_367#" 0.295274
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_n51_367#" 13.5757
cap "FULL_ADDER_1/A" "A0" 1.09625
cap "FULL_ADDER_1/XOR2_1/VSS" "A0" -0.37597
cap "FULL_ADDER_1/B" "A0" 0.153342
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_0/a_99_341#" 29.5529
cap "FULL_ADDER_2/A" "FULL_ADDER_2/COUT" 2.50428
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "FULL_ADDER_2/A" 29.7329
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "A0" 0.693036
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_0/a_129_367#" 0.0675612
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/A" 58.885
cap "FULL_ADDER_2/COUT" "A0" 0.0168896
cap "FULL_ADDER_1/XOR2_0/a_99_341#" "A0" 1.51298
cap "FULL_ADDER_2/A" "FULL_ADDER_1/VDD" 428.151
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_99_341#" 6.31954
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_1/a_129_987#" 17.1893
cap "FULL_ADDER_1/XOR2_0/a_129_987#" "A0" 1.6653
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_1/VDD" -270.691
cap "FULL_ADDER_2/A" "FULL_ADDER_1/XOR2_0/a_n51_367#" 4.51892
cap "FULL_ADDER_2/A" "FULL_ADDER_1/A" 23.1969
cap "FULL_ADDER_1/VDD" "A0" 56.6829
cap "FULL_ADDER_1/XOR2_1/A" "A0" 2.48859
cap "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_2/A" -9.88269
cap "FULL_ADDER_1/B" "FULL_ADDER_2/A" 4.82709
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "A0" 0.96275
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "A0" 0.184932
cap "A0" "FULL_ADDER_1/XOR2_0/a_n51_367#" 0.223639
cap "FULL_ADDER_1/XOR2_0/a_705_367#" "FULL_ADDER_2/A" 0.442912
cap "FULL_ADDER_1/XOR2_1/a_n51_367#" "FULL_ADDER_2/A" 18.0007
cap "FULL_ADDER_2/XOR2_0/VSS" "FULL_ADDER_2/B" -10.1775
cap "FULL_ADDER_1/XOR2_1/a_129_987#" "FULL_ADDER_2/A" 33.4619
cap "FULL_ADDER_1/XOR2_1/a_129_367#" "FULL_ADDER_2/A" 0.1437
cap "A0" "FULL_ADDER_2/XOR2_0/a_n51_367#" 8.51394
cap "A0" "FULL_ADDER_2/VDD" 241.974
cap "FULL_ADDER_1/XOR2_1/a_705_367#" "FULL_ADDER_2/A" 0.431101
cap "FULL_ADDER_1/XOR2_1/Y" "FULL_ADDER_2/A" 33.4728
cap "FULL_ADDER_2/XOR2_0/VSS" "FULL_ADDER_2/A" -8.69445
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/B" -0.934591
cap "A0" "FULL_ADDER_2/B" 21.5625
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/A" 377.769
cap "A0" "FULL_ADDER_1/XOR2_1/a_99_341#" 24.1924
cap "A0" "FULL_ADDER_2/A" 9.62548
cap "A0" "FULL_ADDER_2/COUT" 17.5289
cap "FULL_ADDER_2/B" "FULL_ADDER_2/A" -29.0381
cap "A0" "FULL_ADDER_1/XOR2_1/A" 3.24725
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/B" -0.000652873
cap "A0" "FULL_ADDER_1/XOR2_1/a_n51_367#" 13.7077
cap "FULL_ADDER_1/XOR2_1/a_99_341#" "FULL_ADDER_2/A" 28.7648
cap "FULL_ADDER_2/COUT" "FULL_ADDER_2/A" 22.5783
cap "A0" "FULL_ADDER_1/XOR2_1/a_129_987#" 30.7885
cap "FULL_ADDER_2/VDD" "FULL_ADDER_2/XOR2_0/VSS" -195.232
cap "A0" "FULL_ADDER_1/XOR2_1/Y" 26.0915
cap "A0" "FULL_ADDER_2/XOR2_0/VSS" 37.4622
cap "FULL_ADDER_1/XOR2_1/A" "FULL_ADDER_2/A" 5.9303
cap "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_3/w_n292_625#" -265.895
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_0/a_99_341#" 26.7455
cap "FULL_ADDER_3/A" "FULL_ADDER_2/B" 16.9172
cap "FULL_ADDER_2/XOR2_0/a_129_987#" "FULL_ADDER_3/A" 45.4957
cap "FULL_ADDER_2/A" "FULL_ADDER_3/A" 17.2681
cap "FULL_ADDER_2/CIN" "FULL_ADDER_3/A" 0.0103654
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/VSS" -6.02342
cap "FULL_ADDER_2/B" "FULL_ADDER_3/w_n292_625#" -0.020729
cap "FULL_ADDER_2/XOR2_0/a_n51_367#" "FULL_ADDER_3/A" 16.0332
cap "FULL_ADDER_3/A" "FULL_ADDER_3/w_n292_625#" 373.256
cap "FULL_ADDER_2/A" "FULL_ADDER_3/w_n292_625#" 0.661917
cap "FULL_ADDER_2/XOR2_1/A" "FULL_ADDER_3/A" 31.888
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_n51_367#" 24.4205
cap "FULL_ADDER_3/A" "FULL_ADDER_3/COUT" 19.0177
cap "FULL_ADDER_3/B" "FULL_ADDER_3/XOR2_0/VDD" 2.67012
cap "FULL_ADDER_2/XOR2_1/a_129_987#" "FULL_ADDER_3/A" 45.4957
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/a_99_341#" 21.3153
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_3/XOR2_0/VSS" -266.224
cap "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_3/A" 465.62
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_0/VSS" -3.52666
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/Y" 26.3922
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/A" 21.4432
cap "FULL_ADDER_3/A" "FULL_ADDER_2/XOR2_1/Y" 0.985981
cap "FULL_ADDER_3/COUT" "FULL_ADDER_3/B" -0.000891348
cap "FULL_ADDER_2/XOR2_1/a_99_341#" "FULL_ADDER_3/A" 5.43028
cap "FULL_ADDER_3/B" "FULL_ADDER_3/XOR2_1/VSS" -4.42445
cap "FULL_ADDER_3/A" "FULL_ADDER_3/XOR2_1/VSS" -2.53866
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/VDD" -15.3322
cap "FULL_ADDER_3/B" "FULL_ADDER_3/A" -27.9733
cap "FULL_ADDER_3/B" "FULL_ADDER_3/VDD" -1.48382
cap "FULL_ADDER_3/A" "FULL_ADDER_3/VDD" 37.8143
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/VDD" -0.214745
cap "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/VDD" 0.607366
merge "FULL_ADDER_0/CIN" "FULL_ADDER_1/COUT" -268.776 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_1/COUT" "m1_3113_953#"
merge "FULL_ADDER_3/VSUBS" "FULL_ADDER_2/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/VSUBS" "FULL_ADDER_1/VSUBS"
merge "FULL_ADDER_1/VSUBS" "FULL_ADDER_0/VSUBS"
merge "FULL_ADDER_0/VSUBS" "VSUBS"
merge "FULL_ADDER_0/w_n292_n679#" "FULL_ADDER_2/w_n292_n679#" -7394.79 0 0 0 0 -31320 -9622 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1393412 -23400 0 0 0 0
merge "FULL_ADDER_2/w_n292_n679#" "FULL_ADDER_1/w_n292_n679#"
merge "FULL_ADDER_1/w_n292_n679#" "FULL_ADDER_2/NAND2_2/VDD"
merge "FULL_ADDER_2/NAND2_2/VDD" "FULL_ADDER_2/XOR2_1/VDD"
merge "FULL_ADDER_2/XOR2_1/VDD" "FULL_ADDER_3/VDD"
merge "FULL_ADDER_3/VDD" "FULL_ADDER_3/XOR2_0/VDD"
merge "FULL_ADDER_3/XOR2_0/VDD" "FULL_ADDER_3/NAND2_0/VDD"
merge "FULL_ADDER_3/NAND2_0/VDD" "FULL_ADDER_1/NAND2_2/VDD"
merge "FULL_ADDER_1/NAND2_2/VDD" "FULL_ADDER_1/XOR2_1/VDD"
merge "FULL_ADDER_1/XOR2_1/VDD" "FULL_ADDER_2/VDD"
merge "FULL_ADDER_2/VDD" "FULL_ADDER_3/w_n292_n679#"
merge "FULL_ADDER_3/w_n292_n679#" "FULL_ADDER_3/w_n292_625#"
merge "FULL_ADDER_3/w_n292_625#" "w_9708_2491#"
merge "w_9708_2491#" "FULL_ADDER_0/NAND2_2/VDD"
merge "FULL_ADDER_0/NAND2_2/VDD" "FULL_ADDER_0/XOR2_1/VDD"
merge "FULL_ADDER_0/XOR2_1/VDD" "FULL_ADDER_2/XOR2_0/VDD"
merge "FULL_ADDER_2/XOR2_0/VDD" "FULL_ADDER_2/NAND2_0/VDD"
merge "FULL_ADDER_2/NAND2_0/VDD" "w_6413_2450#"
merge "w_6413_2450#" "FULL_ADDER_1/VDD"
merge "FULL_ADDER_1/VDD" "FULL_ADDER_1/XOR2_0/VDD"
merge "FULL_ADDER_1/XOR2_0/VDD" "FULL_ADDER_1/NAND2_0/VDD"
merge "FULL_ADDER_1/NAND2_0/VDD" "FULL_ADDER_0/VDD"
merge "FULL_ADDER_0/VDD" "VDD"
merge "FULL_ADDER_3/OUT" "S0" -101.203 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12099 -440 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/OUT" "S1" -429.478 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6240 -316 0 0 0 0 0 0 0 0
merge "FULL_ADDER_1/OUT" "S2" -411.227 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6240 -316 0 0 0 0 0 0 0 0
merge "FULL_ADDER_3/XOR2_1/VSS" "FULL_ADDER_3/XOR2_0/VSS" -10031.6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -18874531 -36422 0 0
merge "FULL_ADDER_3/XOR2_0/VSS" "FULL_ADDER_2/XOR2_0/VSS"
merge "FULL_ADDER_2/XOR2_0/VSS" "FULL_ADDER_1/XOR2_0/VSS"
merge "FULL_ADDER_1/XOR2_0/VSS" "FULL_ADDER_2/XOR2_1/VSS"
merge "FULL_ADDER_2/XOR2_1/VSS" "FULL_ADDER_1/XOR2_1/VSS"
merge "FULL_ADDER_1/XOR2_1/VSS" "FULL_ADDER_3/VSS"
merge "FULL_ADDER_3/VSS" "FULL_ADDER_0/NAND2_2/VSS"
merge "FULL_ADDER_0/NAND2_2/VSS" "FULL_ADDER_2/VSS"
merge "FULL_ADDER_2/VSS" "FULL_ADDER_0/XOR2_1/VSS"
merge "FULL_ADDER_0/XOR2_1/VSS" "FULL_ADDER_0/VSS"
merge "FULL_ADDER_0/VSS" "FULL_ADDER_1/VSS"
merge "FULL_ADDER_1/VSS" "VSS"
merge "FULL_ADDER_0/OUT" "S3" -411.142 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6240 -316 0 0 0 0 0 0 0 0
merge "FULL_ADDER_3/A" "A0" -3266.74 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -588000 -14084 -13104 -470 0 0 0 0 0 0 0 0
merge "FULL_ADDER_3/B" "B0" -288.312 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4200 -260 0 0 0 0 0 0 0 0
merge "FULL_ADDER_1/CIN" "FULL_ADDER_2/COUT" -326.328 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/COUT" "m1_6404_953#"
merge "FULL_ADDER_1/A" "A2" -1651.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -117600 -2884 -8455 -368 0 0 0 0 0 0 0 0
merge "FULL_ADDER_1/B" "B2" -292.343 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4200 -260 0 0 0 0 0 0 0 0
merge "FULL_ADDER_3/COUT" "FULL_ADDER_2/CIN" -274.398 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -364 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/CIN" "m1_9695_953#"
merge "FULL_ADDER_0/COUT" "Cout" -331.786 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2184 -230 0 0 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/B" "B1" -290.16 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4200 -260 0 0 0 0 0 0 0 0
merge "FULL_ADDER_2/A" "A1" -1730.19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -352800 -8484 -18216 -566 0 0 0 0 0 0 0 0
merge "FULL_ADDER_0/B" "B3" -42.5982 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4200 -260 0 0 0 0 0 0 0 0
merge "FULL_ADDER_0/A" "m2_n174_1500#" -244.049 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15120 -696 0 0 0 0 0 0 0 0
merge "m2_n174_1500#" "A3"
merge "FULL_ADDER_3/CIN" "C" -115.941 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4312 -456 0 0 0 0 0 0 0 0 0 0
merge "C" "m1_12934_954#"
