-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity AddWeighted is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    src1_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src1_data_stream_V_empty_n : IN STD_LOGIC;
    src1_data_stream_V_read : OUT STD_LOGIC;
    src2_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src2_data_stream_V_empty_n : IN STD_LOGIC;
    src2_data_stream_V_read : OUT STD_LOGIC;
    dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_data_stream_V_full_n : IN STD_LOGIC;
    dst_data_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of AddWeighted is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_3FE0000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111100000000000000000000000000000000000000000000000000000";
    constant ap_const_lv10_2D0 : STD_LOGIC_VECTOR (9 downto 0) := "1011010000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_500 : STD_LOGIC_VECTOR (10 downto 0) := "10100000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv54_0 : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv11_433 : STD_LOGIC_VECTOR (10 downto 0) := "10000110011";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_const_lv12_9 : STD_LOGIC_VECTOR (11 downto 0) := "000000001001";
    constant ap_const_lv54_3FFFFFFFFFFFFF : STD_LOGIC_VECTOR (53 downto 0) := "111111111111111111111111111111111111111111111111111111";

    signal real_start : STD_LOGIC;
    signal real_start_status_reg : STD_LOGIC := '0';
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal start_once_reg : STD_LOGIC := '0';
    signal start_control_reg : STD_LOGIC := '0';
    signal src1_data_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal src2_data_stream_V_blk_n : STD_LOGIC;
    signal dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_i_reg_156 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond2_i_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_198_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_V_reg_909 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond_i_fu_204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_100 : BOOLEAN;
    signal ap_pipeline_reg_pp0_iter1_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter2_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter5_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter6_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter7_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter8_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter9_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter10_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter11_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter12_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter13_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter14_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter15_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter16_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter17_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter18_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter19_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter20_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter21_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter22_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter23_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter24_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter25_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter26_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter27_exitcond_i_reg_914 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_210_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_79_reg_923 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_reg_928 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_186_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_38_i_reg_943 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_40_i_reg_948 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_176_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal t1_reg_953 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_181_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal t2_reg_958 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_167_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_41_i_reg_963 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_171_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_reg_968 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i_i_fu_241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_reg_973 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter27_tmp_i_i_reg_973 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter28_tmp_i_i_reg_973 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_103_fu_247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_103_reg_979 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter27_tmp_i_i_103_reg_979 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter28_tmp_i_i_103_reg_979 : STD_LOGIC_VECTOR (0 downto 0);
    signal isneg_reg_985 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter27_isneg_reg_985 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_fu_277_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Result_s_reg_995 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_fu_281_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal man_V_1_reg_1000 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_2_i_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_reg_1005 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter27_tmp_2_i_reg_1005 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter28_tmp_2_i_reg_1005 : STD_LOGIC_VECTOR (0 downto 0);
    signal F2_fu_293_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_reg_1011 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_i_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_reg_1019 : STD_LOGIC_VECTOR (0 downto 0);
    signal F2_2_fu_311_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal F2_2_reg_1025 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_pipeline_reg_pp0_iter27_F2_2_reg_1025 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_i3_fu_319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i3_reg_1031 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter27_tmp_6_i3_reg_1031 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i5_fu_325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i5_reg_1038 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1043 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter27_icmp_reg_1043 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_69_fu_355_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_reg_1049 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_73_fu_416_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_1055 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_16_fu_428_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_16_reg_1060 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp2_i_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_i_reg_1066 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_i_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_i_reg_1071 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_demorgan_i_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp12_demorgan_i_reg_1076 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_i_i_fu_485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_1_i_i_reg_1081 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_i_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_i_reg_1087 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_reg_1093 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_reg_1100 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_78_reg_1107 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_i_reg_1112 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_i_fu_569_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_24_i_reg_1118 : STD_LOGIC_VECTOR (53 downto 0);
    signal Range2_V_1_fu_573_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal Range2_V_1_reg_1123 : STD_LOGIC_VECTOR (53 downto 0);
    signal Range1_all_zeros_1_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_reg_1129 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp34_i_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp34_i_reg_1134 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_17_fu_656_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_17_reg_1140 : STD_LOGIC_VECTOR (7 downto 0);
    signal underflow_fu_795_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_reg_1146 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_121_demorgan_i_i_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_121_demorgan_i_i_reg_1152 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal p_i_reg_145 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal grp_fu_186_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_189_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_14_fu_224_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loc_V_fu_227_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal loc_V_1_fu_237_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal tmp_1_i_fu_269_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal tmp_fu_253_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_8_i1_fu_265_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_5_i2_fu_305_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_70_fu_331_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_s_fu_347_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal F2_2_cast_i_fu_352_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_i_fu_359_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_11_i_fu_363_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_71_fu_369_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_i6_fu_373_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_i_fu_392_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_20_cast_i_fu_397_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_i_fu_387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_401_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_fu_380_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal qb_fu_409_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_i_fu_424_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_fu_434_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_not_i_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_sel_tmp28_i_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_i_fu_442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pos1_fu_491_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal pos2_fu_500_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_76_fu_515_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal pos1_cast_i_fu_496_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_i_fu_529_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_21_i_fu_533_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal lD_fu_539_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pos2_cast_i_fu_505_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_i_not_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_i_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp33_i_fu_597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_68_fu_609_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp_i_fu_617_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp7_i_fu_629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_i_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_i_fu_623_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp12_i_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_i_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_i_fu_612_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp9_i_fu_639_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal rev4_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_fu_682_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal or_cond115_i_i_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_i_s_fu_692_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_i_fu_709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond117_i_i_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp35_i_fu_729_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_119_i_i_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_122_i_i_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp39_i_fu_742_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_i_s_fu_734_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_i_fu_749_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_i_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_fu_664_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp41_i_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp47_i_fu_791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_i_fu_769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp46_i_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_757_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_i_fu_818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_121_demorgan_i_not_s_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_not_i_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp50_i_demorgan_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp50_i_fu_850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp51_i_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_demorgan_i_fu_814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp55_demorgan_i_fu_879_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp55_i_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp56_i_fu_890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_0_i_mux_i_fu_839_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sel_tmp52_i_fu_872_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_167_ce : STD_LOGIC;
    signal grp_fu_171_ce : STD_LOGIC;
    signal grp_fu_176_ce : STD_LOGIC;
    signal grp_fu_181_ce : STD_LOGIC;
    signal grp_fu_186_ce : STD_LOGIC;
    signal grp_fu_189_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);

    component image_filter_daddrcU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component image_filter_dmulsc4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component image_filter_sitotde IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    image_filter_daddrcU_U63 : component image_filter_daddrcU
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => t1_reg_953,
        din1 => t2_reg_958,
        ce => grp_fu_167_ce,
        dout => grp_fu_167_p2);

    image_filter_daddrcU_U64 : component image_filter_daddrcU
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_41_i_reg_963,
        din1 => ap_const_lv64_0,
        ce => grp_fu_171_ce,
        dout => grp_fu_171_p2);

    image_filter_dmulsc4_U65 : component image_filter_dmulsc4
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_38_i_reg_943,
        din1 => ap_const_lv64_3FE0000000000000,
        ce => grp_fu_176_ce,
        dout => grp_fu_176_p2);

    image_filter_dmulsc4_U66 : component image_filter_dmulsc4
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_40_i_reg_948,
        din1 => ap_const_lv64_3FE0000000000000,
        ce => grp_fu_181_ce,
        dout => grp_fu_181_p2);

    image_filter_sitotde_U67 : component image_filter_sitotde
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_186_p0,
        ce => grp_fu_186_ce,
        dout => grp_fu_186_p1);

    image_filter_sitotde_U68 : component image_filter_sitotde
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_189_p0,
        ce => grp_fu_189_ce,
        dout => grp_fu_189_p1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((ap_const_lv1_0 = exitcond2_i_fu_192_p2)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_lv1_0 = exitcond_i_fu_204_p2)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond2_i_fu_192_p2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = exitcond_i_fu_204_p2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond2_i_fu_192_p2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_lv1_0 = exitcond_i_fu_204_p2))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond2_i_fu_192_p2))) then 
                    ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    real_start_status_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                real_start_status_reg <= ap_const_logic_0;
            else
                if (not((ap_const_logic_0 = start_full_n))) then 
                    real_start_status_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_0 = start_full_n) and (ap_const_logic_1 = internal_ap_ready))) then 
                    real_start_status_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_control_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_control_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = real_start) and ((ap_const_logic_1 = internal_ap_ready) or (ap_const_logic_0 = start_once_reg)))) then 
                    start_control_reg <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = start_control_reg) and (ap_const_logic_1 = start_full_n))) then 
                    start_control_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = real_start)) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_0 = ap_start)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_1_i_reg_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond_i_fu_204_p2))) then 
                p_1_i_reg_156 <= j_V_fu_210_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state2) and (ap_const_lv1_0 = exitcond2_i_fu_192_p2))) then 
                p_1_i_reg_156 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    p_i_reg_145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state33))) then 
                p_i_reg_145 <= i_V_reg_909;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))))) then 
                p_i_reg_145 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter25_exitcond_i_reg_914))) then
                F2_2_reg_1025 <= F2_2_fu_311_p3;
                F2_reg_1011 <= F2_fu_293_p2;
                icmp_reg_1043 <= icmp_fu_341_p2;
                isneg_reg_985 <= p_Val2_14_fu_224_p1(63 downto 63);
                man_V_1_reg_1000 <= man_V_1_fu_281_p2;
                    p_Result_s_reg_995(51 downto 0) <= p_Result_s_fu_277_p1(51 downto 0);
                tmp_2_i_reg_1005 <= tmp_2_i_fu_287_p2;
                tmp_4_i_reg_1019 <= tmp_4_i_fu_299_p2;
                tmp_6_i3_reg_1031 <= tmp_6_i3_fu_319_p2;
                tmp_i5_reg_1038 <= tmp_i5_fu_325_p2;
                tmp_i_i_103_reg_979 <= tmp_i_i_103_fu_247_p2;
                tmp_i_i_reg_973 <= tmp_i_i_fu_241_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter26_exitcond_i_reg_914))) then
                Range1_all_ones_1_reg_1100 <= Range1_all_ones_1_fu_549_p2;
                Range1_all_zeros_1_reg_1129 <= Range1_all_zeros_1_fu_585_p2;
                Range2_V_1_reg_1123 <= Range2_V_1_fu_573_p2;
                carry_1_i_i_reg_1081 <= carry_1_i_i_fu_485_p2;
                p_Val2_16_reg_1060 <= p_Val2_16_fu_428_p2;
                rev_reg_1093 <= rev_fu_523_p2;
                sel_tmp12_demorgan_i_reg_1076 <= sel_tmp12_demorgan_i_fu_464_p2;
                sel_tmp2_i_reg_1066 <= sel_tmp2_i_fu_453_p2;
                sel_tmp34_i_reg_1134 <= sel_tmp34_i_fu_603_p2;
                sel_tmp3_i_reg_1071 <= sel_tmp3_i_fu_458_p2;
                tmp_18_i_reg_1087 <= tmp_18_i_fu_509_p2;
                tmp_23_i_reg_1112 <= tmp_23_i_fu_563_p2;
                    tmp_24_i_reg_1118(31 downto 0) <= tmp_24_i_fu_569_p1(31 downto 0);
                tmp_69_reg_1049 <= tmp_69_fu_355_p1;
                tmp_73_reg_1055 <= p_Val2_15_fu_380_p3(7 downto 7);
                tmp_78_reg_1107 <= pos2_fu_500_p2(11 downto 11);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0))))) then
                ap_pipeline_reg_pp0_iter10_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter9_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter11_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter10_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter12_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter11_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter13_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter12_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter14_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter13_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter15_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter14_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter16_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter15_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter17_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter16_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter18_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter17_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter19_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter18_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter20_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter19_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter21_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter20_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter22_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter21_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter23_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter22_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter24_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter23_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter25_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter24_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter26_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter25_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter27_F2_2_reg_1025 <= F2_2_reg_1025;
                ap_pipeline_reg_pp0_iter27_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter26_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter27_icmp_reg_1043 <= icmp_reg_1043;
                ap_pipeline_reg_pp0_iter27_isneg_reg_985 <= isneg_reg_985;
                ap_pipeline_reg_pp0_iter27_tmp_2_i_reg_1005 <= tmp_2_i_reg_1005;
                ap_pipeline_reg_pp0_iter27_tmp_6_i3_reg_1031 <= tmp_6_i3_reg_1031;
                ap_pipeline_reg_pp0_iter27_tmp_i_i_103_reg_979 <= tmp_i_i_103_reg_979;
                ap_pipeline_reg_pp0_iter27_tmp_i_i_reg_973 <= tmp_i_i_reg_973;
                ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter27_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter28_tmp_2_i_reg_1005 <= ap_pipeline_reg_pp0_iter27_tmp_2_i_reg_1005;
                ap_pipeline_reg_pp0_iter28_tmp_i_i_103_reg_979 <= ap_pipeline_reg_pp0_iter27_tmp_i_i_103_reg_979;
                ap_pipeline_reg_pp0_iter28_tmp_i_i_reg_973 <= ap_pipeline_reg_pp0_iter27_tmp_i_i_reg_973;
                ap_pipeline_reg_pp0_iter2_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter1_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter3_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter2_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter4_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter3_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter5_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter4_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter6_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter5_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter7_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter6_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter8_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter7_exitcond_i_reg_914;
                ap_pipeline_reg_pp0_iter9_exitcond_i_reg_914 <= ap_pipeline_reg_pp0_iter8_exitcond_i_reg_914;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))))) then
                ap_pipeline_reg_pp0_iter1_exitcond_i_reg_914 <= exitcond_i_reg_914;
                exitcond_i_reg_914 <= exitcond_i_fu_204_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state2))) then
                i_V_reg_909 <= i_V_fu_198_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter27_exitcond_i_reg_914))) then
                p_121_demorgan_i_i_reg_1152 <= p_121_demorgan_i_i_fu_808_p2;
                p_Val2_17_reg_1140 <= p_Val2_17_fu_656_p3;
                underflow_reg_1146 <= underflow_fu_795_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter24_exitcond_i_reg_914))) then
                sum_reg_968 <= grp_fu_171_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter12_exitcond_i_reg_914))) then
                t1_reg_953 <= grp_fu_176_p2;
                t2_reg_958 <= grp_fu_181_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter6_exitcond_i_reg_914))) then
                tmp_38_i_reg_943 <= grp_fu_186_p1;
                tmp_40_i_reg_948 <= grp_fu_189_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter18_exitcond_i_reg_914))) then
                tmp_41_i_reg_963 <= grp_fu_167_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (exitcond_i_reg_914 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))))) then
                tmp_79_reg_923 <= src1_data_stream_V_dout;
                tmp_80_reg_928 <= src2_data_stream_V_dout;
            end if;
        end if;
    end process;
    p_Result_s_reg_995(53 downto 52) <= "01";
    tmp_24_i_reg_1118(53 downto 32) <= "0000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter29, ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914, exitcond2_i_fu_192_p2, exitcond_i_fu_204_p2, ap_condition_100, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter28)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (not((ap_const_lv1_0 = exitcond2_i_fu_192_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter28)))) and not((not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond_i_fu_204_p2)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter28))) or (not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond_i_fu_204_p2)) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
        F2_2_cast_i_fu_352_p1 <= std_logic_vector(resize(signed(F2_2_reg_1025),32));

    F2_2_fu_311_p3 <= 
        F2_fu_293_p2 when (tmp_4_i_fu_299_p2(0) = '1') else 
        tmp_5_i2_fu_305_p2;
    F2_fu_293_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(tmp_8_i1_fu_265_p1));
    Range1_all_ones_1_fu_549_p2 <= (tmp8_fu_543_p2 and tmp_18_i_fu_509_p2);
    Range1_all_ones_2_i_fu_764_p2 <= (carry_1_i_i_reg_1081 and Range1_all_ones_2_i_s_fu_734_p3);
    Range1_all_ones_2_i_s_fu_734_p3 <= 
        Range1_all_ones_fu_704_p2 when (or_cond117_i_i_fu_700_p2(0) = '1') else 
        sel_tmp35_i_fu_729_p3;
    Range1_all_ones_fu_704_p2 <= (Range2_all_ones_1_i_s_fu_692_p3 and Range1_all_ones_1_reg_1100);
    Range1_all_zeros_1_fu_585_p2 <= "1" when (p_Val2_s_fu_347_p3 = ap_const_lv54_0) else "0";
    Range1_all_zeros_2_i_fu_749_p3 <= 
        p_122_i_i_fu_719_p2 when (or_cond117_i_i_fu_700_p2(0) = '1') else 
        sel_tmp39_i_fu_742_p3;
    Range1_all_zeros_fu_714_p2 <= (Range1_all_ones_1_reg_1100 xor ap_const_lv1_1);
    Range2_V_1_fu_573_p2 <= std_logic_vector(shift_right(unsigned(p_Val2_s_fu_347_p3),to_integer(unsigned('0' & tmp_24_i_fu_569_p1(31-1 downto 0)))));
    Range2_all_ones_1_i_s_fu_692_p3 <= 
        Range2_all_ones_fu_687_p2 when (or_cond115_i_i_fu_677_p2(0) = '1') else 
        rev4_fu_672_p2;
    Range2_all_ones_fu_687_p2 <= "1" when (Range2_V_1_reg_1123 = r_V_fu_682_p2) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_state33 <= ap_CS_fsm(3 downto 3);

    ap_condition_100_assign_proc : process(src1_data_stream_V_empty_n, src2_data_stream_V_empty_n, exitcond_i_reg_914)
    begin
                ap_condition_100 <= (((exitcond_i_reg_914 = ap_const_lv1_0) and (src1_data_stream_V_empty_n = ap_const_logic_0)) or ((exitcond_i_reg_914 = ap_const_lv1_0) and (src2_data_stream_V_empty_n = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond2_i_fu_192_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_lv1_1 = ap_CS_fsm_state2) and not((ap_const_lv1_0 = exitcond2_i_fu_192_p2))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = real_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    brmerge_i_fu_833_p2 <= (underflow_not_i_fu_818_p2 or p_121_demorgan_i_not_s_fu_828_p2);
    brmerge_i_i_not_i_fu_823_p2 <= (p_121_demorgan_i_i_reg_1152 and underflow_not_i_fu_818_p2);
    carry_1_i_i_fu_485_p2 <= (tmp7_fu_479_p2 and sel_tmp3_i_fu_458_p2);
    deleted_zeros_fu_757_p3 <= 
        Range1_all_ones_2_i_s_fu_734_p3 when (carry_1_i_i_reg_1081(0) = '1') else 
        Range1_all_zeros_2_i_fu_749_p3;

    dst_data_stream_V_blk_n_assign_proc : process(dst_data_stream_V_full_n, ap_enable_reg_pp0_iter29, ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914))) then 
            dst_data_stream_V_blk_n <= dst_data_stream_V_full_n;
        else 
            dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_data_stream_V_din <= 
        p_Val2_12_0_i_mux_i_fu_839_p3 when (sel_tmp56_i_fu_890_p2(0) = '1') else 
        sel_tmp52_i_fu_872_p3;

    dst_data_stream_V_write_assign_proc : process(dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter29, ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914, ap_condition_100)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))))) then 
            dst_data_stream_V_write <= ap_const_logic_1;
        else 
            dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    exitcond2_i_fu_192_p2 <= "1" when (p_i_reg_145 = ap_const_lv10_2D0) else "0";
    exitcond_i_fu_204_p2 <= "1" when (p_1_i_reg_156 = ap_const_lv11_500) else "0";

    grp_fu_167_ce_assign_proc : process(dst_data_stream_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter29, ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914, ap_condition_100)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))))) then 
            grp_fu_167_ce <= ap_const_logic_1;
        else 
            grp_fu_167_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_171_ce_assign_proc : process(dst_data_stream_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter29, ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914, ap_condition_100)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))))) then 
            grp_fu_171_ce <= ap_const_logic_1;
        else 
            grp_fu_171_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_176_ce_assign_proc : process(dst_data_stream_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter29, ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914, ap_condition_100)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))))) then 
            grp_fu_176_ce <= ap_const_logic_1;
        else 
            grp_fu_176_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_181_ce_assign_proc : process(dst_data_stream_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter29, ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914, ap_condition_100)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))))) then 
            grp_fu_181_ce <= ap_const_logic_1;
        else 
            grp_fu_181_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_186_ce_assign_proc : process(dst_data_stream_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter29, ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914, ap_condition_100)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))))) then 
            grp_fu_186_ce <= ap_const_logic_1;
        else 
            grp_fu_186_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_186_p0 <= std_logic_vector(resize(unsigned(tmp_79_reg_923),32));

    grp_fu_189_ce_assign_proc : process(dst_data_stream_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter29, ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914, ap_condition_100)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))))) then 
            grp_fu_189_ce <= ap_const_logic_1;
        else 
            grp_fu_189_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_189_p0 <= std_logic_vector(resize(unsigned(tmp_80_reg_928),32));
    i_V_fu_198_p2 <= std_logic_vector(unsigned(p_i_reg_145) + unsigned(ap_const_lv10_1));
    icmp_fu_341_p2 <= "1" when (tmp_70_fu_331_p4 = ap_const_lv9_0) else "0";

    internal_ap_ready_assign_proc : process(exitcond2_i_fu_192_p2, ap_CS_fsm_state2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state2) and not((ap_const_lv1_0 = exitcond2_i_fu_192_p2)))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    j_V_fu_210_p2 <= std_logic_vector(unsigned(p_1_i_reg_156) + unsigned(ap_const_lv11_1));
    lD_fu_539_p1 <= tmp_21_i_fu_533_p2(1 - 1 downto 0);
    loc_V_1_fu_237_p1 <= p_Val2_14_fu_224_p1(52 - 1 downto 0);
    loc_V_fu_227_p4 <= p_Val2_14_fu_224_p1(62 downto 52);
    man_V_1_fu_281_p2 <= std_logic_vector(unsigned(ap_const_lv54_0) - unsigned(p_Result_s_fu_277_p1));
    newsignbit_fu_664_p3 <= p_Val2_17_fu_656_p3(7 downto 7);
    not_sel_tmp28_i_fu_473_p2 <= (sel_tmp12_demorgan_i_fu_464_p2 or tmp_9_not_i_fu_468_p2);
    or_cond115_i_i_fu_677_p2 <= (tmp_23_i_reg_1112 and rev4_fu_672_p2);
    or_cond117_i_i_fu_700_p2 <= (tmp_23_i_reg_1112 and rev_reg_1093);
    p_119_i_i_fu_725_p2 <= (Range1_all_zeros_1_reg_1129 or rev_reg_1093);
    p_121_demorgan_i_i_fu_808_p2 <= (tmp10_fu_803_p2 or deleted_zeros_fu_757_p3);
    p_121_demorgan_i_not_s_fu_828_p2 <= (p_121_demorgan_i_i_reg_1152 xor ap_const_lv1_1);
    p_122_i_i_fu_719_p2 <= (tmp_25_i_fu_709_p2 and Range1_all_zeros_fu_714_p2);
    p_Result_s_fu_277_p1 <= std_logic_vector(resize(unsigned(tmp_1_i_fu_269_p3),54));
    p_Val2_12_0_i_mux_i_fu_839_p3 <= 
        p_Val2_17_reg_1140 when (brmerge_i_i_not_i_fu_823_p2(0) = '1') else 
        ap_const_lv8_FF;
    p_Val2_14_fu_224_p1 <= sum_reg_968;
    p_Val2_15_fu_380_p3 <= 
        tmp_71_fu_369_p1 when (tmp_i5_reg_1038(0) = '1') else 
        p_i6_fu_373_p3;
    p_Val2_16_fu_428_p2 <= std_logic_vector(unsigned(tmp_16_i_fu_424_p1) + unsigned(p_Val2_15_fu_380_p3));
    p_Val2_17_fu_656_p3 <= 
        tmp_13_i_fu_612_p2 when (sel_tmp13_i_fu_651_p2(0) = '1') else 
        sel_tmp9_i_fu_639_p3;
    p_Val2_s_fu_347_p3 <= 
        man_V_1_reg_1000 when (isneg_reg_985(0) = '1') else 
        p_Result_s_reg_995;
    p_i6_fu_373_p3 <= 
        ap_const_lv8_FF when (isneg_reg_985(0) = '1') else 
        ap_const_lv8_0;
        pos1_cast_i_fu_496_p1 <= std_logic_vector(resize(signed(pos1_fu_491_p2),32));

    pos1_fu_491_p2 <= std_logic_vector(unsigned(ap_const_lv12_8) + unsigned(F2_reg_1011));
        pos2_cast_i_fu_505_p1 <= std_logic_vector(resize(signed(pos2_fu_500_p2),32));

    pos2_fu_500_p2 <= std_logic_vector(unsigned(ap_const_lv12_9) + unsigned(F2_reg_1011));
    qb_fu_409_p3 <= 
        isneg_reg_985 when (tmp_14_i_fu_387_p2(0) = '1') else 
        tmp_72_fu_401_p3;
    r_V_fu_682_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv54_3FFFFFFFFFFFFF),to_integer(unsigned('0' & tmp_24_i_reg_1118(31-1 downto 0)))));

    real_start_assign_proc : process(ap_start, real_start_status_reg)
    begin
        if ((ap_const_logic_1 = real_start_status_reg)) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    rev4_fu_672_p2 <= (tmp_78_reg_1107 xor ap_const_lv1_1);
    rev_fu_523_p2 <= (tmp_76_fu_515_p3 xor ap_const_lv1_1);
    sel_tmp12_demorgan_i_fu_464_p2 <= (tmp_6_i3_reg_1031 or tmp_4_i_reg_1019);
    sel_tmp12_i_fu_646_p2 <= (sel_tmp12_demorgan_i_reg_1076 xor ap_const_lv1_1);
    sel_tmp13_i_fu_651_p2 <= (ap_pipeline_reg_pp0_iter27_icmp_reg_1043 and sel_tmp12_i_fu_646_p2);
    sel_tmp1_i_fu_448_p2 <= (tmp_6_i3_reg_1031 xor ap_const_lv1_1);
    sel_tmp2_i_fu_453_p2 <= (tmp_4_i_reg_1019 and sel_tmp1_i_fu_448_p2);
    sel_tmp33_i_fu_597_p2 <= (tmp_76_fu_515_p3 or tmp_23_i_not_fu_591_p2);
    sel_tmp34_i_fu_603_p2 <= (tmp_27_i_fu_579_p2 and sel_tmp33_i_fu_597_p2);
    sel_tmp35_i_fu_729_p3 <= 
        Range1_all_ones_1_reg_1100 when (sel_tmp34_i_reg_1134(0) = '1') else 
        rev_reg_1093;
    sel_tmp39_i_fu_742_p3 <= 
        Range1_all_zeros_fu_714_p2 when (sel_tmp34_i_reg_1134(0) = '1') else 
        p_119_i_i_fu_725_p2;
    sel_tmp3_i_fu_458_p2 <= (sel_tmp2_i_fu_453_p2 and tmp_73_fu_416_p3);
    sel_tmp41_i_fu_775_p2 <= (tmp_18_i_reg_1087 xor ap_const_lv1_1);
    sel_tmp46_i_fu_786_p2 <= (tmp9_fu_780_p2 and ap_pipeline_reg_pp0_iter27_isneg_reg_985);
    sel_tmp47_i_fu_791_p2 <= (tmp_18_i_reg_1087 and ap_pipeline_reg_pp0_iter27_isneg_reg_985);
    sel_tmp4_i_fu_623_p3 <= 
        p_Val2_16_reg_1060 when (sel_tmp3_i_reg_1071(0) = '1') else 
        sel_tmp_i_fu_617_p3;
    sel_tmp50_i_demorgan_fu_846_p2 <= (ap_pipeline_reg_pp0_iter28_tmp_i_i_reg_973 and ap_pipeline_reg_pp0_iter28_tmp_i_i_103_reg_979);
    sel_tmp50_i_fu_850_p2 <= (sel_tmp50_i_demorgan_fu_846_p2 xor ap_const_lv1_1);
    sel_tmp51_i_fu_856_p2 <= (ap_pipeline_reg_pp0_iter28_tmp_2_i_reg_1005 and sel_tmp50_i_fu_850_p2);
    sel_tmp52_i_fu_872_p3 <= 
        ap_const_lv8_0 when (tmp_32_fu_867_p2(0) = '1') else 
        p_Val2_17_reg_1140;
    sel_tmp55_demorgan_i_fu_879_p2 <= (tmp_demorgan_i_fu_814_p2 or ap_pipeline_reg_pp0_iter28_tmp_2_i_reg_1005);
    sel_tmp55_i_fu_884_p2 <= (sel_tmp55_demorgan_i_fu_879_p2 xor ap_const_lv1_1);
    sel_tmp56_i_fu_890_p2 <= (brmerge_i_fu_833_p2 and sel_tmp55_i_fu_884_p2);
    sel_tmp7_i_fu_629_p2 <= (tmp_73_reg_1055 xor ap_const_lv1_1);
    sel_tmp8_i_fu_634_p2 <= (sel_tmp2_i_reg_1066 and sel_tmp7_i_fu_629_p2);
    sel_tmp9_i_fu_639_p3 <= 
        p_Val2_16_reg_1060 when (sel_tmp8_i_fu_634_p2(0) = '1') else 
        sel_tmp4_i_fu_623_p3;
    sel_tmp_i_fu_617_p3 <= 
        tmp_69_reg_1049 when (ap_pipeline_reg_pp0_iter27_tmp_6_i3_reg_1031(0) = '1') else 
        ap_const_lv8_0;

    src1_data_stream_V_blk_n_assign_proc : process(src1_data_stream_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_i_reg_914)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_i_reg_914 = ap_const_lv1_0))) then 
            src1_data_stream_V_blk_n <= src1_data_stream_V_empty_n;
        else 
            src1_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src1_data_stream_V_read_assign_proc : process(dst_data_stream_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_i_reg_914, ap_enable_reg_pp0_iter29, ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914, ap_condition_100)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_i_reg_914 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))))) then 
            src1_data_stream_V_read <= ap_const_logic_1;
        else 
            src1_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;


    src2_data_stream_V_blk_n_assign_proc : process(src2_data_stream_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_i_reg_914)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_i_reg_914 = ap_const_lv1_0))) then 
            src2_data_stream_V_blk_n <= src2_data_stream_V_empty_n;
        else 
            src2_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src2_data_stream_V_read_assign_proc : process(dst_data_stream_V_full_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond_i_reg_914, ap_enable_reg_pp0_iter29, ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914, ap_condition_100)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_i_reg_914 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_condition_100 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter29) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter28_exitcond_i_reg_914) and (dst_data_stream_V_full_n = ap_const_logic_0)))))) then 
            src2_data_stream_V_read <= ap_const_logic_1;
        else 
            src2_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;
    start_write <= (ap_start and start_control_reg);
    tmp10_fu_803_p2 <= (ap_pipeline_reg_pp0_iter27_isneg_reg_985 or sel_tmp41_i_fu_775_p2);
    tmp7_fu_479_p2 <= (not_sel_tmp28_i_fu_473_p2 and tmp_17_i_fu_442_p2);
    tmp8_fu_543_p2 <= (lD_fu_539_p1 and rev_fu_523_p2);
    tmp9_fu_780_p2 <= (newsignbit_fu_664_p3 and sel_tmp41_i_fu_775_p2);
    tmp_10_i_fu_359_p1 <= std_logic_vector(resize(unsigned(F2_2_cast_i_fu_352_p1),54));
    tmp_11_i_fu_363_p2 <= std_logic_vector(shift_right(signed(p_Val2_s_fu_347_p3),to_integer(unsigned('0' & tmp_10_i_fu_359_p1(31-1 downto 0)))));
    tmp_13_i_fu_612_p2 <= std_logic_vector(shift_left(unsigned(tmp_69_reg_1049),to_integer(unsigned('0' & tmp_68_fu_609_p1(8-1 downto 0)))));
    tmp_14_i_fu_387_p2 <= "1" when (signed(F2_reg_1011) > signed(ap_const_lv12_36)) else "0";
    tmp_15_i_fu_392_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(F2_reg_1011));
    tmp_16_i_fu_424_p1 <= std_logic_vector(resize(unsigned(qb_fu_409_p3),8));
    tmp_17_i_fu_442_p2 <= (tmp_74_fu_434_p3 xor ap_const_lv1_1);
    tmp_18_i_fu_509_p2 <= "1" when (signed(pos1_fu_491_p2) < signed(ap_const_lv12_36)) else "0";
    tmp_1_i_fu_269_p3 <= (ap_const_lv1_1 & loc_V_1_fu_237_p1);
    tmp_20_cast_i_fu_397_p1 <= std_logic_vector(resize(unsigned(tmp_15_i_fu_392_p2),32));
    tmp_20_i_fu_529_p1 <= std_logic_vector(resize(unsigned(pos1_cast_i_fu_496_p1),54));
    tmp_21_i_fu_533_p2 <= std_logic_vector(shift_right(signed(p_Val2_s_fu_347_p3),to_integer(unsigned('0' & tmp_20_i_fu_529_p1(31-1 downto 0)))));
    tmp_23_i_fu_563_p2 <= "1" when (signed(pos2_fu_500_p2) < signed(ap_const_lv12_36)) else "0";
    tmp_23_i_not_fu_591_p2 <= (tmp_23_i_fu_563_p2 xor ap_const_lv1_1);
    tmp_24_i_fu_569_p1 <= std_logic_vector(resize(unsigned(pos2_cast_i_fu_505_p1),54));
    tmp_25_i_fu_709_p2 <= "1" when (Range2_V_1_reg_1123 = ap_const_lv54_0) else "0";
    tmp_27_i_fu_579_p2 <= "1" when (pos2_fu_500_p2 = ap_const_lv12_36) else "0";
    tmp_28_i_fu_769_p2 <= (Range1_all_ones_2_i_fu_764_p2 xor ap_const_lv1_1);
    tmp_2_i_fu_287_p2 <= "1" when (tmp_fu_253_p1 = ap_const_lv63_0) else "0";
    tmp_32_fu_867_p2 <= (tmp_s_fu_861_p2 or underflow_reg_1146);
    tmp_4_i_fu_299_p2 <= "1" when (signed(F2_fu_293_p2) > signed(ap_const_lv12_0)) else "0";
    tmp_5_i2_fu_305_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(F2_fu_293_p2));
    tmp_68_fu_609_p1 <= ap_pipeline_reg_pp0_iter27_F2_2_reg_1025(8 - 1 downto 0);
    tmp_69_fu_355_p1 <= p_Val2_s_fu_347_p3(8 - 1 downto 0);
    tmp_6_i3_fu_319_p2 <= "1" when (loc_V_fu_227_p4 = ap_const_lv11_433) else "0";
    tmp_70_fu_331_p4 <= F2_2_fu_311_p3(11 downto 3);
    tmp_71_fu_369_p1 <= tmp_11_i_fu_363_p2(8 - 1 downto 0);
    tmp_72_fu_401_p3 <= p_Val2_s_fu_347_p3(to_integer(unsigned(tmp_20_cast_i_fu_397_p1)) downto to_integer(unsigned(tmp_20_cast_i_fu_397_p1))) when (to_integer(unsigned(tmp_20_cast_i_fu_397_p1))>= 0 and to_integer(unsigned(tmp_20_cast_i_fu_397_p1))<=53) else "-";
    tmp_73_fu_416_p3 <= p_Val2_15_fu_380_p3(7 downto 7);
    tmp_74_fu_434_p3 <= p_Val2_16_fu_428_p2(7 downto 7);
    tmp_76_fu_515_p3 <= pos1_fu_491_p2(11 downto 11);
    tmp_8_i1_fu_265_p1 <= std_logic_vector(resize(unsigned(loc_V_fu_227_p4),12));
    tmp_9_not_i_fu_468_p2 <= (icmp_reg_1043 xor ap_const_lv1_1);
    tmp_demorgan_i_fu_814_p2 <= (ap_pipeline_reg_pp0_iter28_tmp_i_i_reg_973 and ap_pipeline_reg_pp0_iter28_tmp_i_i_103_reg_979);
    tmp_fu_253_p1 <= p_Val2_14_fu_224_p1(63 - 1 downto 0);
    tmp_i5_fu_325_p2 <= "1" when (unsigned(F2_2_fu_311_p3) < unsigned(ap_const_lv12_36)) else "0";
    tmp_i_i_103_fu_247_p2 <= "0" when (loc_V_1_fu_237_p1 = ap_const_lv52_0) else "1";
    tmp_i_i_fu_241_p2 <= "1" when (loc_V_fu_227_p4 = ap_const_lv11_7FF) else "0";
    tmp_s_fu_861_p2 <= (sel_tmp51_i_fu_856_p2 or tmp_demorgan_i_fu_814_p2);
    underflow_fu_795_p3 <= 
        tmp_28_i_fu_769_p2 when (sel_tmp47_i_fu_791_p2(0) = '1') else 
        sel_tmp46_i_fu_786_p2;
    underflow_not_i_fu_818_p2 <= (underflow_reg_1146 xor ap_const_lv1_1);
end behav;
