--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml mig_36_1.twx mig_36_1.ncd -o mig_36_1.twr mig_36_1.pcf

Design file:              mig_36_1.ncd
Physical constraint file: mig_36_1.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2011-10-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY 
   FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO        TIMEGRP "RAMS" TS_SYS_CLK * 
   4; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y302.DATAOUT            ILOGIC_X0Y302.SR                      0.838  
IODELAY_X0Y302.DATAOUT            ILOGIC_X0Y302.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<0>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y151.DQ                   IODELAY_X0Y302.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.838ns.
--------------------------------------------------------------------------------
Slack:                  0.012ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
Report:    0.838ns delay meets   0.850ns timing constraint by 0.012ns
From                              To                                Delay(ns)
IODELAY_X0Y300.DATAOUT            ILOGIC_X0Y300.SR                      0.838  
IODELAY_X0Y300.DATAOUT            ILOGIC_X0Y300.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y150.DQ                   IODELAY_X0Y300.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y298.DATAOUT            ILOGIC_X0Y298.SR                      0.835  
IODELAY_X0Y298.DATAOUT            ILOGIC_X0Y298.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<2>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y149.DQ                   IODELAY_X0Y298.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.SR                      0.803  
IODELAY_X0Y262.DATAOUT            ILOGIC_X0Y262.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y131.DQ                   IODELAY_X0Y262.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.SR                      0.803  
IODELAY_X0Y260.DATAOUT            ILOGIC_X0Y260.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y130.DQ                   IODELAY_X0Y260.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.835ns.
--------------------------------------------------------------------------------
Slack:                  0.015ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/en_dqs_sync
Report:    0.835ns delay meets   0.850ns timing constraint by 0.015ns
From                              To                                Delay(ns)
IODELAY_X0Y258.DATAOUT            ILOGIC_X0Y258.SR                      0.835  
IODELAY_X0Y258.DATAOUT            ILOGIC_X0Y258.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<5>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y129.DQ                   IODELAY_X0Y258.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.SR                      0.803  
IODELAY_X0Y222.DATAOUT            ILOGIC_X0Y222.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<6>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y111.DQ                   IODELAY_X0Y222.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET         
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/
en_dqs_sync"         MAXDELAY = 0.85 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.803ns.
--------------------------------------------------------------------------------
Slack:                  0.047ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
Report:    0.803ns delay meets   0.850ns timing constraint by 0.047ns
From                              To                                Delay(ns)
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.SR                      0.803  
IODELAY_X0Y220.DATAOUT            ILOGIC_X0Y220.DDLY                    0.000  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>" 
MAXDELAY = 0.6         ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   0.529ns.
--------------------------------------------------------------------------------
Slack:                  0.071ns u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
Report:    0.529ns delay meets   0.600ns timing constraint by 0.071ns
From                              To                                Delay(ns)
SLICE_X0Y110.DQ                   IODELAY_X0Y220.DATAIN                 0.529  

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.75 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 3.75 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.416ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.750ns
  Low pulse: 1.875ns
  Low pulse limit: 1.167ns (Tdcmpw_CLKIN_250_300)
  Physical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: u_ddr2_infrastructure/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 1.416ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.167ns (Tdcmpw_CLKIN_250_300)
  Physical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Logical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: u_ddr2_infrastructure/sys_clk_ibufg
--------------------------------------------------------------------------------
Slack: 2.084ns (period - min period limit)
  Period: 3.750ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0
  Logical resource: u_ddr2_infrastructure/gen_pll_adv.u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y5.CLKOUT0
  Clock network: u_ddr2_infrastructure/clk0_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;

 24 paths analyzed, 24 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_24 (SLICE_X17Y120.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_infrastructure/rst200_sync_r_23 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.623ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.478 - 1.419)
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_infrastructure/rst200_sync_r_23 to u_ddr2_infrastructure/rst200_sync_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y110.DQ     Tcko                  0.471   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_23
    SLICE_X17Y120.AX     net (fanout=1)        1.160   u_ddr2_infrastructure/rst200_sync_r<23>
    SLICE_X17Y120.CLK    Tdick                -0.008   u_ddr2_infrastructure/rst200_sync_r<24>
                                                       u_ddr2_infrastructure/rst200_sync_r_24
    -------------------------------------------------  ---------------------------
    Total                                      1.623ns (0.463ns logic, 1.160ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_20 (SLICE_X28Y110.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_infrastructure/rst200_sync_r_19 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.388ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.540 - 0.564)
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_infrastructure/rst200_sync_r_19 to u_ddr2_infrastructure/rst200_sync_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y102.DQ     Tcko                  0.450   u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_ddr2_infrastructure/rst200_sync_r_19
    SLICE_X28Y110.AX     net (fanout=1)        0.950   u_ddr2_infrastructure/rst200_sync_r<19>
    SLICE_X28Y110.CLK    Tdick                -0.012   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_20
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (0.438ns logic, 0.950ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_22 (SLICE_X28Y110.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_22 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_infrastructure/rst200_sync_r_21 to u_ddr2_infrastructure/rst200_sync_r_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y110.BQ     Tcko                  0.471   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_21
    SLICE_X28Y110.CX     net (fanout=1)        0.821   u_ddr2_infrastructure/rst200_sync_r<21>
    SLICE_X28Y110.CLK    Tdick                -0.005   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_22
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.466ns logic, 0.821ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_17 (SLICE_X35Y102.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst200_sync_r_16 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst200_sync_r_16 to u_ddr2_infrastructure/rst200_sync_r_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y102.AQ     Tcko                  0.414   u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_ddr2_infrastructure/rst200_sync_r_16
    SLICE_X35Y102.BX     net (fanout=1)        0.282   u_ddr2_infrastructure/rst200_sync_r<16>
    SLICE_X35Y102.CLK    Tckdi       (-Th)     0.231   u_ddr2_infrastructure/rst200_sync_r<19>
                                                       u_ddr2_infrastructure/rst200_sync_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_5 (SLICE_X43Y98.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst200_sync_r_4 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst200_sync_r_4 to u_ddr2_infrastructure/rst200_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y98.AQ      Tcko                  0.414   u_ddr2_infrastructure/rst200_sync_r<7>
                                                       u_ddr2_infrastructure/rst200_sync_r_4
    SLICE_X43Y98.BX      net (fanout=1)        0.282   u_ddr2_infrastructure/rst200_sync_r<4>
    SLICE_X43Y98.CLK     Tckdi       (-Th)     0.231   u_ddr2_infrastructure/rst200_sync_r<7>
                                                       u_ddr2_infrastructure/rst200_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst200_sync_r_21 (SLICE_X28Y110.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst200_sync_r_20 (FF)
  Destination:          u_ddr2_infrastructure/rst200_sync_r_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst200_sync_r_20 to u_ddr2_infrastructure/rst200_sync_r_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y110.AQ     Tcko                  0.433   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_20
    SLICE_X28Y110.BX     net (fanout=1)        0.285   u_ddr2_infrastructure/rst200_sync_r<20>
    SLICE_X28Y110.CLK    Tckdi       (-Th)     0.242   u_ddr2_infrastructure/rst200_sync_r<23>
                                                       u_ddr2_infrastructure/rst200_sync_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK_200 = PERIOD TIMEGRP "SYS_CLK_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0
  Logical resource: u_ddr2_infrastructure/BUFG_INST.CLK_200_BUFG/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: u_ddr2_infrastructure/clk200_ibufg
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: u_ddr2_infrastructure/rst200_sync_r<24>/SR
  Logical resource: u_ddr2_infrastructure/rst200_sync_r_24/SR
  Location pin: SLICE_X17Y120.SR
  Clock network: u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: u_ddr2_infrastructure/rst200_sync_r<24>/SR
  Logical resource: u_ddr2_infrastructure/rst200_sync_r_24/SR
  Location pin: SLICE_X17Y120.SR
  Clock network: u_ddr2_infrastructure/locked_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         TS_SYS_CLK * 4;

 384 paths analyzed, 384 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.758ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_63 (SLICE_X4Y108.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_63 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.233ns (Levels of Logic = 1)
  Clock Path Skew:      -0.333ns (3.531 - 3.864)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y122.DQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X2Y108.A2      net (fanout=32)       2.090   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X2Y108.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/rd_data_fall<61>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq/rd_data_fall1
    SLICE_X4Y108.DX      net (fanout=2)        0.604   u_ddr2_top_0/u_mem_if_top/rd_data_fall<63>
    SLICE_X4Y108.CLK     Tdick                -0.005   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<63>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r_63
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (0.539ns logic, 2.694ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_62 (SLICE_X7Y109.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_62 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.186ns (Levels of Logic = 1)
  Clock Path Skew:      -0.342ns (3.522 - 3.864)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y122.DQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X4Y108.A4      net (fanout=32)       2.014   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X4Y108.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_fall_r<63>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq/rd_data_rise1
    SLICE_X7Y109.CX      net (fanout=2)        0.624   u_ddr2_top_0/u_mem_if_top/rd_data_rise<62>
    SLICE_X7Y109.CLK     Tdick                 0.004   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<63>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_62
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (0.548ns logic, 2.638ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (SLICE_X7Y118.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59 (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.479ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (1.447 - 1.602)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y122.DQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[7].u_ff_rd_data_sel
    SLICE_X6Y114.D4      net (fanout=32)       2.020   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
    SLICE_X6Y114.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<59>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/rd_data_fall1
    SLICE_X7Y118.DX      net (fanout=2)        0.913   u_ddr2_top_0/u_mem_if_top/rd_data_fall<59>
    SLICE_X7Y118.CLK     Tdick                 0.002   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<59>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_59
    -------------------------------------------------  ---------------------------
    Total                                      3.479ns (0.546ns logic, 2.933ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_40 (SLICE_X9Y125.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.888ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.287ns (3.881 - 3.594)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y122.BQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X9Y125.A6      net (fanout=32)       0.671   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X9Y125.CLK     Tah         (-Th)     0.197   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<43>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_40_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_40
    -------------------------------------------------  ---------------------------
    Total                                      0.888ns (0.217ns logic, 0.671ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41 (SLICE_X9Y125.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.892ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.287ns (3.881 - 3.594)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y122.BQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[5].u_ff_rd_data_sel
    SLICE_X9Y125.B6      net (fanout=32)       0.674   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<5>
    SLICE_X9Y125.CLK     Tah         (-Th)     0.196   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<43>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_41_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_41
    -------------------------------------------------  ---------------------------
    Total                                      0.892ns (0.218ns logic, 0.674ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_23 (SLICE_X5Y143.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.933ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.310ns (3.955 - 3.645)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y142.CQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rd_data_sel[2].u_ff_rd_data_sel
    SLICE_X5Y143.D5      net (fanout=32)       0.714   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/rd_data_sel<2>
    SLICE_X5Y143.CLK     Tah         (-Th)     0.195   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall<23>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/fall_data_23_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_fall_23
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.219ns logic, 0.714ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;

 128 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.984ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_33 (SLICE_X8Y133.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_33 (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.894ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.648 - 0.673)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y121.AQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[4].u_ff_rden_sel_mux
    SLICE_X8Y133.B1      net (fanout=16)       2.420   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<4>
    SLICE_X8Y133.CLK     Tas                   0.003   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_33_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_33
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.474ns logic, 2.420ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4 (SLICE_X9Y155.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4 (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.654ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (1.557 - 1.605)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y138.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    SLICE_X9Y155.A3      net (fanout=16)       2.178   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<0>
    SLICE_X9Y155.CLK     Tas                   0.026   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_4_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_4
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (0.476ns logic, 2.178ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5 (SLICE_X9Y155.B3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5 (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.652ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (1.557 - 1.605)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y138.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[0].u_ff_rden_sel_mux
    SLICE_X9Y155.B3      net (fanout=16)       2.175   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<0>
    SLICE_X9Y155.CLK     Tas                   0.027   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_5_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_5
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (0.477ns logic, 2.175ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_44 (SLICE_X9Y120.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.715ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.095ns (0.720 - 0.625)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y121.BQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux
    SLICE_X9Y120.A6      net (fanout=16)       0.479   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<5>
    SLICE_X9Y120.CLK     Tah         (-Th)     0.197   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<47>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_44_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_44
    -------------------------------------------------  ---------------------------
    Total                                      0.715ns (0.236ns logic, 0.479ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_45 (SLICE_X9Y120.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.719ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.095ns (0.720 - 0.625)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y121.BQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[5].u_ff_rden_sel_mux
    SLICE_X9Y120.B6      net (fanout=16)       0.482   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<5>
    SLICE_X9Y120.CLK     Tah         (-Th)     0.196   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<47>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_45_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_45
    -------------------------------------------------  ---------------------------
    Total                                      0.719ns (0.237ns logic, 0.482ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_24 (SLICE_X8Y139.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.073ns (0.716 - 0.643)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y138.DQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[3].u_ff_rden_sel_mux
    SLICE_X8Y139.A6      net (fanout=16)       0.545   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<3>
    SLICE_X8Y139.CLK     Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise<27>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rise_data_24_mux00001
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_out_rise_24
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.195ns logic, 0.545ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_SYS_CLK * 4;

 295 paths analyzed, 295 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.784ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n (OLOGIC_X0Y198.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.320ns (Levels of Logic = 1)
  Clock Path Skew:      -0.272ns (3.514 - 3.786)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y117.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X10Y97.D6      net (fanout=155)      2.328   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X10Y97.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/we_n_mux
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/we_n_mux1
    OLOGIC_X0Y198.D1     net (fanout=1)        1.014   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/we_n_mux
    OLOGIC_X0Y198.CLK    Todck                 0.434   ddr2_we_n_OBUF
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/u_ff_we_n
    -------------------------------------------------  ---------------------------
    Total                                      4.320ns (0.978ns logic, 3.342ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n (OLOGIC_X0Y197.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.242ns (Levels of Logic = 1)
  Clock Path Skew:      -0.273ns (3.513 - 3.786)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y117.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X10Y98.A6      net (fanout=155)      2.458   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X10Y98.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux_0_mux00001
    OLOGIC_X0Y197.D1     net (fanout=1)        0.806   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/cs_n_mux
    OLOGIC_X0Y197.CLK    Todck                 0.434   ddr2_cs_n_0_OBUF
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n
    -------------------------------------------------  ---------------------------
    Total                                      4.242ns (0.978ns logic, 3.264ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba (OLOGIC_X0Y202.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.314ns (Levels of Logic = 1)
  Clock Path Skew:      -0.184ns (3.602 - 3.786)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y117.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X10Y96.B6      net (fanout=155)      2.318   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X10Y96.B       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux<1>1
    OLOGIC_X0Y202.D1     net (fanout=1)        1.018   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/ba_mux<1>
    OLOGIC_X0Y202.CLK    Todck                 0.434   ddr2_ba_1_OBUF
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_ba[1].u_ff_ba
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (0.978ns logic, 3.336ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_108 (SLICE_X8Y116.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_108 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.268ns (3.789 - 3.521)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at 0.937ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_108
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y117.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X8Y116.A6      net (fanout=155)      0.307   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X8Y116.CLK     Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<108>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<108>11
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_108
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.195ns logic, 0.307ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_104 (SLICE_X8Y121.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_104 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.349ns (3.870 - 3.521)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at 0.937ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y117.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X8Y121.A6      net (fanout=155)      0.478   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X8Y121.CLK     Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<104>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<104>11
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_104
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.195ns logic, 0.478ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (SLICE_X8Y119.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.700ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.273ns (3.794 - 3.521)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 rising at 0.937ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y117.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X8Y119.AX      net (fanout=155)      0.522   u_ddr2_top_0/u_mem_if_top/u_phy_top/phy_init_data_sel
    SLICE_X8Y119.CLK     Tckdi       (-Th)     0.236   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.178ns logic, 0.522ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" TS_SYS_CLK * 4;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS"         TS_SYS_CLK * 4;

 40 paths analyzed, 40 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.104ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y118.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.693ns (Levels of Logic = 1)
  Clock Path Skew:      -0.219ns (3.502 - 3.721)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y117.BQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[5].u_ff_gate_dly
    SLICE_X24Y118.A2     net (fanout=1)        1.215   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<5>
    SLICE_X24Y118.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.693ns (0.478ns logic, 1.215ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X28Y119.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.488ns (Levels of Logic = 1)
  Clock Path Skew:      -0.334ns (3.455 - 3.789)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y120.AQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[0].u_ff_gate_dly
    SLICE_X28Y119.A2     net (fanout=1)        1.010   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<0>
    SLICE_X28Y119.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[0].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (0.478ns logic, 1.010ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y118.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.424ns (Levels of Logic = 1)
  Clock Path Skew:      -0.283ns (3.502 - 3.785)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y118.CQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[10].u_ff_gate_dly
    SLICE_X24Y118.D2     net (fanout=1)        0.964   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<10>
    SLICE_X24Y118.CLK    Tas                   0.010   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      1.424ns (0.460ns logic, 0.964ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y118.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.277ns (3.766 - 3.489)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y116.CQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[14].u_ff_gate_dly
    SLICE_X24Y118.D6     net (fanout=1)        0.283   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<14>
    SLICE_X24Y118.CLK    Tah         (-Th)     0.216   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.198ns logic, 0.283ns route)
                                                       (41.2% logic, 58.8% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y118.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.246ns (3.766 - 3.520)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y118.BQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<11>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[9].u_ff_gate_dly
    SLICE_X24Y118.A6     net (fanout=1)        0.268   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<9>
    SLICE_X24Y118.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (SLICE_X24Y118.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.570ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.277ns (3.766 - 3.489)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y116.BQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<15>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate_dly[13].u_ff_gate_dly
    SLICE_X24Y118.D5     net (fanout=1)        0.372   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_r<13>
    SLICE_X24Y118.CLK    Tah         (-Th)     0.216   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_srl_out_r<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].u_gate_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[2].gen_gate_base_dly_gt3.u_gate_srl_ff
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.198ns logic, 0.372ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS"         TS_SYS_CLK * 4;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.864ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y118.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (3.374 - 3.635)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y118.AQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[0].u_ff_rden_dly
    SLICE_X44Y118.A2     net (fanout=1)        0.954   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<0>
    SLICE_X44Y118.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.457ns logic, 0.954ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y118.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (3.374 - 3.635)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y118.CQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[2].u_ff_rden_dly
    SLICE_X44Y118.A4     net (fanout=1)        0.694   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<2>
    SLICE_X44Y118.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.457ns logic, 0.694ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y118.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.062ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (3.374 - 3.635)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y118.BQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X44Y118.A3     net (fanout=1)        0.605   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X44Y118.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      1.062ns (0.457ns logic, 0.605ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y118.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.461ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.250ns (3.628 - 3.378)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y118.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[4].u_ff_rden_dly
    SLICE_X44Y118.A6     net (fanout=1)        0.266   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<4>
    SLICE_X44Y118.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.195ns logic, 0.266ns route)
                                                       (42.3% logic, 57.7% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y118.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.247ns (3.628 - 3.381)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y118.DQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[3].u_ff_rden_dly
    SLICE_X44Y118.A5     net (fanout=1)        0.518   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
    SLICE_X44Y118.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.195ns logic, 0.518ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (SLICE_X44Y118.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.247ns (3.628 - 3.381)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y118.BQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[1].u_ff_rden_dly
    SLICE_X44Y118.A3     net (fanout=1)        0.557   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<1>
    SLICE_X44Y118.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/phy_calib_rden<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[0].u_calib_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.195ns logic, 0.557ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.882ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X68Y109.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.429ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (3.335 - 3.596)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y108.AQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[0].u_ff_cal_rden_dly
    SLICE_X68Y109.A2     net (fanout=1)        0.951   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<0>
    SLICE_X68Y109.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (0.478ns logic, 0.951ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X68Y109.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.093ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (3.335 - 3.596)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y108.BQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[1].u_ff_cal_rden_dly
    SLICE_X68Y109.A3     net (fanout=1)        0.615   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<1>
    SLICE_X68Y109.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.093ns (0.478ns logic, 0.615ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X68Y109.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.050ns (Levels of Logic = 1)
  Clock Path Skew:      -0.261ns (3.335 - 3.596)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y108.DQ     Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X68Y109.A5     net (fanout=1)        0.572   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X68Y109.CLK    Tas                   0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      1.050ns (0.478ns logic, 0.572ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         TS_SYS_CLK * 4;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X68Y109.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.051ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.229ns (3.586 - 3.357)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y109.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[4].u_ff_cal_rden_dly
    SLICE_X68Y109.A6     net (fanout=1)        0.277   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<4>
    SLICE_X68Y109.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.195ns logic, 0.277ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X68Y109.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.241ns (3.586 - 3.345)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y108.CQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[2].u_ff_cal_rden_dly
    SLICE_X68Y109.A4     net (fanout=1)        0.490   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<2>
    SLICE_X68Y109.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.214ns logic, 0.490ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (SLICE_X68Y109.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.241ns (3.586 - 3.345)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y108.DQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_cal_rden_dly[3].u_ff_cal_rden_dly
    SLICE_X68Y109.A5     net (fanout=1)        0.526   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_a_r<3>
    SLICE_X68Y109.CLK    Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_srl_out_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/u_calib_rden_srl_out_r
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.214ns logic, 0.526ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP 
"EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.690ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y300.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y150.DQ        Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y300.DATAIN  net (fanout=1)        0.529   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y300.DATAOUT Tioddo_DATAIN         1.338   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y300.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y300.CLK      Tidockd               0.352   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.529   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.338   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tidockd               0.352   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          3.850ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y110.DQ        Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y220.DATAIN  net (fanout=1)        0.529   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y220.DATAOUT Tioddo_DATAIN         1.338   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y220.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y220.CLK      Tidockd               0.352   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.690ns (2.161ns logic, 0.529ns route)
                                                         (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_FROM_EN_DQS_FF_TO_DQ_CE_FF = MAXDELAY FROM TIMEGRP "EN_DQS_FF" TO TIMEGRP         "TNM_DQ_CE_IDDR" 3.85 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y300.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y150.DQ        Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[1].u_en_dqs_ff
    IODELAY_X0Y300.DATAIN  net (fanout=1)        0.487   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<1>
    IODELAY_X0Y300.DATAOUT Tioddo_DATAIN         1.728   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y300.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y300.CLK      Tiockdd     (-Th)    -0.115   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y260.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y130.DQ        Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[4].u_en_dqs_ff
    IODELAY_X0Y260.DATAIN  net (fanout=1)        0.487   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<4>
    IODELAY_X0Y260.DATAOUT Tioddo_DATAIN         1.728   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y260.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y260.CLK      Tiockdd     (-Th)    -0.115   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<4>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (ILOGIC_X0Y220.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X0Y110.DQ        Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_gate[7].u_en_dqs_ff
    IODELAY_X0Y220.DATAIN  net (fanout=1)        0.487   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<7>
    IODELAY_X0Y220.DATAOUT Tioddo_DATAIN         1.728   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iodelay_dq_ce
    ILOGIC_X0Y220.DDLY     net (fanout=2)        0.000   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/en_dqs_sync
    ILOGIC_X0Y220.CLK      Tiockdd     (-Th)    -0.115   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ---------------------------------------------------  ---------------------------
    Total                                        2.763ns (2.276ns logic, 0.487ns route)
                                                         (82.4% logic, 17.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP 
"TNM_DQS_FLOPS"         1.9 ns;

 128 paths analyzed, 64 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   3.656ns.
 Maximum delay is   1.852ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y283.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y298.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y283.CE1    net (fanout=8)        0.819   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y283.CLK    Tice1ck               0.581   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (1.098ns logic, 0.819ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.893ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y298.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y283.CE1    net (fanout=8)        0.819   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y283.CLKB   Tice1ck               0.557   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (1.074ns logic, 0.819ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y282.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y298.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y282.CE1    net (fanout=8)        0.819   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y282.CLK    Tice1ck               0.581   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (1.098ns logic, 0.819ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.893ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y298.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y282.CE1    net (fanout=8)        0.819   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<2>
    ILOGIC_X0Y282.CLKB   Tice1ck               0.557   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.893ns (1.074ns logic, 0.819ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y243.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.914ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y258.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y243.CE1    net (fanout=8)        0.816   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
    ILOGIC_X0Y243.CLK    Tice1ck               0.581   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (1.098ns logic, 0.816ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          1.900ns
  Data Path Delay:      1.890ns (Levels of Logic = 0)
  Clock Path Skew:      0.100ns (0.296 - 0.196)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y258.Q1     Tickq                 0.517   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y243.CE1    net (fanout=8)        0.816   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<5>
    ILOGIC_X0Y243.CLKB   Tice1ck               0.557   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (1.074ns logic, 0.816ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"         1.9 ns;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y227.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y227.CE1    net (fanout=8)        0.343   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y227.CLKB   Tickce1     (-Th)    -0.261   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y227.CE1    net (fanout=8)        0.343   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y227.CLK    Tickce1     (-Th)    -0.287   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y226.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y226.CE1    net (fanout=8)        0.343   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y226.CLKB   Tickce1     (-Th)    -0.261   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.737ns logic, 0.343ns route)
                                                       (68.2% logic, 31.8% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y226.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y220.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y226.CE1    net (fanout=8)        0.343   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<7>
    ILOGIC_X0Y226.CLK    Tickce1     (-Th)    -0.287   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.763ns logic, 0.343ns route)
                                                       (69.0% logic, 31.0% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y307.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y300.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y307.CE1    net (fanout=8)        0.348   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y307.CLKB   Tickce1     (-Th)    -0.261   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.737ns logic, 0.348ns route)
                                                       (67.9% logic, 32.1% route)
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (ILOGIC_X0Y307.CE1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.081ns (0.264 - 0.183)
  Source Clock:         u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Destination Clock:    u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1> falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y300.Q1     Tickq                 0.476   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce
    ILOGIC_X0Y307.CE1    net (fanout=8)        0.348   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/dq_ce<1>
    ILOGIC_X0Y307.CLK    Tickce1     (-Th)    -0.287   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg1_out_fall_sg1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_iddr_dq
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.763ns logic, 0.348ns route)
                                                       (68.7% logic, 31.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP       
  "u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK HIGH 50%;

 4468 paths analyzed, 2825 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.748ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_n_180_r1 (SLICE_X4Y126.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_n_180_r1 (FF)
  Requirement:          2.813ns
  Data Path Delay:      2.436ns (Levels of Logic = 0)
  Clock Path Skew:      -0.191ns (3.616 - 3.807)
  Source Clock:         clk90 falling at 2.812ns
  Destination Clock:    clk0 falling at 5.625ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_n_180_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y107.AQ      Tcko                  0.467   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270
    SLICE_X4Y126.SR      net (fanout=2)        1.425   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_270
    SLICE_X4Y126.CLK     Tsrck                 0.544   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_n_180_r1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_oe_n_180_r1
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (1.011ns logic, 1.425ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_tb_top_0/u_tb_test_cmp/byte_err_fall_r_1 (SLICE_X27Y147.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2 (FF)
  Destination:          u_ddr2_tb_top_0/u_tb_test_cmp/byte_err_fall_r_1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.626ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (1.507 - 1.519)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2 to u_ddr2_tb_top_0/u_tb_test_cmp/byte_err_fall_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y128.AQ     Tcko                  0.471   u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2
                                                       u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2
    SLICE_X28Y133.D5     net (fanout=2)        0.669   u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2
    SLICE_X28Y133.D      Tilo                  0.094   u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_r2<35>
                                                       u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2_inv1_INV_0
    SLICE_X27Y147.SR     net (fanout=16)       1.847   u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2_inv
    SLICE_X27Y147.CLK    Tsrck                 0.545   u_ddr2_tb_top_0/u_tb_test_cmp/byte_err_fall_r<1>
                                                       u_ddr2_tb_top_0/u_tb_test_cmp/byte_err_fall_r_1
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (1.110ns logic, 2.516ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_tb_top_0/u_tb_test_cmp/byte_err_rise_r_0 (SLICE_X27Y148.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2 (FF)
  Destination:          u_ddr2_tb_top_0/u_tb_test_cmp/byte_err_rise_r_0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.582ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (1.500 - 1.519)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2 to u_ddr2_tb_top_0/u_tb_test_cmp/byte_err_rise_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y128.AQ     Tcko                  0.471   u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2
                                                       u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2
    SLICE_X28Y133.D5     net (fanout=2)        0.669   u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2
    SLICE_X28Y133.D      Tilo                  0.094   u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_r2<35>
                                                       u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2_inv1_INV_0
    SLICE_X27Y148.SR     net (fanout=16)       1.803   u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2_inv
    SLICE_X27Y148.CLK    Tsrck                 0.545   u_ddr2_tb_top_0/u_tb_test_cmp/byte_err_rise_r<0>
                                                       u_ddr2_tb_top_0/u_tb_test_cmp/byte_err_rise_r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (1.110ns logic, 2.472ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (SLICE_X20Y121.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.284ns (3.849 - 3.565)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7 to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y121.DQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_7
    SLICE_X20Y121.DX     net (fanout=1)        0.288   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
    SLICE_X20Y121.CLK    Tckdi       (-Th)     0.230   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[7].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.203ns logic, 0.288ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0 (SLICE_X33Y128.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 0)
  Clock Path Skew:      0.248ns (3.733 - 3.485)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0 to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y127.AQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_0
    SLICE_X33Y128.AX     net (fanout=2)        0.300   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<0>
    SLICE_X33Y128.CLK    Tckdi       (-Th)     0.229   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.204ns logic, 0.300ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (SLICE_X20Y121.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 0)
  Clock Path Skew:      0.284ns (3.849 - 3.565)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk0 rising at 3.750ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6 to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y121.CQ     Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel_6
    SLICE_X20Y121.CX     net (fanout=1)        0.412   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_sel<6>
    SLICE_X20Y121.CLK    Tckdi       (-Th)     0.230   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rden_sel_mux<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/gen_rden_sel_mux[6].u_ff_rden_sel_mux
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.203ns logic, 0.412ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr2_infrastructure_clk0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk0_bufg_in" TS_SYS_CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.275ns (Torpwh)
  Physical resource: ddr2_cs_n_0_OBUF/REV
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io/gen_cs_n[0]..u_ff_cs_n/REV
  Location pin: OLOGIC_X0Y197.REV
  Clock network: u_ddr2_infrastructure/rst0_sync_r_24_2
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/dqs_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y303.SR
  Clock network: u_ddr2_infrastructure/rst0_sync_r_24_2
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_tri_state_dqs/SR
  Location pin: OLOGIC_X0Y301.SR
  Clock network: u_ddr2_infrastructure/rst0_sync_r_24_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP      
   "u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK PHASE 0.9375 ns HIGH        
 50%;

 652 paths analyzed, 645 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.631ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (SLICE_X5Y105.DX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (FF)
  Requirement:          2.812ns
  Data Path Delay:      2.295ns (Levels of Logic = 1)
  Clock Path Skew:      -0.236ns (3.548 - 3.784)
  Source Clock:         clkdiv0 rising at 0.000ns
  Destination Clock:    clk90 falling at 2.812ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y101.CQ     Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X9Y100.D5      net (fanout=2)        0.991   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_wren
    SLICE_X9Y100.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001
    SLICE_X5Y105.DX      net (fanout=2)        0.753   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
    SLICE_X5Y105.CLK     Tdick                 0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    -------------------------------------------------  ---------------------------
    Total                                      2.295ns (0.551ns logic, 1.744ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270 (FF)
  Requirement:          2.812ns
  Data Path Delay:      1.995ns (Levels of Logic = 1)
  Clock Path Skew:      -0.125ns (3.548 - 3.673)
  Source Clock:         clk0 rising at 0.000ns
  Destination Clock:    clk90 falling at 2.812ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y91.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
                                                       u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X9Y100.D6      net (fanout=2)        0.691   u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_wren
    SLICE_X9Y100.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages_0_mux00001
    SLICE_X5Y105.DX      net (fanout=2)        0.753   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
    SLICE_X5Y105.CLK     Tdick                 0.007   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_270
    -------------------------------------------------  ---------------------------
    Total                                      1.995ns (0.551ns logic, 1.444ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_56 (SLICE_X7Y115.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_56 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.328ns (Levels of Logic = 1)
  Clock Path Skew:      -0.163ns (1.451 - 1.614)
  Source Clock:         clk90 rising at 0.937ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y128.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X0Y131.B5      net (fanout=1)        0.586   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X0Y131.B       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X7Y115.SR      net (fanout=11)       1.651   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X7Y115.CLK     Tsrck                 0.547   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<56>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_56
    -------------------------------------------------  ---------------------------
    Total                                      3.328ns (1.091ns logic, 2.237ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52 (SLICE_X7Y115.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.326ns (Levels of Logic = 1)
  Clock Path Skew:      -0.163ns (1.451 - 1.614)
  Source Clock:         clk90 rising at 0.937ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y128.AQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r_0
    SLICE_X0Y131.B5      net (fanout=1)        0.586   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_r<0>
    SLICE_X0Y131.B       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/en_dqs<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_mux0000<0>11
    SLICE_X7Y115.SR      net (fanout=11)       1.651   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/N3
    SLICE_X7Y115.CLK     Tsrck                 0.545   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r<56>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_data_r_52
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (1.089ns logic, 2.237ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK PHASE 0.9375 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAMB36_X0Y23.ENARDENL), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (0.855 - 0.646)
  Source Clock:         clk90 rising at 4.687ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y119.AQ         Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y23.ENARDENL   net (fanout=2)        0.626   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y23.CLKARDCLKU Trckc_RDEN  (-Th)     0.395   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         0.664ns (0.038ns logic, 0.626ns route)
                                                          (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 0)
  Clock Path Skew:      0.204ns (0.850 - 0.646)
  Source Clock:         clk90 rising at 4.687ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X8Y119.AQ         Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y23.ENARDENL   net (fanout=2)        0.626   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y23.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    ----------------------------------------------------  ---------------------------
    Total                                         0.664ns (0.038ns logic, 0.626ns route)
                                                          (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (0.839 - 0.646)
  Source Clock:         clk90 rising at 4.687ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1 to u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X8Y119.AQ             Tcko                  0.433   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
                                                              u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y23.ENARDENL       net (fanout=2)        0.626   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wdf_rden_90_r1
    RAMB36_X0Y23.REGCLKARDRCLKU Trckc_RDEN  (-Th)     0.395   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
                                                              u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr/.gen_wdf[1].u_wdf
    --------------------------------------------------------  ---------------------------
    Total                                             0.664ns (0.038ns logic, 0.626ns route)
                                                              (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rst_tmp_shift23 (SLICE_X23Y142.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rst_tmp_shift22 (FF)
  Destination:          u_ddr2_infrastructure/rst_tmp_shift23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk90 rising at 4.687ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rst_tmp_shift22 to u_ddr2_infrastructure/rst_tmp_shift23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y142.CQ     Tcko                  0.414   u_ddr2_infrastructure/rst_tmp_shift23
                                                       u_ddr2_infrastructure/rst_tmp_shift22
    SLICE_X23Y142.DX     net (fanout=1)        0.284   u_ddr2_infrastructure/rst_tmp_shift22
    SLICE_X23Y142.CLK    Tckdi       (-Th)     0.219   u_ddr2_infrastructure/rst_tmp_shift23
                                                       u_ddr2_infrastructure/rst_tmp_shift23
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.195ns logic, 0.284ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (SLICE_X0Y128.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.024ns (0.699 - 0.675)
  Source Clock:         clk90 rising at 4.687ns
  Destination Clock:    clk90 rising at 4.687ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y128.BQ      Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r_1
    SLICE_X0Y128.A6      net (fanout=7)        0.314   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<1>
    SLICE_X0Y128.CLK     Tah         (-Th)     0.219   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/rst90_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_mux0000<11>1
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_data_f_0
    -------------------------------------------------  ---------------------------
    Total                                      0.509ns (0.195ns logic, 0.314ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr2_infrastructure_clk90_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clk90_bufg_in" TS_SYS_CLK PHASE 0.9375 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/dq_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y319.SR
  Clock network: u_ddr2_infrastructure/rst90_sync_r<24>
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/dq_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y318.SR
  Clock network: u_ddr2_infrastructure/rst90_sync_r_24_6
--------------------------------------------------------------------------------
Slack: 1.250ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.750ns
  High pulse: 1.875ns
  High pulse limit: 1.250ns (Tospwh)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/dq_out/SR
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq/u_tri_state_dq/SR
  Location pin: OLOGIC_X0Y317.SR
  Clock network: u_ddr2_infrastructure/rst90_sync_r_24_5
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP    
     "u_ddr2_infrastructure_clkdiv0_bufg_in" TS_SYS_CLK / 0.5 HIGH 50%;

 11044 paths analyzed, 3994 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.671ns.
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10 (SLICE_X9Y147.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.335ns (3.649 - 3.984)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y153.BQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg3b_out_fall
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X2Y150.D2      net (fanout=2)        0.951   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg2a_out_fall
    SLICE_X2Y150.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/rd_data_fall1
    SLICE_X9Y147.CX      net (fanout=2)        1.019   u_ddr2_top_0/u_mem_if_top/rd_data_fall<10>
    SLICE_X9Y147.CLK     Tdick                 0.004   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<11>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (0.569ns logic, 1.970ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.138ns (Levels of Logic = 1)
  Clock Path Skew:      -0.335ns (3.649 - 3.984)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y153.DQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg3b_out_fall
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X2Y150.D5      net (fanout=2)        0.550   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/stg3b_out_fall
    SLICE_X2Y150.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/dqs_rst_n_r
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/rd_data_fall1
    SLICE_X9Y147.CX      net (fanout=2)        1.019   u_ddr2_top_0/u_mem_if_top/rd_data_fall<10>
    SLICE_X9Y147.CLK     Tdick                 0.004   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<11>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_10
    -------------------------------------------------  ---------------------------
    Total                                      2.138ns (0.569ns logic, 1.569ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61 (SLICE_X9Y111.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.438ns (Levels of Logic = 1)
  Clock Path Skew:      -0.343ns (3.507 - 3.850)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y106.BQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg3b_out_rise
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_rise
    SLICE_X4Y109.D1      net (fanout=2)        1.358   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg2a_out_rise
    SLICE_X4Y109.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/rd_data_rise1
    SLICE_X9Y111.BX      net (fanout=2)        0.547   u_ddr2_top_0/u_mem_if_top/rd_data_rise<61>
    SLICE_X9Y111.CLK     Tdick                -0.011   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (0.533ns logic, 1.905ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.036ns (Levels of Logic = 1)
  Clock Path Skew:      -0.343ns (3.507 - 3.850)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y106.DQ      Tcko                  0.450   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg3b_out_rise
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_rise
    SLICE_X4Y109.D2      net (fanout=2)        0.956   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/stg3b_out_rise
    SLICE_X4Y109.D       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_n_90_r1<1>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq/rd_data_rise1
    SLICE_X9Y111.BX      net (fanout=2)        0.547   u_ddr2_top_0/u_mem_if_top/rd_data_rise<61>
    SLICE_X9Y111.CLK     Tdick                -0.011   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r<63>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r_61
    -------------------------------------------------  ---------------------------
    Total                                      2.036ns (0.533ns logic, 1.503ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1 (SLICE_X11Y149.BX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.360ns (Levels of Logic = 1)
  Clock Path Skew:      -0.378ns (3.632 - 4.010)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y159.AQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_fall
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg2a_fall
    SLICE_X7Y155.A5      net (fanout=2)        1.062   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg2a_out_fall
    SLICE_X7Y155.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_fall1
    SLICE_X11Y149.BX     net (fanout=2)        0.744   u_ddr2_top_0/u_mem_if_top/rd_data_fall<1>
    SLICE_X11Y149.CLK    Tdick                -0.011   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (0.554ns logic, 1.806ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.095ns (Levels of Logic = 1)
  Clock Path Skew:      -0.378ns (3.632 - 4.010)
  Source Clock:         clk0 rising at 3.750ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y159.CQ      Tcko                  0.471   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/stg3b_out_fall
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/gen_stg2_sg1.u_ff_stg3b_fall
    SLICE_X7Y155.A6      net (fanout=2)        0.797   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/stg3b_out_fall
    SLICE_X7Y155.A       Tilo                  0.094   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dq<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq/rd_data_fall1
    SLICE_X11Y149.BX     net (fanout=2)        0.744   u_ddr2_top_0/u_mem_if_top/rd_data_fall<1>
    SLICE_X11Y149.CLK    Tdick                -0.011   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r<3>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_fall_1x_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (0.554ns logic, 1.541ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clkdiv0_bufg_in" TS_SYS_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_4 (SLICE_X16Y130.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_33 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.656ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (3.824 - 3.615)
  Source Clock:         clk0 rising at 7.500ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_33 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y133.BQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_33
    SLICE_X16Y130.AX     net (fanout=2)        0.478   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<33>
    SLICE_X16Y130.CLK    Tckdi       (-Th)     0.236   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_bit1_r1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.178ns logic, 0.478ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_4 (SLICE_X14Y130.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_32 (FF)
  Destination:          u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.696ns (Levels of Logic = 0)
  Clock Path Skew:      0.243ns (3.858 - 3.615)
  Source Clock:         clk0 rising at 7.500ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.124ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_32 to u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y133.AQ     Tcko                  0.414   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<35>
                                                       u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r_32
    SLICE_X14Y130.AX     net (fanout=2)        0.511   u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd/rd_data_in_rise_r<32>
    SLICE_X14Y130.CLK    Tckdi       (-Th)     0.229   u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1<7>
                                                       u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rd_data_rise_1x_r1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.185ns logic, 0.511ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point u_ddr2_infrastructure/rstdiv0_sync_r_10_2 (SLICE_X26Y124.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_ddr2_infrastructure/rstdiv0_sync_r_9 (FF)
  Destination:          u_ddr2_infrastructure/rstdiv0_sync_r_10_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.359ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.176 - 0.139)
  Source Clock:         clkdiv0 rising at 7.500ns
  Destination Clock:    clkdiv0 rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u_ddr2_infrastructure/rstdiv0_sync_r_9 to u_ddr2_infrastructure/rstdiv0_sync_r_10_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y124.AQ     Tcko                  0.414   u_ddr2_infrastructure/rstdiv0_sync_r<11>
                                                       u_ddr2_infrastructure/rstdiv0_sync_r_9
    SLICE_X26Y124.BX     net (fanout=5)        0.176   u_ddr2_infrastructure/rstdiv0_sync_r<9>
    SLICE_X26Y124.CLK    Tckdi       (-Th)     0.231   u_ddr2_infrastructure/rstdiv0_sync_r_10_4
                                                       u_ddr2_infrastructure/rstdiv0_sync_r_10_2
    -------------------------------------------------  ---------------------------
    Total                                      0.359ns (0.183ns logic, 0.176ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_ddr2_infrastructure_clkdiv0_bufg_in = PERIOD TIMEGRP
        "u_ddr2_infrastructure_clkdiv0_bufg_in" TS_SYS_CLK / 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq/u_idelay_dq/C
  Location pin: IODELAY_X0Y227.C
  Clock network: clkdiv0
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iodelay_dq_ce/C
  Location pin: IODELAY_X0Y300.C
  Clock network: clkdiv0
--------------------------------------------------------------------------------
Slack: 3.501ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Logical resource: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_idelay_dqs/C
  Location pin: IODELAY_X0Y261.C
  Clock network: clkdiv0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS_CLK                     |      3.750ns|      2.334ns|      3.748ns|            0|            0|            0|        17021|
| TS_MC_RD_DATA_SEL             |     15.000ns|      3.758ns|          N/A|            0|            0|          384|            0|
| TS_MC_RDEN_SEL_MUX            |     15.000ns|      2.984ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     15.000ns|      4.784ns|          N/A|            0|            0|          295|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     15.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_GATE_DLY                |     15.000ns|      2.104ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     15.000ns|      1.864ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     15.000ns|      1.882ns|          N/A|            0|            0|            5|            0|
| TS_u_ddr2_infrastructure_clk0_|      3.750ns|      3.748ns|          N/A|            0|            0|         4468|            0|
| bufg_in                       |             |             |             |             |             |             |             |
| TS_u_ddr2_infrastructure_clk90|      3.750ns|      3.631ns|          N/A|            0|            0|          652|            0|
| _bufg_in                      |             |             |             |             |             |             |             |
| TS_u_ddr2_infrastructure_clkdi|      7.500ns|      6.671ns|          N/A|            0|            0|        11044|            0|
| v0_bufg_in                    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200_n       |    1.599|         |         |         |
clk200_p       |    1.599|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk200_n       |    1.599|         |         |         |
clk200_p       |    1.599|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<0>    |         |    1.817|         |    1.841|
ddr2_dqs_n<0>  |         |    1.817|         |    1.841|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<1>    |         |    1.784|         |    1.808|
ddr2_dqs_n<1>  |         |    1.784|         |    1.808|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<2>    |         |    1.828|         |    1.852|
ddr2_dqs_n<2>  |         |    1.828|         |    1.852|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<3>    |         |    1.801|         |    1.825|
ddr2_dqs_n<3>  |         |    1.801|         |    1.825|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<4>    |         |    1.784|         |    1.808|
ddr2_dqs_n<4>  |         |    1.784|         |    1.808|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<5>    |         |    1.825|         |    1.849|
ddr2_dqs_n<5>  |         |    1.825|         |    1.849|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<6>    |         |    1.774|         |    1.798|
ddr2_dqs_n<6>  |         |    1.774|         |    1.798|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<7>    |         |    1.792|         |    1.816|
ddr2_dqs_n<7>  |         |    1.792|         |    1.816|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<0>    |         |    1.817|         |    1.841|
ddr2_dqs_n<0>  |         |    1.817|         |    1.841|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<1>    |         |    1.784|         |    1.808|
ddr2_dqs_n<1>  |         |    1.784|         |    1.808|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<2>    |         |    1.828|         |    1.852|
ddr2_dqs_n<2>  |         |    1.828|         |    1.852|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<3>    |         |    1.801|         |    1.825|
ddr2_dqs_n<3>  |         |    1.801|         |    1.825|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<4>    |         |    1.784|         |    1.808|
ddr2_dqs_n<4>  |         |    1.784|         |    1.808|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<5>    |         |    1.825|         |    1.849|
ddr2_dqs_n<5>  |         |    1.825|         |    1.849|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<6>    |         |    1.774|         |    1.798|
ddr2_dqs_n<6>  |         |    1.774|         |    1.798|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr2_dqs_n<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ddr2_dqs<7>    |         |    1.792|         |    1.816|
ddr2_dqs_n<7>  |         |    1.792|         |    1.816|
sys_clk_n      |         |         |    2.690|         |
sys_clk_p      |         |         |    2.690|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    6.671|    1.536|    4.117|    2.878|
sys_clk_p      |    6.671|    1.536|    4.117|    2.878|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n      |    6.671|    1.536|    4.117|    2.878|
sys_clk_p      |    6.671|    1.536|    4.117|    2.878|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 17181 paths, 16 nets, and 12180 connections

Design statistics:
   Minimum period:   6.671ns{1}   (Maximum frequency: 149.903MHz)
   Maximum path delay from/to any node:   4.784ns
   Maximum net delay:   0.838ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 27 13:42:59 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 487 MB



