{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450343390212 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450343390212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 09:09:49 2015 " "Processing started: Thu Dec 17 09:09:49 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450343390212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450343390212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IRtransceiver -c IRtransceiver " "Command: quartus_map --read_settings_files=on --write_settings_files=off IRtransceiver -c IRtransceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450343390212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1450343391507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/irda/txd_v2/inverter/inverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /irda/txd_v2/inverter/inverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Inverter " "Found entity 1: Inverter" {  } { { "../TXD_V2/Inverter/Inverter.v" "" { Text "E:/IRDA/TXD_V2/Inverter/Inverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343391616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343391616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/irda/rxd _v2/seg2/seg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /irda/rxd _v2/seg2/seg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg2 " "Found entity 1: seg2" {  } { { "../RXD _V2/seg2/seg2.v" "" { Text "E:/IRDA/RXD _V2/seg2/seg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343391648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343391648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/irda/rxd _v2/seg/seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /irda/rxd _v2/seg/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "../RXD _V2/seg/seg.v" "" { Text "E:/IRDA/RXD _V2/seg/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343391694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343391694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/irda/rxd _v2/rxd_shift/rxd_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /irda/rxd _v2/rxd_shift/rxd_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd_shift " "Found entity 1: rxd_shift" {  } { { "../RXD _V2/rxd_shift/rxd_shift.v" "" { Text "E:/IRDA/RXD _V2/rxd_shift/rxd_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343391726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343391726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/irda/rxd _v2/rxd_parity/rxd_parity.v 1 1 " "Found 1 design units, including 1 entities, in source file /irda/rxd _v2/rxd_parity/rxd_parity.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd_parity " "Found entity 1: rxd_parity" {  } { { "../RXD _V2/rxd_parity/rxd_parity.v" "" { Text "E:/IRDA/RXD _V2/rxd_parity/rxd_parity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343391757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343391757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/irda/rxd _v2/rxd_controller/rxd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /irda/rxd _v2/rxd_controller/rxd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxd_controller " "Found entity 1: rxd_controller" {  } { { "../RXD _V2/rxd_controller/rxd_controller.v" "" { Text "E:/IRDA/RXD _V2/rxd_controller/rxd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343391804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343391804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/irda/rxd _v2/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /irda/rxd _v2/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../RXD _V2/counter/counter.v" "" { Text "E:/IRDA/RXD _V2/counter/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343391835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343391835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/irda/rxd _v2/baud_done/baud_done.v 1 1 " "Found 1 design units, including 1 entities, in source file /irda/rxd _v2/baud_done/baud_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_done " "Found entity 1: baud_done" {  } { { "../RXD _V2/baud_done/baud_done.v" "" { Text "E:/IRDA/RXD _V2/baud_done/baud_done.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343391866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343391866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/irda/txd_v2/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /irda/txd_v2/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "../TXD_V2/shift.v" "" { Text "E:/IRDA/TXD_V2/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343391897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343391897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/irda/txd_v2/parity.v 1 1 " "Found 1 design units, including 1 entities, in source file /irda/txd_v2/parity.v" { { "Info" "ISGN_ENTITY_NAME" "1 parity " "Found entity 1: parity" {  } { { "../TXD_V2/parity.v" "" { Text "E:/IRDA/TXD_V2/parity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343391929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343391929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/irda/txd_v2/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /irda/txd_v2/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../TXD_V2/controller.v" "" { Text "E:/IRDA/TXD_V2/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343391975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343391975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/irda/txd_v2/bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /irda/txd_v2/bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../TXD_V2/bit_counter.v" "" { Text "E:/IRDA/TXD_V2/bit_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343392007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343392007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/irda/txd_v2/baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /irda/txd_v2/baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "../TXD_V2/baud_counter.v" "" { Text "E:/IRDA/TXD_V2/baud_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343392053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343392053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irtransceiver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file irtransceiver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IRtransceiver " "Found entity 1: IRtransceiver" {  } { { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450343392085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450343392085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IRtransceiver " "Elaborating entity \"IRtransceiver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450343392490 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "shift inst2 " "Block or symbol \"shift\" of instance \"inst2\" overlaps another block or symbol" {  } { { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 72 648 808 216 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1450343392490 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "counter inst11 " "Block or symbol \"counter\" of instance \"inst11\" overlaps another block or symbol" {  } { { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 320 1280 1440 432 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1450343392490 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bit_counter inst12 " "Block or symbol \"bit_counter\" of instance \"inst12\" overlaps another block or symbol" {  } { { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 328 648 808 440 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1450343392490 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "rxd_controller inst6 " "Block or symbol \"rxd_controller\" of instance \"inst6\" overlaps another block or symbol" {  } { { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 184 960 1160 328 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1450343392490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxd_parity rxd_parity:inst8 " "Elaborating entity \"rxd_parity\" for hierarchy \"rxd_parity:inst8\"" {  } { { "IRtransceiver.bdf" "inst8" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 248 1536 1744 328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450343392506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxd_controller rxd_controller:inst6 " "Elaborating entity \"rxd_controller\" for hierarchy \"rxd_controller:inst6\"" {  } { { "IRtransceiver.bdf" "inst6" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 184 960 1160 328 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450343392568 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in rxd_controller.v(51) " "Verilog HDL Always Construct warning at rxd_controller.v(51): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RXD _V2/rxd_controller/rxd_controller.v" "" { Text "E:/IRDA/RXD _V2/rxd_controller/rxd_controller.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450343392568 "|IRtransceiver|rxd_controller:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "done_pulse rxd_controller.v(75) " "Verilog HDL Always Construct warning at rxd_controller.v(75): variable \"done_pulse\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RXD _V2/rxd_controller/rxd_controller.v" "" { Text "E:/IRDA/RXD _V2/rxd_controller/rxd_controller.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450343392584 "|IRtransceiver|rxd_controller:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_in rxd_controller.v(93) " "Verilog HDL Always Construct warning at rxd_controller.v(93): variable \"data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../RXD _V2/rxd_controller/rxd_controller.v" "" { Text "E:/IRDA/RXD _V2/rxd_controller/rxd_controller.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1450343392584 "|IRtransceiver|rxd_controller:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_done baud_done:inst5 " "Elaborating entity \"baud_done\" for hierarchy \"baud_done:inst5\"" {  } { { "IRtransceiver.bdf" "inst5" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 408 960 1128 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450343392646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst11 " "Elaborating entity \"counter\" for hierarchy \"counter:inst11\"" {  } { { "IRtransceiver.bdf" "inst11" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 320 1280 1440 432 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450343392724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxd_shift rxd_shift:inst15 " "Elaborating entity \"rxd_shift\" for hierarchy \"rxd_shift:inst15\"" {  } { { "IRtransceiver.bdf" "inst15" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 80 1248 1416 192 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450343392802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter Inverter:inst3 " "Elaborating entity \"Inverter\" for hierarchy \"Inverter:inst3\"" {  } { { "IRtransceiver.bdf" "inst3" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 232 664 800 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450343392896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter baud_counter:inst4 " "Elaborating entity \"baud_counter\" for hierarchy \"baud_counter:inst4\"" {  } { { "IRtransceiver.bdf" "inst4" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 400 304 472 480 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450343392974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst " "Elaborating entity \"controller\" for hierarchy \"controller:inst\"" {  } { { "IRtransceiver.bdf" "inst" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 176 280 472 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450343393068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter bit_counter:inst12 " "Elaborating entity \"bit_counter\" for hierarchy \"bit_counter:inst12\"" {  } { { "IRtransceiver.bdf" "inst12" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 328 648 808 440 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450343393161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift shift:inst2 " "Elaborating entity \"shift\" for hierarchy \"shift:inst2\"" {  } { { "IRtransceiver.bdf" "inst2" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 72 648 808 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450343393239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity parity:inst1 " "Elaborating entity \"parity\" for hierarchy \"parity:inst1\"" {  } { { "IRtransceiver.bdf" "inst1" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 40 280 488 120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450343393333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg2 seg2:inst19 " "Elaborating entity \"seg2\" for hierarchy \"seg2:inst19\"" {  } { { "IRtransceiver.bdf" "inst19" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -56 1528 1736 24 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450343393427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:inst18 " "Elaborating entity \"seg\" for hierarchy \"seg:inst18\"" {  } { { "IRtransceiver.bdf" "inst18" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 80 1528 1736 160 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450343393505 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "parity\[11\] VCC " "Pin \"parity\[11\]\" is stuck at VCC" {  } { { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450343394706 "|IRtransceiver|parity[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parity\[1\] GND " "Pin \"parity\[1\]\" is stuck at GND" {  } { { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450343394706 "|IRtransceiver|parity[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "parity\[0\] VCC " "Pin \"parity\[0\]\" is stuck at VCC" {  } { { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1450343394706 "|IRtransceiver|parity[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1450343394706 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450343394815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450343395705 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450343395705 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450343396235 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450343396235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "125 " "Implemented 125 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450343396235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450343396235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450343396438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 09:09:56 2015 " "Processing ended: Thu Dec 17 09:09:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450343396438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450343396438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450343396438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450343396438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450343398482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450343398482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 09:09:57 2015 " "Processing started: Thu Dec 17 09:09:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450343398482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1450343398482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IRtransceiver -c IRtransceiver " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IRtransceiver -c IRtransceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1450343398482 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1450343398576 ""}
{ "Info" "0" "" "Project  = IRtransceiver" {  } {  } 0 0 "Project  = IRtransceiver" 0 0 "Fitter" 0 0 1450343398576 ""}
{ "Info" "0" "" "Revision = IRtransceiver" {  } {  } 0 0 "Revision = IRtransceiver" 0 0 "Fitter" 0 0 1450343398576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1450343398826 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IRtransceiver EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"IRtransceiver\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1450343399139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1450343399186 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1450343399186 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1450343399545 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1450343400185 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1450343400185 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1450343400185 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1450343400185 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1450343400185 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1450343400185 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 55 " "No exact pin location assignment(s) for 26 pins of 55 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done_pulse " "Pin done_pulse not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { done_pulse } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 424 528 704 440 "done_pulse" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { done_pulse } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_pulse " "Pin IR_pulse not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { IR_pulse } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 440 584 760 456 "IR_pulse" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IR_pulse } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "delay " "Pin delay not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { delay } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 416 1152 1328 432 "delay" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { delay } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "baud_done " "Pin baud_done not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { baud_done } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 448 1168 1344 464 "baud_done" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { baud_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[9\] " "Pin output\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { output[9] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 48 1496 1672 64 "output" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[8\] " "Pin output\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { output[8] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 48 1496 1672 64 "output" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Pin output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { output[7] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 48 1496 1672 64 "output" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Pin output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { output[6] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 48 1496 1672 64 "output" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Pin output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { output[5] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 48 1496 1672 64 "output" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Pin output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { output[4] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 48 1496 1672 64 "output" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Pin output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { output[3] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 48 1496 1672 64 "output" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Pin output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { output[2] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 48 1496 1672 64 "output" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Pin output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { output[1] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 48 1496 1672 64 "output" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Pin output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { output[0] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 48 1496 1672 64 "output" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "parity\[11\] " "Pin parity\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { parity[11] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parity[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "parity\[10\] " "Pin parity\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { parity[10] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parity[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "parity\[9\] " "Pin parity\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { parity[9] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parity[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "parity\[8\] " "Pin parity\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { parity[8] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parity[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "parity\[7\] " "Pin parity\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { parity[7] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parity[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "parity\[6\] " "Pin parity\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { parity[6] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parity[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "parity\[5\] " "Pin parity\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { parity[5] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parity[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "parity\[4\] " "Pin parity\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { parity[4] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parity[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "parity\[3\] " "Pin parity\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { parity[3] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parity[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "parity\[2\] " "Pin parity\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { parity[2] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parity[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "parity\[1\] " "Pin parity\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { parity[1] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parity[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "parity\[0\] " "Pin parity\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { parity[0] } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { -48 544 720 -32 "parity" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { parity[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1450343400294 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1450343400294 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IRtransceiver.sdc " "Synopsys Design Constraints File file not found: 'IRtransceiver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1450343400466 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1450343400466 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1450343400466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1450343400481 ""}  } { { "c:/altera/13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "IRtransceiver.bdf" "" { Schematic "E:/IRDA/IRtransceiver/IRtransceiver.bdf" { { 232 24 200 248 "clk" "" } } } } { "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1450343400481 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1450343400559 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1450343400559 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1450343400559 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1450343400559 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1450343400559 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1450343400559 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1450343400559 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1450343400559 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1450343400559 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1450343400559 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1450343400559 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 0 26 0 " "Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 0 input, 26 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1450343400575 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1450343400575 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1450343400575 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 4 60 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450343400575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 45 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450343400575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450343400575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450343400575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450343400575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 4 55 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450343400575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 54 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450343400575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 54 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1450343400575 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1450343400575 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1450343400575 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pin_name1 " "Node \"pin_name1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pin_name1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1450343400606 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1450343400606 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450343400606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1450343401714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450343401870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1450343401886 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1450343402716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450343402716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1450343402786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y24 X21_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36" {  } { { "loc" "" { Generic "E:/IRDA/IRtransceiver/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36"} 11 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1450343403609 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1450343403609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450343404249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1450343404249 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1450343404249 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1450343404280 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1450343404280 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "43 " "Found 43 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parity_error 0 " "Pin \"parity_error\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "framing_error 0 " "Pin \"framing_error\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IRDA_TXD 0 " "Pin \"IRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "done_pulse 0 " "Pin \"done_pulse\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IR_pulse 0 " "Pin \"IR_pulse\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "delay 0 " "Pin \"delay\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "baud_done 0 " "Pin \"baud_done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[9\] 0 " "Pin \"output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[8\] 0 " "Pin \"output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parity\[11\] 0 " "Pin \"parity\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parity\[10\] 0 " "Pin \"parity\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parity\[9\] 0 " "Pin \"parity\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parity\[8\] 0 " "Pin \"parity\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parity\[7\] 0 " "Pin \"parity\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parity\[6\] 0 " "Pin \"parity\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parity\[5\] 0 " "Pin \"parity\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parity\[4\] 0 " "Pin \"parity\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parity\[3\] 0 " "Pin \"parity\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parity\[2\] 0 " "Pin \"parity\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parity\[1\] 0 " "Pin \"parity\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "parity\[0\] 0 " "Pin \"parity\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segL\[6\] 0 " "Pin \"segL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segL\[5\] 0 " "Pin \"segL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segL\[4\] 0 " "Pin \"segL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segL\[3\] 0 " "Pin \"segL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segL\[2\] 0 " "Pin \"segL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segL\[1\] 0 " "Pin \"segL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segL\[0\] 0 " "Pin \"segL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segR\[6\] 0 " "Pin \"segR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segR\[5\] 0 " "Pin \"segR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segR\[4\] 0 " "Pin \"segR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segR\[3\] 0 " "Pin \"segR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segR\[2\] 0 " "Pin \"segR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segR\[1\] 0 " "Pin \"segR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segR\[0\] 0 " "Pin \"segR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1450343404296 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1450343404296 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1450343404468 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1450343404483 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1450343404624 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1450343405014 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1450343405123 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1450343405123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/IRDA/IRtransceiver/output_files/IRtransceiver.fit.smsg " "Generated suppressed messages file E:/IRDA/IRtransceiver/output_files/IRtransceiver.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1450343405373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "828 " "Peak virtual memory: 828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450343406699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 09:10:06 2015 " "Processing ended: Thu Dec 17 09:10:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450343406699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450343406699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450343406699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1450343406699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1450343408743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450343408743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 09:10:07 2015 " "Processing started: Thu Dec 17 09:10:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450343408743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1450343408743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IRtransceiver -c IRtransceiver " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IRtransceiver -c IRtransceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1450343408743 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1450343410190 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1450343410299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450343414559 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 09:10:14 2015 " "Processing ended: Thu Dec 17 09:10:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450343414559 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450343414559 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450343414559 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1450343414559 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1450343415449 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1450343416681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450343416681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 09:10:15 2015 " "Processing started: Thu Dec 17 09:10:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450343416681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450343416681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IRtransceiver -c IRtransceiver " "Command: quartus_sta IRtransceiver -c IRtransceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450343416681 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1450343416775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1450343417134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1450343417181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1450343417181 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IRtransceiver.sdc " "Synopsys Design Constraints File file not found: 'IRtransceiver.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1450343417508 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1450343417508 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1450343417508 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1450343417508 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1450343417508 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1450343417618 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450343417664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.495 " "Worst-case setup slack is -2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343417711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343417711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.495      -135.349 clk  " "   -2.495      -135.349 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343417711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450343417711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343417758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343417758 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk  " "    0.391         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343417758 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450343417758 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450343417805 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450343417852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343417898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343417898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -63.380 clk  " "   -1.380       -63.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343417898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450343417898 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1450343418164 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1450343418164 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1450343418195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.616 " "Worst-case setup slack is -0.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343418257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343418257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616       -30.280 clk  " "   -0.616       -30.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343418257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450343418257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343418320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343418320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk  " "    0.215         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343418320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450343418320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450343418398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1450343418460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343418538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343418538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -63.380 clk  " "   -1.380       -63.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1450343418538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1450343418538 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1450343418850 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1450343419084 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1450343419084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450343419865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 09:10:19 2015 " "Processing ended: Thu Dec 17 09:10:19 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450343419865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450343419865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450343419865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450343419865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450343422080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450343422080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 09:10:21 2015 " "Processing started: Thu Dec 17 09:10:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450343422080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450343422080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IRtransceiver -c IRtransceiver " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IRtransceiver -c IRtransceiver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450343422080 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IRtransceiver.vo E:/IRDA/IRtransceiver/simulation/modelsim/ simulation " "Generated file IRtransceiver.vo in folder \"E:/IRDA/IRtransceiver/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1450343422918 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450343423215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 09:10:23 2015 " "Processing ended: Thu Dec 17 09:10:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450343423215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450343423215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450343423215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450343423215 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450343424014 ""}
