Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date              : Wed Jan 18 12:32:21 2023
| Host              : qce-alveo01.ewi.tudelft.nl running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
| Design            : top_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.392        0.000                      0               249838        0.010        0.000                      0               249838        3.500        0.000                       0                 95780  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.392        0.000                      0               249742        0.010        0.000                      0               249742        3.500        0.000                       0                 95780  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.055        0.000                      0                   96        0.218        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.213ns  (logic 0.439ns (6.086%)  route 6.774ns (93.914%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.080ns (routing 1.584ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.667ns (routing 1.450ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.080     3.347    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/ap_clk
    SLICE_X19Y80         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.462 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/Q
                         net (fo=907, routed)         6.474     9.936    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr[5]
    SLICE_X28Y124        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.103    10.039 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][37]_mux__2/O
                         net (fo=1, routed)           0.000    10.039    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][37]_mux__2_n_3
    SLICE_X28Y124        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.033    10.072 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][37]_mux__4/O
                         net (fo=1, routed)           0.230    10.302    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][37]_mux__4_n_3
    SLICE_X27Y125        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.188    10.490 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo[37]_i_1/O
                         net (fo=1, routed)           0.070    10.560    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo[37]_i_1_n_3
    SLICE_X27Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.667    12.883    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/ap_clk
    SLICE_X27Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[37]/C
                         clock pessimism              0.185    13.068    
                         clock uncertainty           -0.160    12.908    
    SLICE_X27Y125        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    12.952    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[37]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -10.560    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.713ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.892ns  (logic 0.388ns (5.630%)  route 6.504ns (94.370%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.080ns (routing 1.584ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.667ns (routing 1.450ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.080     3.347    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/ap_clk
    SLICE_X19Y80         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.462 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/Q
                         net (fo=907, routed)         6.267     9.729    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr[5]
    SLICE_X28Y125        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.103     9.832 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][62]_mux__2/O
                         net (fo=1, routed)           0.000     9.832    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][62]_mux__2_n_3
    SLICE_X28Y125        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.033     9.865 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][62]_mux__4/O
                         net (fo=1, routed)           0.171    10.036    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][62]_mux__4_n_3
    SLICE_X27Y125        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.137    10.173 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo[62]_i_1/O
                         net (fo=1, routed)           0.066    10.239    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo[62]_i_1_n_3
    SLICE_X27Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.667    12.883    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/ap_clk
    SLICE_X27Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[62]/C
                         clock pessimism              0.185    13.068    
                         clock uncertainty           -0.160    12.908    
    SLICE_X27Y125        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    12.952    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[62]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  2.713    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 0.616ns (8.627%)  route 6.524ns (91.373%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.020ns = ( 13.020 - 10.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.891ns (routing 1.584ns, distribution 1.307ns)
  Clock Net Delay (Destination): 2.804ns (routing 1.450ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.891     3.158    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/ap_clk
    SLICE_X23Y96         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     3.274 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[1]/Q
                         net (fo=1806, routed)        5.914     9.188    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr[1]
    SLICE_X17Y122        SRLC32E (Prop_H6LUT_SLICEM_A[1]_Q)
                                                      0.154     9.342 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][96]_srl32/Q
                         net (fo=1, routed)           0.020     9.362    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][96]_srl32_n_3
    SLICE_X17Y122        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.093     9.455 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][96]_mux/O
                         net (fo=1, routed)           0.000     9.455    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][96]_mux_n_3
    SLICE_X17Y122        MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.032     9.487 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][96]_mux__3/O
                         net (fo=1, routed)           0.521    10.008    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][96]_mux__3_n_3
    SLICE_X16Y111        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.221    10.229 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo[96]_i_1/O
                         net (fo=1, routed)           0.069    10.298    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo[96]_i_1_n_3
    SLICE_X16Y111        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.804    13.020    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/ap_clk
    SLICE_X16Y111        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[96]/C
                         clock pessimism              0.239    13.259    
                         clock uncertainty           -0.160    13.099    
    SLICE_X16Y111        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.044    13.143    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[96]
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                         -10.298    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[89]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 0.406ns (6.065%)  route 6.288ns (93.935%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.080ns (routing 1.584ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.667ns (routing 1.450ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.080     3.347    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/ap_clk
    SLICE_X19Y80         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.462 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/Q
                         net (fo=907, routed)         5.828     9.291    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr[5]
    SLICE_X24Y125        MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.105     9.396 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][89]_mux__1/O
                         net (fo=1, routed)           0.000     9.396    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][89]_mux__1_n_3
    SLICE_X24Y125        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.036     9.432 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][89]_mux__4/O
                         net (fo=1, routed)           0.391     9.823    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][89]_mux__4_n_3
    SLICE_X27Y125        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.150     9.973 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo[89]_i_1/O
                         net (fo=1, routed)           0.069    10.042    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo[89]_i_1_n_3
    SLICE_X27Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[89]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.667    12.883    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/ap_clk
    SLICE_X27Y125        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[89]/C
                         clock pessimism              0.185    13.068    
                         clock uncertainty           -0.160    12.908    
    SLICE_X27Y125        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    12.952    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[89]
  -------------------------------------------------------------------
                         required time                         12.952    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 0.334ns (4.873%)  route 6.521ns (95.127%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 13.053 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.080ns (routing 1.584ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.837ns (routing 1.450ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.080     3.347    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/ap_clk
    SLICE_X19Y80         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.462 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/Q
                         net (fo=907, routed)         5.676     9.138    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr[5]
    SLICE_X24Y123        MUXF7 (Prop_F7MUX_EF_SLICEM_S_O)
                                                      0.104     9.242 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][91]_mux__0/O
                         net (fo=1, routed)           0.000     9.242    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][91]_mux__0_n_3
    SLICE_X24Y123        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.033     9.275 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][91]_mux__3/O
                         net (fo=1, routed)           0.779    10.054    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][91]_mux__3_n_3
    SLICE_X22Y122        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.082    10.136 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo[91]_i_1/O
                         net (fo=1, routed)           0.066    10.202    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo[91]_i_1_n_3
    SLICE_X22Y122        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.837    13.053    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/ap_clk
    SLICE_X22Y122        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[91]/C
                         clock pessimism              0.185    13.238    
                         clock uncertainty           -0.160    13.078    
    SLICE_X22Y122        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    13.122    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[91]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_V_18_fu_1868_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 1.058ns (15.992%)  route 5.558ns (84.008%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.847ns = ( 12.847 - 10.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.584ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.631ns (routing 1.450ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.985     3.252    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/ap_clk
    SLICE_X26Y123        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y123        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.367 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/Q
                         net (fo=138, routed)         0.390     3.757    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg
    SLICE_X28Y122        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     3.911 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/nf_fu_1924[31]_i_3/O
                         net (fo=18, routed)          0.497     4.408    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg
    SLICE_X25Y117        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.634 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln289_reg_12944[0]_i_16/O
                         net (fo=1, routed)           0.215     4.849    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln289_reg_12944[0]_i_16_n_3
    SLICE_X27Y117        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.225     5.074 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln289_reg_12944[0]_i_4/O
                         net (fo=132, routed)         0.403     5.476    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/nf_fu_1924_reg[3]
    SLICE_X30Y124        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.187     5.663 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=35, routed)          1.998     7.662    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]_2
    SLICE_X22Y78         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     7.813 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_V_18_fu_1868[31]_i_1/O
                         net (fo=32, routed)          2.055     9.867    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_194714
    SLICE_X33Y115        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_V_18_fu_1868_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.631    12.847    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X33Y115        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_V_18_fu_1868_reg[6]/C
                         clock pessimism              0.185    13.032    
                         clock uncertainty           -0.160    12.872    
    SLICE_X33Y115        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.079    12.793    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_V_18_fu_1868_reg[6]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 0.251ns (4.063%)  route 5.926ns (95.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 12.874 - 10.000 ) 
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.167ns (routing 1.584ns, distribution 1.583ns)
  Clock Net Delay (Destination): 2.658ns (routing 1.450ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.167     3.434    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y234         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.548 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=335, routed)         4.713     8.260    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/fifo_burst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X16Y38         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137     8.397 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/bus_write/fifo_burst/mem_reg_i_2/O
                         net (fo=1, routed)           1.213     9.611    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1
    RAMB36_X0Y7          RAMB36E2                                     r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.658    12.874    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X0Y7          RAMB36E2                                     r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg/CLKARDCLK
                         clock pessimism              0.185    13.059    
                         clock uncertainty           -0.160    12.899    
    RAMB36_X0Y7          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_REGCEAREGCE)
                                                     -0.342    12.557    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg
  -------------------------------------------------------------------
                         required time                         12.557    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.659ns  (logic 0.309ns (4.640%)  route 6.350ns (95.360%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns = ( 12.893 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.080ns (routing 1.584ns, distribution 1.496ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.450ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.080     3.347    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/ap_clk
    SLICE_X19Y80         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y80         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.462 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr_reg[5]/Q
                         net (fo=907, routed)         6.060     9.522    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/addr[5]
    SLICE_X28Y126        MUXF7 (Prop_F7MUX_AB_SLICEM_S_O)
                                                      0.103     9.625 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][68]_mux__2/O
                         net (fo=1, routed)           0.000     9.625    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][68]_mux__2_n_3
    SLICE_X28Y126        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.033     9.658 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][68]_mux__4/O
                         net (fo=1, routed)           0.223     9.881    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srl_reg[254][68]_mux__4_n_3
    SLICE_X27Y126        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.058     9.939 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo[68]_i_1/O
                         net (fo=1, routed)           0.067    10.006    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo[68]_i_1_n_3
    SLICE_X27Y126        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.677    12.893    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/ap_clk
    SLICE_X27Y126        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[68]/C
                         clock pessimism              0.185    13.078    
                         clock uncertainty           -0.160    12.918    
    SLICE_X27Y126        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.044    12.962    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_4/inst/StreamingFIFO_10_StreamingFIFO_10/srlo_reg[68]
  -------------------------------------------------------------------
                         required time                         12.962    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_V_18_fu_1868_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 1.058ns (16.110%)  route 5.509ns (83.890%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 12.840 - 10.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.584ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.450ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.985     3.252    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/ap_clk
    SLICE_X26Y123        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y123        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.367 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/Q
                         net (fo=138, routed)         0.390     3.757    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg
    SLICE_X28Y122        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     3.911 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/nf_fu_1924[31]_i_3/O
                         net (fo=18, routed)          0.497     4.408    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg
    SLICE_X25Y117        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.634 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln289_reg_12944[0]_i_16/O
                         net (fo=1, routed)           0.215     4.849    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln289_reg_12944[0]_i_16_n_3
    SLICE_X27Y117        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.225     5.074 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln289_reg_12944[0]_i_4/O
                         net (fo=132, routed)         0.403     5.476    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/nf_fu_1924_reg[3]
    SLICE_X30Y124        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.187     5.663 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=35, routed)          1.998     7.662    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]_2
    SLICE_X22Y78         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     7.813 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_V_18_fu_1868[31]_i_1/O
                         net (fo=32, routed)          2.006     9.819    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_194714
    SLICE_X31Y118        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_V_18_fu_1868_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.624    12.840    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X31Y118        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_V_18_fu_1868_reg[25]/C
                         clock pessimism              0.185    13.025    
                         clock uncertainty           -0.160    12.865    
    SLICE_X31Y118        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.079    12.786    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_V_18_fu_1868_reg[25]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.967ns  (required time - arrival time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_V_18_fu_1868_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 1.058ns (16.110%)  route 5.509ns (83.890%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.840ns = ( 12.840 - 10.000 ) 
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.584ns, distribution 1.401ns)
  Clock Net Delay (Destination): 2.624ns (routing 1.450ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.985     3.252    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/ap_clk
    SLICE_X26Y123        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y123        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.367 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/Q
                         net (fo=138, routed)         0.390     3.757    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg
    SLICE_X28Y122        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.154     3.911 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/nf_fu_1924[31]_i_3/O
                         net (fo=18, routed)          0.497     4.408    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg
    SLICE_X25Y117        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.226     4.634 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln289_reg_12944[0]_i_16/O
                         net (fo=1, routed)           0.215     4.849    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln289_reg_12944[0]_i_16_n_3
    SLICE_X27Y117        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.225     5.074 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln289_reg_12944[0]_i_4/O
                         net (fo=132, routed)         0.403     5.476    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/nf_fu_1924_reg[3]
    SLICE_X30Y124        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.187     5.663 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=35, routed)          1.998     7.662    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]_2
    SLICE_X22Y78         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.151     7.813 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_V_18_fu_1868[31]_i_1/O
                         net (fo=32, routed)          2.006     9.819    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_194714
    SLICE_X31Y118        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_V_18_fu_1868_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.624    12.840    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_clk
    SLICE_X31Y118        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_V_18_fu_1868_reg[27]/C
                         clock pessimism              0.185    13.025    
                         clock uncertainty           -0.160    12.865    
    SLICE_X31Y118        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.079    12.786    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_5/StreamingDataflowPartition_1_MatrixVectorActivation_5/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_V_18_fu_1868_reg[27]
  -------------------------------------------------------------------
                         required time                         12.786    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  2.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.163ns (47.888%)  route 0.177ns (52.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.429ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.798ns (routing 1.450ns, distribution 1.348ns)
  Clock Net Delay (Destination): 3.162ns (routing 1.584ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.798     3.014    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X19Y119        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y119        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     3.126 f  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[0]/Q
                         net (fo=10, routed)          0.146     3.273    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/grp_Thresholding_Batch_fu_66/flow_control_loop_pipe_sequential_init_U/in0_V_TVALID_int_regslice
    SLICE_X19Y120        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.051     3.324 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/grp_Thresholding_Batch_fu_66/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_2/O
                         net (fo=1, routed)           0.031     3.355    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_state[0]
    SLICE_X19Y120        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.162     3.429    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/regslice_both_in0_V_U/ap_clk
    SLICE_X19Y120        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[1]/C
                         clock pessimism             -0.185     3.244    
    SLICE_X19Y120        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     3.345    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/regslice_both_in0_V_U/B_V_data_1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.145ns (57.695%)  route 0.106ns (42.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.188ns
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.644ns (routing 1.450ns, distribution 1.194ns)
  Clock Net Delay (Destination): 2.921ns (routing 1.584ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.644     2.860    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X26Y59         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.972 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/Q
                         net (fo=7, routed)           0.077     3.050    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/Q[5]
    SLICE_X26Y60         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.033     3.083 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1/O
                         net (fo=1, routed)           0.029     3.112    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1_n_3
    SLICE_X26Y60         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.921     3.188    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X26Y60         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism             -0.188     3.000    
    SLICE_X26Y60         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     3.101    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_pp0_iter1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.112ns (52.336%)  route 0.102ns (47.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.862ns (routing 1.450ns, distribution 1.412ns)
  Clock Net Delay (Destination): 3.157ns (routing 1.584ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.862     3.078    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/grp_Thresholding_Batch_fu_66/ap_clk
    SLICE_X14Y122        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y122        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.112     3.190 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_reg[4]/Q
                         net (fo=1, routed)           0.102     3.292    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767[4]
    SLICE_X15Y122        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_pp0_iter1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.157     3.424    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/grp_Thresholding_Batch_fu_66/ap_clk
    SLICE_X15Y122        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_pp0_iter1_reg_reg[4]/C
                         clock pessimism             -0.244     3.180    
    SLICE_X15Y122        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.281    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_1/inst/grp_Thresholding_Batch_fu_66/tmp_reg_767_pp0_iter1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.281    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.113ns (46.502%)  route 0.130ns (53.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    3.085ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.869ns (routing 1.450ns, distribution 1.419ns)
  Clock Net Delay (Destination): 3.187ns (routing 1.584ns, distribution 1.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.869     3.085    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X7Y218         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y218         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     3.198 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[88]/Q
                         net (fo=1, routed)           0.130     3.328    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab[88]
    SLICE_X8Y218         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.187     3.454    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X8Y218         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[88]/C
                         clock pessimism             -0.238     3.216    
    SLICE_X8Y218         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.102     3.318    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[88]
  -------------------------------------------------------------------
                         required time                         -3.318    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/regslice_both_weights_V_U/B_V_data_1_payload_B_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.112ns (52.686%)  route 0.101ns (47.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.882ns (routing 1.450ns, distribution 1.432ns)
  Clock Net Delay (Destination): 3.168ns (routing 1.584ns, distribution 1.584ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.882     3.098    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X4Y238         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y238         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.112     3.210 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[133]/Q
                         net (fo=2, routed)           0.101     3.311    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/regslice_both_weights_V_U/weights_V_TDATA[133]
    SLICE_X3Y238         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/regslice_both_weights_V_U/B_V_data_1_payload_B_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.168     3.435    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/regslice_both_weights_V_U/ap_clk
    SLICE_X3Y238         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/regslice_both_weights_V_U/B_V_data_1_payload_B_reg[133]/C
                         clock pessimism             -0.238     3.197    
    SLICE_X3Y238         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.103     3.300    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1/inst/regslice_both_weights_V_U/B_V_data_1_payload_B_reg[133]
  -------------------------------------------------------------------
                         required time                         -3.300    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_28/inst/ei_V_reg_212_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_28/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.112ns (41.899%)  route 0.155ns (58.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.792ns (routing 1.450ns, distribution 1.342ns)
  Clock Net Delay (Destination): 3.082ns (routing 1.584ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.792     3.008    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_28/inst/ap_clk
    SLICE_X20Y54         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_28/inst/ei_V_reg_212_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.120 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_28/inst/ei_V_reg_212_reg[2]/Q
                         net (fo=3, routed)           0.155     3.275    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_28/inst/regslice_both_out_V_U/D[14]
    SLICE_X20Y60         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_28/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.082     3.349    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_28/inst/regslice_both_out_V_U/ap_clk
    SLICE_X20Y60         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_28/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[14]/C
                         clock pessimism             -0.188     3.161    
    SLICE_X20Y60         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.264    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_28/inst/regslice_both_out_V_U/B_V_data_1_payload_B_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.264    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16/inst/ei_V_reg_178_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.112ns (40.679%)  route 0.163ns (59.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      2.830ns (routing 1.450ns, distribution 1.380ns)
  Clock Net Delay (Destination): 3.133ns (routing 1.584ns, distribution 1.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.830     3.046    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16/inst/ap_clk
    SLICE_X60Y177        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16/inst/ei_V_reg_178_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y177        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     3.158 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16/inst/ei_V_reg_178_reg[6]/Q
                         net (fo=3, routed)           0.163     3.321    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16/inst/regslice_both_out_V_U/D[14]
    SLICE_X60Y181        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.133     3.400    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16/inst/regslice_both_out_V_U/ap_clk
    SLICE_X60Y181        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[14]/C
                         clock pessimism             -0.192     3.208    
    SLICE_X60Y181        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.102     3.310    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_16/inst/regslice_both_out_V_U/B_V_data_1_payload_A_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.310    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_23/inst/ap_phi_reg_pp0_iter1_ei_V_3_reg_83_reg[278]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_23/inst/ei_V_fu_58_reg[262]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.162ns (55.479%)  route 0.130ns (44.521%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.322ns
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Net Delay (Source):      2.682ns (routing 1.450ns, distribution 1.232ns)
  Clock Net Delay (Destination): 3.055ns (routing 1.584ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.682     2.898    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_23/inst/ap_clk
    SLICE_X40Y133        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_23/inst/ap_phi_reg_pp0_iter1_ei_V_3_reg_83_reg[278]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y133        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.009 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_23/inst/ap_phi_reg_pp0_iter1_ei_V_3_reg_83_reg[278]/Q
                         net (fo=1, routed)           0.085     3.094    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_23/inst/ap_phi_reg_pp0_iter1_ei_V_3_reg_83[278]
    SLICE_X41Y133        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     3.145 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_23/inst/ei_V_fu_58[262]_i_1/O
                         net (fo=1, routed)           0.045     3.190    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_23/inst/p_0_in[262]
    SLICE_X41Y133        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_23/inst/ei_V_fu_58_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.055     3.322    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_23/inst/ap_clk
    SLICE_X41Y133        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_23/inst/ei_V_fu_58_reg[262]/C
                         clock pessimism             -0.243     3.079    
    SLICE_X41Y133        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     3.179    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_23/inst/ei_V_fu_58_reg[262]
  -------------------------------------------------------------------
                         required time                         -3.179    
                         arrival time                           3.190    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[265]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[265]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.112ns (47.660%)  route 0.123ns (52.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.442ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.860ns (routing 1.450ns, distribution 1.410ns)
  Clock Net Delay (Destination): 3.175ns (routing 1.584ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.860     3.076    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X7Y166         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[265]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     3.188 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab_reg[265]/Q
                         net (fo=1, routed)           0.123     3.311    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdatab[265]
    SLICE_X8Y166         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[265]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.175     3.442    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/aclk
    SLICE_X8Y166         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[265]/C
                         clock pessimism             -0.244     3.198    
    SLICE_X8Y166         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     3.300    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/rdqb_reg[265]
  -------------------------------------------------------------------
                         required time                         -3.300    
                         arrival time                           3.311    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1447_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1447_pp0_iter1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.112ns (52.830%)  route 0.100ns (47.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.844ns (routing 1.450ns, distribution 1.394ns)
  Clock Net Delay (Destination): 3.131ns (routing 1.584ns, distribution 1.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.844     3.060    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_96/ap_clk
    SLICE_X59Y188        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1447_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y188        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     3.172 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1447_reg[8]/Q
                         net (fo=1, routed)           0.100     3.272    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1447[8]
    SLICE_X60Y188        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1447_pp0_iter1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.131     3.398    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_96/ap_clk
    SLICE_X60Y188        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1447_pp0_iter1_reg_reg[8]/C
                         clock pessimism             -0.238     3.160    
    SLICE_X60Y188        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     3.261    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_Thresholding_Batch_6/inst/grp_Thresholding_Batch_fu_96/r_V_1_reg_1447_pp0_iter1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.261    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/zynq_ps/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y45  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_1_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y45  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_1_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y46  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_2_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y46  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_2_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y44  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_3_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y44  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_3_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB36_X0Y47  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_3/inst/grp_ConvolutionInputGenerator_dws_3u_128u_4u_58u_56u_16u_1u_ap_resource_bram_s_fu_28/inputBuf_V_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y92  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y92  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y92  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y92  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      top_i/zynq_ps/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y92  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y92  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y92  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.762         5.000       4.238      SLICE_X13Y92  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_ConvolutionInputGenerator_0/inst/grp_ConvolutionInputGenerator_kernel_stride_fu_28/inputBuf_V_1_U/ram_reg_0_63_0_6/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.198ns (12.455%)  route 1.392ns (87.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 13.041 - 10.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.116ns (routing 1.584ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.116     3.383    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y113        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.498 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.286     3.784    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y113         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     3.867 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.105     4.973    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X7Y116         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.825    13.041    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X7Y116         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.240    13.281    
                         clock uncertainty           -0.160    13.121    
    SLICE_X7Y116         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    13.028    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  8.055    

Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.198ns (12.455%)  route 1.392ns (87.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 13.041 - 10.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.116ns (routing 1.584ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.116     3.383    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y113        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.498 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.286     3.784    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y113         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     3.867 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.105     4.973    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X7Y116         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.825    13.041    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X7Y116         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.240    13.281    
                         clock uncertainty           -0.160    13.121    
    SLICE_X7Y116         FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.093    13.028    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  8.055    

Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.198ns (12.455%)  route 1.392ns (87.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 13.041 - 10.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.116ns (routing 1.584ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.116     3.383    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y113        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.498 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.286     3.784    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y113         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     3.867 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.105     4.973    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X7Y116         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.825    13.041    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X7Y116         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.240    13.281    
                         clock uncertainty           -0.160    13.121    
    SLICE_X7Y116         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.093    13.028    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  8.055    

Slack (MET) :             8.055ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.198ns (12.455%)  route 1.392ns (87.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 13.041 - 10.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.116ns (routing 1.584ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.825ns (routing 1.450ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.116     3.383    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y113        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.498 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.286     3.784    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y113         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     3.867 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.105     4.973    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X7Y116         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.825    13.041    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X7Y116         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.240    13.281    
                         clock uncertainty           -0.160    13.121    
    SLICE_X7Y116         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.093    13.028    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.028    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  8.055    

Slack (MET) :             8.097ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.198ns (12.699%)  route 1.361ns (87.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 13.107 - 10.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.116ns (routing 1.584ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.450ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.116     3.383    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y113        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.498 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.286     3.784    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y113         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     3.867 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.075     4.942    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y121         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.891    13.107    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y121         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.185    13.292    
                         clock uncertainty           -0.160    13.132    
    SLICE_X9Y121         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093    13.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  8.097    

Slack (MET) :             8.097ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.198ns (12.699%)  route 1.361ns (87.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 13.107 - 10.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.116ns (routing 1.584ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.450ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.116     3.383    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y113        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.498 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.286     3.784    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y113         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     3.867 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.075     4.942    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y121         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.891    13.107    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y121         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.185    13.292    
                         clock uncertainty           -0.160    13.132    
    SLICE_X9Y121         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093    13.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  8.097    

Slack (MET) :             8.097ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.198ns (12.699%)  route 1.361ns (87.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 13.107 - 10.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.116ns (routing 1.584ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.450ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.116     3.383    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y113        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.498 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.286     3.784    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y113         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     3.867 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.075     4.942    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y121         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.891    13.107    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y121         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.185    13.292    
                         clock uncertainty           -0.160    13.132    
    SLICE_X9Y121         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.093    13.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  8.097    

Slack (MET) :             8.097ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.198ns (12.699%)  route 1.361ns (87.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 13.107 - 10.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.116ns (routing 1.584ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.450ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.116     3.383    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y113        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.498 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.286     3.784    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y113         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     3.867 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.075     4.942    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y121         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.891    13.107    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y121         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.185    13.292    
                         clock uncertainty           -0.160    13.132    
    SLICE_X9Y121         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093    13.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  8.097    

Slack (MET) :             8.097ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.198ns (12.699%)  route 1.361ns (87.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 13.107 - 10.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.116ns (routing 1.584ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.450ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.116     3.383    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y113        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.498 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.286     3.784    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y113         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     3.867 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.075     4.942    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y121         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.891    13.107    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y121         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.185    13.292    
                         clock uncertainty           -0.160    13.132    
    SLICE_X9Y121         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093    13.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  8.097    

Slack (MET) :             8.097ns  (required time - arrival time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.198ns (12.699%)  route 1.361ns (87.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 13.107 - 10.000 ) 
    Source Clock Delay      (SCD):    3.383ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.116ns (routing 1.584ns, distribution 1.532ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.450ns, distribution 1.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.116     3.383    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X10Y113        FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y113        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.498 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.286     3.784    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X9Y113         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.083     3.867 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.075     4.942    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y121         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.891    13.107    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y121         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.185    13.292    
                         clock uncertainty           -0.160    13.132    
    SLICE_X9Y121         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093    13.039    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.039    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  8.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.369%)  route 0.140ns (56.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.755ns (routing 0.886ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.971ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.755     1.906    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y127         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.992 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.055     2.047    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X0Y127         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.021     2.068 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.085     2.152    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y128         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.917     2.104    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y128         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.152     1.953    
    SLICE_X0Y128         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     1.935    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.369%)  route 0.140ns (56.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.755ns (routing 0.886ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.971ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.755     1.906    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y127         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.992 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.055     2.047    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X0Y127         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.021     2.068 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.085     2.152    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X0Y128         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.917     2.104    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y128         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.152     1.953    
    SLICE_X0Y128         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     1.935    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.369%)  route 0.140ns (56.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.755ns (routing 0.886ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.971ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.755     1.906    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y127         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.992 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.055     2.047    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X0Y127         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.021     2.068 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.085     2.152    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X0Y128         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.917     2.104    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y128         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.152     1.953    
    SLICE_X0Y128         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.018     1.935    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.369%)  route 0.140ns (56.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.755ns (routing 0.886ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.971ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.755     1.906    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y127         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.992 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.055     2.047    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X0Y127         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.021     2.068 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.085     2.152    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X0Y128         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.917     2.104    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y128         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.152     1.953    
    SLICE_X0Y128         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.018     1.935    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.369%)  route 0.140ns (56.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.755ns (routing 0.886ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.971ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.755     1.906    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y127         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.992 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.055     2.047    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X0Y127         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.021     2.068 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.085     2.152    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X0Y128         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.917     2.104    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X0Y128         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.152     1.953    
    SLICE_X0Y128         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.018     1.935    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.369%)  route 0.140ns (56.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.755ns (routing 0.886ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.971ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.755     1.906    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y127         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.992 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.055     2.047    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X0Y127         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.021     2.068 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.085     2.152    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y128         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.913     2.100    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y128         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.152     1.949    
    SLICE_X0Y128         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.018     1.931    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.369%)  route 0.140ns (56.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.755ns (routing 0.886ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.971ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.755     1.906    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y127         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.992 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.055     2.047    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X0Y127         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.021     2.068 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.085     2.152    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y128         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.913     2.100    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y128         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.152     1.949    
    SLICE_X0Y128         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.931    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.369%)  route 0.140ns (56.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.755ns (routing 0.886ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.971ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.755     1.906    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y127         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.992 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.055     2.047    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X0Y127         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.021     2.068 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.085     2.152    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y128         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.913     2.100    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y128         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.152     1.949    
    SLICE_X0Y128         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     1.931    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.107ns (43.369%)  route 0.140ns (56.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.755ns (routing 0.886ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.971ns, distribution 0.942ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.755     1.906    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y127         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.992 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.055     2.047    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X0Y127         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.021     2.068 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.085     2.152    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y128         FDCE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.913     2.100    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y128         FDCE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.152     1.949    
    SLICE_X0Y128         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.018     1.931    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.107ns (36.962%)  route 0.182ns (63.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.755ns (routing 0.886ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.917ns (routing 0.971ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.755     1.906    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y127         FDRE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.086     1.992 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.055     2.047    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X0Y127         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.021     2.068 f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.127     2.195    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y127         FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.917     2.104    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y127         FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.152     1.953    
    SLICE_X0Y127         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.018     1.935    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.260    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.650ns  (logic 0.137ns (21.077%)  route 0.513ns (78.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.883ns (routing 1.450ns, distribution 1.433ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.273     0.273    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y239         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     0.410 r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.240     0.650    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y239         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.883     3.099    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y239         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.067ns (26.800%)  route 0.183ns (73.200%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.927ns (routing 0.971ns, distribution 0.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  top_i/zynq_ps/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.115     0.115    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X1Y239         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.067     0.182 r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.068     0.250    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X1Y239         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.927     2.114    top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X1Y239         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.391ns  (logic 0.342ns (6.344%)  route 5.049ns (93.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.047ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.167ns (routing 1.584ns, distribution 1.583ns)
  Clock Net Delay (Destination): 2.831ns (routing 1.450ns, distribution 1.381ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.167     3.434    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y234         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.548 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=335, routed)         4.812     8.360    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X7Y18          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     8.588 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.237     8.825    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X7Y18          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.831     3.047    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X7Y18          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 0.172ns (3.263%)  route 5.100ns (96.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.167ns (routing 1.584ns, distribution 1.583ns)
  Clock Net Delay (Destination): 2.838ns (routing 1.450ns, distribution 1.388ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.167     3.434    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y234         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.548 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=335, routed)         4.601     8.149    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X56Y198        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.058     8.207 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.499     8.706    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X56Y198        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.838     3.054    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X56Y198        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_14/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_24/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.224ns  (logic 0.266ns (5.092%)  route 4.958ns (94.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.167ns (routing 1.584ns, distribution 1.583ns)
  Clock Net Delay (Destination): 2.792ns (routing 1.450ns, distribution 1.342ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.167     3.434    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y234         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.548 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=335, routed)         4.476     8.024    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_24/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X53Y43         LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.152     8.176 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_24/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.482     8.658    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_24/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X53Y43         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_24/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.792     3.008    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_24/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X53Y43         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_24/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.078ns  (logic 0.304ns (5.986%)  route 4.774ns (94.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.167ns (routing 1.584ns, distribution 1.583ns)
  Clock Net Delay (Destination): 2.796ns (routing 1.450ns, distribution 1.346ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.167     3.434    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y234         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.548 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=335, routed)         3.636     7.184    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X22Y57         LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.190     7.374 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           1.138     8.512    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X22Y57         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.796     3.012    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X22Y57         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_21/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.954ns  (logic 0.339ns (6.843%)  route 4.615ns (93.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.167ns (routing 1.584ns, distribution 1.583ns)
  Clock Net Delay (Destination): 2.786ns (routing 1.450ns, distribution 1.336ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.167     3.434    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y234         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.548 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=335, routed)         4.193     7.741    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X20Y43         LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.225     7.966 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.422     8.388    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X20Y43         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.786     3.002    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X20Y43         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_0/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_20/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.701ns  (logic 0.301ns (6.402%)  route 4.400ns (93.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.853ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.167ns (routing 1.584ns, distribution 1.583ns)
  Clock Net Delay (Destination): 2.637ns (routing 1.450ns, distribution 1.187ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.167     3.434    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y234         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.548 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=335, routed)         3.636     7.184    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_20/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X22Y57         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.187     7.371 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_20/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.764     8.135    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_20/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X23Y58         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_20/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.637     2.853    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_20/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X23Y58         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_20/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_17/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.437ns  (logic 0.273ns (6.153%)  route 4.164ns (93.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.967ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.167ns (routing 1.584ns, distribution 1.583ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.450ns, distribution 1.301ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.167     3.434    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y234         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.548 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=335, routed)         3.765     7.312    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_17/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X47Y119        LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.159     7.471 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_17/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.399     7.870    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_17/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X47Y119        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_17/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.751     2.967    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_17/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X47Y119        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_17/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_23/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.424ns  (logic 0.252ns (5.697%)  route 4.172ns (94.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.965ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.167ns (routing 1.584ns, distribution 1.583ns)
  Clock Net Delay (Destination): 2.749ns (routing 1.450ns, distribution 1.299ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.167     3.434    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y234         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.548 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=335, routed)         3.825     7.373    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_23/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X46Y55         LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.138     7.511 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_23/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.347     7.858    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_23/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X46Y55         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_23/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.749     2.965    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_23/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X46Y55         FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_23/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.320ns  (logic 0.338ns (7.823%)  route 3.982ns (92.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.907ns
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.167ns (routing 1.584ns, distribution 1.583ns)
  Clock Net Delay (Destination): 2.691ns (routing 1.450ns, distribution 1.241ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.167     3.434    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X0Y234         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y234         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.548 f  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=335, routed)         3.744     7.292    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X37Y190        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.224     7.516 r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.238     7.754    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X37Y190        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.691     2.907    top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X37Y190        FDRE                                         r  top_i/StreamingDataflowPartition_1/inst/StreamingDataflowPartition_1_StreamingFIFO_12/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.705ns  (logic 0.156ns (4.211%)  route 3.549ns (95.789%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    3.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.174ns (routing 1.584ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.821ns (routing 1.450ns, distribution 1.371ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       3.174     3.441    top_i/rst_zynq_ps_99M/U0/slowest_sync_clk
    SLICE_X1Y238         FDRE                                         r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y238         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.553 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.663     5.216    top_i/rst_zynq_ps_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.260 r  top_i/rst_zynq_ps_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3938, routed)        1.886     7.146    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X10Y113        FDPE                                         f  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.821     3.037    top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X10Y113        FDPE                                         r  top_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.083ns (32.101%)  route 0.176ns (67.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.971ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.735     1.886    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y13          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.969 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.176     2.144    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y20         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.880     2.067    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y20         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.083ns (32.101%)  route 0.176ns (67.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.971ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.735     1.886    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y13          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.969 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.176     2.144    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y20         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.880     2.067    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y20         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.083ns (32.101%)  route 0.176ns (67.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.971ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.735     1.886    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y13          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.969 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.176     2.144    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y20         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.880     2.067    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y20         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.083ns (31.593%)  route 0.180ns (68.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.971ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.735     1.886    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y13          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.969 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.180     2.148    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y19          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.893     2.080    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y19          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.083ns (31.593%)  route 0.180ns (68.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.971ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.735     1.886    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y13          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.969 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.180     2.148    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y19          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.893     2.080    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y19          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.083ns (31.593%)  route 0.180ns (68.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.893ns (routing 0.971ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.735     1.886    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y13          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.969 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.180     2.148    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X7Y19          FDCE                                         f  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.893     2.080    top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y19          FDCE                                         r  top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.083ns (29.556%)  route 0.198ns (70.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.735     1.886    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y13          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.969 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.198     2.166    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y21         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.885     2.072    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y21         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.083ns (29.556%)  route 0.198ns (70.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.735     1.886    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y13          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.969 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.198     2.166    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y21         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.885     2.072    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y21         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.083ns (29.556%)  route 0.198ns (70.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.735     1.886    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y13          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.969 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.198     2.166    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y21         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.885     2.072    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y21         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.083ns (25.396%)  route 0.244ns (74.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.886ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.971ns, distribution 0.909ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.735     1.886    top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y13          FDRE                                         r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.969 r  top_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=66, routed)          0.244     2.212    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X10Y26         FDCE                                         f  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.880     2.067    top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X10Y26         FDCE                                         r  top_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[2]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 1.754ns (62.710%)  route 1.043ns (37.290%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.796ns (routing 1.450ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[2]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<2>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[2]_A2A1[2])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[2]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<2>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[2]_U[2])
                                                      0.700     0.814 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[2]
                         net (fo=1, routed)           0.000     0.814    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<2>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[2]_U_DATA[2])
                                                      0.067     0.881 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[2]
                         net (fo=1, routed)           0.000     0.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<2>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[2]_ALU_OUT[2])
                                                      0.727     1.608 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[2]
                         net (fo=1, routed)           0.000     1.608    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<2>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[2]_P[2])
                                                      0.146     1.754 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           1.043     2.797    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_44
    SLICE_X12Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.796     3.012    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X12Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[2]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[10]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.672ns  (logic 1.754ns (65.644%)  route 0.918ns (34.356%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.796ns (routing 1.450ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_U[11])
                                                      0.700     0.814 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     0.814    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<11>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.067     0.881 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     0.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<11>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.727     1.608 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     1.608    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<11>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     1.754 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[11]
                         net (fo=1, routed)           0.918     2.672    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_35
    SLICE_X12Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.796     3.012    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X12Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[11]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[15]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.527ns  (logic 1.810ns (71.626%)  route 0.717ns (28.374%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.814ns (routing 1.450ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y40        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<15>
    DSP48E2_X1Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[15]_B2B1[15])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[15]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<15>
    DSP48E2_X1Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[15]_U[15])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<15>
    DSP48E2_X1Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<15>
    DSP48E2_X1Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<15>
    DSP48E2_X1Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.146     1.810 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.717     2.527    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6_n_3
    SLICE_X4Y96          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.814     3.030    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/ap_clk
    SLICE_X4Y96          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[15]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[6]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.489ns  (logic 1.754ns (70.470%)  route 0.735ns (29.530%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.799ns (routing 1.450ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[6]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<6>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[6]_A2A1[6])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[6]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<6>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[6]_U[7])
                                                      0.700     0.814 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.814    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<7>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.067     0.881 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<7>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.727     1.608 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     1.608    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<7>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     1.754 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.735     2.489    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_39
    SLICE_X11Y104        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.799     3.015    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X11Y104        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[7]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.458ns  (logic 1.810ns (73.637%)  route 0.648ns (26.363%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.814ns (routing 1.450ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y40        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[6])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<6>
    DSP48E2_X1Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<6>
    DSP48E2_X1Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<6>
    DSP48E2_X1Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.146     1.810 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.648     2.458    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6_n_12
    SLICE_X4Y96          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.814     3.030    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/ap_clk
    SLICE_X4Y96          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[6]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[9]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.430ns  (logic 1.754ns (72.181%)  route 0.676ns (27.819%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.799ns (routing 1.450ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[10])
                                                      0.700     0.814 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     0.814    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<10>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.067     0.881 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     0.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<10>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.727     1.608 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     1.608    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<10>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.146     1.754 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.676     2.430    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_36
    SLICE_X11Y105        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.799     3.015    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X11Y105        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[10]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[8]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.426ns  (logic 1.754ns (72.300%)  route 0.672ns (27.700%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.796ns (routing 1.450ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<8>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[8]_A2A1[8])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<8>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[8]_U[9])
                                                      0.700     0.814 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.814    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<9>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     0.881 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.881    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<9>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     1.608 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     1.608    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<9>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     1.754 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.672     2.426    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_37
    SLICE_X12Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.796     3.012    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X12Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[9]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[9]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.410ns  (logic 1.810ns (75.104%)  route 0.600ns (24.896%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.814ns (routing 1.450ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y40        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[9]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<9>
    DSP48E2_X1Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[9]_B2B1[9])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[9]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<9>
    DSP48E2_X1Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[9]_U[9])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[9]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<9>
    DSP48E2_X1Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[9]_U_DATA[9])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[9]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<9>
    DSP48E2_X1Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[9]_ALU_OUT[9])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<9>
    DSP48E2_X1Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.146     1.810 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.600     2.410    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6_n_9
    SLICE_X4Y96          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.814     3.030    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/ap_clk
    SLICE_X4Y96          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[9]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[5]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.378ns  (logic 1.810ns (76.114%)  route 0.568ns (23.886%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.814ns (routing 1.450ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y40        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X1Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.097     0.097 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     0.097    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X1Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_U[5])
                                                      0.773     0.870 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.870    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<5>
    DSP48E2_X1Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.067     0.937 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.937    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<5>
    DSP48E2_X1Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.727     1.664 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     1.664    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<5>
    DSP48E2_X1Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.146     1.810 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.568     2.378    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6_n_13
    SLICE_X4Y96          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.814     3.030    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/ap_clk
    SLICE_X4Y96          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[5]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[0]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.377ns  (logic 1.746ns (73.454%)  route 0.631ns (26.546%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.796ns (routing 1.450ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     0.114 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     0.114    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_V[0])
                                                      0.699     0.813 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/V[0]
                         net (fo=1, routed)           0.000     0.813    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.V<0>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[0]_V_DATA[0])
                                                      0.065     0.878 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/V_DATA[0]
                         net (fo=1, routed)           0.000     0.878    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.V_DATA<0>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[0]_ALU_OUT[0])
                                                      0.722     1.600 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     1.600    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<0>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146     1.746 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.631     2.377    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_46
    SLICE_X12Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       2.796     3.012    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X12Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[4]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.269ns (80.299%)  route 0.066ns (19.701%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.863ns (routing 0.971ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[5])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[5]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<5>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[5]_U_DATA[5])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[5]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<5>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[5]_ALU_OUT[5])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[5]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<5>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[5]_P[5])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.066     0.335    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_41
    SLICE_X11Y105        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.863     2.050    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X11Y105        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[5]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[13]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.269ns (70.419%)  route 0.113ns (29.581%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.859ns (routing 0.971ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<13>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[13]_A2A1[13])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[13]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<13>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[13]_U[14])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<14>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<14>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<14>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.113     0.382    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_32
    SLICE_X11Y105        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.859     2.046    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X11Y105        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[14]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.269ns (70.419%)  route 0.113ns (29.581%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.859ns (routing 0.971ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[3])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[3]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<3>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[3]_U_DATA[3])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[3]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<3>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[3]_ALU_OUT[3])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<3>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.113     0.382    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_43
    SLICE_X11Y105        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.859     2.046    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X11Y105        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[3]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[15]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.269ns (69.689%)  route 0.117ns (30.311%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.859ns (routing 0.971ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[16])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<16>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<16>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<16>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[16]
                         net (fo=1, routed)           0.117     0.386    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_30
    SLICE_X11Y105        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.859     2.046    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X11Y105        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[16]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[7]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.269ns (68.798%)  route 0.122ns (31.202%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.858ns (routing 0.971ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<7>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[7]_A2A1[7])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[7]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<7>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[7]_U[8])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[8]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<8>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[8]_U_DATA[8])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[8]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<8>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[8]_ALU_OUT[8])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<8>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[8]
                         net (fo=1, routed)           0.122     0.391    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_38
    SLICE_X11Y104        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.858     2.045    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X11Y104        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[8]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.280ns (70.886%)  route 0.115ns (29.114%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.873ns (routing 0.971ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y40        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[1]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<1>
    DSP48E2_X1Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[1]_B2B1[1])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[1]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<1>
    DSP48E2_X1Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[1]_U[0])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[0]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<0>
    DSP48E2_X1Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[0]_U_DATA[0])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[0]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<0>
    DSP48E2_X1Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[0]_ALU_OUT[0])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<0>
    DSP48E2_X1Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.115     0.395    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6_n_18
    SLICE_X4Y96          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.873     2.060    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/ap_clk
    SLICE_X4Y96          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[0]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[7]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.280ns (70.886%)  route 0.115ns (29.114%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.871ns (routing 0.971ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y40        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X1Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X1Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_U[7])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<7>
    DSP48E2_X1Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<7>
    DSP48E2_X1Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<7>
    DSP48E2_X1Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.115     0.395    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6_n_11
    SLICE_X4Y96          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.871     2.058    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/ap_clk
    SLICE_X4Y96          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[7]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[5]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.269ns (67.419%)  route 0.130ns (32.581%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.858ns (routing 0.971ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[5]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<5>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[5]_A2A1[5])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[5]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<5>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[5]_U[6])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[6]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<6>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[6]_U_DATA[6])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[6]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<6>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[6]_ALU_OUT[6])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[6]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<6>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[6]_P[6])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[6]
                         net (fo=1, routed)           0.130     0.399    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_40
    SLICE_X12Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.858     2.045    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X12Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[6]/C

Slack:                    inf
  Source:                 top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[13]
                            (internal pin)
  Destination:            top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.280ns (68.293%)  route 0.130ns (31.707%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.875ns (routing 0.971ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X1Y40        DSP_A_B_DATA                 0.000     0.000 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA_INST/B2_DATA[13]
                         net (fo=1, routed)           0.000     0.000    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_A_B_DATA.B2_DATA<13>
    DSP48E2_X1Y40        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[13]_B2B1[13])
                                                      0.022     0.022 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA_INST/B2B1[13]
                         net (fo=1, routed)           0.000     0.022    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_PREADD_DATA.B2B1<13>
    DSP48E2_X1Y40        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[13]_U[13])
                                                      0.084     0.106 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     0.106    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_MULTIPLIER.U<13>
    DSP48E2_X1Y40        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.014     0.120 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     0.120    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_M_DATA.U_DATA<13>
    DSP48E2_X1Y40        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.127     0.247 f  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.247    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_ALU.ALU_OUT<13>
    DSP48E2_X1Y40        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.280 r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6/dout/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.130     0.410    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/mul_32s_18ns_32_1_1_U6_n_5
    SLICE_X3Y95          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.875     2.062    top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/ap_clk
    SLICE_X3Y95          FDRE                                         r  top_i/odma0/inst/StreamingDataflowPartition_2_IODMA_0/inst/StreamingDataWidthConverter_Batch_8u_64u_100352u_U0/totalIters_reg_78_reg[13]/C

Slack:                    inf
  Source:                 top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                            (internal pin)
  Destination:            top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.269ns (65.450%)  route 0.142ns (34.550%))
  Logic Levels:           5  (DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.860ns (routing 0.971ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y42        DSP_A_B_DATA                 0.000     0.000 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA_INST/A2_DATA[3]
                         net (fo=1, routed)           0.000     0.000    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_A_B_DATA.A2_DATA<3>
    DSP48E2_X3Y42        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[3]_A2A1[3])
                                                      0.021     0.021 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA_INST/A2A1[3]
                         net (fo=1, routed)           0.000     0.021    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_PREADD_DATA.A2A1<3>
    DSP48E2_X3Y42        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[3]_U[4])
                                                      0.074     0.095 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER_INST/U[4]
                         net (fo=1, routed)           0.000     0.095    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_MULTIPLIER.U<4>
    DSP48E2_X3Y42        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[4]_U_DATA[4])
                                                      0.014     0.109 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA_INST/U_DATA[4]
                         net (fo=1, routed)           0.000     0.109    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_M_DATA.U_DATA<4>
    DSP48E2_X3Y42        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[4]_ALU_OUT[4])
                                                      0.127     0.236 f  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU_INST/ALU_OUT[4]
                         net (fo=1, routed)           0.000     0.236    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_ALU.ALU_OUT<4>
    DSP48E2_X3Y42        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[4]_P[4])
                                                      0.033     0.269 r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17/dout/DSP_OUTPUT_INST/P[4]
                         net (fo=1, routed)           0.142     0.411    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/mul_32s_19ns_32_1_1_U17_n_42
    SLICE_X12Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  top_i/zynq_ps/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    top_i/zynq_ps/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  top_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=96010, routed)       1.860     2.047    top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/ap_clk
    SLICE_X12Y100        FDRE                                         r  top_i/idma0/inst/StreamingDataflowPartition_0_IODMA_0/inst/StreamingDataWidthConverter_Batch_64u_8u_18816u_U0/totalIters_reg_66_reg[4]/C





