 Physical Verification Design Engineer Job Number: 43111454 Austin, Texas, United States Posted: Aug. 11, 2017 Weekly Hours: 40.00 Job Summary In this highly visible role, you will be responsible for implementing complete chip design from netlist to tapeout. Key Qualifications The ideal candidate will have hands on experience in physical design and large chip integration. Familiar with TCL scripting, General partition PD flow - understand how to support partition owners with DRC issues Needs to be familiar with power grid trade offs, IR/IVD Familiar with GDS assembly, GDS requirements for hard macros. Familiar with hierarchical design approach, top-down design, budgeting, timing and physical convergence. Understanding of DRC correlation with PNR tools, ERC, high voltage checks. Background with LVS. A detailed understanding of database management issues. From a CAD tool perspective, experience with Floorplanning tools, P&amp;R flows, global timing verification and Physical Design Verification Flows is desirable. Description •Work with FE team to understand chip architecture and drive physical verification aspects early in design cycle. •Working on full chip DRC, LVS DRC. •Work with physical design team, drive methodologies and “best known methods” to streamline physical design work, come up with guidelines and checklists, drive execution, and track progress while offering physical verification support. •Support partition owners with place and route activities, set goals and milestones, plan short and long-term work, understand dependencies between different domains like top, STA, block place and route. •Resolve design and flow issues related to physical design, identify potential solutions and drive execution. Education •MSEE or equivalent is required. 