# Phase 3 Word-Level Stochastic Write Modeling Test Configuration
# Alternating bit pattern - 50% SET/RESET transitions
# This demonstrates realistic data-dependent write timing analysis

-DesignTarget: RAM

-ProcessNode: 90

-Capacity (MB): 16
-WordWidth (bit): 64

-DeviceRoadmap: LOP

-LocalWireType: LocalConservative
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No

-GlobalWireType: LocalConservative
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: non-H-tree
-InternalSensing: false

-MemoryCellInputFile: sample_PCRAM_stochastic.cell

-Temperature (K): 340

-Optimization: latency

-BufferDesignOptimization: latency

-ForceBank (Total AxB, Active CxD): 8x4, 1x1
-ForceMat (Total AxB, Active CxD): 1x4, 1x4
-ForceMuxSenseAmp: 8
-ForceMuxOutputLev1: 8
-ForceMuxOutputLev2: 1

# NEW: Phase 3 Write Pattern Specification
-WritePatternType: specific
-CurrentData: 0x5555555555555555
-TargetData: 0xAAAAAAAAAAAAAAAA

# Expected Results:
# - Current:  0101010101010101... (32 ones, 32 zeros)
# - Target:   1010101010101010... (32 ones, 32 zeros) 
# - Analysis: All 64 bits transition (32 SET: 0→1, 32 RESET: 1→0)
# - Expected: Mixed timing with both SET (slow) and RESET (moderate) operations
# - Word completion time = MAX(slowest transitioning cell)