set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {sdr_test.vo sdr_test_v.sdo}}
}
