Design Entry;HDL Check||(null)||Checking HDL syntax of 'General_Controller.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Toplevel
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit i2c_repeat_start to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(39);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/39||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit num_bytes(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(40);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/40||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit num_bytes(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(41);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/41||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_out(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(42);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/42||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(50);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/50||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(51);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/51||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 2 of num_bytes(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(52);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/52||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL169 ||@W:Pruning unused register i2c_repeat_start. Make sure that there are no unused intermediate registers.||Toplevel.srr(53);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/53||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 4 of data_out(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/82||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/83||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/84||L3GD20H_Interface.vhd(81);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd'/linenumber/81
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 4 of i2c_addr(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(110);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/110||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of num_bytes(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(111);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/111||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/127||ADC_READ.vhd(243);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/243
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/128||ADC_READ.vhd(261);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/261
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/129||ADC_READ.vhd(285);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/285
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/130||ADC_READ.vhd(303);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/303
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/131||ADC_READ.vhd(327);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/327
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/132||ADC_READ.vhd(345);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/345
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/133||ADC_READ.vhd(369);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/369
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/134||ADC_READ.vhd(387);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/387
Implementation;Synthesis|| CD638 ||@W:Signal dclk is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/135||ADC_READ.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal sdi_int is undriven. Either assign the signal a value or remove the signal declaration.||Toplevel.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/136||ADC_READ.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/92
Implementation;Synthesis|| CL169 ||@W:Pruning unused register state_out_1(7 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/138||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 11 to 5 of cnt1up_6(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/139||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(80) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/143||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(81) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/144||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(82) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/145||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(83) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/146||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(84) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/147||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(85) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/148||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(86) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/149||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to exp_packet(87) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/150||ADC_READ.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd'/linenumber/207
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/166||GS_Readout.vhd(236);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\GS_Readout.vhd'/linenumber/236
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/172||General_Controller.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/266
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(173);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/173||General_Controller.vhd(355);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/355
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/174||General_Controller.vhd(382);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/382
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(175);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/175||General_Controller.vhd(408);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/408
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/176||General_Controller.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/434
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/177||General_Controller.vhd(460);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/460
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/178||General_Controller.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/486
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/179||General_Controller.vhd(523);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/523
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/180||General_Controller.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/568
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/181||General_Controller.vhd(598);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/598
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/182||General_Controller.vhd(604);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/604
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/183||General_Controller.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/616
Implementation;Synthesis|| CD274 ||@W:Incomplete case statement - add more cases or a when others||Toplevel.srr(184);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/184||General_Controller.vhd(622);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/622
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/189||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/190||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/191||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/192||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/193||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/194||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/195||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/196||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/197||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(16) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/198||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(17) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/199||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(18) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/200||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/201||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/202||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/203||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/204||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/205||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/206||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/207||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/208||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/209||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/210||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/211||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/212||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/213||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(32) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/214||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(33) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/215||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(34) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/216||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(35) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/217||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(36) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/218||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(37) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/219||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(38) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/220||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to status_bits(39) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/221||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register state_2. Make sure that there are no unused intermediate registers.||Toplevel.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/236||Interrupt_Generator.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Interrupt_Generator.vhd'/linenumber/44
Implementation;Synthesis|| CD275 ||@W:Component declarations with different initial values are not supported.  Port b of component and2 may have been given a different initial value in two different component declarations||Toplevel.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/239||FPGA_Buffer.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/56
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/297||FPGA_Buffer.vhd(2690);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2690
Implementation;Synthesis|| CL168 ||@W:Removing instance 	XNOR3_RBINSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/298||FPGA_Buffer.vhd(2682);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2682
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/299||FPGA_Buffer.vhd(2675);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2675
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/300||FPGA_Buffer.vhd(2645);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2645
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_4 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/301||FPGA_Buffer.vhd(2629);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2629
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/302||FPGA_Buffer.vhd(2626);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2626
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/303||FPGA_Buffer.vhd(2593);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2593
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/304||FPGA_Buffer.vhd(2589);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2589
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRY[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/305||FPGA_Buffer.vhd(2566);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2566
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/306||FPGA_Buffer.vhd(2440);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2440
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_82 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/307||FPGA_Buffer.vhd(2429);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2429
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/308||FPGA_Buffer.vhd(2425);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2425
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/309||FPGA_Buffer.vhd(2343);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2343
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_85 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/310||FPGA_Buffer.vhd(2333);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2333
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/311||FPGA_Buffer.vhd(2319);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2319
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_45 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/312||FPGA_Buffer.vhd(2236);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2236
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_84 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/313||FPGA_Buffer.vhd(2160);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2160
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_77 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/314||FPGA_Buffer.vhd(2150);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2150
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_69 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/315||FPGA_Buffer.vhd(2120);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2120
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/316||FPGA_Buffer.vhd(2113);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2113
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRYSYNC[0] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/317||FPGA_Buffer.vhd(2060);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/2060
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_10 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(318);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/318||FPGA_Buffer.vhd(1974);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1974
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRYSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/319||FPGA_Buffer.vhd(1952);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1952
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_83 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(320);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/320||FPGA_Buffer.vhd(1909);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1909
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_DVLDX because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/321||FPGA_Buffer.vhd(1860);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1860
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/322||FPGA_Buffer.vhd(1761);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1761
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/323||FPGA_Buffer.vhd(1758);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1758
Implementation;Synthesis|| CL168 ||@W:Removing instance 	XNOR2_RBINSYNC[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/324||FPGA_Buffer.vhd(1750);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1750
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_11 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/325||FPGA_Buffer.vhd(1708);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1708
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/326||FPGA_Buffer.vhd(1689);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1689
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_14 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/327||FPGA_Buffer.vhd(1685);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1685
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_6 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/328||FPGA_Buffer.vhd(1603);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1603
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/329||FPGA_Buffer.vhd(1565);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1565
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_73 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/330||FPGA_Buffer.vhd(1548);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1548
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_13 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/331||FPGA_Buffer.vhd(1541);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1541
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_76 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/332||FPGA_Buffer.vhd(1519);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1519
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/333||FPGA_Buffer.vhd(1504);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1504
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_47 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/334||FPGA_Buffer.vhd(1473);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1473
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_51 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/335||FPGA_Buffer.vhd(1456);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1456
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/336||FPGA_Buffer.vhd(1418);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1418
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/337||FPGA_Buffer.vhd(1363);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1363
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/338||FPGA_Buffer.vhd(1315);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1315
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/339||FPGA_Buffer.vhd(1257);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1257
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/340||FPGA_Buffer.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1226
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/341||FPGA_Buffer.vhd(1198);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1198
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/342||FPGA_Buffer.vhd(1188);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1188
Implementation;Synthesis|| CL168 ||@W:Removing instance 	DFN1C0_RGRY[1] because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/343||FPGA_Buffer.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1142
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_72 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/344||FPGA_Buffer.vhd(1065);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1065
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/345||FPGA_Buffer.vhd(1058);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/1058
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_83 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/346||FPGA_Buffer.vhd(990);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/990
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/347||FPGA_Buffer.vhd(971);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/971
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/348||FPGA_Buffer.vhd(897);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/897
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/349||FPGA_Buffer.vhd(894);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/894
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_46 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/350||FPGA_Buffer.vhd(861);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/861
Implementation;Synthesis|| CL168 ||@W:Removing instance XOR2_24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/351||FPGA_Buffer.vhd(832);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/832
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_15 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/352||FPGA_Buffer.vhd(814);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/814
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_61 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/353||FPGA_Buffer.vhd(803);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/803
Implementation;Synthesis|| CL168 ||@W:Removing instance AO1_42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/354||FPGA_Buffer.vhd(784);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/784
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_12 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/355||FPGA_Buffer.vhd(745);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/745
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/356||FPGA_Buffer.vhd(704);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/704
Implementation;Synthesis|| CL168 ||@W:Removing instance DFN1C0_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/357||FPGA_Buffer.vhd(677);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/677
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/358||FPGA_Buffer.vhd(630);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/630
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/359||FPGA_Buffer.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/503
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/360||FPGA_Buffer.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/485
Implementation;Synthesis|| CL168 ||@W:Removing instance AND2_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/361||FPGA_Buffer.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/478
Implementation;Synthesis|| CL168 ||@W:Removing instance XNOR3_5 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Toplevel.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/362||FPGA_Buffer.vhd(466);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd'/linenumber/466
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to test_port are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Toplevel.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/376||UART.vhd(132);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\UART.vhd'/linenumber/132
Implementation;Synthesis|| CL169 ||@W:Pruning unused register command_1(7 downto 0). Make sure that there are no unused intermediate registers.||Toplevel.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/379||FFU_Command_Checker.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\FFU_Command_Checker.vhd'/linenumber/49
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of acc_packet(87 downto 0) is unused ||Toplevel.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/409||Packet_Saver.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/29
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of mag_packet(87 downto 0) is unused ||Toplevel.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/410||Packet_Saver.vhd(32);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/32
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of gyro_packet(87 downto 0) is unused ||Toplevel.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/411||Packet_Saver.vhd(35);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/35
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pressure_packet(87 downto 0) is unused ||Toplevel.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/412||Packet_Saver.vhd(38);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/38
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of status_packet(87 downto 0) is unused ||Toplevel.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/413||Packet_Saver.vhd(41);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/41
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pres_cal1_packet(87 downto 0) is unused ||Toplevel.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/414||Packet_Saver.vhd(44);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/44
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of pres_cal2_packet(87 downto 0) is unused ||Toplevel.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/415||Packet_Saver.vhd(45);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/45
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_0_packet(87 downto 0) is unused ||Toplevel.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/416||Packet_Saver.vhd(48);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/48
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_1_packet(87 downto 0) is unused ||Toplevel.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/417||Packet_Saver.vhd(49);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/49
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_2_packet(87 downto 0) is unused ||Toplevel.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/418||Packet_Saver.vhd(50);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/50
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_3_packet(87 downto 0) is unused ||Toplevel.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/419||Packet_Saver.vhd(51);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/51
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_4_packet(87 downto 0) is unused ||Toplevel.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/420||Packet_Saver.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/52
Implementation;Synthesis|| CL247 ||@W:Input port bit 85 of ch_5_packet(87 downto 0) is unused ||Toplevel.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/421||Packet_Saver.vhd(53);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd'/linenumber/53
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of uc_tx_nextstate(0 to 7). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/463||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of uc_tx_nextstate(0 to 7). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/464||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 1 of ramp(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/465||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||Toplevel.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/466||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register uc_tx_nextstate(uc_tx_idle). Make sure that there are no unused intermediate registers.||Toplevel.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/467||General_Controller.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd'/linenumber/143
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of data_out(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/571||LSM303AGR_I2C_Interface.vhd(104);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd'/linenumber/104
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 7 of next_state(0 to 8). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(608);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/608||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||Toplevel.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/609||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL169 ||@W:Pruning unused register next_state(idle). Make sure that there are no unused intermediate registers.||Toplevel.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/610||I2C_Master.vhd(68);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd'/linenumber/68
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit calibration_new_data to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/632||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/633||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of data_out(7 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/634||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL169 ||@W:Pruning unused register calibration_new_data. Make sure that there are no unused intermediate registers.||Toplevel.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/635||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/636||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C2(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/637||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C3(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/638||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C4(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/639||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C5(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/640||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 1 of C6(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Toplevel.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/641||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit data_out(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/642||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 5 of data_out(6 downto 3). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Toplevel.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/643||MS5611_01BA03_Interface.vhd(99);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd'/linenumber/99
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Toplevel|CLOCK which controls 1468 sequential elements including ClockDivs_0.cnt_800kHz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/732||clockdivs.vhd(57);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd'/linenumber/57
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_800kHz_inferred_clock which controls 126 sequential elements including ClockDivs_0.cnt_1kHz[8:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/733||clockdivs.vhd(76);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd'/linenumber/76
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Timing|s_time_inferred_clock[5] which controls 5 sequential elements including Science_0.ADC_RESET_0.state[0:2]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(734);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/734||adc_reset.vhd(37);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\adc_reset.vhd'/linenumber/37
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Timing|m_time_inferred_clock[7] which controls 37 sequential elements including Eject_Signal_Debounce_0.state[0:3]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(735);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/735||eject_signal_debounce.vhd(51);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\eject_signal_debounce.vhd'/linenumber/51
Implementation;Synthesis|| MT530 ||@W:Found inferred clock Toplevel|FMC_CLK which controls 66 sequential elements including Data_Saving_0.FPGA_Buffer_0.\\DFN1C0_WGRYSYNC\[5\]\\. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/736||fpga_buffer.vhd(2701);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\smartgen\fpga_buffer\fpga_buffer.vhd'/linenumber/2701
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_1kHz_inferred_clock which controls 7 sequential elements including ClockDivs_0.cnt_50Hz[5:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/737||clockdivs.vhd(100);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd'/linenumber/100
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ClockDivs|clk_50Hz_inferred_clock which controls 6 sequential elements including ClockDivs_0.cnt_1Hz[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Toplevel.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/738||clockdivs.vhd(115);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\clockdivs.vhd'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit ch_5_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1011);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1011||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_4_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1012);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1012||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_3_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1013);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1013||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1014);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1014||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit ch_1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1015);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1015||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit pres_cal2_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1016);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1016||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit pres_cal1_flag (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1017);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1017||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[0] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1085);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1085||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[1] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1086);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1086||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[2] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1087);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1087||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[3] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1088);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1088||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[4] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1089);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1089||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[6] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1090);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1090||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit packet_select[7] (in view view:work.Packet_Saver(architecture_packet_saver)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1091);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1091||packet_saver.vhd(137);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\packet_saver.vhd'/linenumber/137
Implementation;Synthesis|| MO160 ||@W:Register bit prevState[6] (in view view:work.GS_Readout(architecture_gs_readout)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1141);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1141||gs_readout.vhd(132);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\gs_readout.vhd'/linenumber/132
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Accelerometer_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1232);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1232||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Gyro_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1256);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1256||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO129 ||@W:Sequential instance Sensors_0.Pressure_Sensor_0.I2C_Master_0.state[6] is reduced to a combinational gate by constant propagation.||Toplevel.srr(1291);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1291||i2c_master.vhd(68);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\i2c_master.vhd'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit C_cnt[2] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1312);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1312||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MO160 ||@W:Register bit C_cnt[1] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1313);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1313||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| MO161 ||@W:Register bit C_cnt[0] (in view view:work.MS5611_01BA03_Interface(architecture_ms5611_01ba03_interface)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1314);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1314||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Science_0.DAC_SET_0.DCLK because it is equivalent to instance Science_0.DAC_SET_0.state[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1324);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1324||dac_set.vhd(58);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\dac_set.vhd'/linenumber/58
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[8] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1328);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1328||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[7] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1329);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1329||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[6] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1330);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1330||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[5] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1331);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1331||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[4] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1332);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1332||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[3] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1333);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1333||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[2] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1334);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1334||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[1] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1335);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1335||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.counter[0] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1336);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1336||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.dac4_int[6] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1337);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1337||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.dac4_int[5] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1338);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1338||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit Science_0.SWEEP_SPIDER2_0.dac3_int[7] (in view view:work.Toplevel(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||Toplevel.srr(1339);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1339||sweep_spider2.vhd(63);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\sweep_spider2.vhd'/linenumber/63
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Sensors_0.Pressure_Sensor_0.MS5611_01BA03_Interface_0.old_clk_1kHz because it is equivalent to instance Science_0.SWEEP_SPIDER2_0.latch. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1340);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1340||ms5611_01ba03_interface.vhd(99);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\ms5611_01ba03_interface.vhd'/linenumber/99
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance Eject_Signal_Debounce_0.old_1kHz because it is equivalent to instance Science_0.SWEEP_SPIDER2_0.latch. To keep the instance, apply constraint syn_preserve=1 on the instance.||Toplevel.srr(1341);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1341||eject_signal_debounce.vhd(51);liberoaction://cross_probe/hdl/file/'c:\users\rudol\desktop\kth_tebsm\master_thesis\code\langmuir-datahub-emuscience-fpga\hdl\eject_signal_debounce.vhd'/linenumber/51
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Toplevel|CLOCK with period 31.25ns. Please declare a user-defined clock on object "p:CLOCK"||Toplevel.srr(1491);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1491||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Toplevel|FMC_CLK with period 31.25ns. Please declare a user-defined clock on object "p:FMC_CLK"||Toplevel.srr(1492);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1492||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Timing|m_time_inferred_clock[7] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.m_time[7]"||Toplevel.srr(1493);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1493||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock Timing|s_time_inferred_clock[5] with period 31.25ns. Please declare a user-defined clock on object "n:Timing_0.s_time[5]"||Toplevel.srr(1494);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1494||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ClockDivs|clk_800kHz_inferred_clock with period 31.25ns. Please declare a user-defined clock on object "n:ClockDivs_0.clk_800kHz"||Toplevel.srr(1495);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1495||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Toplevel.srr(1511);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1511||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Toplevel.srr(1513);liberoaction://cross_probe/hdl/file/'C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.srr'/linenumber/1513||null;null
Implementation;Compile;RootName:Toplevel
Implementation;Compile||(null)||Please refer to the log file for details about 139 Warning(s) , 1 Info(s)||Toplevel_compile_log.rpt;liberoaction://open_report/file/Toplevel_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:Toplevel
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 1 Info(s)||Toplevel_placeroute_log.rpt;liberoaction://open_report/file/Toplevel_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:Toplevel
