#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d6dbceb22f0 .scope module, "alu_verilog_tb" "alu_verilog_tb" 2 3;
 .timescale -9 -12;
v0x5d6dbceca2c0_0 .var "a", 7 0;
v0x5d6dbceca3a0_0 .var "b", 7 0;
v0x5d6dbceca470_0 .net "c", 7 0, v0x5d6dbcec9cb0_0;  1 drivers
v0x5d6dbceca570_0 .var "clk", 0 0;
v0x5d6dbceca640_0 .net "flags", 3 0, v0x5d6dbcec9e30_0;  1 drivers
v0x5d6dbceca730_0 .var "op", 7 0;
v0x5d6dbceca800_0 .var "reset", 0 0;
S_0x5d6dbceb2480 .scope module, "uut" "alu_verilog" 2 18, 3 8 0, S_0x5d6dbceb22f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "op";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /OUTPUT 8 "c";
    .port_info 6 /OUTPUT 4 "flags";
v0x5d6dbce75ba0_0 .net "a", 7 0, v0x5d6dbceca2c0_0;  1 drivers
v0x5d6dbcec9bd0_0 .net "b", 7 0, v0x5d6dbceca3a0_0;  1 drivers
v0x5d6dbcec9cb0_0 .var "c", 7 0;
v0x5d6dbcec9d70_0 .net "clk", 0 0, v0x5d6dbceca570_0;  1 drivers
v0x5d6dbcec9e30_0 .var "flags", 3 0;
v0x5d6dbcec9f60_0 .net "op", 7 0, v0x5d6dbceca730_0;  1 drivers
v0x5d6dbceca040_0 .var "operation_result", 8 0;
v0x5d6dbceca120_0 .net "reset", 0 0, v0x5d6dbceca800_0;  1 drivers
E_0x5d6dbceade30 .event posedge, v0x5d6dbceca120_0, v0x5d6dbcec9d70_0;
    .scope S_0x5d6dbceb2480;
T_0 ;
    %wait E_0x5d6dbceade30;
    %load/vec4 v0x5d6dbceca120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5d6dbcec9cb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d6dbcec9e30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5d6dbcec9f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5d6dbceca040_0, 0, 9;
    %jmp T_0.12;
T_0.2 ;
    %load/vec4 v0x5d6dbce75ba0_0;
    %pad/u 9;
    %load/vec4 v0x5d6dbcec9bd0_0;
    %pad/u 9;
    %add;
    %store/vec4 v0x5d6dbceca040_0, 0, 9;
    %jmp T_0.12;
T_0.3 ;
    %load/vec4 v0x5d6dbce75ba0_0;
    %pad/u 9;
    %load/vec4 v0x5d6dbcec9bd0_0;
    %pad/u 9;
    %sub;
    %store/vec4 v0x5d6dbceca040_0, 0, 9;
    %jmp T_0.12;
T_0.4 ;
    %load/vec4 v0x5d6dbce75ba0_0;
    %pad/u 9;
    %load/vec4 v0x5d6dbcec9bd0_0;
    %pad/u 9;
    %and;
    %store/vec4 v0x5d6dbceca040_0, 0, 9;
    %jmp T_0.12;
T_0.5 ;
    %load/vec4 v0x5d6dbce75ba0_0;
    %pad/u 9;
    %load/vec4 v0x5d6dbcec9bd0_0;
    %pad/u 9;
    %or;
    %store/vec4 v0x5d6dbceca040_0, 0, 9;
    %jmp T_0.12;
T_0.6 ;
    %load/vec4 v0x5d6dbce75ba0_0;
    %pad/u 9;
    %load/vec4 v0x5d6dbcec9bd0_0;
    %pad/u 9;
    %xor;
    %store/vec4 v0x5d6dbceca040_0, 0, 9;
    %jmp T_0.12;
T_0.7 ;
    %load/vec4 v0x5d6dbce75ba0_0;
    %pad/u 9;
    %inv;
    %store/vec4 v0x5d6dbceca040_0, 0, 9;
    %jmp T_0.12;
T_0.8 ;
    %load/vec4 v0x5d6dbce75ba0_0;
    %pad/u 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5d6dbceca040_0, 0, 9;
    %jmp T_0.12;
T_0.9 ;
    %load/vec4 v0x5d6dbce75ba0_0;
    %pad/u 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5d6dbceca040_0, 0, 9;
    %jmp T_0.12;
T_0.10 ;
    %load/vec4 v0x5d6dbce75ba0_0;
    %pad/u 9;
    %load/vec4 v0x5d6dbcec9bd0_0;
    %pad/u 9;
    %mul;
    %store/vec4 v0x5d6dbceca040_0, 0, 9;
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %load/vec4 v0x5d6dbceca040_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5d6dbcec9cb0_0, 0;
    %load/vec4 v0x5d6dbceca040_0;
    %parti/s 8, 0, 2;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_0.13, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.14, 8;
T_0.13 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.14, 8;
 ; End of false expr.
    %blend;
T_0.14;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5d6dbcec9e30_0, 4, 5;
    %load/vec4 v0x5d6dbceca040_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5d6dbcec9e30_0, 4, 5;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5d6dbceb22f0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x5d6dbceca570_0;
    %inv;
    %store/vec4 v0x5d6dbceca570_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5d6dbceb22f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d6dbceca570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d6dbceca800_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5d6dbceca2c0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5d6dbceca3a0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5d6dbceca730_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d6dbceca800_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 47 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5d6dbceb22f0;
T_3 ;
    %vpi_call 2 53 "$monitor", "At time %t, reset = %b, a=%d, b=%d, op=%d, result= %d, flags= %b", $time, v0x5d6dbceca800_0, v0x5d6dbceca2c0_0, v0x5d6dbceca3a0_0, v0x5d6dbceca730_0, v0x5d6dbceca470_0, v0x5d6dbceca640_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_verilog_tb.v";
    "alu_verilog.v";
