{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745863113900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745863113901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 20:58:33 2025 " "Processing started: Mon Apr 28 20:58:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745863113901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863113901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off segmentControl -c segmentControl " "Command: quartus_map --read_settings_files=on --write_settings_files=off segmentControl -c segmentControl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863113901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745863114079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745863114079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file segmentcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmentControl " "Found entity 1: segmentControl" {  } { { "segmentControl.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/segmentControl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863118798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863118798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_devider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_devider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_devider.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/clock_devider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863118798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863118798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_counter " "Found entity 1: decimal_counter" {  } { { "decimal_counter.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863118799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863118799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_bcd " "Found entity 1: decimal_to_bcd" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863118800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863118800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file display_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_controller " "Found entity 1: display_controller" {  } { { "display_controller.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/display_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863118801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863118801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_controller " "Elaborating entity \"display_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745863118825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_segment_divider " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_segment_divider\"" {  } { { "display_controller.v" "clk_segment_divider" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/display_controller.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745863118826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_counter decimal_counter:counter_inst " "Elaborating entity \"decimal_counter\" for hierarchy \"decimal_counter:counter_inst\"" {  } { { "display_controller.v" "counter_inst" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/display_controller.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745863118827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 decimal_counter.v(17) " "Verilog HDL assignment warning at decimal_counter.v(17): truncated value with size 32 to match size of target (16)" {  } { { "decimal_counter.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_counter.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745863118827 "|display_controller|decimal_counter:counter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_bcd decimal_to_bcd:bcd_inst " "Elaborating entity \"decimal_to_bcd\" for hierarchy \"decimal_to_bcd:bcd_inst\"" {  } { { "display_controller.v" "bcd_inst" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/display_controller.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745863118828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decimal_to_bcd.v(10) " "Verilog HDL assignment warning at decimal_to_bcd.v(10): truncated value with size 32 to match size of target (4)" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745863118828 "|display_controller|decimal_to_bcd:bcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decimal_to_bcd.v(11) " "Verilog HDL assignment warning at decimal_to_bcd.v(11): truncated value with size 32 to match size of target (4)" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745863118828 "|display_controller|decimal_to_bcd:bcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decimal_to_bcd.v(12) " "Verilog HDL assignment warning at decimal_to_bcd.v(12): truncated value with size 32 to match size of target (4)" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745863118828 "|display_controller|decimal_to_bcd:bcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decimal_to_bcd.v(13) " "Verilog HDL assignment warning at decimal_to_bcd.v(13): truncated value with size 32 to match size of target (4)" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1745863118828 "|display_controller|decimal_to_bcd:bcd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentControl segmentControl:segmentControl_inst " "Elaborating entity \"segmentControl\" for hierarchy \"segmentControl:segmentControl_inst\"" {  } { { "display_controller.v" "segmentControl_inst" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/display_controller.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745863118828 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decimal_to_bcd:bcd_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decimal_to_bcd:bcd_inst\|Mod0\"" {  } { { "decimal_to_bcd.v" "Mod0" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745863118986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decimal_to_bcd:bcd_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decimal_to_bcd:bcd_inst\|Div1\"" {  } { { "decimal_to_bcd.v" "Div1" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745863118986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decimal_to_bcd:bcd_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decimal_to_bcd:bcd_inst\|Mod1\"" {  } { { "decimal_to_bcd.v" "Mod1" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745863118986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decimal_to_bcd:bcd_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decimal_to_bcd:bcd_inst\|Div2\"" {  } { { "decimal_to_bcd.v" "Div2" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745863118986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decimal_to_bcd:bcd_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decimal_to_bcd:bcd_inst\|Mod2\"" {  } { { "decimal_to_bcd.v" "Mod2" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745863118986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "decimal_to_bcd:bcd_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"decimal_to_bcd:bcd_inst\|Div0\"" {  } { { "decimal_to_bcd.v" "Div0" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1745863118986 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1745863118986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decimal_to_bcd:bcd_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"decimal_to_bcd:bcd_inst\|lpm_divide:Mod0\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745863119007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decimal_to_bcd:bcd_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"decimal_to_bcd:bcd_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119008 ""}  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745863119008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cgm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cgm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cgm " "Found entity 1: lpm_divide_cgm" {  } { { "db/lpm_divide_cgm.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/lpm_divide_cgm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sdf " "Found entity 1: alt_u_div_sdf" {  } { { "db/alt_u_div_sdf.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/alt_u_div_sdf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decimal_to_bcd:bcd_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"decimal_to_bcd:bcd_inst\|lpm_divide:Div1\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745863119108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decimal_to_bcd:bcd_inst\|lpm_divide:Div1 " "Instantiated megafunction \"decimal_to_bcd:bcd_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119108 ""}  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745863119108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pmm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pmm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pmm " "Found entity 1: lpm_divide_pmm" {  } { { "db/lpm_divide_pmm.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/lpm_divide_pmm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_saf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_saf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_saf " "Found entity 1: alt_u_div_saf" {  } { { "db/alt_u_div_saf.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/alt_u_div_saf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decimal_to_bcd:bcd_inst\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"decimal_to_bcd:bcd_inst\|lpm_divide:Mod1\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745863119149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decimal_to_bcd:bcd_inst\|lpm_divide:Mod1 " "Instantiated megafunction \"decimal_to_bcd:bcd_inst\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119149 ""}  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745863119149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2fm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2fm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2fm " "Found entity 1: lpm_divide_2fm" {  } { { "db/lpm_divide_2fm.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/lpm_divide_2fm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/sign_div_unsign_tlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8bf " "Found entity 1: alt_u_div_8bf" {  } { { "db/alt_u_div_8bf.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/alt_u_div_8bf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decimal_to_bcd:bcd_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"decimal_to_bcd:bcd_inst\|lpm_divide:Div2\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745863119192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decimal_to_bcd:bcd_inst\|lpm_divide:Div2 " "Instantiated megafunction \"decimal_to_bcd:bcd_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119193 ""}  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745863119193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_clm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_clm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_clm " "Found entity 1: lpm_divide_clm" {  } { { "db/lpm_divide_clm.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/lpm_divide_clm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_28f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_28f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_28f " "Found entity 1: alt_u_div_28f" {  } { { "db/alt_u_div_28f.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/alt_u_div_28f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decimal_to_bcd:bcd_inst\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"decimal_to_bcd:bcd_inst\|lpm_divide:Mod2\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745863119230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decimal_to_bcd:bcd_inst\|lpm_divide:Mod2 " "Instantiated megafunction \"decimal_to_bcd:bcd_inst\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119230 ""}  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745863119230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vem " "Found entity 1: lpm_divide_vem" {  } { { "db/lpm_divide_vem.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/lpm_divide_vem.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2bf " "Found entity 1: alt_u_div_2bf" {  } { { "db/alt_u_div_2bf.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/alt_u_div_2bf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decimal_to_bcd:bcd_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"decimal_to_bcd:bcd_inst\|lpm_divide:Div0\"" {  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745863119273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decimal_to_bcd:bcd_inst\|lpm_divide:Div0 " "Instantiated megafunction \"decimal_to_bcd:bcd_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745863119273 ""}  } { { "decimal_to_bcd.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/decimal_to_bcd.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745863119273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9om.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9om.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9om " "Found entity 1: lpm_divide_9om" {  } { { "db/lpm_divide_9om.tdf" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/db/lpm_divide_9om.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745863119297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863119297 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segment_outputs\[7\] VCC " "Pin \"segment_outputs\[7\]\" is stuck at VCC" {  } { { "display_controller.v" "" { Text "C:/Users/turboEd/Desktop/git/gitPlis/PLIS-PLD-/segmentControl/display_controller.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745863119533 "|display_controller|segment_outputs[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745863119533 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1745863119583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745863119984 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745863119984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1008 " "Implemented 1008 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745863120024 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745863120024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "994 " "Implemented 994 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745863120024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745863120024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745863120033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 28 20:58:40 2025 " "Processing ended: Mon Apr 28 20:58:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745863120033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745863120033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745863120033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745863120033 ""}
