Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 12 10:59:24 2021
| Host         : DESKTOP-BQ8EU8O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              45 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------+-----------------------+------------------+----------------+--------------+
|   Clock Signal   |             Enable Signal             |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------+-----------------------+------------------+----------------+--------------+
|  clk_i_IBUF_BUFG | sqrt/m[6]_i_1_n_0                     |                       |                1 |              4 |         4.00 |
|  clk_i_IBUF_BUFG | cube/mult/FSM_sequential_state_reg[0] | cube/mul_a[7]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_i_IBUF_BUFG | cube/mult/start_cube_reg[0]           | rst_cube_reg_n_0      |                3 |              4 |         1.33 |
|  clk_i_IBUF_BUFG | sqrt/res[4]_i_1_n_0                   | rst_square_reg_n_0    |                1 |              5 |         5.00 |
|  clk_i_IBUF_BUFG | cube/s[7]_i_2_n_0                     | cube/s[7]_i_1_n_0     |                2 |              6 |         3.00 |
|  clk_i_IBUF_BUFG | sqrt/b                                | rst_square_reg_n_0    |                3 |              7 |         2.33 |
|  clk_i_IBUF_BUFG | sqrt/part_result[6]_i_1_n_0           |                       |                2 |              7 |         3.50 |
|  clk_i_IBUF_BUFG | cube/mult/FSM_sequential_state_reg[0] |                       |                2 |              7 |         3.50 |
|  clk_i_IBUF_BUFG | sqrt/x[7]_i_1_n_0                     |                       |                1 |              8 |         8.00 |
|  clk_i_IBUF_BUFG | state__0[2]                           | rst_i_IBUF            |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | cube/mult/part_res[0]_i_2_n_0         | cube/mult/part_res    |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | cube/mult/y_bo[7]_i_1_n_0             | rst_cube_reg_n_0      |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | cube/mult/E[0]                        |                       |                4 |              8 |         2.00 |
|  clk_i_IBUF_BUFG | cube/arg[7]_i_1_n_0                   | rst_cube_reg_n_0      |                2 |              8 |         4.00 |
|  clk_i_IBUF_BUFG | cube/mult/a                           |                       |                4 |             11 |         2.75 |
|  clk_i_IBUF_BUFG | b[7]_i_1__0_n_0                       | rst_i_IBUF            |                5 |             16 |         3.20 |
|  clk_i_IBUF_BUFG |                                       |                       |                9 |             23 |         2.56 |
+------------------+---------------------------------------+-----------------------+------------------+----------------+--------------+


