# RISC-V-core
My implementation of simple RISC-V core in SystemVerilog.

Repository description:
  
  - *SystemVerilog_core* contains sources for implementation of the core
 
  - *riscv_core* contains implemented Vivado project which was tested and executed on ZedBoard

