/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2023 Artisan Components, Inc.  All Rights Reserved.
 *      
 *      Use of this Software/Data is subject to the terms and conditions of
 *      the applicable license agreement between Artisan Components, Inc. and
 *      UMC.  In addition, this Software/Data
 *      is protected by copyright law and international treaties.
 *      
 *      The copyright notice(s) in this Software/Data does not indicate actual
 *      or intended publication of this Software/Data.
 *
 *      Synopsys model for Synchronous Single-Port Ram
 *
 *      Library Name:   USERLIB
 *      Instance Name:  RA1SH_17b_128w
 *      Words:          128
 *      Word Width:     17
 *      Mux:            4
 *      Pipeline:       No
 *      Process:        typical
 *      Delays:		max
 *
 *      Creation Date:  2023-06-01 08:55:42Z
 *      Version:        2001Q4V0
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2023-06-01 08:55:42Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2023 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 25.000;
	nom_voltage		: 1.800;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
        default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.0035;
	default_input_pin_cap		: 0.0035;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 4.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.00021;
	k_temp_cell_rise		: 0.00021;
	k_temp_hold_fall                : 0.00021;
	k_temp_hold_rise                : 0.00021;
	k_temp_min_pulse_width_high     : 0.00021;
	k_temp_min_pulse_width_low      : 0.00021;
	k_temp_min_period               : 0.00021;
	k_temp_rise_propagation         : 0.00021;
	k_temp_fall_propagation         : 0.00021;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.00021;
	k_temp_recovery_rise            : 0.00021;
	k_temp_setup_fall               : 0.00021;
	k_temp_setup_rise               : 0.00021;
	k_volt_cell_fall                : -0.64417;
	k_volt_cell_rise                : -0.64417;
	k_volt_hold_fall                : -0.64417;
	k_volt_hold_rise                : -0.64417;
	k_volt_min_pulse_width_high     : -0.64417;
	k_volt_min_pulse_width_low      : -0.64417;
	k_volt_min_period               : -0.64417;
	k_volt_rise_propagation         : -0.64417;
	k_volt_fall_propagation         : -0.64417;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : -0.64417;
	k_volt_recovery_rise            : -0.64417;
	k_volt_setup_fall               : -0.64417;
	k_volt_setup_rise               : -0.64417;
	operating_conditions(typical) {
		process	 : 1;
		temperature	 : 25.000;
		voltage	 : 1.800;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : typical;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(RA1SH_17b_128w_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(RA1SH_17b_128w_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(RA1SH_17b_128w_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
        }
        power_lut_template(RA1SH_17b_128w_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (RA1SH_17b_128w_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 17;
		bit_from : 16;
		bit_to : 0 ;
		downto : true ;
	}
	type (RA1SH_17b_128w_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 7;
		bit_from : 6;
		bit_to : 0 ;
		downto : true ;
	}
cell(RA1SH_17b_128w) {
	area		 : 54404.793;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	memory() {
		type : ram;
		address_width : 7;
		word_width : 17;
	}
	bus(Q)	 {
		bus_type : RA1SH_17b_128w_DATA;
		direction : output;
		max_capacitance : 2.222;
		capacitance : 0.022;
                three_state : "OEN" ;
                memory_read() {
			address : A;
		}
		timing() {
			related_pin :	"CLK" ;
			timing_type : rising_edge;
			timing_sense : non_unate;
			cell_rise(RA1SH_17b_128w_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.063, 1.157, 1.254, 1.444, 1.825", \
			  "1.095, 1.188, 1.285, 1.476, 1.857", \
			  "1.158, 1.252, 1.349, 1.539, 1.920", \
			  "1.286, 1.379, 1.476, 1.667, 2.048", \
			  "1.365, 1.459, 1.556, 1.746, 2.127" \
			)
			}
			rise_transition(RA1SH_17b_128w_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.057, 0.258, 0.465, 0.873, 1.689")
			}
			cell_fall(RA1SH_17b_128w_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "1.063, 1.122, 1.183, 1.302, 1.541", \
			  "1.095, 1.154, 1.214, 1.334, 1.573", \
			  "1.159, 1.217, 1.278, 1.397, 1.636", \
			  "1.286, 1.344, 1.405, 1.525, 1.763", \
			  "1.365, 1.424, 1.485, 1.604, 1.843" \
			)
			}
			fall_transition(RA1SH_17b_128w_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.030, 0.139, 0.253, 0.475, 0.920")
		}	}
		timing() {
			related_pin :	"OEN" ;
                        timing_type : three_state_disable ;
			timing_sense : non_unate;

			cell_rise(RA1SH_17b_128w_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.557, 0.584, 0.681, 0.872, 1.253", \
			  "0.559, 0.627, 0.724, 0.915, 1.296", \
			  "0.620, 0.713, 0.810, 1.001, 1.382", \
			  "0.792, 0.886, 0.983, 1.173, 1.554", \
			  "0.900, 0.993, 1.090, 1.281, 1.662" \
			)
                       }
			rise_transition(RA1SH_17b_128w_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.057, 0.258, 0.465, 0.873, 1.689")
			}
			cell_fall(RA1SH_17b_128w_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.557, 0.557, 0.557, 0.666, 0.905", \
			  "0.559, 0.559, 0.589, 0.709, 0.948", \
			  "0.563, 0.615, 0.675, 0.795, 1.034", \
			  "0.728, 0.787, 0.848, 0.967, 1.206", \
			  "0.836, 0.895, 0.955, 1.075, 1.314" \
			)
			}
			fall_transition(RA1SH_17b_128w_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.030, 0.139, 0.253, 0.475, 0.920")
		}	}
		timing() {
			related_pin :	"OEN" ;
			timing_sense : non_unate;
                        timing_type : three_state_enable ;

			cell_rise(RA1SH_17b_128w_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.557, 0.584, 0.681, 0.872, 1.253", \
			  "0.559, 0.627, 0.724, 0.915, 1.296", \
			  "0.620, 0.713, 0.810, 1.001, 1.382", \
			  "0.792, 0.886, 0.983, 1.173, 1.554", \
			  "0.900, 0.993, 1.090, 1.281, 1.662" \
			)
                       }
			rise_transition(RA1SH_17b_128w_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.057, 0.258, 0.465, 0.873, 1.689")
			}
			cell_fall(RA1SH_17b_128w_delay_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ( \
			  "0.557, 0.557, 0.557, 0.666, 0.905", \
			  "0.559, 0.559, 0.589, 0.709, 0.948", \
			  "0.563, 0.615, 0.675, 0.795, 1.034", \
			  "0.728, 0.787, 0.848, 0.967, 1.206", \
			  "0.836, 0.895, 0.955, 1.075, 1.314" \
			)
			}
			fall_transition(RA1SH_17b_128w_load_template) {
			index_1 ("0.022, 0.292, 0.572, 1.122, 2.222");
			values ("0.030, 0.139, 0.253, 0.475, 0.920")
		}	}
        }

	pin(CLK) {
		direction : input;
		capacitance : 0.185
		clock	: true;
		min_pulse_width_low	: 0.121;
		min_pulse_width_high	: 0.078;
		min_period		: 0.947;
		max_transition		: 4.000;
		internal_power(){
			when : "CEN";
			power(RA1SH_17b_128w_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("0.000, 0.000")
			}	
		}
		internal_power(){
			when : "!CEN & WEN";
        		power(RA1SH_17b_128w_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
            			values ("83.199, 83.199")
        		}
		}
		internal_power(){
			when : "!CEN & !WEN";
			power(RA1SH_17b_128w_passive_energy_template_1x2) {
	    			index_1 ("0.0 1.0");
	    			values ("90.899, 90.899")
			}	
		}
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.017;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.317, 0.315, 0.311, 0.437, 0.516", \
			  "0.285, 0.283, 0.279, 0.405, 0.484", \
			  "0.222, 0.220, 0.216, 0.341, 0.421", \
			  "0.095, 0.093, 0.089, 0.214, 0.294", \
			  "0.015, 0.013, 0.009, 0.135, 0.214" \
			)
			}
			fall_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.317, 0.315, 0.311, 0.437, 0.516", \
			  "0.285, 0.283, 0.279, 0.405, 0.484", \
			  "0.222, 0.220, 0.216, 0.341, 0.421", \
			  "0.095, 0.093, 0.089, 0.214, 0.294", \
			  "0.015, 0.013, 0.009, 0.135, 0.214" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.004, 0.006, 0.010, 0.018, 0.023", \
			  "0.068, 0.070, 0.074, 0.082, 0.087", \
			  "0.195, 0.197, 0.201, 0.209, 0.214", \
			  "0.274, 0.276, 0.280, 0.289, 0.294" \
			)
				
			}
			fall_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.004, 0.006, 0.010, 0.018, 0.023", \
			  "0.068, 0.070, 0.074, 0.082, 0.087", \
			  "0.195, 0.197, 0.201, 0.209, 0.214", \
			  "0.274, 0.276, 0.280, 0.289, 0.294" \
			)
	}	}	}


	pin(OEN)	{
		direction	 : input;
		capacitance : 0.009;
	}
	pin(WEN) {
		direction : input;
		capacitance : 0.015;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.332, 0.369, 0.442, 0.590, 0.682", \
			  "0.300, 0.337, 0.411, 0.558, 0.650", \
			  "0.236, 0.273, 0.347, 0.494, 0.587", \
			  "0.109, 0.146, 0.220, 0.367, 0.459", \
			  "0.063, 0.100, 0.173, 0.321, 0.413" \
			)
			}
			fall_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.332, 0.369, 0.442, 0.590, 0.682", \
			  "0.300, 0.337, 0.411, 0.558, 0.650", \
			  "0.236, 0.273, 0.347, 0.494, 0.587", \
			  "0.109, 0.146, 0.220, 0.367, 0.459", \
			  "0.063, 0.100, 0.173, 0.321, 0.413" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.048, 0.012, 0.000, 0.000, 0.000", \
			  "0.176, 0.139, 0.117, 0.104, 0.095", \
			  "0.255, 0.218, 0.197, 0.183, 0.175" \
			)
			}
			fall_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.048, 0.012, 0.000, 0.000, 0.000", \
			  "0.176, 0.139, 0.117, 0.104, 0.095", \
			  "0.255, 0.218, 0.197, 0.183, 0.175" \
			)
	}	}	}

	bus(A)  {
		bus_type : RA1SH_17b_128w_ADDRESS;
		direction : input;
		capacitance : 0.042;
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.238, 0.232, 0.223, 0.339, 0.411", \
			  "0.206, 0.200, 0.191, 0.307, 0.379", \
			  "0.143, 0.136, 0.127, 0.243, 0.316", \
			  "0.016, 0.009, 0.000, 0.116, 0.189", \
			  "0.000, 0.000, 0.000, 0.036, 0.109" \
			)
			}
			fall_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.238, 0.232, 0.223, 0.339, 0.411", \
			  "0.206, 0.200, 0.191, 0.307, 0.379", \
			  "0.143, 0.136, 0.127, 0.243, 0.316", \
			  "0.016, 0.009, 0.000, 0.116, 0.189", \
			  "0.000, 0.000, 0.000, 0.036, 0.109" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.095, 0.101, 0.115, 0.142, 0.159", \
			  "0.126, 0.133, 0.147, 0.174, 0.191", \
			  "0.190, 0.197, 0.210, 0.237, 0.254", \
			  "0.317, 0.324, 0.337, 0.365, 0.381", \
			  "0.397, 0.403, 0.417, 0.444, 0.461" \
			)
			}
			fall_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.095, 0.101, 0.115, 0.142, 0.159", \
			  "0.126, 0.133, 0.147, 0.174, 0.191", \
			  "0.190, 0.197, 0.210, 0.237, 0.254", \
			  "0.317, 0.324, 0.337, 0.365, 0.381", \
			  "0.397, 0.403, 0.417, 0.444, 0.461" \
			)
	}	}	}
	bus(D)	 {
		bus_type : RA1SH_17b_128w_DATA;
		direction : input;
		capacitance : 0.005;
		memory_write() {
			address : A;
			clocked_on : "CLK";
		}
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.173, 0.192, 0.302, 0.521, 0.658", \
			  "0.142, 0.160, 0.270, 0.489, 0.626", \
			  "0.078, 0.097, 0.206, 0.426, 0.563", \
			  "0.000, 0.000, 0.079, 0.298, 0.435", \
			  "0.000, 0.000, 0.000, 0.219, 0.356" \
			)
			}
			fall_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.173, 0.192, 0.302, 0.521, 0.658", \
			  "0.142, 0.160, 0.270, 0.489, 0.626", \
			  "0.078, 0.097, 0.206, 0.426, 0.563", \
			  "0.000, 0.000, 0.079, 0.298, 0.435", \
			  "0.000, 0.000, 0.000, 0.219, 0.356" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.009", \
			  "0.053, 0.000, 0.017, 0.051, 0.073", \
			  "0.181, 0.127, 0.144, 0.179, 0.200", \
			  "0.260, 0.207, 0.224, 0.258, 0.280" \
			)
			}
			fall_constraint(RA1SH_17b_128w_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.009", \
			  "0.053, 0.000, 0.017, 0.051, 0.073", \
			  "0.181, 0.127, 0.144, 0.179, 0.200", \
			  "0.260, 0.207, 0.224, 0.258, 0.280" \
			)
		}	}
	}

	cell_leakage_power : 0.000;
  }
}
