================================================================================ 
Commit: 3677578a72eab08b4c553e2848582c3b0bc51ee4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3163.01

Hsd-es-id: N/A
Original commit date: Wed Apr 15 11:56:28 2020 -0700
Change-Id: Ic74dab3d7c1f1316b093479e4265a4fca355fa5c
Original commit hash: 16c56db3af9e9f4c7726ad99d7e3705a4f444241

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: af6f41c4650e647ed2a898c81cd8240426297d8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:24 2020 -0700 
-------------------------------------------------------------------------------- 
Integrate latest available TGL GOP V1037

Hsd-es-id: 16011009100
Original commit date: Wed Apr 15 23:30:26 2020 +0530
Change-Id: I45c8dcb588edf5da450e1bbb2bd7cc104ef85882
Original commit hash: da9f06e86351bb03b9bc336a57aef547fd70d976

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: d810526541e2333aa7da383f7630d76a55438ee2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 15 19:50:24 2020 +0000
Original commit date: Wed Apr 15 19:50:24 2020 +0000
Original commit hash: 832f83dcac73eeb9da85a8141be7f9089e197c74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c8f4553fd3acbe3f6de8d16549cfaa2ae0e7f54d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:21 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL PnP][LP4x][UP3 B0 POE gate] PC 0080 hang with B0 POE kits RC1 and RC2

Issue:
    Platform gets stuck at pc 0080 during boot. If the boot is successful, it is stable for sometime but then next reboots cause the board to be stuck at pc 0080 frequently

Root cause:
    Memory Clean input parameter is set by latest IFWI versions, therefore Memory Scrub is executed in Cold and Fast flow
    Current Memory Scrub function executes MRH commands before MRC Restore Training values task in Fast/Warm flow causing failure to MRH timeout

Change:
    Update MRC Call table to execute MrcEccClean for Memory Scrub after MrcRestoreTrainingValues in Warm and Fast flow
    Merging "Commit:I93467ae4ed3da6d03f4e422e8c66206c6b94cda9" needed from MRC_Dev (0.6.7.25 version) to complete the fix in Tigerlake-Master

Hsd-es-id: 22010556189
Original commit date: Tue Apr 14 14:36:04 2020 -0700
Change-Id: Ifad80c77090e92d0832bda45f8d2d1bec81325e8
Original commit hash: 9db0bb11469fa4855ee2d44013b5a601a3c578de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 26fd1a5c5e76074b9e6b04fc84527abc6b6a4ca8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:20 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 15 19:05:00 2020 +0000
Original commit date: Wed Apr 15 19:05:00 2020 +0000
Original commit hash: 9a64ac692fdb022ce928ade92589f1e67c068412

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 47c161e8e92cbae56842708ce11485271ebf1334 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:18 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Resolve Normal Mode failed if Memory Scrubbing is enabled

Issue:
  Normal Mode failed if IBECC is enabled
Root Cause:
  STALL_DRAIN_STRUCT.sr_state remains 1 in normal mode function, due to Memory Scrubbing enable refresh_enable
Change:
  save refresh_enable before setting to 1 and restore it back at the end of MrcEccClean

Hsd-es-id: 1507918130
Original commit date: Thu Apr 9 18:03:28 2020 +0800
Change-Id: I93467ae4ed3da6d03f4e422e8c66206c6b94cda9
Original commit hash: 71338008c01a465daabae0e43ab9b74216cf2cd4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: 1fb5204df032833564df728f38bf758e03380e0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Apr 15 10:00:03 2020 -0700
Change-Id: I42683ff57bf65b60cfb3f2f01f2e2bbbd70cb3bf
Original commit hash: 8189433c5d732948b170692eb352fa233415f547

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 62d5a238f66064c91e8991d369663b079a9f8b8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3163_00

Hsd-es-id: no sighting
Original commit date: Wed Apr 15 09:08:27 2020 -0700
Change-Id: I068815f8faed6c74a642f383c4cf9e2720b218c4
Original commit hash: e261d2196c0cee055f9cd7ef31ead5c2c53590a3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a68665c6f9ddf57903545e235dcb87f9b2ccdb3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 15 01:07:00 2020 +0000
Original commit date: Wed Apr 15 01:07:00 2020 +0000
Original commit hash: 973a086bc32035d132790b340ae2e0c94a1acd4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a1f0dd4f6f1a919392a585eb090eeaeb63ab4699 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:12 2020 -0700 
-------------------------------------------------------------------------------- 
lientOneSiliconPkg/IpBlock/MemoryInit/Tgl: [TGL-H][MRC] Putting back safe mode setting

Issue:
  Tgl-h fails to boot on warm reset/fastboot flow
Root Cause:
  WIP
Change:
  Putting back safe mode setting fixes the issues
Hsd-es-id: 16010977285

Original commit date: Tue Apr 14 15:27:41 2020 -0700
Change-Id: I8bcd2f03ac3b9c25b84f26824de0bc6c3c2440e2
Original commit hash: a25bcbe8da2dfed0cef98f08b6bb85261b31b1b2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 4848e1e465aae009ec8be35aa46603870806a58a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:11 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: [TGL-MRC] Fix size issue for tgl-h save/restore

Issue:
  Tgl-h fails to boot
Root Cause:
  Register array overflow. Forgot to increase while moving around qos regs.
Change:
  Increased the size

Hsd-es-id: 16010977285
Original commit date: Tue Mar 31 19:01:38 2020 -0700
Change-Id: I749eb96ec6e160ebc2afe40ca7b6c52df2e7dbf5
Original commit hash: aee34d617fd050deef99b19b0914b47bcec3fe85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h

================================================================================ 
Commit: a3eabbecdaaab86a17ad1549721fac32d0c24c40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:09 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update restricted tags for IPClean compliance

 - Fixing instance of a tag not matching RestrictedContent, RestrictedBegin, or RestrictedEnd
 - Adding "//" to restricted tags that do not have "//" prefacing them
 - Updating a few restricted tags in <Project>BoardPkg files

Hsd-es-id: 14011277858
Original commit date: Fri Apr 10 11:16:01 2020 -0700
Change-Id: I9333548508a5a515af2935cf502203cc8e155660
Original commit hash: b6d39bd948a29dafa8193cbf25021525cde2b284

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Itss/IoApicConfig.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c

================================================================================ 
Commit: 8ed74bee28791375d1785b38942575bf9e347ff4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update TGL-B0 Microcode

TigerLake B0 Unified (uCode+Punit) Production Patch 0x20

Hsd-es-id: 16011005545

Original commit date: Tue Apr 14 14:28:04 2020 -0700
Change-Id: Idd7fae9d80c4e9d58c768239d69ca23466a80566
Original commit hash: b926079aada724534031418e1b88607e72c3ec64

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cb9164bb6fc8da86874b88a81c69f43716647e28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:06 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\PeiThcInitLib; THC stops power-gating after few S0ix cycles

- D0i2 setting happens regardless of THC disabled/enabled state.

Hsd-es-id: 22010202902
Original commit date: Mon Apr 13 09:31:09 2020 -0700
Change-Id: I15b67aced4b83990a3fe5e32e5111487e91fc979
Original commit hash: e16de30de71e1398469e410c1f6a1c6593efc08d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: e21c82517602688ed1d2f0571b2e18f29d1bd826 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Apr 14 09:57:50 2020 -0700
Change-Id: I41e4fb99b64c896d91552fab6dc4a5631aa73dad
Original commit hash: 933fffe2d29faa187cad2e7b652a8b0a9ffedb4d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9c8b8cefbf7c1f5dd37016a4e8451cadbf0ae187 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3162_00

Hsd-es-id: no sighting
Original commit date: Tue Apr 14 09:08:40 2020 -0700
Change-Id: I63c63415344875f8f132dd5f9e9e047f3843002a
Original commit hash: a06c4ab88d2b11ccf95cd2cbf6a69f28ded07e64

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f321ac90fa10841f2b77c711ad2c54b0fd3669a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-B0][PO]: Set PEG Port Tpower_on to 50us

Program Tpower_on Scale (PTPOS) to  0x01 (10us)
Program Tpower_on Value (PTV) to 0x05 (5)

Hsd-es-id: 18011222019
Impacted platforms: TGL

Original commit date: Mon Apr 13 18:19:24 2020 +0530
Change-Id: I4947a64b201e41c3a96d6e0adeb99b587ee5763f
Original commit hash: cee0e52c83a4efd12c337cca2ecf3292b4155107

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 8e926f70336ea21fbde97bd6366ecea7632cf784 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:58:00 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiSataLib: Clear Automatic Partial to Slumber Transitions (APST)

 - Setting ABAR + 24h[2] to 0b

Hsd-es-id: 14010938799
Original commit date: Mon Apr 13 09:18:28 2020 -0700
Change-Id: Ie88ff2b7b95da5a893f4111b67042f6c6389d0a5
Original commit hash: 382bfa0b9015b1f8a5316eb44ae452cc7b91bfe4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 95f38a52ba804e3330e4a55337129b5422de03a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Bluetooth does not enumerate after WARM RESET

Toggle survivability bit u2ub_survivability_reg1 [0] = 1'b0 --> 1'b1 --> 1'b0 to request rosc_aon_clock after warm reset in BIOS

Hsd-es-id: 14011253542
Original commit date: Tue Mar 24 16:42:29 2020 -0700
Change-Id: I1decbbcc3417c94c8a9fe6d9d39f5510056aae4c
Original commit hash: 4ab4c17ae8d170677155d58d98f5ca13bec13556

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: a44f44d92b52657ba244c802d77a600fecd02551 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][SCT] Fail item in DriverModelTest\AdapterInformationProtocolTest

  Implement error handling of SetInfo function in AdapterInformationProtocol.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1607866641
Original commit date: Mon Mar 2 15:04:12 2020 +0800
Change-Id: I9064dbe6d7a84e81bff19d66cd43806c05df54cd
Original commit hash: 0309ad5fa2789dc0c31090ad34aca6928716b84a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.c
TigerLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c
TigerLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
TigerLakePlatSamplePkg/Telemetry/UndiFirmwareVersionDxe/UndiFirmwareVersionDxe.c

================================================================================ 
Commit: d933bda518815476a5c7aca1fe0c00e05ebf1d8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Apr 13 09:57:11 2020 -0700
Change-Id: Ie3c2d2afb401e706c846ede597ca519361215609
Original commit hash: 4c6d86a483087cf962e3f2f13988e740de05e8f2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4f26977672ea015cca4ad375022da723a6743a4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3161_00

Hsd-es-id: no sighting
Original commit date: Mon Apr 13 09:09:51 2020 -0700
Change-Id: Iac2b43cbe915908062ed82d9cd8793a0eceb527a
Original commit hash: 7bfc1dd10098329abc0c75c6dceef289994892f7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 51a2843d32f2dc264fe041fb8a0df1e1bb855c10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:52 2020 -0700 
-------------------------------------------------------------------------------- 
FspPk/Upd/FspsUpd; Changing UART policy defaults.

 - Disabling additional UARTs by default - for cross PCH compliance

Hsd-es-id: 22010503475
Original commit date: Tue Apr 7 05:57:06 2020 -0700
Change-Id: I506571d983931c39cad8e9fe783bda24f92525b1
Original commit hash: 7f7fb807511c6b3ef9b39673791d8837eadf0ef2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 6d7731189b2b6a9194a283342cfe9cc4494495ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Correction for assert while setting system time for 2LM device.

Hsd-es-id: 22010523339

Original commit date: Mon Apr 6 14:33:14 2020 -0700
Change-Id: I4d65541cedff98a575fe7f6e10adee60def37b60
Original commit hash: c8224ce0e4d3bd0ec68b1f2b73ec94300c0b043c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxCommands.c

================================================================================ 
Commit: 40a12dca2a4387bea81ec6d995725d29333154c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:49 2020 -0700 
-------------------------------------------------------------------------------- 
DMI controller is nacking the block request on Pkgc6 entry.

Cherry-picked from https://git-amr-7.devtools.intel.com/gerrit/73252

Hsd-es-id: 16010803574
Impact Platforms: TGL

Original commit date: Tue Feb 18 19:01:40 2020 +0530
Change-Id: I019e6bca1e4c3b91e3eb42935f99a22a00a92b2b
Original commit hash: 2635e72128ab546129f6d4d741c36d7c400dbbf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 9ebc56c3b2865ce4ed3100b644bf07cb20f48185 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:48 2020 -0700 
-------------------------------------------------------------------------------- 
Board name for TGL Y LP5 is showing up as ICL

Hsd-es-id: 14011288115
Original commit date: Thu Apr 9 16:46:03 2020 -0700
Change-Id: I62eecdb3aa8959d9bfcc1df755cf1399d29d06bd
Original commit hash: fc1542531a24fdf0b057d19d0198e261ade626b1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 785c9f54e8d24db59d1afd45354dd180894dfeb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:46 2020 -0700 
-------------------------------------------------------------------------------- 
Missing ASL methods to support RTD3 for Peg60 and Peg10

Enable PcdTglHRvpRtd3TableEnable to install Rtd3 ACPI tables
Update RTD3 GPIOs

Hsd-es-id: 22010343086
Original commit date: Thu Feb 27 12:59:30 2020 -0800
Change-Id: I82199624d03f9bfdb74d7dc2570108d9836b4308
Original commit hash: 714fa5c864120d94f1bb17a32e824ce66a28d185

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 983b35cf75e19d10a9fcb49da1430feee9d72678 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:45 2020 -0700 
-------------------------------------------------------------------------------- 
Remove virtual battery support in TGL-H

There is no virtual battery usage case on TGL-H,
so just remove the virtual battery support in PCDBatteryPresent
for TGL-H.

Hsd-es-id: 1507863813
Original commit date: Wed Apr 8 12:05:16 2020 +0800
Change-Id: Ida68b4d3d8ccfe0fb822403eb9e4c18dc7f6d3fd
Original commit hash: aa3c31fca37e872b7afabaadda0f97f0925370a3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 798ee70b3d8d21688adcc09859f6ad840d778547 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Comment update to Workaround for HW bug regarding CSME measurements

Comment update to Workaround for HW bug regarding CSME measurements.

Hsd-es-id: 16010971580
Original commit date: Tue Apr 7 15:28:52 2020 +0530
Change-Id: I932cfbba628830e74f10f16e8cc4065e0d957900
Original commit hash: 271e3dd7d00e5cc265590456e11eb22289232be0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c

================================================================================ 
Commit: f4bb85c414e1bced683cf15d4839c65ca7bac540 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Apr 12 09:58:36 2020 -0700
Change-Id: I564e2d987bec7e1ee0e41c4869d5473501e6a5bc
Original commit hash: 479c1cf53fc897e2eb044f8d0bc8febf23cf80d1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0b7f447b170f1d0fb54a3de926d0a6bc56a1485f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Apr 12 09:49:28 2020 -0700
Change-Id: I204aa2abc9c51e5fa89964fa3b9f6637654bca0b
Original commit hash: 51bc8d6889f53f7fbf2da04acd607b57226c4550

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8439a2ce17e68e9dd3200cd5a0f70ac966d3879c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3157_00

Hsd-es-id: no sighting
Original commit date: Sun Apr 12 09:08:44 2020 -0700
Change-Id: I6c5bd9e9db30554e6d13e1fcdd406f001ed7c10c
Original commit hash: 4fbe92220af6bf3ad86919f95b19ba7af3cb390a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d525cba1d235f809bc926f93442a40959e7ce9fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:38 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: System does not wake from S3/S4 with magic packet using Foxville LAN AiC

Added Test menu option to support Wake On Lan for Foxville Lan

Hsd-es-id: 14011294684
Original commit date: Mon Apr 6 03:26:50 2020 -0700
Change-Id: Ib6006ec51f808cd3a6d033d32ab08b30e3c7f7d4
Original commit hash: da01c6278f93e1ab274b706fd4f769c2e3dba7f3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: a6955449484527a9b106ec668954f122002d5c9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sun Apr 12 04:30:03 2020 +0000
Original commit date: Sun Apr 12 04:30:03 2020 +0000
Original commit hash: 4f1d41d393189433b6a1591ba284be46fed74031

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5213f32ac24041c2f71965056d36fcefa8f2240f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:35 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconePkg/Pch/Acpi/PchPcie.asl: Removed _DSD definiton for Storage D3 enable

Having _DSD for storage on all RootPorts is unwanted, and caused ACPI failiures:
"CreateNameSpaceObject: object already exist"
on devices that actually do support it.

Hsd-es-id: 22010342797
Original commit date: Mon Apr 6 03:26:50 2020 -0700
Change-Id: Ie42b08c8211ec1cf6192eaecf6cb3d6ca4acf72f
Original commit hash: abd4a2b5706a2661f6bc6a958defcac1434e8d10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl

================================================================================ 
Commit: 2d61cbb0754da69c353e43d28302c8043f24d4fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:33 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS shall support PRMRR_VALID_CONFIG values for TGL (2XMC support).

Based on the number of MCs available, PRMRR size should be programmed in PRMRR MASK MSR 0x1F5.
MRC has the capability to detect the available MCs.

Short Term Solution in TGL:
MRC changes done to detect 1 vs 2MC and update the PRMRR Size programming for BSP.
BIOS Change is to use the PRMRR Mask value programmed in BSP and update the same for all AP's

Hsd-es-id: 14011287171
Original commit date: Sat Apr 11 17:15:54 2020 +0530
Change-Id: I9d4dea2d9ff56a4e4560d3c44a918ad5062bdce3
Original commit hash: fc14d48c1a33b32eb8a712f43b3a51e527851da3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 16a769e89fde56494e26f16dfa6055c2d6c3298e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:32 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] BIOS shall support PRMRR_VALID_CONFIG values for TGL (2XMC support)

Short term fix is to adjust Inputs->PrmrrSize based on # of MC detected

Hsd-es-id: 14011287171
Original commit date: Thu Apr 9 09:44:43 2020 -0700
Change-Id: I71305c576b992e2ceb5e8646476bcc007ca24d16
Original commit hash: f58cf9e411dad0dd20a062168a16d7524a6f0cb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c

================================================================================ 
Commit: f9a7866b03cebf5d02904ddd9a757be300465f32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Enable VT-d set options per phase - phase 3

EnableVtd - Enabled
LocalX2ApicAvailable - Disabled
DmaControlGuarantee - Enabled
VtdIgdEnable - Enabled
VtdIpuEnable - Enabled
VtdIopEnable - Enabled
VtdItbtEnable- Enabled
D3ColdEnable - Enabled (enabled in phase 3 for B0, Ax remains disabled)
TbtVtdBaseSecurity - Enabled
ControlIommu - Disabled (will be enabled in phase 4)

Hsd-es-id: 22010097818
Original commit date: Fri Apr 10 16:32:12 2020 -0700
Change-Id: I3ec133d2cc20f54dbb5fe82cd61bc965ea34a1c6
Original commit hash: 1a41018e82fcdb54addb7be8df7ac39e4cca46f7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 00da7fe482e313b4c8b917a53fe13fde14e5829e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Apr 11 09:57:10 2020 -0700
Change-Id: I1dc0ae6d8a079847b9d515b0d86fa364299f1e7e
Original commit hash: 185907326c222fb54245ac979fd5d85a51d790b7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 52e1228fccf662eb6f7cfec966e3c3f980a979c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] TGLMaster Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Sat Apr 11 09:36:05 2020 -0700
Change-Id: I7e87cdb99db69582cbddb3faa3922e0870d67ed9
Original commit hash: ff9501c2da44e934dca7756f88bd029afcfeeece

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: a5d1ab4b46f10b5be644ab07f8ab89a61561f7c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3156_00

Hsd-es-id: no sighting
Original commit date: Sat Apr 11 09:09:24 2020 -0700
Change-Id: I0a597c2346015097ec0ae6f90476570e758f90f3
Original commit hash: 78aa2f6d801d26fd9be027f25a91a4a47b61f11b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f7b7682c8acd74572df6334d4444cbd62b82e0d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:24 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Apr 11 02:44:54 2020 +0000
Original commit date: Sat Apr 11 02:44:54 2020 +0000
Original commit hash: 3ed4a0dfa45311696444a631e16d602e2a37a6df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d1b177845b15d39cdf379e1ccbf05bee51fd0028 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:22 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: [TGL][MRC] Fix the Ipclean related issues

Changes:
1, Resolve typo on keywords.
2, Reorganize code to meet Ipclean requirements

Hsd-es-id: 14011276205
Original commit date: Tue Apr 7 14:46:45 2020 +0800
Change-Id: Iaaa85d3bb5fdbf8de9ffe7b9ea69c09499de5b98
Original commit hash: 483b54367a3dcee2b63d3e1e7c14c3b30116719c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: cb56f9515ca036f51635c9f435f10b6fcd395c12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGLU-B0][PEG60]-FOM Control Policy Option in BIOS is not working as expected

Impacted platforms: TGL

Hsd-es-id: 14011266494

Original commit date: Thu Apr 9 00:38:02 2020 +0530
Change-Id: I2a3768b4237cadfd4e4d5f8a8e997e19d5103026
Original commit hash: a03d7982ab0682eeaa95e6ace175000b78b32de2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 722ee32bfb868386200f52e4b2c1957000ffb9a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update TGL-B0 Microcode

TigerLake B0 Unified (uCode+Punit) Production Patch 0x1E.

Hsd-es-id: 16010993387

Original commit date: Fri Apr 10 11:52:18 2020 -0700
Change-Id: Id1655b36e3938ed6e5a3bf4b46f1aa7c210c66bd
Original commit hash: a3a78461eed57b33765e8c89069d872e417d3a66

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f936613b3d52430b99a03d80f43c49c1e883443c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Apr 10 09:58:49 2020 -0700
Change-Id: Ib51624b16fd749c719532ff8e0a846cf8f6bfeb2
Original commit hash: 5e4e50b9d4e292aa92c7ad5a714cd147199cc024

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5478615a245ea6ddedfff5dbc7d31dc8b0ebdddc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3155_00

Hsd-es-id: no sighting
Original commit date: Fri Apr 10 09:10:07 2020 -0700
Change-Id: I1e2034e9df63daeb23ca78d6ca0d9f6e059b11ef
Original commit hash: 3bee86ec585689f6b744d5ae0d70f3a5158621fc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 70a341e7837caa7fe8528bcb663a30932b40a7bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Integrate Latest Gop 1036

Hsd-es-id: 16010978161
Original commit date: Mon Apr 6 18:15:32 2020 +0530
Change-Id: I6f22885b4b58408db10202f70c884aa8fc7a4666
Original commit hash: fcce5168b142d4489caf338b808efad896f099ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin

================================================================================ 
Commit: 78940e1a31205b30f4f3123af95f545a10bb4dbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Apr 9 09:59:20 2020 -0700
Change-Id: I1ae526e78649a2f7070861c3ee52690248a1e5fe
Original commit hash: f2774e4ad86971ff63dfe2a5ea8ffe5f97ba9e44

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1da932e1b6ac024f0b69b3cd466abb840a163cbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3154_00

Hsd-es-id: no sighting
Original commit date: Thu Apr 9 09:09:15 2020 -0700
Change-Id: I87441113bd73a1c9a1a079a3c6f7a0f55565cd50
Original commit hash: dc3637af056e449d6ce7f889ae892a5be026c738

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 937b568a2be3e21cad4267e99aeb6b91602de7b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:09 2020 -0700 
-------------------------------------------------------------------------------- 
Fix Restricted code leakage from System Agent IPs

Hsd-es-id: 16010987015
Original commit date: Thu Apr 9 00:25:46 2020 +0530
Change-Id: Ie264b9c26b495b6ef220b01746bfa439408d5f1d
Original commit hash: 3682421a94f0e1e25769004fdc6259f7020923bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 8a082fc4770f929d5ac0537fd3318e5d4a4878dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:07 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL-GCS] 4 Unknown Device Yellow Bangs with BIOS 2527.18

Implementation of power meter for Tiger Lake GCS

Hsd-es-id: 14011199880
Original commit date: Tue Mar 31 18:45:44 2020 +0800
Change-Id: I4140fa1f6b2ba1a660429ce8920db11567df7e95
Original commit hash: a555c4fd8c4d3726c6dfc0ada1e4d269c7d984ef

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl

================================================================================ 
Commit: 783a9f6b0dbe9aade6032557560f8c969422dfad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Apr 8 09:57:41 2020 -0700
Change-Id: I46cad3552c1c54040ecb867c870263f8fa9b7326
Original commit hash: e2d1629d00facf9adcbca7eecf5aaffd4a4b7298

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b345a6e1e6e300d13076772590672c86014a8e77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3153_00

Hsd-es-id: no sighting
Original commit date: Wed Apr 8 09:08:34 2020 -0700
Change-Id: Id12c442b3fd3df15ba3367051f0458c990408ed5
Original commit hash: 2ba10a723362556b1f844bed9bf39b2ad7a0dd9e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d46b5645fa077da896ead5376dbfee46e2e9866d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:03 2020 -0700 
-------------------------------------------------------------------------------- 
Enable CPU PCIe ClkReq messaging with new Virtual wire mapping values

Cherry-picked from https://git-amr-7.devtools.intel.com/gerrit/71890

Hsd-es-id: 1507761981
Original commit date: Thu Feb 6 06:18:38 2020 +0530
Change-Id: I014bdb2ba69a2e504c58f58d0aafa1c5e6e47ad6
Original commit hash: d4b1a1dee325a8e4cd4b7bb9f698ab69e40c7669

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 92fc5a2ae1f62a386a072a5ac052050a3958164e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][PCIe] PEG11 and PEG12 are disabled during boot

Cherry-picked from Reviewed-on: https://git-amr-7.devtools.intel.com/gerrit/76984

Hsd-es-id: 22010375609
Impacted Platforms: TGL

Original commit date: Wed Mar 11 13:09:28 2020 +0530
Change-Id: Ia2f9dbfb8ce4df5216b5844a0e47b3442007680d
Original commit hash: 4cac38796f6ec1f60f7327e425ccf3e4cbc6ec46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 9411efed801a7a05b0794786f98ea5530277eb39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:57:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][PO]Populating CPU M.2 slot, cause system to hang with BIOS 3024_12
- Fixed few function with RpEnableMask check

Cherry-picked from https://git-amr-7.devtools.intel.com/gerrit/73277

Hsd-es-id: 14010906534
Original commit date: Tue Apr 7 14:50:51 2020 +0530
Change-Id: Ibe09dab5146309460908e78929fd2a157b11bc08
Original commit hash: f91b5856ba56c14e174858ed3f930d4a9f6953ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 6b2b7e1d8e0689f0e20e87d89026adf28298c38c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:58 2020 -0700 
-------------------------------------------------------------------------------- 
DMI PEG FIA programming missing in BIOS blocking PKGC states

Cherry-picked from https://git-amr-7.devtools.intel.com/gerrit/72898

Hsd-es-id: 22010287080
Impact Platforms: TGL
Original commit date: Fri Feb 14 13:21:07 2020 +0530
Change-Id: Ib47ecd2e1a9ee63ce57021c72733abe3b48cb3d4
Original commit hash: b4f9b028c509f1a5113a696d86c8d87e636e1679

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf

================================================================================ 
Commit: 7aec775458746a5cbe3bc4fad82a959311fb262b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:57 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver;[THC][BIOS] ThcDriver  - Lack of support for PCH gen specific Device Id.

- Added missing device id to THC driver

Hsd-es-id: 14011261837
Original commit date: Mon Apr 6 04:04:39 2020 -0700
Change-Id: I888406d36857a4d93cf5ec0d17e3687dad5eed22
Original commit hash: e3d0592b410ce606b81e82d27aa43b55915705ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegsVer1.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 7cbe602d3b37bb1ae2437a9c51c823e7a0c01456 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:55 2020 -0700 
-------------------------------------------------------------------------------- 
[PATCH] [TGL H] BIOS from Tigerlake-master branch failes to boot, BSOD observed while boot to OS.

It's a w/a, not a bios issue
Since tbt firmware team won't be allowed to going back to the lab until next week. Their process could be slow,
We decided to add a BIOS w/a to unblock booting to Windows first.

Hsd-es-id: 14011220598
Original commit date: Tue Apr 7 13:10:51 2020 -0700
Change-Id: I01d812cae4fa4665e97400b7ad31f22d0b6379a9
Original commit hash: 2496ce6753229d412e14a75b1bd93850af9f6831

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c

================================================================================ 
Commit: dfa109b893c6d415fa0ed96c0f87a63e189bc145 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:54 2020 -0700 
-------------------------------------------------------------------------------- 
TGL B0 microcode update

TigerLake B0 Unified (uCode+Punit) Production Patch 0x1C.

Hsd-es-id: 16010981080
Original commit date: Tue Apr 7 07:51:01 2020 -0700
Change-Id: Ife0d827a1b4b1a757a55168683ece21075e0bc11
Original commit hash: 8795d40337f50339306f197017f387d812e971a7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 837489808b0a161c79e4804ca36e827b4bc1094d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Apr 7 10:00:39 2020 -0700
Change-Id: I9e6a1bf5aeeba1d6ef19e532a4dd92d75ebb731f
Original commit hash: ac8d82e770a3ce98e500037335ee3ae42714750c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 404b4af1e07228732706ae9a36deda33088ff03c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3152_00

Hsd-es-id: no sighting
Original commit date: Tue Apr 7 09:09:16 2020 -0700
Change-Id: Iccd9ee30d081fa5c85e095ba7ecf28e617b334be
Original commit hash: 308faacce7005f269cc15effd0483646bd9c44c0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 12f67153818c57869bf1e48be9e2a183b63dee36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:48 2020 -0700 
-------------------------------------------------------------------------------- 
Bluetooth: Sweyntooth-[BT-11178] Invalid L2cap fragment

This fix is some advance threat other than explained
in sweytooth document. Conside if the Total PDU lenght received
is 7 bytes (7 - 4) which leads to threat. This patch resolves
it

Hsd-es-id: 14011158388
Original commit date: Wed Apr 1 19:37:18 2020 +0530
Change-Id: I22811d2158c3276a526ee2453af758661c175186
Original commit hash: 112ccf0758dc7499f70564afcc8b5a77bca48e53

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothBusDxe/iLE/core/src/l2cap.c

================================================================================ 
Commit: 9cebbf9f9250132cab45c116ea1dac1912c641b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Code fix for Workaround for HW bug regarding CSME measurements

Code fix for checking both HECI1_HERS.ERV and HECI1_ENH_HERS.ERC
bits to determine that the CSME measurement is ready.

Hsd-es-id: 16010971580
Original commit date: Fri Apr 3 12:17:24 2020 +0530
Change-Id: Idd51047a16d98a9cf1412d8c6156bbf1486d0edc
Original commit hash: 9022bbe30a3aa803f0c03276f11c4bbf7ab74256

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c

================================================================================ 
Commit: e441eecbec573aa59efb524987acb312d9db29c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:45 2020 -0700 
-------------------------------------------------------------------------------- 
[DG1] Setting the MB down bits in PCON offset in the OpRegion

Hsd-es-id: 1609616866
Original commit date: Thu Apr 2 17:52:06 2020 +0530
Change-Id: I4ed4a4f156002e97baf4b1cd2390480e719005c5
Original commit hash: 2be7a0c8aef0bcc89fd62d0802974f2a7dbebbcf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/DashG/Dg1OpRegionInit.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: d67b1fa4fcf7dd193e06f00adffff318efd8de27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove PCH stepping check from PMC crash log flow.

Remove PCH stepping check.

Hsd-es-id: 16010796946, 16010796947, 16010796948, 16010796949
Original commit date: Mon Apr 6 16:28:22 2020 +0800
Change-Id: Ic961dfea02c51fda97183a1e8dd04136a6ad2033
Original commit hash: 942c939e18a1cb5d8f393cc637599b01d49bca3f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: fd6ade053a4e41dba7689bba97a612b06768294f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:42 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID 3151.01

Hsd-es-id: N/A

Original commit date: Mon Apr 6 16:19:20 2020 -0700
Change-Id: I1e6045564757baeaf32e09b09de4cc6fb314e9dd
Original commit hash: d74252bacec6cd05ede2527ef1ea2441b99d9583

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a7f8322a9e183d2ccb560c0f957a12d19f23e87a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-UP3][BIOS][B0][REGRESSION] : BSOD(VIDEO TDR FAILURE ) observed while waking from S3

Disable IGD/IPU PMR before hand over to OS

Hsd-es-id: 16010972414
Original commit date: Mon Apr 6 15:47:25 2020 -0700
Change-Id: I426edb0f3eda127e9704fd1288b2e2a4ec379e50
Original commit hash: e5e839ee68b833ce1a222fbdae8a7cf17b209e75

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c

================================================================================ 
Commit: f17cf2613b322707e7dbc528ecb10b2a4d763e41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:38 2020 -0700 
-------------------------------------------------------------------------------- 
BoardPkg: CPU turbo disabled

CPU turbo disabled

Hsd-es-id: 14010772987
Original commit date: Thu Apr 2 17:09:09 2020 -0700
Change-Id: I2e487c81514b5cbcda87de9f2d807d67adad9056
Original commit hash: 0522773c22c43171bd4afedc764c45b1c752acf5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 7017164b04221ee84b34e6e401098fefb0daba8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-B0][PO]: PEG Link hang/drops/speed change due to dropped CLKREQ# (due to PEG60 cpgwakectrl enabled) -- primarily with 760p

Changing V_PCIE_ACRG3_CPGWAKECTRL value to "0"

Hsd-es-id: 22010490205
Impact Platforms: TGL

Original commit date: Fri Apr 3 16:58:28 2020 +0530
Change-Id: I431469e013cedeb2e4b65dbbcba253c020b5f880
Original commit hash: 7cb168388ee2788fe416b1312fa244eb7af3146a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: 6b3fe109fdbb46d06391e1448025de0fd34456ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Apr 6 09:58:04 2020 -0700
Change-Id: I981a01d8b4593e9e7189977f5a83cd6b62d155e2
Original commit hash: 63295a25181268f6cdf410dba6e2413adf0b8553

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7a52e6b92a9cb6522081a437c95934262e5a1cf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3151_00

Hsd-es-id: no sighting
Original commit date: Mon Apr 6 09:07:42 2020 -0700
Change-Id: I1a94154760bea5583430e0c303551ac300ec46d6
Original commit hash: 958a0f62ce33c32e84d35a7d57271e0b22788240

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d11d17486359a4c0589c70db17216dce96453844 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:32 2020 -0700 
-------------------------------------------------------------------------------- 
[CAVS] BIOS programming for 8T mode not set correctly on the Audio controller

8T mode is default and POR mode for TGL B0.

Hsd-es-id: 14010829188

Original commit date: Wed Feb 12 10:03:25 2020 -0800
Change-Id: I34f7bff6a8ec466657a448bb8ced9b429341537f
Original commit hash: ac63dc42cae7c054bd935d70951bded506b57536

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: ad4486b018333a4dfa341d0d33fb9746d5eef12e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-GCS] BIOS setup option change request for remote TGL-GCS

State after G3 value change to 0

Hsd-es-id: 1507904900
Original commit date: Mon Apr 6 17:28:44 2020 +0800
Change-Id: I61ebec8c36c929a3380339988604596c0b2c8a66
Original commit hash: b1188fe0350df5298ea0b5b3d8dcfcb7b8ea86ba

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 98f1927f75eb361cce3f8e0da7fff68ba3daf1ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] [Corp][PM]After configure to Me disable DID message disable  the platform can't boot to full responsive OS

Issue: IOM FW is not loaded if Dram Init Done command is not sent, and it causes system hang at IomReadyCheck.
Resolution: Discuss with CSME team, we agree to move SendDidMsg setup option to TestMenu to prevent misused.
Impacted: All TGL projects.

Hsd-es-id: 1307191235
Original commit date: Wed Apr 1 17:23:02 2020 +0800
Change-Id: I6d15fc2b93baa608ba228741f9d26c19c91c8d74
Original commit hash: f4ee80c1ab962927b9d19a47aa61c85f9d04fccd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiMePolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/MeSetup.hfr
TigerLakePlatSamplePkg/Setup/MeSetup.uni

================================================================================ 
Commit: c1d831b17f0505971ca840d72e0cbfccf3bd8726 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Prevent assume Intel EC asl for non-Intel EC design - re-submit

Use PcdEcEnable/PcdEcPresent(ECON) to isolate all Intel EC ASL references.

Hsd-es-id: 14010322826
Original commit date: Tue Mar 31 20:42:25 2020 +0800
Change-Id: I2c7f6ee2e81361e32f30112c2b0df21f3628e286
Original commit hash: 8cb16cd5fc65e7bf744f9a312f12697c6e4b9845

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/HidPlatformEventDev.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcieDg1.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfAcpiTables.inf
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfAcpiTablesSds.inf
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
TigerLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
TigerLakePlatSamplePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c

================================================================================ 
Commit: 2c9f83c58fee5b8b36523a5c9569614a3ca9361b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:25 2020 -0700 
-------------------------------------------------------------------------------- 
Revert the GraphicsPlatformPolicyPpi implementation for GetVbtData
Recommendation is to use previous platform solution.

Hsd-es-id: 16010863008
Original commit date: Thu Mar 26 17:17:53 2020 +0530
Change-Id: Ice4d8a2cf5df8a41a3ff221525f364324a8ed27c
Original commit hash: cad236edbd694b442ea82e1b335f88c0c0d68508

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/Ppi/GraphicsPlatformPolicyPpi.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: 4d27291580275a5d25920f0ced9f1bdb229fad41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Apr 5 10:00:26 2020 -0700
Change-Id: I6ff6ae128c68b28f8c4da99d53b3c7437f0aba23
Original commit hash: 4c1ac79c4a4d5c44fbda211f7bab234d286ec5a6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a603da2269c3402a51511779e7d74851eb747102 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Apr 5 09:48:39 2020 -0700
Change-Id: I65ece5564a9b8d5b42e769c9cb54330974eaa88d
Original commit hash: bfcae493f9eb9295c46842c8fbca272af53a238c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 81c43c296f6a5f437164c0f178681a025df7b6b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3147_00

Hsd-es-id: no sighting
Original commit date: Sun Apr 5 09:08:25 2020 -0700
Change-Id: I0f5ac4ed4651c879a863ec3f9f36606d95093f09
Original commit hash: de086f3a2f7bf790cb3a3442341e1a4b3d6904e1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6b2fb8abe6eaf6e13cde4f5cedbaf8c34f22edce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Apr 4 09:59:02 2020 -0700
Change-Id: I85944715e4ced9f53fbb1186f682bea510f17998
Original commit hash: cb68e3d958f40c49d497c7f8021052dd92f9e11e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3c3aea90135a003e1c5f0a52fc9a7389e3455209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3146_00

Hsd-es-id: no sighting
Original commit date: Sat Apr 4 09:15:39 2020 -0700
Change-Id: Ifc4c4b4f50e4068e8314644bb389f9fa62a9a434
Original commit hash: 1ef46a63d9aaeac8469c09f17e4fedd606bb0e70

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0fa16d27a743a3fc0d38d55400e70e6c6af0a9ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:15 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/DxeTelemetryAcpiLib: Remove unnecessary variable init

Remove the initialization of variable "MotherBoardHealth" in
PtdtStatusCodeListenerDxe(), this variable will be provided by MotherBoard
Health driver, which is not included in TigerLake Platform, thus
SetMotherBoardVariable() will not be called.

Hsd-es-id: 22010410834
Original commit date: Fri Mar 27 16:50:20 2020 +0800
Change-Id: I943453927508206e42ebdb0f1874a7ad5a5c8d96
Original commit hash: 983472f56af1f7c8a762bff13a845b3f0e50096f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c

================================================================================ 
Commit: 211566a73fc7fb1bb46e0019e71d7471d684a95a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:14 2020 -0700 
-------------------------------------------------------------------------------- 
Pre-BIOS NPK tracing for customer platform

CSME early trace is enabled pre BIOS since TGL-LP B0 and TGP-H and derivatives, BIOS needs to disable it for S0ix regardless TH is enabled or not.

Hsd-es-id: 1507847837, 14011226393
Original commit date: Wed Apr 1 13:36:29 2020 +0800
Change-Id: Ifcc8683ee56c6cdb415613e33070cd4670136795
Original commit hash: 2672af93f7dccb3b427eb128c0ab4e16d84e168e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Register/TraceHubRegs.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c

================================================================================ 
Commit: 42cb32b7c7ded4ff4435d64bbab65aed348ae128 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:12 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/PeiMultiBoardPreMemLib: Move variable patch table notify in Board detect

This commit moves the variable patch table notify registration
in Board detection phase so that variables patching can happen
as soon as Setup default variable HOB is created.

Hsd-es-id:22010041343
Original commit date: Fri Mar 27 02:28:40 2020 -0700
Change-Id: Ia0b0d55961d0e95cded19d72b3274d5b98ee341f
Original commit hash: f381e9f485300c5b69ba958901454af59114cf33

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c

================================================================================ 
Commit: 3cd09188e42ca24c62ad55b18cf4c439f8bf0092 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:11 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/bld: Fix build time check logic on ACM alignment

Build time check to parse flash map FDFs and make sure
PcdFlashFvFirmwareBinariesOffset meets 128kB ACM alignment
didn't support the case the FDF has multiple entries of
PcdFlashFvFirmwareBinariesOffset with if/else.
This commit adds the support for checking all the entries of
PcdFlashFvFirmwareBinariesOffset in a FDF. As the execution line
verifies every PcdFlashFvFirmwareBinariesOffset one by one,
environment variables FLASH_BASE_ADDRESS and
FIRMWAREBINARIES_FV_ADDRESS take Delayed Expansion support.

Hsd-es-id: 22010454848
Original commit date: Mon Mar 23 03:31:29 2020 -0700
Change-Id: I719521c6e1668e035cd18c6a2db07db3c7c3126a
Original commit hash: a27de0f40f085508dbda10ce0fb527b569403778

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/bld.bat

================================================================================ 
Commit: 54e691876464ee15178412e65a70e379ad172f90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:09 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/bld.bat: Output active flash map FDF in build error

This commit makes the active flash map FDF file name output
at console on build error. This should help to get the
active flash map file visible and helps developers to
be aware which flash map file needs to be adjusted.

Hsd-es-id: 22010454848
Original commit date: Thu Mar 26 20:26:31 2020 -0700
Change-Id: I6c781e3f079ec1373a15a7653c02d92eec4b81b7
Original commit hash: c563e296ab5c7cf87194d4341dcc45258a8df582

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/bld.bat

================================================================================ 
Commit: acae403c7c34fdde1519bddfa6c8ddaeeac979cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:08 2020 -0700 
-------------------------------------------------------------------------------- 
TGL A0 Microcode update

TigerLake A0 Unified (uCode+Punit) Production Patch 0x68.

Hsd-es-id: 16010972991

Original commit date: Fri Apr 3 10:38:55 2020 -0700
Change-Id: I3471499b4d4bf01cdc6b71215dd85f8b30c9e923
Original commit hash: a7692ac3292b7e51b1b3767af2cf6ba5c1494f29

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f3f0143c08268bb7ee34c596fee066706cba2939 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Apr 3 10:09:18 2020 -0700
Change-Id: Ic7b871e8d83e99589181829ce261f594e46e0273
Original commit hash: 73bbbd554d5ed24a8b0923935bd0cb8bb76a41c9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 14d65bf80a8c6b0025f15bf277ef086eacf7ffc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3145_00

Hsd-es-id: no sighting
Original commit date: Fri Apr 3 09:11:23 2020 -0700
Change-Id: Iccc5afde0c26853284ce76abc8d4dc2b01a74f40
Original commit hash: 4fdfd0a4fec4fbd97c4f7b941fc13fbc613a2ab5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7c57259efa243cd1ab3022b1c309ab6dd6143fc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:03 2020 -0700 
-------------------------------------------------------------------------------- 
Accessing PCI configure space via ECAM in ACPI op-region in order to access the device while executing all ACPI power management methods

Changed the access method from PCI to system memory

Hsd-es-id: 2208877549
Original commit date: Mon Mar 9 16:04:30 2020 -0700
Change-Id: I0cbb6ef852ab8e7fd94efb09af676c33d448f392
Original commit hash: 4caf5e06772e8a29b6962b1d901238e03d5c19f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl

================================================================================ 
Commit: 9ad263b9a81a9fbe7fe2d78adceac9511cefaadd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Whitelist/Blacklist flexibility for OEM.

When 'PcdDgrPolicyOverride' is TRUE, Looking for bitmap files in FV and
loading then instead of default. When both or any one of bitmap file is
not available in FV then load its corresponding default white list settings.

Hsd-es-id: 16010781212
Original commit date: Fri Feb 14 15:42:40 2020 +0530
Change-Id: I792075a81b666cdb73de924569abd5f421dfe06b
Original commit hash: 59745547d1230910272bda42ed32e13a3f597ea6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: cade63903890548df56eea6965150936106bc03a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:56:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] [GPIO]: Wrong offset of VGPIO_0_PADCFGLOCK

PadLock register offset changed from 0x9C to 0xAC

Hsd-es-id: 18011093950
Original commit date: Thu Apr 2 13:31:44 2020 +0200
Change-Id: I2a51158a1470dc19c7d0a490715c2d9e56b72efd
Original commit hash: 6549980cd79c20ecdc92be8dcaf05af9ae8c376a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h

================================================================================ 
Commit: b543affcf2b7c8dad2b66773a8140760143fcb59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:58 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Add 200ms delay between _OFF & _ON methods to support SSD drive power-off requirements for ACPI D3 cold flows

Added 200ms delay between PIN_OFF and PIN_ON to give enough time for 3.3V rail to power off during D3cold flows.

Hsd-es-id: 22010246396
Original commit date: Mon Feb 10 11:29:33 2020 -0800
Change-Id: If043ea083c7db24f6d9558f2eec59d3cf1887b06
Original commit hash: 93232601447684a06caa3d7b82ee8a0658d6cc47

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl

================================================================================ 
Commit: 86b92b436a2a06deb990eca8845cd2bdb06e0f27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:57 2020 -0700 
-------------------------------------------------------------------------------- 
TGL UY B0 - Need update to Chipset Init due to CDR related fixes in PCIe PHY for G1

Add new DEKEL recipe for B0

Hsd-es-id: 16010941748

Impacted Platforms: TGL

Original commit date: Wed Mar 25 11:51:27 2020 +0530
Change-Id: I51f0fd4a8edc6838ebc1b4cded64d347b389e83b
Original commit hash: ec76dfb385c3488270d94c532db9587d99f1929e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: 31f9ebe6890ae4290fdac9a7baee70b073de2239 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Add support to control SMRAM State Save

Protect State Save region in SMRAM by changing its page attributes to
Supervisor and allows only IO_MISC and RAX via Ring3 buffer.
Additionally increased FvAdvanced FV size and reduced FvOptional FV size
to fix EDK build error due to exceeding FvAdvanced FV size.

Hsd-es-id: 16010927609
Original commit date: Sun Mar 22 19:46:19 2020 +0530
Change-Id: Iae444213d2e396c5861cede7ecf69e76f3e9df0f
Original commit hash: dec2489f6b54e76207c719067c028ea879ddf18c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmramSaveState.c
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc

================================================================================ 
Commit: 90af0c58f17722c2dfb7588c62cf1523ebb051a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:54 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BTEN default should be 0

Since BT_EN is defaulted to 1'b1, BIOS needs to toggle the BT_EN (vGPIO_0 programming) from 1 --> 0 --> 1 for the BT device to connect.

Hsd-es-id: 14011193888
Original commit date: Tue Mar 24 12:12:20 2020 -0700
Change-Id: I09298d22dede8d95776e09863c34ae8466a9baa3
Original commit hash: 2a00d0be537b6ac97d1c1790bbc6294673b14f8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c

================================================================================ 
Commit: 8d3b507e309c24a3512291ab9c63e3d45b6f1625 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:52 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.6.6.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Thu Apr 2 11:04:01 2020 -0700
Change-Id: Ic468534424a737123b32309f759b8c21d147d134
Original commit hash: f0605876b26b4ff46343c9938fc3b5459d14d0da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c11e8ff6710144bb10a1f15995549a6d65239d45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:51 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Apr 2 01:29:25 2020 +0000
Original commit date: Thu Apr 2 01:29:25 2020 +0000
Original commit hash: 0671d5af15393a8ee88931c67d8e785da19f01de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b063746bfd5d967595cd934c6777b5a658ab0e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:50 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-B0][PO]: LP4 hang with CPGC test_busy=1 at ECT during LP4 SAGV enabling

Issue:
    Need to review the CPGC reset Flow in the MRC. Due to bugs found in in the MC <--> CPGC  logic , we hit various CPGC hang scenarios
    Because of this, we need to address these 2 flows:
        - Remove CPGC reset during training of SAGV points
        - Revisit seq of CPGC reset:
            Cpgc_reset =1
            Active=0
            Active=1
            Cpgc_reset=0

Root cause:
    CPCG reset sequence happens in MrcSetNormalMode() function

Change:
    Removed CPCG reset sequence from MrcSetNormalMode() function
    Moved up MrcIbecc, MrcAliasCheck and MrcEccClean tasks in MrcCallTable to be executed earlier in MrcStartMemory flow
    Added internal CpgcModeLocked flag to lock/unlock CPGC mode to prevent Normal-to-CPGC/CPGC-to-Normal mode switching before MrcNormalMode in MrcCallTable

Validation:
    This commit has been tested through ColdBoot and WarmBoot (serial logs in HSD)
    FV team tested in multiple systems (April 01, 2020)

Hsd-es-id: 22010375602
Original commit date: Fri Mar 13 21:06:28 2020 -0700
Change-Id: I21ef4bfd122614e972aac275f3e0eb37a4607890
Original commit hash: d2df7ac5d38b67982f261db91d910039879a95ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 785cc8db3a3af22aa0c5618839d94a3acdf86f3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:48 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 1 22:56:14 2020 +0000
Original commit date: Wed Apr 1 22:56:14 2020 +0000
Original commit hash: 808f73414a696f1b49270b3c12e461040c20aac0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 31e6926344a126d9150662d1232752f77c5528c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:46 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Per-bit RMT doesn't handle DDR4 PDA mode TxVref correctly

Issue:
    TxVref values are all blanked by per-bit RMT, and then set to a uniform value across all DRAMs.

Root cause:
    Missing PDA handling loop in MrcGetMarginBit() function after Clean up values at the end of the function

Change:
    Adding PDA programming for DDR4 and TxVref after clean up call at the end of MrcGetMarginBit() function

Hsd-es-id: 2209587653
Original commit date: Fri Mar 20 10:39:16 2020 -0700
Change-Id: I913e6c22cb937035ca0e6942546103b95a9e0d57
Original commit hash: 226737419c0ae1e24fc44d60643bdd3e2f1f34b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 58785f0efaafcf8b06619de10fff30e9c819b9db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:45 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Apr 1 19:29:48 2020 +0000
Original commit date: Wed Apr 1 19:29:48 2020 +0000
Original commit hash: 991d418c3f1b023126671450ea3cd4b884375079

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d98b4755c453452d02845839b39c378fde0c19bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:43 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Tx Rank Mux Delays were never mapped in the HAL for LPDDR.

Change: Tx Rank Mux Delays were never mapped in the HAL for LPDDR.

Hsd-es-id: 22010502188
Original commit date: Tue Mar 31 09:48:56 2020 -0700
Change-Id: I0c513bc7304f8d3c8fb2f974a673d75e911a3076
Original commit hash: c250575e1e4c4568b133ed9fcbdd5284a69af999

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: c66d1dd7895ee32fdf9d1127856eb1b84b00e1fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:42 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 31 19:45:25 2020 +0000
Original commit date: Tue Mar 31 19:45:25 2020 +0000
Original commit hash: 6a7a8ee047fe11c11ec70a0fde2a3a89291c51a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0ff7b50288e4fe1c23bd75ec3254b6373ecbe2b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:40 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL-MRC]  Moved qos/qos2/qos3 to SaveDataCommonPerMc to properly save/restore them

Issue:
    mc1 qos and qos2 registers not being restored properly
Root cause:
    qos and qos2 were in th wrong structure
Change:
    Moved qos/qos2/qos3 to SaveDataCommonPerMc

Hsd-es-id: 22010295038
Original commit date: Tue Mar 10 16:13:38 2020 -0700
Change-Id: I8f0917f1df605066a6f548c9b38448929db90fd2
Original commit hash: e6e0099c7b8ce9933e43aa2d37e5ccdce98790fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 3167506b7d95254acc9ae7fd6f2294eca4238e6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:39 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 27 20:04:56 2020 +0000
Original commit date: Fri Mar 27 20:04:56 2020 +0000
Original commit hash: 5bd34d81246201a7a230330f1e951dac38185e22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dd54962cab12daf39b2b94bf47f4a0d46bee90a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:37 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL H][PO] Re-Enable SAGV BIOS Knob for TGL-H (Default to Disable)

Re-Enabled the SAGV BIOS setup knob for TGL-H.
Configured default to disable via TGL-H patch table.

Hsd-es-id: 22010487474
Original commit date: Fri Mar 27 11:27:42 2020 -0700
Change-Id: Ieb4776f8647001f64bbbb9f42e65167b050de0e2
Original commit hash: 7506022008b11c27b350617f960d7da1b9159b7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: cdf54ba4abe3429173fa0085a81835bab953e3e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:35 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 27 17:29:48 2020 +0000
Original commit date: Fri Mar 27 17:29:48 2020 +0000
Original commit hash: f15a7335a84a96b469b7e8a3919c7570a16c022e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e146b51c40e0a386948f722ec513396bdbfeef8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:34 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y B step - SpineGate needs to be enabled for all gears on lpddr4

Issue:
    Right now it is only enabled on Gear2 freqs

Root cause:
    There is an "if" condition in MrcMcactivate function preventing to Enable SpineGate for Gear1

Change:
    Update the condition in MrcMcactivate function to Enable SpineGate for all gears

Hsd-es-id: 22010333861
Original commit date: Wed Feb 26 12:17:58 2020 -0800
Change-Id: Ic482130c6057566d1ba51f049ab6b00b16099059
Original commit hash: 371b142eaba1b6f0c96025506c88d0e26a7f05fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5ad02fbdd1d85e0f16b6e0d95073237e750bb149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:33 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 27 00:39:29 2020 +0000
Original commit date: Fri Mar 27 00:39:29 2020 +0000
Original commit hash: 41357843196fe51beda01e46f70066244d615391

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d354cdc317d15bdbc37f54a1d2d21955702b0311 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:31 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL MRC] Ver2 Warm reset/Fast boot enabling for ECC memory

Issue:
    Warm reset and fastboot were failing during normal memory test fail
Root Cause:
    Few registers for data bytes 8 and 9 were not saved and then restored
Changes:
    Add missing registers to save restore flow

Hsd-es-id: 22010420098
Original commit date: Fri Mar 20 14:05:12 2020 -0700
Change-Id: I2b894ef9ce1c1ee85aeea2de7c7e6f7678f39f5c
Original commit hash: 13dead3449d057579e17edcb0cde583c843359b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 766c86d9ece10975635dc21e578fd8fb8f299d6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:30 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Adjust FSP-M size for GCC build

Increase FSP-M size

Hsd-es-id: NA
Original commit date: Thu Mar 26 16:28:09 2020 -0700
Change-Id: Ia86aaebaf18a85fffcf6f004da488a0e207ced62
Original commit hash: 660845829e1f271dd91db6835a89cf5b0876db60

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: e1d1cd81e3562008f171bdee5554d448ee94b040 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:28 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Mar 26 22:44:17 2020 +0000
Original commit date: Thu Mar 26 22:44:17 2020 +0000
Original commit hash: 870d3c05144f95f7b79b03d23d1de477f25299db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d3ff2671699c36ce6bf6980eb0091ba627687b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:27 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-H][PO] Debug BIOS hangs at PC "dd1R" with Error "Invalid Offset alignment: 0x372C" (Reg in BIOS 3024.19]

Added support for per-bit CCC Lanes 13 and 14 which are used on TGL-H configurations:
CCC_CR_DDRCRCCCPERBITDESKEW2.CCC13
CCC_CR_DDRCRCCCPERBITDESKEW2.CCC14

Hsd-es-id: 22010404616
Original commit date: Wed Mar 25 11:06:46 2020 -0700
Change-Id: I4018f47d01df69a7154daaaa44ef64466432a49a
Original commit hash: 1612558092850de31f4c9fff1ad0337c7b9a853a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: c6eb8cc81f6eadc23cdc3b0e98a60a48ba3c1702 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:25 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Mar 26 22:02:51 2020 +0000
Original commit date: Thu Mar 26 22:02:51 2020 +0000
Original commit hash: 1fe46554485b236b8f366a82bb6274118ff29cef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b69f373af1dd7fa29fcdea29413d29bae1c082f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:24 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-B0][PO]: Reset Recovery flow doesn't detect bad MC reset  if only MC1 is populated

Issue: Systems w/ only MC1 populated is not correctly doing Reset Recovery

Culprit: RankMask check is done with McChBitMask which is incorrect

Fix: RankMask check to be done against ValidRankMask instead

Hsd-es-id: 14011202690
Original commit date: Thu Mar 26 10:16:04 2020 -0700
Change-Id: Iffde0ea853861ed8d349ee855cdeea84e03b1150
Original commit hash: d1ba9eab005ca9ff1dab364926c161119b5142ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 9220b54006fa51c916fb589a91111ea6a28585dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:22 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] ReleaseNotes Fixes

ReleaseNotes and version fixes for EV LP5 Changes/Fixes/Tunings

Hsd-es-id: N/A
Original commit date: Thu Mar 26 12:54:27 2020 -0700
Change-Id: I596cd812bdc09e528c2425c59ca0260b79e9720c
Original commit hash: 5a41b55a00d3b9de1e6bc33f85bc98179f4a08e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 47e2ee7bb2c9517e863a4fc0644347e35dcca38f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:21 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: EV LP5 Changes/Fixes/Tunings

1. Fixed the CLK margining bug, where CLK margins were the same as WCK margins, by moving WCK with CLK.
2. DRAM Ron MR cache reads in power training were broken because of reading the wrong bits; PDDS is in a different MR3 location in LP5 vs LP4.
3. Adjusted the DRAM ODT table for LP5 to match what power training was coming up with.

Change: EV LP5 Changes/Fixes/Tunings

Hsd-es-id: 2207682619
Original commit date: Sat Feb 8 03:33:14 2020 +0000
Change-Id: Ia3e1f4ac13266024d99ea972bb997ce0799c0a89
Original commit hash: f45d7a9712ef7422f82c3a4439991db2aa102542

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 81c7329c42c0f6fe62358cd9309848619deac2ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Mar 26 17:55:06 2020 +0000
Original commit date: Thu Mar 26 17:55:06 2020 +0000
Original commit hash: 578d20542193a7e8ec6864de576154b973f75aa7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a00db87395e07adfea501288ef4416b057000a77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:17 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][U/Y/H] MRC needs to disable power setting from SPID during FAST BOOT to avoid lpmode2/3 entry during memory scrub.

Added code to clear out SPID Low Power Control registers on subsequent SAGV point during restore flows
Added code to clear out SPID Low Power COntrol registers before Scrubbing memory and restore afterwards

Hsd-es-id: 22010461514
Original commit date: Mon Mar 23 13:55:42 2020 -0700
Change-Id: Ic4327d07846d559be15366fc99c88380b2df3913
Original commit hash: 6922d96d6b8d3820ed3e0a8eadf2241ae2a19c7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 11132e997b41f7037316dbb11688fd17d55a1ff3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:16 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Mar 26 17:35:21 2020 +0000
Original commit date: Thu Mar 26 17:35:21 2020 +0000
Original commit hash: ba2881dd10efd2300866362eb5bd0be4cfb3fd71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac05488ad6f60a310f804b7d02712c348cc9da7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:14 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Duty Cycle Correction Training Step: TGL-H P0 CCC Pin Update

DCC was updated to support the TGL-H P0 CCC Pin mapping.
Prior to this change, the DCC Training Feedback mode was
always enabled for CCC Pins 5 and 6 and never enabled for
CCC Pins 7 and 8 which are required on TGL-H. This commit
changes the DCC flow to correctly enable the DCC feedback
mode for the target Ranks and corresponding CCC pins.

CCC GetSet changes:
- GsmIocClkEnFeedback and GsmIocWckEnFeedback replace
  GsmIocClkPFallNRiseMode and GsmIocClkPRiseNFallMode. The
  new get sets converge on TGL-P0 behavior by enabling the
  feedback mode for both PFallNRise and PRiseNFall.
- GsmIoc*PFallNRise and GsmIoc*PRiseNFall replace
  GsmIocClkPFallNRiseCcc56, GsmIocClkPFallNRiseCcc78,
  GsmIocClkPRiseNFallCcc56, and GsmIocClkPRiseNFallCcc78.
  The HAL now handles the selection of CCC pins based on
  DRAM type and Rank parameters.
- A unit test was added to verify the new GetSets match the
  behavior of the previous GetSet implementation.

Hsd-es-id: 22010412779
Original commit date: Thu Mar 12 15:17:32 2020 -0700
Change-Id: I77fcd09b545b6b16eea53b0b19e4b69eb566d357
Original commit hash: 2d432ecd890144d1e2e02e936f915719fd06135f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 225b3e462cecdc7ad70532fec88627d940ce21cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:13 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Mar 26 17:06:45 2020 +0000
Original commit date: Thu Mar 26 17:06:45 2020 +0000
Original commit hash: 3d15f85a3bf490db424c0c293e16697ebb01e747

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 306467a8fc0fc8e013fb72edd337a88c3251d833 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:10 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Mar 26 03:40:02 2020 +0000
Original commit date: Thu Mar 26 03:40:02 2020 +0000
Original commit hash: 7bf3a01e7d873bda8b09d2adaeda17744fafb6ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09f43b74eaa42b5935c8518e0ec865b1570f0f81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:09 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL H][PO] Limit DDR4 Memory Frequency to 2667 and Remove MrcSafeConfig\SafeMode overrides

- Removed MrcSafeConfig and SafeMode config knob overrides for TGL-H.
  These options are disabled by default.
- Added a DdrFrequencyLimit of 2667 for TGL-H.
- Disabled SaGv by default on TGL-H.
- Disabled DCC by default on TGL-H.

Ported from TGL_H_PO branch code reivews:
  https://git-amr-7.devtools.intel.com/gerrit/#/c/75425/
  https://git-amr-7.devtools.intel.com/gerrit/#/c/75584/
  https://git-amr-7.devtools.intel.com/gerrit/#/c/75632/
  https://git-amr-7.devtools.intel.com/gerrit/#/c/76001/
  https://git-amr-7.devtools.intel.com/gerrit/#/c/76283/

Hsd-es-id: 22010399118
Original commit date: Tue Mar 10 13:21:49 2020 -0700
Change-Id: Ic3fa9199aa425b301dc113471f539e16f858ed88
Original commit hash: 4c8aa21751aee5816aeb6e75090167497719273e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: e77fd888a8078b93fb71f6dc1bc3ac8fa0cbf160 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Mar 25 20:54:34 2020 +0000
Original commit date: Wed Mar 25 20:54:34 2020 +0000
Original commit hash: 5869c4887a91e79b5bf71febfa3fb36d3b1e9464

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0b2e82db3aa32e0f520afa991424d64a91b184f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:06 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][B0][MRC] Update MiniBIOS ucode patches for TGL-A0, TGL-B0 and TGL-P0

Update MiniBIOS ucode patch 0x66 for TGL-A0
Update MiniBIOS ucode patch 0x18 for TGL-B0
Update MiniBIOS ucode patch 0x80000016 for TGL-P0

Hsd-es-id: N/A
Original commit date: Wed Mar 25 10:09:09 2020 -0700
Change-Id: I06ec0183042ea410d8cd3e779b9c2eb1272dd67f
Original commit hash: 17a2ac206744d42d7a3711db0341f6867d0bd6c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_00000048.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_00000066.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000014.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000018.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_80000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_80000016.inc

================================================================================ 
Commit: 7b95a1e0a2a14afb160fd3a537f20656c4cacfff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:03 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Mar 25 01:17:57 2020 +0000
Original commit date: Wed Mar 25 01:17:57 2020 +0000
Original commit hash: d9727602f42bd6d50c23a589d095fa438eec8acb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: be91df58be299d2b22c935fab000d918d6db4c4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:55:01 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl[TGL MRC] Update VRCG to MRS_FSM programming (MR16)
Issue:
    The MRS_FSM programming flow is not programming VRCG per POR for SAGV
Root Cause:
    We're currently turning on VRCG as part of the first MR16, but it should be done as part of the second MR16 along w/ the FSP_OP switch
Code change:
    Index zero check added as a part of condition check to detect what MR16 we are in

Hsd-es-id: 14010814627
Original commit date: Thu Mar 12 14:16:02 2020 -0700
Change-Id: Iefd71871a010698f5bfd175e67d9ffd0a459eccb
Original commit hash: f8589f1840b389fbbd20c29690728cc5033ed1cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 3360296f708bb0763a162601d6eb872e614ae521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:59 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Mar 25 00:18:55 2020 +0000
Original commit date: Wed Mar 25 00:18:55 2020 +0000
Original commit hash: 5bfc49c96ddb49c460f17cec4afa80f84a000143

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2420fa0a606e7b753b46155c1019ef4a13dee16f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Turn Around Trip Training not selecting the correct offset

Issue:
  TAT Training not selecting the correct offset

Root Cause:
  The code checks for Inc = -1, where in Gear2 TAT has to be even. Step in -2 doesn't fall into the correct case on best offset search.

Change:
  Change Inc == -1 and Inc == 1 to Inc < 0 and Inc > 0

Hsd-es-id: 22010311715
Original commit date: Sat Feb 22 12:07:28 2020 +0800
Change-Id: I09ef5c28a4bd1e5aff8b5f0f402c1a7f4eb0c5e9
Original commit hash: 586e9bd6fa612310a227550fafc95c06dfaf34f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: b2910841259a573f654c21f10bf8a2e702d0bd98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 24 23:52:36 2020 +0000
Original commit date: Tue Mar 24 23:52:36 2020 +0000
Original commit hash: 3772091100f22dc1692f6d0bf10ba105c6af2149

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e817f8c552b57a2eadee18a4e53d10b046613c1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:55 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:  Add LPDDR4_switch_FSP setiing for LPDDR5
Issue:
    LPDDR4_switch_FSP is not set for LPDDR5
Root Cause:
    Missing setting the value if lpddr memory present
Change:
    Added setting of LPDDR4_switch_FSP for LPDDR

Hsd-es-id: 14010795423
Original commit date: Thu Mar 12 09:49:07 2020 -0700
Change-Id: I1daba811cea030012bc50fd0d6658fd53d72f05b
Original commit hash: d3f3c87fa7227a9e4f8ac79ba21a5a594a9fedb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c

================================================================================ 
Commit: a021bf97c8c8c0ef5f5bd5ec167147b05f55e680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:53 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 24 21:07:37 2020 +0000
Original commit date: Tue Mar 24 21:07:37 2020 +0000
Original commit hash: 777391a7c53ce9a6e045cdc431b24d36cb08af8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: faa2b8827c7e4d8bc3a4bcc7e076be6e65090851 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:52 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][U/Y/H] MRC needs to disable periodic comp from PUNIT HW during Fast Boot like they do during MRC training.

Issue: Periodic Comp were being kicked off during register restore during Fast/Warm/S3.  Periodic Comp needs to be off during this time.

Culprit: Wrong register being saved and restored for Comp thus periodic comps were not being disabled during restore.

Fix: Change the save/restore register for Comp register to be 0x5F08 instead of 0x5F04

Hsd-es-id: 22010461431
Original commit date: Mon Mar 23 12:48:51 2020 -0700
Change-Id: I7c1d2ee86e3513ee38c0ed343021a035e43bec97
Original commit hash: 5020206a20d7608f65de157c61effcee915a5a8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 5752fbbdaa5754fab2504761079479e883a36521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:51 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 24 19:28:54 2020 +0000
Original commit date: Tue Mar 24 19:28:54 2020 +0000
Original commit hash: 7a09761f9f618d16dd667a505c862c77d9bab077

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 01fdefeb52bcb18553a35ca29016d39d3da9065f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:49 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Rmt even odd feature changes

Due to longer execution time Rmt even odd should not be run as per of RmtPerTask.
Make one call table entry for even and odd UI rmt so that in future if this feature needs to be turned off it can be done.
Add a wrapper function MrcRmtEvenOdd which calls RankMarginTool function with different input parameter EvenOddUIErr setting.
Execute RMT even and odd for RdT and WrT only.

Tested the changes on LP4 A0
Even is executed first, followed by odd and then composite in three separate tables with different
MRC task statements

Hsd-es-id: 22010131006
Original commit date: Fri Mar 13 14:15:34 2020 -0700
Change-Id: I9eb6f3492a8be62f566bc539d9f293615273a807
Original commit hash: 7d91852d94ae0cc7960f3f75b2ba6aa32d4c547d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: e8d4de505eb35ae8c2b7eaac249fdf53a7078313 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:48 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 24 18:56:54 2020 +0000
Original commit date: Tue Mar 24 18:56:54 2020 +0000
Original commit hash: 05b36d74ca5d6d659b5cc0407d0f6b08c150f603

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2b4964d2b387f867caf76fb17472d8911d3fa1ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:46 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Enable early 2D Write and Read centering for LP5

Current location of Early 2Ds isnt a problem for Lp4 and DDR4 but it Early Write 2D will fail for Lp5 because
tCWL isnt trained. We do not run Write leveling Flyby for Lp5. After brain storming a few ideas, the best idea seems
to be to enable a weak Write Time Centering 1D which moves TxDq for Lp5 instead moving TxDqs for Lp4.

WriteTimeCentering 1D was set to run for a loopcount of 10. I changed it to 5 for Write1D and 1 for the WeakWrite1D.
Made the stepsize to be 2 for Lp5.
The range of TxDq has been chosen based on the data I got from Write Time Centering 1D on Samsung 2R and Micron 2R at 5000.
TxDq center is seen at roughly about 585Pi. Range is from TxDqPi 385 to 785.

Tested this on
We havent root caused memtest failures for frequencies 4800 and above.
Without Early 2Ds enabled both Samsung and Micron fail at Write Time Centering 1D at 5000
   I measured the TxVref differences between Jedec Init and Write Voltage Centering
   Samsung 2R at 5000
   Without 2D Write Voltage Centering sets TxVref Offset
  -24 to -27 R0 i.e 30 to 32% i.e 0.150 to 0.160 V
  -21 to -29 R1 i.e 29.5 to 33.5% i.e 0.148 to 0.168 V
  Jedec sets it to -14, 37% of 500mV = 0.185V

After the above changes
Samsung 2R at 5000, training passes, memtest fail
Micron 2R at 4400, 4800 and 5400, training passes, memtest fails
Logs are attached to the linked sighting

Hsd-es-id: 22010429089
Original commit date: Wed Feb 12 15:28:01 2020 -0800
Change-Id: I66f7029782765fbef11e90d07efc0e1518709b52
Original commit hash: a2771936f62ed0ced1bd9bc63f49bb17039a526d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: aebf1dc7ea3e3984affc40929aae69106f990897 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 24 18:03:28 2020 +0000
Original commit date: Tue Mar 24 18:03:28 2020 +0000
Original commit hash: 20a4108bf664e44eebc079b2ab8bdd94ce6e81ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d0c6028b26327621046c18a523accbdd1d27fd4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:43 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/PeiMemoryInitLib:[TGL][MRC] Remove internal heap

Remove the internal heap from the MRC.
Function MrcHeapInitialize is removed.
Function MrcHeapMalloc is removed.
Function MrcHeapFree is removed.
HeapBase and HeapSize removed from MrcInput structure.

Hsd-es-id: 22010359199
Original commit date: Thu Mar 5 09:55:27 2020 -0800
Change-Id: I62d7a6a60ca50739648d1f103cef884bc87a70a4
Original commit hash: 05752db39487fc4526935ecc6643dc2e95c24d3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcBdat.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMalloc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMalloc.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MiniMrc.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 7a7248a5407d24d954c3d3b1371cae9a73a1b323 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:41 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 24 01:51:50 2020 +0000
Original commit date: Tue Mar 24 01:51:50 2020 +0000
Original commit hash: d86567d6b6d8a4d258cdfd5852b4df574588e992

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 92f5f00761dadd05faf8d1cf18619dd273059d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:40 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MiniBIOS's ucode patch to 0x14 for TGL B0

Update to ucode patch 0x14 for TGL-B0

Hsd-es-id: N/A
Original commit date: Mon Mar 23 09:45:58 2020 -0700
Change-Id: I575d35154bb23c3da2ee976a443ba4f5f37dc608
Original commit hash: c5ae76bc82b07e7c3ef564a4bdac8764d44b71bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_00000014.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_80000004.inc

================================================================================ 
Commit: 276cf86d1d088bd245e23008f2d70aaa1d949056 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:38 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.6.5.0

Updating MrcVersion.h and ReleaseNotes

Original commit date: Mon Mar 23 17:52:18 2020 -0700
Change-Id: I84d42e76e0998b4e7e54b08647e451e3c80ac4f8
Original commit hash: 62948e091aaa80a83d685d6163df894fa7009c23

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 29e313dc60d6761e1dbbed31d95ef6be00e0856f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Apr 2 09:58:38 2020 -0700
Change-Id: If9d4d9d6000577a577340fd8599f8df4cad51f8e
Original commit hash: 33d02f28e4981bc1c72786efc894e237ca73cb00

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2f8221a1979b805e80a209b6ace486d2009f7dd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3144_00

Hsd-es-id: no sighting
Original commit date: Thu Apr 2 09:12:58 2020 -0700
Change-Id: Ic47d47c777cafd336a4a5b26f6c296fe39de3f21
Original commit hash: 969c6f6ef65cfb89e59d7bfd6b370b6390b5a53f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 83360baaef197aa912f1b443843349789844512e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:33 2020 -0700 
-------------------------------------------------------------------------------- 
Fix Gfx Gen12 GT PM gaps in BIOS
- some of the RC6 registers are missing
- RC1p frequency option is missing in RKL
- UPD default is wrong for RC1p freq

Hsd-es-id: 16010948194
Original commit date: Wed Apr 1 11:00:51 2020 +0530
Change-Id: If1b3c4edbe28174606274d3962d39cc43c958934
Original commit hash: 9c2b95aa3f607c0bbc4494f3d3d40863c0bfd3db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: dee36ecb9b9a2a6b23cc349f5dbf92108f8cc00d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] No AMT options in MeSetup in case of disabled AMT

In case of disabling AMT in MEBx, all options in ME setup related to AMT must be hidden.

Hsd-es-id: 1307234559
Original commit date: Wed Apr 1 09:01:20 2020 +0200
Change-Id: Ie2d5018d05e0035f67e2d4b8f00c797c737ed979
Original commit hash: ec3386bddc30f596f075af55d065addd93f92b4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
TigerLakePlatSamplePkg/Setup/MeSetup.c
TigerLakePlatSamplePkg/Setup/MeSetup.h
TigerLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: 5436b9ecbe6b1b1f5d120a75fdbeb372506e2919 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:29 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: fix boot failure for resiliency debug build

Resiliency debug build boot failure is caused by TPL ME Resiliency callback
function is executed in TPL_NOTIFY while some function invoked in the
callback is trying to raise Tpl to TPL_CALLBACK, change
it to tpl_callback to avoid this issue, also changed the meresiliency
callback registry place from endofdxe event to before endofdxe event.
Further more, change guid name from Efi to Platform to align
name convention.

Hsd-es-id: 1507896681
Original commit date: Wed Apr 1 17:30:33 2020 +0800
Change-Id: I0b9fc55033b911a10ee5c10c1346259f8ca61ee7
Original commit hash: 8aae5eeec6e0530ed638d3d6db14250bcce1a8ed

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 98a67068389e63fcd1a3b3490b93476c10799cfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:27 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Add FlashMapEmbeddedInclude.fdf and FlashmapEmbeddedIncludeEdk.fdf builds and Fix Boot FV debug issue.

Add FlashMapEmbeddedInclude.fdf and FlashmapEmbeddedIncludeEdk.fdf builds to avoid exception error in Sec Phase.
And Fix Boot FV debug issue review in https://git-amr-7.devtools.intel.com/gerrit/#/c/76983/
Add space for FVAdvance required for RPMC review https://git-amr-7.devtools.intel.com/gerrit/#/c/77790/

Hsd-es-id: 1507858074
Original commit date: Tue Mar 31 17:25:03 2020 +0800
Change-Id: I7fdfd4c50da7101a9d48d18cdaa8ff96352497a3
Original commit hash: c8fe825d09337b27a837b2f807235492e419ad30

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedIncludeEdk.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/bld.bat
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat

================================================================================ 
Commit: f5740e56edd4d0b5e97a488e48e79fe385323f74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][Tigerlake-Master IOTG] Update Fusa library and function execution

Update Fusa contents based on learning from PO in enabling FUSA on Fusa Sku Silicon

Hsd-es-id: 1507715246
Original commit date: Tue Mar 31 16:15:23 2020 +0800
Change-Id: I650523a69c10dce91eb1f99ec5451b1a31e2399e
Original commit hash: 6ab0aea8138786b6ca807595a5d89d77311aace2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPsfRegs.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/FusaRegs.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLibNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 313e91df63692d22a4f98fe5947284f4064f02a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Apr 1 10:00:24 2020 -0700
Change-Id: Iaa4cb0ae1dd6e017e5db8d2bbb540e5ed9813ec8
Original commit hash: 733da0ecf3b0d1511d1955bb43f731f950e50c64

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6a980f090412f3d77c8d5fd11a96386097319d4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3143_00

Hsd-es-id: no sighting
Original commit date: Wed Apr 1 09:10:34 2020 -0700
Change-Id: I17da688645a45dff84d8e3a632dc46a6f038973e
Original commit hash: f9ce227ea042a623603f5df8fc78a567f0f1acd6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 945cc47faf54d6e5d3f2b0b68080e91bf7d42f5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][FSP WRAPPER API] boot firmware volume debug build has out of space

This reverts commit 8f3506d5ea677af7d5e6c699e2d0ec6bf720037b.
Also, add below changes:
the original patch want to do two things:
1. align with 128kb for FvFirmwareBinaries, this is not needed actually
because previous offset 0x00880000 meet this requirement.
2. add 64k more space to FvPreMemory.
However, this change caused total IBB size go to 4.2MB, this makes bios recovery
and resiliency can't work because top swap size is 4MB.
This issue was re-analysiied again, and found FlashFvFspMSize max is less than
0x12A000, so reduce 64k from 140000 to 130000 for FspMsize, and move this
extra 64k into FvPreMemory.
Also, for embedded case, it exceed 4M with 64k, so res build is not supported on
embedded case.

Hsd-es-id: 1507858074
Original commit date: Wed Apr 1 13:15:51 2020 +0800
Change-Id: I89b34edb1fd598de1e2cd075036ad1bf13ac4ec2
Original commit hash: 0ba58f90588ec5d87f96e5eb0b08c7b641d41534

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: 02c91f6b19acd8f3892bf9e30daea4b6617e1d8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] ME-SMBIOS submenu must be displayed only if PcdAmtEnable is enabled

Hsd-es-id: 1507874980
Original commit date: Tue Mar 31 15:05:40 2020 +0200
Change-Id: I288e9e69d0246094e46a4d9f1b51870bb01f3855
Original commit hash: 3f97eaa9eff57958853a55c81e44cade1c574072

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: e37235821f26346d6b13086f070be84ac415a275 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL U/H/Y]PlatSamplePkg DEC [Include] section include relative path to ClientOneSiliconPkg IncludePrivate

To fix ClientOneSiliconPkg Includeprivate policy of CommitID(ac7a80678347034fb4bf043fc9f500cbefd3ef76).

1. Remove connect link which is Includeprivate folder of ClientOneSiliconPkg in platformPkg.dec
2. Add the TCSS_B_IOM_AUX_ORI_ENA_3 .

Hsd-es-id: 22010496288
Original commit date: Tue Mar 31 15:51:55 2020 +0800
Change-Id: Ia3ba0892d33028815a6aebe7bed06cff21454e16
Original commit hash: 241299894b7de246fc567a2f0c603e2093e607d1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 373121042c8cbdf462ab4afb655b2bfa63127780 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Mar 31 10:06:46 2020 -0700
Change-Id: I936602a5f6ed52fdfd44ab0ec9732d725541f7d4
Original commit hash: fa55354798c5ae6e27426e91b44431e67265308c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7671243c7f600f504a3a510fd992cdcd28ffdc77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:12 2020 -0700 
-------------------------------------------------------------------------------- 
Enable VT-d set options per phase
Stage 5
Moved below options to DEBUG page.
VtdIgdEnable - Enabled
VtdIpuEnable- Enabled
VtdIopEnable- Enabled
VtdItbtEnable- Enabled

Hsd-es-id: 22010097818
Impact Platforms: TGL

Original commit date: Mon Mar 30 22:34:55 2020 +0530
Change-Id: I694bfeb709c56a3179a6d68990df11d792873994
Original commit hash: f5e22675996daaf452f02dd1c2d7d1434dd76af4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
TigerLakePlatSamplePkg/Setup/DebugSetup.uni
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 7e43f1c76ce8aff53a039f52ba5b6ae52a231d91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3142_00

Hsd-es-id: no sighting
Original commit date: Tue Mar 31 09:08:18 2020 -0700
Change-Id: I8a4ca605a9a5dfd87d0c54b2057af6b9b12fc83c
Original commit hash: e0240ca7a562b83b199e4291ffabcb1f9142e80a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c784bb3306587b055ca0ff3e3926173054f54c2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:09 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: fix an possible leakage with case no new capsule and TS enabled

In resiliency callback, the logic is complicated for resliency sync up
or roll back action, this patch simply the logic and add cases for
no new capsule and ts enabled case, main actions are:
1.removed bios guard enabled case, since bios guard was disabled in PEI stage.
2.removed check new obb case, it is not necessary, when TS set, resiliency
should also need check.
3.also add opt fv into obb backup.

Hsd-es-id: 1507871729
Original commit date: Fri Mar 20 15:37:01 2020 +0800
Change-Id: I0267d9616f5bf5aeedb87338d8856b909e929e45
Original commit hash: a6ca6acbce176286ea56e1d5bb2aacc4228d72ca

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c

================================================================================ 
Commit: d1f8c212565a57e76b3f037c22d173ff3bd41005 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Modify PMC crash log flow.

1. Both support legacy flow and descriptor flow.
2. Change PMC crash log collection flow for multiple crash records support.
3. Modify PMC discovery return buffer.
4. Correct PMC crash log collection size.
5. Remove clear command from default flow and add a setup option to perform clear command.

Hsd-es-id: 16010796946, 16010796947, 16010796948, 16010796949
Original commit date: Mon Mar 30 18:29:12 2020 +0800
Change-Id: I45d1f4fd6c8380cdca4ff4a10facd0ef62585598
Original commit hash: 04411bf07d08dea5a31f752085fa14110c7b2ea4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
TigerLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.c
TigerLakePlatSamplePkg/Features/CrashLogDxe/CrashLogDxe.h
TigerLakePlatSamplePkg/Include/Guid/CrashLog.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
TigerLakePlatSamplePkg/Setup/DebugSetup.uni

================================================================================ 
Commit: 487b1ceeefd5ae55a9d64eaf13ff1c60fe5c88d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:05 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Setup: tcc mode removal of restrict flag

Hsd-es-id: 1408243941
Original commit date: Fri Mar 13 13:29:44 2020 -0700
Change-Id: I5ba2f6083f345586df221260eafef09f46e04db2
Original commit hash: 9d6a61d937e8a04a9bc8f14418df7a55da927056

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/TccCpuPcieSetup.hfr
TigerLakePlatSamplePkg/Setup/TccPchPcieSetup.hfr
TigerLakePlatSamplePkg/Setup/TccSetup.c
TigerLakePlatSamplePkg/Setup/TccSetup.hfr

================================================================================ 
Commit: c6c67facecbc2a9f75d984fffb6a1f083746e934 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:02 2020 -0700 
-------------------------------------------------------------------------------- 
Update Tigerlake B0 microcode

Tigerlake B0 Unified (uCode+Punit) Production Patch 0x1A

Hsd-es-id: 14011220424
Original commit date: Sat Mar 28 17:23:43 2020 -0700
Change-Id: I10ee3c6e7ec1096012e9a1fa323994841b5c0027
Original commit hash: 19dee24524aa92829ec23417dfc6c6abffda8ab6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1bfb4a8ebceabdf718727840a71a6c846786335e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:54:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Mar 30 10:02:15 2020 -0700
Change-Id: I10a45528a9b937d835e4e1baa534dd00adc49ddc
Original commit hash: e8fa94a6694a042332471f6682e529e960a3009f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fff2335118992b00786cd6de6489d56b94305167 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3141_00

Hsd-es-id: no sighting
Original commit date: Mon Mar 30 09:08:02 2020 -0700
Change-Id: Iea790e176230623ec063d3cc08827a90b7ec1f66
Original commit hash: c70388d882180d0c83b1d957913c37bb49f4e4c3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f7582f470cd87eb8bb084dfe5b7cd2cb38a0fbe5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:57 2020 -0700 
-------------------------------------------------------------------------------- 
Program Unix format System Time to 2LM device.
- Added new BaseSystemTimeLib under ClientOnseSilicon\Library to get System Time

Hsd-es-id: 2209617459
Original commit date: Sat Mar 28 10:46:02 2020 +0530
Change-Id: I782c1832cf38f813b30656b96ceb4c8aac9f2044
Original commit hash: cc2bd2b301caee52898c54e42289903f62241067

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SystemTimeLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.inf
ClientOneSiliconPkg/Library/BaseSystemTimeLib/BaseSystemTimeLib.c
ClientOneSiliconPkg/Library/BaseSystemTimeLib/BaseSystemTimeLib.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 93371ec48793e548ad479f85dd92b2dc683993f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove restricted section from MeSetup.c

Updating OemCapabilites1, OemCapabilites2 and OemCapabilites3 happens
inside restriction section in MeSetup.c. Due to that these values in
external release always have value 0. In this change following things
are done:
1. Removed restricted section from MeSetup.c
2. Moved ME-SMBIOS menu from restricted section from TestMenuSetupVfr.vfr
   to MeSetup.hfr.
3. Cosmetic changes in MeSmbios.inf driver, in C1S.
4. The setup variables BiosReflash, BiosSetup, BiosPause, SecureBootExposureToFw
   and vProTbtDock are no more inside restricted section.

Hsd-es-id: 1507874980
Original commit date: Mon Mar 30 09:27:34 2020 +0200
Change-Id: Icb10886e8100b0167ef012c30ee1c3992cef694b
Original commit hash: 3a64e9a01303f345859a8635d6e7e28b21520ff9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/MeSetup.hfr
TigerLakePlatSamplePkg/Setup/MeSetup.uni
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: f034c9a307ba5e1ceae952952a70e46242cc47ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] AMT_010 Fail to force PXE Boot.

Issue: Network devices don't install gEfiSimpleFileSystemProtocolGuid.
Resolution: For network devices, use gEfiLoadFileProtocolGuid to find their handles.
Impacted: All TGL projects.

Hsd-es-id: 1507848374
Original commit date: Thu Mar 26 23:38:03 2020 +0800
Change-Id: I08886e1c2725ecbe89601ccaf2157664d3e91da4
Original commit hash: 08e41e754a0ad9aeff5ff70c9b007c1582a3d22c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c

================================================================================ 
Commit: 098050d86a5386d79e088f2d92cbd565181afcf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U] System S3/S4 resume Failed by Single RAID on CPU M.2 slot

Add check of PCIe root port header type.
If type is not PCI to PCI bridge, skip subsequent flow to program pcie config space.

Hsd-es-id: 22010401974
Original commit date: Thu Mar 26 13:36:44 2020 +0800
Change-Id: Ief8ad25ec498888f70e30266e813efb06b1fb823
Original commit hash: 5fcdfab3a20f220ee217fb039b7db105a41fb638

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Nvme/NvmePciHcPei/NvmePciHcPei.c

================================================================================ 
Commit: e940a92e60ac612edeef9e7e4b8bcfc9a926099d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Mar 29 09:59:40 2020 -0700
Change-Id: Ia23a74322daec4a1c4d305efcbe2995121d130d4
Original commit hash: 009b4b8aa310eba61b9f865d0d3267399d23665b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9b6ac77fe38d414b7083eb2f14e46532920f119a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Mar 29 09:48:06 2020 -0700
Change-Id: Ic7f6be51d048352dc3a73b37a8fa4c970262e36c
Original commit hash: bb137768152f0cf65929a3bab991f3a1d0d82ec0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ac3ed0de0b7c6b16687208e239a26de9ee7ed98d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3137_00

Hsd-es-id: no sighting
Original commit date: Sun Mar 29 09:14:52 2020 -0700
Change-Id: I35c6384b2eedcec767b07e73e82d6c5dfcd79d70
Original commit hash: f5a735fbf4e3732f00f756765f71f8610b9080e4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9d30f4b55c51fbf2d6e5d0fca48da7734b255cb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Mar 28 10:01:03 2020 -0700
Change-Id: Icedf0d76cbf09313b2b32bb5751ab30040f5d5d5
Original commit hash: 280594295ead42bdbe88aff1c5c03cdcd2108454

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 68b45e1d119ee31c554f7ef23f2641cbc8bf23a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3136_00

Hsd-es-id: no sighting
Original commit date: Sat Mar 28 09:11:56 2020 -0700
Change-Id: I232a249c6cde39fbbb680f0c4163fb6aae167927
Original commit hash: 3db21e5886de41ed29258ca46dd1c7d07adc06e2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b8a61d387de916514060abdfa47ec58018e1d9d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 27 22:27:36 2020 +0000
Original commit date: Fri Mar 27 22:27:36 2020 +0000
Original commit hash: 5601af02dc4c9060cf9ee13b8dad047ab3e47963

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a8399a81f9ce2a102ac13cdb2f1133a28d4ab39c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:43 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: [TGL-MRC] Ver2 Disable Rmt and RmtPerTask in Udp and Setup menu

Complementing "Commit-Id: I86cbc91a5476ac98098ae90e052cd06ab3443217" to disable RMT per rank.

Hsd-es-id: 22010413633
Original commit date: Wed Mar 25 20:06:01 2020 -0700
Change-Id: I5c244ab7db3fb9d03dc3492b2a3aed173c938a7f
Original commit hash: f081079b777bcbd83beb5cb48437160a59b2a320

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: e61ac9a1906cefaf8c19bc4d7bb51020fefaae92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:41 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Correction to FMHC intializations.

For [TGL-H][PO][2LM]: FMSS settings mismatch the BWG

Hsd-es-id: 22010458615

Impacted Platform: TGL, ADL

Original commit date: Wed Mar 11 11:52:26 2020 -0700
Change-Id: I47a1bf9607037e7082f812e6ffc6634595477e50
Original commit hash: 0a5ba0223e2da84270449959a18e5506fd51f131

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: 2affd830ad465bac2e3163efab029eef57a68283 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Mar 27 09:58:35 2020 -0700
Change-Id: I61e80d738abba2c6ec57dc685ac987d2cbbbdf68
Original commit hash: 71d4240b7c37000f57f96f0e4c8bc37bfbe380d5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0fc40570d9dcb29785cebcc5a74ce67e0566a102 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3135_00

Hsd-es-id: no sighting
Original commit date: Fri Mar 27 09:11:17 2020 -0700
Change-Id: I2ac73d0181ca60d2fbd256e35713e6e755d3ea7b
Original commit hash: de7c00a17ab049062eb3f3953b2da57774700ed1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 42022b85a95e83e66a3b106bbc7c4cd21e732fac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:36 2020 -0700 
-------------------------------------------------------------------------------- 
Setting PcdWlanRootPortNumber for TGL-Y platforms.

Setting the PCD PcdWlanRootPortNumber 0x3 for TGL-Y platforms.

Hsd-es-id: 22010446212
Original commit date: Wed Mar 25 14:46:41 2020 +0800
Change-Id: I8b5efa5e51fc119865c28b9500072e10e81137d9
Original commit hash: 2b67519bcd84ab0d9e25464befbdcd20f47418e1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 09a84a16c9995d47368c8a6a9feeff2417039c06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TGPLP B0, TGPH, ADPS, APDLP] PCH BCLK W/A for PRDY isolation bug and CPU A0 BCLK mode bug

To w/a TGL A0 bug, PCH BCLK needs to be enabled.

Hsd-es-id: 1507394940, 22010460046
Original commit date: Fri Mar 27 11:36:17 2020 +0800
Change-Id: Ief74ea5893fb38caf6fc491c37aa6229a1c7b80b
Original commit hash: 165f4465ece15a3aad65e513549275d8a2a78c00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibVer2.c

================================================================================ 
Commit: f15d36f55f3228fb15925d9c7845e944bc5f74f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] ME disable HW jumper (J7D2) does not work properly in early PEI Phase.

Issue: CSME can't reflect the jumper in HECI Fwsts in early phase.
Resolution: Check flash Descriptor Override Pin-Strap Status instead of HECI Fwsts.
Impacted: All TGL projects.

Hsd-es-id: 22010315105
Original commit date: Wed Mar 25 13:15:45 2020 +0800
Change-Id: I5514b1714533e57de549c37f5610a677ae82354b
Original commit hash: 58878c20e93a302ea3e15cd13c853f3276ca3afe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLib.inf

================================================================================ 
Commit: 55d589a35589f1327e85a1bb040832bab1ff912e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/PeiThcInitLib: Missing LTR enabling

- Removed pointless LTR configuration

Hsd-es-id: 14011204365
Original commit date: Thu Mar 26 08:01:29 2020 -0700
Change-Id: Iaf8e2f18b337895acdf6b7693b6d7ade0df40408
Original commit hash: cf367737598e8451700bc01c8215511b464372c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 184c2d60095000159b6402f7f04b221d4b88139a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:31 2020 -0700 
-------------------------------------------------------------------------------- 
SecPchLib: [TGL][RC2321][RCR] Need recommendation for early initialization of second UART for SAM (pre FSPM)

Part 3
- Added additional flow for Pci mode
- Fixed 2ndMmioBase in SiPkg

Hsd-es-id: 2208883791
Original commit date: Thu Mar 26 03:48:48 2020 -0700
Change-Id: Icebaf8c5b59bc8a1dd124223a32b68cefeb2af5b
Original commit hash: cca6f77356df8df514e0e39757c6a827d0ee0fdb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c

================================================================================ 
Commit: 6f7f558d90c42a380e546fde49b16256ac914e4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:29 2020 -0700 
-------------------------------------------------------------------------------- 
Use SystemMemory instead of PCI_IO to avoid device context lost while printing ACPI debug message

The fix only impact XPRT debug message printed, no functional impact

Hsd-es-id: 22010471199
Original commit date: Wed Mar 25 11:11:16 2020 -0700
Change-Id: Ie05135e4853290c2f8d8fc733349b7086d3e10f6
Original commit hash: d269ad9504d436ddfb2d3a579bda82245f35e769

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 7e20eb6a3a3aa629fc2b030cd20cb80c5e24accc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Mar 26 09:59:46 2020 -0700
Change-Id: Ief7f3736d22d48ab82ea59eae2fd27bcc0df0970
Original commit hash: 19b6caf6bb0d04c8a4059d08b6410325e1dc07d8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 19f7252b7671cf2034091bca145d2a90ea197a51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TGP][PCIe] RTD3 flows for incorrectly setting DLSULPPGE

This is a SPT specific workaround which is being removed according to latest BWG in VMD RTD3 flow

Hsd-es-id: 14011071495
Original commit date: Mon Mar 23 18:37:23 2020 -0700
Change-Id: If844119a064b0ada358acfe0f7494a40333b0789
Original commit hash: 364804a2b281f0220b88a24cd9b54499a93fc40e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl

================================================================================ 
Commit: 6d410eed38b84175a5e4e3c59df844b21d466215 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3134_00

Hsd-es-id: no sighting
Original commit date: Thu Mar 26 09:10:21 2020 -0700
Change-Id: I04d40eca203812494019171c56b9fde53f9531b7
Original commit hash: 98d5d8f3ede165f20497f0e1de1b74719111ec99

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e61093ab4599a29022bf9cc5d684b86943afbe06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:24 2020 -0700 
-------------------------------------------------------------------------------- 
Fix WWAN isn't enumearated in device manager
  Enable only first 4 IMGCLKOUT to avoid impact WWAN.

  Root Cause: The 5 IMGCLKOUT enabled by default to configure GPP_H23 to natvice function and WWAN_PWR_EN is the same pin.

Hsd-es-id: 16010925860
Impact Platforms: TGL

Original commit date: Wed Mar 25 14:55:00 2020 +0800
Change-Id: I041b699fff55eb54ced164a8db83cc5638b5dc93
Original commit hash: 97f906e70367dbada046576dc3232f1d45127759

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c

================================================================================ 
Commit: bc8a2d32c155d52a7ddf0bb373be82682deabd97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:22 2020 -0700 
-------------------------------------------------------------------------------- 
mExceptionPciDeviceIdList should be removed from PlatformVTdSampleDxe.c since it is a dead code.

removed dead code

Hsd-es-id: 1507637990
Original commit date: Wed Mar 25 10:45:30 2020 -0700
Change-Id: Ibf6eefa4e64b1d2ae505e7345777e9147a327aa2
Original commit hash: 46064b35f990c2fc093310d8d4710022ad983328

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c

================================================================================ 
Commit: 155869cc496ff66c3766cddb37750148e696ab88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] [TGL-UP3][BIOS][B0][REGRESSION]:After disabling CNVi mode-"Disabled Integrated" CNVi preset still showing "Yes"

Issue: Global reset not triggered when CNVi function enable/disable
Resolution: Move platform reset to platform/wrapper code.
Impacted: All TGL projects.

Hsd-es-id: 16010925426
Original commit date: Wed Mar 25 15:51:50 2020 +0800
Change-Id: Ifc08dcc4d15da73ad8a2e91bbf4c05e2efbc906e
Original commit hash: f4d4a2722c00eac8773c41c9a4567036f7f9fed8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 73efe40fdddb63baa159f6ce56c4f7520e4dfb24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:20 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Mar 25 18:08:40 2020 +0000
Original commit date: Wed Mar 25 18:08:40 2020 +0000
Original commit hash: 5b35423f85bd26a749fe71eb0fb39b08e81cc908

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0ede0f677a09b91c49a3bcfa16387a861d13cc34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:17 2020 -0700 
-------------------------------------------------------------------------------- 
TGL BIOS change request for RAR TIMER CONFIG
 - Set RAR Timer to 10 milli sec for TGL B0 Step and above

Hsd-es-id: 16010831930
Original commit date: Wed Feb 26 17:36:01 2020 +0530
Change-Id: I96eefd1719a41c1196ac8a7ccb06b6a3dcefc933
Original commit hash: cf41abbfe2f5e00d89f92631ca70a37f4fd21ffc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 0ab13150c606b91e06190bff4c01b3c6e2ab34d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS TGLMaster Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Wed Mar 25 10:18:00 2020 -0700
Change-Id: I113abd020afe40ecd01935e12c47c262193f4280
Original commit hash: c1bbb8b259fc95f0f55a6316ef82987dc5e4a57e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 42d4e0cd2deebc89e6c69e7a19261ad9605155c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:14 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: [TGL-MRC] Ver2 Disable Rmt and RmtPerTask in Udp and Setup menu

Set Rmt and RmtPerTask to disable by default. Second part of the patch.

Hsd-es-id: 22010413633
Original commit date: Tue Mar 17 11:06:01 2020 -0700
Change-Id: I86cbc91a5476ac98098ae90e052cd06ab3443217
Original commit hash: 1f4d0ded21148a1f97ba2fbd452ed888188f0a66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 3dee4d836ff5bd79fba65265c949307507b0f14b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Mar 25 10:02:18 2020 -0700
Change-Id: I7998649af3eabdb24bd4cd2d50640b18d0a612b3
Original commit hash: 36bc70ba93434c1fa6295c82a1ad4ad69856e055

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 05ef4d6063819163dd5ae88e39ff86f85b055d01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:10 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: [TGL][TigerLake_Master] Clean unused DxeOverClockSetupOverrideLib in XTU BIOS

Clean up the unused DxeOverClockSetupOverrideLib in XTU BIOS for Tigerlake_Master branch

Hsd-es-id: 1507877011
Original commit date: Tue Mar 24 21:57:52 2020 +0800
Change-Id: Iee57699e7d603a9c61589ab76d90a54880664dc2
Original commit hash: 3306f6f08aa194e3e4fa63e6f3c726116a5c3d0b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockSetupOverrideLib.c
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockSetupOverrideLib.h
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClockSetupOverrideLib.inf
TigerLakePlatSamplePkg/PlatformDxeLib.dsc

================================================================================ 
Commit: b007aaf3799eafbd8d48b1b7acb4d792bd1e2129 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3133_00

Hsd-es-id: no sighting
Original commit date: Wed Mar 25 09:12:00 2020 -0700
Change-Id: I396a25ca44cde9a2876b46b9ab905f3dcdea45c4
Original commit hash: 2b7ab008cbcc02a24f401a1174b2be178760bf7d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ba589175c9090015a3a4ef73b6aec944954ce91e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:07 2020 -0700 
-------------------------------------------------------------------------------- 
MB down config support of DG1: VRAM self-refresh support
Create a separate platform Feature folder for DG1

Hsd-es-id: 1607064202
Original commit date: Sat Mar 21 01:15:39 2020 +0530
Change-Id: Ib83dfedde3676d2d68bdb2b50bf30b33d1165f97
Original commit hash: e01cb7548871e0f67d2af6ea7a0fc63ab38ee451

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcieDg1.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakePlatSamplePkg/Features/DashG/Dg1OpRegion.h
TigerLakePlatSamplePkg/Features/DashG/Dg1OpRegionInit.c
TigerLakePlatSamplePkg/Features/DashG/DxeDg1OpregionInit.inf
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: b9010a4eec1d2909bec53ad9211677bbc99f3b59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Anti-Rollback SVN commit request has changed from ME 13.5

Issue: Anti-Rollback SVN commit request structure changed.
Resolution: Follow new commit request structure.
Impacted: All TGL projects.

Hsd-es-id: 1507876286
Original commit date: Tue Mar 24 22:20:19 2020 +0800
Change-Id: Ib9326f9555e168df1e086a6ced18bc3c6b6f520e
Original commit hash: a5e23be592e9053218001c282bed6127c00eb686

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: 63bde703bdf3747c4f65ab38f6540046dfc8cfe2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Fixed PMR debug message print error

Divided the debug message to two lines, in order to avoid debug message overflow issue

Hsd-es-id: 2209658433
Original commit date: Tue Mar 24 13:12:44 2020 -0700
Change-Id: I8775047f39183ac0545b2c850c7713dc0079bccb
Original commit hash: d94c7c534f40f9d31dc7a3a9a7922551e93c09fb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c

================================================================================ 
Commit: ef1bf71931b84236177f275db186cea1e72610b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Mar 24 10:00:29 2020 -0700
Change-Id: Ib2f4c999d27b2680f357b807eaaca868ac942991
Original commit hash: d8ab64976976280ba623088e853e0f1acb4226ae

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 82153e0ef24037aabc269058b175dd33fe0869e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:53:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3132_00

Hsd-es-id: no sighting
Original commit date: Tue Mar 24 09:09:17 2020 -0700
Change-Id: Ib704f798604f01856151c759b0a7edb2e351954a
Original commit hash: 133208ff32d081a7909032e7f38b3b7f6ef2d0ea

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a9907288f7999ac0991680759ed08cb05b4cda1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:58 2020 -0700 
-------------------------------------------------------------------------------- 
Update Tigerlake B0 microcode

TigerLake B0 Unified (uCode+Punit) Production Patch 0x18

Hsd-es-id: 16010934068

Original commit date: Mon Mar 23 14:37:00 2020 -0700
Change-Id: I184666eb5528465248583bcb58bc25bd1d03aa94
Original commit hash: b65a6537702f966f9c4363d1de7d2c5e3eac6aab

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 04cb1f5ea64dee198d68e4f0f5d87ab67b52a686 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:57 2020 -0700 
-------------------------------------------------------------------------------- 
PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled.
 - By default, 1MB of PRMRR Size is set in Config Block even if C6DRAM is disabled in Setup.

Hsd-es-id: 22010094727
Original commit date: Fri Mar 20 12:02:07 2020 +0530
Change-Id: Ic912c11e0b8f4ba628bdefae9647d5ebdfdbb95e
Original commit hash: 7617c445e315dd9e1d5281c05c391aebbba1d533

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: a35115cdfeaac5f4a7a0282c827510b8b9ea1149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Enable IGD/IPU PMR by EndofPei callback

Hsd-es-id: 2209658433
Original commit date: Mon Mar 23 14:44:55 2020 -0700
Change-Id: I9cc32985bc1539ca0394e09b6f9569f5d2e26a43
Original commit hash: 949d75f13485f8e3cd1bd4d88bc89315705237bf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.inf

================================================================================ 
Commit: ae5c19d214d77c4d8c89a7fc95456f895af9d4a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:54 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Fusa\LibraryPrivate\PeiFusaE2eCtcLib: Added support for TGL E2E Check the Checker

Added support for TGL Core array Mbist execution and MemSS Mbist result extraction

Hsd-es-id: 1409767202, 14010085451

Original commit date: Fri Mar 13 13:18:36 2020 +0800
Change-Id: I5af2ab8d220bd0920f65476ca6fbde057c26a4b5
Original commit hash: ef88d9bf7770576a5f4947031e1b6fc7369d0254

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FusaInfoHob.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaMbistCoreArray.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaMbistMemory.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.h
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeFspBinPkg/Include/FusaInfoHob.h

================================================================================ 
Commit: b9b8e6c52da66016bdb5bffedad4fb3d444519b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:52 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Update facwben default value for PCH H

facwben (cppmfalignctl_1[28]) default value for PCH-H set to disabled

Hsd-es-id: 14011159449
Original commit date: Thu Mar 19 16:52:48 2020 -0700
Change-Id: I27e3529bc86ffb99fa4cb4efc3dd2361a1d11c82
Original commit hash: 6e683a9d03752554b3a0bbd351c65d568a98d5c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: 2d6842a072363d065f472bbd581121361b4ca231 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:51 2020 -0700 
-------------------------------------------------------------------------------- 
Add DP-In support for TGL Product.

1) Enable DP-IN Support.
2) Replace DP-IN Null library with Original.
3) Add and Configure TGL-H Platform Data into DP-In Platform PCD.
4) Configure TGL Platform Data into DP-IN Config Block.
Note:- This Code review part only contain TGL Product related code.

Hsd-es-id: 2209589910
Original commit date: Thu Jan 16 15:50:50 2020 +0530
Change-Id: I7dbd7a20d41a7c8d186f985059a09969b8f23ad1
Original commit hash: edf36d5fcd4b3adad57d055c0a58b3cb333458de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiTcssInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Fru/TglCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/DefaultConfigStructures.dsc
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/Include/PlatformDpInPcdConfig.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPreMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 50ba45bd9be2dd74d04ef4f8e5e426534b9de5c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Mar 23 10:02:41 2020 -0700
Change-Id: I6e0a555b3f9193f273bf4aeb7229b7989de75c47
Original commit hash: bc8b61d54bb48246153ce329864925ac85771432

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 64bbe30dc0dbc519d8a9539d065af877989885f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3131_00

Hsd-es-id: no sighting
Original commit date: Mon Mar 23 09:11:21 2020 -0700
Change-Id: I21737831841aecb70954af1e95a826c1e07eecd9
Original commit hash: 582c70acea54cecb3a1117a4d2b6b0a73b7f8fde

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3684608c96d62effdeb3fdda56059d4b593e55b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:46 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: bug in Hybridstroage mode handling code

Fixed a typo in code.

Hsd-es-id: 14011095070
Original commit date: Fri Mar 20 10:53:29 2020 -0700
Change-Id: Id185cb2867f05c8c431e27ce261b9905e4e88fb4
Original commit hash: 9a73fcb294220430875bf2c34bfa823bdc74303f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c

================================================================================ 
Commit: d3b92e707287aa4b44e1b1044ef40466f0707f35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] implementation of USB-C Retimer Force Power method in BIOS is missing PART3

Cherry pick SHA Id 37a0c8a2006a24f24048f2b59382ff2ec97b66dc from ICL to TGL.
Added get and set PD commands to EC command list.
Added debug message to EC lib for easy trace log.

Hsd-es-id: 1307030778
Original commit date: Mon Mar 23 14:46:29 2020 +0800
Change-Id: I8f6d92ab86983e224b46a20c0e89aa542c11ef47
Original commit hash: 18c03eeb912d9b0f1018366388c437a337566607

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeOpenBoardPkg/Include/Library/EcCommands.h
TigerLakeOpenBoardPkg/Library/BaseEcHwLib/BaseEcHwLib.c
TigerLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c

================================================================================ 
Commit: e371732a157275fa7a2c1c95d18922a62530a556 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Mar 22 10:00:54 2020 -0700
Change-Id: Ic56cc131ae041c8e92c8d300d89e0f2fdbdfc3a3
Original commit hash: 1c9c344007c2fcc92cffbe5229f787a951ba06de

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e4f54bcd6e299ae2ce6cb1c60c9c058d71c6a243 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Mar 22 09:49:31 2020 -0700
Change-Id: I3bad44c46baea1c0860eae289d81fc2ca0ed68d6
Original commit hash: 065a692ec4b83bc56dc60bdeb67472d5ef3057dc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 43386d5a0f8d36a1f000c4dd32361b25c383c293 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3127_00

Hsd-es-id: no sighting
Original commit date: Sun Mar 22 09:14:39 2020 -0700
Change-Id: I99395436e90e62fa3c03e0947ceaaed93e35dbe3
Original commit hash: 47563c5ebcb188afdfa3b3a2ef8b2fd140fa4ab2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 47b72c4d637f39af8f68a4db6d3714cd5c855f60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Mar 21 09:59:01 2020 -0700
Change-Id: I6cf091161ab1b7d3e810fd5ecdaa053fb1f9a0d5
Original commit hash: d6f1335feec68a1f83f9e9b50c04b102035e3710

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0971f44cdad9b3187f1816d58fa6b2b59b41145c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:36 2020 -0700 
-------------------------------------------------------------------------------- 
C1S and TGL: BIOS to expose mailbox for - TGL IO_N DCM/CCM switching as RFI mitigation - opt-in workaround

This patch is for BIOS code to be ready first.

Hsd-es-id: 16010857283
Original commit date: Thu Mar 5 19:12:47 2020 +0800
Change-Id: I773c12d37aa8a08fb3775ebc16b4089cf6bd9d1c
Original commit hash: 3b24fc4b7e5e37ffdcf967968eab7f6b57a126a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 3e2ec9980688d7e2aeb525c0eca02affe9799b0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3126_00

Hsd-es-id: no sighting
Original commit date: Sat Mar 21 09:14:55 2020 -0700
Change-Id: Ia6625835c7f90d2753ce943d7c76bfee57ccbdbc
Original commit hash: 13afd9b09178cb2f9bed8b1481b330002efa98bf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9c6a1f6a946a144d6f02ebda7be314b97a35838d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Correction for GP exception.

Hsd-es-id: 14011136078
Impacted Platform: TGL, ADL
Original commit date: Tue Mar 17 16:15:45 2020 -0700
Change-Id: Ib534569272aa82c433c76d694f34d6533aeef054
Original commit hash: f741586f4796a85b6c7dd7521d2cd55a7c32b73e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/NvdimmCacheInfoLib/Pei/NvdimmCacheInfoLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxCommands.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/DurabilityDsms.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c

================================================================================ 
Commit: 44e0592c44343f9b646e80cbf0188d4db3baa147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:31 2020 -0700 
-------------------------------------------------------------------------------- 
ModPhy Sus PG Flow change

Changed the programming of MODPHY_PM_CFG3 register

Hsd-es-id: 14011156762
Original commit date: Thu Mar 19 13:25:10 2020 -0700
Change-Id: I0042a570e15e422d2a0b04ea0f17f2a8ebdaaf9a
Original commit hash: cc6ebe1fc93354025e2e2b1f59262233cadfd6f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: 754aab8e8d52095384a8cffd5dee0f600194d0be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:30 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake-Master Policy Check Failure Fix

1.Policy check fails because of TcStateLimit variable was introduced in the middle of the SA_SETUP data structure and C1S Config block after Beta.
The fix is to move it to the end of the structure.

2.If IOM replys any value greater than 8, the override the value to TC10

Hsd-es-id: 14011162440
Original commit date: Fri Mar 20 11:46:02 2020 -0700
Change-Id: I421b14641fc4abcb1bb06688f71de59c50715177
Original commit hash: d9d44814b94c170b6c8260d6fd45dfc3028b01ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 08dc3ed621ad08f89e8c9dadc29b555827532269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:28 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.6.4.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Fri Mar 20 13:46:20 2020 -0700
Change-Id: I21e0450d7e8b4f13a6175ee8b60da227c8239e29
Original commit hash: 16dd7cd662c6acc145345485d425eb6a69086f08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 56cfb4e87f92d8cc8956f433302fb4fe2f90ce7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 20 06:52:04 2020 +0000
Original commit date: Fri Mar 20 06:52:04 2020 +0000
Original commit hash: 5531b08256721849b2c7569312fbff8822fbfebf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e050c73485f982e8c41067583011511f298a404d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:25 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y B step - SpineGate needs to be enabled for all gears on lpddr4"

This reverts commit 59d6e01780bddfe8ccda25520bdf299e53020cc5.

Hsd-es-id: 22010333861
Original commit date: Tue Mar 17 08:35:08 2020 -0700
Change-Id: I40fe15b75d8bb9191f104c9805ae69a50edf8453
Original commit hash: 0a6d0544271067899930579fbfdfbfe4ef5e75ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 40d43525bc7501e3758479c4cd01a86ab5fdd6e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:24 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 20 05:29:49 2020 +0000
Original commit date: Fri Mar 20 05:29:49 2020 +0000
Original commit hash: 376c0d64ab6fe6627b14b72fa4f5e2b782bf6f66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b7507db3da7d1f880e12668b5412b0649e00729d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:22 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "C1S/MemoryInit/Tgl: TGL [MRC] FLL recipe change request"

This reverts commit a929128c2a75d5bfefce02118da1a4f5fdb471fe.

Hsd-es-id: 22010410551
Original commit date: Tue Mar 17 10:29:39 2020 -0700
Change-Id: Id52a41c9d8bd24cb2f302cf72594d87617c91b5b
Original commit hash: af094f437f45f9b1d9d4d85ccddc67ba9e5118e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 431816e23d654a9b5a40e02c5ff1e4d655c01656 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:20 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 20 04:35:19 2020 +0000
Original commit date: Fri Mar 20 04:35:19 2020 +0000
Original commit hash: cbbb837b9e35c73c4329c5a3c456d6f77cd59d53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 371b11f9c662d4ea6c2801993e567a76f25e96ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:19 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL MRC] Warm reset/Fast boot enabling for ECC memory"

This reverts commit "I7c7827d1e5b668d5d90def6623f101e2b5323492"

Hsd-es-id: 22010344824
Original commit date: Wed Mar 18 00:50:54 2020 -0700
Change-Id: Ic0f0c27f1ba849218871b14a0b199d6f73fa9b61
Original commit hash: 9913324a67c985319931103c6e8fcdd49ef11bcc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: fe659e6a011568d7a64c33365198a4a597e980aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:17 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 20 03:16:31 2020 +0000
Original commit date: Fri Mar 20 03:16:31 2020 +0000
Original commit hash: 5bc62d6e34dca5924867f64badbe26479a83e26b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9db7e177275428df8b8fe8452070fc951ebf6860 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:16 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][B0][DDR4][PO] Set PmPdwnConfig.PPD = 0 for DDR4 and Dual-Rank

Issue:
    Need to set PmPdwnConfig.PPD = 0 for DDR4 and Dual-Rank configuration

Root cause:
    Currently PmPdwnConfig.PPD is set without restriction of memory type and configuration

Change:
    Adding condition in MrcPowerDownConfig() to set PmPdwnConfig.PPD = 0 for DDR4 and Dual-Rank configuration

Hsd-es-id: 22010442540
Original commit date: Tue Mar 17 11:17:44 2020 -0700
Change-Id: I0f471c9a7d0056a160cc5e3ebc0ad348bb137d80
Original commit hash: 502bc25952add3f32e7fe34742ff4d986f7670c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c

================================================================================ 
Commit: 03b67a918723422fdcd09466e358534221173381 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 20 02:17:08 2020 +0000
Original commit date: Fri Mar 20 02:17:08 2020 +0000
Original commit hash: 858ddca27d3ce69057a93871807e73c4bd678497

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0c9ba0650076c3c7c8eb7b0ae20d0d9489dc136f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:13 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-U][B0][LP4] LP4x ECT Hang with Full BIOS 2527 72 0_6_4_0

Issue: During ECT, a CATERR would occur

Culprit: Modifying data stored in a couple arrays that were over-referencing causing modification to unrelated code which caused
         failure in later usages of the code.

Hsd-es-id: 22010431150
Original commit date: Mon Mar 16 20:08:23 2020 -0700
Change-Id: I07b9babe66dbf6e8a5e4ce83822c61c2aa23b74b
Original commit hash: 174bc6670680bb375af73170770aaab8fe95218c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 93f7da75d1013ef56efa278c74c146c09ccb1744 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:11 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 20 00:42:07 2020 +0000
Original commit date: Fri Mar 20 00:42:07 2020 +0000
Original commit hash: 9d710cbf6c8232a164f60cd41215fc501d88b3e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af2d42187fcb949911592cc6119a2e7d2824dcee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:10 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/MemoryInit/Tgl: Turn Around Trip Training not selecting the correct offset"

This reverts commit 0a58ee53f7c6cf18386eaa5fe65c5a3447924dea.

Hsd-es-id: 22010311715
Original commit date: Wed Mar 18 17:14:37 2020 -0800
Change-Id: Ie0ddb008088cb2c420151c9c685759080870dcb4
Original commit hash: 9cb5b311df97d93b13fb42a0ebda63212e4b9391

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: cc35c914b1e008c0c09a11ebf3316e425ef61ec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:08 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Turn Around Trip Training not selecting the correct offset

Issue:
  TAT Training not selecting the correct offset

Root Cause:
  The code checks for Inc = -1, where in Gear2 TAT has to be even. Step in -2 doesn't fall into the correct case on best offset search.

Change:
  Change Inc == -1 and Inc == 1 to Inc < 0 and Inc > 0

Hsd-es-id: 22010311715
Original commit date: Sat Feb 22 12:07:28 2020 +0800
Change-Id: Ifd22f819b48cdfb7294631190ba8584568453775
Original commit hash: 216d025e8d1758d56be3d5f7158a133ffe0ab51e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: ceee38296de330e4f8e38155b41f912e8dadc376 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:06 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 17 07:00:20 2020 +0000
Original commit date: Tue Mar 17 07:00:20 2020 +0000
Original commit hash: 5c6a58264e3f932457c786c78560b11e4c8c6be7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c2376fc646415b83d4c96b58d1ca62fe2c22e558 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:05 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL Y][LP4][MRC] Default SPD for TGL Y LPDDR4x Type 4 CRB has incorrect memory capacity

Issue: Memory Size of TGL-Y LP4x Type4 CRB is incorrect.

Root Cause: SPD data provided is incorrectly setting the device to 6Gb instead of 8Gb

Fix: 1: update to correct 8Gb SPD data for full BIOS.
     2: update to correct 8Gb SPD data for MiniBios.

Hsd-es-id: 14010570928
Original commit date: Mon Feb 17 13:46:31 2020 +0800
Change-Id: Ie67d2c99661f8ae120efe44648b3384aaa77690c
Original commit hash: 3180649d96c07ca9396b4ca2e9ce354c75d51594

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 51214f16f7afdfd2bd2d6a76046c75da91861c54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:03 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Mar 16 23:51:05 2020 +0000
Original commit date: Mon Mar 16 23:51:05 2020 +0000
Original commit hash: f385f34e96c1c9f28daba72e52557198e26108f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b6159cd9ebc65fe36c9d94ecbc76713afd0e44c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:02 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: SAGV Support for DDR4 2DPC and ECC

Overview:
  To support DDR4 2DPC and ECC on TGL-H, 3 new registers need to be written per controller:
    DDR4_MR6_VREF_DIMM1_VALUES_0_0_0_MCHBAR
    DDR4_ECC_DEVICE_VALUES_0_0_0_MCHBAR
    DDR4_ECC_DEVICE_DIMM1_VALUES_0_0_0_MCHBAR

Change:
  Updated the SAGV configuration function to configure DIMM 1 TxVref value in the MRS FSM for DDR4.

Hsd-es-id: 22010248427
Original commit date: Fri Feb 14 17:19:53 2020 -0800
Change-Id: Ibc667e2c48c626c754d5420eadced7ef196674bd
Original commit hash: 7cf806c4619950b8d42164aa95e9a0b1ff582bbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 95740867ec27b1265c29eee404815e20bd1f5c4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:52:00 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Mar 16 22:50:02 2020 +0000
Original commit date: Mon Mar 16 22:50:02 2020 +0000
Original commit hash: 8f55940a2b7b9e5e2f5f1bed6a4c14888588c23d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2032ea8e2063b4b60c20692f7e998210eb525da2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:59 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL-H MRC effective DRAM impedance calculation is wrong for 2 DPC 1R

Issue:
  For the case of 2 DPC 1R 1R, the DRAMs on TGL H are terminated with RTT_PARK instead of RTT_NOM as is usually the case.
  The calculation for effective DRAM impedance in MRC, which is used to pick the initial TxVref and RxVref locations, assumed RTT_NOM was being used in this case and thus calculated the wrong effective DRAM impedance. This was why our initial Vrefs were so far off for this particular memory config.

Root Cause:
  Values provided from simulation assumed PARK instead of NOM.

Change:
  Move the termination value for 1R/1R to NOM.

Hsd-es-id: 22010246516
Original commit date: Wed Mar 11 14:28:38 2020 -0700
Change-Id: Idcfe1c0eb3da701654b0b54dd93e7749f4621028
Original commit hash: c3a648b5c04b384f32374622cf5a65a5ceb9ed48

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c

================================================================================ 
Commit: dd19da84faa5779bbc6ecb88fc2c76a5a4157bdd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:58 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Mar 12 04:07:10 2020 +0000
Original commit date: Thu Mar 12 04:07:10 2020 +0000
Original commit hash: e2376dc6b2ef72c6b7182c62029ddc3c81617f59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 112ef336fbefc6913440bd086cfb5a833f4cf0c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:56 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL MRC] Warm reset/Fast boot enabling for ECC memory

Issue:
    Warm reset and fastboot were failing during normal memory test fail
Root Cause:
    Few registers for data bytes 8 and 9 were not saved and then restored
Changes:
    Add missing registers to save restore flow

Hsd-es-id: 22010344824
Original commit date: Thu Mar 5 16:54:51 2020 -0800
Change-Id: I7c7827d1e5b668d5d90def6623f101e2b5323492
Original commit hash: 1f5cd2e969b16cee739b47ac735f2ab7fb189711

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: dd71414e4005d3d1cc27695ebdadd235c86a9347 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:55 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Mar 12 02:42:14 2020 +0000
Original commit date: Thu Mar 12 02:42:14 2020 +0000
Original commit hash: 11dc981a0aa02a239b25a0cf9d67b71e36a608b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6b175252db0dbb65d5a10e62b4669e61ff42e37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:54 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: TGL [MRC] FLL recipe change request

New settings for FLL on B0 and P0
cpu.mem.ddrphy.fll_reg_top.fll_mem_sb.fll_cmd_cfg_reg.fllvr_bypass = 0x0
cpu.mem.ddrphy.fll_reg_top.fll_mem_sb.fll_static_cfg_0_reg.ldo_vrefsel = 0x7 for LP4 = 0x4 for DDR4
cpu.mem.ddrphy.fll_reg_top.fll_mem_sb.fll_static_cfg_1_reg.delay_fllenable =0x5

Hsd-es-id: 22010410551
Original commit date: Fri Mar 6 13:32:35 2020 -0800
Change-Id: I101fbc6e146474d606983d5e4d83c5a5dee0961b
Original commit hash: 45c98d49a0eba3aa52086041d42fcb52aebb0c2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: dcbba049423b0f411ecce4310a17577452724ad7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:52 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Mar 12 01:00:05 2020 +0000
Original commit date: Thu Mar 12 01:00:05 2020 +0000
Original commit hash: 3710c0d3b1597209414f7b7283725f84dd300d7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9614dc3a9cee986e33f7a3b07ab62e8fd3545743 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:51 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-B0][PO]: LP4x - Intermittent ECT failures at high freq

Issue: 1. Not all channels have overlapping CMD/CTL Pi settings that work and fails out not detecting 3 passing ranges
       2. False pass scenario possible

Fix: 1. Change the 2D sweep to track individual channel's passing range and modified subsequent ECT training to
     do linear sweep
     2a. Added additional checks of # of ones expected for total pattern
     2b. Modified LP4 patterns to not have trailing pattern that has all bits set high.

Hsd-es-id: 22010334839
Original commit date: Tue Feb 25 15:45:08 2020 -0800
Change-Id: Ie8253d22febc821ac97c0f3449bb5ff399e41f76
Original commit hash: 02f12a685c1601849cc52cca917a28988b6f3bb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: fd2fd7003073ffce7a09299de83f19efc1c274f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:49 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Mar 12 00:31:58 2020 +0000
Original commit date: Thu Mar 12 00:31:58 2020 +0000
Original commit hash: f9ba79b4cb92b931917933ecad509d084a784400

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 37ef302b825317b9e9d71c2e147c33fca457ac76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:48 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] CPGC ErrorStatus for Channel 0 has aggregated info of other channels

Update RunIOTest to mask out Error Status of other channels when reading Error Status.

Hsd-es-id: 22010398108
Original commit date: Mon Mar 9 14:18:40 2020 -0700
Change-Id: Ibe707b2ef18867ba911b8cb5cbc91a7269de3774
Original commit hash: db8dad13381c44e5f48304bbba78e1fe57333ece

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: dbb6c800ff612db0ee4b7d927881298ceb7f5f5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:46 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Mar 11 22:28:22 2020 +0000
Original commit date: Wed Mar 11 22:28:22 2020 +0000
Original commit hash: a371a12baf0dd8eba9caf9485846960eb63148a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 804b4efe35a7190b5983bac9bda0851fc6a08a07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:45 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][U/Y/H] MRC needs to set PPD for all SAGV point (DDR4/LP4)

Issue:
  MrcPowerDownConfig function is called inside MrcNormalMode which is only run at last SAGV point.

Fix:
  Moved the function call into MrcMcActivate which is called on every SAGV point.

Hsd-es-id: 14011077824
Original commit date: Fri Mar 6 17:04:17 2020 -0800
Change-Id: I5fc937be04ac9eef4e380df557444cae31a064f6
Original commit hash: d89d5ca124909a9e4083d982b6a25e2f96befba1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 3d17c19d32360dc3b133a73c52623362464c88d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Mar 11 22:03:44 2020 +0000
Original commit date: Wed Mar 11 22:03:44 2020 +0000
Original commit hash: 79eec1f56cf88c4a999edb561bc36fca60dcdc15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d23143ed04c88110b93840bb97b004318a14edc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:42 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Add feature to display RMT margins for even and odd UI errors along with composite UI errors.

CPGC feature details
CPGC stores status for Even UI errors for all lanes in RasterRepoContentEcc0 register.
It stores status for Odd UI errors for all lanes in RasterRepoContentEcc1 register.
The error is calculated by ORing all errors across even UIs for all lanes. Same for odd UIs.
The register is 64 bits wide and therefore has 1 status bit per lane.

MRC Implementation details
This is phase 1 of this checkin
Added a new global input EvenOddUIErr which will be set to
0 for composite UI errors
1 for Odd UI errors
2 for even UI errors
RMT even and odd UI feature will run when RMT per task is enabled. Currently RankMarginTool
function is called three times while changing EvenOddUIErr values.

In phase 2 of this checkin
Three calls to RMT function will be removed as we can read ErrCntr and both raster repo registers during a single run and single setup of CPGC. We will get three different ErrStatuses and margin needs to be calculated and displayed accordingly.

Testing
Tested on Lp4 A0 at 4267
With DCC disabled and before Power Training, EVEN UI shows much larger margin then ODD UI even at 2133.
EV ran an experiment suggested by Mahmoud in which we manually varied DqTargetR0 value -7,0,7 and ran RMT.
-7 duty cycle is 48 percent for EVEN UI and 52 percent ODD UI
0  duty cycle is 50 percent
7 duty cycle is 52 percent for EVEN UI and 52 percent ODD UI
I see a variation of about a few ticks of margin between even and odd UI mostly for TxDqsDelay, RxDqDelay

Incorporated Sams comments from the HSD
Tested the final code changes on Lp4 A0

Hsd-es-id: 22010131006
Original commit date: Fri Feb 14 09:25:48 2020 -0800
Change-Id: Ic6a642c729733d65e4f7c1abc482e7db492f26e2
Original commit hash: 25a6f8b8eb859672205e42e51a909ef6c98ddb65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 7f9b85e66e94a33f3847cb753e9f924e673e564a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:41 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Mar 11 21:39:51 2020 +0000
Original commit date: Wed Mar 11 21:39:51 2020 +0000
Original commit hash: 5d3cd4c18156d788c9b4bab5f31feda8aeea43be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1999e1dda754a6c621b1e976dce002f9b7a25ff3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:39 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] MRC fails RxVref training for LPDDR4x at 1600 Gear 1 due to insufficient Rd-Rd DR turnarounds.

Issue:
    LPDDR4x fails 1D RxVref training due to insufficient rank-rank Rd-Rd turnarounds at 1600 Gear1. By adding 1 CLK to the Rd-Rd DR turnaround, the failures went away.

Root cause:
    Ported ICL https://git-amr-7.devtools.intel.com/gerrit/#/c/66205/ does not fix the issue.

Change:
    The wrrd_dr and rdwr_dr turnarounds also need to be increased for G1.

Hsd-es-id: 2209627455
Original commit date: Mon Mar 9 18:28:03 2020 -0700
Change-Id: I53f31f3a10076fb317166fb93214f552def72bec
Original commit hash: 618e4008563fb05c2e7bff7c44bd8a3c79871566

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 5ff477effa7ebbe0ca41bb41e00d06a3ca765a08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:38 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Mar 11 20:14:17 2020 +0000
Original commit date: Wed Mar 11 20:14:17 2020 +0000
Original commit hash: c57369e05f1452e1aa9a23d8a9596254ba3bc563

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 628abf61a2a8fd58386dd1e57ff61fe2e21a3170 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:37 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][B0][DDR4][PO] Dual Rank Failing Memory Test at G1

Issue:
    Dual Rank Failing Memory Test at G1

Root cause:
    Temp W/A to unblock PowerOn Lab

Change:
    Increasing tRDRD_dr/dd by 6 for TGL-U B0 DDR4 Gear 1 only

Hsd-es-id: 22010397833
Original commit date: Mon Mar 9 16:34:31 2020 -0700
Change-Id: I43170617291ac0c71ca13b2e65986e5dabf420a5
Original commit hash: e10c17d01970fc06b0504fd5381913ed38605c1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 366fa4687c91bd85f23d0333ac55c87b8641435f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Mar 11 18:31:28 2020 +0000
Original commit date: Wed Mar 11 18:31:28 2020 +0000
Original commit hash: d6ca6fd92c3a5317b1bf544aae3b0b1067cc0772

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66db292c42345a2882600b2c2b64b42150583439 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:34 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-B0]: DDR4 - Vsshi panicen should be set to 1 in MRC

Issue:
  VssHi PanicEn field is not set after OffsetCorrection training

Bug:
  Removal of Step 1 of VssHi step that reads the register before adjust it in Step 2 was removed.

Fix:
  Update the code to use the FreezeVccDllVsxHi function to freeze and unfreeze the feedback loop for VssHi

Hsd-es-id: 22010361062
Original commit date: Tue Mar 3 16:01:42 2020 -0800
Change-Id: I16973cff8ee2c081398e9b40101a418d9db1bc94
Original commit hash: 33fb58ad5a1620eda92636da6ca847f3eb06875f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: a9ac9dcc31929ea7dbdb6bf7b97b8e694768a9d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:33 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: N/A
Original commit date: Fri Mar 6 14:20:47 2020 -0800
Change-Id: Ie5922f38307fd4b3574861aa4ef4d2cd004aabae
Original commit hash: cbd5c93a1fa85220beba412d4d91d8fc26f34f11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4ce1bfe47efc9195d9ea0bbcf40ae68df6bb243f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:32 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update DIMM Vref settings and move enable of periodic comp

Move periodic comp enable to be before MrcDone lock
Adjust the DIMM vref settings

Hsd-es-id: 22010359824
Original commit date: Tue Mar 3 11:47:03 2020 -0800
Change-Id: I89ded045947ce4803c30f8ca0b43accd532e45d2
Original commit hash: e264cd2d1c5460cc24b09e141506eadd76d74b18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 47c7d47e7025a6f2d85c224e58fc676e5ae2aeed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:30 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: N/A
Original commit date: Fri Mar 6 14:00:55 2020 -0800
Change-Id: I7c270acec7f3f53b94c4b07683fcfdafe017bc54
Original commit hash: 64e672985d1ba3fa944dac044a727502530cc3cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c44cb9e5c6fe4892eb2acea79aaa27e8fb4ed2ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:29 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y B step - SpineGate needs to be enabled for all gears on lpddr4

Issue:
    Right now it is only enabled on Gear2 freqs

Root cause:
    There is an "if" condition in MrcMcactivate function preventing to Enable SpineGate for Gear1

Change:
    Update the condition in MrcMcactivate function to Enable SpineGate for all gears

Hsd-es-id: 22010333861
Original commit date: Wed Feb 26 12:17:58 2020 -0800
Change-Id: I5ab111edcc7f98378fe88d8ebaa4a645d2b75310
Original commit hash: 09e6c7501d5f44422fea646250e139d9b65f342b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0d0477709208521400a2d7ae772aaba98a7681be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:27 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: N/A
Original commit date: Fri Mar 6 13:51:47 2020 -0800
Change-Id: I985df584afe9f5fb28f137b4f045abae2227bf14
Original commit hash: a544865a1316f7891da2add23cf7ec14c3cbaf42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb2f3fe3060cde9187c63260a17cf6b5db04f793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:26 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: CPGC setup fixes, MRC runtime improvements

1. Found that a previous code commit to fix CPGC base repeats on 2R memory made an assumption that did not hold true throughout all of MRC.
This resulted in LCT failures, as well as incorrect block/base repeats in some training steps, inflating MRC runtime.
The root problem causing the original bug was that CPGC setup functions overwrote the block/base repeat registers but not the number of ranks register.
Pulled out the failing fix, and instead made the CPGC setup functions simpy overwrite the number of ranks register to 1 same as it does for block/base repeats.

2. Enabling CADB stress in power training caused MRC runtime to inflate quite a bit due to the number of additional registers that have to be written.
In order to make MRC runtime stay within PRQ goals, we had to stop power training from setting up CADB CPGC traffic if the previous CPGC test already set it up
in exactly the same way. We also decreased the CPGC loopcount by 2 for CCC training steps, as CADB stress results in much more stressful patterns that do not need as high a loop count.

Change: CPGC setup fixes

Hsd-es-id: 22010005867
Original commit date: Tue Feb 18 18:27:32 2020 -0800
Change-Id: Id86756370ad60fed24d6c87e581a54810b483097
Original commit hash: 7b013318094d643c0dce50d7618d32affbed3b27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: e7f37e76708b01288b77114496e55017e850e5f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:24 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 0.6.3.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Fri Mar 6 13:40:00 2020 -0800
Change-Id: I6790f3cd357c4fec682c9f485e1cc7cee96cb1c2
Original commit hash: 751ad73c62a2e2d39779babc318497b76d697b52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 45597ff083f5f2b15ac95edba2537c4de09d1162 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1035

Hsd-es-id: 16010905538

Original commit date: Wed Mar 18 00:00:21 2020 +0530
Change-Id: Ia849f3d5dd5bd3c20d156529ba59f6d579f4d12f
Original commit hash: 6e21299dd52a5eff4a7f8468d5b456296e12ec07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin

================================================================================ 
Commit: c1cc2d095efaf9724f94a11d73bd99649129d253 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:15 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL REV2] Revert Missing the Pcd declaration on any inf file can't be caught during build time

 - This change is causing regression for JSL

 - Cnvi Present is showing still Yes even when Cnvi Mode is set to Disable Integrated and restarting the system

Hsd-es-id: 16010890044
Original commit date: Wed Mar 18 19:38:27 2020 +0530
Change-Id: I16ea9c2e1dd53773d28c5d5cbee7ca4278f6862f
Original commit hash: 9c2446dea78fb392171821ecd5286d8f5e5ce4f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf

================================================================================ 
Commit: b300154d7a1ab1c6d1a138ee0668ac1c70bc7941 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][RKL][ADL]FastBootHandlerDxe: Implement Home button to enter setup menu if Fastboot enabled

At the end of DXE BIOS checks the status of Home button and, if pressed, boot to setup menu is requested.

Hsd-es-id: 16010663465
Original commit date: Mon Feb 3 19:36:03 2020 +0800
Change-Id: If8d1cd59cee68537beb3ea28877ebec5bb1e422a
Original commit hash: 33aa3aa3cef250158daaa6a11124ec16484dc8ab

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
TigerLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.inf

================================================================================ 
Commit: b89d7c902a41a5caa5f7f7b4e9f4955a9c36fe11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:51:03 2020 -0700 
-------------------------------------------------------------------------------- 
Richtek VR bug - settled time violation in RKL-S VccSA VR.

Hsd-es-id: 16010876533
Original commit date: Tue Mar 17 00:58:12 2020 +0530
Change-Id: Idcecf0a58326431a0a32097c14d646ce70093750
Original commit hash: 19b91a21328341eb54bcc0a8c2f5b49d42b3182e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 141905fad935399d4ef98e5a26587206e77374d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-PCH] New TGL Platform VR POR file WW1220

Hsd-es-id: 16010904507
Original commit date: Tue Mar 17 16:24:00 2020 +0530
Change-Id: Ia2ae84881a1d6c55830196ea6bd165eced23c70a
Original commit hash: 95505871028a30e88d85f789861617a44a737a18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: e79c9a47df882232fc4578757771ac60663b171e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:52 2020 -0700 
-------------------------------------------------------------------------------- 
AlderLake: Fix bugs reported by CLNAGPDB

Clang compiler has more strict check rules about source code.
Therefore, some defects need to be fixed to enable CLANGPDB toolchain.
Here are bugs reported by clang.
1. Some return type and parameter type of function CheckPoint is
conflicting in the declaration and implementation.
2. Some variable are duplicated definition
3. Use _MSC_VER instead of _WIN32 to determine it is use MSVC or not.
4. Add GNU style assembly code.

Hsd-es-id: 1507630164
Original commit date: Mon Mar 16 21:03:20 2020 +0800
Change-Id: I991b764a030cd43603a50ead46068fa340e22705
Original commit hash: 4b550488f7d654099335b3e26a9a387a006b0f27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbmIoTrap.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/NvdimmLabel/Dxe/NvdimmLabelDxe.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c

================================================================================ 
Commit: c74009bd3962d886050bf8bfc09e0ae5b39a56b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:48 2020 -0700 
-------------------------------------------------------------------------------- 
Add ADL P CPU ID

Hsd-es-id: 2202661578
Original commit date: Fri Mar 13 13:58:36 2020 +0530
Change-Id: I64a4a3e9ddd37eea9dc2e7a8b11bcad57059fdd3
Original commit hash: 13afd1818f0071f14571f301b51d9ec6061d8560

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: 16e29b4fbe11340c07a479f6a872cec87ac6847e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:47 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S][MEE] - MCHECK failed when enabling C6DRAM feature

Reserved bit definition changed for mailbox command - MAILBOX_BIOS_CMD_WRITE_C6DRAM_CONFIG.
For TGL it is bit 1, and other it is zero.

Hsd-es-id: 1307339230
Original commit date: Mon Mar 16 14:22:10 2020 +0530
Change-Id: I5de5bef8f5bc55311126a8b65a0cbc7d7b9aaef3
Original commit hash: 5f6fb11913ebd6f17dfcc696c573d3d681212771

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: e9ee2975ddabb701b4c0d74513c958c5dfc94ab0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:44 2020 -0700 
-------------------------------------------------------------------------------- 
Program Multi-VC for Gen5 controller

-Gen5 controller supports 1 VC so we just need to program VC1CTL.ID to 0x1

Hsd-es-id: 16010759042

Original commit date: Thu Mar 19 10:38:04 2020 +0530
Change-Id: I6b6967ce84e2fb54dbd0c14ce2c2044fc0c3f169
Original commit hash: 75ae5149de89421162b97cb3eccf802321d985df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 197597caa97dc49279ce0710f5796d2d67e0057b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:41 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/Protocol/FixedPciResource.h: Remove it

Do not support FIXED_PCI_RESOURCE_PROTOCOL now.
Remove the define of gFixedPciResourceProtocolGuid.

Impact Platforms: ADL, RKL, JSL, TGl

Hsd-es-id: 1507852499
Original commit date: Thu Mar 19 12:55:51 2020 +0800
Change-Id: Iaac16ecce9ea80bb9c359327df54b17ef345f7f1
Original commit hash: cb07549e6c754ddbde3d3bf6b1d4abe0af825daa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Protocol/FixedPciResource.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 6f4d953081fecb661339c44d736f9f915ab3bdde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Fix for CSME Measured Boot EV_NONHOST_INFO events are not getting generated

Fix for By enabling CSME Measured Boot from BIOS page EV_NONHOST_INFO
events are not getting generated in TBSLOG generator.

Hsd-es-id: 16010885972
Original commit date: Mon Mar 16 09:00:26 2020 +0530
Change-Id: Ib7ecc5efa7cb27c6f34a7d6bc1619370657d2afa
Original commit hash: 3975b3e537c3438040ca774e1037970bbaae19e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/BupMsgs.h
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c

================================================================================ 
Commit: 00ad9677d0aef02bd63a469fb28c24da1cba66fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:50:11 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake H Microcode Update 0x18

Hsd-es-id: NA
Original commit date: Wed Mar 18 18:41:08 2020 -0700
Change-Id: I95ccf42fe0a3d5012fcacbd34b796f56c6363f24
Original commit hash: 1fedaee6923549f472468f7f5b2eb0b3b108ea45

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf

================================================================================ 
Commit: d5e36eaa95bd2e7864e47f41a4566abebc5bd9ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:21:19 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] MESMBIOS: Moved setting OemCapabilities2 outside RESTRICTED section

Hsd-es-id: 1307419112
Original commit date: Thu Mar 19 11:35:38 2020 +0100
Change-Id: Iff61d6d4473ff5eef67156800cf551e8e41a6c17
Original commit hash: a72b4bd71d24a9730a2ae9f386023d290989af7e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: d09aaaf1fc14ded6a1925fa5d3eec853587c7c4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:21:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][IMAGING] Fix the CVF support variable in platform NVS area protocol.

Fix the CVF support variable in platform NVS area protocol.

Hsd-es-id: 16010839278

Original commit date: Wed Mar 18 14:44:58 2020 +0530
Change-Id: I92c3e0b7d3481416277c2d115649054f2bc8c7f8
Original commit hash: e609adb4471744ac9ae960dfbdc822687b58f652

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 283867df71a8e20a345e0e624cd6b782aafd2de8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:49 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Add CpuTraceHubMode and PchTraceHubMode Upds to partial header.

Hsd-es-id: 14011101757

Original commit date: Thu Mar 12 14:13:51 2020 +0530
Change-Id: I085dd46bf68c7efa846079fab261a4e1290425d4
Original commit hash: bf720a8ca25df1664d0d0d54a722d21906caec91

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: 797b90d591a294114e802417e5c041eaf8c8ab6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Merge fix from CML for "Page Table appears to be Write enable"

Merge fix from CML for "Page Table appears to be Write enable as per
PPAM Test logs"

Hsd-es-id: 16010882286
Original commit date: Thu Mar 12 13:27:24 2020 +0530
Change-Id: I8a56880f96a272b3ce17bdcac5807ceaacbddbff
Original commit hash: 74676356201bd1f83758fa57dcaf46130c3dbdaf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: f64410d3396e876690e949aab060bfb28655f9fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:37 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL] - TopBlock caching support for fault tolerant BIOS update requirements.

Fault tolerant BIOS update uses TopSwap feature to initiate recovery if IBB segments
in TopBlock region is corrupted.
The TopSwap region which is immediately below the TopBlock region is shadowed partition
of TopBlock region and no code is fetched in PreMem from this region during boot.
Making this region as cacheable in NEM mode with current CAR initialization algorithm
limits the availability of LLC for rest of the IBB code segments on SKUs with limited LLC.
As no code is fetched from this region during PreMem it is possible to free up some LLC
for the rest of the IBB segments by excluding this region from caching.

To use available LLC effectively to cache all the IBB segments, cacheable region can be divided into two segments.
 i) 1st region, which covers TopBlock region (4G-TopBlock size to 4 GB).
 ii) 2nd region, which covers rest of the IBB segments below the TopSwap region in memory map.

Below algorithm is reviewed and approved by the TRC to support multiple cacheable segments and same needs to be implemented.
A new PCD/UPD TopMemoryCacheSize used to pass the TopSwap region size to CAR Init algorithm.

For EDK:
if (PcdNemCodeCacheBase + LLC size > 4G) {
  Set cache to cover 4G LLC size (up to 16M) to 4G, ignore PcdTopMemoryCacheSize setting
} else if (PcdTopMemoryCacheSize > 0 ) {
  Set cache to cover 4G PcdTopMemoryCacheSize to 4G
  Set cache to cover PcdNemCodeCacheBase with size as LLC size - PcdTopMemoryCacheSize
} else
  Set cache to cover PcdNemCodeCacheBase with size as LLC size
}

For FSP:
CodeCacheSize = MIN (CodeRegionSize, LLC size)
if (CodeRegionBase == 0) {
  Set cache to cover 4G CodeCacheSize to 4G
} else if (CodeRegionBase + CodeCacheSize > 4G) {
  Set cache to cover CodeRegionBase to 4G;
} else if (TopMemoryCacheSize > 0) {
  Set cache to cover 4G TopMemoryCacheSize to 4G
  Set cache to cover CodeRegionBase with size as MIN (CodeRegionSize, remaining LLC size)
} else
  Set cache to cover CodeRegionBase with size as CodeCacheSize;
}

Hsd-es-id: 16010863241
Original commit date: Mon Mar 16 12:05:42 2020 +0800
Change-Id: Ic7d89ca368bb0fe096b4c266365145b7346e7df5
Original commit hash: 34057bf283103b78ca9585a0e6e14662ffd7a81a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
TigerLakeFspPkg/Upd/FsptUpd.dsc
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: 384650a9b3e375cea762fd3c9108cbac4d477368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][GPIO] Discrepancies between GPIO tables in BIOS and ACPI code

GPIO tables on BIOS and ACPI sides are now coherent

Hsd-es-id: 16010862626
Original commit date: Wed Mar 18 11:18:18 2020 +0100
Change-Id: Ib2c000d9ad0289ae5b0a05cbc055389cd523fae5
Original commit hash: 7a389e75091b39261b623a7d425448f3e8500624

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer2.asl

================================================================================ 
Commit: 23895ba76d83eb0b3f47e7ba3d56b7694a1f3fa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] implementation of USB-C Retimer Force Power method in BIOS is missing PART2

Follow coding guid.

Hsd-es-id: 1307030778
Original commit date: Fri Mar 13 11:12:40 2020 +0800
Change-Id: I158291b493768d898d6e37146b0c35a251ee38d5
Original commit hash: 877a235b5a2e04212c4fadbedba40dfed341b0ff

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakePlatSamplePkg/CapsuleUpdateConfig/RetimerPayloadConfig.ini
TigerLakePlatSamplePkg/CapsuleUpdateConfig/TcI2cRetimerPayloadConfig.ini

================================================================================ 
Commit: 37b53e432df79a2803b9f97bf23ad3a1dc2d000a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:18 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/Fdf: Fix Embedded Build

Hsd-es-id: 1409914707
Original commit date: Fri Mar 13 15:29:33 2020 -0700
Change-Id: I2c42ecb3e02c601279db803f34e3fb91716ba989
Original commit hash: e2a4b2900e92ba952aa8963aab981a17b79ea989

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 40c450704ebfa52e945bf4f2faec2c2998443ab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:20:08 2020 -0700 
-------------------------------------------------------------------------------- 
Enable U-LP4-SAGV as per B0 PO confirmation

After MRC 6.x, LP4 SAGV can be enabled only on Bx.
For Ax + LP4, it remains disabled

Hsd-es-id: 22010302351
Original commit date: Mon Mar 16 16:53:40 2020 -0700
Change-Id: I829b889d6c45927b81306a53d09a3301790d51b0
Original commit hash: 6f57fd66329e1426ebef9b94f553f8589941ad5f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: 1ff734509c7e6eae2b1539cb8289b7fe45907b60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Mar 20 10:00:50 2020 -0700
Change-Id: Ie729a66b16f601525dbcff75d7c6a68e41b9d8ab
Original commit hash: 2f21d3d8e713fcdd9251bac92962759f88cae04f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c9a5d4b4c119eb3160cf902dc6e98907677fb497 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:58 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake-Master Embedded  Edk build fix

Embedded EDK builds fail due to FV size issue.

Hsd-es-id: 22010449150
Original commit date: Fri Mar 20 00:54:54 2020 -0700
Change-Id: Iae495f29ae9f4fefe919f7ad5a0cb25531e2431a
Original commit hash: 76a89b43f6381b24d03c5c5ef7a4c6514060283b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf

================================================================================ 
Commit: a8d17e6570200926a1486bfd6c2fa3b20b7a19ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3125_00

Hsd-es-id: no sighting
Original commit date: Fri Mar 20 09:12:09 2020 -0700
Change-Id: If5cbc3decfdf8e1bdfe5ba78c890d3d9f435efd1
Original commit hash: 7a6879fa0124a12c6a35b80b5eaeb5d35d20e83c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c6432b2ba454118abd0f93b621df1eb0878cd49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:55 2020 -0700 
-------------------------------------------------------------------------------- 
support postcodes and status codes trace to NPK in release BIOS - take#2
Merge from C1S: f4e9cd3f2c476838feb57510428f27bc2a9d0c6c

Issue: 1. During the boot, the post code keeps showing 0x4444 for a long time, and it blocks other meaningful post code.
       2. For ME specific post code, it should start with 0x0Exx.
Resolution: Fix the non-necessary post code implement.
Impacted: All C1S projects.

Hsd-es-id: 22010182252
Original commit date: Thu Mar 19 13:44:08 2020 +0800
Change-Id: I11b5a1ff983b073968b3504f838316f85be6b254
Original commit hash: 0d9d5e36db9d05fa7d9addf434d19ebf1b20fb5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: aec1cef1630e635d193d817744aa03377e479e0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:53 2020 -0700 
-------------------------------------------------------------------------------- 
Modify BIOS ID to 3124.01

Hsd-es-id: N/A
Original commit date: Thu Mar 19 12:13:58 2020 -0700
Change-Id: Ifd8223e139c1b4ae5f8332f4c58e217912126891
Original commit hash: 7523ae15e66e623840ec2e443caf37e3c6149951

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3045527561eb61a2b4422cb81241b45e5cc53c56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add _DSD to inform Windows that D3 should be supported on storage devices

Windows has defined a new _DSD object that informs OS
drivers if D3 should be supported on given storage controller.
We define this _DSD on integrated SATA controller in PCH
and all PCIe endpoints that are directly connected to
PCH or CPU root ports.

Hsd-es-id: 14011146255
Original commit date: Fri Mar 13 17:14:38 2020 -0700
Change-Id: Iad8c7390c46bb113ffcd38084ec9deaf4ae45a80
Original commit hash: df28f17d830732c5a9f10efa22149b3e6e6e9bc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl

================================================================================ 
Commit: bcb339a69b647cf8952137cdc97fa86dda9b7907 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:50 2020 -0700 
-------------------------------------------------------------------------------- 
TBT: remove 20s WA delay in retimer update lib

Hsd-es-id: 22010247148
Original commit date: Tue Mar 10 13:32:34 2020 +0800
Change-Id: I3352be55b205bdc428e71337f0b0d0863406c03d
Original commit hash: 686c259c75b38c4123f6ab9a361f80cecf58c31b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/TcI2cRetimerNvmUpdateLib/TcI2cmDrvHr.c

================================================================================ 
Commit: e4d185792f9f20de51b86576cd100d25f218212f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:48 2020 -0700 
-------------------------------------------------------------------------------- 
Merge from Edk2Master SHA ID: 7b60deaf3a4de6bc9a234af51c5bd5be1b6c5e83
Security :: Minimal Allowed & Executing Anti-Rollback SVN are Enumerating as Not Applicable under Antirollback SVN configuration - take#2

Issue: BIOS should only display MFT_KEY_USAGE_INDEX_CSE_RBE_MANIFEST.
Resolution: Add manifest key number check.
Impacted: All TGL projects.

Hsd-es-id: 16010787970
Original commit date: Thu Mar 19 07:55:26 2020 +0800
Change-Id: I1cae0e1dd91ea05fcfd5193d67f782118fb8d625
Original commit hash: 10d1caa92e06aad922058c8c750547fe74873d9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
TigerLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 6f0f662a60c024b1ebe2e572b81a7e8549826b7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:46 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: ME Firmware Version is missing in Firmware Version Info (FVI)
Merge from C1S: d918d6921834bfaf05227b6097fccf5325daebb1

Resolution: Remove all non-necessary FVI definition and use the definition in C1S.
Impacted: All C1S projects.

Hsd-es-id: 2010272380
Original commit date: Thu Mar 19 13:30:06 2020 +0800
Change-Id: I9f2f067f2b2c376157f370fde6b8ece39552265a
Original commit hash: f5d15c163468d1ac0b553b251c2411dbe594c2b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/LibraryPrivate/PeiSiFviInitLib/PeiSiFvi.c
TigerLakePlatSamplePkg/Setup/PchSetup.c
TigerLakePlatSamplePkg/Setup/PchSetup.h

================================================================================ 
Commit: 98f2880576bcad8420f42c2c0f935eba3b81c2ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:44 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BT does not enumerate under USB

USB survivability bit programmed to 0x4008

Hsd-es-id: 14010857869
Original commit date: Wed Feb 26 08:06:00 2020 -0800
Change-Id: I367585eb347963b1172c8eb42b2787f221e9d912
Original commit hash: 22aee39ce70cd901fde8154f8926a376c17b1fb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 9926ee977a3bc0f04803e93da1977bec45fe60d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Mar 19 09:58:40 2020 -0700
Change-Id: Iaa6e381a26636179b318aaf7b79d9abef0c17e55
Original commit hash: 6f12261b564ad96a98f1804d3f63005f16f03ef3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3439ff68b8afcd22d91c5ffa72eb3ca55cbca6a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3124_00

Hsd-es-id: no sighting
Original commit date: Thu Mar 19 09:17:29 2020 -0700
Change-Id: I647683f3ebba962094b5fb0f1f7cac8d0651a0b1
Original commit hash: b1bc35b2c95ae948605d1f30e5f193b083e103d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 46a957e8b6be7211c5705ce581b0d4f92c15716a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Bios Interface to Limit TCSS TC-State

There were multiple issues on TGL-A0 which required limiting TCSS TC-State. In these scenarios we always requested a IOM FW patch to limit TC-States. Since we are seeing multiple issues with TC-States request is for Architecture team is to define a Bios interface to control max TC-State limit. This will make triage of issues faster by not depending on IOM FW patch and also if there is a WA needed which requires limiting TC-State it can be easily changed in Bios.

Hsd-es-id: 22010342671
Original commit date: Thu Mar 12 12:04:09 2020 -0700
Change-Id: Ie208056f702ec0d177983277a4c460faa1672c41
Original commit hash: 6f305b10e7c569460dd45086e5721b125715eba5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IomRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/Include/TcssDataHob.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 07bc8c99546f8c181e827d32ebfb21d9764a299a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Mar 18 09:58:35 2020 -0700
Change-Id: I5b5e209f6626348bfce82f1e3ea7ccc6787a089a
Original commit hash: efee8ec077f560900ba14ca1bed09b7a584add75

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 63363ce765e185594a57d90a54823e1b9d297cef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3123_00

Hsd-es-id: no sighting
Original commit date: Wed Mar 18 09:12:50 2020 -0700
Change-Id: I79bca4622c157eacd94547a5d146040efe4b3424
Original commit hash: 44f5607182549f1d951376cda0318c72ce276f30

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 76751a95fd05c328da02c5529809794ca56c5694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:17 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg - Step 3

1. Consume BaseConfigBlockLib, ConfigBlock.h and ConfigBlockLib.h from Edk2Platforms\Silicon\Intel\IntelSiliconPkg.
2. Remove BaseConfigBlockLib, ConfigBlock.h and ConfigBlockLib.h in ClientSiliconPkg.

Hsd-es-id: 1507577375
Original commit date: Tue Mar 17 16:35:11 2020 +0800
Change-Id: I3c875b0c6c3a21427c5d94a7379b4f12999cad03
Original commit hash: 6c70ed0f3efa447a8446a5ff4874a019abeeb50b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/ClientSiliconPkg.dsc
ClientSiliconPkg/Include/ConfigBlock.h
ClientSiliconPkg/Include/Library/ConfigBlockLib.h
ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.c
ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkg.dsc
TigerLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 8c37129ee2e0fb146766ae18a3fbdc5f2ef2bb93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL H][PO] Disable MrcSafeConfig, SafeMode  in MRC 6.0.0 temporarily for TGL H

With MRC 6.0.0 BIOS needs to turn on MrcSafeConfig, SafeMode by default in the setup menu as per request form MRC FV team.
This change is temporary and will only aid debug while PO teams can continue using MRC 6.0.0

Hsd-es-id: 14011053993
Original commit date: Wed Mar 4 14:03:00 2020 -0800
Change-Id: I7884058073651c6bcbf804eab0413330819edc16
Original commit hash: 50bfb5f10446009787cd6dbe472440e1272cbeff

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: a91e7622c2f8fc94f297c60ad1205c6b154d566d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:04 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled." due to regression with USB/PEG PCIe discovery

This reverts below commit
    PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled.
     - By default, 1MB of PRMRR Size is set in Config Block even if C6DRAM is disabled in Setup.
    Change-Id: I6c7d0dd425430a18772ad759187064795445cb62
    Hsd-es-id: 22010094727

Hsd-es-id: 22010094727
Original commit date: Wed Feb 19 16:10:57 2020 -0800
Change-Id: Id6e8984c8b94dfc3d7f481000bc2fac2d4494bd1
Original commit hash: f4f4d9d3d2d1c995e15efbb7e928061bc71754e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 2da4262c09b5587169081d710d25ac3f0a0e0acd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:19:02 2020 -0700 
-------------------------------------------------------------------------------- 
Disabling Vtd as temporary WA for HSD 22010360536

Hsd-es-id: NA
Impact Platforms: TGL

Original commit date: Wed Mar 18 01:43:27 2020 +0530
Change-Id: Ib381640e49a5e142252df558b9eaa3ebdd6729f3
Original commit hash: e22acd338b4edba6c01331c7ec14838ae6d53d8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 20c46ae00423b3c67f487fb5b14f7fbea9d7a384 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:59 2020 -0700 
-------------------------------------------------------------------------------- 
FishhawkFallsRp: Create new GpioPrivate version to decouple CPU from PCH for FHF SPR/ADP. TCSS code for NB is included in the library which causes conflict on SPR-ADP integration because of CPU library collusion.

Hsd-es-id: 22010315810
Original commit date: Thu Mar 12 21:23:43 2020 -0700
Change-Id: Ib10b336d7f42689dbb9a0e2b7fdcefcbbe7a7716
Original commit hash: 8d3f3cb02fe845cb8ddcd82f6dde7c0c3dfb6379

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer5.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer5.inf

================================================================================ 
Commit: 74057d336505aa3cf2729b37cd922005433e8d77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:57 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS Support for IA VR Irms/TDC Current Limit.

Hsd-es-id: 1507697859
Original commit date: Mon Mar 16 20:14:47 2020 +0530
Change-Id: I6d8f9bdd3abc2c41906a1025c7f6a1657e6f21a4
Original commit hash: 77d0524019819cc99c12c7002a50aaf673dba52e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPolicyLib.h
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: f8f3e67975433d4437f733751009d5db0a842a4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:27 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 17 18:42:11 2020 +0000
Original commit date: Tue Mar 17 18:42:11 2020 +0000
Original commit hash: 5a501996de6f123743953f6606ef2c2f1a221565

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de261576bbd44b30c3e7916deeebfe6b8bfd6adf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:24 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm:      BZM changes
ClientOneSiliconPkg/IpBlock/MemoryInit: BZM changes

1. Report complete available memory as tested when BZM feature is enabled.
2. Setting BZM range registers to non-zero value to avoid ranges getting dirty on read/write to address 0.
3. Added correction for BZM enable write MSR when MSR lock bit is set.

Hsd-es-id: 14011134013
Hsd-es-id: 22010314654

Impacted Platforms: TGL, ADL

Original commit date: Fri Mar 13 11:47:46 2020 -0700
Change-Id: I388e1311d30b160082f9e9e3da39b520eed0f68e
Original commit hash: 974261ea6cda71a4c38a8ecd1620e80861dc09e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/TwoLm/LibraryPrivate/PeiTwoLmInitFruLib/PeiTwoLmInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/Library/PeiDxeSmmTwoLmLib/PeiDxeSmmTwoLmLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c

================================================================================ 
Commit: dcb5d3a30576684f4de71e5eb63d401d6c46958b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Mar 17 10:01:20 2020 -0700
Change-Id: I93afa604a08807c722c13df016d76a838afa11a3
Original commit hash: ed7a3218f4ad9b9c2beb5c976920fd04ae9f536a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4ac764baeee6bb5be9b4c7c5934121232b7ac42f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:17 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Remove Tcg2Config override dependencies for PTT

In preparation of the Tcg2Config override removal needed to get rid of any
dependencies to the additional TPM type definitions, which were originally added
to include PTT support. Since PTT is now handled in BIOS as a regular TPM2.0,
this additional TPM instance and type definitions can be deprecaded. For
handling PTT specific flows we can rely on different methods not requiring the
override.

Additionally, the setup menu code and interface has been cleaned up. The BIOS
menu no longer shows a TPM selection prompt. This was misleading, as BIOS
doesn't control which TPM is present and detected on the platform. Instead, the
TCG configuration menu will now display the detected TPM device, if any.

To control the PTT state when supported, the TCG configuration menu provides a
checkbox that allows the PTT state to be toggled between enabled and disabled.
When the EndOfPost event has been signaled by CSME, the PTT state is locked and
can no longer be disabled. The checkbox will reflect this by being grayed out.

Hsd-es-id: 14011072691
Original commit date: Fri Feb 14 14:37:43 2020 -0800
Change-Id: Ib2a9533910043ca725438aa7db84cd37db9c25c0
Original commit hash: 423dc70fbc19a982d1ec8c5c4971a88b8f8a2cc8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Tcg/TcgSetupDxe/TcgSetupDxe.c
TigerLakePlatSamplePkg/Include/Tcg2ConfigNvData.h
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
TigerLakePlatSamplePkg/Setup/InitStringList.h
TigerLakePlatSamplePkg/Setup/SecuritySetup.c
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/SetupId.h
TigerLakePlatSamplePkg/Setup/Tcg2Setup.c
TigerLakePlatSamplePkg/Setup/Tcg2Setup.uni
TigerLakePlatSamplePkg/Setup/TcgSetup.hfr
TigerLakePlatSamplePkg/Setup/TcgSetup.uni

================================================================================ 
Commit: 2b3a644c5c059c0eb0755bb5b40d821bf7d1c19b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:18:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3122_00

Hsd-es-id: no sighting
Original commit date: Tue Mar 17 09:10:44 2020 -0700
Change-Id: Ic35eb239ce1c098819c17ea5e520978e0d71389e
Original commit hash: 7b95597c95cad31b7c87ab11a22d65aac30ace76

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b883f7f8bb1acf0fcbcaef1300b791e69436186c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:53 2020 -0700 
-------------------------------------------------------------------------------- 
External build scripts should not fail for non-existence of internal template file

For Intel Repo, Move SiPkg.dec.template and gen_dec.py to InternalOnly/Tools and modify related build script

Hsd-es-id: 14010192849
Original commit date: Wed Feb 12 14:28:32 2020 +0800
Change-Id: I2130aa39d4b0833f4a410176ee76aff7e6e28621
Original commit hash: 20f1fc76be351290cbae7eef4af0f1aad4e363e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/prebuild.bat
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh
TigerLakeOpenBoardPkg/TigerLakeSimics/bld.bat

================================================================================ 
Commit: ffc62cad3f4379957fe5c9c13e3efe9acd67e2c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:50 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: PchInfoLib updates

Updated PchInfoLib for EBG based on latest available documentation.
Separated PCIe clock reference clock number for PCIe ClkReq number for
programs where ClkReq numbers is different than actual clocks count.

Hsd-es-id: 1809943006
Original commit date: Fri Feb 14 11:28:27 2020 +0100
Change-Id: I20710aeac7d01140c0e05f80dc5460297e47d438
Original commit hash: 75fb4be8ce1664e11c0069aee5b10fec249725bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: 7740b02ee0515c3cba4a3d7137bb87cb1272941d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:46 2020 -0700 
-------------------------------------------------------------------------------- 
ServerRasPkg/IehRasLib: [Jacobsville] Rlink reported correctable error after enabling System Errors

  South Rlink/North Rlink takes the same error mask policy with PCIE devices

Hsd-es-id: 1707105949

Original commit date: Thu Nov 14 16:51:04 2019 +0800
Change-Id: I0d5f4eac5d11095a21d5b3cadd76f55916e669b1
Original commit hash: bb2f5bc35f14de90772851ebef1c2392e6319257

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/DxeSmmPchRasLib/PchRasLib.c

================================================================================ 
Commit: bc7ad48b3af9147abcc568520ae253ee55b70de9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:39 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 17 06:11:41 2020 +0000
Original commit date: Tue Mar 17 06:11:41 2020 +0000
Original commit hash: 69c4b215e169be3b9f004f668c4463a9708d05f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5a2a4f58e8360a8ed321af91c0a70d6fdbf1f50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:37 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S]: Part 4 Cleanup unused registers and duplicates from CpuRegs.h

This is Part 4 to Cleanup unused registers and duplicates from CpuRegs.h.
Converting MSR_LT_LOCK_MEMORY to structure format

Hsd-es-id: 16010765929

Original commit date: Fri Mar 13 15:46:05 2020 +0800
Change-Id: Iee74e1a5157f4ae8aa89478eab568431f85b37a0
Original commit hash: 5fc1c655ddd4cc3c7d23e8ae6a9a1afdc1f3a464

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 2340e0e30ff81d32a5faa11eff37f8d7d6a1ccb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:35 2020 -0700 
-------------------------------------------------------------------------------- 
Create PlatSamplePkg.dsc for TGL

1. Move Common Lib from BoardPkg.dsc to PlatformCommonLib.dsc
2. Move Dxe Lib from BoardPkg.dsc to PlatformDxeLib.dsc
3. Move Pei Lib from BoardPkg.dsc to PlatformPeiLib.dsc

Hsd-es-id: 1608836854
Original commit date: Thu Feb 27 17:17:52 2020 +0800
Change-Id: I44a8294c49a63cbb30d908696d9bae79cba4acce
Original commit hash: 0b4b7fdf58debfadd9b332a20a3b42ac13e5c73c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceSmm.inf
TigerLakePlatSamplePkg/PlatformCommonLib.dsc
TigerLakePlatSamplePkg/PlatformDxeLib.dsc
TigerLakePlatSamplePkg/PlatformPeiLib.dsc
TigerLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: c83b47619967fd590a207160c36b13c234477ac4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:31 2020 -0700 
-------------------------------------------------------------------------------- 
Fix for Vtinfo test was failing with Vtinfo tool v1.1.31.efi

Hsd-es-id: 16010743232
Original commit date: Mon Mar 16 16:49:41 2020 +0530
Change-Id: I4ac0bc6bedd2bd9ce910230b5f100071c9b47df7
Original commit hash: e2a56494d98f9b58929401b3f05662760d61698b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c

================================================================================ 
Commit: 86a5c9cb469dd4e98c0743f69489a3d1d541cf34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:29 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS to program the highest value advertised between PCIe root port and device for CMRT

Read the Port Common Mode Restore Time (bits 15:8) of the PCIe root port and device L1 PM Sub-States Capability Register.
Program the highest value advertised between PCIe root port and device to L1 PM Sub-States Control 1 Register bits 15:8 on the PCIe root port

Hsd-es-id: 16010885940
Impacted Platforms: TGL,ADL,RKL,SWX

Original commit date: Fri Mar 13 12:12:27 2020 +0530
Change-Id: Ief197033f6f8297f664002251d62dddc45bdda18
Original commit hash: 7ab848f1541221a76e1e1a72e14d026249b5e838

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 34f8b11640e4d2500dcfc0e85138e3dc126c379c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:25 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL][XCOM] Remove Gen3/Gen4 folders in ClientOneSiliconPkg/IpBlock/CpuPcieRp

Move all PCIe Gen4 C header files to
IpBlock/CpuPcieRp/IncludePrivate/Library/. And Move all PCIe Gen4
libraries to IpBlock/CpuPcieRp/LibraryPrivate/.

Since legacy PCIe Gen3 library PeiSaDmiInitLibNull, PeiSaPcieInitLibNull
and PeiSaPciePolicyLibNull are still being used in SiInit and SaInit.
These three folders are moved to
IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/ and their related C header files
are moved to IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/.

Detailed files/directories changes are as follows. The directories are
relative to Intel/ClientOneSiliconPkg.

File:
  PeiSaPciePolicyLib.h
  SaDmiInitLib.h
  SaPcieInitLib.h
From:
  IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/
To:
  IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/

Directory:
  PeiSaDmiInitLibNull
  PeiSaPcieInitLibNull
  PeiSaPciePolicyLibNull
From:
  IpBlock/CpuPcieRp/LibraryPrivate/Gen3/
To:
  IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/

File:
  *
From:
  IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/
To:
  IpBlock/CpuPcieRp/IncludePrivate/Library/

Directory:
  *
From:
  IpBlock/CpuPcieRp/LibraryPrivate/Gen4/
To:
  IpBlock/CpuPcieRp/LibraryPrivate/

Hsd-es-id: 16010823360
Impacted Platforms: ADL,TGL,RKL,JSL,SBX
Original commit date: Thu Mar 5 10:39:58 2020 +0800
Change-Id: I9026ed43a3de49b345f1e81a17c456666ce88c70
Original commit hash: 5f9ff776391ec3950d60b8bf9913c5b4ff3e9ad8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/DxeLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/PeiSaPciePolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/SaDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/LegacyGen3/Library/SaPcieInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/CpuPcieExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/DxeCpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/ItbtPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPciePolicyLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPciePreMemRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieVgaInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaDmiInitLibNull/PeiSaDmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPcieInitLibNull/PeiSaPcieInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/LegacyGen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLibNull/PeiCpuPciePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: b73c2c7e041d39ab52bff201fc4031840039de64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:18 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL] - Initializing UnIntitialized variable.

Initializing array and structure elements before using them, to avoid undesired
behaviour.

Hsd-es-id: 16010838162
Original commit date: Thu Mar 5 09:46:38 2020 +0530
Change-Id: If27f4853be1e773f9fa2e1d140f322b9349053ac
Original commit hash: c62b1db7f738963e0d01ee3173b7a1052aef2d2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcCardCommunication.c
ClientOneSiliconPkg/IpBlock/Scs/EmmcSoftwareTuning/EmmcSoftwareTuning.inf

================================================================================ 
Commit: 538a98ab3dfdc5574a910784796c931ac13dedc1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:17:06 2020 -0700 
-------------------------------------------------------------------------------- 
Revert TigerLakeBoardPkg/Acpi: Split PCI Host Bus from System Agent

TigerLakeOpenBoardPkg/Acpi: Update references to System Agent registers

ClientOneSiliconPkg/IpBlock: Update references to System Agent registers

TigerLakePlatSamplePkg/Tools: Update Intel ASL compiler to 20200110

DPTF(Power&Generic)Power Participants are detecting in OS Device Manager after enabling in BIOS - after reverting this change

Hsd-es-id: 16010894911
Original commit date: Mon Mar 16 14:53:05 2020 +0530
Change-Id: Idd114f34d783d1ca74c0f441c9c56bb29965d99f
Original commit hash: c7bd9ccb60f25b95599e1f6a42807aa484182abb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpRn.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciDrc.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PciTree.asl
TigerLakeOpenBoardPkg/Acpi/BoardAcpiDxe/MinDsdt.asl
TigerLakePlatSamplePkg/Tools/Iasl/iasl.exe

================================================================================ 
Commit: 9f290125353bb7e722970c382936ff84a44b80df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:55 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake B0 Microcode Update 0x14

Hsd-es-id: 22010419464
Original commit date: Mon Mar 16 09:05:25 2020 -0700
Change-Id: Iea630a399428d889ead55ae1951c2cd55a49ffd0
Original commit hash: 8b0859fabb6e1ac3851125d076a474487f903b31

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 29b17f344dc846320105d6eb632cd39f4c060ef3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:53 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake A0 Microcode Update

TigerLake A0 Unified (uCode+Punit) Production Patch 0x66.

Hsd-es-id: 16010900665

Original commit date: Mon Mar 16 12:03:20 2020 -0700
Change-Id: Id360f684b10aa9103a460308f3a5206019f92091
Original commit hash: 6cc623a90b1fe8f40f181509917bb9912155cb40

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: c29f94c6fe3196d0c6bb6c4a2d537bba7525fb65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:49 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver: TxDma - missing clearing of THC_WRDMA_CMPL_STATUS after DMA has completed.

Added cleanup after DMA initalization
Added Write to Dma Complete Status after each Write DMA

Hsd-es-id: 14011078231
Original commit date: Mon Mar 9 17:31:02 2020 -0700
Change-Id: I79aa044dcec32dd8387fe5225b587943cd8d0a63
Original commit hash: 0a9c2d3ae1066572b671c0cf5528446277bdc8e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: c27b9cb427a86d25a3f2d7e73556191c4db0c349 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:46 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL-P]Fix register offsets for PTMCAP and LPHYCP4
Hsd-es-id: 16010875522
Impacted Platforms: ADL

Original commit date: Wed Mar 11 11:47:53 2020 +0530
Change-Id: I1ed6763b17623e85cd33f7bb65966a622c4400b5
Original commit hash: ecfa3a8c2f167e20cf6f8a5bd03180deed51fa7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 792ec73cfb5e0d387e51a8542c02aa1dc5d54049 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:43 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Vmd: Correction for FSP_API failure due to addition of
Support for UEFI Variable to Allow OS to instruct BIOS which devices to put under VMD

Hsd-es-id: 16010899321

Impact Platforms: TGL, ADL

Original commit date: Mon Mar 16 10:02:41 2020 -0700
Change-Id: I1b798ea52ef43deb310d95e30ec2a9f401c0d3df
Original commit hash: bb06970f0149afcfc78992186d7e7240a7a23f52

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: cef0b6dfc29229872c75562a2322eb861b27d48f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:41 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS change for GPIO for TGL-H (incoporating Si PO learning)

F11 changes added for Touch panel.

Impacted Platform:TGL

Hsd-es-id:14011014543
Original commit date: Wed Feb 19 16:21:20 2020 -0800
Change-Id: Ia9c5fbf79c4627ffde9e3a6fed4dceb14386931a
Original commit hash: 3d1ac75a21662c20af8cb4f178294c0fa81e6e2e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h

================================================================================ 
Commit: 0eaee15f27fb12215a99ffa62e8e43c08a48657f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:40 2020 -0700 
-------------------------------------------------------------------------------- 
LPSS I2C3 Data Pin is required to be programmed as Native2 for Camera Driver to Access MIPI Camera Through I2C3.

Hsd-es-id: 14010815736
Original commit date: Mon Jan 27 09:06:09 2020 +0530
Change-Id: Iebe04d8c84cbd23d1741638a92cb19252497c3fa
Original commit hash: dd95086ab01cfd8213725a7b62f69d00b59cf6bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 78daa43c5a9790561f4307fa363a7df49b7459f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][PO] Booting to OS fan is off causing heat issues causing to cores to hang with System hang in OS with 3 strike timeout

Enabled DPTF by default

Hsd-es-id: 22010342496
Original commit date: Tue Mar 3 15:41:09 2020 -0800
Change-Id: I57369fbbf80ab7bd82d9c4a8e5274e605a516dcd
Original commit hash: 588d65413f89a54fce3f7b20da321fb1280d4560

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 82deff510817dc5aad2b1067c07232a7aa7f2c1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:36 2020 -0700 
-------------------------------------------------------------------------------- 
Restore VccIn PSI2 programming to 20

This has dependency on EC programming update for IMVP9 programming prior.

Hsd-es-id: 22010323207
Original commit date: Sat Mar 14 11:36:22 2020 -0700
Change-Id: I0ab0652ff406dd09228d5b87f25d2c39a1d39181
Original commit hash: efb5f1296ff382f4a3b71eee57f6313954f63ea2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 7e97173e903ec8cbc46dfb51df1b424187d9240f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Mar 16 10:01:17 2020 -0700
Change-Id: I86fc6515c5704930c0231c2e0df78f81d4a68337
Original commit hash: 54250b3181ba8fad1dfb1bb6aee3321d200ddd4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4080fd6daa9c9e8ae0a36b317534838f87225713 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3121_00

Hsd-es-id: no sighting
Original commit date: Mon Mar 16 09:11:57 2020 -0700
Change-Id: Ib54d3668a296c78452cd25e38de73b42f0773797
Original commit hash: f18bd5f32bb75a5466fc1bb187f39e32dea210ed

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a44ba641b4ff40fea7d9c6638365d556434bcaa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:25 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake B0 Microcode Update

TigerLake B0 Unified (uCode+Punit) Production Patch 0x10

Hsd-es-id: 22010371081

Original commit date: Fri Mar 13 14:17:49 2020 -0700
Change-Id: Ic11709c84c84e79e812ee56bf00634cf4903fded
Original commit hash: c5dd2263ee1c05be4e0c2267dfb3227851388490

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: dab7514726f9e8b25d79dc47b3bd5d5c9c048021 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Program CPU PCIe controller registers with values from latest BWG
Hsd-es-id: 16010853810
Impacted Platforms: ADL, TGL, RKL

Original commit date: Fri Mar 6 13:30:18 2020 +0530
Change-Id: I3e26650a7cad5b100126f7dbbdc8e368a0b9bd28
Original commit hash: 9ebff57409650ef1a51274adca31d3c06c2baa1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 9434766482d0c3f6247385e453ed1a6e23b7474d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:10 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: CSME Resiliency implementation based on capsule update

High level implementation details:
In Capsule update path:
  1. If the updated capsule is ME/Monolithic capsule,
     save a copy of the capsule in ESP with name MeRecovN.Cap
In normal boot path:
  1. In each boot, check for ME health status from ME FWSTS registers.
  2. If ME corruption is reported in FWSTS register:
       2.1 Set update progress variable with UpdatingMeResiliency and
           issue an global reset.
       2.2 In the next boot, BIOS initiates ME recovery by starting ME
           capsule update from the recovery capsule image in ESP.
  3. If ME corruption is not reported:
       3.1 Check for MeRecovN.Cap and MeRecov.Cap and replace MeRecov.Cap
           with MeRecovN.Cap as MeRecovN.Cap is the capsule image copied
           to ESP after latest ME/Monolithic capsule update.
       3.2 If MeRecovN.cap is not present in ESP, this boot is not the
           first boot after capsule update. Nothing to do here, continue boot

Hsd-es-id: 1507742722
Original commit date: Sun Feb 9 14:55:48 2020 +0800
Change-Id: I0c1fd3d7d0d5bbf325076ca8fdfcd2d6b3867039
Original commit hash: b7a2dc254d4c8ce9c019490ec0db223ea831bd58

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/prep.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: bf54c21a59e3363c91354e3db3b38c775ee8af56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:06 2020 -0700 
-------------------------------------------------------------------------------- 
Implement setup options for HW EQ - need to implement all the options that were implemented for Gen4
TGL: Request for BIOS setup options

Below are the changes has been done:
-> Add new setup options:
    1) Gen3HwEqOverride
    2) Gen4HwEqOverride
    3) Gen5HwEqOverride
-> Fix TxOverride for Laguna
-> Clean up code for ADL, as ADL has 3 root ports

Hsd-es-id: 16010708657, 1409506382

Impacted Platforms: TGL,ADL,RKL,SWX

Original commit date: Fri Dec 20 20:40:19 2019 +0530
Change-Id: Iab9b2db5bd64d93f44b86178ef4d8ff6a168d0ea
Original commit hash: 18dcf6e544ea6225279fd41dbc0e185af50f8665

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
TigerLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: acc70e8058213337f95176b99c7224e8674b1bd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:16:02 2020 -0700 
-------------------------------------------------------------------------------- 
Need to add internal flag for SwSandboxRestricted in SiPkg.dec.template.

Add internal flag for SwSandboxRestricted.

Hsd-es-id: 1507856948
Original commit date: Fri Mar 13 18:01:28 2020 +0800
Change-Id: Icdead19ea89b0ce5ab1c1081d2cb24bd4e50334a
Original commit hash: 5164d42115d273f397900eae30cb095b2d90bcb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 39d43fe62e2c0b8ff84433e0a3b6065023cfb4ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:56 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S]: Part 2 Cleanup unused registers and duplicates from CpuRegs.h

This is Part 2 to Cleanup unused registers and duplicates from CpuRegs.h
Mainly for converting BIOS MSR definitions from macros to structure format and remove the macro definition.

Hsd-es-id: 16010765929
Original commit date: Tue Feb 25 20:59:30 2020 +0800
Change-Id: I5f650bcd16d9ba52ddc235ff9f53b7296a4c894e
Original commit hash: 6fdff095a275d9c5e2863252e7e9001bf2d59a3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: 7e7988d29c97a69d35a3bc9232d9095a8b95ac73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:52 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S]: Part 3 Cleanup unused registers and duplicates from CpuRegs.h

This is Part 3 to Cleanup unused registers and duplicates from CpuRegs.h.
Converting MSR_IA32_X2APIC_LVT_THERMAL to structure format

Hsd-es-id: 16010765929
Original commit date: Wed Feb 26 17:27:35 2020 +0800
Change-Id: I08249ffae3a2bf1b9fd220a71571d409e8e7300a
Original commit hash: 0fd8ea317ff5186042a11cfee314c2f85d40a0e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.h

================================================================================ 
Commit: f0554cb7c492c6ea4d0cc6df773b68f78a070464 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:46 2020 -0700 
-------------------------------------------------------------------------------- 
Add a setup option - Aggressive clock gating

Hsd-es-id: 16010841566

Impacted Platforms: ADL

Original commit date: Thu Mar 5 16:22:21 2020 +0530
Change-Id: Ic8aaa0728a43936cd4c6e1ed590e01ba8f0fbf5b
Original commit hash: 33d3f65a04e06bdbd688d0893bfa4abd591cfb54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: c266a1fb8bb8f83c52739ac85948669f043c046d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:43 2020 -0700 
-------------------------------------------------------------------------------- 
Update default values for SA PCIe setup options in ClientOneSiliconPkg.

Added/Changed default values in C1SPkg for SA PCIe setup options below.
Removed SA setup option "Allow L0s with Gen3".

--------------------------------------------------------------------+
SA PCIe Setup Option          | OldValueInC1spkg | NewValueInC1spkg |
--------------------------------------------------------------------+
"Set SRL"                     | Undefined        | 1                |
"Multi-VC"                    | Undefined        | 0                |
" URR"                        | Undefined        | 0                |
" FER"                        | Undefined        | 0                |
" NFER"                       | Undefined        | 0                |
" CER"                        | Undefined        | 0                |
" SEFE"                       | Undefined        | 0                |
" SENFE"                      | Undefined        | 0                |
" SECE"                       | Undefined        | 0                |
" Hot Plug"                   | Undefined        | 0                |
" Advanced Error Reporting"   | Undefined        | 1                |
" Transmitter Half Swing"     | Undefined        | 0                |
"Detect Timeout"              | Undefined        | 0                |
" Force LTR Override"         | Undefined        | 0                |
"LTR Lock"                    | Undefined        | 0                |
"PCIe function swap"          | 0                | 1                |
"Allow L0s with Gen3"         | 0                | Removed          |
"ASPM"                        | 4                | 2                |
"PME SCI"                     | 1                | 0                |
"UPTP(PCIe Gen4 HWEQ Config)" | 7                | 8                |
"DPTP(PCIe Gen4 HWEQ Config)" | 7                | 9                |
--------------------------------------------------------------------+

Hsd-es-id: 1507761444
Impacted Platforms: TGL,RKL,ADL,JSL,SBX
Original commit date: Wed Feb 19 11:53:46 2020 +0800
Change-Id: I6ad2ea2f7a90c50e158a30fbb472c895a31d6e4d
Original commit hash: ad2fa2f8a064da4a086bc09c1ed581a7b93818ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 9f29322c8704e2f63d3be90906f6a8b2a036fc01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:40 2020 -0700 
-------------------------------------------------------------------------------- 
TrustedDeviceSetupRestricted:[TGL] Allow TDS Extension to set display resolution

 - Add a function to the TDS Extension Protocol to allow it to set the
   display resolution.
 - Change TDS Extension Protocol Revision to 3
 - Added fix to build issue seen in TGL, added PcdVirtualKeyboardEnable to 2 infs.

Hsd-es-id: 16010724804
Original commit date: Mon Feb 10 15:00:46 2020 +0530
Change-Id: Ie6228f20c36019d5f8c9d01587d4f1b29cc796f0
Original commit hash: 1b5d049ab10eacf7d3c9edcbd5f169e452a14fb3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/OemTrustedDeviceSetup.c
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.inf
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetupExtensionProtocol.h
TigerLakePlatSamplePkg/Include/TrustedDeviceSetup.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h

================================================================================ 
Commit: 65ffeee587ea674965492c556934402190917185 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:38 2020 -0700 
-------------------------------------------------------------------------------- 
TrustedDeviceSetup: [TGL] Skip registering ME hot key during TDS boot

Skip registering ME hotkey during TDS boot
Hsd-es-id: 16010733374
Original commit date: Mon Feb 3 17:04:46 2020 +0530
Change-Id: I7ac1c41a360559a1eab528a237b859218ee89b4d
Original commit hash: d1a349a62b0b225bdb7891694f3fa032a6aef36a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: bb17582a4840da3979363a080be9f86c64b0b645 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:35 2020 -0700 
-------------------------------------------------------------------------------- 
TGL_U CRB BIOS[TGL_U A6 BETA][GRAPHICS]:Observing Blank display in Bios when primary display is selected as PCI

Remove PrimaryDisplay setup option which is for only PCH PCIe.

Hsd-es-id: 16010738377
Original commit date: Fri Mar 6 18:51:40 2020 +0530
Change-Id: I9e526a54f3e8708a3ae5a97a959e6aa9766ec1ea
Original commit hash: f7599098f16a70451b0acddf17c9d7ea26871e85

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: fe0b02daaf2ee124512b05f9eda9bea3101e2490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:33 2020 -0700 
-------------------------------------------------------------------------------- 
DMI BIOS register settings mismatch BWG

Hsd-es-id: 22010179675
Impact Platforms: ADL,RKL,SBX,TGL
Original commit date: Mon Feb 17 13:50:06 2020 +0530
Change-Id: I1f76c29773f3b7ffdcad99d04fdc300936ed09f3
Original commit hash: d4a79517533a3405f0fad5afacf1eb63486446e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 32a1603dbfa7c3de8c4e64ef87313594473579e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:32 2020 -0700 
-------------------------------------------------------------------------------- 
Program Power down mapping for SIP17  controller

Hsd-es-id: 16010789122

Impacted Platforms: ADL

Original commit date: Tue Feb 25 23:19:23 2020 +0530
Change-Id: Ifdca5f423435c7dbf98ba193d4d3e11060b07bec
Original commit hash: 9b5d8bcadb1ab655adeb8a1fcbb40bab397a923e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: 4fbcb17e71a18571c9eed0d4bfe8f14e9f8e6897 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:30 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Mar 16 03:21:55 2020 +0000
Original commit date: Mon Mar 16 03:21:55 2020 +0000
Original commit hash: 391b8af1a3f784ace3730c6217b1e9f8aeccff5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a77bff0af5150395e2cf0b8095a608c3114a26df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:27 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock: [TGL-MRC] Disable Rmt and RmtPerTask

Set Rmt and RmtPerTask to disable by default

Hsd-es-id: 22010413633
Original commit date: Fri Mar 13 14:26:12 2020 -0700
Change-Id: Icabcfca858917be6e5e818dad10ebe05288f2aef
Original commit hash: c7629e573231379f94a2382bb8176f584776a4e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 4107dbe64a1fd8f045a3a5cd67fddd18950f2f92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 15 09:55:10 2020 -0700
Change-Id: Iaaaea6ece43e2c7f3f01471d94903c28161ff022
Original commit hash: 67531f387ed3565f1b996d93f26edf9dd11c3f65

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 385ba01c15c2897d2f207ba1b21f442373b701d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3117_00

Hsd-es-id: no sighting
Original commit date: Sun Mar 15 09:08:27 2020 -0700
Change-Id: I621244dce98dbaa32290b65c959287b9dd5b8ce8
Original commit hash: 7dac40204d480271b5fafe23709ae44cd40232d5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 06e0a9fad563c84af88cc8a851d6406e7f85b7d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:15:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Mar 14 09:58:09 2020 -0700
Change-Id: I8a778f612f172e016da0b8119ade925f5166b5e5
Original commit hash: c600964026ecab7a81a64d5a26bbe7008ebf9e76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1f1d42506ecefe0eb8c5c1eabe04d014d4f45372 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3116_00

Hsd-es-id: no sighting
Original commit date: Sat Mar 14 09:09:06 2020 -0700
Change-Id: Id3d0652f4bfefd8b83d0451b50e6420e20cfd97e
Original commit hash: 56aa648be13489fae8259329feae412409fd2974

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2a095a45948a59357a2befcda2ae71b069e19fe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL UP3][CONS][A6] System is not achieving SLP_S0 with TG device under VMD in the system

Even though both devices in TG share same power and clkreq, TG is pulling the circuit to drive clkreq asserted on both ports.
As per current implementation in BIOS RPn of TG CLKREQ# is only masked in FIA during RTD3 entry flow due to which Gen2 PLL is still active.
So added a WA to Mask/Unmask the clkreq on BOTH ports (RPn and RPn+2) for TG during D3Cold cycles to shutdown Gen2 PLL.

Hsd-es-id: 14010953615
Original commit date: Fri Feb 21 11:12:15 2020 -0800
Change-Id: Ifc1f8cf1134a062a8c887fb13ef1f09a736674b0
Original commit hash: 9d28ed845ad4b7d0e22fd055a21d1718c984d303

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: c1cb612ff506ad6dd713967530aa5ff3e56c2abb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:43 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 13 22:44:02 2020 +0000
Original commit date: Fri Mar 13 22:44:02 2020 +0000
Original commit hash: 31e4dc940a9e3abd5bd23eda2aabf383b2b75de1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5b75d86acc0c25d2e2428049f6ede36f1ed22745 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:42 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconLib/IpBlock/PeiItssLib: Add ITSS configuration for ADL

- added Version 4 ITSS files cooresponding to new device and function mapping (reusing PchDevIntInfoVer2Lp.c for ADL)
- removed FPAK and BT CNVI references in PchDevIntInfoVer2LP
- updated IRQ assignments in _PRT

Hsd-es-id: 14010407794
Original commit date: Tue Nov 12 17:07:56 2019 -0800
Change-Id: I86f0b7725dcfd5b6764d9716c6b4814ad5b552cd
Original commit hash: 4223111d8c45ac16edc94dc11a77c9fcf51a30b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer4.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer4S.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PeiItssLibVer4.inf
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer4.inf

================================================================================ 
Commit: be29ee480cdf6a294a23d738361ba657ec7727cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL_UP3_A6/A7][20H1][Corp_ROC][Storage][Reg]SUT not entering to S4/Hybrid Shutdown with VMD & RTD3 enabled on Neptune Harbor

Fix to remove _PXP, _ON and _OFF methods of regular flow if they are mapped under VMD to avoid regular flow _OFF method of these RPs getting invoked by OS during entry to S4.

Hsd-es-id: 14011013267
Original commit date: Fri Mar 13 13:31:26 2020 -0700
Change-Id: I39c08744d3b7ce6594fe93395f73455426896d1b
Original commit hash: 0c487969c6a414065ae6afff5b893f4ef5e0c801

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl

================================================================================ 
Commit: cbcb521f34a3677c2004c9e226d8a771943101bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:38 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Increase max configurable delay _ON methods to support Power Valid to PERST# input inactive timing

Increased tunability of delay for PERST# deassertion after power on/en up to 200ms in BIOS setup menu since optane drive was getting dropped. Optane drives needs 150ms.

Hsd-es-id: 14010955001
Original commit date: Fri Feb 21 12:37:45 2020 -0800
Change-Id: I9fa1e906eb448d5a64593b2f7d18746288d62ae9
Original commit hash: 763117cf0ebd1f1561f1b253e0fc2f317df57c07

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 04b914407277e9c3596c631da1b6a5257d7888a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:37 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Disabling DFX functionality if the boot is 1LM.

Hsd-es-id:1507859922
Hsd-es-id:22010201073

Impact Platforms: TGL, ADL

Original commit date: Wed Jan 29 22:03:04 2020 -0800
Change-Id: I9769658a933cb47dc69d86ab9915cbd87a918b2b
Original commit hash: 8cf1511e8b2f34a09acd28d83be3330b57bb1666

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 8535de0c886182d60247a327ff98c450e8162139 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:34 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL] Prevent assume Intel EC asl for non-Intel EC design."

This reverts commit 8e68731f3ba31b6b89fb902829b6a1bb44ece535.

This was a followup from the abandoned change at https://git-amr-7.devtools.intel.com/gerrit/#/c/64356/

This should not have been merged without approval from developers who provided feedback on the abandoned change.

Hsd-es-id: 14010322826
Original commit date: Thu Mar 12 10:39:30 2020 -0800
Change-Id: Ia043fd5a4bce620c0bcb0d5b032ae04ec911abd0
Original commit hash: 3aa60a3bb0f1a15c440b532e074893b3a38048d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/CommsHub.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/HIDWakeDSM.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WiGigDsm.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Art.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfAcpiTables.inf
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Psvt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Art.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfAcpiTablesSds.inf
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Psvt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Trt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Trt.asl
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.inf
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
TigerLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
TigerLakePlatSamplePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c

================================================================================ 
Commit: ea74c4acd28d4e0a17dc5d244423e9eb2f6cb555 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:24 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Vmd: Adding Support for UEFI Variable to Allow OS to instruct BIOS which devices to put under VMD

Hsd-es-id: 22010232677

Impact Platforms: TGL, ADL

Original commit date: Sun Jan 19 11:45:43 2020 -0800
Change-Id: I8736e6213d0efe39ae6b3e3fecea0d5391b5fef8
Original commit hash: da5ec5357142f9d66cfa682bd98f2a1a91903b60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
ClientOneSiliconPkg/Include/VmdInfoHob.h
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.inf
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni
TigerLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: a137cbbfb9b1916206950fbd7350070340883a78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-Y42][M2_7560][RS6]DUT is not entering into CS with WWAN device connected to Root Port 4 - part2

WWAN _RST has been moved to DSDT. The one in TGL-Y RTD3 SSDT was added wrongly
in https://git-amr-7.devtools.intel.com/gerrit/57982. Hence removing it to
avoid unexpected failure.

Hsd-es-id: 14010506244
Original commit date: Fri Mar 13 22:41:14 2020 +0800
Change-Id: I520bbeea1c30333d4ed33273baefe0087aa04f3a
Original commit hash: 888f3f707f48b24a802ee6bf88ba15427906e1a2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: 34caf7d75438f2f1e7c650306ff8f9c1c5eef59e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Mar 13 10:01:02 2020 -0700
Change-Id: Ic5dc90607a8ae908706d7f3ee6101a1d156c39d9
Original commit hash: e5a77a4f5e12e4758742ceabc7ff47f59f93cedb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f85db262f013fdd5532c07a55f11b51d107b39c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3115_00

Hsd-es-id: no sighting
Original commit date: Fri Mar 13 09:10:55 2020 -0700
Change-Id: I3b032183e4fd3b295bcc7fb9b440ede39ab4e67b
Original commit hash: e00bedb18440d9bc991673a14a140bcc2888be0d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cd7b11fe5e772071f3ed8d0f1c60c5c1aac78dc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:06 2020 -0700 
-------------------------------------------------------------------------------- 
[EBG][C1S] Generate EBG PchNvsAreaDef.h and PchNvs.asl from the PchNvs.aht template

Prototype of NvsGen.py added.
Egs build now includes automatic generation of .h and .asl from PchNvs.aht

Hsd-es-id: 1808914976
Original commit date: Mon Mar 9 19:59:43 2020 +0100
Change-Id: Iedfe351be655009519db1fa526d29c6e76953994
Original commit hash: 4dc2a98dbbdf566096d015156aba9170fe046f2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Tools/GenNvs/GenNvs.py

================================================================================ 
Commit: 8741a7b70b8191060c7c1b9ce42d2051e602c929 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:14:01 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/RTC: Require a version of TopSwapLib that can be used before EndOfPei lockdown of TopSwap Bit

Current SmmTopSwapLib library instance consumes PeiDxeSmmPchPcrLib. So directly modify MODULE_TYPE to BASE.
Please notice that it is caller's responsibility to ensure the accessibility of Backed Up Control register and TS bit since it might be hidden or locked in certain phases. (e.g. POST_SAI)

Hsd-es-id: 1507822147
Original commit date: Thu Feb 27 18:59:47 2020 +0800
Change-Id: Ia16a1231a24df5917ddfd74bee83feabb8f2c32c
Original commit hash: eab8623cffafa99630161b89903b61d1d0e4548b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglPch/DxeLib.dsc
ClientOneSiliconPkg/IpBlock/Rtc/Library/PeiDxeSmmTopSwapLib/PeiDxeSmmTopSwapLib.c
ClientOneSiliconPkg/IpBlock/Rtc/Library/PeiDxeSmmTopSwapLib/PeiDxeSmmTopSwapLib.inf

================================================================================ 
Commit: d6934acd9c462f739889e5cf7fd83e1ce6b4c42f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:49 2020 -0700 
-------------------------------------------------------------------------------- 
Adding description of DSC files in BoardPkg

Hsd-es-id: 14010922223
Original commit date: Wed Feb 26 13:49:19 2020 +0200
Change-Id: I76fc24a7e0ebedf6704db7c0357f6ddff5131410
Original commit hash: de663747264f81bc4fc209296e7c74b31d5c054f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgBoards.dsc
TigerLakeBoardPkg/BoardPkgBuildOption.dsc
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: f16708115d9c60952aa72c19126ae9bdcbe856b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:47 2020 -0700 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: xHCI programming update

Updated xHCI programming to update HCIVERSION to 0x0110 for xHCI IP V18

Hsd-es-id: 18010475120
Original commit date: Tue Feb 25 15:25:23 2020 +0100
Change-Id: Ic214280c65cde740ccaea36a3e61203a33a523b1
Original commit hash: c2f36a7504ef6adf6c84390414875cb79cfa1bf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 64b870f0d836a512194fe918d415628a1c7d0b22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:43 2020 -0700 
-------------------------------------------------------------------------------- 
[CML][TGP-H][cAVS][Decoupled] SNDW Clk incorrect divider settings causing slowness in playback

Hsd-es-id: 14011084252
Original commit date: Mon Mar 9 15:00:36 2020 -0700
Change-Id: Ia7fb98a336ea447565c1ad1f4e5a941091075a79
Original commit hash: 6baca69fbf6f3cb61ec66be6193da6ff41cc2c46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c

================================================================================ 
Commit: 32521d33477ad172c7aaeb2e20c8ee6e1f1e662e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:38 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal/IsvtCheckpointDxe: Remove it

We do not support ISVT check point now.

Hsd-es-id: 1507798662
Original commit date: Thu Feb 20 14:38:40 2020 +0800
Change-Id: I7eb18c4117b152750871485444660da4b8803839
Original commit hash: 7fd8b03cae53e987e07d88cb3b683de1d15b5121

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/IsvtCheckpointDxe/IsvtCheckpointDxe.c
ClientCommonPkg/Universal/IsvtCheckpointDxe/IsvtCheckpointDxe.inf
ClientCommonPkg/Universal/IsvtCheckpointDxe/X64/IsvtCheckpoint.nasm
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 617a592b22345c97b223a49a8418a6b21433b883 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:36 2020 -0700 
-------------------------------------------------------------------------------- 
Merge from CML SHA-ID: ab1dd05e400e29dfbec98f8828b2e19fa2e09f31
[AMT][RCO] Reboot with Lock Keyboard doesn't block entering - to MEBX
[AMT][RCO] Boot from Local Hard Drive fails when disk-on-key is defined is first boot option in BIOS

Issue: 1. MEBx hot key is registered when Lock Keyboard ASF boot option is set.
       2. When USB HDD is set to first boot option, even force to boot local HDD is set in ASF boot option, system is still boot to USB HDD
Resolution: 1. Skip MEBx hot key registered if Lock Keyboard ASF boot option is set.
            2. Skip USB type when HDD device is found.
Impacted: All C1S corporate projects.

Hsd-es-id: 1307105066, 1307105093
Original commit date: Wed Mar 11 17:04:20 2020 +0800
Change-Id: Id29be3c170e37245e8350ecacc1d3997d85a5271
Original commit hash: de93d664bb0cbdc52d8f10e02c5cf4d3a89369ad

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
TigerLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c

================================================================================ 
Commit: a9f6fc82badbe8841a719891b508061e0705b291 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:33 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Create PeiCpuInitFruLib

Interface will be added later based on need.

Hsd-es-id: 16010825511
Original commit date: Thu Mar 5 19:12:47 2020 +0800
Change-Id: I1212cc9d795f2690c9398fccca4cc87a7e40ee17
Original commit hash: 457b5d405387fc4c552db357df387ba9f9d6d2d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 7216f8298ed6182c5ac42bf9cda8a32e762e07aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:28 2020 -0700 
-------------------------------------------------------------------------------- 
Peg10 PCIe speed changed unexpectedly if Peg60 speed changed in BIOS knob

-Speed limit register needs to program per rootport and one at a time

Hsd-es-id: 22010383414
Impacted Platforms: TGL,ADL,RKL
Original commit date: Tue Mar 10 09:49:48 2020 +0530
Change-Id: Idcc714b897cc9991d493e20216182f4dca105d4e
Original commit hash: 3c8b748883c15f207981512d36616ce0239b5294

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 9b9aee061b6f43575a2d9a354e5c3b480321e8d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:25 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL-S][HSLE] invalid LinkWidth

Add Vid check for uninitialized rootport linkwidth

Hsd-es-id: 1307012162
Impacted platforms: ADL, RKL, DBX, TGL

Original commit date: Thu Feb 20 02:18:53 2020 +0530
Change-Id: I03f2848daf9d0c6db020be40ddb0659f273d7f1b
Original commit hash: cb9b1d4098eb1d334c280e05f46b81141d04ce9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: 7e720bf303a6f416969fa5ba3da3fa0e8a01e884 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:18 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/Ppi/ReadWriteVariable.h: Remove it

Do not support PEI_READ_WRITE_VARIABLE_PPI now.
Remove the following:
  ClientCommonPkg/Include/Ppi/ReadWriteVariable.h
  AlderLakePlatSamplePkg/Library/PeiReadWriteVariableLib/*
  AlderLakePlatSamplePkg/Library/PeiReadWriteVariableLibNull/*
And modify related files in ADL, RKL, JSL, TGL.

Hsd-es-id: 1507851253
Original commit date: Wed Mar 11 10:09:54 2020 +0800
Change-Id: I33ebbc67b3bcf1ebaa8a55b60355e416e5452f98
Original commit hash: 98b32db7b36ed50439275d1f62c127135c8cffbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Ppi/ReadWriteVariable.h
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.c
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.h
TigerLakeBoardPkg/Features/Setup/Library/PeiSetupDataCacheLib/PeiSetupDataCacheLib.inf

================================================================================ 
Commit: f834d3efe5053bc8d66637d8b5acbb5b687fa07a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:16 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/PlatformBoardType.h: Move to PlatSamplePkg/Include/

Retire the ClientCommonPkg/Include/PlatformBoardType.h.
Move to ADL, RKL, JSL, TGL.

Hsd-es-id: 1507852322
Original commit date: Thu Mar 12 08:30:58 2020 +0800
Change-Id: I8a910ab8a0727a7320f930f6147f1784d860e61f
Original commit hash: dd7b94ad683e33979ea6268e73467ccbf0d741b7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/PlatformBoardType.h

================================================================================ 
Commit: d9dc05179661969f200e97c0ec787aa1f158c5bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:02 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: BIOS should not allow to enable TME when TME is disabled in fuses

Hide TME setup option if hardware does not support it.

Hsd-es-id: 22010301726
Original commit date: Thu Mar 5 10:45:08 2020 -0800
Change-Id: Ic0864681cd60b5bfd332f772208cc9ed7c1ddba0
Original commit hash: cc365dd5d5d4196e660ec3aa0f1b31864d082674

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 765906ff8b20ee2fb68035ec15d57eb32641f0db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:13:01 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Features: added Platform Security Discovery Services driver.

 added supported files required for PSDS Dxe driver.

 Hsd-es-id: 1409894645

Original commit date: Tue Sep 3 17:18:33 2019 -0700
Change-Id: I67bca46b4fa4b3ec5e988256d7cabc4e7574722e
Original commit hash: f0ca17f77ceac75cdee8711ef0c950ef21eafb2f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/AcpiPsds.c
TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/AcpiPsds.h
TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/PsdsAcpiDxe.inf
TigerLakePlatSamplePkg/Features/PsdsAcpiDxe/PsdsAcpiDxe.uni

================================================================================ 
Commit: 65aadeeb3fd0bf0285f5dce735a449c1e1300c2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Mar 12 09:59:39 2020 -0700
Change-Id: I647f50ea16cb74aaf8010ab97ca2367818c1e654
Original commit hash: 7af8bb09547516c044f9857914c60b1298d80c57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7cd86a770f6ff9c3f498949d0226cedbd4b77a00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3114_00

Hsd-es-id: no sighting
Original commit date: Thu Mar 12 09:11:06 2020 -0700
Change-Id: Ie38a0b0f1cce11cac9ce7b09033d1fefe5e92719
Original commit hash: 59b54785178701936e04677bcd4aea53d6260c68

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 94bc09c657f24a59701502cd9a2b745059189231 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:37 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove old chipset init tables

ICL and CNL projects are no longer supported from C1S.
Old chipset init tables have been removed.

Hsd-es-id: n/a
Original commit date: Wed Mar 11 13:49:27 2020 +0100
Change-Id: I60762208b00b14578c70e55e15b73976cc2eee33
Original commit hash: ad71f90019c8a2f9a400daee627df70d0af479bf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/SiFvi.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchHHsioA0.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchHHsioAx.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchLpHsioAx.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchLpHsioB0.h
ClientOneSiliconPkg/Pch/IncludePrivate/CnlPchLpHsioBx.h
ClientOneSiliconPkg/Pch/IncludePrivate/IclPchLpHsioAx.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchHsio.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchHHsioA0.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchHHsioAx.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchLpHsioAx.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchLpHsioB0.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/CnlPchLpHsioBx.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/IclPchLpHsioAx.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: c9ea122bbd46e87f8b47874338242fff46c6fc46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:33 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Refactor SBI msg sending in PeiPcieRpInitLib

PeiPcieRpInitLib will now use functions from PCIE_ROOT_PORT_DEV
to send SBI messages.

Hsd-es-id: 1607351014
Original commit date: Thu Feb 20 19:07:57 2020 +0100
Change-Id: I89b249c2f959b26e20743addfef1a278698b6a28
Original commit hash: c22b78d7141e691ec74ba726fe29e256953627c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: cd28eb11f4fbb3e2e66976cb59a6eb77a331dea0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:28 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: SPI Decode range enabling during PCH init

This is one of series of patches for adding enabling of Direct Read Decode
ranged of additional 32MB beyond basic 16MB.

This patch adds SPI Extended Direct Read Decode range enabling library
and adds calls of the functionality in PchInitLib so
additional 32MB can be used for SPI Direct Reads from BIOS region.

Hsd-es-id: 1306723741
Original commit date: Wed Feb 5 14:16:49 2020 +0100
Change-Id: Ia739ecde4ccb532e49ac0b25ff81f6ea960cc9c8
Original commit hash: dca6c509542b6b15c249c5c251589b21252520b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmiRegs.h
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/PeiSpiExtendedDecodeLib.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Register/SpiRegs.h
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiExtendedDecodeLib/PeiSpiExtendedDecodeLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c
ClientOneSiliconPkg/UniversalPeiLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 1a8e502ddb8c900d6c5af3d5b7d3d05cde63e5dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Prevent assume Intel EC asl for non-Intel EC design.

Use PcdEcEnable/PcdEcPresent(ECON) to isolate all Intel EC ASL references.

Hsd-es-id: 14010322826
Original commit date: Tue Feb 25 19:42:52 2020 +0800
Change-Id: I2c3ebdb1f093de221f4901ea64b013f3ed4de5f8
Original commit hash: 8e68731f3ba31b6b89fb902829b6a1bb44ece535

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/CommsHub.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/HIDWakeDSM.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/LpcB.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WiGigDsm.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRvp/Thermal.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtSds/ThermalSds.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/AcpiFeatures.inf
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/SsdtPtid/Ptid.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Art.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfAcpiTables.inf
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Psvt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Art.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfAcpiTablesSds.inf
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Psvt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Trt.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Trt.asl
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.asl
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterfaceACPI.inf
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeC.asl
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf
TigerLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c
TigerLakePlatSamplePkg/Library/BaseEcTcssLibNull/BaseEcTcssLibNull.c

================================================================================ 
Commit: 95fa25cd3cd6c8c1722c8c6a860c4e467e687be0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:14 2020 -0700 
-------------------------------------------------------------------------------- 
Printing PEG60 PCIe configuration space at the end of CPU PcieRpInit()

Hsd-es-id: 1607848215
Impacted Platforms: ADL,RKL,TGL

Original commit date: Fri Mar 6 13:17:50 2020 +0530
Change-Id: I3cc4a50d523ed53ab809779c4122546ab053bbf1
Original commit hash: 67f3473160b01f32968b1c928c3f0d76f10d5c95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: da292133745a4e2be5b6948070bfd6ffaacf266f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:12:08 2020 -0700 
-------------------------------------------------------------------------------- 
Remove CPU_ICL flags from FspPkg.

Remove CPU_ICL flags that exclude TCSS related code from all FspPkg

Hsd-es-id: 1507835800
Original commit date: Thu Mar 5 17:50:17 2020 +0800
Change-Id: Iec66c798d2d4075edac22f2cf5c9db390099eb34
Original commit hash: 47b31cc623b32b7d3ca33389d254458f8026361c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 718c9165f63765fccd1007199079a7fe898245c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:54 2020 -0700 
-------------------------------------------------------------------------------- 
Update DebugFeaturePkg and UserInterfaceFeaturePkg References to edk2-platforms/Features/Intel

All the Client master projects need to be updated to reference the advanced features it currently uses in edk2-platforms/Platform/Intel from edk2-platforms/Features/Intel instead. The boot should be functionally equivalent before and after the change.

Hsd-es-id: 22010005419

Original commit date: Wed Mar 11 18:07:51 2020 +0800
Change-Id: I6ccdcaa4af6708bceec066f29995660888d15f9f
Original commit hash: 73a60354293ccc25b323ff973af6b72162dedfb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/BaseUsb3DebugPortParameterLibCmos/BaseUsb3DebugPortParameterLibCmos.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
TigerLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Smm/PlatformStatusCodeHandlerSmm.inf
TigerLakePlatSamplePkg/Library/BaseDebugLibAllDebugPort/BaseDebugLibAllDebugPort.inf
TigerLakePlatSamplePkg/Library/BaseUsb3DebugPortDummyLib/Usb3DebugPortDummyLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf
TigerLakePlatSamplePkg/PlatformPkg.dsc
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 37597e277f6931a4e928b8d2a2458fd1661c5614 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][FSP WRAPPER API] boot firmware volume debug build has out of space

Increase PcdFlashFvPreMemorySize from 0x000A0000 to 0x000B0000

Hsd-es-id: 1507853033
Original commit date: Wed Mar 11 18:32:01 2020 +0800
Change-Id: I067458c8dcf1f44606ab9850bab47a40851b51b0
Original commit hash: 8f3506d5ea677af7d5e6c699e2d0ec6bf720037b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: 6d3bf8ac134487397a1b49c5eaad2fb5c5dbb130 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:47 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS change for GPIO for TGL-H (incoporating Si PO learning)

Board document error, Swapping GPIOs E4 and E5, changing H14 value.

Hsd-es-id: 1507787372
Original commit date: Tue Jan 28 15:26:49 2020 -0800
Change-Id: Id381fd8cfd105c984a04652fb31b132731934e40
Original commit hash: b465a0b15a904f7b6fec72a847f77bc7ad2a2ee9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h

================================================================================ 
Commit: 098782ff0f98e2af4cdf28150cee49a49ba8af03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:27 2020 -0700 
-------------------------------------------------------------------------------- 
TBT BIOS: Disable PCIE tunneling for USB4 host routers for FW CM.

Description: 1)Added new UUID to _OSC method for USB4 capabilities.
2)Added DisablePcieTunnelingOverUsb4 setup option and other related changes
as required.

Hsd-es-id: 2209657631
Original commit date: Fri Feb 28 12:41:16 2020 -0800
Change-Id: Ic3771ce1b3d0da8f4e57b92b7e0845303031db5c
Original commit hash: 51fc25ce70f0598fb5e46403eea57f8dee656b66

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiDxeSmmTbtCommonLib/TbtCommonLib.c

================================================================================ 
Commit: 105eab1cc54b855541e1a8838518f6ee76ab2b69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:22 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver: TxDma - wrong number of PRD entries.

Fixed PRD count programming from 1 to 0.

Hsd-es-id: 14011078238
Original commit date: Mon Mar 9 17:14:15 2020 -0700
Change-Id: I30c5ea26cfa7cf4eb85f95bbb34a14548c57867b
Original commit hash: da702cb221258a325431fd757f141d6337f695e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c

================================================================================ 
Commit: c19d1d5f2d9de34c7b4a7ed6e40622459621e595 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Mar 11 09:59:27 2020 -0700
Change-Id: I267c510c699ceb75e18ee769e6bbe13d12ba6b7e
Original commit hash: 060ae0787f38cae27f3331c6e7eba79abbc246b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 342f9dd429e2033c0d20b28174145a1db0d5a022 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:11:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3113_00

Hsd-es-id: no sighting
Original commit date: Wed Mar 11 09:10:32 2020 -0700
Change-Id: I5dc78e3bd19b55c8972b0719a2edaa00933b40fa
Original commit hash: 23d520c564f00b854d22b9f31f6327fda3344b14

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cd185d7c0d2e9f47d5a5134546215945b6922c1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:41 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/TrustedDeviceSetup: [TGL] Fix issue when TDS Extension is not decompressed after power-loss

Applying fix to TGL

Issue:If TDS Extension was launched and power-loss or reset happens before ReadyToBootEvent occurs,
then the TDS Extension will not be decompressed on the next boot because it already exists in the SysPresXXXX list.
Since the TDS Extension was not decopmressed and the system has rebotted, the SysPrepXXXX entry doesn't point to a
valid SysPrepXXXX Extension.

Fix : Fixing issue by always removing TDS Extension from SysPresXXXS if it already exists.
TDS Extension will always be decompressed and added back to the list.
Fix ported from CML

Impacted platforms: TGL
Hsd-es-id: 22010055311
Original commit date: Tue Jan 14 16:18:19 2020 +0530
Change-Id: I744385b57fa519f7974e80fce50188b4c07014fe
Original commit hash: 587aca11eddd71e97e16d36f5b7ffb1584576d20

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/TrustedDeviceSetup/TrustedDeviceSetup.c

================================================================================ 
Commit: a87bfa57eccab52b8bf1743b3579d9b6a37718c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:39 2020 -0700 
-------------------------------------------------------------------------------- 
FspPkg: Improve the quality of the FSP Integration Guide

FSP 2.1 Dispatch Mode is now well described by the Integration Guide.
Added more meaningful documentation for several config block policies and UPDs

Hsd-es-id: 22010398817
Original commit date: Thu Jan 16 10:56:19 2020 -0800
Change-Id: I31d910d1965ca76d243f3830f46db7f261d77889
Original commit hash: 23c7cb9dc4177a2e88d180fd3aaf20ee26cbd14c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver1/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PchPcieRp/PchPcieRpConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PciePreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Pmc/AdrConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/TraceHub/TraceHubConfig.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
ClientOneSiliconPkg/Include/Ppi/PeiPreMemSiDefaultPolicy.h
ClientOneSiliconPkg/Include/Ppi/PeiSiDefaultPolicy.h
ClientOneSiliconPkg/Include/SerialIoDevices.h
ClientOneSiliconPkg/Include/SiPolicyStruct.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/FlashProtectionConfig.h
ClientOneSiliconPkg/Pch/Include/ConfigBlock/PchGeneralConfig.h
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: cd0454e91aca1751307942e66a4e83ea33905ea7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:18 2020 -0700 
-------------------------------------------------------------------------------- 
OemCapabilities2 in SMBIOS130 must be set to 0x02 (Terminal VT100+)

Hsd-es-id: 16010705050
Original commit date: Tue Mar 10 11:38:49 2020 +0100
Change-Id: Ieb11b8c5b3fb0357bc14574a1d6866a73fb43f4f
Original commit hash: 679ca4cb93c5f646ba4d70cddf485cb4722ae7f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/MeSmbios.h
TigerLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: 509b4081d6386f64a16a7c5a856f6c35021813a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:17 2020 -0700 
-------------------------------------------------------------------------------- 
Revert BIOS W/A: xHCI gets to D3 with pme_en = 0

PMC team claims they had a patch in their source code long time ago.

Hsd-es-id: 1306400880
Original commit date: Mon Feb 24 10:14:57 2020 -0800
Change-Id: I32b6de58eedbd6f3091bd48be00b1a50748d7d8f
Original commit hash: cac8473e580e22dbd3eb592b658f7500af5625a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 7a460311c5bb7df8faa8ba58c9fd340d2d5b78ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:15 2020 -0700 
-------------------------------------------------------------------------------- 
support postcodes and status codes trace to NPK in release BIOS

Add support for sending post codes and descriptions over Trace Hub.
Implemented four messages,
1. Set up of HECI interfaces.
2. Memory allocation (DID).
3. ME To BIOS Payload (MBP).
4. End Of Post (EOP).

Hsd-es-id: 22010182252

Original commit date: Mon Mar 2 11:11:16 2020 -0800
Change-Id: I450183303d210e211b3ada644a22bbe8bf694f29
Original commit hash: baf1b46b5af209a9c1ced58f94d17f61382b1a98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDataCommon.c
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
ClientOneSiliconPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeFspPkg/Library/BasePostCodeLibPort80TraceHub/BasePostCodeLibPort80TraceHub.inf
TigerLakeFspPkg/Library/BasePostCodeLibPort80TraceHub/PostCode.c
TigerLakeFspPkg/Library/MonoStatusCode/MonoStatusCode.c
TigerLakeFspPkg/Library/MonoStatusCode/MonoStatusCode.h
TigerLakeFspPkg/Library/MonoStatusCode/MonoStatusCode.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 32d1ed3127a7da7a6c3db72a61ef1395ec72e807 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:13 2020 -0700 
-------------------------------------------------------------------------------- 
Handling OCP from the PD controller

Change policy for virtual wire OC setting

Hsd-es-id: 22010239077
Original commit date: Fri Jan 31 11:38:59 2020 +0800
Change-Id: I330c7d0378b7837a78351396e2632ae09bdbde78
Original commit hash: ff58d0e24196fb55b4b3bfeb7a5c89651b7c3de2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 33748b79c74db6438b2fa81d42a4f7d2fe1a5209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U] [B0 PO][TBT] Wake From TBT is not enabled by default in BIOS

Change System Agent (SA) Configuration-> TCSS Setup Menu -> VCCST Status of IOM" should enable.

Hsd-es-id: 22010325027
Original commit date: Wed Feb 26 16:46:25 2020 +0800
Change-Id: I4db06e5db301776898b2471b5d7e18f41fa60345
Original commit hash: fd52a771abd0f54e3bb29bb9ed3e6a6292466023

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: fae09690b5a73520764bfbcb1e6eb46fdcaef474 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:10:08 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Mar 10 09:59:39 2020 -0700
Change-Id: I57a349a620f778cda6b4550ba3ab7ffd89322a9f
Original commit hash: 8c8cf29f094753610bea7dda27af550d0d19ca16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3af5dfc57ca63ee0d56139355b671a36a683cf79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3112_00

Hsd-es-id: no sighting
Original commit date: Tue Mar 10 09:08:28 2020 -0700
Change-Id: Ie4f4a8277bb3ff04884be97b1497d3f88d553bb4
Original commit hash: a9ad74705eedfac93e996ef4980753d0019a0870

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4e45e0d3eca2b811cc127807e72740eeff2dbe94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS needs to provide XTAL clock freqency for OED

Add function 6 to HDA DSM which return supported clock value.

Hsd-es-id: 18010715649
Original commit date: Wed Mar 4 13:08:07 2020 +0100
Change-Id: I62e0f03df17df582f0ad34fea393aa04557b1560
Original commit hash: e6f18ea91d76893c072c5803ddf5a4f9a05e7cdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl

================================================================================ 
Commit: 08b2af2b32dc14f1d884c215d29d2e60b3251b98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:46 2020 -0700 
-------------------------------------------------------------------------------- 
Removing GT Sku Name from BOIS Setup
  -there is no register to read the GT Sku., previous register was depricated
Hsd-es-id: 16010872660
Impacted platform : TGL, ADL, RKL, JSL

Original commit date: Mon Feb 24 16:48:41 2020 +0530
Change-Id: I9f45716d4f442bb14d9ffda3ce207860a3956ca8
Original commit hash: c5e71d1f84523a66df33000394d305790dde8a77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
TigerLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 679965071de0a655371010614caafbb1fefe51d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:43 2020 -0700 
-------------------------------------------------------------------------------- 
Provide Lid Status information to Gfx PEIM
  - New PPI protocol to get the Vbt Data and Lid Status

Hsd-es-id: 16010863008
Original commit date: Fri Mar 6 16:02:20 2020 +0530
Change-Id: I6b6a72032c0deca1c14632e17fba2162006fa17d
Original commit hash: e32587c8d8b827da19d875eeff3f9cddd99ca56c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Include/Library/PeiGetFvInfoLib.h
TigerLakePlatSamplePkg/Include/Ppi/GraphicsPlatformPolicyPpi.h
TigerLakePlatSamplePkg/Library/PeiGetFvInfoLib/PeiGetFvInfoLib.c
TigerLakePlatSamplePkg/Library/PeiGetFvInfoLib/PeiGetFvInfoLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf

================================================================================ 
Commit: e6e7e84ad0fde73c04895580fd6ea1f279dfc3c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:40 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Moving the code to enable hotplug SMI to the later phase

Enabling the Hot plug SMI for the root port after the registration of the respective handler.

Hsd-es-id: 16010743641
Original commit date: Thu Mar 5 17:05:04 2020 +0530
Change-Id: I30dc873ad0ba8695d0fae0a263f41dfff80ba1cd
Original commit hash: 5e51812cf851a919fe8600dd9c157a88e91599dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchPcieSmm.c

================================================================================ 
Commit: 025a567ccd1a7ae57dd7f56a1fe2e9c5bc61e6fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] There are two BIOS building error when PcdITbtEnable is disabled

Remove PcdITbtEnable check in DxeVtdInitFruLib.c and Filter unused code in PeiTbtPolicyUpdate.c to prevent from compiling error when set PcdITbtEnable to FALSE.

Hsd-es-id: 1507838769
Original commit date: Thu Mar 5 16:48:59 2020 +0800
Change-Id: I1e60bc1f28af9c72bdf164c5a1da516c4de35d20
Original commit hash: b373a43621e9b798fca9fa2d6e7043be489f21a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitFruLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c

================================================================================ 
Commit: 8a25a030868e0a96616e06a8c62e41753513fa42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-Y][19H2][M2_7560][BIOS] WWAN is enumerating even after disabled in BIOS setup

Fixed WWAN can be enumerated even disabled.

Hsd-es-id: 16010851864
Original commit date: Mon Mar 9 14:30:04 2020 +0800
Change-Id: If2cb3d15bed5cb9e04c22913f9003e8b56612ed5
Original commit hash: 17c21ebc9a99de8b9dcf5ed6025c1b4cf7e91081

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPreMem.h

================================================================================ 
Commit: 459fb90e8836900cab17b0f8c11c3bba53bb0f7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Mar 9 10:27:11 2020 -0700
Change-Id: Ia05a0341aad6d6f22816fd3ee381cbb16fa99add
Original commit hash: e4b0a534ea46f60d9a60aa1d43bc77e57d7816ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b2d51fc0c07680baac98166840a4958173ea8012 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3111_00

Hsd-es-id: no sighting
Original commit date: Mon Mar 9 10:07:14 2020 -0700
Change-Id: I59a4f0c9252958c24676521dde041a20832a316a
Original commit hash: b89965833a736cafb9a46b52127f994f7a54d795

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8c9ca3f2da1d6d7fee36bb866a7a20a896b4b7b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:09:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U/SSDHXHCI]: Disable extra SS USB Ports

PchXhci.asl creates only 4 SS USB ports, hence limiting
location reference for same number of USB Ports.

Hsd-es-id: 1507812649
Original commit date: Mon Mar 9 09:28:05 2020 +0530
Change-Id: I668a01f964ec150ff0aeb9d0afe981821acc738c
Original commit hash: cb20dd98d914100f9618ec2f211026f92bdf032f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl

================================================================================ 
Commit: 8f76831a7a9a2afe05c4532ea768c481c114b184 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:58 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] Starting from SIP16 PCIe Coalescing feature need to be set up

Programming registers responsible for PCH PCIe Completion Coalescing feature.
In COCTL set to 0b are:
Posted Write Chaining Enable (PWCE),
Completion Chaining Enable (DDCE),
Chain Timer (CT),
Chain Timer Enable (CTE)
Relaxed Order Attribute Override Policy
Posted Chain Limit Mode (PCLM)
Non Posted Chain Limit Mode (NPCLM)

Hsd-es-id: 14010023732
Original commit date: Thu Feb 13 13:29:45 2020 +0100
Change-Id: I560480ae1e91ef768619eaa90bfb9773e9f17ae7
Original commit hash: 8cbc28103f5041245ee6e56220d1785fd7fd432b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 0a3552d308d209e557ae233f93cc42685379b7b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1034
Hsd-es-id: 16010865499

Original commit date: Sat Mar 7 10:46:55 2020 +0530
Change-Id: I313af8bf1f80eb708abca435b0fb79470efebccd
Original commit hash: ac1c2a28ecdf63b38357cf37695f25d8ed68d0f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin

================================================================================ 
Commit: 7d86d9bf12e3317734629ab3810b402ef8841392 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 8 09:59:34 2020 -0700
Change-Id: I6b0e614832b79ca7792830059ac6956fa2fedc4c
Original commit hash: 99114247f46a2c39428b36429e773e930e074f01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3987484f2941b3ec95681ebd37dc20001274b4e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 8 09:51:38 2020 -0700
Change-Id: Ib054c6fb5db5f6598d9b09bc3c79fbadee4dba42
Original commit hash: 7dd90b058251db00b992d55871f46cbef57d4076

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: eeae5ab134c1c25c21b28fb461049db5c1ca0381 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3107_01

Hsd-es-id: no sighting
Original commit date: Sun Mar 8 09:11:10 2020 -0700
Change-Id: Id7d8f81d37b5a198e5972d2ac55185af44f55814
Original commit hash: 2804615cd53af1e6334333d8b5d45b3990cb20ce

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 51481d2ae004819542f2ce84a990d188bd846878 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 8 08:59:54 2020 -0700
Change-Id: I201c955e797891989d80a6046e4652ed4ed92cc2
Original commit hash: ab73ebfbc823ac8360d7152f3ea97072b8476b2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2b047d07f6c87d55a022ea5e34715327e34232cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3107_00

Hsd-es-id: no sighting
Original commit date: Sun Mar 8 08:08:34 2020 -0700
Change-Id: I0f7ddb1de0413544e647dfaa925eda97fcabd989
Original commit hash: 6090f916b8560982d0be3340ea29c82619c2713a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 343a6b0c886e0cb205b34808819c6a06df7f26ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:08:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Mar 7 08:57:38 2020 -0800
Change-Id: I980bd101f2464afe571f31e2b019ff9100bf44b1
Original commit hash: 831a081d2cca411efa903fdc9c244a5e3d3d260a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a35c799fdaa24974dcdfd8760bb764cda45ac1fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3106_00

Hsd-es-id: no sighting
Original commit date: Sat Mar 7 08:09:15 2020 -0800
Change-Id: I3984a09b4a61d314a8b2481e24eccedca6684a15
Original commit hash: 245f5be5b69e1990b5d6a48bbb5c2819d33c883f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f188194c75fc699952da1782c4a9e39dc1ce6e36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:56 2020 -0700 
-------------------------------------------------------------------------------- 
New TGL Platform VR POR file WW1020.
 - Added new SKU UP3 TDP=15W 2+2/ 2+1 Celeron and Pentium.

Hsd-es-id: 16010858669
Original commit date: Thu Mar 5 15:16:59 2020 +0530
Change-Id: If1541140e2e9a9e430d0a9d6c3b8ffb35d04dfeb
Original commit hash: 4bbcfb19e5897fe38a1e501582fbb6bcd334515a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: cde22427f92d56f22b4cfb0c43e99746823b7d72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:50 2020 -0700 
-------------------------------------------------------------------------------- 
TGL:BIOS powermeter support

Reverse devices 2 and 3.
Intel\TigerLakeBoardPkg\Acpi\AcpiTables\Dsdt\PowerMeter.asl

Hsd-es-id: 1607194321
Original commit date: Tue Feb 25 11:33:10 2020 -0800
Change-Id: I2ae4930ba8b680554a92e46a5faf6f6dc8ae43e2
Original commit hash: e88d9ea9494d30c78cfd6e0759ee4e01734618ad

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl

================================================================================ 
Commit: c766748c09e581890d9c6f1d7ef3934bc85d4a41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:41 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Add HybridStorageMode Upds to partial header.

Hsd-es-id: 22010328614

Original commit date: Tue Mar 3 20:42:39 2020 +0530
Change-Id: Ie2c37d9401ddc260d8f7de3b82db4ffdeeb6e2cf
Original commit hash: e92c3f48bdb3d709b2dd8b7a3fb4ae86468edd23

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 2ef65319fd80301b2c593c6eb93a324886a86804 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3105_01

Hsd-es-id: no sighting
Original commit date: Fri Mar 6 09:56:19 2020 -0800
Change-Id: Ib2b36ae2100975f415dbbc9037c359507fd37e4a
Original commit hash: 6276c3c09731b90877fd812b5873571824e2cdda

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fc277f467a4ae221b9a28cdc6d60ed2a2fb9d225 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:38 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.6.2.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Wed Mar 4 17:13:14 2020 -0800
Change-Id: I29df69ef8057445dfc7fa354f63409f655889ab2
Original commit hash: 9b52bab1d7fa167b16ff7f4aebde2e3301852ee9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2f38febdf3c92750c01ba0ee84a3891a5ca232bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: N/A
Original commit date: Wed Mar 4 10:44:22 2020 -0800
Change-Id: Ifab0454c28c3471ecb742e4558e65379487801e0
Original commit hash: 9fb0286818a4a9b6ffe45d4b273cb97cb06aedab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 662929cf2d9c875fa57b06c87ec4b65e56fe7073 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:35 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [Merge from ICL 0.4.68] Porting MRC Clean up Simics checks
in MRC call table from ICL to TGL

-------------------------------------------------------------------------------------------------------------------
MRC Version: 0.0.4.68          Git commit: 36baf4afa9
Date: 2019/06/10 21:58:44      Updated By: pavel.konev@intel.com
-------------------------------------------------------------------------------------------------------------------
[HSD TBD][Clean up Simics checks in MRC call table]

1. Remove SimicsFlag checks from MrcInternalCheckPoint(), disable training steps in MrcEarlyOverrides() when Simics is detected.
2. Remove MrcForceOltm - not needed in ICL as it's for 2DPC only
3. Commend out unused MRC steps in the call table, to reduce binary size:
 - MrcTxTcoCompTraining
 - MrcTxTcoDqsCompTraining
 - MrcClkTcoCompTraining
 - MrcWriteDsUpDnTraining
 - MrcDqDfeTraining
 - MrcTurnAroundTiming
4. MiniBios makefile improvements:
 - Use /opt:ref option for LINK, to strip unreferenced code/data
 - Use /debug LINK option only in DEBUG build, and not on RELEASE.

Hsd-es-id: 14010861265
Original commit date: Mon Jan 20 11:50:09 2020 +0800
Change-Id: Ic81f4058d5dc9cc6704c84767602d9e6c9b710ad
Original commit hash: 2f10991b9c3280eda136e68637fd2e3f3346a7fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/BUILD/MiniBios.mak

================================================================================ 
Commit: de4c35c8a96d80bc35469504bfd230c9d6b9bcad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:33 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: None
Original commit date: Tue Mar 3 14:53:47 2020 -0800
Change-Id: If71130a58564849fc95f3523bfd9939a132e15ae
Original commit hash: 30a0fc9ad13dd346fa01a3039606f84ebd4c4525

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b98920e97f373b63ec5b1552e56ddc885d632592 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:30 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: None
Original commit date: Tue Mar 3 09:33:41 2020 -0800
Change-Id: I2f82dc518ef33b040c85b46d4eec97a63797932f
Original commit hash: 0a3f1b96eae6982f2c1a515ef8c665369152d582

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 88e40a72a07a944662acadcbb06166705c2912fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:28 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Fix KW isues

Fix KW isues:
12852: Array 'CmdPiCccL2pDdr5[*Controller]' of size 2 may use index value(s) 3735928559
C:\TCWork\52eae22c27e6539\Intel\ClientOneSiliconPkg\IpBlock\MemoryInit\Tgl\LibraryPrivate\PeiMemoryInitLib\Source\Hal\MrcHalRegisterAccess.c:1965 | MrcGetSetNoScope()
12853: Array 'CtlPiCccL2pDdr5[*Controller][*Channel]' of size 4 may use index value(s) 3735928559
C:\TCWork\52eae22c27e6539\Intel\ClientOneSiliconPkg\IpBlock\MemoryInit\Tgl\LibraryPrivate\PeiMemoryInitLib\Source\Hal\MrcHalRegisterAccess.c:1965 | MrcGetSetNoScope()
12859: Array 'CmdPiCccL2pDdr5' of size 2 may use index value(s) 3735928559
C:\TCWork\52eae22c27e6539\Intel\ClientOneSiliconPkg\IpBlock\MemoryInit\Tgl\LibraryPrivate\PeiMemoryInitLib\Source\Hal\MrcHalRegisterAccess.c:1965 | MrcGetSetNoScope()

Hsd-es-id: 14010931162
Original commit date: Sat Feb 22 00:03:34 2020 +0800
Change-Id: I06c21a941475a4d8cc86785531aaaa166928e0ea
Original commit hash: 80087fd973150b29419bfd409930f9f477bef7fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 5f71043363fabc5f9964002cf706d30e6087f074 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:27 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: None
Original commit date: Mon Mar 2 22:11:04 2020 -0800
Change-Id: I4f7094e3e699ad7a126dc12a4a443fe7c3c8f8ef
Original commit hash: 2e1331fce1cec3f637dd83a2d127d660a78d9287

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fa0128c9ea775402223bce387a2b151ca4d26c81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:25 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/MemoryInit: [TGL][MRC] DataControl3 and DataControl2 register programming changes for B0"

This reverts commit 6a7b88461513ddc2ca0c680bf48bfec8e2df6507.

Hsd-es-id: 22010357284
Original commit date: Mon Mar 2 17:12:40 2020 -0800
Change-Id: I7f2658ca8501f4ed7182f84962c6dc0f4c0d96d1
Original commit hash: f3e7938c7193340fea49c85e5fed74dbc2556b74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: db5a940a98108c251e272d966446235b20b6cdbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fix commit conflicts

Hsd-es-id: N/A
Original commit date: Mon Mar 2 11:51:38 2020 -0800
Change-Id: Ie9bfdfeb4ca1bf9d92c2df785352de584dfd939b
Original commit hash: 529c2daf7b694b3d700ad9738db27b9d8a9c977f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 099fe72cfa0d9a3576384f15cd51591aefd95238 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:22 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC] Remove serial log buffer

Remove the serial log buffer from the MRC. All execution flows through
MrcPrintf will not buffer serial out to memory.

Hsd-es-id: 14010939455
Original commit date: Thu Feb 20 10:54:55 2020 -0800
Change-Id: I8c17adcfb00939de69cd7c5272355fa54a162415
Original commit hash: 18e00dbf708dbf41345b2bd024e430bd2b2d7f99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 893e413e9e4686a314fbccd8d498fb4c07955cec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:20 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Fix defined but unused error due to earlier checkin

QueueCredit variable to be commented out

Hsd-es-id: N/A
Original commit date: Mon Mar 2 09:31:54 2020 -0800
Change-Id: I8751fcc28a37549dc3044651689e732079f8d616
Original commit hash: ca081b0be01a9020810b35de2d7900ff28e7c0f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9f19134466cb96ad5565cc83924c000e1aaeb6f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:18 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: N/A
Original commit date: Fri Feb 28 12:50:54 2020 -0800
Change-Id: I7815a608d2cf35a08351b383ac1f5017f36a0e7e
Original commit hash: f851324288e3a4bc216e98346fca6ffd4353b183

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6e1d73ef33e43beebc8e7cab7a3713ca5237a0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:17 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC][LP4x] SAGV hanging in ECT with LP4 on SAGV points 3 or 4

Temporary W/A of setting WPQ = 64 and not touching this register later in same SAGV point

Hsd-es-id: 22010348355
Original commit date: Fri Feb 28 12:30:08 2020 -0800
Change-Id: If42c333258f209d9da747f90b7d6def5ef854ffc
Original commit hash: beb309da2b9b86fd64ec83752c910c77d4e7c71a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 1554a518f9a0c787e8e1c729423b5181eb3ccca8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:15 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: N/A
Original commit date: Fri Feb 28 12:43:38 2020 -0800
Change-Id: I0a8cc21fa507311ef2aa79c23a14ec5b9b02b23f
Original commit hash: 73db1f0b625cec4a5f4b58289027d41197c2cdcb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 58bea8ff2071761e138fad448f0dc302067f4401 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:14 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][B0][DDR4][LP4][PO] Timed out sending MRH command and Various Training Steps Hang on MC1 waiting on cpgc test_done

Issue: MC1 starts in a bad state upon first MC reset with specific QCLK freqs

W/A: Until B2 Stepping. Check the StallDrain register for determining if MC1 needs resetting or not.  If so, reset via
     handshake with ucode and restart flow of MrcStartMemoryConfiguration call table.

Hsd-es-id: 22010307972
Original commit date: Fri Feb 28 12:07:14 2020 -0800
Change-Id: I033780e1c74e5077e86834cb2da20554ee6644b1
Original commit hash: 3fc2e071238a8fb0612882b09a0dcc733f368c2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: e92ed912dcd9083f63804889f83499fbb928121b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:12 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: N/A
Original commit date: Fri Feb 28 12:26:45 2020 -0800
Change-Id: Id53020056853c6045ecd1c00e0154bdcbd250870
Original commit hash: 3d762d797822eb61bba067cbbd0e820a42f13b2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3280613186b1e316c73ebfb80f49ddffa4ccaa9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:11 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Bad TxDq margins in basic training are due to TxDqDccOffset being overwritten by SenseAmp training

Change: Update TxDqDccOffset in MRC cache in SenseAmp training
Hsd-es-id: Update when filed

Original commit date: Thu Feb 27 10:05:27 2020 -0800
Change-Id: I497339489f2bfa38e758e509c3d12109520c95c0
Original commit hash: 2915ea558d6582ee45fb823e2df845de499f91fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 47018692e260444e0b50f66c03352a6c14ba3fb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:09 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: ReadRankMux2ndStg/TxEqrankMuxDelay/TxPerbitRankMuxDelay Shadow CR is not used

Issue:
    TGL-B0 DataControl3.RxRankMuxDelay_2ndStg = 3 should be set to 3 for all memory technologies

Root cause:
    TGL-B0 DataControl3.RxRankMuxDelay_2ndStg = 3 was set for DDR4 only, at MrcDdrIoInit()

Change:
    Remove conditional in MrcDdrIoInit() and set DataControl3.RxRankMuxDelay_2ndStg = 3 for DDR4 and LP4

Hsd-es-id: 2207343853
Original commit date: Fri Feb 28 11:18:15 2020 -0800
Change-Id: I05fdf85435683e49705b5d37d164cc70a42a12fe
Original commit hash: 20d308a6259ccad5c705f07858822ae16d84d1c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ae50ed61ec8115b70d4a8b673b6c52e901c13b01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: None
Original commit date: Fri Feb 28 11:24:08 2020 -0800
Change-Id: I8557ff1e29719eca1271ff2d6b9999f8f8a3becf
Original commit hash: c834a4bc148c9ec637042a140bd89ed742fb2dfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 542e9c0ff13857a85c9ab827f7a850c871e8744a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:06 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] Re-Enable by default LPDDR switch Vddq V-F Curve

Issue:
    V-F Curve calculation is not taking effect

Root cause:
    VccddqVoltage is fixed to 700mV due to Inputs->NewFeatureEnable2 = 0

Change:
    Remove the conditional to preserve V-F curve value calculated instead of 700mV static value

Hsd-es-id: 22010345414
Original commit date: Thu Feb 27 11:57:35 2020 -0800
Change-Id: I2489845db640f1047cd05ccd03e1274415553369
Original commit hash: eb858cbddffe1d36a30bc656efc65bbb037f9faa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f9de1fc1f82966757c23fd56a59c203f6263a8c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:04 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: None
Original commit date: Fri Feb 28 11:02:26 2020 -0800
Change-Id: I8e669d0e4328639925801377558347fe7cd52fcb
Original commit hash: a41559afffafdb6b4daf76e0c8558d323e4a6c40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a1dfa6218d4ba9969d4678919a981e63e5b36c46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-B0][PO]: Bypass VccDLL due to BSODS on LP4x/DDR4 due to memory corruption at > 3200 MT/s

Issue:
    TGL-B0 stepping set to VccDLL Bypass for all frequencies and memory types

Root cause:
    VccDLL should be enabled for datarates >=3200 MTs regardless of memory technology and should be bypass <=2133 MTS

Change:
    Remove condition to VccDLL Bypass for TGL-B0 stepping

Hsd-es-id: 22010345461
Original commit date: Thu Feb 27 17:32:18 2020 -0800
Change-Id: I7d4303fb86749224821328a2551da04ee0ebd45f
Original commit hash: efdfc0b9692f786ec558539e4999d5a679f1357f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: c53a0c01c962c659b49f78fc82996942e45a3cd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:01 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL -U]p[B step] Change VccDLL target rail sweep from binary to linear search

Issue:
    Current VccDLL target rail sweep search is doing big jumps in between values

Root Cause:
    Code for VccDLL target rail sweep is executing a binary search

Change:
    Change VccDLL target rail sweep from binary to linear search

Hsd-es-id: 22010307988
Original commit date: Wed Feb 19 18:13:46 2020 -0800
Change-Id: Ica2887c683fd63938c69069570a0f295d3049147
Original commit hash: 243f06309ea7ab5e4043ec1f0afd837f72f43146

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 5ef39f294129dc3bb548950fe1626d4b094398de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:07:00 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: None
Original commit date: Fri Feb 28 10:46:08 2020 -0800
Change-Id: I61acbd203c92b43462c193709c512e46ef0e97a8
Original commit hash: 6533a2f74f476926f941aef3de712fc9ce74c93a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 974e675503ee021687a8ed0336de163b69f4d169 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:58 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] CMOS Debug knob for enabling MRC Time Measurement

CMOS Config 0 (CMOS Address 0xDD) Bit2 for enabling MRC Time Measurement to allow for regression to gather boot times

Hsd-es-id: 22010311511
Original commit date: Fri Feb 21 18:20:20 2020 -0800
Change-Id: Ie17b4552106c1bf644906de5ab8bb5363d794b19
Original commit hash: 4eff342b2c206d1ce777e23eb570b3672cdc4ddb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h

================================================================================ 
Commit: f80a0c950b49ab0058dd6befa907e90a5a0763af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:57 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: None
Original commit date: Fri Feb 28 10:16:40 2020 -0800
Change-Id: I98590139a45b02ab43560dc9cf262c78df594182
Original commit hash: 22e6a80f22af7b952e5b532b86ca663df5ed5556

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4698819184ee7edce545cf168deb59d907327520 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:55 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][B step]  Remove MrcTmeInit   in MiniBios

Issue:
    Mrc TMEinit needs to be commented out in miniBios

Root Cause:
    Current fusing is TME disable users rely on running scripts to set fuses.punit.tme_en = 1 to avoid mini Bios errors
    at MRC done

Change:
    Move TME MSR Access under TME enable check as in full bios fix

Hsd-es-id: 22010302495
Original commit date: Fri Feb 14 15:38:48 2020 -0800
Change-Id: Ic43ec4da626689ef411fa56ec17702e79cc65f2d
Original commit hash: 527c440a778221fb16dce916b2a55edc14e31157

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 3a92638dad769768500e9a3197297f33ba22f465 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:54 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: None
Original commit date: Fri Feb 28 09:46:42 2020 -0800
Change-Id: I52c49e6f8152c58c2bfb27e530bb1066103c270e
Original commit hash: 14ec98708a7ff33c2bba9a6a453d275eacb37cd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 283eceb6a3f2240fd09d17ce7fbbbe9d3e43337d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:52 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: B0/P0 RxVrefOffset tick size is the same as RxVref

We were under the mistaken impression that the RxVrefOffset tick size for B0/P0 was going to be half that of A0,
while the RxVref tick size would be the same in both cases. As it turns out, design confirmed that this is not true,
and that they are the same in both A0 and B0/P0.

Change: B0/P0 RxVrefOffset tick size is the same as RxVref
Hsd-es-id: 22010310912

Original commit date: Fri Feb 21 14:34:57 2020 -0800
Change-Id: I1d1814115832d341737b7af87292b1959913d749
Original commit hash: f7eee2bf8a2758d5bc9d430dc20c15a626e09370

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 5884df8f4b3de6f991cc4dc07c38c069f477f624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:50 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.6.1.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Thu Feb 27 23:11:42 2020 -0800
Original commit hash: 0330ac68dbbd2d1c136c0c5ac889434c7550d2df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 83a170fe1edc29ccf1e85d27f061a7b988b08932 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Mar 6 09:02:11 2020 -0800
Change-Id: I933cb16c2b99dfd0f3cde0d59a3bd78a6d2b29ef
Original commit hash: c8ba61e2766b6b58898922068320ad3ccaec30f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d00afdf3892a2a0880c7327fc40b1ab755e8dc0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Fri Mar 6 08:54:36 2020 -0800
Change-Id: I301edd3f5a2dca1702e3e207684f4a74c7ccba0c
Original commit hash: 70dc3275ae20eebd2f7243b365724adc9558571a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: b616d838dcb1cae2687d2d8857d05f6bf913f4a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3105_00

Hsd-es-id: no sighting
Original commit date: Fri Mar 6 08:14:50 2020 -0800
Change-Id: I09978432e76612fad0cf22adf4aa014109c5e5d7
Original commit hash: c035124ceabe991bfa7be120abceb10fcc7c04ad

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2bc273a0ec5a6cf4c43706074390df0c385d29ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:31 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove ASSERT when SBI msg fails

- Remove ASSERTs after PchSbiRpPciRead32 in PcieRpLib
- refactor BuildPchInfoHobs () in PchHobs.c and PchHobsEbg.c (use GetPcieControllerConfig () instead of using copied code)
Hsd-es-id: 14010736644
Original commit date: Tue Feb 4 18:51:57 2020 +0100
Change-Id: I82eb2f92cfef0ec8168cd2325ff1eed3edcf75bc
Original commit hash: d00f7578ce7b4b002d073af1270d6d67c3e9ba02

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: 04753543d7c5209eeeff040fd1b65cf0e0277c87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:28 2020 -0700 
-------------------------------------------------------------------------------- 
Fix JSL Regression
  -- check for simics environment
Hsd-es-id: 16010857313

Original commit date: Thu Mar 5 16:19:11 2020 +0530
Change-Id: I64c4c5cf78815dc0cf68174e160b44365002e4b1
Original commit hash: d9283c95ea9f7fdf438265092998cddb452be663

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.inf

================================================================================ 
Commit: c8f9a8fb12ea3f54b94aebbd41437136fa685670 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:26 2020 -0700 
-------------------------------------------------------------------------------- 
18010666922: [ME] HSIO Lane Assignment (FiaMux) - Add FiaMux update on enter setup

Hsd-es-id: 18010666922
Original commit date: Thu Feb 27 13:30:00 2020 +0100
Change-Id: I81abdef9311f2104041b77bce603b838cb12cd7c
Original commit hash: 1e59234f4c429a6c44082d871fe540becd70d686

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/Include/Library/MeTypeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf

================================================================================ 
Commit: aaaa9f6dce0fab2421e032498c4d3cc1c296ae1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:23 2020 -0700 
-------------------------------------------------------------------------------- 
[EBG] Client include directories should be removed from EBG dec file

Include of IpuPreMemConfig.h in SiPolicy.h has been removed and added to related files.

Include/ConfigBlock/Ipu depencency in SiPkg.dec.template has been removed for Emmitsburg.

Hsd-es-id: 1809943908

Original commit date: Fri Feb 21 16:20:36 2020 +0100
Change-Id: I25d39139e4286b04cd49885d9e85377b2e9b8a8e
Original commit hash: 4105ac317ccb07742d21a3b1fdbf059ea7adcca6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/Library/PeiIpuPolicyPrivateLib.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 1066aeb54b20c3d27405dea86323876791e5a101 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TG][IMAGING]Add Clover Falls CVF Driver Support

Add support for the CVF companion die interfaced with TGL RVP over SPI.

Hsd-es-id: 16010839278

Original commit date: Fri Jan 17 16:05:10 2020 +0530
Change-Id: Ic06292e6c8ea017cf23712b4ae221be1054664aa
Original commit hash: ebd1e677a5f74c70acdf09028419d306167d73f4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1758cb6990c0a40268ba67321b2c22abdfb78a2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:17 2020 -0700 
-------------------------------------------------------------------------------- 
PlatformSamplePkg: Update SSDT table OEM id value as per ACPI spec

Update SSDT OEM ID to 6 bytes pre ACPI spec.

Hsd-es-id: 16010751574
Original commit date: Wed Mar 4 16:45:24 2020 +0800
Change-Id: I9f0c22d221839c54413bc4f234a5f787b2aae157
Original commit hash: 8f2453eb25d531ea2d27546dfd64c7badc2e68e4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Acpi/AcpiTables/zpodd/zpodd.asl

================================================================================ 
Commit: a0c12da400fb3c4f80093728eb83aa6473efbedb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:16 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Mar 6 09:41:47 2020 +0000
Original commit date: Fri Mar 6 09:41:47 2020 +0000
Original commit hash: b1966d56b028350446f5bfa24b20a4d6d5d06d76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 331cd40cd708e19ed7a53d9e93b473f24dbc9544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:12 2020 -0700 
-------------------------------------------------------------------------------- 
TCSS - GPIO VW Index setting is incorrect for TGL-LP and TGL-H

1.Implementing GPIO VW Index setting for TGL-LP and TGL-H and
2.Rename IomAuxOriSetting() to GpioIomAuxOriSetting() and move it
  to corresponding GpioPrivateLibVerX.c for each platform.
3.Implement AuxoriOverride function for TGL

Hsd-es-id: 1507710805
Original commit date: Fri Mar 6 11:08:43 2020 +0800
Change-Id: I63e168b7616ca9bf714c7eee98554e5951f0ccd4
Original commit hash: 451edd8e3915c27ba0a71ab6a39bd0fb6c1cee41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 1e6ca0f68ffcb5fa48529a84ae006f7d55c35680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:06:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Missing the Pcd declaration on any inf file can't be caught during build time

For current design, we encourage people to use #if FixedPcdGet statement for PcdsFixedAtBuild type pcd on all the source code files, however if the pcd is not declared on any inf file, for now the complier will just assume the pcd value is False or 0 even people set it to True or 1 on dsc file, the behavior is different than what we expect and it has been bring many issues to Client.

Hsd-es-id:1507753088
Original commit date: Mon Feb 24 19:55:29 2020 +0800
Change-Id: Ib5b94d3398627297d7899725c544f56f792cb964
Original commit hash: f95a939e8426810fc33dd85fbfdb0eade04583e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgBuildOption.dsc
TigerLakeBoardPkg/Library/SiliconInitLib/SiliconInitLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Features/UiApp/UiApp.inf
TigerLakePlatSamplePkg/Library/DxeFirmwareVersionInfoLib/DxeFirmwareVersionInfoLib.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf

================================================================================ 
Commit: 436283940f2374709ed79fa1bcf293a74d9526b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:59 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Setup: Add back necessary code that be dropped before

Add back necessary code that be dropped before.

Hsd-es-id: N/A
Original commit date: Fri Mar 6 11:27:59 2020 +0800
Change-Id: Iba643aeea23a959226103c4b08ad49cdffc9fd65
Original commit hash: 4829b4af3f0129464cf050a4aba7ced6a9d9165b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: f14fd5303dd18037124206641363dcbdb0e4300e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:56 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S]: Remove IED_STRING and SMM_NEHALEM_IEDBASE_OFFSET

https://git-amr-7.devtools.intel.com/gerrit/#/c/74525/
is the patch to remove IED code in CPU.
https://git-amr-7.devtools.intel.com/gerrit/#/c/74955/
is the patch to remove IED code in MRC.
https://git-amr-7.devtools.intel.com/gerrit/#/c/75370/
is the patch to remove IED code in SA and platform.

This is the patch to remove IED_STRING and SMM_HEHALEM_IEDBASE_OFFSET.

Hsd-es-id: 1609620457
Original commit date: Fri Mar 6 11:07:08 2020 +0800
Change-Id: I9f34eb09ab4e4a011e39ac459232035dcd6a74e7
Original commit hash: 01d1813041153b8471d5cc191b0d3392dc0c0832

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h

================================================================================ 
Commit: 682189cdb2e28812619a22d0077d70382393946b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:52 2020 -0700 
-------------------------------------------------------------------------------- 
Move OVERCLOCKING_LOCK earlier and Set OVERCLOCKING_LOCK bit by default for CVE-2019-11157

- 2209233919: Move OVERCLOCKING_LOCK prior to 2nd microcode load
- 2209233920: Set OVERCLOCKING_LOCK bit by default

Hsd-es-id: 2209233919
Original commit date: Wed Mar 4 17:17:18 2020 +0800
Change-Id: Id1890d48ba1a23912b2d72827b8cf32fc0d0b710
Original commit hash: 2b58cafadadfb60a1a8975e1415d341558f4c051

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 1bac8ed56b44b1c8307669c4033898ce7703f245 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:49 2020 -0700 
-------------------------------------------------------------------------------- 
Package/Module: Sync CapsuleCreate_Harmonized_v03_WW49 capsule build script update

Sync CapsuleCreate_Harmonized_v03_WW49 capsule build script update.

Hsd-es-id: N/A
Original commit date: Mon Feb 24 14:30:53 2020 +0800
Change-Id: I7e7902c7b45c292a5f0fa8d5773531491b7d7775
Original commit hash: 9146b3335ff72783644423652878025691b0bd41

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBtGAcm.bat
TigerLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 8962668a2d4901277908dc3e3779fea476f62d41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:46 2020 -0700 
-------------------------------------------------------------------------------- 
TGL U Security [A6] : IBB fails to verify OBB authentication loaded from flash during sys boot up.

Update PcdFixedDebugPrintErrorLevel from 0x80000046 to 0x80400046. (0x00400000 for DEBUG_VERBOSE)
Use DebugLib from MdeModulePkg\Library\PeiDxeDebugLibReportStatusCode\PeiDxeDebugLibReportStatusCode.inf for DXE phase to avoid DEBUG_VERBOSE trace in SmmClear/SmmTrigger function of SmmControlDriver caused the BSOD issue while booting to OS

Hsd-es-id: 16010370727
Original commit date: Thu Feb 20 15:28:05 2020 +0800
Change-Id: Ib37290402629893945e29f03f4c888248f22b8b7
Original commit hash: d32c04019e1ac72fe6cad0e13dc01cb336e534e2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 30eb1cc4edadc13e8998c295361f8fb20a3d0dde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:42 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/BiosInfo.h: Remove it and use the BiosInfo.h in Edk2Platforms

Remove the ClientCommonPkg/Include/BiosInfo.h.
Use the Edk2Platforms/Platform/Intel/BoardModulePkg/Include/Guid/BiosInfo.h.
Also modify related files in ADL, RKL, JSL, TGL.

Hsd-es-id: 1507840919
Original commit date: Thu Mar 5 17:11:39 2020 +0800
Change-Id: I0cc563aaee1e2b6ccc41a645314a24bfb059d7d1
Original commit hash: 817400b62b01c806d90b8f11c339bbb24470fe62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/BiosInfo.h
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
TigerLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c
TigerLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.inf

================================================================================ 
Commit: 8c5d768ccdc4dd3567b0d5ac603d39e0a76138a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:40 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/FmpDeviceLibMonolithic: Implement the first boot indicator logic after capsule update

This commit set variable BootStateAfterCapsule to indicate
it is the very first boot after capsule updates
so that Monolithic driver can consume.

Hsd-es-id: 22010325847
Original commit date: Wed Mar 4 21:55:04 2020 -0800
Change-Id: I1d5486ed4391a2874d8c9bf71bd447ecf9b86cb7
Original commit hash: f77d0ca907292f6ea3c94af32915596d234ab9e7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf

================================================================================ 
Commit: 6f6a67f8c993cf7dbfdde05a265b15b38e3df14d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:36 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/PeiPolicyInitPreMem: Remove redundant SiCreatePreMemConfigBlocks

FSP API mode doesn't expect ConfigBlocks with Si default values
to be created on Policy Init call in platform code PreMem and PostMem.
FSP API mode just expects the buffer with default UPD to be generated.
However, the original PolicyInit for PreMem and PostMem still runs
SiCreatePreMemConfigBlocks () to create ConfigBlock redundantly
in FSP API mode.
This commit removes the redundant SiCreatePreMemConfigBlocks call from
PeiPolicyInit for PreMem and PostMem.

This causes X-compatibility modules failing to locate
Compatible Memory Init PPI, which supports compatible policy load default
functions, as the PPI gets installed in FSP-M. With this commit,
X-compatibility module successfully locates the required PPI.

Hsd-es-id: 1507821151
Original commit date: Wed Mar 4 11:45:45 2020 +0800
Change-Id: I2ad496288a8d9081ca64511529179757fc50a2a6
Original commit hash: c934ff79c7f73dab185d6d351ec68be996ca2436

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInit.c
TigerLakePlatSamplePkg/Library/PeiPolicyInitLib/PeiPolicyInitPreMem.c

================================================================================ 
Commit: da33d55afabd3b7801a222b39bb87b390b2fae17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:27 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S]: Remove IED code from SA and platform

https://git-amr-7.devtools.intel.com/gerrit/#/c/74525/
is the patch to remove IED code in CPU.
https://git-amr-7.devtools.intel.com/gerrit/#/c/74955/
is the patch to remove IED code in MRC.

This patch is to remove IED code in SA and platform.

Hsd-es-id: 1609620457
Original commit date: Mon Mar 2 11:01:10 2020 +0800
Change-Id: Ib11cfd7665c25370ab7b7d00f37933f8dd1be6f3
Original commit hash: e2179e6a5ff66dee38a017b14193d12546799c24

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 16ad80e9f274c90c6cf7e76d8ca6fe50bfb759af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Mar 5 13:19:31 2020 -0800
Change-Id: Idb078fd95af41bae0d42a560be16a778f9c41109
Original commit hash: 2d08b6c2a1324e255f85892cc977a8632c4ca94a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fd5d7bac1d63861a396925bb0fecffe85d86f1e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:09 2020 -0700 
-------------------------------------------------------------------------------- 
BoardPkg: Yellow Bang for GBE

LAN_CLOCK used for Gbe Clock Usage type

Hsd-es-id: 22010344339
Original commit date: Thu Feb 27 21:09:09 2020 -0800
Change-Id: Ib22eb4b67e8c4470a2dadfec697e5a3e358e34f0
Original commit hash: 3d62940fe5b9c292795821655ae69f84f03e9ac8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: 66b8e09a729ac6114242d2f687732e941e485628 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:05:00 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Important improvements and fixes for RST PMem caching

Adding checks for NULL Pointer to make sure there aren't invalid accesses.
Fixing Query Supported Functions Command to show 2 functions instead of 1

Hsd-es-id: 2207621010
Original commit date: Thu Feb 27 11:03:51 2020 -0800
Change-Id: Ie0e8c3d3fba2c16dae1d124faf661f37d326e6af
Original commit hash: 6ef40f8067e4ede3dcd39e42ddde5692dbbce496

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxInterface.c
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl

================================================================================ 
Commit: 72949ef093f140cdc744b5df1e2476361d95a90f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:59 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Itss/PeiItssLib: Update PirxRegister array for version 2 of itss lib
 - Include D30 and D27 in array
   - D30 uses intx -> pirq in both LP and H
   - D27 uses intx -> pirq only in H
 - shift PirIndex of other devices accordingly

Hsd-es-id: 14011035626
Original commit date: Mon Mar 2 14:13:59 2020 -0800
Change-Id: I7c0865e5320b757ae68f1427d6507a1b2f13fd87
Original commit hash: fe11bd6ce164038887e42555d82819b1aff1dae9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer2.c

================================================================================ 
Commit: 5c1c5107d1e2cef217b9b1ed3e2aa00b8b62c1b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3104_00

Hsd-es-id: no sighting
Original commit date: Thu Mar 5 08:10:11 2020 -0800
Change-Id: Id096685ef7eb992c68752dd4e4e2727cae232660
Original commit hash: 9f612c7d7dfa0d19f7b5effec45f655d88e9096e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 00d30060c4ec55b6bfc66d6494b9aea0c0396f48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:49 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Intel High Definition Audio yellow bang observed in Device manager for SNDW config

When HDA link is disabled SDI0 and SDI1 should be disabled also.

Hsd-es-id: 16010796009
Original commit date: Wed Mar 4 11:42:37 2020 +0100
Change-Id: Iaf3f2aabba827fcd293f7fc65ec36df862caa5b4
Original commit hash: 5a60f0f56afd6cdbc57cf87963109809d087f451

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 3a8a6d398adb7756648902bdc2f2d8e68eb41cd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U/Y42][BIOS] TGL sending Set_Slot_Power_Limit message with incorrect scale field resulting in slot power limit set to 7.5W which by spec would be ignored by all ep devices and result in max allowed power of 25W - should be 75W for PEG ports

Hsd-es-id: 16010853975

Impacted Platforms: TGL, RKL, ADL

Original commit date: Tue Mar 3 23:46:29 2020 +0530
Change-Id: I6b838d7a13a7b5dc2f9366c55b1f73f877113dc7
Original commit hash: 4d047b5ff3fe0133d0fa67e3b74ab805dbe16a2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: d9511cfd3ce259ca2f0a2349b50d9dbb53dc6158 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:43 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Add DisableDImm Upds to partial header.

Hsd-es-id: 22010254355
Original commit date: Thu Feb 20 02:36:37 2020 +0530
Change-Id: Ic735ca4c7cb3d247134ec93d2af1211f44a97cbe
Original commit hash: 5fb2d3cc6736bc1b3a848201ef7f679649741de5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 4bffdbc886f22b25d8b8b10159cd97ccd5dbac9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:41 2020 -0700 
-------------------------------------------------------------------------------- 
ADL&TGL&RKL: Implemented CPU Package V/F curve.

This patch provides two VF point offset mode support: Legacy &
Selection. In Legacy Mode, setting a global offset for the entire
VF curve. In Selection modes, setting a selected VF point.

Hsd-es-id: 1507821853
Original commit date: Wed Feb 26 10:15:26 2020 +0800
Change-Id: Ieb2c01d46c6c75a18ac9d793cb7943328d4cb527
Original commit hash: 4864218248d5d4ab248a0b57ceb332b783265a78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuInfo.h
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/OcLibrary.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni
TigerLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 4e06971a7cac312ee578fdb1b5efe9b41e50e6e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Add Support for TGL-U DG1 XEP Board

Added support for TGL-U DG1 XEP Board

Hsd-es-id: 16010664171

Original commit date: Wed Mar 4 17:23:36 2020 +0530
Change-Id: Ia5ee4a3fee38d3c26eec9e325028cac9cb1f1ba6
Original commit hash: a9a9b89a145fb9dd4810dab113c6bad40df6c4ca

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPreMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PchUsbOcMappingTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiDetect.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: a5fd451cfd29f84e933078273024f07e94e7c195 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Fix for GP fault due to restricting MSR_SPCL_CHIPSET_USAGE

Added MSR_SPCL_CHIPSET_USAGE to Whitelist.

Hsd-es-id: 22010318504
Original commit date: Thu Mar 5 13:43:50 2020 +0530
Change-Id: Id1745e216cbbe0c75b37405002a9507162d937a3
Original commit hash: d64df0e8f52b9b7f53b89fb6c8130db90edf63bf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h

================================================================================ 
Commit: 66f917a96bb8b13dc3bf3f8a31149cf19f7d5468 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:25 2020 -0700 
-------------------------------------------------------------------------------- 
Update Advanced Feature References to edk2-platforms/Features/Intel

All the Client master projects need to be updated to reference the advanced features it currently uses in edk2-platforms/Platform/Intel from edk2-platforms/Features/Intel instead. The boot should be functionally equivalent before and after the change.

Hsd-es-id: 22010005419
Original commit date: Tue Mar 3 14:45:06 2020 +0800
Change-Id: Ib5e7cec0b8cf8fec10caa0da6111183e9c598bfd
Original commit hash: fe5c58279ae522baa1f55f5c0c8789d2ec042139

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 66c886e1970a9b5c78e0befc7956edbc52b47515 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:23 2020 -0700 
-------------------------------------------------------------------------------- 
Change the BROTLI_FLAGS to BROTLI_PATH.

Modify the BoardPkgBuildOption.dsc in TGL, RKL, ADL.
Change the
*_*_*_BROTLI_FLAGS =  -q 11
to
*_*_*_BROTLI_PATH  = BrotliCompressPlatform.

Hsd-es-id: 1507839938
Original commit date: Thu Mar 5 13:02:31 2020 +0800
Change-Id: Ieca03bcba15c3fd0b03121cb407d1cea6f8b95a2
Original commit hash: 4678d92772470502a3e3ef3829c4819bfbfb53bb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgBuildOption.dsc

================================================================================ 
Commit: 7c2e2ac215375b0acb276f36e6de0c2f30898719 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:20 2020 -0700 
-------------------------------------------------------------------------------- 
Fix that Msc of Cpu Trace isn't restored correctly while S3 resume.

Hsd-es-id: 1507577375
Impact Platforms: TGL, JSL, RKL, ADL

Original commit date: Wed Mar 4 11:10:59 2020 +0800
Change-Id: I103ed9a6e86ccb5f9975d159b90c8ab5864d2874
Original commit hash: cab286fbdaf9ed8841318e92af64467c17f52b33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
TigerLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.c

================================================================================ 
Commit: 32a104b8265e5047aa821943ff25e6914dd61d9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Enable DGR & NR 1.1 by Default in BIOS setup under Test Menu

Enabled DGR & NR 1.1 by default in BIOS setup under Test menu.

Hsd-es-id: 16010809938
Original commit date: Thu Feb 20 16:48:33 2020 +0530
Change-Id: Ic2fecfa8b78461bc05ba192e4c5bf603bfabee46
Original commit hash: 3310bfc79983158cd44f9d14909d8076d43835f0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 9b70c65e8bf649b9e73e09ababe5ad8794b97679 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:11 2020 -0700 
-------------------------------------------------------------------------------- 
[ClientCommonPkg] Update Advanced Feature References to edk2-platforms/Features/Intel

Hsd-es-id: 22010005505
Original commit date: Tue Mar 3 14:29:33 2020 +0800
Change-Id: Ib83486095645b67937a277dc374fd4ced2398349
Original commit hash: 137a84a407d08aa332bf322ae4583e800fe1da01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/BaseUsb3DebugPortParameterLibCmos/BaseUsb3DebugPortParameterLibCmos.inf

================================================================================ 
Commit: 33ebdf97eacee994f810d04d773a145b7cca91d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:10 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Disable CET for SMM by default

The patch disables Control flow Enforcement Technology (CET) in SMM
with shadow stack feature for TGL.

Hsd-es-id: 16010855501
Original commit date: Wed Mar 4 17:22:02 2020 +0800
Change-Id: I27ee9ab9f0b2d1363a24aa4a9e4b3cfd72e7da99
Original commit hash: c256fbd13778ded6a9dad0d256b6e132b1e2cb87

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 11bc62bb42f94c2620e4caf044aa378e6b4a98f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:04:00 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL] - Null checks added.

Null pointer checks are added to avoid undefined behaviour.

Hsd-es-id: 16010838162
Original commit date: Tue Mar 3 15:12:41 2020 +0530
Change-Id: I270e49b3fc462d632bd7fd31ce54680d512ac208
Original commit hash: 017db18e482f5627b61c89c68b350919dfaa9f07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLib/BaseGpioCheckConflictLib.c

================================================================================ 
Commit: 897b69eee89be95e2c0582306e10ad971491dc6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:45 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/Acpi:		Split PCI Host Bus from System Agent
TigerLakeOpenBoardPkg/Acpi:	Update references to System Agent registers
ClientOneSiliconPkg/IpBlock: 	Update references to System Agent registers
TigerLakePlatSamplePkg/Tools:	Update Intel ASL compiler to 20200110

This set of changes splits the PCI Host Bus device(s) using a _HID of PNP0A08 from
the System Agent PCI device using an _ADR of 0 (bus 0, device 0, function 0).
This corrects a longstanding violation of the ACPI specification, and removes
a warning emitted from the ASL compiler. Also copyright dates have been updated.

Hsd-es-id: 2206921981
Original commit date: Wed Feb 12 20:18:21 2020 -0800
Change-Id: I76d5a7dc95124c11b68e91d590b619a2e2353276
Original commit hash: 6272be791120ba77bac407e9253438d631e0b829

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxOpRn.asl
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxSsdt.asl
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciDrc.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/PciTree.asl
TigerLakeOpenBoardPkg/Acpi/BoardAcpiDxe/MinDsdt.asl
TigerLakePlatSamplePkg/Tools/Iasl/iasl.exe

================================================================================ 
Commit: 163a869ee11866fc7b466a06f551e10da1533d83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:41 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/SpiFvbServiceDxe: Fix firmware volume list for BIOS Guard disable scenario

NV storage area in SPI flash should be accessible
only through SMI if BiosGuard is enabled.
This commit removes NV storage region from the list
of firmware volumes which are accessible by FVB protocol
if BIOS Guard is enabled.

Hsd-es-id: 22010294975
Original commit date: Fri Feb 28 17:11:41 2020 -0800
Change-Id: I9c9b275d231faae1a641745bcfb5f16550308b78
Original commit hash: 76d3e77eae9159d2bd444bc0cf54835f642c9780

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.h
TigerLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf

================================================================================ 
Commit: c4c7112c43924f2ea0210c7c43b9ae2c70485eee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3103_00

Hsd-es-id: no sighting
Original commit date: Wed Mar 4 08:12:57 2020 -0800
Change-Id: I9bbbd43ae5794724344cc1562fa1d9102d0b3cfd
Original commit hash: bafef48f06fe7162d54793a41f43094d20e344dc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 619f1f43a2915dadc542d07ef29e1e9a28bf4e9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:29 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL-S][BIOS] Sighting - Assert when NVMe is connected to PEG10
Hsd-es-id: 22010358820
Impacted Platforms: ADL

Original commit date: Wed Mar 4 17:59:54 2020 +0530
Change-Id: Idb3f69e11fd534d1bf2b6b9c7f0abbd7e9349e19
Original commit hash: ecf139757d5b666cdf8184598cb07edf08ee780d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: e97d9f2c3fda40314fc96b327b399003afc31539 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:25 2020 -0700 
-------------------------------------------------------------------------------- 
18010488054: [ME] Remove HeciUniversalSendAndReceive ()

Remove local HeciUniversalSendAndReceive ()
Replace with HeciSendWithAck () from (MeUtilsLib API)

Hsd-es-id: 18010488054
Original commit date: Wed Feb 12 13:38:15 2020 +0100
Change-Id: I7c1a3e7a8568d3aa7fc290d4080c03a57e3a189a
Original commit hash: ced50ed644fe67add9859a4e743c2ae7f55b0e6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyPeiLib.c

================================================================================ 
Commit: 1261f992edf582b3338dbe35bf5c0212afdc29ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:20 2020 -0700 
-------------------------------------------------------------------------------- 
PEG PCIe 200ms delay from POFF to PON

    Added 200ms delay between PIN_OFF and PIN_ON to give enough time for 3.3V rail to power off during D3cold flows.
    Direct learning from https://git-amr-7.devtools.intel.com/gerrit/72251

Hsd-es-id: 22010246396
Impacted platforms: TGL
Original commit date: Thu Feb 20 12:05:00 2020 +0530
Change-Id: I8b2a7252a3c1f8daf6721bd067b6e010365a246d
Original commit hash: dcdf033131e7e35fa2d7525aeba77e7400cc1a3c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl

================================================================================ 
Commit: 9a4e201270d3ffcc43470f280545b6b97b0c0fe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:17 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove Pcucommon.h

Hsd-es-id: 1507608826
Original commit date: Mon Jan 20 10:33:36 2020 +0800
Change-Id: Id562929889a16c8c54cfa2d754ef7e05ca3c82f6
Original commit hash: 2cecfd34ce9c329956bfa5cfcf8c9ce454fc9c3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Register/Pcucommon.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsInitLib.inf
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: d7602f368c88c685a03ccd5063abccd234855c73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:12 2020 -0700 
-------------------------------------------------------------------------------- 
Implement Squelch setting for ASPM and PHY Recal request as per BWG section 6 in SIP17 BWG
Hsd-es-id: 16010799693
Impacted Platforms: ADL

Original commit date: Wed Feb 19 15:19:43 2020 +0530
Change-Id: I2892ac3440ba6fb98d7439041d67ff5bfa8253d2
Original commit hash: d2c5119af579d1b028e3cf2698570da27bb7c98d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: 82eb721302f2a3620562951329b8160acc48a29a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL_U AEP] Add support to detect SSD which is mapped with PCH

Add support to detect SSD which is mapped with PCH

Verified system booting to OS

Hsd-es-id: 16010664171

Original commit date: Mon Mar 2 17:44:14 2020 +0530
Change-Id: If5163012c15e1998fc0ee00666b77204ca1e0aec
Original commit hash: e23fee8b79529ad6478ca1fdd5a77a9871993d7a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: e39a676b2993a8ef36ca31f8b9d9c29a88196522 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:07 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL-S][VP][GPIO]: Four Unknown Devices Yellow Bang observed in Device Manager

GPIO ACPI ADS-S:
Communities: 0, 1, 3, 4, 5
Gpio Groups: GPP_I, GPP_R,   GPP_J,
             VGPIO, VGPIO_0, GPP_B,
             GPP_G, GPP_H,   GPP_A,
             GPP_C, GPP_S,   GPP_E,
             GPP_K, GPP_F,   GPP_D

Hsd-es-id: 16010057515
Original commit date: Fri Feb 14 15:44:58 2020 +0100
Change-Id: I8c4a6a23a168deb5dd502773ed75c97a0f3f838e
Original commit hash: acf22aa91e019a595da6e3b403d708df16fae46c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer4.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer4.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioVer4.asl

================================================================================ 
Commit: 9212addf800924ef07782220e5f5a57a61f44ad4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:03:03 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL] - Remove unused files and folders from Non-POR IP Blocks (Phase 1 - Non-POR IpBlock Cleanup).

Modified the JasperLake Source files to remove the below Non-POR IpBlock's sub-folders, which does not have any dependency from C1S source.

IPBLOCKS:
ClientOneSiliconPkgIpBlock\Amt
ClientOneSiliconPkg\IpBlock\BiosGuard
ClientOneSiliconPkg\IpBlock\CpuPcieRp
ClientOneSiliconPkg\IpBlock\Ish
ClientOneSiliconPkg\IpBlock\Overclocking
ClientOneSiliconPkg\IpBlock\Rst
ClientOneSiliconPkg\IpBlock\Tbt
ClientOneSiliconPkg\IpBlock\Tcss
ClientOneSiliconPkg\IpBlock\TwoLm
ClientOneSiliconPkg\IpBlock\Vmd

CHANGES:
1. JasperLakeFspPkgConfig.dsc :  Made PcdOverclockEnable = FALSE
2. JasperLakeFspPkg.dsc :
     - Removed unsused 'AsfMsgLib', 'DxeTbtDisBmeLib'.
     - Remapped 'PeiRstPolicyLib' to NULL Library
3.  JasperLake\SiPkgCommonLib.dsc : Removed unused 'DxeTbtDisBmeLib'
4. Fru\JslPch\CommonLib.dsc : Removed unused 'AsfMsgLib'
5. Fru\JslPch\PeiLib.dsc : Remapped 'PeiRstPolicyLib' to NULL Library
6. SiPkg.dec.template
     -  For Jasperlake - Remove 'AcpiTables' folder of Vmd,  Tcss and Tbt.
     -  For jasperlake - Removed the unused  NvdimmCacheInfoLib Library Class

Removed the below folders/files which does not have any dependency on the  C1S Source Codes
(Modify CrTools\..\ipclean_JasperLake.ini for excluding the below folder/files)

Intel/ClientOneSiliconPkg/Include/Library/PeiSpsPreMemPolicyLib.h
Intel/ClientOneSiliconPkg/IpBlock/Amt/IncludePrivate/AmtForcePushPetHob.h
Intel/ClientOneSiliconPkg/IpBlock/Amt/IncludePrivate/Library/AsfMsgLib.h

Intel/ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/Library/PeiVmdInitLib.h

Intel/ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/NvdimmCacheInfoLib.h

Intel/ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/ITbtNvsAreaDef.h

Intel/ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.inf
Intel/ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPolicyLib/PeiRstPolicyLibVer1.c
Intel/ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer2.c
Intel/ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer3.c
Intel/ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer2.inf
Intel/ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/PeiDxeSmmRstCrLibVer3.inf

Intel/ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
Intel/ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.inf
Intel/ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer2.c
Intel/ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer2.inf
Intel/ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer2.c
Intel/ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer2.inf

Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieRpInitLib.h
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h

; List of Directories to EXCLUDE.
Intel/ClientOneSiliconPkg/IpBlock/Amt/AmtInit/
Intel/ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/
Intel/ClientOneSiliconPkg/IpBlock/Amt/Sol/
Intel/ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/
Intel/ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/
Intel/ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiDxeAsfMsgLib/

Intel/ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/
Intel/ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/

Intel/ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/
Intel/ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/

Intel/ClientOneSiliconPkg/IpBlock/TwoLm/Bzm/
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/
Intel/ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/

Intel/ClientOneSiliconPkg/IpBlock/Tbt/AcpiTables/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/ITbtInit/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLib/
Intel/ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Protocol/

Intel/ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcLib/

Intel/ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/
Intel/ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/

Intel/ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/

Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieVgaInitLib/
Intel/ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/

Hsd-es-id: 16010839850
Original commit date: Tue Feb 25 06:12:08 2020 +0530
Change-Id: I442550af26cdf35cdbc5d3e54bc9c25fc24896ec
Original commit hash: 517c4f8fc5830c6b7cbaa9d7788cd9a98b15166c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e28d861d83148ade63bf84f44106526deaa60dd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][A6][IMAGING]LM3643 flash could not be ON
GPIO resource for Flash are not exposed for IR Mode.
For TGL, The GPIO resource has to be exposed regardless of Flash mode.
(Unlike LKF where the IR is using a global shutter sensor, which sensor will output strobe signal directly).

Hsd-es-id: 1507815573

Original commit date: Mon Mar 2 11:19:14 2020 +0530
Change-Id: I86fb00d84d3e36b6cae2cbccffb2794441fdb1f8
Original commit hash: f57092f7c8f675d5b237f7726f14a9a0d457af4f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 73a1de167d346611255b09322a9939b748fd2209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:55 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL] Update IA_COS_WAYS MSR default values

Updated CLOS MSR values through FRU

Hsd-es-id: 1609016428
Original commit date: Wed Feb 12 14:36:09 2020 +0530
Change-Id: Ic44486a309d77a72532d0d15151cf914d0d8936f
Original commit hash: 2d7fe9c9359d78c69e59a6dec23996032feb8ba4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 61d611a10e50f066175561161e843fa203bf0e96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:52 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Include/MultiPlatform/: Remove _* files

Need not the routing tables in MultiPlatform/_* files now, so remove them.

Impacted Platforms: TGL, ADL, JSL, RKL.

Hsd-es-id: 1507835588
Original commit date: Tue Mar 3 16:01:16 2020 +0800
Change-Id: Ia449d98662daef5b0a5ed69d1a2954bdc60608f8
Original commit hash: 3f421b3f8f7b025e3032e305e7470c1eb4b8e815

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/MultiPlatform/_Default_BusNumberTranslator.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Default_MpTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Default_PirqTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_RvpDt_BusNumberTranslator.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_RvpDt_MpTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_RvpDt_PirqTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_RvpM_BusNumberTranslator.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_RvpM_MpTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_RvpM_PirqTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Rvp_BusNumberTranslator.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Rvp_MpTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Rvp_PirqTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Sds_BusNumberTranslator.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Sds_MpTableData.h
TigerLakePlatSamplePkg/Include/MultiPlatform/_Sds_PirqTableData.h

================================================================================ 
Commit: f164bbac143b149f409f66f96172a1796230590f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:49 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/Library/SetupDataCacheLib.h: Remove it.

Now the platforms already have its own SetupDataCacheLib.h.

Hsd-es-id: 1507828328
Original commit date: Mon Mar 2 11:12:54 2020 +0800
Change-Id: I1b40ca9cb14d9b5dfbf4674c90e6c2f79b70a345
Original commit hash: 84b50ef41dfe73d3e573dd4bf87212cd43d3a665

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/SetupDataCacheLib.h

================================================================================ 
Commit: 6b476feafcbd218376990278c053d797ab56abc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:48 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Include/Protocol/FlashDeviceInfo.h: Remove it

Will not support FLASH_DEVICE_INFO_PROTOCOL any more.
Only use PCH_SPI_PROTOCOL now.
Remove the following:
  ClientCommonPkg/Include/Protocol/FlashDeviceInfo.h
  AlderLakePlatSamplePkg/Library/BaseFlashDeviceLib/*
And modify some related files.

Hsd-es-id: 1507827597
Original commit date: Mon Mar 2 09:22:44 2020 +0800
Change-Id: I0497d683814c80e7990017cb118bb4c7dbff84e7
Original commit hash: ab6907ecc20c4deea90b12bbf4599e01f534536d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Protocol/FlashDeviceInfo.h
TigerLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/DxeSpiFlashCommonLib.inf
TigerLakePlatSamplePkg/Library/DxeSpiFlashCommonLib/SpiFlashCommon.c

================================================================================ 
Commit: dad8c59bf14f6de801d6f06800e456f5c1f17e85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:39 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Restricted/Tools/ACE: Remove it.

Need not it now.
Remove the following:
  ClientCommonPkg/Restricted/Tools/ACE/*
  PlatSamplePkg/FixAceGcc.py

Hsd-es-id: 1507817484
Original commit date: Wed Feb 26 13:07:34 2020 +0800
Change-Id: I961c70a1d9bf5a774f3c0d8f03780f8a6dfc3b20
Original commit hash: bfc47bc7ed7e824014f317fc2a68af6762b5eeaa

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/PreBuild.sh
TigerLakeBoardPkg/prebuild.bat
TigerLakePlatSamplePkg/FixAceGcc.py

================================================================================ 
Commit: 23adb0ca31476dba5721380648ba0c883d7e93ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:29 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Handle ACM TPM_SU_STATE failure during S3

When using BootGuard profiles in which the Tpm2Startup is handled by the BtG ACM
module, BIOS should catch the TPM_SU_STATE startup failure and handle the
condition by issuing a cold reset.

  * The BootGuardLib will handle the cold reset request through the
    SiScheduleResetLib.
  * Added B_CPU_BOOT_GUARD_BOOTSTATUS_S3_TPM_STARTUP_FAILED definition into
    CpuRegs.h
  * Updated BootGuardLib to define and use BootGuardBootStatus as a UINT64 type.

Hsd-es-id: 14010338356
Original commit date: Thu Feb 27 12:57:33 2020 -0800
Change-Id: Icf5bd1b79b3ead44e593902f07a1e3bded5f368f
Original commit hash: 178df68407e857bd1ebd001724181d0e49e13f09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/BootGuardLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/BootGuardLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/PeiDxeSmmBootGuardLib.inf
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: 3ef36885dad02fa3f44c3bed8d00a032a3f8872d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:14 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/BiosInfoChecker: String correction in DEBUG message

This commit made correction in DEBUG message
so the validation tool can parse and detect
the strings.

Hsd-es-id: 1507738541
Original commit date: Tue Mar 3 00:10:01 2020 -0800
Change-Id: I640937fcea9967a72396691c898cc39c03f23348
Original commit hash: 0e4fd62c6dd26ed981c2168f232d75e1d8c2e2d9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c

================================================================================ 
Commit: ed38685e5ddf72e053906dea0b4f076be6eed58a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:02:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3102_00

Hsd-es-id: no sighting
Original commit date: Tue Mar 3 10:31:19 2020 -0800
Change-Id: I7155ae02471e4871a7549aee0cc51ab72789cea1
Original commit hash: 7818658fa90cf891e22b13a6c6a8a09365fa70f3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e14588731f49e3dd294985c532ca39ea5bce4b4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:56 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove usage of PchSbiRpPciXxx functions outside of PCIe lib

Removed the usage of the PchSbiRpPciXxx functions outside
of the PeiPcieRpInitLib in preparation to remove those functions
from helpers lib. Rst library will now use GetPcieControllerConfig
to get controller configuration and HybridStorageLib will use newly
created PcieEnableTrunkClockGate to enable clock gating on hybrid
storage.

Hsd-es-id: 1607351014
Original commit date: Thu Feb 20 18:15:47 2020 +0100
Change-Id: If9e973ce249b6e412fe380fb0959774994690173
Original commit hash: 763b2c32e5e82fa5964d23b89141a7a45b5a1c08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PciExpressHelpersLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibNoRemap.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemapping.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstRemappingNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c

================================================================================ 
Commit: 527f8a761430856e23fcc5e0c8428304bf8088d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:48 2020 -0700 
-------------------------------------------------------------------------------- 
Get SPI Component number routine is incorrect

Added bitmasking and shifting to SpiGetFlashComponentsNumber function
as it was returning not the Components number but the whole descriptor

Hsd-es-id: 1507825401

Original commit date: Mon Mar 2 15:13:55 2020 +0100
Change-Id: I26fd3e7a8a9ae2184e7eef6879443759da755b55
Original commit hash: ca172104d7d007860ee89b09eca6301bab66a557

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/FlashRegs.h
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c
TigerLakePlatSamplePkg/Setup/PchSetup.c

================================================================================ 
Commit: 6ae649891158132074e534f4bc586b321d4ccdf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:47 2020 -0700 
-------------------------------------------------------------------------------- 
PeiPolicyUpdateLib: Fix off by one issue in TypeC port mapping for PCH

CPU port mapping provided through PCDs use 1-based port numbering but
when iterating through the data code uses 0-base numbering hence the
need to correct the port number provided.

Hsd-es-id: 22010240178

Original commit date: Thu Feb 27 13:02:47 2020 +0100
Change-Id: Ia085efc41b19d81453e4944a7fcf010500a3dba2
Original commit hash: c80b33e46b6c6c94544561a3e58538f44dd889ab

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 7fa9788586ef82dd36a516565429af6866bdcc7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:45 2020 -0700 
-------------------------------------------------------------------------------- 
PchSmiDispatcher: BIOS_SPI_BC changes after S3 resume

Upon S3 BIOS Control register in SPI changes and doesn't reflect
configuration from before S3. To fix this adding S3 BootScript restore
for ASE_BWP bit to reenable the functionality on S3 resume.

Hsd-es-id: 2207685247

Original commit date: Wed Feb 26 13:13:31 2020 +0100
Change-Id: I5a640ec0fb1aaf13a0402ab53041e8c6693bcb62
Original commit hash: 7f3de0961b9886936c4c916eb47288a34a5a1bba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c

================================================================================ 
Commit: 21a28564b87b2e0e595d491e8bf9a7657b46e4e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PM] PS1,2,3 thresholds for IMPV9 VR (vccin) are programmed incorrectly in BIOS.

Updated values through Setup.
To keep data consistency, set data = 0 for MailboxRead in setup for VR_MSR type.
Updated PS2 value to zero as per WA : https://hsdes.intel.com/appstore/article/#/22010323207

Hsd-es-id: 22010318163
Original commit date: Mon Mar 2 11:33:51 2020 +0530
Change-Id: I58de3ac93a8ad7ec57c3643d1251c0fbc27da44d
Original commit hash: 4600a4371bbb8b42423ab850726fe127f3794c48

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 0f9a59d4ccd12437540b9c70cdad10730c3f7577 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:34 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Mar 3 07:44:52 2020 +0000
Original commit date: Tue Mar 3 07:44:52 2020 +0000
Original commit hash: 9171a9f068d70429605da088c25503a8c87a7370

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c402ca8e1301be4e1f09e53368e05b257ec31b7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:32 2020 -0700 
-------------------------------------------------------------------------------- 
Add API to determine if PMTCS register programming from CPU TraceHub initialization.

Hsd-es-id: 1307269568
Impact Platforms: TGL, RKL, ADL, JSL

Original commit date: Mon Mar 2 11:49:25 2020 +0800
Change-Id: Idf9c7a1c693a6063c083e724ed90e7c308d25084
Original commit hash: d909335f545f4ed460ce71643a1d3acf7f1f5824

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/BaseTraceHubInfoFruLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

================================================================================ 
Commit: 037334ce5cbdbe5526fe4a57db4a61b58e523f68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:30 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg MemoryInit: Remove IED code

https://git-amr-7.devtools.intel.com/gerrit/#/c/74525/
is the patch to remove IED code in CPU.
This patch is to remove IED code in MRC.
Another patch will remove IED code in SA.

Hsd-es-id: 1609620457
Original commit date: Thu Jan 23 16:55:49 2020 +0800
Change-Id: I9999f390db40ffbfe5e3d3302359c29a95b15308
Original commit hash: 2f2450bd4c61c3fc95cb7f121e24a5c991f27ced

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 52f3611e881373c4173fbf392e8aa2a8ae526199 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:26 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg SmmCpuFeaturesLib: Remove IED code

This patch is to remove IED code in CPU.
Following patches will remove IED code in SA and MRC.

SmmCpuFeaturesLib is consuming HobLib, but not adds it in inf.
This patch adds it explicitly.

Hsd-es-id: 1609620457
Original commit date: Thu Jan 23 16:55:49 2020 +0800
Change-Id: I63b2fd8b00a63a90e92a7a1888281f8d898c14d5
Original commit hash: af7166c8c9818ba55f8b633433e0838d286cb95f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 896a6ac01dc43be7a781285519a9e6881d498d9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:19 2020 -0700 
-------------------------------------------------------------------------------- 
Program Phy configuration setting for SIP17 controller - BWG Section 5.1

Hsd-es-id: 16010789211
Impact Platforms: ADL

Original commit date: Thu Feb 27 15:04:18 2020 +0800
Change-Id: Ia45face768c0a58f565f7f329c2266f5950a719b
Original commit hash: 84779675c0123f302a1156d6c1de21d6465edf8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: e1460892a56a6a159ffdca4f83ebc1f68aadf720 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][P0][2LM][PM] PEG60's PGCTRL.PMREQBLKRSPT needs to be changed to enable PKGC6 entry

As per SIP16 Brooks ICL-H 2LM, Programmed PEG60's [offset 0x5F4 Bits 2:0]
PM_REQ Block Response Time value to 101b (25 micro sec) in 2LM mode.

Verified the changes in TGL-H VP farm,
Booted to BIOS setup page and read the R_PCIE_PGCTRL values.
(R_PCIE_PGCTRL) Offset 5F4h value programmed to 0x5 (101b).

Hsd-es-id: 16010838022
Original commit date: Fri Feb 28 15:22:12 2020 +0530
Change-Id: Id61e975dc6e568b44e974e48201dc98640919e02
Original commit hash: 41798ec98a9c6763f262283fee0b86005df64c54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: a84a3f39f308830a7a00991c315c307ddb298ae5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DMI] BIOS required to set EBM (Elastic Buffer mode) prior to train the link to other Gen speed
Hsd-es-id:1507801706
Impacted Platforms: ADL , TGL , RKL

Original commit date: Tue Feb 25 19:02:06 2020 +0530
Change-Id: I014935fd750a8b84e9e9968e5739add71b89dee0
Original commit hash: a69ccd3aecc6c465862b8c54546a5d40b3c5b196

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: ba15545c6c11400ed397a273bcb5691f0f26a7ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:01:05 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: use binary compare for capsules instead of address and offset.

Previously, payload address and offset is inside capsule image.
After dependency is added into capsule header, an extra buffer is
used to store payload, so address and offset to compare is not valid
anymore, change it to binary compare to get the correct capsule.

Hsd-es-id: 16010797688
Original commit date: Mon Mar 2 16:28:04 2020 +0800
Change-Id: Ibc227de7af7c78a568b50bfdde340a4a21f48859
Original commit hash: 8b9c6964d9e94e507f0e570f39cc93e85689d5fe

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c

================================================================================ 
Commit: df11c436b5c498cbf5f16112014bf3c4c07cab1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][B0] Enable VT-d set options per phase - phase 4

EnableVtd - Enabled
LocalX2ApicAvailable - Disabled
DmaControlGuarantee - Enabled
VtdIgdEnable - Enabled
VtdIpuEnable - Enabled
VtdIopEnable - Enabled
VtdItbtEnable- Enabled
D3ColdEnable - Disabled
TbtVtdBaseSecurity - Enabled
ControlIommu - Enabled (enabled in phase 4)

Hsd-es-id: 22010097818
Original commit date: Sat Feb 15 13:22:16 2020 -0800
Change-Id: Ie85fa314ef216f6ab0be120a7b23428771734440
Original commit hash: 95f66c6ac20dd24508c9d6e84868f069a6bac03e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 94225c4aeae03806b6ceeec7b7266a879dcd3e7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL U A2] Cannot achieve C10.2 in windows because acpi cstate latency needs modification.

Made latency values to 0 as provide by pcode

Hsd-es-id: 2209673998
Original commit date: Mon Mar 2 15:47:02 2020 +0530
Change-Id: Id6ef74c299ec037ad50dbccd834aec39fae3d701
Original commit hash: 62d612c15837333bd15d6649c483a3b7d77f7c11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: db12784177afe8f1ca6b31f95008c505e6b6be85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Mar 2 09:03:08 2020 -0800
Change-Id: I49eddfe6b9ef021b8eeb378921fb481ae051c31c
Original commit hash: 757aeb80d61f6e341cf6226ca7ab6593585947a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8dac997bfd020e406860aa9a1cb91997ccecdda4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3101_00

Hsd-es-id: no sighting
Original commit date: Mon Mar 2 08:10:58 2020 -0800
Change-Id: I42a64d8b8b355e4d0dc248aa0b3785efc95fed6d
Original commit hash: 324f81c77a18d7729924b30d521efbf9b50667b8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 88d96972b535ae778d84a902813cc8814e930c8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:24 2020 -0700 
-------------------------------------------------------------------------------- 
18010648100: [ME] Enable MeFiaMuxLib for Dxe

Communication for FiaMux should be available in Dxe, to allow configuration in setup

Hsd-es-id: 18010648100
Original commit date: Mon Feb 24 16:08:13 2020 +0100
Change-Id: I5af72f2e0c2b89b7cb0b890cabee02b7956ca625
Original commit hash: 9f9b9706de396e60912e94c5b91ee4e0fd89fd32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf

================================================================================ 
Commit: 2b2a8be8ac76c7894911bb8caf1590229b6334d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:22 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS should set txrxdetpol for all root ports

TXRXDETPOL (BIT16) cleared for all root ports in LTSSMTRNCTL2 register

Hsd-es-id: 14010243125
Original commit date: Mon Nov 25 12:30:32 2019 +0100
Change-Id: I5b7c34e2a529becc66ff9766cbe9434c5f449b5b
Original commit hash: f99f099c5fab2a71eb7de1ab4eff0a143d9519c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieEqualization.c

================================================================================ 
Commit: c16ed4812acb659940485dbdfbe104be6c92ecc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] [GPIO] GPIO G4 (Power Enable) and G3 (Flash Trigger) pin needs to be mapped correctly

GPIO Groups DSW, JTAG, CPU, VGPIO_PCIE have been removed

Hsd-es-id: 22010246453
Original commit date: Fri Feb 7 15:35:04 2020 +0100
Change-Id: I7a009ef37de4829b2f5c7dd17ba95abd55f42c57
Original commit hash: 069d778900b80f07985b03e613c65f2b8dcdf3bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer2.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLibObjectsVer2.asl

================================================================================ 
Commit: 16928030ce3456d251ca662d156441ede0b04840 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:17 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Change FID calculation for ADP root ports

ADP-S root port's FID depends only on the root port index within
the root port(0 - 3) and doesn't need RpDevice number on higher bits.

Hsd-es-id: 1607351014
Original commit date: Fri Feb 28 12:40:26 2020 +0100
Change-Id: If1647f78cc292b9c7d6a46aa98487dac6c5c7dc4
Original commit hash: 6d306307b23ddb739f6cf63f36abd4946983a129

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c

================================================================================ 
Commit: 4c2f304e05146127ada926bfb74a01a939122627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:15 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL]: EMMC HS400 mode support not updated in PCH Hob in C1S

The EMMC HS400 Enabled status is not updated in PCH COnfig HOB
structure, from the Config Block. This causes the HOB data to not
get updated properly with the SETUP option update, hence causing
issue in the ASL EMMC _DSM method.

Hsd-es-id: 16010842900
Original commit date: Mon Mar 2 13:35:17 2020 +0530
Change-Id: I49887bc55ba2370e1515ee6848c187e3e35d20c9
Original commit hash: 8240d503e10c94aa3e4cbd12866d89693563d20e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c

================================================================================ 
Commit: d4d03a22345d8e52195c6a26bcab458c810ae689 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:14 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Starting from SIP16 PCIe Peer Disable feature need to be set up

For platforms that do not support peer memory accesses,
regardless of MCTP support, Peer Disable for upstream writes,
and reads has to be set up

Hsd-es-id: 14010023732
Original commit date: Thu Feb 13 14:53:33 2020 +0100
Change-Id: If6aa612bf85f5be8df9b60c22d789ae03ef46915
Original commit hash: 04f68b76d637b3d27c153cad194dd00579556ca6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 939a02e883c3d082408a488acf93cf3379ca92db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:07 2020 -0700 
-------------------------------------------------------------------------------- 
18010460057: [ME] Create single Inf for MeUtilsLib

+ Move IsInSmm () from HecoCommon library to MeUtilsLib

Hsd-es-id: 1809975306
Original commit date: Thu Feb 13 10:10:17 2020 +0100
Change-Id: I06dd2652f085e86774abb9c53adad5d023ea8497
Original commit hash: cf25ddc631a6c766a60e3ad1ac54c954a883c728

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/HeciCommonLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxeSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonDxeSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.inf

================================================================================ 
Commit: 4b95e27c79d9287680a42d3ffd5fb6f16a28e517 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:04 2020 -0700 
-------------------------------------------------------------------------------- 
Add support for FWU for Debug Mode platforms

Added support for FW update for Debug Mode platforms

Hsd-es-id: 1806160905
Original commit date: Thu Feb 13 10:29:51 2020 +0100
Change-Id: I322e82363d98dbe5eb4911ebe111529c9e3ca268
Original commit hash: 9bd611d4b6cedec7e4e9a1261a5c4d42b943fc81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/Include/BupMsgs.h
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/CoreBiosMsg.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/Library/PeiSiPolicyUpdateLib.h
ClientOneSiliconPkg/Include/MeState.h
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/PeiMeEnhancedDebugLib.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/MeEnhancedDebugHob.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLib/MeEnhancedDebugSupport.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLib/PeiMeEnhancedDebugLib.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: 632a1c8ed1b87262f7cb3005e8a00aa74dbf5580 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 09:00:00 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: FSP-S debug build out of space

Fix FSP-S debug build out of space issue.
Increace FSP-S size from  0x7D000 to 0x7D000

Hsd-es-id: 1507828174
Original commit date: Mon Mar 2 10:57:49 2020 +0800
Change-Id: I926058c5b714002ba09030bf245cada278b2dd82
Original commit hash: a654e222c7771b676ef961b2b057c15e5c737aaf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 5a288d84c5ac8851d1ff62d01ec24f3b08fe743d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:56 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Use structure format MSR definition

It is preparation to remove ClientOneSiliconPkg\Cpu\Include\Register\Pcucommon.h.

Hsd-es-id: 1507608826
Original commit date: Mon Jan 20 10:33:36 2020 +0800
Change-Id: I2d40237ed2b5d278f37bc9b39dce0845fe78a81c
Original commit hash: 46ee42b8979f3ca7f8ace8c2f339a974cd55c229

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/Include/Register/Pcucommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf

================================================================================ 
Commit: 3dfa3e6a788e8f7ba7c88b3a1461406030aa3cf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] SBIOS power state GPIO default settings change request

Adding DgpuLow GPIO table for TGL-H RVP, the GPU_PWR_EN_N(GPP_B17) pin will be modified based on the setup option.

Impacted: All TGL-H platforms.

Hsd-es-id: 16010782022
Original commit date: Thu Feb 20 14:41:57 2020 +0800
Change-Id: I0fba6b7306d36d9216f29380a8e5f9e6370b8e44
Original commit hash: f3a8f3a1a41d986b10309588f5858e6e19dc69e7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPreMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 26082e87c3aeeb34a18bf3683001a11565933760 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:52 2020 -0700 
-------------------------------------------------------------------------------- 
XXXPlatSamplePkg Hsti and NiftyRock: Use structure format MSR definition

It is preparation to remove ClientOneSiliconPkg\Cpu\Include\Register\Pcucommon.h.

Hsd-es-id: 1507608826
Original commit date: Mon Jan 20 10:33:36 2020 +0800
Change-Id: I6df75fc0a870c8208dfeac5ed4aa996fcd1b461e
Original commit hash: ce7735a319a81c8e040330057ddcdf0f86d9ff55

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SignedFirmwareUpdate.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h

================================================================================ 
Commit: d56178c5c7e5444e08dc162b000f45df7425cdb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] MRC version is not displayed correctly in BIOS Platform Information Page

MRC_REVISION_REG offset is 0x5034, according to MrcCrOffsetProjAdj(),
there is no offset for UlxUlt, but for H, the offset is 0xd834.
the patch here use the cpusku to differentiate the offset.

Hsd-es-id: 22010179437
Original commit date: Thu Feb 20 15:55:34 2020 +0800
Change-Id: Ia211b5ab30aa6512e3fc78fd521cb0360c06395d
Original commit hash: 0e823426f0ff711942b5a1eee8bcd05e14447581

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 5c465d2a9e5b60fe523a4efb4d4a1a4c22eb6ecf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-GCS] BIOS Setup Platform Information shows incorrect name and incorrect units for memory speed

Modify string to "Memory Speed  =  4267 MT/s" instead of "Memory Frequency = 4267 MHz"

Hsd-es-id: 14010732398
Original commit date: Thu Feb 27 15:49:24 2020 +0800
Change-Id: I9aa8a0888f6f65d8a941aadd5d5541ffe7ed05bf
Original commit hash: b30919b0adc8e6ce24b34e5de73c2b660a9e51a5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 5d34e2e587e29e6849000ca3420944137876f570 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:41 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL-S][VP_platform_nvme_n]: Incorrect value is observed in Read write tool

Fixed LATCH_EVENTS_C10_EXIT not be cleaned when disable Latch Events C10 Exit  in BIOS.

Hsd-es-id: 1507746413
Original commit date: Mon Feb 17 10:32:42 2020 +0800
Change-Id: I4bcd53546ce4980195ac901f4b2ad6f8e8050e69
Original commit hash: e6a3125ffeff7365f27b4b924d60361e8d729e2f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: f3dcb2c771d1041876642ee6f605cf2d09e5eec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 1 17:17:54 2020 -0800
Change-Id: I7d6501dae82de0b29b7d92da3a83349fb22da6a2
Original commit hash: 42c46ec8be91e9cf9c6fa8f50a9ae754fea6a3a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8b80043c85ee6d8832beec693458294fec99d380 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 1 17:00:37 2020 -0800
Change-Id: I5b5f8488b81c5f928de97c7f648e434af049980a
Original commit hash: 32898a2f3e35f64c28ca38a8b31a99c3899ba771

-------------------------------------------------------------------------------- 
[Changed Files]
.script.py
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e616d8fa585ccb1acc2ee874b2d4d0adf16f9029 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 1 16:14:40 2020 -0800
Change-Id: I37d6f878a036ec70563e7205b7837c3cc509d198
Original commit hash: ad593e63e84dc983fc70e66a208a6d19ec21c6be

-------------------------------------------------------------------------------- 
[Changed Files]
.script.py
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 78d38a0793e55112777cb12bbb0ef96c73d499b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Mar 1 08:56:50 2020 -0800
Change-Id: If87df1d59824a1698609a01ef17b540d14852cf0
Original commit hash: 06194e2b369b162c09755c475745927f578a45fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7995fbd660a58a57ea06584560ba10e12a4a392a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3097_00

Hsd-es-id: no sighting
Original commit date: Sun Mar 1 08:10:12 2020 -0800
Change-Id: I6d51d8493e6b6a0fddd445394877b173a6b412d8
Original commit hash: ef5ed4ec59f97275ed2e2bdab72b2669d649ce18

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f53127627b667617612f9acbf70c08adf3f51f7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:59:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Feb 29 08:57:57 2020 -0800
Change-Id: Ia03ea2700164b3b64f1b538eea28139b8791c09e
Original commit hash: 2d6c770548ea3f814304c8f64d083f47986819f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b6c5c0ad1e336a8a500afc6230f69be361b0f9f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3096_00

Hsd-es-id: no sighting
Original commit date: Sat Feb 29 08:08:59 2020 -0800
Change-Id: Idae19a70851b5509311072fa48398bf12a86ce21
Original commit hash: b0fb668c74dbf2fed9eb5de9a48d3f8ef2bb17fa

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4d02992fd3b47351141a0c05f2051a7dc59c0e37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:45 2020 -0700 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg: Adding SPR A0 PO safe knobs Setting Override function during bios build.

Hsd-es-id: 1507809997
Original commit date: Mon Feb 24 00:35:39 2020 +0800
Change-Id: I5eac92e85c6b6c9117b79a30b0d2bae09f852b00
Original commit hash: ab94300623c7343f5fa14e24ea963e2d67e9b029

-------------------------------------------------------------------------------- 
[Changed Files]
.gitignore
ClientCommonPkg/.gitignore
ClientSiliconPkg/.gitignore
TigerLakeBoardPkg/.gitignore
TigerLakeFspBinPkg/.gitignore
TigerLakeFspPkg/.gitignore
TigerLakeOpenBoardPkg/.gitignore
TigerLakePlatSamplePkg/.gitignore

================================================================================ 
Commit: 3aa66c83afa1cb37dfaec23d5d733d0250ed2b16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:33 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg\Library\PeiPolicyUpdateLib: Both I2C4 and I2C5 are enabled in BIOS, but function disable status is 1

Part 2 - TigerLake
Removed Policy override.

Hsd-es-id: 14010684928
Original commit date: Thu Feb 27 11:40:43 2020 -0800
Change-Id: I4bdbfd56b6d7dd0c7be4f9cc202e0662723b12ef
Original commit hash: 534833243598519aa29224539e94bf1716cec3ce

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 603681091dcd4e515fc292c518c213ba7402654a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:29 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Update LPDDR5 SPD Byte6 in board code

Byte 6 in the SPD built into the BIOS platform code is incorrect, it's currently set to 0xB0 but should be 0xB8.
Without this change the capacity calculations will be incorrect for LPDDR5 and the board will fail to boot to OS.

Hsd-es-id: https
Original commit date: Tue Feb 25 09:23:50 2020 -0800
Change-Id: I02a299fce6d8a38dff22009de9442a73b67312e5
Original commit hash: c5ff575a5a6477d061ef930d467d7117872445e3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c

================================================================================ 
Commit: 82525a86d55a00492a0aa696e9548f530e4a549f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:19 2020 -0700 
-------------------------------------------------------------------------------- 
Configure PCH SBU pins for PCH Type-C ports.

Description:1)Changes to support both TCSs supported and not supported projects.
2)ADL PCH SBU config only for port 1.

Hsd-es-id: 2209589791 & 1507240184
Original commit date: Wed Feb 12 13:44:06 2020 -0800
Change-Id: I82e3682aa23b067f5c60324ab40ba2a79b2e707f
Original commit hash: d50e1249b9fa585f3e7a7b6a18977dd7fd7adea7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/TcssInitNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: a2dc5e4ff234a3f67bb8629c7e54b6c2561c7e7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Feb 28 09:25:02 2020 -0800
Change-Id: Id44f195e8c73300c82f74b4630ac9f04c33f146d
Original commit hash: bfdf3a033ee3cb1d511b2403f4c452fb2a1e6245

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a10728cb34bc2d0eabcf0e4e10073ad5744e2418 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Fri Feb 28 08:54:16 2020 -0800
Change-Id: I3e081eba3fe07f28cb44010fc3e5660c680f26af
Original commit hash: 45e43dcfd2ff3e1800ecaeb5df7d6d7597702e87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 785761e42e17a3a8e370599dd0e8ddb6eebf4fd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3095_00

Hsd-es-id: no sighting
Original commit date: Fri Feb 28 08:23:19 2020 -0800
Change-Id: I9ccc10fedd33fa560752025c85a9449f4db973fa
Original commit hash: 73d64ff26c1e9b6454e259ea476ebba34f2b5c00

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8dd1be40b9648a3481574b5227105753a12704cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:58:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC_IanTest CI

Hsd-es-id: no sighting
Original commit date: Fri Feb 28 08:12:19 2020 -0800
Change-Id: I42e305ac12c931777a5cf78eac67aa1200311bf9
Original commit hash: e45fff593474f6fd3a549a57e971fa4f004b4d82

-------------------------------------------------------------------------------- 
[Changed Files]
.script.py
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ff540c174ae2156cdb2b3566c493f23805751498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:55 2020 -0700 
-------------------------------------------------------------------------------- 
Program Rx Master Cycle Decoding as per section 4.38 in SIP17 BWG

1)Program DECCTL, PIDECCTL and MPC[24]

Hsd-es-id: 16010800100
Original commit date: Tue Feb 18 21:05:35 2020 +0530
Change-Id: I64ae7a8e596e716f46136d63e2ef3a3115950a6a
Original commit hash: 240bd5366309da74f5d0eba400bdc632d82b63c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: fbded92bfb0349d89070685c9c62888df1f459c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Allow PcieSipInitLib to send SBI messages

Sometimes we need to access root ports registers via
the SBI messages. This commit enchances the
PCIE_ROOT_PORT_DEV structure with SBI interface which
will allow the PcieSipLibrary to implemnt PTM programming
or other flows that require SBI access.

Hsd-es-id: 1607351014
Original commit date: Thu Feb 20 17:07:09 2020 +0100
Change-Id: I5ce3e9f24b1eba9a5f11834af0b2e77f34ac7118
Original commit hash: 968a3b0700ef078588d15246bad20f804e72b6c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h

================================================================================ 
Commit: e1727fd70b905859db9926af479ae9a8224a78a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:45 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL][XCOM] Move PCIe Gen3 folder from IpBlock to RklFru

Move PCIe Gen3 folder from IpBlock to RklFru.

Detailed files/directories changes are as follows. The directories are
relative to Intel/ClientOneSiliconPkg.

File:
  SaPcieDmiLib.h
From:
  IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/
To:
  Fru/RklCpu/CpuPcieRp/IncludePrivate/LegacyGen3/Library/

Directory:
  PeiCpuPcieDekelInitLib
From:
  Fru/RklCpu/CpuPcieRp/LibraryPrivate/
To:
  Fru/RklCpu/CpuPcieRp/LibraryPrivate/Gen4/

Directory:
  PeiPcieInitLib
  PeiSaDmiInitLib
  PeiSaPcieDmiLib
  PeiSaPcieInitLib
  PeiSaPciePolicyLib
From:
  IpBlock/CpuPcieRp/LibraryPrivate/Gen3/
To:
  Fru/RklCpu/CpuPcieRp/LibraryPrivate/LegacyGen3/

Hsd-es-id: 16010823360
Impacted Platforms: RKL
Original commit date: Thu Feb 27 11:46:43 2020 +0800
Change-Id: I1b8128a6189c5ace6d424476fc0d497c6ce0e57e
Original commit hash: 10c77314faa3a94d8365c9098595c2531fbfbb54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/SaPcieDmiLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieInitLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/LowLevel/PcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PcieTrainingPhase3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PeiPcieInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiPcieInitLib/PeiPcieInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieDmiLib/PeiSaPcieDmiLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieInitLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingEqSettings.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/PcieTrainingMargining.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevelFactory.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPcieTrainingErrorCount.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPcieTrainingLinkRecovery.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegDisableSteps.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PciExpressInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieComplex.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTraining.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTraining.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieTrainingBdat.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLibDisable.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/SaPolicyPcieConfigParsing.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3b048e0d6e59d3d746423e988a994043258e1f85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:42 2020 -0700 
-------------------------------------------------------------------------------- 
PEG 60: Cannot exit from windows sleep and PCIe link stuck @LTSSM 0x48 (L2.exit) for Gen1/Gen2/Gen3 with Samsung970 EVO

Used SCB0 bit of SPR register

Hsd-es-id: 14010900879
Original commit date: Tue Feb 18 13:47:51 2020 +0800
Change-Id: Ibff9ec891b107dcc2d0a76fdb75d7208a773731b
Original commit hash: 2a7b11f5e5673642b7febfc2a6587d78d515b1d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: 7c545338274e0ade6163951c5c955db387041c12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:41 2020 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/SpsPeiLib: [EGS] ICC_GETSET_CLOCK_SETTINGS must be sent with reqClk = 0

For EGS platform, the BIOS must send ICC_GETSET_CLOCK_SETTINGS HECI messages with
reqClk = 0 (currently the messages are sent with reqClk = 2 which isn't correct
value for EBG).

Hsd-es-id: 18010457490
Original commit date: Thu Feb 27 12:15:10 2020 +0100
Change-Id: Ie8fff48cb60a48613fd5ac69cc3bdc80a458abf5
Original commit hash: 514650721b10259dd0a0dc61e5fb3057c0efd9ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/IccMsgs.h

================================================================================ 
Commit: 9cea8002b4826b294226a7bda51cd869eb108f3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DMI] Latest PM setting for DMI to be configure by BIOS
Hsd-es-id:1507801736
Impacted Platforms: ADL , TGL , RKL

Original commit date: Mon Feb 24 17:36:30 2020 +0530
Change-Id: I0546f839972a84df204d0dd58b453da36d4846e1
Original commit hash: c3d515770b210deb561ced49ee747d15b8873009

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 771dea8beaeec0a05782350335563dabab34aceb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3094_01

Hsd-es-id: no sighting
Original commit date: Thu Feb 27 22:23:43 2020 -0800
Change-Id: Ic50328f089604095622a9339bfbe4e16e63d8b71
Original commit hash: 9080ee1d83fab31e4f08d3036a4c8257e053958a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: efa83e40261aa4ed46e531863a966610ec4b3f3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:31 2020 -0700 
-------------------------------------------------------------------------------- 
Program registers for Chapters  4.16, 4.17 and 4.25 in SIP17 BWG

1)Program MPC2, MPC, EQCFG1, SMSCS and COCTL
2)Correcting DCTL2[12]

Hsd-es-id: 16010748098
Original commit date: Tue Feb 4 14:45:19 2020 +0530
Change-Id: Id33a165eb51a4f3cf4f4c77543edc6599efc4ef9
Original commit hash: 40bda52f3dbba96ce25b5e1648559ddf684c1b74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: 0117204b781356752ea1c0b6fd0aaef1ba7a0242 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:29 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.6.0.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: None
Original commit date: Wed Feb 26 12:00:17 2020 -0800
Original commit hash: f4b775f65763925678bc7d8703c4f922a7124c6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1c9fb6f545bdd4425fa634ef2e5be8379cf13d1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:28 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] TeamCity failure fixes

GCC size fixes
PDA Enumeration setup policy locations

Hsd-es-id: None
Original commit date: Wed Feb 26 10:09:45 2020 -0800
Change-Id: Id5b05e9abc53ce6f3180f612658c7a695d85a8bf
Original commit hash: 98f7ad808877ed9015799d2852e6dd24d5554ae8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 015249dcbe186879b902d536622a9c87520533ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Feb 26 19:25:06 2020 +0000
Original commit date: Wed Feb 26 19:25:06 2020 +0000
Original commit hash: cfe179e2c987aa376d20fb7f466b10ae1a741fd0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dd16191d5d0cae840bbafec8d31accbe657c87b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:25 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Remove change to EarlyLinearCentering2D

Removing this change as there is upcoming changes to fix this.

Hsd-es-id: None
Original commit date: Wed Feb 26 10:18:04 2020 -0800
Change-Id: I53d8424cae83406ab603e8ea31cccd0d201f8c71
Original commit hash: 99ed823ac32c88ce71c0dbf9d59c69b280e1e1c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 737c2671dd07a4c593cfcd861623ed3c625606d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Feb 25 00:02:28 2020 +0000
Original commit date: Tue Feb 25 00:02:28 2020 +0000
Original commit hash: f3e037c05cc89ef1de256d98fa9641bb70a26fa5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 18928cac04e1b754dec66d2b0586276d2d4f407b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:21 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][B0/P0][MRC][PO] Increase tRDRD_dr and tRDRD_dd by 6

W/A to unblock PowerOn Lab

Hsd-es-id: 22010317344
Original commit date: Mon Feb 24 13:29:41 2020 -0800
Change-Id: I14d1980b33c16a9a5d908ed3ae877b38a5f3a5f7
Original commit hash: 10312f58e292b491fb31f23136fc37186e003269

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 77afaee9b2ccfd4c2ae9b758884ba31de352ccc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:20 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Feb 24 23:48:50 2020 +0000
Original commit date: Mon Feb 24 23:48:50 2020 +0000
Original commit hash: 187a6cadf9cfa76a45eae543c717c5393be0d723

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eb784b88170b48810232fd74e6d1ced130be439e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:18 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][B0][DDR4][LP4][PO] Timed out sending MRH command and Various Training Steps Hang on MC1 waiting on cpgc test_done"

This reverts commit 89b2b6146b64a845805f8a227251f2056cd4027b.

Hsd-es-id: 22010301861
Original commit date: Mon Feb 24 13:24:01 2020 -0800
Change-Id: I595672a2762154b324c87fab9fa1da7a55ab5b80
Original commit hash: 0ccac9488fc1aae6d7c5064fb0456a945f50639e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a87ad1749ffc4c7e427519c472c7c5002babd21d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:17 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Feb 24 23:34:05 2020 +0000
Original commit date: Mon Feb 24 23:34:05 2020 +0000
Original commit hash: c599f6f591b42dc7190d697e4c6d92a230c7f0d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 17f5bd02bee7a181e74d87094d4a34168ff424d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:15 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][U/Y/H] MRC needs to set .m_comp_0_0_0_mchbar_pcu.comp_disable before MRC done"

This reverts commit 390ebb41fb3ce647c6b2d3c9a964c82c838d3249.

Hsd-es-id: 14010942817
Original commit date: Mon Feb 24 13:06:12 2020 -0800
Change-Id: I81327f5d5d71eff76f4dd1806c8bc8647f1a5f66
Original commit hash: ec277b16e319131830f77723fc43fe4faec74e7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7367d9be39066d1a6c4072e8eb5813e1729e1ef8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Feb 24 23:10:42 2020 +0000
Original commit date: Mon Feb 24 23:10:42 2020 +0000
Original commit hash: 1055ef09bbc398ac03bc8e22c866d1c994775dc3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b49cae52864cc2df4add1e35fd9be428056a4bb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:12 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-B0][PO]: memory corruption seen with LPMODE3 on DDR4 with IFWI WW08.4 (SAGV enabled/PkgC3 and deeper)

Temporary W/A of disabling SPID SelfRefresh and PowerDown for DDR4 and B0 only.

Hsd-es-id: 22010314717
Original commit date: Mon Feb 24 09:28:43 2020 -0800
Change-Id: Icd234058390e06333c3c91833ab1bb44a6f57bc2
Original commit hash: b12681f42da88e0adfc59b999dfe5155eda353b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 9b02546966e379308e33e1ae3008e00232820619 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:11 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 22 02:16:35 2020 +0000
Original commit date: Sat Feb 22 02:16:35 2020 +0000
Original commit hash: cfe258767ec83dcd8c352350d6b97c9563300b95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 647c145ef5df6d92630d1e75ce72e9515403eb2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:09 2020 -0700 
-------------------------------------------------------------------------------- 
C1S\MemoryInit\Tgl: [TGL-B0][PO]: Random BSODs due to memory corruption reported by CSME with PkgC3 and deeper during Warm Reset/S4

SPID setting updated

Hsd-es-id: 14010926939
Original commit date: Fri Feb 14 14:30:25 2020 -0800
Change-Id: Ia31c71a3ca5336b9824e25d602853f50fd2ae955
Original commit hash: 737144a06391ee8798f5e0b422f101c787e10acb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: b5e2ebde7ab8e1cf8e856fc5482f44f1ea4f2149 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:08 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 22 02:02:16 2020 +0000
Original commit date: Sat Feb 22 02:02:16 2020 +0000
Original commit hash: 723a675c12fca4f17b757fa3d425ca0390a78936

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 77455d89e31a4594eed600f2754044208d4cc69b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:06 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-B0][PO]: LP4x - Memory corruption seen when PPD is enabled

Update tPRPDEN to use JEDEC parameters without hardware additions (on A-step)

Hsd-es-id: 14010859061
Original commit date: Tue Feb 11 10:35:57 2020 -0800
Change-Id: Id2870f16929b48ff2ecdb8dd99b5e37c529eea6b
Original commit hash: 2d311af6192d488592950756a12e0cd4d574781e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h

================================================================================ 
Commit: 5b2c351927a81ce063e2185622396306d4e8cd34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:05 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 22 01:42:23 2020 +0000
Original commit date: Sat Feb 22 01:42:23 2020 +0000
Original commit hash: faf54ddba030a948f1cb24dda049387c7b53aec9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2e811f0f120c51f744f13929d7097c8cfc2599fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:04 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "C1S/MemoryInit/Tgl: [TGL][B0] SpineGate and PPD disabled"

This reverts commit 12317bc3d62e875ed214e9b5fb0f7fb18ba2a00d.

Hsd-es-id: None
Original commit date: Fri Feb 21 13:57:00 2020 -0800
Change-Id: I9a8af344ecb72394a69a110d0f9e372ace9b759a
Original commit hash: 4098df038315cc9af85ad7a00afc5da3a9cf2a42

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c

================================================================================ 
Commit: 8e5064d0c86a027bb84c1b41cec3c94e702c73e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:02 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 22 00:37:17 2020 +0000
Original commit date: Sat Feb 22 00:37:17 2020 +0000
Original commit hash: b6db8fe349151199ce0e78966220e94b4ca6c08b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 58a495cbab202d0d92ab135b62ce87da8fa15e69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:57:00 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][B0][DDR4][LP4][PO] Timed out sending MRH command and Various Training Steps Hang on MC1 waiting on cpgc test_done

Issue:
    MRC training failing with Timed out sending MRH command message

Root Cause:
    Silicon issue to be fix in TGL B2 stepping

Change:
    Change SAGV Frequencies and Gear as workaround

Hsd-es-id: 22010301861
Original commit date: Tue Feb 18 17:54:07 2020 -0800
Change-Id: If7d3dda0eeeda9c73dc7098ae792dbd8ac454bc7
Original commit hash: 0cafecaf6b2340707e4ea6cee6617fdc2c03b0e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 8d6e3b54e436132287f86934f0d80553b66ba508 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:59 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 22 00:26:47 2020 +0000
Original commit date: Sat Feb 22 00:26:47 2020 +0000
Original commit hash: 45bf11439175f8fd527df6dcacf224ca8d51a077

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b286c801cbe41e02e2576378cfbb550dfe62f5c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL-H SafeConfig Removal

Change:
  Changed MrcSafeConfig to FALSE.
  Reverted MrcSafeMode function changes to PO defaults.

Hsd-es-id: 22010301720
Original commit date: Tue Feb 18 16:12:53 2020 -0800
Change-Id: I7db68515c155fb4e824a6ab759bafb64721688a1
Original commit hash: 71670a05e039b13e09cee540270c1e544a11c01e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: ebe36c3393da4f9bccf711856093e24b9981820a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 23:58:17 2020 +0000
Original commit date: Fri Feb 21 23:58:17 2020 +0000
Original commit hash: e2c3654c9f8f2926f62393233d14ef52510db652

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 64bc37586a404eab39eda9f13c37061de3918542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:55 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit  FastBoot/Warm reset on TGL-H enabling

Changes to enable Fast boot/Warm reset on TGL-H:
1) Registers added to Save/Restore flow
2) Removed forced cold boot setting
3) Added change 0c5560c7e8dea5ac815847ead62d56bf7aa51ee4 to fix GCC build all in one commit

Hsd-es-id: NA
Original commit date: Wed Jan 29 17:05:50 2020 -0800
Change-Id: I8d7fcdf1b60a2d397152216bb373c8b61e272e67
Original commit hash: a229fc575cf6f2732f92632b2c189afb1fdc8d6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 312a4a346db7d0e166ff379a2182b5b6f525669d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:53 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 23:42:08 2020 +0000
Original commit date: Fri Feb 21 23:42:08 2020 +0000
Original commit hash: 675a51f98d11b75adc665973fb0611344adea2b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e5b9a4fad937dabbc0bfecd208ad57ec249daf5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:52 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][U/Y/H] MRC needs to set .m_comp_0_0_0_mchbar_pcu.comp_disable before MRC done

Issue:
    Write to m_comp_0_0_0_mchbar_pcu.comp_disable register does not go through after MRC done

Root Cause:
    Setting m_comp_0_0_0_mchbar_pcu.comp_disable after MRC done results in the SAI policy being modified due to pCode taking over and the write to this register does not go through

Change:
    MRC needs to set m_comp_0_0_0_mchbar_pcu.comp_disable before  MRC done

Hsd-es-id: 14010942817

Original commit date: Thu Feb 20 20:01:13 2020 -0800
Change-Id: I4360d4b0038177024ba0924e301d92591d9c4b2f
Original commit hash: 02d95782587f60b722f13b2f06183fb013c05376

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e894da6649d292d1eeaf686bdd09a41b969b5f4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:50 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 23:01:11 2020 +0000
Original commit date: Fri Feb 21 23:01:11 2020 +0000
Original commit hash: 1ad78970589fc5c21343ec3f0bc782eceb35e99d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 742d9460416361cae743a44e144acd0edf057504 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:48 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-B0][PO]: BSODS on LP4x/DDR4 due to memory corruption at > 3200 MT/s

Issue:
    During Warm Reset or S4 Cycles, we are getting Random BSODs.

Change:
    Workaround set VccDllBypass = 1 for any stepping not A0

Hsd-es-id: 22010306523
Original commit date: Tue Feb 18 18:46:16 2020 -0800
Change-Id: Iaeb1830edf7b0858c8ea7b204c66ef8e703a14f1
Original commit hash: fd2a33bc3e05d0305ffaaee565cabd1db2840f57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f8d6ac5aee496f979f455a20ce405fefaf3c39c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:47 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 21:47:20 2020 +0000
Original commit date: Fri Feb 21 21:47:20 2020 +0000
Original commit hash: 246bb3a39f54cb6247b1a4b31cb4f39a4cb81e4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3bcd60e6337dd1bbf1a16a550b398608e9ad7854 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:45 2020 -0700 
-------------------------------------------------------------------------------- 
C1S\MemoryInit\Tgl: [TGL][MRC][B0] Take A0 flows for B0 stepping when related to VccDLL, VssHi and DCC

Specific items:
DriftLimitGlobal/Local formula overridden w/ A0 W/A values (sighting lists this as A0) https://hsdes.intel.com/appstore/article/#/2207987965
PBD Deskew calculation difference
NBiasFastStartup field cleared out in A0
VsxHi LVR skipped in A0
DCC DQS skipped in A0 https://hsdes.intel.com/appstore/article/#/2207782781
Averaging TxDqsTcoRiseFall/FallRise across ranks in A0. https://hsdes.intel.com/appstore/article/#/2208100973

Hsd-es-id: 14010947009
Original commit date: Tue Feb 11 11:47:05 2020 -0800
Change-Id: I4f269140879ddad41bb7cce51d43ae1ab9d7621c
Original commit hash: 260d51ccc4d4d706dcb844fda8d02e0f0fda2c3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: be5601be1d12ac9912f04dca93c6295ff10a5f1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 20:54:01 2020 +0000
Original commit date: Fri Feb 21 20:54:01 2020 +0000
Original commit hash: 49a4b2bb08a4173c2554037379b4b6fbd2af35c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7c549c7806b00433066bd3b9c75496306c7cdb68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:42 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][B0][PO][LP4x] Seeing very Low TxDq Margins at 3733 g2 and 4267 g2 causing write timing centering failures

Issue: TxDqsDccOffset being modified during SenseAmp Offset Training

Root Cause: TxDqsDccOffset field is a hardware driven field and was not updated in GetSet cache

W/A: Force GetSet cache to update this register field at start of SenseAmp Offset Training

Hsd-es-id: 22010237420
Original commit date: Tue Feb 11 20:00:33 2020 -0800
Change-Id: Ibfc391f9d80ee98a84d69b83c33134f521171d4b
Original commit hash: 15132ec7738e7fc55c69eb29aafb09875e8ed3f3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a8e17d978d1fbc5b545a784d4a58ab066e9a22a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:40 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 20:27:39 2020 +0000
Original commit date: Fri Feb 21 20:27:39 2020 +0000
Original commit hash: dbb29c300713face6408234b4b635cf8574251c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f4f7d107ed0a671313a2f809c2fe004ad5fa4a10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:39 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC][PO] RankEn/LaneEn for Data/CCC DCC FSM to be cleared/restored during LP freq switching

Clearing RankEn/LaneEn before Comp cycle during freq switch and restore after when in Gear2 and DCC is enabled

Hsd-es-id: 14010946925
Original commit date: Wed Feb 12 18:43:55 2020 -0800
Change-Id: Ib5dcde81986c33e4f4c10c29db2bdb4ae97d8581
Original commit hash: 97a254bce001680cbcbf3770eb3ee4db5481a9f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 964c2d0edfab942bf51a706fb332af39dd5eef6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:37 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 19:48:54 2020 +0000
Original commit date: Fri Feb 21 19:48:54 2020 +0000
Original commit hash: cdd9e5a3bbdf5293033989670ce1ae8ea492e2ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cae901c9f3549680f9e58adc0c174e1a4ba3153c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:36 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgle: [TGL][MRC] Debug knob for printing out LaneStatus results during comp cycles

CMOS Config 0 (CMOS Address 0xDD) Bit1 for RComp Cycle Prints enable

Hsd-es-id: 14010947103
Original commit date: Wed Feb 12 20:41:46 2020 -0800
Change-Id: I9c74c5b3175e6a822c32d05b7e316e3e88c67591
Original commit hash: a6ff1309492ffc8d75811a5625a6b9e67b13ae37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f8d7554766a737b0c79169218d2ab9630399ddb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:34 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 19:24:55 2020 +0000
Original commit date: Fri Feb 21 19:24:55 2020 +0000
Original commit hash: 2abecf368cb767059c5273507931e5fa27a4e864

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3ddf50ed5b832f12b03f320001c44d4145b3f1cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:32 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][B0][PO][LP4x] DCC convergence issues causing Low Rxdqs Margins at 2400g2 and 2667 g2 leading to MRC failures

Change hard failure to warnings when DCC does not converge.
Increase # of comps attempted before continuing to 100

Hsd-es-id: 22010280677
Original commit date: Tue Feb 11 20:20:55 2020 -0800
Change-Id: Ia0a786f7d4f2293da62808f2a79b4de3d3985a2b
Original commit hash: 01563bfe2a4e178b1e3143a84e7e16d7d588a74a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 3bd0e6c93bdbdce4ac00b0bca906f45437e02dea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:31 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 18:59:36 2020 +0000
Original commit date: Fri Feb 21 18:59:36 2020 +0000
Original commit hash: 5b812fa547e9f53335f5d825476122c9104a6040

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0e161cb60713cf607c996aca562e8e8366d81fec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:29 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Skip VccDll Step 2 for all steppings

Skipping VccDll Step 2

Hsd-es-id: 14010947163
Original commit date: Thu Feb 13 12:05:09 2020 -0800
Change-Id: I026d0e5de9df52b35f08194c1e576bbab8c5e2bd
Original commit hash: fa984dd2868a601b945a135ee4945b2b6707c46a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 669d7f57f240af38a089b4292b7f286edfb20971 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:28 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 18:24:34 2020 +0000
Original commit date: Fri Feb 21 18:24:34 2020 +0000
Original commit hash: e188e608f1f98aa5c05aec9ee198beadf912ec31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0879f4539f0af8ef4babebd6261cc6624a2a01eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:26 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][B0][LP4x][DDR4] DCC Init - Rcomp Cycle Timeout

Issue: During DQS Rise/Fall step, Rcomp Timeout error messages kept showing up

Fix: Determined that ForceRcomp is not needed here but just ForceCompUpdate by itself.  Removed ForceRcomp.

Hsd-es-id: 22010217526
Original commit date: Thu Jan 30 17:49:50 2020 -0800
Change-Id: I29e3c5622c9ac2d155cc57ab99580cdc5e82a629
Original commit hash: 8d1e09b252577bce05e9c0a6a6f4c549082b41de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 69e453d977100d8b94d54d4eb6d6e7b829b1d311 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:24 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 17:34:34 2020 +0000
Original commit date: Fri Feb 21 17:34:34 2020 +0000
Original commit hash: 137770f84bfdb793514682ec5a3f9cbee4a2b6b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 859491ea9ec1f07ca13720ffb129650e6667e229 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:23 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: TGL U/Y B0 Changes/Fixes/Tunings

1. Adjusted Early Rx 2D Training RxVref sweep range
2. Removed the VOH hack in the RxVref calculation function for B0
3. Fixed RMT RxVref step size
4. Fixed power training RxVref step size
5. Fixed the Rx ODT desaturation flow
6. Fixed print errors in comp optimization and comp vref initalization

Change: TGL U/Y B0 Changes/Fixes/Tunings

Hsd-es-id: 22010269229
Original commit date: Mon Feb 3 17:09:48 2020 -0800
Change-Id: Iec4a7c0c8518db49961fe14294a2648e99fe5666
Original commit hash: 524459a7786a25e07b44ed50c583ba277ea00733

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 3383b21a868e0d090ed26dfaa35b7935bd7e8172 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:21 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 05:50:29 2020 +0000
Original commit date: Fri Feb 21 05:50:29 2020 +0000
Original commit hash: a7a76c1715513339f187281dec70cfab250f0741

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 274bf2b09f137b162c972234487be6314198f0fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:19 2020 -0700 
-------------------------------------------------------------------------------- 
PClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Misc Fixes

1. Applied side effects to offset registers as well as their raw PI registers (fixes random RMT margin failures)
2. Fixed a bug where CADB stress was not enabled in power training
3. Fixed a rank mask bug in power training CMD/CTL margining
4. Fixed an RxVref range bug in LPDDR early 2D centering, where the optimal RxVref can be about 20 ticks lower than the limits were originally calibrated for
5. Fixed a bug where TxDqs TCO Comp values were not set correctly
6. Fixed an issue where early 2D trainings picked the largest negative offset instead of the offset closest to zero if multiple offsets gave the same minimum eye size.
7. Enabled VTT mode for 2R DDR4. This was supposed to have already been done, and apparently was missed. Added a check in power training to avoid training RTT_NOM and RTT_PARK in VTT mode.

Change: Misc Fixes

Hsd-es-id: 22010269588
Original commit date: Fri Jan 17 14:40:40 2020 -0800
Change-Id: I3efbe48239cfb1c51e29f9b0fe5d215bd4176073
Original commit hash: afe6e149c0eea038c7ebcd9a200247a36a0d2893

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 1ae266cbe234f8e411381ea30b0d9cfb8e58fbf2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:17 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 05:22:04 2020 +0000
Original commit date: Fri Feb 21 05:22:04 2020 +0000
Original commit hash: 36b06f1a5f7d7c1e27723e722b4b6bbd2e12a690

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 441c8544a72b5a14681d9d7893799d2232426487 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:15 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][B0] SpineGate and PPD disabled

Hsd-es-id: None
Original commit date: Tue Feb 4 12:21:32 2020 -0800
Change-Id: I859a5c8db6dcd248975c74b7cdfaa9ebed8091ca
Original commit hash: 39fd9aefa91e4826d1d2cf359697cd18a3625cb5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c

================================================================================ 
Commit: 298b6e9eac9127f23d2c27d6fe3d6cef00e33f44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 21 04:49:59 2020 +0000
Original commit date: Fri Feb 21 04:49:59 2020 +0000
Original commit hash: 755a5839f79500bcfc89e0c90e0decd1ecc5000d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f0dde3b30dc1a6e855c2d7cd63b9ef62b3f850e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:12 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][BO][LP5] DCC Pad Measurement in Pre-ECT is causing ccc5/6 PBD to drift extensively

Issue: DCC Pre ECT function was causing drift to occur

Change: Skip DCC Pre ECT for B0

Hsd-es-id: 22010302927
Original commit date: Tue Feb 18 22:22:11 2020 -0800
Change-Id: I78a1d049db5687db25df49b7983a154639318e6b
Original commit hash: a3fd23071bae6a807adf7f2d5cf69cb71fa3997d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 5e2ce6d99f855dfa0482a599b939cc768015b3af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][FSP] FSP-S and FSP-M out of space

Adjust PcdFlashFvFspsSize size. (Porting caff5937f114ad223c35523352e26673e9260220 from master)
Adjust PcdFlashFvFspnSize size. (Additional change needed)
Adjusting FLASH_SIZE and BLOCKS

Hsd-es-id: 1707159577
Original commit date: Wed Feb 19 16:17:20 2020 -0800
Change-Id: Id7167a69a07365b09822cab71cf1a04d7c52c380
Original commit hash: 1ea099715d8ff23689e34cf6a93f9c25eba24e79

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 58a4eea80b3c125e05d6597ac807df42da4dc155 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:09 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] ReleaseNotes fixes

Fix release notes for these two checkins
C1S/MemoryInit/Tgl: Add TGL-B0 uCode Patch for MiniBIOS
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] WCK to CK ratio during WckLeveling should be controlled by mcmiscs CR DDRWCKCONTROL_0_0_0_MCHBAR not the CCC clock divider setting

Hsd-es-id: <n/a>
Original commit date: Tue Feb 18 14:26:01 2020 -0800
Change-Id: I248b221bdf3fb06886fc9d3e48ea837957c9b809
Original commit hash: 2c413e75eb97b55d4a343c3672ed86176d7398a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bb95faf41b914bbf817f07c4b8a144f9b69cc51d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:08 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] WCK to CK ratio during WckLeveling should be controlled by mcmiscs CR DDRWCKCONTROL_0_0_0_MCHBAR not the CCC clock divider setting

Issue
WCK and CK phase alignment mismatch after Wck leveling.

Root Cause
TrainWckMask should be programmed to 4 (we suppose to generate 8 WCK pules with this setting).
tWckHalfRate should be programmed to 4, which is 16 Qclk. (Since 2:1 WCK is half of Qclk in gear2 mode and this CR is in QClk, therefore we need 16 QClk here).
The above changes with TargetNUI fixes provides a much better wck to ck phase relationship. I have posted a detailed analysis of the issue with several scope shots in the HSD tagged to this work.

Remove the hack TrainedWckPi + 128.

Testing with minibios
LP5 Samsung 1R 4400 passes memtest
LP5 Micron 1R 4400 passes memtest
on MRC platform as well as SV platform

Hsd-es-id: <22010136193>
Original commit date: Wed Feb 12 16:10:16 2020 -0800
Change-Id: Ife5d83afa0e7ffc89ef93fbb9f04d6b3d96d5173
Original commit hash: a5e02e4595d71e54e54f4f29bef57c81b450d8ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: d05d7fbb0639bc6fb801d661ecbdeab3b04448ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:06 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: Add TGL-B0 uCode Patch for MiniBIOS

Add TGL-B0 patch.
Removed old A0 Patches.
Increased the MiniBIOS binary size to 2M.

Hsd-es-id: 22010199842
Original commit date: Tue Feb 11 22:45:07 2020 +0000
Change-Id: I23ab32428ea5f083cfadfc649316279157907e3b
Original commit hash: d3b23359a4330958c7e0a5d911ee57bb95f102b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c1_80000004.inc

================================================================================ 
Commit: 2552c4043768585a48e6cd0c6866b2562a2a3fb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:04 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 15 08:07:20 2020 +0000
Original commit date: Sat Feb 15 08:07:20 2020 +0000
Original commit hash: 5d52cb5ac1b77d2c5833c4a148c15dc9e463c7fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d21d93242cada1c2155551ec2f5c29d28c5b3174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Turn Around Timing

Enable turn around timing.
  Offset needs to be set in signed integer so that the correct offset could be passed in.
  WPQ_count needs to be set to equal size with RPQ_count to esure both read and write ingress queues at the same time.
  RPQ_count needs to be programmed to one more than actual entries to fill up the RPQ.

Hsd-es-id: 1507629059
Original commit date: Wed Jan 15 14:58:23 2020 +0800
Change-Id: Ibfc1934c6a8d8c2ad9d077f428319db7b1a8b158
Original commit hash: c8027f8844263a7b8cab92c31d7e3f04b0867dfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: fd4a54927b385f92ba0bb0a035c2b57a245859d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:56:01 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 15 07:28:44 2020 +0000
Original commit date: Sat Feb 15 07:28:44 2020 +0000
Original commit hash: 35197dd75189179e7394e6f7686b5d06a73d1cf4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 499d2218e789f914f5d54cad3f6fa2349e1eb811 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:59 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] DataControl3 and DataControl2 register programming changes for B0

rxrankmuxdelay_2ndstg as 3 for DDR4 Gear1 and Gear 2. 0 for Lp4 and Lp5. Keep the A0 programming as is.
txeq_rankmuxdelay_offset as 3 for all tech. This is not stated in the HSD but confirmed by design.
DdrCrDataControl3QnnnH.txperbit_rankmuxdelay_offset as 1 for all technologies
RxRankMuxDelay can be even or odd from B0 stepping and onwards
Added the HSD link and comment for CtlSRDrv and CtlTxEq

Hsd-es-id: <1407937998,1909305485>
Original commit date: Wed Feb 5 11:46:28 2020 -0800
Change-Id: I497951a8b58ef587fd4d96076b2f14929614b28b
Original commit hash: 389ece342928539fdc206a3112cf3223c3bf84b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 77efb61042e485c89539f8744ca568be2412d7f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:58 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 15 06:30:57 2020 +0000
Original commit date: Sat Feb 15 06:30:57 2020 +0000
Original commit hash: 9e204f722e1b1937d5e18fd4e1fc4534f55fbbe7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a365499887d6d2aa24af702f37ac4bec230ba241 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:56 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: TGL [MRC] FLL recipe change request

Update FLL_CMD_CFG_REG.FLLVR_BYPASS = 0x1 register setting in system validation for all technologies and TGL U/Y and TGL-H.
x3r6 sims show that the levelshifter in the LDO does not flip for the skewed P/N corner for low VDD2.

Hsd-es-id: 22010271294
Original commit date: Mon Feb 10 15:47:37 2020 -0800
Change-Id: Ib42b5df9ac64443c424aca29faf5455deb323eee
Original commit hash: 480bbf610cd6a04426366dbd2bfe86788a3ce35e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2d4d7041dc3ac1a7ded7416a6374a73ff674a0a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:55 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 15 00:52:51 2020 +0000
Original commit date: Sat Feb 15 00:52:51 2020 +0000
Original commit hash: 32a9f37def6fac1e25fa7a77baebae7a891f8935

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7769433cf2df84781ae1403964b23dae43b9105d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:53 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Training time improvements, power training and CPGC setup fixes

1. Fixed RxDqsP/N 1D re-centering to have the correct range equations
2. Reduced CPGC loopcount by 2 for LPDDR patterns and by 1 for DDR5 patterns
3. Fixed a bug in CPGC setup which was resulting in inconsistent CPGC base repeats on 2R memory
4. Adjusted power training loopcounts by -1 to account for fixing the CPGC setup bug.
5. Adjusted DDR4 LCT loopcount by -1 to account for fixing the CPGC setup bug.

Change: Training time improvements, power training and CPGC setup fixes

Hsd-es-id: 22010005867
Original commit date: Thu Jan 2 19:47:42 2020 +0000
Change-Id: I8a0e41016405b250f463e012c3d58dc05f5692ff
Original commit hash: e353f892a949c9c73ce0f07c53c3ba59b4bd1ce0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: cb7f83467756add784075f261613a20c47bfd78c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:51 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 15 00:30:38 2020 +0000
Original commit date: Sat Feb 15 00:30:38 2020 +0000
Original commit hash: 4ee3ef7b5cbb1082403088a363b83a0e06f07f4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d5ee11d6506265122f84ae1b8281f265feb6a19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:49 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][P0][PO][DDR4] MC0 1xR/2xR MC1 2xR/1xR Functional Boot failure

Issue:
  MRC training completes with healthy margins, but BIOS hangs when going to Main Memory.

Root Cause:
  Not Done

Change:
  Implemnting a W/A to increase RDRD_DR by 2 clocks.

Hsd-es-id: 22010288910
Original commit date: Wed Feb 12 16:18:22 2020 -0800
Change-Id: Ibc767f484a9aa0c04553b18cc70463d1a078b3ee
Original commit hash: cfafdd06b60b2b6e8ef8018eb5542ace91cf1482

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: 295b62c95c0445d2f936b58732afd9915b5eeb77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:46 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 14 06:50:12 2020 +0000
Original commit date: Fri Feb 14 06:50:12 2020 +0000
Original commit hash: 04ccf7c36f6a210a3ceecf71ee810358d2f46b3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c13c038ba6615df8078ef5393a2bce61fd77916d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:45 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Fix below KW Critical issues and bugs
in MRC codes for TGL platform

7086: 'TotalMc' might be used in a division by zero
\fw\src\third_party_sw\gfsp\dg\MemoryInit\LibraryPrivate\PeiMemoryInitLib\Source\Api\MrcGeneral.c:2115 | MrcIbecc()

6767: 'DefaultM' might be used in a division by zero
\fw\src\third_party_sw\gfsp\dg\MemoryInit\LibraryPrivate\PeiMemoryInitLib\Source\Chip\DdrIo\MrcDdrIoConfig.c:3453 | LinearSearchVsxHi()

3007: Array 'tWckPreTotalRd' of size 12 may use index value(s) 12
\fw\src\third_party_sw\gfsp\dg\MemoryInit\LibraryPrivate\PeiMemoryInitLib\Source\MemoryTypes\MrcLpddr5.c:1351 | MrcGetWckPreRdTotalLpddr5()

3502: Array 'Channel' of size 4 may use index value(s) 4..255
\fw\src\third_party_sw\gfsp\dg\MemoryInit\LibraryPrivate\PeiMemoryInitLib\Source\Services\MrcCommandTraining.c:1678 | MrcForceCkeValue()

3002: Array 'Outputs->Controller[0].Channel' of size 4 may use index value(s) 4..3735928559
\fw\src\third_party_sw\gfsp\dg\MemoryInit\LibraryPrivate\PeiMemoryInitLib\Source\Hal\MrcHalRegisterAccess.c:3511 | MrcGetSetDdrIoGroup()

2990: 'EqOrder' might be used in a division by zero
\fw\src\third_party_sw\gfsp\dg\MemoryInit\LibraryPrivate\PeiMemoryInitLib\Source\Services\MrcCrosser.c:5590 | FindOptimalTradeOff()

3023: Array 'DqsMapCpu2Dram' of size 2 may use index value(s) 2..3
\fw\src\third_party_sw\gfsp\dg\MemoryInit\MiniBios\MEMORY\MrcOemPlatform.c:4240 | MrcOemLpddrBoardMapping()

Hsd-es-id: 1609653072
Original commit date: Thu Dec 19 11:24:21 2019 +0800
Change-Id: I1805a40164d4d555574c34d9e79e2d8977cc095f
Original commit hash: 99e8d9f655f1f063ee7702df1102af8f4b64bb3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 1b10f81ae79c58dc7522d9a9e9ad252e7a6b0d8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:42 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 13 05:12:27 2020 +0000
Original commit date: Thu Feb 13 05:12:27 2020 +0000
Original commit hash: 4cb5a05d7800c8d52aedf062095aa11cfa557038

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: afd6a1ce5825aaeae1d9cffe86a122f660f98bdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:41 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: LPDDR5 Basic Training Issues at 4400+

Issue:
  Training at 4400 and above is unstable in basic training, usually failing around TX basic training.

Root Cause:
  LPDDR4 W/A's for Unmatched Reciever configuration were improperly being applied to LPDDR5.

Changes:
  Only apply DriftLimitGlobal and DriftLimitLocal overrides if we are LPDDR4.
  Only apply NUI Overrides on the receiver if we are LPDDR4 for:
    Dqs[P,N]FwdClk, RxDqsDelay[P,N], Dqs[P,N]Offset, Dqs[P,N]Target

Hsd-es-id: 22010277214
Original commit date: Fri Feb 7 22:34:58 2020 -0800
Change-Id: I42685a3ac2fc85fa7bfe47c2fcefac475e0d5d66
Original commit hash: b6c4765b3ec62bec199a7cfc97ac677284a80277

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 2b70f731cf37871b92668697df61f898f0acbfaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:39 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 13 01:40:10 2020 +0000
Original commit date: Thu Feb 13 01:40:10 2020 +0000
Original commit hash: 60ffe7ca6574a1a0a5f805d97d7205e73aee0247

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a15c8affdbb969f46e311db43ae95a1e919587d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:38 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl:TGL-H DDR4 MC1 only fails with mixed DIMM's error

Issue:
  MRC is detecting LPDDR4x in MC/CH/DIMM - 0/1/0 and then detects DDR4 in MC/CH/DIMM - 1/0/0.
  MRC then asserts mixed DDR types are detected.

Root Cause:
  Platform code leaves SPD address as 0 for all slots except the ones used by DDR4.
  The sample code which loads default policies loads in LPDDR4x SPD by default into the MemoryDown arrays.
  Since SPD processing iterates sequentially, we see that Memory Down is requested for 0/1/0 and we read from the memory down array.

Change:
  Remove this default loading as it doesn't match any of our current configurations.
  POR is that we should expect the platform code to provide correct Memory Down buffers when enabled.
  For unpopulated buffers, they should be zeroed.

Hsd-es-id: 22010247334
Original commit date: Tue Feb 4 16:36:54 2020 -0800
Change-Id: Ia7e2351bb59cd5e35c601e9e081fe2743a148808
Original commit hash: da3b1399bb650b8c45e62240741a04a3a8575126

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c

================================================================================ 
Commit: 35465c2ab17f99c9bc31536757bad85b0d59d269 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 13 00:42:35 2020 +0000
Original commit date: Thu Feb 13 00:42:35 2020 +0000
Original commit hash: 1f53b10d0dbf77c58fd3ad32acbbfa637c51c331

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 08a125e875eb0f852779685ab90e1cf8adbd63ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:35 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] DDR5 JEDEC Write Leveling

Implement JEDEC Write Leveling Training for DDR5.

Renamed MrcJedecWriteLevelingTraining to MrcJedecWriteLevelingDdr4Lp4
MrcJedecWriteLevelingTraining will now be a wrapper to call the DDR type specific:
   - DDR4 and LPDDR4: MrcJedecWriteLevelingDdr4Lp4
   -            DDR5: MrcJedecWriteLevelingDdr5

created new routines to share code between current Write Leveling routines and DDR5 JEDEC Write Leveling
   - MrcNormalizeTxDelay - calculate Cycle and PI Delay per channel and per rank
   - MrcMcTxCycleLimits  - finds the maximum possible increment and  decrement values for write leveling trainings
   - MrcIoTxLimits       - Find the minimum and maximum PI setting across Tx DQ/DQS on a given Rank, on all channels.
                           Determine how far we can use the PI value to shift the Cycle.
   - SetWriteCycleDelay  - Programs new delay offsets to DQ/DQS timing

other new routines created:
   - BackupRestoreWlPmOdtSettings - Backup/restore BiasPMCtrl and EnDqsOdtParkMode settings
   - SetupDdrioDdr5WrLvl          - configures Phy registers for DDR5 Write Leveling training
   - PrintTotalWlDelay            - Prints DDR5 Write Leveling training results
   - MrcFindMinWrLvlDelays        - finds the Minimum TX delays per channel and per Rank
   - AdjustWrLvlTotPiDly          - Adjusts The Total WL Pi delays by the delay provided
   - MrcWrLvlSweepTxDqs           - Walks TxDqs Pi Delay forward til feedback is 1.
   - SelectReutRanksAll           - Loops through controllers and channels and returns a mask for the provided rank
   - MrcDdr5SetDramWrLvMode       - Enable/Disable DDR5 Write Leveling modes on DRAM
   - MrcDdr5SetCasLatency         - Set CAS latency on on All DRAMs in the system
   - MrcSetMR3_DDR5               - sets Write Leveling Internal Cycle delay through MR3 commands to the provided controller/channels

Other changes:
   - removed WrLvlChMax arrays from WriteLeveling Flyby as they are not being used
   - created GetSet access for DDRCrDqsMaskValue field (GsmIocDDRCrDqsMaskValue)
   - Add DDR5 4000 SPD for Stub mode
   - Set nmber of samples to 16 in CTE, use define to send the same number of writes in CPGC settings
   - relax WR to WR timings for DDR5 Write Leveling (tWCL + tWLO_MAX) and restore at the end
   - add initial local Stub feedback
   - skip WCK training for DDR5
   - Increase FSP flash size
   - poll for mc_drained in RunIoTest to wait for pending transactions to drain.

Hsd-es-id: 2209626702
Original commit date: Thu Oct 3 17:03:33 2019 -0700
Change-Id: I7e5c400a98bbdc621662cfebab820abf90072e1d
Original commit hash: b86018c39834625696c23ff100ce4ead1c58cc33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.h

================================================================================ 
Commit: 4fd88b98b75a5aebb3559fc47d8a6db235a32673 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:32 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-H][MRC] Update TCO Rise Fall Calibration

Enables for CCC 1/2, 3/4, 5/6, 7/8, 9/10 and 11/12 moved from DDRCRCCCPERBITDESKEWPRISENFALL register to DDRCRPERBITTCO1 and
DDRCRPERBITTCO2.  Where DDRCRPERBITTCO2 enables CCC 1/2, 3/4, 5/6 and DDRCRPERBITTCO1 enables CCC 7/8, 9/10, 11/12

Hsd-es-id: 1409605374
Original commit date: Wed Jan 29 14:52:08 2020 -0800
Change-Id: Ic29baacb486cdb01bd7daefb29b8d8246d839198
Original commit hash: d70dc3f3d996a06124201f8c4d7132c25c1f4047

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c

================================================================================ 
Commit: 736f1f35bfd3d70961327e90c4e7633d8df975c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:30 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Feb 12 02:00:53 2020 +0000
Original commit date: Wed Feb 12 02:00:53 2020 +0000
Original commit hash: 898a61366e0ab73437ee7aa6f5bb76be4050f1cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 76da34f931e2e2a071cf66236816b21d78f8458b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:29 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-H][MRC] CCC perbit changes for TGL-H

CCC PerBit decode was changed between U/Y and H skus.  Adjusting code to match on DDR4 and added for DDR5.

Hsd-es-id: 22010248755
Original commit date: Thu Jan 30 21:15:52 2020 -0800
Change-Id: Ie4d3f1002159c7b6904395722ecf9d1ba2924072
Original commit hash: 4f40611400d7ceca0419da67cd3db88cb7128457

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 7c3f0dfeaa7deb0e303b800f4e1f933a3d810ef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:27 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Feb 11 22:45:07 2020 +0000
Original commit date: Tue Feb 11 22:45:07 2020 +0000
Original commit hash: ba0e9d79daab5c8a274df7652ddf87969b75e139

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7e3e70b887027a749f31ac39d252f7373d09d8d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:25 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: DDR5 PDA Enumeration

- Added PDA Enumeration training step to the call table. This training should
only be run on DDR5.
= PDA Enumeration will use MPC commands to assign a unique value to each DRAM Device
- Moved functions MrcIssueMrw, MrcIssueMrr, MrcIssueNop, MrcIssueVrefCa, and
MrcIssueMpc to a more central location
- Add PDA to the Memory Config Block

Hsd-es-id: 2208349453
Original commit date: Mon Dec 16 12:19:27 2019 -0800
Change-Id: I7bc654067c40870c881cbbfa832633d9fda03187
Original commit hash: 6a68b483961499a8d0346e2e8314264048efa760

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcDdr3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: cecbe104bc3a9056e392c4b006c8d4c3d32d7507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:22 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Feb 8 03:33:14 2020 +0000
Original commit date: Sat Feb 8 03:33:14 2020 +0000
Original commit hash: 93ceb78f338d48884e73899f5fde011e7aa3f45c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4900a2b072376a53aff792932519e2e9bb1e7020 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:20 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Use multicast reg for wrpreamble

Issue:
  LPDDR4 boot fails in Read MPR training

Root Cause:
  The wrpreamble field write was moved to MrcSetWritePreamble using
  the GsmIocDataWrPreamble GetSet. This change correctly initializes
  wrpreamble on all of the strobes however the change is causing
  LPDDR4 systems to fail Read MPR training. The exact root cause of
  this is unknown.

Change:
  Reverted to using the DATA_CR_DDRCRDATAOFFSETTRAIN_REG multicast
  register instead of the GsmIocDataWrPreamble GetSet.

Hsd-es-id: 2209811433
Original commit date: Fri Feb 7 17:39:03 2020 -0800
Change-Id: Id982a4e585ff5e74de41b02fca63b1b1566cccc9
Original commit hash: ce6f66789359d590a75d96beeef42aebeb07099b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f6d2fdc8355189714256cacfe3e9ae94832c246f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 7 16:18:42 2020 +0000
Original commit date: Fri Feb 7 16:18:42 2020 +0000
Original commit hash: e936e7c30338b26fdc12abc8248853b3ef7afe10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: baf656d0c8b94626e15d4ae417243d8d9028dd64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:17 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Fix Ddrio Roundtrip Assignment

Issue:
  The RoundTripDelay calculated in MrcDdrIoInit is incorrect
  and results in test failures on CTE.

Root Cause:
  The Roundtrip variable in MrcDdrIoInit is incorrectly re-assigned
  to Data32 before the correct value is written out to the register.

Change:
  Remove incorrect assigment (Roundtrip = Data32;)

Hsd-es-id: 2209616780
Original commit date: Thu Feb 6 18:37:25 2020 -0800
Change-Id: Ibf7613de1349c33ca088eed592ca4afd95cfe3fa
Original commit hash: 808591879c0fe010d5a91e9601bd365d6d2c9584

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: b551fb60fc1a4fe9ce1b761ac0602770afb878e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 7 01:54:07 2020 +0000
Original commit date: Fri Feb 7 01:54:07 2020 +0000
Original commit hash: b9a05e2436ce8dec3a14a15a1ee6e1c6fe6ccd62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 25d1f0f2eb4031601f6102d4d6afe8f3e263e109 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:13 2020 -0700 
-------------------------------------------------------------------------------- 
Implement Changes Required for Dual Channel DDR5 Support

Fix: Resolved bug in MrcGenMrsFsmConfig where Channel index was not calculated correctly for DDR5
Update: PrintGenFsmConfig now supports TGL-P0 register definitions
Update: DataControl3.Bits.wrpreamble is now set in MrcSetWritePreamble using the GetSet GsmIocDataWrPreamble
Fix: Added stub mode overrides for TrainingEnables in _prepareToCallMemRefCode to resolve LocalStub mode deadloops
Update: Remapped StubDdr5Board SPD addresses to enable two DDR5 x32 channels per DIMM
Update: RcvEn and tCWL4TxDqFifoRdEn for CH1
Fix: RoundTripDelay GetSet register offset is calculated incorrectly on 2CH per MC configurations

Hsd-es-id: 2209811433
Original commit date: Mon Nov 18 17:21:38 2019 -0800
Change-Id: If957878ebeed69172bfdd8f3ba8defe2557e58cc
Original commit hash: 772af48c108a0a425550c2fc033ed64a533650aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2da3481355a5d345663948c1122755601aa1252e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:11 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 6 22:47:17 2020 +0000
Original commit date: Thu Feb 6 22:47:17 2020 +0000
Original commit hash: 42007338aa09c1df0f03c4f3800da7fdc8b6216a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0dab6ec355946808b4faa7d2fa1c63616cb50ffa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:09 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] In ECT CS 1D training program trained value of CsPi per rank instead of a composite value

Issue
ICL CSPi registers were per subch but on TGL we have two different CSPi registers, one per rank. In LP4 ECT we train each rank individually in CS 1D training but we take a composite result and program it to both the registers.EV data shows CS timing for each rank can be apart. When we program the same CSPi setting to both ranks, the second rank can have asymmetric margins. This is recovered in Late Command Training because LCT programs CSPi value per rank but because of the above issue rcven per rank can far apart and understandably the rest of the training may follow this behavior. It finally results in asymmetric margins in RMT.

Root cause
The fix is that we program the trained CSPi value per rank in their respective registers.

Implementation details
   No changes to 2D CS/CMD training
    After the starting point for CmdPi is found, CSPi is sweeped to find a starting point of CS. Since this is just a starting        point, program the same CsPi value to both

   CS 1D training
    Save the trained CSPi value per rank
    Program the rank specific trained values for CsPi in Picode1 and Picode2 registers

Testing
Tested the solution on LP4 2R, by 16 device at 3733. Verified that trained CsPi values are saved per rank and programmed to their
respective registers. Minibios passes memtest.

Hsd-es-id: <2209394922>
Original commit date: Fri Jan 31 12:23:21 2020 -0800
Change-Id: I5a27a30e12c0e82ee0fa0445d01ba96709d92611
Original commit hash: b8c4b2a5bfa1ece7a503a566a9dc44d63bba788a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 31cfee3448c93cdac5cd7e64a0715dc4d79ed590 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:08 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 6 15:29:17 2020 +0000
Original commit date: Thu Feb 6 15:29:17 2020 +0000
Original commit hash: ef57af22d1d0586741c7167bc197ad34b691f5f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c22944a13f9fda7366744ccf9ebbd8f490b67c09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:05 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 6 15:04:03 2020 +0000
Original commit date: Thu Feb 6 15:04:03 2020 +0000
Original commit hash: d4e41aeebcee36aa9c260df9123a6a613c64ab0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7cffc3eaf37111bc48bf052b140f71352c9d430 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:04 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] MrcMrAddrToIndex Produces Incorrect MrcModeRegisterIndex Values

Issue:
  MrcMrAddrToIndex() produces Incorrect MrcModeRegisterIndex values
  for mrIndexMR34 and greater. This causes the DDR5 CTE Gate test
  to fail.

Root Cause:
  A recent change to MrcMrAddrToIndex() inserted new values to the
  MrcModeRegisterIndex enum type but failed to updated MrcMrAddrToIndex()
  to return the correct indexes for some MR addresses.

Change:
  Updated MrcMrAddrToIndex() to return the correct indexes for all valid
  MrcModeRegister enum values

Hsd-es-id: 22010239682
Original commit date: Tue Feb 4 18:00:35 2020 -0800
Change-Id: Ie0d6a60756b2c8248be6f8413ee9a08bc128ce98
Original commit hash: 4b23c06afbf96816fbbac8fd608aecab5e9402f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 86a27be3e37776bfa67ef8f4d3341ac579c286c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:02 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 6 14:44:06 2020 +0000
Original commit date: Thu Feb 6 14:44:06 2020 +0000
Original commit hash: 0fbc28f1c6b38a87356da8f652502e6158572bee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de775c7600fa18de016b443086df706f7b9638c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:55:00 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL-H DDR4 Enabling Updates

Changes:
  Moved Gear MrcSafeMode override to take only when Input->GearRatio is on auto.
  Created a function to get the RcvEn->RxFifoRdEn separation constant instead of using the array directly.
    In this function, if we are Gear1 in DT, we increase MC1 separation by 1.
  Remove the inclusion of a Chip private header in the MRC code except for in the Chip library.
    Moved MrcSetIoOdtMode & MrcVssHiRegulatorOffsetCorrection from the internal header to the public header.
  Fixed bug where CkeGrpPi did not select the corrrect register for the PiGroup on ranks 2 & 3.
  Updated single rank starting RTT.

Hsd-es-id: 22010234668
Original commit date: Mon Feb 3 11:36:39 2020 -0800
Change-Id: I12e8a7537c7aa8f6c495dc1bdf989045c5f3ad5d
Original commit hash: bfaa03ae92f062ec25b920781e148c4af98d5a82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 91bc48a82da043a2d4749af09f6fe534720bb3ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:58 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 6 05:00:51 2020 +0000
Original commit date: Thu Feb 6 05:00:51 2020 +0000
Original commit hash: cc1680a0905dcca7c26a7b5ad9f5bbede64517ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f22fa63426d880a62626dd145e7833923645d7fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:57 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\MemoryInit\Tgl: Enable serializer for CCC CA/Ctl signals (B0/P0)

  CS/CA go through a serializer requiring new PiInc/PiDiv programming for CA/CTL.
    CTL Gear1:  (DDR4, DDR5, LPDDR4, LPDDR5): PiInc/PiDivEn = ( 0x1/0x1, 0x1/0x1, 0x1/0x1, (2:1Mode ? 0x0/0x1 : 0x0/0x1) )
    CTL Gear2:  (DDR4, DDR5, LPDDR4, LPDDR5): PiInc/PiDivEn = ( 0x2/0x1, 0x2/0x1, 0x2/0x1, (2:1Mode ? 0x1/0x1 : 0x0/0x1) )
    CA  Gear1:  (DDR4-1N, DDR5-1N,  LPDDR4, LPDDR5): PiInc/PiDivEn = ( 0x1/0x1, 0x1/0x1, 0x1/0x1, (2:1Mode ? 0x1/0x1 : 0x0/0x1) )
    CA  Gear2:  (DDR4-1N, DDR5-1N,  LPDDR4, LPDDR5): PiInc/PiDivEn = ( 0x2/0x1, 0x2/0x1, 0x2/0x1, (2:1Mode ? 0x2/0x1 : 0x1/0x1) )

  Update P0 code to handle PiGroup signal type changing when configuring PiInc/PiDiv.
  Added B0 CPUID for Stub.

Hsd-es-id: 207644753
Original commit date: Wed Jan 29 12:50:17 2020 -0800
Change-Id: I77f6e03eb28d65c2a5e567699faf67ee0e3dc32d
Original commit hash: e8bf85a28fe231f9ecfc205fce4847dc4bfd2139

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: a952772105d211d2ee1c15f2a204d15716ad6ae6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:55 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 6 04:28:44 2020 +0000
Original commit date: Thu Feb 6 04:28:44 2020 +0000
Original commit hash: 83014c63a22f01d9d305b3b673639795f4f51750

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4406c2bffb19608b133667425e9306a38f005b00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:53 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Tgl-H Power-on Updates

[TGL-H-P0][PO][1LM] Cold/warm reset entry fail due to PCI RCOMP MCA
  Improperly writing P_RCOMP instead of M_RCOMP in MrcDone

EV Updates
  Enabled 4xR tracking for the Margin entries in the MRC host structure.
  Updated the MrcSafeMode configuration to allow EV content to run in MiniBIOS.
  Updated Rcomp Targets.

CADB Issue
  Issue with CADB blocking CS on Ranks 2/3.
  W/A is to run command training without CADB.
  Replacing the DQPat with BasicVA if we are P0.

General:
  Added P0 input parameter.
  Set MrcSafeConfig if DtHalo is detected.

Hsd-es-id: 22010182602
Original commit date: Fri Jan 24 20:39:42 2020 -0800
Change-Id: Ifa7956dd803d3fe190447feb48a54cdb01c07831
Original commit hash: 87e136814e42a72c0443641ed64dfaefa3ec6f3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 49b2a07f4db7b943cecf31d090f5bbd9fd2804c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:50 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] For LP5 turn off the BIOS Safe mode override

BIOS safe mode override is turned off for TigerLakeUBoards. Without this change LP5 full bios defaults to safe mode.

Hsd-es-id: <22010247611>
Original commit date: Wed Feb 5 16:49:17 2020 -0800
Change-Id: I9033a770f6d5e78b57efaf9cec35bb3aebfc6b97
Original commit hash: f427e9351d31a5c6b200e6e5f55fb87268ae6c45

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 1d45401d5d98449401f643fca73d3bea63ae2e1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:49 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 6 02:11:51 2020 +0000
Original commit date: Thu Feb 6 02:11:51 2020 +0000
Original commit hash: f5db70498780300c65e017aa2f95d2815b8b584f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 774da021ec34788711fcc108f242408ff9fa8f08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:47 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\MemoryInit\Tgl: Update MiniBIOS EC BoardID to match Full BIOS structure.

Bit 5 has not been used in boards thus far for EC board ID.
BIOS/EC has updated the BOARD_INFO Structure to place the BoardID MSB next to bits 4:0.
Pulled these changes into MiniBIOS.

Hsd-es-id: 22010153610
Original commit date: Sun Jan 19 17:49:08 2020 -0800
Change-Id: Ia4ea67b4adeb217ff27ad7e77f17d1ff5b36f7df
Original commit hash: 3d52949b06b12667b966fcbeb5a39e4665b46e36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/EcCommands.h

================================================================================ 
Commit: 7fc757502a27347ee4cfebfe4d31f884975a505f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:46 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 6 01:37:55 2020 +0000
Original commit date: Thu Feb 6 01:37:55 2020 +0000
Original commit hash: a95c0c07137df9b32b0adb0edad09b24fb0d9424

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 48877ccfc522bf4563d617c81fa5580ecc67d057 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:44 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\MemoryInit\Tgl: Add TGL-H uCode Patch for MiniBIOS

Add TGL-H patch.
Removed old A0 Patches.
Added additional TGL-H DeviceID.
Increased the MiniBIOS binary size to 2M.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/22010153609
Original commit date: Sun Jan 19 16:42:26 2020 -0800
Change-Id: Ic004118cb6770d6356cea3d51e1cb408f7af7a81
Original commit hash: d90b9bc57240a577431c2bc278da2c80647349ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/BUILD/MiniBios.mak
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_80000008.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_80_806c0_80000042.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/UCODE/m_c2_806d0_80000008.inc

================================================================================ 
Commit: ce88baa4b355d538ddab91051615597c934fb3c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:42 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Feb 6 00:24:46 2020 +0000
Original commit date: Thu Feb 6 00:24:46 2020 +0000
Original commit hash: 6631c718d3d6e83460099e0b291b269627986984

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 11627eca5f877fecff1c62d3458e0e79937450b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:41 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\MemoryInit\Tgl: Simplify SPD support for Stub

Removed duplicated SPD files in each VS version solution.
Created a single SPD repo at Restricted\Spd.
All SPD's file type is now changed to .spd for tracking in GIT.
Set Stub support to be NIL to match the DV board.

Hsd-es-id: N/A
Original commit date: Sat Jan 18 14:28:58 2020 -0800
Change-Id: I9f7dbced2a4aaf39f7ae06d156d5350c31d94b05
Original commit hash: ec0128520751db64582e8c1858888d01486642dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 81f1332d4a444df56bd5de7078b317a4455842b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:39 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Feb 5 02:07:31 2020 +0000
Original commit date: Wed Feb 5 02:07:31 2020 +0000
Original commit hash: 5680a52486a8be50077d98ceae1a3411ece9b88b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad1eb339e9dfd16a3169c571d7ca0dd01c17b1fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:38 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: DVSF RComp PDN Calculation Offset Broken

Issue:
  Implementation caused a bug when the DvfsRef bit is set to 32 because offset into the function is signed and the saturation logic. This implementation of the adder only allows the control register to be defined from [-31:32] instead of the expected [-32:31]. The recommended fix is to only allow MRC to program [-31:31] to avoid any confusion by software team.

Change:
  Manually edited the MIN Macro to limit to -31.

Hsd-es-id: 2202876979
Original commit date: Thu Jan 16 20:49:42 2020 -0800
Change-Id: I5c402a395bfd7b8f378763ab1a1ddc0ce6edf693
Original commit hash: c41ff1df505093ca1bededb2b0fdd07fc746f7b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl2xxx.h

================================================================================ 
Commit: 0a097a447e4a1bebb07d068ba6383fbb95e567dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Feb 5 01:07:02 2020 +0000
Original commit date: Wed Feb 5 01:07:02 2020 +0000
Original commit hash: edb0a7b9ec378af65dd089dfbf9f0a366f173cf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a15020def544f5da420e4b3adca48551151adc1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL MRC][Enable Read Leveling on DDR5]

Port DDR5 Read Leveling changes from ADL MRC

Enable Read Leveling training step on DDR5.
- Enable Read Preamble Training mode via MR2[0]
- Enable MPR training mode in MC - will convert RD to MRR31, and ACT/PRE to NOP
- DRAM is using 1tCK read preamble while in Read Preamble Training mode, hence adjusted the code to skip the preamble while going to the first strobe edge.
- RecvEn is parked 1 UI before the first strobe (for 1tCK preamble)

Hsd-es-id: 2209811508
Original commit date: Mon Nov 25 16:55:11 2019 -0800
Change-Id: I8eae1ffc9766de024aa530dd60a4589b0246cfbe
Original commit hash: 5b6fb575ac7108798aafe9ff1ce9dd5a6973db60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 093cbc9f07f3b3d29ba1b08fdd216faace2f0e51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:33 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Feb 4 20:09:26 2020 +0000
Original commit date: Tue Feb 4 20:09:26 2020 +0000
Original commit hash: 9e75e613f7415a00c84cff852f12964b8252fdca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 680f73cc078c174244f45011052126d023e34804 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:31 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC]DCC steps needs a convergence detection implemented in the MRC

Issue: DCC may not converged to 50% with the current number of comps

Fix: Add code to check for convergence to 256 and repeat comps until convergence occurs or 3 time the requested comps has occurred

Hsd-es-id: 2209619228
Original commit date: Mon Oct 28 14:14:47 2019 -0700
Change-Id: I092525277c94254caa57c5d47d889ca9d1cd34b6
Original commit hash: f3c5c20a2ab392c5797e300e8c6c86a82ce9afd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 15261702e561865c9b08f5afa839f1d0dda44c5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:30 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 31 21:48:45 2020 +0000
Original commit date: Fri Jan 31 21:48:45 2020 +0000
Original commit hash: db109169c8bab2d2b12654cafaa01b72d4384972

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7314e70a49d1c3b5cc31278863f41828c8be1d1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:28 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: CPGC VA Pattern Selection fix  for DDR5

Restore previous implementation of VA Pattern Selection to work for DDR5
Include Patch for LP5

Hsd-es-id: 2209616780
Original commit date: Tue Jan 21 15:30:29 2020 -0800
Change-Id: I4f08e75cf9bbffe830d39e97f2371e5abc86b56c
Original commit hash: 6a23e3e0e393a5b19e92c196ed3e33d261e776e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 17f14aa0ad0923ed6d48bbcd03f872eeb2dfe888 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 31 20:09:06 2020 +0000
Original commit date: Fri Jan 31 20:09:06 2020 +0000
Original commit hash: 5fe9cd2004ba28fc909dfdadf71ea450d7adf1d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a9dc42f71b7749ecdb3934babe5df88fa59b920 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:25 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Write voltage centering overwrites the Status variable for Lpddr

Issue
For Lp5, if write voltage centering fails completely or for a byte, the training doesnt fail. But MRC fails somewhere further down the line.

Root cause
For DDR4 WrV, when we call ChangeMargin we do not store the status. This lets the Status variable to keep the pass/fail status
from the write voltage centering training.
For Lp, we were overwriting the Status variable when we call ChangeMargin.

Testing
LP4 Boots to EFI
DDR4 Boots to EFI
LP5 Minibios pass memtest. Full Bios boots as well.

Hsd-es-id: <14010627780>
Original commit date: Tue Jan 14 14:13:10 2020 -0800
Change-Id: I40a4d182b15f24358afd0c1f1af6048be75a37aa
Original commit hash: 082ff0417f231ba367ef9eb36a1599178707ebb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e545b83885116dfc3c2e40f676c9ead76de689bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:23 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] WckLeveling and ECT changes for LP5

Issue
During Wck training MRC sends 8 wck toggles to DRAM. Dram samples Ck at every rising edge of wck. This could be different for different vendors. Dram could sample wck for every rising edge of ck. Dram sends that feedback after all 8 toggles of wck plus tWLO time for the last toggle. Wck is per channel and DRAM internally divides per byte. This is the reason that on the scope during this training we see first rising edge of Wck 256 ticks apart from first rising edge of CK, but the second rising edge aligns. With scope captures during wckleveling, we see that when we get the feedback from dram, MRC is already on the falling edge of 8th rising edge, on samsung memory.

Temporary solution
The 8th rising edge aligns with the rising edge of Wck but to align the first rising edge of wck with rising edge of tck we need to subtract the 2UI i.e 128 from the final Wck value.  This is a temporary solution because design needs more scope shots during Wck training to determine if its an algorithm issue.

Issue
On samsung 2R ECT, MRC doesnt get any feedback from dram. This is due to a glitch seen on CK right before ECT prints test results on the log.

Root Cause
BlockTrainResetToggle clears this glitch.

Hsd-es-id: <22010136193, 22010143157>
Original commit date: Thu Jan 30 15:47:14 2020 -0800
Change-Id: I29ff4371862072db543fb0f6fa029a3807327add
Original commit hash: 769f7bd5c2cc68a2cd96475c64f49a4e281452e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 5368d0f6df1799c650d2d873b7d45d3f0afd4b55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:22 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 31 18:01:24 2020 +0000
Original commit date: Fri Jan 31 18:01:24 2020 +0000
Original commit hash: 844ec1a2a417123b4b821298de0d6ee7f25e4c72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 685a22948b4b6fc989f4e22df8c91c0b48f44084 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:20 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC]Set VDLC to be always 0 for LP5 MR14

According to the spec vdlc bit is only considered for devices that are 16 bits wide.
VDLC 0 DqVref for byte 1 follows MR15
VDLC 1 DqVref for byte 1 follows MR14

If we set VDLC to 1, we observe clamping of MR14 during MrcDimmOdtTraining. During MRC write voltage training it seems MR14
host structure read always returns a decimal value of 68 which is Offset 0 for MRC. Therefore currentOffset always follows offset
and we dont see clamping. However this doesnt happen during power training. During power training VrefCode read from host structure varies and therefore CurrentOffset goes below the MIN_VREF and causes clamping.
Since we are setting vdlc = 0, therefore TxVref needs to be written in both MR14 and MR15. This wasnt being done for by 16 devices. Made this change and tested it on

Remove GSM_UPDATE_HOST from GetSet call for TxDqsBitDelay parameters because MrcGetSetUpdateHost function only updates the host structure for RxDqsBitDelay and TxDqBitDelay

Testing
LP5 Boots with full Bios and minibios
Lp4 Boots to EFI
DDR4 Boots to EFI

Hsd-es-id: <14010665502, 2209868714>
Original commit date: Tue Jan 14 09:34:36 2020 -0800
Change-Id: I5ba4eb4385f2270f6e30fbc221a8d1ae8127d035
Original commit hash: d9fcf9dbb3a0cb11268f5e85034966e7b62506e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d0f4850988345b0f06c3890c99db2cb1d30241ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:18 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 31 00:06:56 2020 +0000
Original commit date: Fri Jan 31 00:06:56 2020 +0000
Original commit hash: 6c15382f0e66c9aa9a987a50d27a4c18df18e161

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de07d4a6e58625509b6cd14d47b13b99c8d2754f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:16 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkgPeiPolicyUpdateLib: Propagating the menu options values to disable memory trainings
Issue:
    There was no possibility to disable some memory trainings from setup menu
Root Cause:
    Menu option was not propagated to FspmConfig variables. Also TCO and TCODQS trainings were hardcoded to be always enabled.
Change:
    Added the code to update FspmConfig corresponding variables. Remove hardcoded TCO and TCODQS values.

Hsd-es-id: 14010268575
Original commit date: Tue Jan 7 11:52:56 2020 -0800
Change-Id: I7e806320613fd33016c34c487ffbea39819840d0
Original commit hash: 6d41f66606689760b02f93ac4b658189438efba3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: c3ce6ede1ff5e4a8811937b50074831969d0d9b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:15 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jan 29 20:23:10 2020 +0000
Original commit date: Wed Jan 29 20:23:10 2020 +0000
Original commit hash: 26b47ad014a0e92a999248256103e4292d804c5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4f35135d2330d519b20df1ef38fd72f7f3a5ba18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:13 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jan 29 18:47:06 2020 +0000
Original commit date: Wed Jan 29 18:47:06 2020 +0000
Original commit hash: 526be5e596b8e10f07fb5a0e272ab9c220afd96c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16972053750b007dbb4ab4aae1cb9138b6a964ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:12 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-A0][MEM][MRC] NUI Target/Offset matching pushes offset in opposite direction

Issues:
  1. Matching total NUI and target NUI is applicable to both LPDDR4 and LPDDR5
  2. Matching UI should be looking at final value and Target instead of the individual components (Target and Offset)

Solution:
  1. Updated code to do matching NUI for LPDDR4 and LPDDR5
  2. Updated to compare the total NUI and TargetNUI is matching
    a. If Total NUI and TargetNUI matches, do nothing
    b. If Total NUI does not match, adjust values (Target and Offset) to the larger Total NUI
    c. If Total NUI matches but TargetNUI does not match, adjust values (Target and Offset) to the larger TargetNUI

Hsd-es-id: 14010633400
Original commit date: Fri Dec 27 11:06:17 2019 -0800
Change-Id: I8a1ac4d2b4ae7336508bd731aa175ce287b7e985
Original commit hash: ec89af087f1ebbe692432bb4be30344f4171156e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: b03490d7838b95818e094d5d2be638a7abca9275 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:10 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 28 21:25:55 2020 +0000
Original commit date: Tue Jan 28 21:25:55 2020 +0000
Original commit hash: 5217f1f9560eb39439cd4c40d192d9dc9ac1ab60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 971e93eb4b3446648ad6638bc10b3ed9e2b89d38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 28 18:21:37 2020 +0000
Original commit date: Tue Jan 28 18:21:37 2020 +0000
Original commit hash: 85236581d99003ca1f8c5bef8e2ba418baf13711

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46a6470a82dc1e9a6d4faf4264d4111257c03d3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:06 2020 -0700 
-------------------------------------------------------------------------------- 
TGL-H Timing Fixes for DDR5 CTE Gate Test

- Updated CTE make file to use GCC 5.3.0 if available
- Fix DDR5-3200 SenseAmpDuration CTE error observed on
  CTE. This was done by increasing Strobe2ClkDriftPs
  from 1200 to 3750
- Added DDR5-3200 LocalStub SPD file : SPD_DDR5_3200_1ch_1rank.log
- Added FSDB tgl-p0.rc file for revision tracking
- Updated DDR5 RoundTripDelay
- Updated DDR5 tCWL4TxDqFifoWrEn and tCWL4TxDqFifoRdEn timing

Hsd-es-id: 2208309416
Original commit date: Fri Dec 27 13:37:54 2019 -0800
Change-Id: I53a627e2160cb6a0360c71941eecfd66903f6bc1
Original commit hash: 633e45baccdd57074c813b5e447cb28a1df04033

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4dc2e3cf3172f207036746008375779dfca78297 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:04 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 21 23:57:04 2020 +0000
Original commit date: Tue Jan 21 23:57:04 2020 +0000
Change-Id: I5b1afd8b92aa4316200cfbf5ecb4d57cff52acf5
Original commit hash: 7aa55ccffa6f3a0f217923b8e186e03f23f79311

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2b9693a4612863e710449208bea869a68a92ac44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Revert CPGC VA Pattern function

Temporarily Revert CPGC VA Pattern function back to original
implementation to resolve build conflicts with LP5.

Hsd-es-id: 2209616780
Original commit date: Sat Jan 18 15:42:13 2020 -0800
Change-Id: Ia4a405daf0bda5c8a8d7403595efff58076fd0a1
Original commit hash: 3a2de55d84fbf3d459fcce33eb38ac1cbe840e99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 30edb1d952cda1be58881bd40b0fc02a73b55ce5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:54:00 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 21 00:18:10 2020 +0000
Original commit date: Tue Jan 21 00:18:10 2020 +0000
Change-Id: Icc05b6c2c5b1ed31b8d602dbdee59ebbd629df97
Original commit hash: bf6ec8ac27dc333aa1cc089943511b547c97e591

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93896f4b9c1a7c99613a717f445515a1a0fd5ba2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:59 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Fix Ddrio Roundtrip

Fix the roundtrip calculations in DdrioInit to preserve previous values for U/Y
Need to add Gear2 Flag

Hsd-es-id: 2209616780
Original commit date: Thu Jan 16 17:01:49 2020 -0800
Change-Id: I012b5eda89f274d84f7c8ad6bb167452e7fdeea3
Original commit hash: 935828edbbf52fa6201911ac30cb6c2033de3d88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: cf3e30151b77636d327fe7a7cfcca9dcc31d47dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:57 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Jan 18 09:56:39 2020 +0000
Original commit date: Sat Jan 18 09:56:39 2020 +0000
Change-Id: I23d1dbfe56e79fd3698f5c06417bb85b28d29b74
Original commit hash: 1fd8bbd1af1ac68705e120c75e7397c9d42b7037

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7aa483134b4e62bc0ca68c7c4cdc13ca3270d44f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:56 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Terminations and Driver Update for DDR4 TGL-H

Simulation team provided the following defaults for DDR4.

DDR4    3200MT  1.1V    /// 1DPC 1R,    1DPC 2R,    2DPC 1R 1R, 2DPC 1R 2R,   2DPC 2R 1R,   2DPC 2R 2R
ODT                        {{240,0,0}, {240,0,80}, {240,0,48}, {240,48,240}, {240,40,120}, {120,120,40}}
SR      --      {40, 35, 35, 40}
SOC ODT --      50

Hsd-es-id: 22010152209
Original commit date: Fri Jan 17 18:22:56 2020 -0800
Change-Id: Iba6afa526f87901fc386a6437439fd835d81b23e
Original commit hash: b339356a912c1d5c63880e4912f629b54a13af99

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c

================================================================================ 
Commit: 030ff0eeaf5d18a5f85caf81df383793a553e959 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:54 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Jan 18 09:05:44 2020 +0000
Original commit date: Sat Jan 18 09:05:44 2020 +0000
Change-Id: I55f977fbff3eeda97cd02aa6f9463a360f8d60e3
Original commit hash: be879be958470e363055003f0d848bca47d767ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 68456ada07adbbf04ae94b9a7ee23339f24ab81a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:53 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: DDR4 P0 CS Pin Update

Platform Updates:
  Added DDR4 boards to MiniBIOS.
    Boards are IL, so DqPinsInterleaved is set TRUE.
  Quick W/A for CS PI for simulation instead of redoing the DDRIO Init sequence.

Training Fixes:
  CS was not getting set properly.
    DtHalo has different offsets for CS PI codes depending on rank.
    Implemented code to get the correct offset for DtHalo but keep UlxUlt the same.

General Fixes:
  HAL Debug messages would not build when enabled.
    Missing comma between parameters.
  Reduced redundancy in the MrcGetSetbankSequence()
    U/Y Offset for BG is different from H/S.  No differences in DDR Type.

Hsd-es-id: 22010152193
Original commit date: Fri Jan 17 17:46:19 2020 -0800
Change-Id: I408a8187c57e1490169131176130b71de0709c08
Original commit hash: 6de993a8626101547ade34625b12cba93ff5e80f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterStructTgl1Dxxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: bc85342f31382d2b63f19b1aded17886c3801d53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:50 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardInitLib: [TGL][MRC] Change DqPinsInterleaved value

Issue:
    TGL-H boards need to set MRC input policy, DqPinsInterleaved, to 1.

Root Cause:
    DqPinsInterleaved is currently set to 0 for TGL-H boards.

Change:
    Changing Platform BIOS PCD code for TGL-H boards that sets
    MRC input policy, specifically DqPinsInterleaved.

Hsd-es-id: 22010149089
Original commit date: Wed Jan 15 16:33:37 2020 -0800
Change-Id: I84b2acc707a0eb8a886fda7cf25df04d3cb49dcf
Original commit hash: 6b411eb6f0320d8ae1cd9c2e8993715d2db7dd9e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 594c547c35668bc36bc1e1ec074ab31b58ba59e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:49 2020 -0700 
-------------------------------------------------------------------------------- 
TigerlakeFsp/TigerlakeFspPkg: Adjusting GCC Flash sizes

Increased FLASH_SIZE and BLOCKS to 0xD5000 (from 0xD2000) and 0xD5 (from 0xD2)
Increased FspmSize to 0x89000 (from 0x86000)

Hsd-es-id: None
Original commit date: Fri Jan 17 16:43:24 2020 -0800
Change-Id: Ia64726e731abfd3f325b8d8958586700d0482d87
Original commit hash: a72a01e3ab8a9b796d65942ca4ef757b99520f03

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 7ef237393c1027024d8a5e9b371d0f62e1ce9908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:35 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: Fix resiliency build error issue for tgl resiliency build

Resiliency build was broken by microcode FV size, fdf for res need also change
according to latest microcode size.

Hsd-es-id: 1507821985
Original commit date: Fri Feb 28 09:48:00 2020 +0800
Change-Id: I5865e43554d0df2f8e9137029bf6af323a4f0e0d
Original commit hash: 15f8d87c8dec262a18bd788c50df4c00219501ba

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: b0e7ff591909b6bfa7cddceb885d004a24c3c56b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:18 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss: Reassign IRQ values for certain devices / functions to enable shared TSN/UART interrupts
- removed interrupt table entry for cnvi, which is no longer present on TGL
- updated IRQ values:
    D30F0: IRQ 34 --> 16
    D30F1: IRQ 35 --> 17
    D16F0: IRQ 16 --> 18
    D16F1: IRQ 17 --> 19
    D18F6: IRQ 18 --> 34
    D17F0: IRQ 19 --> 35

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/14010511764
Original commit date: Tue Jan 14 09:43:01 2020 -0800
Change-Id: I74f71d8ea1157a443b0426ed3ab805cbdc159053
Original commit hash: 8b0feccf32e071785a077107cdd02bab92211eca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2H.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/PchDevIntInfoVer2Lp.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl

================================================================================ 
Commit: 0e645863d4a6c57263551edc6c39f5f74411802e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:12 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc: [EBG A0 PO] BIOS stuck loading SMM driver with CSME and SVFW

BIOS needs to disable only PMC SBendPoint dynamic clock gating

spch0.pmc.mmr.pmc_pwr_ctl.dcg_en_sbep = 0  (set to 0 to disable dynamic clock gating in sb end point)

Hsd-es-id: 18010507365
Original commit date: Thu Feb 27 11:57:14 2020 +0100
Change-Id: I58cfd72efbdd4b74e9041c7027b84792407c654e
Original commit hash: 52dfa6a24dfbbbc2f51cd4d03100d9c745c23bfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: b2cbb88e5daeacfcfa7c9f3180b9e80202289e81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:10 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Fix hybrid drive power blocking

BIOS used to remove entire D3Cold description for
root ports with hybrid drives. This caused the POFF and
PON methods to be removed as well and as a result TG could
not achieve D3Cold when remapped under.

Hsd-es-id: 22010154249
Original commit date: Fri Feb 7 13:35:41 2020 +0100
Change-Id: I074838d5bcc18816c7819a6d5f1b52d5a4b12ad6
Original commit hash: 05fe2326961d02354cb0f5ffc01cef9b9e558364

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: 1679cdf5fc29fa6b41037ea3fac52bfd4018d2b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:53:05 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc & Gpio: Changing Values to configure PMC/miscfg gpio register for C and F group

Changing the following values used to access the miscfg and pmc pwrm gpio registers
V_GPIO_VER2_PCH_LP_GPIO_PCR_MISCCFG_GPE0_GPP_C   0xA  -> 0xB
V_GPIO_VER2_PCH_LP_GPIO_PCR_MISCCFG_GPE0_GPP_F   0xB  --> 0xA
V_TGL_PCH_LP_PMC_PWRM_GPIO_CFG_GPP_C     0xA  -> 0xB
V_TGL_PCH_LP_PMC_PWRM_GPIO_CFG_GPP_F     0xB  -> 0xA

Hsd-es-id: 22010298451

Original commit date: Wed Feb 19 16:09:12 2020 -0800
Change-Id: I9b2844b6adfc9cac21751e05fe20d14b1a8563d8
Original commit hash: fe2d0566fc5981af3df53aaf6743ce962d9726e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/GpioRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h

================================================================================ 
Commit: 80ea273eddf9d21780f7f947d6da766e52af4b97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Feb 27 09:00:57 2020 -0800
Change-Id: I539536c104d82de5c78565bceeb68f254259eb79
Original commit hash: 2c1658a403a53619f9aad02cad7611062ff63c0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: cdab4f8c8b667318ce4b8e60aab444d1c3c06282 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:53 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Incorrect GPIO settings for SSP1

Removed structures containing settings for GPIO_VER2_LP_GPP_R5 and GPIO_VER2_LP_GPP_R6 from mGpioTableTglUDdr4 and mGpioTableTglYLp4 tables.
Those settings were being written after HDA SSP1 GPIOs settings, what caused overwriting correct settings.

Hsd-es-id: 14010666799
Original commit date: Mon Feb 17 16:20:02 2020 +0100
Change-Id: I26de5825ad3a6365cf184d608a5676d9eb3aa998
Original commit hash: ea0541b05d643e79abf34ff90721a0c8293ebe68

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h

================================================================================ 
Commit: 9c84a8a6c0b1cdfd632b4da0b2775946d6a9eaaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3094_00

Hsd-es-id: no sighting
Original commit date: Thu Feb 27 08:11:59 2020 -0800
Change-Id: I675386c57779075b19bec9bea237735a9914b425
Original commit hash: 8de579ea36469df43837963a0addf78ed5cc5cf2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 564dfccd729b38a0f914813cb31fbd1416a0baa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:43 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix BIOS_BUFFEN write for Clocks with numbers above 5

PeiPchPcieClocksLib:
BIOS_BUFFEN register should program BIOS_BUFFEN_H_SRC7 register
from 1st bit for ClockNr 7., 2nd for ClkNr 8. and so on
Current code program 7th bit for ClkNr 6., 8th for ClkNr 7. and so on,
which is bug.

Hsd-es-id: 1507738327

Original commit date: Tue Feb 25 19:36:00 2020 +0100
Change-Id: Ida5ead2be9caa25103c5af8477a819699d696538
Original commit hash: fc522bf3e5a7bf39e75415bd4e0e0f89b4ddf36e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c

================================================================================ 
Commit: d69838bc1983922ca234f2e71149e93221958547 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:41 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Incorrect calculation of PCIe Function ID (FID) in PCIe sideband access functions

Miscalculation of FID. This change updates legacy formula.
FID (ranged 0 to 3) should be calculated per port of Controller.

Hsd-es-id: 14010707171
Original commit date: Fri Feb 21 10:17:03 2020 +0100
Change-Id: Ib836d265759b445a5645cfd858a2f62b74e62cad
Original commit hash: 5496e2b0d11a35fc747d1ba46b8d72a1d51ef3bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieClientRpLib/PcieClientRpLib.c

================================================================================ 
Commit: cec301c17057d155428eb5d8626137ac7c2bb125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:40 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] Remove redefine PCD in BiosInfo.inf

  Remove redefine pcd to fix build error.

Hsd-es-id: N/A
Original commit date: Thu Feb 27 16:14:30 2020 +0800
Change-Id: Id769d2f426014f954f407247297a2fb74a2302f7
Original commit hash: 611f31a03d280a802cab5584526d947316eb8fea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c

================================================================================ 
Commit: 37f5073978bf6236667a832f4fa1c244172eaced 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:35 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Enable XCODE EDK build

Enable XCODE EDK build

Hsd-es-id: 1507709840
Original commit date: Sun Feb 16 10:13:32 2020 +0800
Change-Id: I385e63d81972753728d4a3c8b898d9509de92b74
Original commit hash: 079a35aeca12fae0f68c536f67918884d2c0ea1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c

================================================================================ 
Commit: 1983948f252a545921f8839566b40203f248aa31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:32 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL][PCH][CPU] Remove obsolete PCD for TGL ERB PO specific

1. Remove PcdTglPchEnable dependency on ADL
2. Remove PcdTglCpuEnable dependency on ADL

Hsd-es-id: 1507757773
Original commit date: Tue Feb 18 20:33:37 2020 +0800
Change-Id: I432c469f32a87311361c1542c9072ad966d31008
Original commit hash: baac89c6dbded08dea0320863379b8d338b04156

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ff08eb5118be543dbaf363c396fd4018bda87c1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:22 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL]Missing the Pcd declaration on any inf file can't be caught during build time

For current design, we encourage people to use #if FixedPcdGet statement for PcdsFixedAtBuild type pcd on all the source code files, however if the pcd is not declared on any inf file, for now the complier will just assume the pcd value is False or 0 even people set it to True or 1 on dsc file, the behavior is different than what we expect and it has been bring many issues to Client.

Hsd-es-id:1507753088
Original commit date: Wed Feb 19 14:11:49 2020 +0800
Change-Id: Ibf702364881a6b5983a63a5ff6e9dfd528875ea3
Original commit hash: e2f20397761b2f98b9d19d5a94979409c02187f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttAnalyzer.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttCpgcFunctions.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/DimmCellTest/Source/DcttSymbol.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiDxeSmmPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.inf

================================================================================ 
Commit: c12c4d80237f40b65e350c11312d1b2171279308 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:16 2020 -0700 
-------------------------------------------------------------------------------- 
Program Reset Prep setting SIP17 BWG section 4.36

Hsd-es-id: 16010789074
Impact Platforms: ADL

Original commit date: Tue Feb 25 18:30:10 2020 +0800
Change-Id: I2c9dc464b219baf3d7046856fe34b8966b35f718
Original commit hash: 4ebb16a18962b44f48ba311cd237cc49b3f1bdf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: 583789ebd23a84342f9cf4a21b29c7fea4faf08f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:52:00 2020 -0700 
-------------------------------------------------------------------------------- 
Set RKL-S build as the default build

Hsd-es-id: N/A
Original commit date: Fri Feb 21 11:50:46 2020 -0800
Change-Id: I38ba816b773b196e1e16cf641802b538ad494c8d
Original commit hash: 6f819c525d5669a8db54a71a04a2da5f354cf007

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen3/Library/SaPcieInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaDmiInitLib/PeiSaDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SaPegLowLevel.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/LowLevel/SklPegDisableSteps.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PciExpressInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PcieComplex.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPcieInitLib/PeiSaPcieInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLib/PeiSaPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: f9023d3cec7b3bbfdffadfe05837d64336a8dd86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Feb 26 08:57:45 2020 -0800
Change-Id: Iec837af9b787880cc9aa59d2b42bd0163f25f6bb
Original commit hash: 1a209708e43c6709fbc41232ba3e08b3a2364849

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8c0ac201b94503ccdba3859ef34bd9aa8b24ee5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3093_00

Hsd-es-id: no sighting
Original commit date: Wed Feb 26 08:11:05 2020 -0800
Change-Id: I30cdb668baf36d50d26c7a3f03f5715be2fa7a59
Original commit hash: 845dd3596a79b7d0537b7a6cbaf3374194287cca

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3b9482a5dceddd3479c421c6b5c123edea514a4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:34 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconnPkg: Add generation-specific ISH functions in IP block

Update ISH Ver4

Hsd-es-id: 14010023789
Original commit date: Thu Feb 6 17:12:22 2020 +0100
Change-Id: Idea062ff9f1748558accb98a79488534eeb5ba80
Original commit hash: 39fc6c6003ef34236f753e55c8f32dfece6aeb4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer4.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer4.c
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer4.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer4.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshLib/PeiIshLibVer4.inf

================================================================================ 
Commit: b5418d5fa8cca94c75eb8ea46de461eb4e38a508 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Wed Feb 26 05:24:23 2020 -0800
Change-Id: Ief807880a96601ae079bec5d7b3cd2f80751c7b8
Original commit hash: 4b9cd60f624b65dbabd27f40cfead07138627f4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: fa24bfd4193321478573759147a69d4204219fd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:25 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Use PcieSipInitLib to configure CPU root ports retimer presence detect

CpuPcieRpInitLib will now directly use PcieSipInitLib to
configure retimer and two retimers presence detect.

Hsd-es-id: 1607351014
Original commit date: Fri Feb 14 17:16:02 2020 +0100
Change-Id: Ia8af20a146ac07903d3909aeda73034557c411de
Original commit hash: be57e0ad90b25e15cd8f355545119e37740fd21b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 75b3027fbcfbc3f6e8b6f4b54c4afb656ad76f91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:23 2020 -0700 
-------------------------------------------------------------------------------- 
JSL A0 (Rev2) BIOS RCR to implement ICL W/A's for IOMMU , VTD and others listed

Changes taken from EHL.
ProgramDisplayWorkaround()API definition is defined in respective FRUs

Hsd-es-id: 16010799406
Original commit date: Thu Feb 20 17:17:12 2020 +0530
Change-Id: If509f79f27691421396c4bcdd3cc242090f14c8d
Original commit hash: d488870a8a0b797d346f349306dc769b84657efd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.inf
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/IncludePrivate/Library/PeiDisplayInitFruLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibNull/PeiDisplayInitLibNull.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 1c6262079ea23c5179ea7ba4830c9543a315ae77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:20 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS is ASSERTINg due to high LinkWidth value on PEG10
- CpuPcieGetMaxLinkWidth function is executed in a loop for all PEG ports even if there is no bifurcation or trifurcation. That leads to report wrong link width value (>16) from PEG11 or PEG12 ports.
- With this change making LinkWidth to 0 if it is greater than 16 but long term fix should be to return from this function is PEG11/PEG12 is not present.

Hsd-es-id: 22010177269
Original commit date: Mon Jan 27 09:30:26 2020 +0530
Change-Id: I4b8025517746ab4de3d05ef6c7292ed61fa3ff82
Original commit hash: 91a323411d5ff1234d955b2230febad1e9af646d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: 367a2b606c7a85ca3575b099d505a99d2cb6bf84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:19 2020 -0700 
-------------------------------------------------------------------------------- 
New TGL Platform VR POR file WW4919

Updated TGL-H skus

Hsd-es-id: 14010630781
Original commit date: Tue Dec 24 16:37:33 2019 -0800
Change-Id: I83f87794a3b2bafa18239ac0cdfc41fc16a9dd8f
Original commit hash: 8711507f81801cc27002486aa0e2a79634381596

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 575e8a7998ee3bfa0b6b4576ba5f21d5c0b1b66c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:17 2020 -0700 
-------------------------------------------------------------------------------- 
Platform RTD3 PCIE control: Add _PR3 and change _S0W as 4 to indicate D3Cold support

Related HSD: [TGL-U] System BSOD after S3 resumed under Windows 10 OS if HDD Password enabled

There's only _PR0 object which involves D3cold power control methods under PCIE root port.
So once the device leaves D0, it will be pushed to D3Cold unexpectedly.
Adding _PR3 with the same power resource and change _S0W as 4 to indicate D3Cold support properly.

Hsd-es-id: 22010014844
Original commit date: Tue Feb 25 14:38:05 2020 +0800
Change-Id: Ia0a1b7bd181dab10692e18178b71da739f6d5b1a
Original commit hash: 301f3f51003d82b1f94d25ea7b4bebb3dd600d3f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl

================================================================================ 
Commit: b749bceae87feaad4359f9732589107d51422e67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:11 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Add Vtd related Upds to partial header.

Hsd-es-id: 22010254327

Original commit date: Thu Feb 20 02:17:31 2020 +0530
Change-Id: If8cbb6ecb6bc1d6a36e78c5a6b5271edf0a168eb
Original commit hash: c4e7daccfa200bbeb0617cfed237e9e8bd98f01c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: 899dabbdfc372f471ad5732229071479aa16d58d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:51:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] DO NOT exclude external ethernet card from requiredforboot list

Remove "Bus==0" restriction to required boot Network adaptors

Hsd-es-id: 14010626246
Original commit date: Mon Feb 24 09:10:36 2020 +0800
Change-Id: I05d59d16a7aadf3461e126e0330826caca34222d
Original commit hash: 5fca5ac1293ba2a0de9e11c9131a72ad05d541d8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 289359930c3fadd267ac63c0d951faff6d4b8439 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:58 2020 -0700 
-------------------------------------------------------------------------------- 
XXXSvRestrictedPkg MerlinXPlatformDriver: Use structure format MSR definition

It is preparation to remove ClientOneSiliconPkg\Cpu\Include\Register\Pcucommon.h.

Hsd-es-id: 1507608826
Original commit date: Mon Jan 20 10:33:36 2020 +0800
Change-Id: Idd08555f485a57b363710db7ed3d58914c3eb682
Original commit hash: a90743e83ca46bce81639354c5612b36ff765ebd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 192fd63e347eceb101b23f903e71dfa17e5b81e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:52 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools/Iasl/acpiexec.exe: Remove it.

Now only use the acpiexec installed in Linux host OS.

Hsd-es-id: 1507816894
Original commit date: Wed Feb 26 09:55:36 2020 +0800
Change-Id: I338cf1e0207ccf0b62b416727a1fc8f1c5b55c6a
Original commit hash: 8150473383d67cbbc00f199b28db19bd5fd4a885

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/Iasl/acpiexec.exe

================================================================================ 
Commit: 8474126fa285b19594f3f9d7756c42c253900145 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:49 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/TigerLakePlatSamplePkg: [TGL UP3 GCS -A6] BIOS option for the touchpad name is incorrect Part.2

GCS, ALPS and customized touch pad _HID should be removed because they are invalid strings.

Hsd-es-id: 22010183057
Original commit date: Fri Feb 21 15:26:40 2020 +0800
Change-Id: Ib21642a640f92101846fdd15697624db0c32eb02
Original commit hash: a62c622e353cd2fda6ef0038c7d46551da5d004c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl

================================================================================ 
Commit: 17cb05ba5e0bd88324ad3476cfa02d5380d2c4f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:46 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Add Legacy 8254 timer support into partial header file

This patch overrides required FSP-S UPDs to enable 8254 timer
support for TGL.

Add Enable8254ClockGating and Enable8254ClockGatingOnS3 Upd to partial header.

Hsd-es-id: 22010283881
Original commit date: Mon Feb 24 16:12:49 2020 +0530
Change-Id: I7274453177b6808ed4851e159b1768b5579c5edd
Original commit hash: df2f1d98bac72231a1a757537eab0b0dadadb7e7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 05b001f77b5a586f9cc9943c943bcf88f3dfea95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:38 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/BiosInfoRecovery: Update BiosInfoRecovery module

- This commit leaves detail description for BIOS_INFO for recovery
  to avoid any further bugs and confusion for the future.

- BIOS_INFO entry for MCU are duplicated. This commit removes the wrong
  entry for MCU and keeps type 01 entry one.

Hsd-es-id: 22010302457
Original commit date: Mon Feb 24 14:28:28 2020 -0800
Change-Id: I7719e079c2028451e6ab7eb3849ca4fa4c5d19f6
Original commit hash: a780d99856c19c90f7c37f73e6bcb1a94b555616

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c

================================================================================ 
Commit: 65d241c2e65beb9cf19db8406edcb32fc9c57bcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:26 2020 -0700 
-------------------------------------------------------------------------------- 
Fix Ext FSP Wrapper boot failure

Fix config block alignment

Hsd-es-id: 16010820801
Original commit date: Mon Feb 24 14:07:50 2020 -0800
Change-Id: If1d03e55e7b85089ca9977d47b949ff6662da354
Original commit hash: 5a1db70b336fc8a7265546a4050157cc2fe20327

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/CpuPcieConfigGen3.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen3/PciePeiConfig.h

================================================================================ 
Commit: 29a31643ac111dcf480edaf744492e53668985ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Feb 25 10:37:07 2020 -0800
Change-Id: I27949749b67697d916a1add0d1b86bf5f49dcae4
Original commit hash: c5f128a14e6217dbbf58c1b5bf8ac9a50a1ff757

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fe4e1e603d56d353ca8816fb9d10e0c298e5a2f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Tue Feb 25 09:36:39 2020 -0800
Change-Id: I83d3232b500edb9b85ed0e78915bbe9f55a64d11
Original commit hash: 4797bb0ca4c48a063b32d7e35a85e742e0b89e9a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FiaMuxPolicy.h
ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
ClientOneSiliconPkg/Include/Ppi/FiaMuxPolicyPpi.h

================================================================================ 
Commit: 87922d59de1baeae768c38ed4d09a5592960186d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3092_00

Hsd-es-id: no sighting
Original commit date: Tue Feb 25 09:10:17 2020 -0800
Change-Id: Ia0cac431774ade92b34bd7bfecee2f513fba34bc
Original commit hash: 869749860a9a26bdcc81e709e05cf014f5a1c79f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5c2a5054c11e67af5b29aecee3ac4ad9ebfade6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:50:02 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: SPI Config Block update

This is one of series of patches for adding enabling of Direct Read Decode
ranged of additional 32MB beyond basic 16MB.

This patch adds SPI policy update along with platform setup option to
enable SPI extended BIOS decode range

Hsd-es-id: 1306723741

Original commit date: Wed Feb 5 15:50:45 2020 +0100
Change-Id: Ie6586a62aedb75cc12ca1ed1222bbb8a42fb2bda
Original commit hash: 7b478d0c6f128b1bb5fc695f4c0b0d0bb3009ac4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 71bc83cec51a98b910ea26bf912143c726a3beec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: SPI Extended Decode Range PchInfoLib implementation

This is one of series of patches for adding enabling of Direct Read Decode
ranged of additional 32MB beyond basic 16MB.

This patch adds PchInfoLib interface for detection if extended BIOS
range decode is supported in given PCH and for getting DMI targets
for DMI part configuration of the feature.

Hsd-es-id: 1306723741

Original commit date: Wed Feb 5 10:41:09 2020 +0100
Change-Id: Ibf061464c4194c1c862a5fd589ac7cf1758b809e
Original commit hash: 2626d144ee90c0ad0a6321a7066d2f0bd12b17d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibIcl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibJsl.c
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: 8db0648e28fd8c0b205e3d4202b35883be613627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:55 2020 -0700 
-------------------------------------------------------------------------------- 
Ability for SPI to map host BIOS memory map beyond 16 MB

This is one of series of patches for adding enabling of Direct Read Decode
ranged of additional 32MB beyond basic 16MB.

This patch adds Spi Config Block to hold feature enable status along
with base address of the extended range along with limit address of said range.

Hsd-es-id: 1306723741

Original commit date: Tue Feb 4 14:04:44 2020 +0100
Change-Id: I5033d4675e2536368f9eb651f6e10d6bae373223
Original commit hash: 673c056411095f76c4890935e65fb90b8a14520c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Spi/SpiConfig.h
ClientOneSiliconPkg/IpBlock/Spi/IncludePrivate/Library/PeiSpiPolicyLib.h
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Pch/Include/PchPolicyCommon.h
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/UniversalPeiLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 3a873f653fec95b626b19bd9d6fd54a53865e044 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:43 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL]Missing the Pcd declaration on any inf file can't be caught during build time

For current design, we encourage people to use #if FixedPcdGet statement for PcdsFixedAtBuild type pcd on all the source code files, however if the pcd is not declared on any inf file, for now the complier will just assume the pcd value is False or 0 even people set it to True or 1 on dsc file, the behavior is different than what we expect and it has been bring many issues to Client.

Hsd-es-id:1507753088
Original commit date: Thu Feb 20 11:28:39 2020 +0800
Change-Id: I569d1592b0bcac6e1bc6c021f949e36723962889
Original commit hash: ab8539fd26911c4459d609e3660368e59f483f1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer1/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf

================================================================================ 
Commit: c64bba8daa1e653688ec6638674c58ef9555a59f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:41 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: [TGL][IOTG]Update TGL TSN Setup option to TSN Configuration page

[TGL][IOTG]Update TGL TSN Setup option to TSN Configuration page.

Hsd-es-id: 1507693978
Original commit date: Wed Jan 8 09:23:01 2020 +0800
Change-Id: Idb7e59fab8759a4caac38e2d2f4498459f384af0
Original commit hash: 8a5397ae1e275a923209f46ca4a056c98a4bb9bf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni
TigerLakePlatSamplePkg/Setup/PchSetupTsnGbe.hfr
TigerLakePlatSamplePkg/Setup/Setup.inf
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: ffc40d7bc739c20d541f494bd82ea38f14158462 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:31 2020 -0700 
-------------------------------------------------------------------------------- 
Program registers for Chapters 4.5, 4.7 and 4.15 in SIP17 BWG-2

1)Skip clearing UMRPD for SIP17

Hsd-es-id: 16010748053
Original commit date: Sun Feb 16 13:59:25 2020 +0530
Change-Id: Ic8db6a69d694f80d78f22000f37ebadddc227ce5
Original commit hash: fd21faf6e02b23f0abc83344079b4dca673d7eb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 74195124fc764d47d8bf7f231d57fc9e0999c2d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:27 2020 -0700 
-------------------------------------------------------------------------------- 
CPU Mailbox: Fix debug print value for VR mailbox PSI 1/2/3/4 coding error in debug print

  This is turning to be critical for PO debug after previous VR Mailbox fix [I7ce2beecbf898eccd967d8ce83bb6b08af9000ea]
  Without this change, the debug prints garbage values [actually struct offset than actual content value]
  (MAILBOX) Mailbox Write Command = WRITE_PSI_CUTOFF_CMD
  (MAILBOX) Psi1Threshold         = 1016152070 (1/4 Amp)
  (MAILBOX) Psi2Threshold         = 1016152080 (1/4 Amp)
  (MAILBOX) Psi3Threshold         = 1016152090 (1/4 Amp)
  (MAILBOX) Psi3Enable            = 1016152140, Psi4Enable            = 1016152145

Hsd-es-id: 22010280506
Original commit date: Fri Feb 21 14:15:35 2020 -0800
Change-Id: I3ea89a16a3059cd50af77eb8c787578f02745f55
Original commit hash: 4fac9504241424943d0baa5ecb05f6d7faa08c8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: ccb9ecf1bf51967869897b0f90c962448c7d346a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:20 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Add SerialIoUartAutoFlow Upd to partial header.

Hsd-es-id: 22010283881

Original commit date: Thu Feb 20 02:22:01 2020 +0530
Change-Id: Ib66e384d51625a41d03bf295ba4ea120201c28cd
Original commit hash: a05958263c96b87a1240a613fbf460bc600d36cc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 9ff8a24414b7e352bb6bb8d9e80cd6d305236e55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Feb 25 01:33:01 2020 +0000
Original commit date: Tue Feb 25 01:33:01 2020 +0000
Original commit hash: 4fa02c7e39a261988aa9b54b337c8b89d1710ac9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7dc1c945a5c65e723c1f92e2c612d94ae3af309a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:49:13 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Clean up file headers

File headers missing Intel Confidential tag.
Updating to standard header at same time.

Hsd-es-id: 22010056151
Original commit date: Mon Feb 24 14:19:07 2020 -0800
Change-Id: I7a71f35e99d12eb1554f24c83f0cd7536fd0c9a4
Original commit hash: 7d2ef70a4e33e0ff95323d56efa40cb403f76239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FiaMuxPolicy.h
ClientOneSiliconPkg/Include/IpStatusHob.h
ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
ClientOneSiliconPkg/Include/Library/SiAssertErrorHandlerLib.h
ClientOneSiliconPkg/Include/Library/SmbiosProcessorLib.h
ClientOneSiliconPkg/Include/Ppi/FiaMuxPolicyPpi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/Ia32/MrcOemPlatform.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McDone.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McInit.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/StaticConfig/McMemoryMap.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC16/crcpm32.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcmacros.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcoem.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcoemhook.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcsetup.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/CPU/SRC32/crcstart.asm
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PciLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PciSegmentLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Common/PciSegmentLib.h
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.c
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandler.c
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLib.inf
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLibFsp.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/BaseTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/DxeTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/EnableTraceHubData.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLib.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/PeiTraceHubDebugLibSvenTx.inf
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/api.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/compiler.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/crc32.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/devh.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/event.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/inline.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/platform/UEFI/src/sventx_platform.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_api.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_compiler.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_crc32.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_init.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_inline.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/src/sventx_write.c
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform.h
ClientOneSiliconPkg/Library/TraceHubDebugLibSvenTx/sventx/sventx_platform_config.h
ClientOneSiliconPkg/Tools/GenNvs/Setup.py

================================================================================ 
Commit: e49592b2f8e70dd5d383e9db9db329bee1a707ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:59 2020 -0700 
-------------------------------------------------------------------------------- 
KW fixes

Hsd-es-id: 14010931133
Original commit date: Wed Feb 19 14:45:01 2020 -0800
Change-Id: I05d339a3f1c861c4b24afc7eb65695bbb05bec41
Original commit hash: 2b684e26eca8f280768f0ff196e237500b1c166c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: ac415a2864ce6b76f4d79caec570ad0cec493138 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Feb 24 09:00:36 2020 -0800
Change-Id: I0ef8728f60c149d4db5a86bafba008ed2b48947d
Original commit hash: acccad4ec74f620bfb6e1115f85cbd4318fcf19b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2866cb02f94a0aca20db85d3286248ecdbc1771c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3091_00

Hsd-es-id: no sighting
Original commit date: Mon Feb 24 08:13:11 2020 -0800
Change-Id: Ibbb0be3b4b05941dfce1b7a756a46ea9d9b030b5
Original commit hash: 79ca4993a173b3eb93145f41dd3e990e4a8f110c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b13f55e53f25047499264ac874f170847492fbdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:41 2020 -0700 
-------------------------------------------------------------------------------- 
1809975306: [ME] HSIO Lane Assignment (FiaMux) - PeiFiaMuxConfigInit () is not working on EGS (part 2)

Use common interface in MeUtils in Pei and Dxe

Hsd-es-id: 1809975306
Original commit date: Mon Jan 20 14:06:16 2020 +0100
Change-Id: I10b0166b0db0bda9afee053f7f05d673c7880888
Original commit hash: cbaa2c1d8ea28c37d955133968f7fdb8b8695925

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsDxeLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsSmmLib.inf

================================================================================ 
Commit: ffa3622e9f1c2ca49fe61e057eb6f3c25056fbd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:36 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add retimer presence detect configuration for SIP16 root ports

Added a function to PcieSipCommonInitLib which will enable
retimer presence detect and two retimers presence detect
on the supported SIP root ports. Currently all known
integrations need this to be unconditionally set
so we do not allow any extra configuration.

Hsd-es-id: 1607351014
Original commit date: Mon Feb 3 16:04:54 2020 +0100
Change-Id: I67d2b5158f60b4c0da28eb39d8cc281a629970b5
Original commit hash: 4380aa4ec9088f63b8fec0d1dea3e7a405b47d49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: deac321cb52a2960090c40bee53c2103b50d9d98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:32 2020 -0700 
-------------------------------------------------------------------------------- 
Removing extra added debug messgaes.

Hsd-es-id: 16010724100
Impact Platforms: TGL
Original commit date: Wed Jan 29 17:36:40 2020 +0530
Change-Id: Ibd2f1252a4e3dcfbb3e40ea28561fb406fd3bf6f
Original commit hash: 196ede00ea78c2ae91bf2d2e9c0be8edc4ce51e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 86f9bbe8dfb4801be06efe1bdea2776a8924467a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:31 2020 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1307250168][][RKL MRC][Update setup options and MRC inputs for RKL]

Update MRC setup options to match RKL.

Remove TGL and legacy setup options:
- DisableDimmMc0Ch0..Mc1Ch3
- BerEnable
- BerAddress[0..3]
- DCTT menu and options

Add ICL setup options:
- DisableDimmChannel0/1
- MrcTrainOnWarm
- MemTestOnWarmBoot
- LowSupplyEnData
- LowSupplyEnCcc
- Lp4DqsOscEn
- RMTBIT
- MarginLimitCheck
- CMDSR
- CMDDSEQ
- CMDNORM
- EWRDSEQ
- RDVC1D
- DIMMODTCA
- DCC

Safe settings for Power on:
- SaGv            = Disabled
- DdrFreqLimit    = 2133
- SaGvHighGear2   = 1
- DdrSpeedControl = 1
- ERDMPRTC2D = 1
- EWRTC2D    = 1
- ERDTC2D    = 1
- DIMMODTT   = 0
- DIMMRONT   = 0
- WRDSEQT    = 0
- WRSRT      = 0
- RDODTT     = 0
- RDEQT      = 0
- RDAPT      = 0
- RDVC2D     = 1
- RTL        = 0
- RCVENC1D   = 1
- MarginLimitCheck = 0

Hsd-es-id: 1307250168
Original commit date: Sun Feb 2 07:31:35 2020 -0800
Change-Id: I5357033fda12cb6a24b533ec7582377a7deed1cf
Original commit hash: f6fe39f7cd699e8d20e36893740b00667fc074a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver3/MemoryConfig.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: 113525dbeb71684bb676df655abab01406e6a1c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL -GCS] Auto restart when putting the SUT to CS

Correct clock request number to modify S3 resume fail(BSOD:Critical process dead)

Hsd-es-id: 22010257014
Original commit date: Thu Feb 20 14:29:57 2020 +0800
Change-Id: I084e0e4d9eca79b1ada04cf4ebe2c8bd63cb3185
Original commit hash: 45ea41115ab681cffecc0be0af52036be20373df

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: b849a33f53137f9163857c50486f35871f89a5e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:23 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg-Step2-Fix missing part
  1. Move SmbiosProcessorLib.h to C1S from ClientCommonPkg.

Hsd-es-id: 1507577375
Impact Platforms: TGL, JSL, RKL, ADL

Original commit date: Mon Feb 24 11:25:00 2020 +0800
Change-Id: I82910e217a810851739538bc03e3e0d86ecf18d7
Original commit hash: 1e30b593cb08bcb07d79918a4fff5e1196e99fdc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/SmbiosProcessorLib.h

================================================================================ 
Commit: 177286c014766a4aafb8e0a79d9f86431b9757ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:18 2020 -0700 
-------------------------------------------------------------------------------- 
Overclocking: HT Enable/Disable including per core HT disable (Asym HT)

Add PerCoreHtDisable variable/UPD and policy update for ADL and TGL

Hsd-es-id: 1507752939
Original commit date: Thu Feb 20 16:25:14 2020 +0800
Change-Id: I01c091a3649a106b922e1261045bab08402bd661
Original commit hash: d96eb355d25a9d26fdb86cf6b261d84333c6f700

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: f639c33d48a1f9a5b4eb73aa7f8b9435a2e2bc38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:07 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S]: Cleanup unused registers and duplicates from CpuRegs.h

Cleanup unused registers and duplicates from CpuRegs.h

Hsd-es-id: 16010765929
Original commit date: Tue Feb 18 18:20:20 2020 +0800
Change-Id: I10063e038de4ea249b985330fe2e4b4fa823bc8d
Original commit hash: 213ad7e97d5a071a8ab0bad54ee50e4259c2c7f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: 3efad0741e6a0e968e68aad18d566fbfb692c4c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:03 2020 -0700 
-------------------------------------------------------------------------------- 
[Board][CPU][PCH] Remove obsolete PCD for TGL ERB PO specific

We shouln't exist any PCH_BUILD_OPTIONS and CPU_FLAGS on Board and Platform.
It exist only on Intel\ClientOneSiliconPkg\Product\<Project>

Hsd-es-id: 1507757773
Original commit date: Fri Feb 21 14:07:43 2020 +0800
Change-Id: I577bc2b60f5c14a94f0610fa0f766c640e3346e0
Original commit hash: ed91de9941eb5039635b9f2d8fd6005c155fee3f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgBuildOption.dsc
TigerLakePlatSamplePkg/PlatformPkgBuildOption.dsc

================================================================================ 
Commit: 5addd4250e24b507d6cc605d9d1ad10204d3bfe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:48:01 2020 -0700 
-------------------------------------------------------------------------------- 
Package/Module: C1S sv restricted code removal phase#1

C1S sv restricted code removal phase#1 - remove code no longer needed.

Hsd-es-id: https://hsdes.intel.com/resource/2207017263

Original commit date: Fri Feb 21 15:25:45 2020 +0800
Change-Id: I49a38736730e9e4fe7e69027a005345501ea1f42
Original commit hash: 199af286868135c51a36b0981746a8e2d3f724e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c

================================================================================ 
Commit: ff9cddf31d55d2051bb8cbff3da75c370fb4c747 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:57 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkgPcd DSC: Correct unclear comments in FDF and DSC

- Rewords unclear comment for Temporary RAM size in BoardPkgPcd.dsc.
- Added comments in FlashMapInclude FDF to make sure the IBB/OBB definitions
  to avoid unnecessary confusions.

Hsd-es-id: 22010301774
Original commit date: Fri Feb 14 20:59:05 2020 -0800
Change-Id: I9dd7556189f5ab0641ef8ddaa975f1e538bd66d3
Original commit hash: cea7e75bea2675182f71cd5fc531d182db5fc38b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: bdf8ad88739c7ee819008129860c076dbe1a1201 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:55 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BiosInfo: BIOS_INFO MCU entry correction and add helpful notes

This commit makes corrections in BIOS_INFO entries, also leaves
detail description for BIOS_INFO to avoid any further bugs and confusion
for the future.

- BIOS_INFO entry for MCU are duplicated. This commit removes the wrong
  entry for MCU and keeps type 01 entry one.

Hsd-es-id: 22010302457
Original commit date: Fri Feb 14 15:52:39 2020 -0800
Change-Id: Idbec72cfc2ac701f780e8d8e94f874c90b2c5b1e
Original commit hash: 5a76bda54c8f3a10d63220713b7e23b7e47e8f40

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c

================================================================================ 
Commit: 093e74b912cc6461ec6ef005b49bd43a331b55c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:49 2020 -0700 
-------------------------------------------------------------------------------- 
BiG: Match GUID for Bx/PO BiG modules

Hsd-es-id: 22010275550
Original commit date: Thu Feb 20 09:47:33 2020 -0800
Change-Id: I9b64e471a80bfdb6b186b808b69366216488c3e6
Original commit hash: e77814e9b8d45fec02219d5fb57fad70ee055844

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: e63d8e0f46389bbf03a58a9589a55b8f424c8d02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Feb 23 09:03:12 2020 -0800
Change-Id: I82777428f85d427d23a708fa0b630aa9a78775f0
Original commit hash: 5288d4bacac31bf5d71a5d07d5c56791776b4c93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3f51176e180a697d25fe1b6ad7e36478016d738d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Feb 23 08:49:59 2020 -0800
Change-Id: I43ef16295506ef19867a13c32618aeb4a6abefd6
Original commit hash: 1668d783ad137d0da193828e50432aef68ceafbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 35718e13c9d8bb7f2cdc7ef5ed1b747703bced8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3087_00

Hsd-es-id: no sighting
Original commit date: Sun Feb 23 08:10:00 2020 -0800
Change-Id: I1b3042f1ca8ed1d385af457a7a6f0367c822e98b
Original commit hash: 812abfd9ac67da996ed1e80f9eaf67a1837703c3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c80f763ee38fb979b66ab543fa8df2a00318a63e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:31 2020 -0700 
-------------------------------------------------------------------------------- 
ClientSiliconPkg: Clean up file headers

File headers missing Intel Confidential tag.
Updating to standard header at same time.

Hsd-es-id: 22010056151

Original commit date: Fri Feb 21 11:56:12 2020 -0800
Change-Id: I587e0593747c8d7b329235923da4586b3eb0039a
Original commit hash: 1d6570dc9518db839a39337dac065081b8941630

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/ClientSiliconPkg.dsc
ClientSiliconPkg/Include/ConfigBlock.h
ClientSiliconPkg/Include/FirmwareVersionInfoHob.h
ClientSiliconPkg/Include/Library/ConfigBlockLib.h
ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.c
ClientSiliconPkg/Library/BaseConfigBlockLib/BaseConfigBlockLib.inf

================================================================================ 
Commit: 994f5fc5cd492aa4595d08651aa1c1274b80c956 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Feb 22 09:00:28 2020 -0800
Change-Id: I2c67f4bed41808704daa4f1beeb33e1b5216b9e7
Original commit hash: 04759cda7f673ea58ecbb76cd0271b0685757605

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2db0551459e53d965f94f28b444a9b597afde7dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:47:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3086_00

Hsd-es-id: no sighting
Original commit date: Sat Feb 22 08:08:50 2020 -0800
Change-Id: Iaaad5da8565152c191026db1f4f32bdac350c23e
Original commit hash: 2d6b62021c8dcb5d7aa460b007b44b021a6147eb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 629cd840ca2f9933e3850ef17e576f1cb3f8ff52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Feb 21 08:58:50 2020 -0800
Change-Id: Ia94e2d80761c85ccc6df14953c6043c12f9249a6
Original commit hash: 57a701699ef12ed0c5ec86296af22ef730a76c22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a6d9d3f6db0eaa39068491069287c206e19d192d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3085_00

Hsd-es-id: no sighting
Original commit date: Fri Feb 21 08:10:14 2020 -0800
Change-Id: I6706fb380907e8c6844e151de55a74b7af9ed482
Original commit hash: 8cb2568c7721f8e6a7f1c5085ebecdf634fc6bc1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3eb335645e9a0528d3627cb07533141ff220fd25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:39 2020 -0700 
-------------------------------------------------------------------------------- 
18010394358: [PPR_SIGHTING] S5 exit is not working after s3->s4 on linux on EGS: ME SOL device enable/disable in Auto mode

Hsd-es-id: 18010394358
Original commit date: Wed Feb 12 12:50:52 2020 +0100
Change-Id: I8efbd82d2f90e375452e67aa187c123357427abc
Original commit hash: 2a5a99c21b753571273ef7cf8d1a96aa898bc0af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h

================================================================================ 
Commit: 28de0e1e697ffab279762e552e82c21edc948c2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:31 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkg DSC: Relocate PCD DSC include

This change moves the include of BoardPkgPcd.dsc to the top of
BoardPkg.dsc to improve visibility and align the include
location with other board DSC files.

Hsd-es-id: 2209635558
Original commit date: Mon Nov 11 16:39:04 2019 -0800
Change-Id: I288b3b412c7e00aa66f7c11e124b96aafe024a95
Original commit hash: 6232c2101c6c61396cf48a2ef9c39041eee385f7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: afff25b3b97efab623e5cf8338fbce5b383d4174 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL_U CRB BIOS[TGL_U A2]]: unable to change the boot order of SSD devices connected over type c port.

Connect TCSS XHCI controller by ConnectSequence function in PlatformBootManagerLib.

Hsd-es-id: 1607634751
Original commit date: Wed Feb 12 18:06:12 2020 +0800
Change-Id: I062d43dce22c1359ab588cc1a1c7429117121893
Original commit hash: 3d522ebdf7bd4abb3a8e10754a07ec7c0567ddb0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformData.c

================================================================================ 
Commit: 550855f2e1348fb4acaeba83c0c26b683a34a0b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:13 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/BoardPkg DSC FDF: Clean up unused Firmware Volume description and DXE drivers

- This commit cleans up unused DXE drivers which decompress
  firmware volume. Those lines have been commented out
  since the drivers are not used. Firmware volumes are installed
  in PEI. No DXE drivers are needed.
- This commit cleans up unused FvSecurity definition from
  BoargPkg.fdf.

Hsd-es-id: 22010301774
Original commit date: Sun Feb 16 22:32:42 2020 -0800
Change-Id: Ifcf339a07fe801a801da7fce6d6c9adae87451fd
Original commit hash: 69ec51e6c48e1ced1d2c021201ed0f04e14b48ff

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2a65e8d52044ce719836b034d8a83fd206f130f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:46:11 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL][RKL][TGL]: Build error when code optimization build disable with /Od in the INF file.

Bitwise shift operations are replaced with LShiftU64().

Hsd-es-id: 1507745234
Original commit date: Mon Feb 10 15:38:04 2020 +0800
Change-Id: I98b85615103ec233db38d25c5799b19f0a9508a7
Original commit hash: 7772e041709af203ff368e3484ac408f355d49d3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Telemetry/BiosGuardFirmwareVersionPeim/BiosGuardFirmwareVersionPeim.c
TigerLakePlatSamplePkg/Telemetry/FspFirmwareVersionPeim/FspFirmwareVersionPeim.c

================================================================================ 
Commit: 588e55f4e375612766ebfb043a6264dfcac5ad11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:45:53 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake: Change Ffs GUID for MicrocodeArray.data

Change Ffs GUID from B53105F3-3B4E-41FB-8310-108F64F0E297 to
197DB236-F856-4924-90F8-CDF12FB875F3. The ACM tool/XmlCli have
assumption on the later GUID.
After we change the Microcode layout in BoardPkg.fdf, we also
change the MicrocodeFv.fdf as the same rule.

Hsd-es-id: 1507735495
Original commit date: Fri Feb 7 14:03:57 2020 +0800
Change-Id: I7d68fd6b7f3d23bf5e57ea427c832f011f986209
Original commit hash: bab504c15d159269d41640012797d4104d448049

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/microcode_padding.py
TigerLakeBoardPkg/postbuild.bat
TigerLakeBoardPkg/prep.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeFv/MicrocodeFv.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: dc7764d6315e8a97f199607f0ce33d5d29531024 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:45:36 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] [CML-S+TGP-H] PO:  slps0 to PS_ON timer value  to be programmed to correct value

Hsd-es-id: 14010781268

Original commit date: Wed Feb 19 14:38:32 2020 -0800
Change-Id: I525185e0697ffdb13c0b0212b55e02c704b73e54
Original commit hash: 7d5a35dccafbea6fd119e44b24a3586b386078c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: 799502cb8603d0fff7915de0a5b3fe6cfcc298f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:45:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Feb 20 08:59:23 2020 -0800
Change-Id: I34fa2642b46cc65045f9e2bd6245f0252d7a19bd
Original commit hash: 8f8bba3ac67bee3393af597f612ee0239ac7c820

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5816840f9aeedb5e980e600323103fc2b3bd5bc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:45:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3084_00

Hsd-es-id: no sighting
Original commit date: Thu Feb 20 08:08:09 2020 -0800
Change-Id: Ib3b737e787c3e9629f24b3cbac4b189eddae0a4c
Original commit hash: 90e8b9b1602f8e29f32c1f88c05eeb041c9927c1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f71663c4ab38e998a21aef562136c41454eae4da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:45:00 2020 -0700 
-------------------------------------------------------------------------------- 
Remove PG2 for RKL
 -Moving PG2 and PG3 to Fru Folder
Hsd-es-id: 14010842916

Original commit date: Tue Feb 11 14:58:17 2020 +0530
Change-Id: I159b570ba96fe229c43aeb76092d47d06576601c
Original commit hash: 2fe63bbd2ebe1df450a99da125887da039278c94

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Graphics/Library/PeiDxeSmmGraphicsInfoFruLib/GraphicsInfoFruLib.inf
ClientOneSiliconPkg/Include/Library/GraphicsInfoFruLib.h
ClientOneSiliconPkg/Include/Library/GraphicsInfoLib.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen11/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c

================================================================================ 
Commit: c52b102b230de543c4a5eb7ff2a5d8d36b6d91fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:58 2020 -0700 
-------------------------------------------------------------------------------- 
BaseSpiCommonLib: Fix for erase granularity check

Fixing issue where SPI component supported erase granularity was read
from invalid VSCC on systems with only 1 SPI Flash Component

Hsd-es-id: 16010780156, 18010378902
Original commit date: Tue Feb 18 16:09:30 2020 +0100
Change-Id: I2fa32ce44a9c2cd9fc49108e0e0934309efc000c
Original commit hash: 25df17133abe4dc0f6cadf5d60b0a101a43c5434

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/BaseSpiCommonLib/SpiCommon.c

================================================================================ 
Commit: e8517709c1749897d2ed5503b03ef10437c2e7a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:56 2020 -0700 
-------------------------------------------------------------------------------- 
RKL-S [CMLS-TGP-H] Security :: Minimal Allowed & Executing Anti-Rollback SVN are Enumerating as Not Applicable under Antirollback SVN configuration

Issue: Anti-Rollback SVN entity increased.
Resolution: Re-allocate memory based on the returned entry number.
Impacted: All C1S projects.

Hsd-es-id: 16010787970
Original commit date: Thu Feb 20 10:18:39 2020 +0800
Change-Id: I51e208efb96535094a61e56c986716c4fbf1c9d8
Original commit hash: e69fe7b87e9f6184e45daca14b88391fcfed0a5b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 743224b549f84431e347add70e99ac5183485e7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:54 2020 -0700 
-------------------------------------------------------------------------------- 
This change causing JSL regression on CS support. Refer https://hsdes.intel.com/appstore/article/#/16010808428. Revert "Removed PMTCS register programming from CPU TraceHub initialization."

This reverts commit ae591f44804e84dbba6d4b972aa47237ea253277.

Hsd-es-id: 16010808428

Original commit date: Thu Feb 20 02:17:51 2020 -0800
Change-Id: I1042f8651b0e11a6827ce359d5d7b62a889e8088
Original commit hash: ffc5a8e5defca99545e699c145d0fba8fb9f2278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

================================================================================ 
Commit: f0112b9dd2eecf2b1e132fd398788fb4f56fdd33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:45 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal/SimpleBootFlagDxe: Remove it

SimpleBootFlag was only used in old platform.
We do not support it now, so remove it.
Remove the following:
  ClientCommonPkg/Include/SimpleBootFlag.h
  ClientCommonPkg/Universal/SimpleBootFlagDxe/*
Also modify the BoardPkg/Library/PeiBootModeLib/ for this change.

Hsd-es-id: 1507797985
Original commit date: Thu Feb 20 13:12:17 2020 +0800
Change-Id: I84756825c09489e6a51a62c2db6909273d667709
Original commit hash: a9f1aa293aaa5b60c267fb6ffffbf4f54d27bb78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/SimpleBootFlag.h
ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlag.c
ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlag.inf
ClientCommonPkg/Universal/SimpleBootFlagDxe/SimpleBootFlagInternal.h
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLibInternal.h
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 0845ccac25b18624b7bbf07660cfcf47559d1166 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:32 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Add 10 bit tag support

Added 10-bit tag support. It is disabled for PCH SIP17 but BIOS need to clear the bits.

Hsd-es-id: 14010023732
Original commit date: Tue Feb 11 22:10:25 2020 +0530
Change-Id: I78cc4855a56bfaff91c6ce05431e799f460daf4c
Original commit hash: 88d39869f0aa729402e46571c123fbccade06756

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: c536e0fd373f7ca4d7d06f0782af168f5707e232 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:30 2020 -0700 
-------------------------------------------------------------------------------- 
Fix some build errors of ADL with prep sle.

The old code will report error about can't find CpuAcpiTables.inf
and gEfiAcpiTableProtocolGuid, add them to resolve the issue.

Hsd-es-id: 1507763399
Original commit date: Wed Feb 12 10:43:39 2020 +0800
Change-Id: I87ae921e1e84c5bc15e719a087527d93d70d8904
Original commit hash: cf1cccfc6c7b6e8c8d0abde43e13e773b69ada88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/AmtInit/Dxe/AmtInitDxe.inf

================================================================================ 
Commit: 322efcdc97fc3cc256b46d2b47868f1e5f1259e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:44:27 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientCommonPkg/Library/DxeKeyboardLedsLib/ and related codes

DxeKeyboardLedsLib is not used by platform, we can start to remove
DxeKeyboardLedsLib and related header files in ClientCommonPkg:
    ClientCommonPkg/Include/Library/KeyboardLedsLib.h
    ClientCommonPkg/Include/Protocol/KeyboardLeds.h
    ClientCommonPkg/Library/DxeKeyboardLedsLib/
and clean up related codes in ClientCommonPkg/ClientCommonPkg.dec

Hsd-es-id: 1507760961
Original commit date: Wed Feb 12 14:04:19 2020 +0800
Change-Id: Ie8d513cd4dc2cae1ba84067d821302a61c25d298
Original commit hash: 0dec6372e5ed7564fddd7f3180a14ff6f978a47b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Library/KeyboardLedsLib.h
ClientCommonPkg/Include/Protocol/KeyboardLeds.h
ClientCommonPkg/Library/DxeKeyboardLedsLib/DxeKeyboardLedsLib.c
ClientCommonPkg/Library/DxeKeyboardLedsLib/DxeKeyboardLedsLib.inf

================================================================================ 
Commit: f37bbdc23d66b1b32fee77798e0d56ab2ebfd1bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:43:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Fusa\LibraryPrivate\PeiFusaE2eCtcLib: Added support for TGL E2E Check the Checker

to remove the debug code that force diagnostic mode that checked in by mistake

Hsd-es-id: 1409767202, 14010085451

Original commit date: Mon Feb 17 16:19:06 2020 +0800
Change-Id: Ie0c00185fb5c44fbf9083892b32a7e27794ae5a8
Original commit hash: 26f53af6a490ad1188484f3d62b321093d62edd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c

================================================================================ 
Commit: 962ab9be792f2a188b20d753daeb65e9f913da24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:43:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Feb 19 09:01:49 2020 -0800
Change-Id: Iea16837038d4ee326b5f69a6b4a5dcd96b30628f
Original commit hash: 653c72a99d47155cba3642c5fc9a379dbfe092b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b4d85cf2ba356331b9a1f7969e6a87a5174da806 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:43:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3083_00

Hsd-es-id: no sighting
Original commit date: Wed Feb 19 08:09:12 2020 -0800
Change-Id: I10ec3444138504ec6b3007c1b10cfedc18f3653a
Original commit hash: 31cdcd6f9511db39005bfe017a9103f5b1f9b21f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c831615cf579957f974a3639921d2ae4347a9cdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:43:41 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg\Fdf: Embedded Build Fails

updated flash map for embedded build

Hsd-es-id: 1409914707
Original commit date: Fri Feb 7 16:00:18 2020 -0700
Change-Id: I51912c50c924079ca7e5c3e40df1ea02e18f48f3
Original commit hash: 8bd10299300f87ad1fea5576324f4f3571659ba1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 95cfe46a411eab86416f17b22a21bceb7f4b9947 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:43:30 2020 -0700 
-------------------------------------------------------------------------------- 
1809975730: [ME] Not use PEI Policy definition in Dxe

Hsd-es-id: 1809975730
Original commit date: Thu Feb 6 09:31:57 2020 +0100
Change-Id: I431f79f00968ecf0e728b6836797fd8e9719b398
Original commit hash: 3dc82c5dcf120b8436535b206765b2070aae9a17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsCommonConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h

================================================================================ 
Commit: 943c422eb382a541f366d180724b1314cfe867b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:51 2020 -0700 
-------------------------------------------------------------------------------- 
Enable Device 10 by default for B0 silicon

After confirmation on B0 silicon, enabling Device 10 [Crashlog + Telemetry]

Hsd-es-id:22010293562
Original commit date: Thu Feb 13 14:45:23 2020 -0800
Change-Id: Ie5ed77fd31545af149af7804d87992bac428f4e5
Original commit hash: 67f564d5e9158d70aaca322030eb4cf6fc98ac9d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 6aa6ae915375ef330164d94f05ba2e6ee7c31b92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:50 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS does not retain overridden IMON slope/offset values.

 - In order to pass non-zero value to VR Strap Read, the response buffer must be defined.
   Currently the VrTopology.Fields only define 32bit [Lower DWORD].

   This limitation for exercising Data=3 condition.

Hsd-es-id:22010280506
Original commit date: Thu Feb 13 10:52:32 2020 +0530
Change-Id: I7ce2beecbf898eccd967d8ce83bb6b08af9000ea
Original commit hash: 24676520e3d7f591af482f729b5b97c6d8adeaf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 524b756c79156bd268479a842bf995f1856e487f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Feb 18 09:01:49 2020 -0800
Change-Id: Ic00bfbc16e46483f5858fb2a4de878cae1acd92e
Original commit hash: 431d6ab35dba4030e0fa1a036bb62a4add104d8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2073b0c40d088ad24307bdd9b10576cf4ef47ba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3082_00

Hsd-es-id: no sighting
Original commit date: Tue Feb 18 08:14:08 2020 -0800
Change-Id: I7ccc71b38805a094b0f2d08eaf912368554890e6
Original commit hash: f4bb3e8d9e4243cfd0ed3015490478d3ee817e4e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 20115e0b5dcc7c921378e809465b065501b6ba38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Disabling ADSP bar by PSF not by HDAudio subsystem logic.

There is a bug found on cAVS 2.x that Audio DSP subsystem disabled case will prevent S0i3.4 entry and causing power problem.
Remove clearing ADSPD bit in FNCFG register. ADSP is still turn on and system are able to entering S0i3.4.
Set PCR[PSF_x] + "AGNT_T0_SHDW_PCIEN"[HDA][21, 20] to [1, 1] to disable Audio DSP BAR. DSP Bar is hide and driver is not able to install on ADSP device.

Hsd-es-id: 14010817500
Original commit date: Mon Feb 3 10:27:10 2020 -0800
Change-Id: I55d52063e803fd024e285a332018277cd47c3c9b
Original commit hash: 786fae2019b165ad096e24532027bc429ac8f243

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Psf/IncludePrivate/Library/PsfLib.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer1.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer2.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c
ClientOneSiliconPkg/Pch/Include/Register/PchRegsPsf.h

================================================================================ 
Commit: 8318d8f871a80d4f0994ce9947aff9e31c74c12b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:23 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Updated EBG SKU mapping with available Device IDs

Added EBG eSPI device ID to list in header and PchInfoLib

Hsd-es-id: 1809942856

Original commit date: Thu Feb 13 14:51:11 2020 +0100
Change-Id: I8e61a3abc8e8ebf4c4945a998a5f846dbfa4c488
Original commit hash: 4eab1bffdd699de6d5668c6b54c22be60a16373a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcEbg.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: d0faab64091876b17b980f475088b5169eafeee8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:22 2020 -0700 
-------------------------------------------------------------------------------- 
PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled.
 - By default, 1MB of PRMRR Size is set in Config Block even if C6DRAM is disabled in Setup.

Hsd-es-id: 22010094727
Original commit date: Mon Feb 17 21:49:22 2020 +0530
Change-Id: I6c7d0dd425430a18772ad759187064795445cb62
Original commit hash: 824374f5a2e0ec26080fdd8c923518f2c8a2aa30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: 9d805d30d32f8f09cbdef4362ecaaab21291b458 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PCH] Remove obsolete PCD for TGL ERB PO specific

Remove PcdTglPchEnable dependency on TGL, because TGL is itself.

Hsd-es-id: 1507757773
Original commit date: Mon Feb 17 15:40:48 2020 +0800
Change-Id: Ib5a503982c9c56af1681e650d5e2428d52cdb4a3
Original commit hash: 2ac0d89471b20d41a906d2d1283944551e5b161a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/CommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPei.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/prep.bat
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakeOpenBoardPkg/TigerLakeSimics/OpenBoardPkgConfig.dsc
TigerLakePlatSamplePkg/PlatformPkgBuildOption.dsc

================================================================================ 
Commit: 8905deecf968ba4390419f7064d166c16df5e83c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:15 2020 -0700 
-------------------------------------------------------------------------------- 
ServerSiliconPkg/SpsDxe: [EGS] Add support for 255 P-states

The following changes were done:
1. Added method OSRD in SPS ACPI.
2. Added MKHI_MSG_NM_HOST_CFG_REQ in ver2 (added support for up to 255 P-states).
3. In case of Simics environment (ME BB model), the BIOS must send HECI messages
   in smaller portions. Otherwise the Simics encounters some problems and terminates.

Hsd-es-id: 18010063127
Original commit date: Tue Feb 11 09:00:09 2020 +0100
Change-Id: I56c1aa806493a8acd3eb36c085bb596e1c6c32fd
Original commit hash: 408de582150d03c7915193dfd2ee256543ee1146

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCore.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf

================================================================================ 
Commit: dd765a37f55ed9ede0eb1302e5a2a65b466549db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:03 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S][FSP][Platform] Remove obsolete PCD for TGL ERB PO specific

1. Remove PcdCflCpuEnable
2. Remove PcdCflSimicsEnable

Hsd-es-id: 1507757773
Original commit date: Mon Feb 17 08:10:17 2020 +0800
Change-Id: I38be8b0415291bc24baf002432f7a41895e51ce0
Original commit hash: f608932431fd4a864d10b6552c04832e38627a31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.bat

================================================================================ 
Commit: 0bdf7a59197d123ddfe4a802ce2dcb4e83293803 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:42:00 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal/HddPassword: Remove it.

Modify RKL to use the SecurityPkg/HddPassword/ in edk2.
Remove the following:
  ClientCommonPkg/Include/Guid/HddPasswordSecurityVariable.h
  ClientCommonPkg/Include/Protocol/HddPasswordNotify.h
  ClientCommonPkg/Universal/HddPassword/*

Hsd-es-id: 1507756230
Original commit date: Mon Feb 10 10:16:16 2020 +0800
Change-Id: Idcc81ac74c86f3adbd2694989209f674dfddb492
Original commit hash: f87dba5d6791740896c76169085d93fb865b004d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Guid/HddPasswordSecurityVariable.h
ClientCommonPkg/Include/Protocol/HddPasswordNotify.h
ClientCommonPkg/Universal/HddPassword/Dxe/HddPassword.vfr
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.h
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.inf
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordNVDataStruc.h
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordStrings.uni
ClientCommonPkg/Universal/HddPassword/Smm/AhciMode.c
ClientCommonPkg/Universal/HddPassword/Smm/AhciMode.h
ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.c
ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.h
ClientCommonPkg/Universal/HddPassword/Smm/HddPasswordSmm.inf
ClientCommonPkg/Universal/HddPassword/Smm/Ia32/Lfence.nasm
ClientCommonPkg/Universal/HddPassword/Smm/IdeMode.c
ClientCommonPkg/Universal/HddPassword/Smm/IdeMode.h
ClientCommonPkg/Universal/HddPassword/Smm/X64/Lfence.nasm

================================================================================ 
Commit: 9e179009d4403c660e718bf3df8f0f25c9910103 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:55 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S][Platform] Remove obsolete PCD for TGL ERB PO specific

1. PcdIclPowerOn and ICL_PO_FLAG were used for ICL power on in past.
2. PcdTglPowerOnChange was used for TGL power on in past.

Hsd-es-id: 1507757773
Original commit date: Fri Feb 14 22:37:49 2020 +0800
Change-Id: If305fb084b3f671a8eff22298d2e6f95f684e24f
Original commit hash: 92cb0c2b943aae36ef32e5cc9775803dac631f20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshInitLib/PeiIshInitLibVer2.inf
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/BasePciSegmentMultiSegLibPci.inf
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/PciSegmentLib.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiMiscPolicyUpdatePreMem.c
TigerLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiMiscPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/TcgSetup.hfr

================================================================================ 
Commit: 45749df02bdb58a88d0032ee8386a596754733b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools/FindPcd: Remove it

Now check the pcd directly.

Hsd-es-id: 1507768858
Original commit date: Mon Feb 17 11:27:53 2020 +0800
Change-Id: Iab598a03851c92a87e1ece3a35b145174eaf9e16
Original commit hash: 3f4086ec79d1464e8d9bd6896773950bc21b74c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/FindPcd/Bin/FindPCD.exe
ClientCommonPkg/Tools/FindPcd/Bin/_bz2.pyd
ClientCommonPkg/Tools/FindPcd/Bin/python34.dll
ClientCommonPkg/Tools/FindPcd/Bin/unicodedata.pyd
ClientCommonPkg/Tools/FindPcd/Python/FindPCD.py
ClientCommonPkg/Tools/FindPcd/Python/README.txt
ClientCommonPkg/Tools/FindPcd/Python/version.py

================================================================================ 
Commit: 7f567bab86a5ec0237611beac7d5740b7ba36582 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U/Y B0][PCIe] PEG 60: Cannot exit from windows sleep and PCIe link stuck @LTSSM 0x48 (L2.exit) for Gen1/Gen2/Gen3 with Samsung970 EVO

Programming scratch pad reg bit 0 instead of 7.

Hsd-es-id:14010900879

Original commit date: Sat Feb 15 18:53:06 2020 -0800
Change-Id: I768671182b0dc514166312c55edfe5ab8c3e72f3
Original commit hash: e6a252cdc08d9c6f034342f06f9d64ed41f2c672

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl

================================================================================ 
Commit: 3b2918c9fac1b601052467c9d412945a57b495f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:42 2020 -0700 
-------------------------------------------------------------------------------- 
AlderLake: Ability to disable Big Cores and Atom Core

This patch provides the ability to disable Big Cores and
Atom Core for ADL.

Hsd-es-id: 1608131969
Original commit date: Thu Feb 13 11:10:00 2020 +0800
Change-Id: Ie80d80cd5ff7d0876d308dc367a1d89552db81f2
Original commit hash: 28049e943f29d53c26b44b455cb1350271b82565

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 8f15c6ef98269dfb4802ac710b1bef9ee3240986 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Feb 17 08:58:41 2020 -0800
Change-Id: Id94765719140b345f346d2e354a10f1cd1065309
Original commit hash: 331403fc436448a3517fa9b679a406a43e89ab7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0f791c7361df74fa1995502f39bb1ceff3c36bfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3081_00

Hsd-es-id: no sighting
Original commit date: Mon Feb 17 08:10:15 2020 -0800
Change-Id: I4d215eb2b842817f1c3ac06a6b8be7f733f3899d
Original commit hash: 95b460df35529f782c563bee06bda23db7bc93b4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6d4f7fe841418ad58b4be3f625cba742cd0c8f83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:19 2020 -0700 
-------------------------------------------------------------------------------- 
Unable to change FIVR switching frequency (RFI frequency) from TGL BIOS
 - FFC FIVR LOW Bits are from 13:11.
  ffcrfivcorefloxnnnl_pf3 (13:11) -- 3 LSBs of VCO reference code
  Corrected this BIT fields.

Hsd-es-id:2209241465
Original commit date: Mon Feb 17 12:08:30 2020 +0530
Change-Id: I3ebd7bba52b7234be70eea8e8fe4677a114627eb
Original commit hash: 1da732e4210503ba4a75dd02561dc904d22cf48a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h

================================================================================ 
Commit: 2698521cd435e78d19a2d6e77b2188e3bbecac41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:16 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL]Missing the Pcd declaration on any inf file can't be caught during build time

For current design, we encourage people to use #if FixedPcdGet statement for PcdsFixedAtBuild type pcd on all the source code files, however if the pcd is not declared on any inf file, for now the complier will just assume the pcd value is False or 0 even people set it to True or 1 on dsc file, the behavior is different than what we expect and it has been bring many issues to Client.

Hsd-es-id:1507753088
Original commit date: Mon Feb 10 20:54:47 2020 +0800
Change-Id: I5421ed147c244282f5062ae96a8617b39a88d848
Original commit hash: 30769f538ae0b99919c2a1b78b432010fa8c6b74

-------------------------------------------------------------------------------- 
[Changed Files]
BluetoothPkg/BluetoothBusDxe/iLE/apps/inc/app_interface.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/inc/config_host.h
BluetoothPkg/BluetoothBusDxe/iLE/ifc/src/interface.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PeiCpuPowerMgmtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen3/PeiSaPciePolicyLibNull/PeiSaPciePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibVer4.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalLib/PeiThermalLib.inf
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.inf
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitFsp.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf

================================================================================ 
Commit: 1e6156a6559a1c56182a797fb873ff4154e67b10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] USB Pendrive detection Pop-up Notification is not observed when USB2.0 & USB3.0 pendrive connected to USB2.0 port2.

Didn't report correct USB port attribute to OS.

Hsd-es-id: 16010083321
Original commit date: Thu Feb 13 14:25:37 2020 +0800
Change-Id: Iabd6697fd7ed9463ecd280d064e30f390366e02a
Original commit hash: 9697ad8de1606551cb46519208634bc8655c0a12

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl

================================================================================ 
Commit: 1afc3088aa9d60f84bcd0f422ffe4cbf35bb5e8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:05 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/TigerLakePlatSamplePkg: [TGL UP3 GCS -A6] BIOS option for the touchpad name is incorrect

Add GCS Touchpad setup option and related ASL code for GCS board only.

Hsd-es-id: 22010183057
Original commit date: Fri Feb 7 14:10:52 2020 +0800
Change-Id: Ieda0d4e5073d9b86fcf6e4043fe7166695186557
Original commit hash: 2d689086c9b8e8c2a68de30fe1e23414277cedb3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 78b282d01c26f6ca08ffa4bb0a8b0a53201cb6b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools/SignFv: Remove it

Already use the PlatSamplePkg/Tools/ToolScripts/SignFv.

Hsd-es-id: 1507769088
Original commit date: Mon Feb 17 12:58:23 2020 +0800
Change-Id: I53cd6df3e522dda328e92ece232a618e09e095a5
Original commit hash: cb3e2ee325e6cda7b58ce2f2926028de81014a61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/SignFv/SignFv.exe

================================================================================ 
Commit: 90e6b929d90a6bab4d791d2b96f0c2f90261aa31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:02 2020 -0700 
-------------------------------------------------------------------------------- 
Remove the support of install legacy option rom.

Remove the following files:
  ClientCommonPkg/Include/Library/InstallOptionRomLib.h
  ClientCommonPkg/Library/DxeInstallOptionRomLibNull/*
  AlderLakePlatSamplePkg/Library/DxeInstallOptionRomLib/*
And also modify related files in ADL, JSP, RKL, TGL.

We don't support install legacy option rom any more, so remove them.

Hsd-es-id: 1507691517
Original commit date: Mon Jan 6 12:47:31 2020 +0800
Change-Id: Ibf14f0c12ecba3071cb2e60b5fa6d140d12aaf99
Original commit hash: be319d02ab167850cebadde39198f41f741c6705

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/InstallOptionRomLib.h
ClientCommonPkg/Library/DxeInstallOptionRomLibNull/DxeInstallOptionRomLibNull.c
ClientCommonPkg/Library/DxeInstallOptionRomLibNull/DxeInstallOptionRomLibNull.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: eddec7909f5b763cae19a1d0a8d6fddac6ef3760 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:41:00 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools/FspBinRebase: Remove it

Already use Edk2Platforms/Platform/Intel/MinPlatformPkg/Tools/Fsp/.

Hsd-es-id: 1507768729
Original commit date: Mon Feb 17 11:10:31 2020 +0800
Change-Id: Ia17e8e225abf64b32b9ba99aae8a79f98e8e5dcb
Original commit hash: 78e97e95814ce083b99ee3c183c14559583d74a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/FspBinRebase/PatchFspBinFvsBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/RebaseAndPatchFspBinBaseAddress.py
ClientCommonPkg/Tools/FspBinRebase/pad.bin
ClientCommonPkg/Tools/FspBinRebase/pad_4.bin

================================================================================ 
Commit: 9cb155d3b94f25032a8bfb7355b960c631b028c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:55 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Enable CET for SMM by default

The patch enables Control flow Enforcement Technology (CET) in SMM
with shadow stack feature for TGL.

Hsd-es-id: 14010876301
Original commit date: Wed Feb 12 15:22:07 2020 +0800
Change-Id: I97b454b54a3f422a1ef0213d6b23d0f1d530df8b
Original commit hash: c314a6ecd2e2d9df8e0408b507cbd8de89e8607b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 22af009e1323298f97131af794b9b7a540923703 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][CPU] Remove obsolete PCD for TGL ERB PO specific

Remove PcdTglCpuEnable dependency on TGL, because TGL is itself.

Hsd-es-id: 1507757773
Original commit date: Mon Feb 17 08:56:19 2020 +0800
Change-Id: I5916b3e2ab070044d9ebd7ba4c780d7cf3b37266
Original commit hash: 246e83edaa05060b96b1a2a2cf71a47dc7b28e95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPei.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/prep.bat
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/PlatformPkgBuildOption.dsc

================================================================================ 
Commit: 446a6aa8fd28234a7304c4282c5c3704de8482f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:49 2020 -0700 
-------------------------------------------------------------------------------- 
S4 resume become restart after first G3

Crash Log Dump function should be skipped when EnableCrashLog is disabled.

Hsd-es-id: 1507744435
Original commit date: Wed Feb 12 17:55:59 2020 +0800
Change-Id: Idfcd92014b2ba900c081891c7e9a4c9b26e9a975
Original commit hash: fb5d2d29449079819f3d2b2f43a575002468e0b5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 9ceb10a42a6d591d96e75aaf8aa293355c371724 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:47 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Record Processor Information in SMBIOS Record Type4 and Type7

Changed the design as generic based on the hetero support or not

Hsd-es-id: 1608197435
Original commit date: Wed Feb 5 14:53:01 2020 +0530
Change-Id: I590517e5923c420ec674b8d316dd90da853484fe
Original commit hash: 4d0bf927777a1197323bb41fc670d5dfcabb709e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType7.c

================================================================================ 
Commit: fbc720169c17ed7d19ed0ac6433a226936299d10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Unlock FSP_Wrapper caf_test failure

Unlock FSP_Wrapper caf_test failure

Hsd-es-id: N/A
Original commit date: Sun Feb 16 14:29:26 2020 +0800
Change-Id: Ia11f3b85fddec4f9f7322ea3cadbfb654d8bc333
Original commit hash: 97fb5e070253121ad187af019e79b78a39ce0210

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 4da6ac3495ecd3a819360fc39d60ca96f47876c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:40 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove ClientCommonPkg/InternalOnly/DxeCapsuleLib

DxeCapsuleLib is not used by platform, we can start
clean up DxeCapsuleLib under ClientCommonPkg:
  ClientCommonPkg/InternalOnly/DxeCapsuleLib
and clean up related codes in ClientCommonPkg.

Hsd-es-id: 1507758106
Original commit date: Tue Feb 11 15:14:50 2020 +0800
Change-Id: Ic9b9d0998eefa59a4d9564c7381356ca167b17fe
Original commit hash: 59b85e67b2c2e326ff56108b70a10c776a924917

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/DisplayCapsule.h

================================================================================ 
Commit: 891aed6cf5000a405f3e857b6120e90de14353d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Feb 16 08:50:38 2020 -0800
Change-Id: I0d6cc365e921a6ae153aec4d797bcfa9e3a22a18
Original commit hash: c9bded87a78029c29bfefb07f1885b6c78b90fef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 78b9994d9da022403301bc9975fd0509e2f35858 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3077_00

Hsd-es-id: no sighting
Original commit date: Sun Feb 16 08:10:52 2020 -0800
Change-Id: I45eed189a5e851cd7a07a701167a044ab77519d4
Original commit hash: 842fa910b67dfc1ecf8e0b530a5c0fc3fd839dfc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fd658bb0fb2d4aef8c8dae162c44ac3465a51643 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Feb 15 08:58:00 2020 -0800
Change-Id: Ia471746780fbd96e0fe7ada2e4f45c0db7742bd9
Original commit hash: 2db7e071a82e8ddec70dfcf54578dfcbb913a84d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0c08ecc5da63530ed8e1bffd0c0adb3967d50b03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3076_00

Hsd-es-id: no sighting
Original commit date: Sat Feb 15 08:08:42 2020 -0800
Change-Id: Ib20858286d1f0986eb621298f652d753d1f24fec
Original commit hash: 16b7b9fcaadadfeaa14cbadc2f5fc87cf65b060f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 360ae0a4773bc99b32d40d97988b6b292d7d898e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Sat Feb 15 01:27:38 2020 -0800
Change-Id: I17270a3a190599d8ffc200279556d42cc91443f9
Original commit hash: 30dc26a2913e9aea88c7d34c726b52fae3befb4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: ecba66f7afdddbc705eda8da3af9972331815602 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:40:07 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/BiosInfo, PeiBootGuardEventLogLib: Dynamically generate Measurement Excluded PPI

BiosInfo provides information associated to firmware volumes.
The firmware volumes with FIT Table Type7 attribute 0x0 (IBB)
are measured by Boot Guard and the firmware volume with
FIT Table Type7 attribute POST_IBB are measured by EFI BIOS
(today's Intel BIOS supports TCG) on Boot Guard enabled system.

This commit adds the support to dynamically generate
FIRMWARE_VOLUME_INFO_MEASUREMENT_EXCLUDED_PPI based on BiosInfo so
TCG measurement can exclude the firmware volumes which are measured
by Boot Guard. BootGuardEventLogLib is still the decider to install
FIRMWARE_VOLUME_INFO_MEASUREMENT_EXCLUDED_PPI, and triggers the
newly added callback InstallMeasurementExcludedFvListCallback in
BiosInfo accordingly where IBB firmware volume list is generated
and FIRMWARE_VOLUME_INFO_MEASUREMENT_EXCLUDED_PPI is installed,
but no need to care about which firmware volumes want to be exclusive.
That should be dependent on platform.
The size for the FVs which actually get installed may not be
exactly equal to flash map PCD sizes. For instance, FSP FVs are
installed in smaller size than the flash map size.
As FIRMWARE_VOLUME_INFO_MEASUREMENT_EXCLUDED_PPI expects
the exact size that get installed, the firmware volume size information
is read from EFI_FIRMWARE_VOLUME_HEADER.

Hsd-es-id: 2209853698
Original commit date: Mon Dec 30 02:45:23 2019 -0800
Change-Id: I3577d02d0919a49851b07c203952e430dc1cacff
Original commit hash: a9a5368bd8eae588c4c7c5743759d957b2b85a28

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 16e9a7732b1b16502ffdf0e76af26bd65b2b53f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:50 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Feb 14 21:50:14 2020 +0000
Original commit date: Fri Feb 14 21:50:14 2020 +0000
Original commit hash: a63bea1149470208697c32a58e20290f2f0cb015

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 59114e87f83d1fea71acdd20e58556ad16b774b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:49 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: BIOS Support for ACPI Methods for RST PMem Caching

Added Shadow interfaces _DSMs for NVDIMM Root Device and NVDIMM Device Functions.
Also, added _DSM interface for Reserved PMem Address Range for VMD

Hsd-es-id: 2207621010
Original commit date: Wed Feb 5 11:15:05 2020 -0800
Change-Id: I5317924e8d15a38fa768df56dd2b22806954c2dc
Original commit hash: 5ec938d4cfa99b900325651193b7032739f432a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/NvdimmCacheInfoHob.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/NvdimmCacheInfoLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/DurabilityDsms.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: f35d3adc20d726d3c7430b80ce28962d0d47bca9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:40 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PxhInitDxeTgl: gEmmcDxeConfigGuid used in PchAcpi.c EmmcUpdateNvsArea() but not included in PchInitDxeTgl driver

Hsd-es-id: 22010275653
Original commit date: Tue Feb 11 09:01:45 2020 -0800
Change-Id: Ib09dadf5bdaa7366dd1c32133fbdc9d86d34dda2
Original commit hash: 559c98cb0380fdc4cf2bb1c8f490ef48e898c62b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf

================================================================================ 
Commit: a7796bde221853894260d58bd9953e07a678c6d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Feb 14 08:57:59 2020 -0800
Change-Id: I4f3bc05b97f13be094e0ea383ffdc600cee0b8d6
Original commit hash: 289beb7246a39abb28dc35ca69131a0229cd4181

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bbac50307477bd01b1bf24ee7a4e6f158881fe10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Fri Feb 14 08:42:39 2020 -0800
Change-Id: I8ded151c780a5ac0332059c00ebf923aba53048f
Original commit hash: f20b66903fbd25859a7572ec499b0facca0f956e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Tools/GenNvs/ReadMe.md

================================================================================ 
Commit: 138cfd0178bf87d029de00d8a52df86dc42d4d01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3075_00

Hsd-es-id: no sighting
Original commit date: Fri Feb 14 08:08:40 2020 -0800
Change-Id: I7b486593e8c1c7c64c01fa1ceaef395ea9f396c8
Original commit hash: 5874bf63005c5e6a4a2822737be6af5f3da5ef53

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bc4d8c6e6e80ade2a15e47198689c33fb82c6a1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:23 2020 -0700 
-------------------------------------------------------------------------------- 
Padrstcfg configured to Global Reset for non DSW GPIO pads should not assert

BIOS code should continue with boot if reset source for non DSW GPIO pad is detected to be Global Reset and print error message instead

Hsd-es-id: 18010026452
Original commit date: Mon Feb 10 14:59:52 2020 +0100
Change-Id: Iddaf28eaa592833f52511f28ecb8373f7c9ea272
Original commit hash: da0d0baf87f7a37b36d723ef5c994be314096cf3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c

================================================================================ 
Commit: d1298c9695642d29e80a6520eeb258bd36707b50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:20 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Use PcieSipInitLib to initialize LTR subtraction

PcieSipInitLib is a new library shared between PCH and CPU
root ports. This commit integrates this library to the
CpuPcieRpInitLib and uses it to configure the LTR subtraction
feature.

Hsd-es-id: 1607351014
Original commit date: Wed Jan 22 13:44:05 2020 +0100
Change-Id: Id44d7aa5c504dd0e029e308e30e0194e985ddb4c
Original commit hash: ee6376fa5ebae938c7278a7a8175ee00ec7d1126

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/CpuPcieRpInitLibInternal.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: b32e683a5ee2a0f01c38bf9eb2a1790c0a3a92a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:18 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiDxeSmmPmcPrivateLib: [EBG A0 PO] PMC PM policy has to be programmed

The PMC PM policy is programmed.

Hsd-es-id: 18010096719
Original commit date: Tue Feb 11 16:40:59 2020 +0100
Change-Id: Ie462438ca8483056029ce8a0b763bd96483710f7
Original commit hash: 3c9b52be60ad3089a84957eb13d59dc44133ed11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c

================================================================================ 
Commit: 8f1a1f240de7e86df34adf554f09d428174a1bec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:14 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/PeiMultiBoardInitPreMemLib: USB2 PHY tuning updates

Updating USB2 PHY tuning table for TGL U DDR4 boards according to EV
recommendation.

Hsd-es-id: 1809637112

Original commit date: Wed Jan 15 09:53:31 2020 +0100
Change-Id: Ieb67594023b1a3abe3d7c9749f92d36ea9d9e79e
Original commit hash: 2a821e508f65595ec36b63a5ce3459712e57b1e4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/Library/BoardConfigLib.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PchUsb2PhyTuningTable.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PchUsb2PhyTuningTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 68813be9c78ff5dc267c874b4a9685b762163282 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:13 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS Shall provide the platform MAC address to the CSME on every boot

Add MAC Pass Through Heci Command

Hsd-es-id: 2208945382
Original commit date: Thu Feb 13 11:32:17 2020 +0100
Change-Id: I693e199fc21c090a417db58c0accf69cb5378324
Original commit hash: 87751827b5f798e29f70146eb9d40275c6219268

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/AsfMsgs.h
ClientOneSiliconPkg/Include/IntelAsfExtensions.h
ClientOneSiliconPkg/Include/Library/DxeAmtHeciLib.h
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtHeciLib/DxeAmtHeciLib.c

================================================================================ 
Commit: 848157e8716bec74b5f5555a4b1366e1297f4d8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:10 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg IpBlock: Use structure format MSR definition

It is preparation to ClientOneSiliconPkg\Cpu\Include\Register\Pcucommon.h.

Hsd-es-id: 1507608826
Original commit date: Mon Jan 20 10:33:36 2020 +0800
Change-Id: I535c8af3317a3662f637af66aa400d59ad83aa71
Original commit hash: 8a34c7ab94370133b2bcddaff0d89ed92ce6e1ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/PeiBiosGuardLib.inf
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgeInitLib/PeiHostBridgeInitLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.inf

================================================================================ 
Commit: 51d83f41eb9efde9f38a917cbeafc89072dab2b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] form id TCSS_SA_USB_FORM_ID of SaSetup.hfr included in SA:InternalOnly tag

Move it out of InternalOnly tag.

Hsd-es-id: 16010781639
Original commit date: Thu Feb 13 18:47:10 2020 +0800
Change-Id: I0f4a5557a065bcfb662f8cc5c1769f1815e89fa7
Original commit hash: f2b095aca71b7e5ab914374ca04ccebf30b3777f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 3b3282b9cf7297e716c0d62bf824ea7e551a7954 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:39:03 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S][FSP][Platform] Remove obsolete PCD for TGL ERB PO specific

1. Remove obsolete PCD for TGL ERB PO
2. To have correct name for their Package
3. Remove Fru/IclPch
4. Remove Fru/IclCpu
5. Remove Product/IceLake
6. Remove ClientOneSiliconPkg/UniTestInernalOnly, it replace by UnitTestInternalOnlyPkg

Hsd-es-id: 1507757773
Original commit date: Tue Feb 11 14:25:58 2020 +0800
Change-Id: I0b4c7f5cbe4ac82a4e058da877d412e62487f377
Original commit hash: 0426faf4cdad97cfed1dac324aa9d843c402afe9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/CommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgBuildOption.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxe.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/SiPkgPei.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLib.inf
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/PeiSaInitLibFsp.inf
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTcI2cRetimer.bat
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.inf

================================================================================ 
Commit: f938d381f829837d6778decb52d4a05ff1093abd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:57 2020 -0700 
-------------------------------------------------------------------------------- 
TGL:BIOS powermeter support

Update code for new values.
Intel\TigerLakeBoardPkg\Acpi\AcpiTables\Dsdt\PowerMeter.asl

Hsd-es-id: 1607194321
Original commit date: Wed Feb 12 10:15:07 2020 -0800
Change-Id: Id7d52806b693743b5d07462099be93cf34188c5a
Original commit hash: e2cb82a93e24c52ca235a2a5d87dbac8804ab3a0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl

================================================================================ 
Commit: 8712ac81fcd7c4436a66220e2c6f04c81ccdc293 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-GCS]Camera voltage rail BIOS default setting needs to be 3 Voltage Rail

Change default Camera BIOS settings - Camera2 Link options -> Voltage Rail -> <3 Voltage Rail>

Hsd-es-id: 22010293792
Original commit date: Fri Feb 14 10:52:47 2020 +0800
Change-Id: Ib708c8d15e4674891943301bda4fb2be9f59813a
Original commit hash: 259c8dd0ab93614da7a68ca3b9c39e162140fc27

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 1df713de51a2cfeade1938ea35a7f573061fc614 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:50 2020 -0700 
-------------------------------------------------------------------------------- 
Implementing PreCursor and PostCursor values for all CPU PCIe lanes.

Impacted Platforms: ADL,RKL,TGL,SWX
Hsd-es-id: 1409506382
Original commit date: Thu Dec 26 15:18:03 2019 +0530
Change-Id: I91e3f9ebbceb57748dcb78c207e4e14e6b2cb641
Original commit hash: a1bc701dd44fa057e402bb6662c39b977c606dd9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuSbInfo.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h

================================================================================ 
Commit: dbef3346d076461715ca31261c544d9fe5ce266b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:44 2020 -0700 
-------------------------------------------------------------------------------- 
Remove tool Fciv under ClientCommonPkg

The tool "Fciv" is not used by platform, we can start to remove
the files in ClientCommonPkg:
    ClientCommonPkg/Restricted/Tools/Fciv/ReadMe.txt
    ClientCommonPkg/Restricted/Tools/Fciv/fciv.exe
    ClientCommonPkg/Tools/Fciv/Readme.txt

Hsd-es-id: 16010777406
Original commit date: Wed Feb 12 15:21:59 2020 +0800
Change-Id: Ia30f5b7e4ae84d06f8f60ce09043f8f1a178e190
Original commit hash: 23b883a6b5adc2be2251195bf6c5ffb007f522bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/Fciv/Readme.txt

================================================================================ 
Commit: 1f835075e3da047e5b69e1260e3ef2ddf3c441f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:39 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg-Step2
  1. Move the libraries and headers which are still needed on master to C1S
  2. Move DxeSmbiosProcessorLib into ClientOneSiliconPkg due to SmbiosCacheInfoHob.h/SmbiosProcessorInfoHob.h move into ClientOneSiliconPkg.

Hsd-es-id: 1507577375
Impact Platforms: TGL, JSL, RKL, ADL

Original commit date: Mon Feb 3 13:21:56 2020 +0800
Change-Id: Iec15ccee24bbe3d97f2422714640c14a66a10fb5
Original commit hash: caa2dc7e6a292ea90f31f8f78e2a10864566d666

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientOneSiliconPkg/Include/IpStatusHob.h
ClientOneSiliconPkg/Include/Library/SiAssertErrorHandlerLib.h
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.h
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLib/DxeSmbiosProcessorLib.inf
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.c
ClientOneSiliconPkg/Library/DxeSmbiosProcessorLibNull/DxeSmbiosProcessorLibNull.inf
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandler.c
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLib.inf
ClientOneSiliconPkg/Library/SiAssertErrorHandlerLib/PeiSiAssertErrorHandlerLibFsp.inf
ClientOneSiliconPkg/Tools/GenNvs/GenNvs.py
ClientOneSiliconPkg/Tools/GenNvs/ReadMe.md
ClientOneSiliconPkg/Tools/GenNvs/Setup.py
ClientSiliconPkg/Include/SmbiosCacheInfoHob.h
ClientSiliconPkg/Include/SmbiosProcessorInfoHob.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/CpuExceptionCommon.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/CpuExceptionCommon.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/DxeException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/Ia32/ExceptionTssEntryAsm.nasm
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/PeiDxeSmmCpuException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/SmmException.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuStackSwitchExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/prebuild.bat
TigerLakeFspPkg/BuildFv.sh
TigerLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: 42ecec0ab60c83dae3463b37f58e2a91267e2e3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:36 2020 -0700 
-------------------------------------------------------------------------------- 
Remove some header files in ClientCommonPkg/Include/

Sone header files are not used by platform, we can start
clean up DxeCapsuleLib in ClientCommonPkg/Include/:
    ClientCommonPkg/Include/ExtendedFirmwarePerformanceData.h
    ClientCommonPkg/Include/Library/BaseFlashDecodeLib.h
    ClientCommonPkg/Include/Library/BasePlatformTimerLib.h
    ClientCommonPkg/Include/LowPowerIdleTable.h
    ClientCommonPkg/Include/PeiFirmwarePerformance.h
    ClientCommonPkg/Include/Protocol/Esrt.h
    ClientCommonPkg/Include/Protocol/FpdtFirmwarePerformance.h
    ClientCommonPkg/Include/Protocol/Tcg2Platform.h
and clean up related codes.

Hsd-es-id: 16010780494
Original commit date: Wed Feb 12 13:30:12 2020 +0800
Change-Id: Ic2d900c73327d39f05f8facf7e184d450b7af568
Original commit hash: 2c9089b29db5d6746b5949eed7d4fe481d49cd3b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/ExtendedFirmwarePerformanceData.h
ClientCommonPkg/Include/Library/BaseFlashDecodeLib.h
ClientCommonPkg/Include/Library/BasePlatformTimerLib.h
ClientCommonPkg/Include/LowPowerIdleTable.h
ClientCommonPkg/Include/PeiFirmwarePerformance.h
ClientCommonPkg/Include/Protocol/Esrt.h
ClientCommonPkg/Include/Protocol/FpdtFirmwarePerformance.h
ClientCommonPkg/Include/Protocol/Tcg2Platform.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: d43e7ab125f25b284a8d62d1d1a850c99d44e0d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] SPD changes required for TGL UP3 AEP to support maximum memory frequency 4267MHz

Updated SPD table data

Verified system booting to OS

Hsd-es-id: 16010661062
Original commit date: Mon Jan 20 15:47:25 2020 +0530
Change-Id: I418b3977639fc2fcae1fb339f73489d98064c10f
Original commit hash: 80ba488b0f91962fd6d139c6876d53be682c84d0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiSpdTables.c

================================================================================ 
Commit: c384e5d5706342a2fec8150a288078fc5f1e0652 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG] Default value for Gen3 PCET Timer should be 4

Update the Value-DisplayText mappings for Gen3 PCET Timer and set
default value to 4.

Hsd-es-id: 1507761444
Impacted Platforms: TGL,RKL,ADL

Original commit date: Wed Feb 12 16:27:01 2020 +0800
Change-Id: Id46a5950411a61597d3e4285bb97f27cdad4ed45
Original commit hash: dcc9e7072f48a6f0902997cd2bed2e68ec99270e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 6d89dd1643ebfff69ad57183392f971ec6f5099d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:17 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Universal: Remove Tcg2PlatformDxe and Tcg2PlatformPei.

Already use the Edk2Platforms\Platform\Intel\MinPlatformPkg\Tcg.
Remove the following:
  ClientCommonPkg/Universal/Tcg2PlatformDxe
  ClientCommonPkg/Universal/Tcg2PlatformPei

Hsd-es-id: 1507761180
Original commit date: Wed Feb 12 15:26:07 2020 +0800
Change-Id: I6bef4fd8b92effb58c0c294896e658342a90fbcf
Original commit hash: 08602fc93a43e01cd9cffd062ca1ada40330554e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/Tcg2PlatformDxe/Tcg2PlatformDxe.c
ClientCommonPkg/Universal/Tcg2PlatformDxe/Tcg2PlatformDxe.inf
ClientCommonPkg/Universal/Tcg2PlatformPei/Tcg2PlatformPei.c
ClientCommonPkg/Universal/Tcg2PlatformPei/Tcg2PlatformPei.inf

================================================================================ 
Commit: ee7668b7ccae34832758ce0db28789c8c98ce247 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:16 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\LibraryPrivate\PeiThcInitLib: [BIOS]Missing programming THC_CFG_UR_STS_CTL.FD  when THC is Function disabled.

Once system is put into S0ix, after few minutes it stays in PC10 but stops entering s0ix. Blocking reason is that THC is not power-gated.
To solve this problem FD bit in THC Pci Config Space offset 0x40 must be set to 1.

Hsd-es-id: 14010888842
Original commit date: Thu Feb 13 12:53:48 2020 -0800
Change-Id: Ic137e5cd0a10942fb0b2a4a72fcd1b3348fda851
Original commit hash: 0c19d36a9ea7afb1f019cf9bb30388b0254853d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c

================================================================================ 
Commit: 69d650dd21223a0b16290beedfabc5b4a00794e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:08 2020 -0700 
-------------------------------------------------------------------------------- 
Add TigerLake B0 Unified 0x80000004

-- Added B0 microcode update

Hsd-es-id: 22010190650
Original commit date: Thu Jan 23 17:59:24 2020 -0800
Change-Id: Id688a771e09f0f420feb7236a5851e06a6d96fd8
Original commit hash: 60499c190dc2d417ec807a133b250b89244fd610

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cd632e3456f3fc79ec8b4cb6c3ef9794ff43a9c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:07 2020 -0700 
-------------------------------------------------------------------------------- 
BiG: Add dual BiG support in BIOS

Add support for AX/B0 BiG, which is supported by
different versions of BiosGuard

Hsd-es-id: 22010275550
Original commit date: Tue Feb 11 11:57:42 2020 -0800
Change-Id: I33b5b03eaed39c73114d9e44320bd50628d25024
Original commit hash: cb405bf14acd0c2e4d73d80ed9c12eae489c176a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: d75d2267fd917144eda742a90f75634d74fb39f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:38:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Feb 13 10:44:29 2020 -0800
Change-Id: I785ed8893f238104ca5b6e760b82e160e85c162e
Original commit hash: 35226ba73a2deed546ae7b006b4fac4dfc29b156

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ba49173faa1b24f363d5b2557e2e0b0b6aee383c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Thu Feb 13 09:31:52 2020 -0800
Change-Id: I2ced58ceae4805babe858a1fee631c2344abfa0b
Original commit hash: 7aca74c9b797dcd8182830746721e892b74de69f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: a1f84641978344a8651981b750f2c2177a73fa90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3074_00

Hsd-es-id: no sighting
Original commit date: Thu Feb 13 08:28:51 2020 -0800
Change-Id: I50af39d1ebbe6550b691322ac6f3d1c096d84121
Original commit hash: edf9498614d99a627ab2f753760632b7e6b3048e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: af86aeaa6ae7d98bf76ca315d9c15163360b8375 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:44 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS shall use phase -dependent implementation of getting NMI state for Cmos reads.

With new ITSS SAI settings AME is not accesible in POSTBOOT, so PMC firmware gives us option to read NMI through mailbox inferface.
Corrected mistake leading to not saving menu options after reset.

Some not needed LP related code was removed in LBG code to solve issues when pulling dependencies, that were causing problems with build.

Hsd-es-id: 1306593973

Original commit date: Wed Feb 12 22:56:52 2020 +0100
Change-Id: I7972a21081b1c0f970b3d745a84b3d6aeb3e8034
Original commit hash: 3a9e2653e6f31821fa45ba1576b00a423e1a5214

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/Include/Library/PchRtcLib.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchRtcLib/PchRtcLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiDxeSmmPchRtcLib/PeiDxeSmmPchRtcLib.inf

================================================================================ 
Commit: e8beac015e80d62975a2ac356198ef2b5ee55985 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:35 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] [Hetero] Create two _PSD domains - one for Big Core and other for Small Core(Windows Req for Hybrid)

Create two PSD domains and made the following changes.
 1. Each Favored core in its own separate domain.
 2. Rest of the big cores in a separate domain.
 3. Each atom module in its own domain.

Hsd-es-id: 1608197177
Original commit date: Fri Feb 7 15:50:49 2020 +0530
Change-Id: I49569ea94c8e2dff115d670ffa4488166edec285
Original commit hash: ef0354e4e0da7f76b58c0832430db0d30ac4e072

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: 0a8a15119a6063dab5247be78c89adea0671a6d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Add PcdCpuPcieEnable in PeiCpuPcieRpInit.inf

UUNIT test:
Booted to OS successfully on TGL-U

Hsd-es-id: 14010844717
Impacted Platforms: ADL,RKL,TGL

Original commit date: Tue Feb 11 12:34:45 2020 +0530
Change-Id: Ia2f88ea21ab7efad5e1da59fb6ddc0fb183e9189
Original commit hash: 9e1bad6a718a28d0900321be8078500a17f56554

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf

================================================================================ 
Commit: 82379cb71ca78c6f0d5be883c778bd175b25ed9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:25 2020 -0700 
-------------------------------------------------------------------------------- 
[SIIP] Framework support - take#3

Issue: SIIP is visible in other projects. For now, it should be POR for AlderLake only.
Resolution: Extract ME UMA function to a standalone library and move MeUmaSiipLib to Fru/AdlPch.
Impacted: All C1S projects.

Hsd-es-id: 2209649347
Original commit date: Mon Feb 10 11:55:31 2020 +0800
Change-Id: I3a8fded3802caaae1729dc912ea85689230c4da3
Original commit hash: bca73592845eeccb0af591cd1664ea3a9f3602ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUmaSiip.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PeiMeUmaLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 5b06aec3f98864f474bc414c375442e5e8bbb8a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:18 2020 -0700 
-------------------------------------------------------------------------------- 
Check Max PEG port number then expose PEG3 ASL code

1. Only expose PEG3 to OS when Max PEG Port number is 4.
2. Correct the _L69 implementation for PEG ports.
3. Move SA NVS into DSDT table to align with other projects.

Hsd-es-id: 16010714687
Original commit date: Mon Feb 10 13:35:32 2020 +0800
Change-Id: Ief8f3a0602ec4b2ff6b9b2c3bbe0f4d7d6923fb9
Original commit hash: a09e1509c9afceab06b863b973a60e70682d6746

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl

================================================================================ 
Commit: 7a8faaff26d36c9145e40504a07f7b4419bb2bf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:13 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Can't disable HDMI PORT B and port C

Codec needs to detect two frame syncs after power will is up.
Each frame sync is 20.83us. So atleast 42us are needed for correct working of iDsip codec.

Hsd-es-id: 2205496465
Original commit date: Wed Feb 12 14:53:15 2020 +0100
Change-Id: If4d7ccec01b3fe2b3badd7cd0617d5892238c64f
Original commit hash: 0cc7681d9018ba1d144380c8105ed04a34777eec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 1f8d4a30e5edbf0d059f049610d81bdec059a075 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:11 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate: Refine capsule update while resiliency enabled

Refine capsule update while resiliency enabled.

Hsd-es-id: 1507236870
Original commit date: Tue Jan 21 16:36:36 2020 +0800
Change-Id: I904667d92fa9354ca385942ca914e808a8d26112
Original commit hash: e7b2ead6a588b164c3b368c47ca9a8b081fa0916

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 64e1db812dbcf388f4cafa7abfdc4e2b1c6aca1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:37:07 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] MKTME: 42 bit addressability reporting in BIOS.
 - Normally System BIOS enumerates the number of physical address bits by reading CPUID.80000008H:EAX[bits 7-0].
   Even though CPU reports MAX_PA as 46, only 39 bits will be supported by hardware for addressability, 3 bit hole and remaining 4 bits will be used for MKTME KeyIDs.

Hsd-es-id: 14010269348
Original commit date: Mon Feb 3 16:43:56 2020 +0530
Change-Id: I180616caaebc8d66d01d86741f519f6e502803ce
Original commit hash: 0427d1720967ffe595217d5cc5667d5ea766db58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 85d458802b73630f0c8aabed771be712674cf090 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][FSP] FSP-S out of space

Adjust PcdFlashFvFspsSize size.

Hsd-es-id: 1707159577
Original commit date: Wed Feb 12 18:51:44 2020 +0800
Change-Id: I84c847ef1a1f52525e27df4b37914d06a7db4122
Original commit hash: caff5937f114ad223c35523352e26673e9260220

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 788b9e51d9c2cc6d7eb0823511ae7bffeec3af9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:51 2020 -0700 
-------------------------------------------------------------------------------- 
Implement general register programming as per SIP17 BWG Section 4.32 and 4.35

Hsd-es-id: 16010761820
Impact Platforms: ADL

Original commit date: Tue Feb 11 11:53:59 2020 +0800
Change-Id: I149f464ff021e76eb9de7d27d5458eeea9959043
Original commit hash: 5ebc65ecfb21b5752a1719261968fe3988e935aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: a04e77b97d678aef7dca23d17a556b201fa7a9ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][PO][2LM]: BIOS hang on "No DEKEL FW" with only PEG60 populated

Hsd-es-id: 16010770487
Impacted Platforms: ADL,RKL,TGL

Original commit date: Tue Feb 11 15:31:30 2020 +0530
Change-Id: I3eac768d527c77da41e9ded049a78f7c36a12355
Original commit hash: 65a6d66fbd5d273d6462c5e2dcac52a63d2647c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 8d894797ce3dae4e8d82de29e7f97d8da7ab536d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:40 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] Remove CpuSmm NV variable

The CpuSmm is not used properly and can be removed.
Use CpuSetup to contain all CPU setup options.
Use CpuPolicyProtocol to contain policies consumed by CPU RC.

Hsd-es-id: 1507717512
Original commit date: Tue Jan 21 17:43:00 2020 +0800
Change-Id: I7b335e4df2aa4cbaa37da0b5a3607cb61c8bf5ad
Original commit hash: 16870a1b6fe63f31316df87e6d8bf74e4ab07215

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/CpuPolicyProtocol.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakePlatSamplePkg/Include/CpuSmm.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/CpuPolicyInitDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/PlatformPkg.dsc
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr
TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 1d373c100880a1355db4e4d3886e6d1f1bb12304 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Feb 12 09:00:59 2020 -0800
Change-Id: I5d9d312c87a73235405ea5292e9b82b6fd91c612
Original commit hash: 1f6d474ff09a6e51eb582fc87d5cb024ac74721e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f170a9249722900a4a3fc3f04763a1a4726703af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3073_00

Hsd-es-id: no sighting
Original commit date: Wed Feb 12 08:11:02 2020 -0800
Change-Id: I3e9747cda63f9247243fc3d33baff553b9b9bf71
Original commit hash: 99e8643c27ef99da19efdfe20f374e0a17bfade7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b7664ca93d119c0659a16b5625fb509c581d54f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:36:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-GCS]additional Required default BIOS settings for GCS

Hsd-es-id: 14010868922
Original commit date: Tue Feb 11 16:02:11 2020 +0800
Change-Id: Ifdc57c75520b6feb87b70e663b874c7cb26dd3b6
Original commit hash: 4b90b4b866738942b87272bdb303f40bdf1d5cf4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 559abb16f4c15d30bbceb19b56a2404d2bce0e59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:56 2020 -0700 
-------------------------------------------------------------------------------- 
Adding External tags for "Setup option CpuPcieRtd3 to Enable/Disable CPU PCIE RTD3 support"
(SHA id:faff44d75b3579ea8665e1911100b2f4ec214398)

UNIT Test:
Booted to OS with External Release BIOS on TGL-U

CPU PCIE is not a POR for JSL.

Hsd-es-id: 16010178906
Impacted Platforms: ADL,RKL,TGL

Original commit date: Thu Jan 30 13:01:07 2020 +0530
Change-Id: Ifc999c4292bca08b53494b2f54747be35ea3613d
Original commit hash: 00ff8a53da695a2219bc718f6f8b60ebb3732035

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 01e9c24b89251a61e1161b1003de2b98af7ac3bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:50 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: remove DebugPropertyLib and some PostCodeLib

Use the following as PostCodeLib:
  $(FSP_PACKAGE)/Library/BasePostCodeLibPort80Ex
  MdePkg/Library/BasePostCodeLibPort80

Remove the following:
  ClientCommonPkg/Library/BasePostCodeLibPort80Ex/*
  AlderLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/*
  JasperLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/*
  Include/Library/DebugPropertyLib.h
  Library/BaseDebugPropertyLibCmosPcd/*
  Library/BaseDebugPropertyLibNull/*

And modify related dsc files.

Hsd-es-id: 16010683506
Original commit date: Mon Jan 13 15:35:14 2020 +0800
Change-Id: I6983683ef3235d4eed1d6faaec80a60b67ba9efc
Original commit hash: ae2382652bd11907d96b163e4f26e135ef45e271

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/DebugPropertyLib.h
ClientCommonPkg/Library/BaseDebugPropertyLibCmosPcd/BaseDebugPropertyLibCmosPcd.c
ClientCommonPkg/Library/BaseDebugPropertyLibCmosPcd/BaseDebugPropertyLibCmosPcd.inf
ClientCommonPkg/Library/BaseDebugPropertyLibNull/BaseDebugPropertyLibNull.c
ClientCommonPkg/Library/BaseDebugPropertyLibNull/BaseDebugPropertyLibNull.inf
ClientCommonPkg/Library/BasePostCodeLibPort80Ex/BasePostCodeLibPort80Ex.inf
ClientCommonPkg/Library/BasePostCodeLibPort80Ex/PostCode.c
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: d06fec822c225b495b0907cb6f893672b771356c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] TGL is missing PrintVrOverrides() for VR Override

- Added Config block print after VR Override.

Hsd-es-id: 1507740147
Original commit date: Mon Feb 10 14:26:14 2020 +0530
Change-Id: I7426ba82bec57754d3340466f5e4b004137dc419
Original commit hash: 5d753c3c3dbb4ab7ee0023ab8c547f47dc80e5eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: 2c0c3e5c8e8eb26cc0ef01e405999123fa547bd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:46 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove PeiSetupDataCacheLibNull

PeiSetupDataCacheLibNull is not used by platform, we can start clean up
PeiSetupDataCacheLibNull under ClientCommonPkg:
ClientCommonPkg/Library/PeiSetupDataCacheLibNull

Hsd-es-id: 1507754627
Original commit date: Fri Feb 7 16:14:00 2020 +0800
Change-Id: Id1f9016e5f4083f6c82339c5de7790378f91acaa
Original commit hash: d8066bf12204dc92f9437457469abc288c0d21f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/PeiSetupDataCacheLibNull/PeiSetupDataCacheLibNull.c
ClientCommonPkg/Library/PeiSetupDataCacheLibNull/PeiSetupDataCacheLibNull.inf

================================================================================ 
Commit: 2a2122cd8652e32f2d0ff62d76dae453d3506534 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:45 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove DxeSignedSectionVerificationLib and PeiSignedSectionVerificationLib

These modules are to verify the signed section and extract raw data and
extractsraw data, they are not used by platform anymore, we can start
clean up the codes under ClientCommonPkg:
Library/DxeSignedSectionVerificationLib/
Library/PeiSignedSectionVerificationLib/

Hsd-es-id: 1507744284
Original commit date: Wed Feb 5 14:47:43 2020 +0800
Change-Id: I0806e5fad8331ee34dc12d33c759c5cff9a1fd37
Original commit hash: eeaad1f234f42d06771fb7bfa812a5803966d746

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Library/DxeSignedSectionVerificationLib/DxeSignedSectionVerificationLib.c
ClientCommonPkg/Library/DxeSignedSectionVerificationLib/DxeSignedSectionVerificationLib.inf
ClientCommonPkg/Library/PeiSignedSectionVerificationLib/PeiSignedSectionVerificationLib.c
ClientCommonPkg/Library/PeiSignedSectionVerificationLib/PeiSignedSectionVerificationLib.inf

================================================================================ 
Commit: 0117a52dd2ebb295ac4e7b6493911c26c35133d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:43 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientCommonPkg/Universal/SerialRecovery/

SerialRecovery is not used by platform, we can start
clean up SerialRecovery under ClientCommonPkg:
  ClientCommonPkg/Universal/SerialRecovery/
and clean up related codes in ClientCommonPkg/ClientCommonPkg.dec
and JasperLakePlatSamplePkg

Hsd-es-id: 1507756337
Original commit date: Mon Feb 10 11:25:53 2020 +0800
Change-Id: Iaf7906afe862e63e4f515e7862f973cbaec7680f
Original commit hash: 74c08efbc06eb7e35d1ae26131d363a8faa76593

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Universal/SerialRecovery/Recovery.h
ClientCommonPkg/Universal/SerialRecovery/Recovery.inf
ClientCommonPkg/Universal/SerialRecovery/SerialRecovery.c

================================================================================ 
Commit: 55ccce587cfdd8027cc6abe26344788375a87ed5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:26 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/EbgPch/Usb: [EBG A0 PO] USB Devices not getting detected

USB devices are not getting detected on EBG PO when reaching EFI.
AFE Recipe could be incorrect as the PLLDIVRATIOS is getting programmed to 19.2MHz and not to 24 MHz.
However this could not be the single problem and this is opened to track the issue.

Fix: 1. We have to disable programming the USB Over-Current becuse the actual OC values seem to
        incorect for Archer City and EVB boards. It shall be enable once we  get the proper OC values from SV.
        See comments in https://hsdes.intel.com/appstore/article/#/14010720419
     2. cfg.xhcc2.wrreqszctrl value was changed for EBG to make USB work
        See https://hsdes.intel.com/resource/14010864116

Hsd-es-id: 1809836234
Original commit date: Tue Feb 11 12:52:59 2020 +0100
Change-Id: Iccfb5d430891883e8f2edf3dfcaaa8cb0801cb80
Original commit hash: 64ae48877df0fc73ce9bc5f2847ea0ffae5ff14d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: c7c7d9cc46441d5b1e85709aeacb10f6db9af8f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Feb 11 08:59:28 2020 -0800
Change-Id: Id55d3f901cb7b97a51d2ddacf7a2e56390419dbd
Original commit hash: f978182f20165a57725986ffa4ea09ae9cdc70ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f21b051c01d7df64ce731a2bc1c2ae8f06d2c47a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3072_00

Hsd-es-id: no sighting
Original commit date: Tue Feb 11 08:12:26 2020 -0800
Change-Id: I57c474ee2e8a260b2d337d2cbfbab0f9f5ff3509
Original commit hash: e02cf0bc5f7a75b626106423a9d90dc380d0f3b9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8ad73e3dc0c0fa7db90acb45a425cb54d59db221 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:35:10 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Do not set SATA PGD power down for unsupported SoC

EBG PCH does not support SATA PG power down and it doesn't
disable it through the fuses. BIOS must refrain from enabling
power gating.

Hsd-es-id: 14010724581
Original commit date: Thu Jan 16 12:37:55 2020 -0600
Change-Id: Ibfae95644f03c085020beea7c6e7e1c179702e4a
Original commit hash: 453e830fbc87ca334ff907dde7024c5461ffe8b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/Include/Library/SataLib.h
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer1.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer2.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer3.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c

================================================================================ 
Commit: c7d960af44731a552ffef2b93fc083e1326535fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove SignedSectionPei

SignedSectionPei is not used by platform, we can start clean up
SignedSectionPei under ClientCommonPkg:
ClientCommonPkg/Universal/SignedSectionPei

Hsd-es-id: 1507756427
Original commit date: Mon Feb 10 14:25:51 2020 +0800
Change-Id: I038d81113c18392b09a5b8a4bd41d48e946b2c04
Original commit hash: ea983450a839356c9dc1d9d5d39f4214db31b2be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/SignedSectionPei/SignedSectionPei.c
ClientCommonPkg/Universal/SignedSectionPei/SignedSectionPei.inf

================================================================================ 
Commit: be3a2b49bd61e1e0544d4062d193385d80fd1fc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] SUT hangs at PC 9C7F on giving power interrupt while performing Standalone Bios Capsule Update

Fix monolithic or other capsules (other than BIOS components) update interruption.

Hsd-es-id: 1607847757
Original commit date: Wed Feb 5 14:44:18 2020 +0800
Change-Id: I3aff89665cacff912bcfdef39d69e0b894e2bb85
Original commit hash: 14a26f6ae0813effa8b79f361421e360d5d29bcf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c

================================================================================ 
Commit: 637859a28d59066e472aa374f94a643e1008327d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] [SMBIOS table type 4]  MaxSocketSpeed  value is 0

CPU RC provides a policy for platform to override the SMBIOS TYPE 4 MaxSpeed field.
If the policy is zero, CPU RC will fill in the field according to CPU max ratio.

Hsd-es-id: 1306735801
Original commit date: Thu Feb 6 11:51:40 2020 +0800
Change-Id: I0102a39c6babe172205d88d6ccefd4f1e198e5f0
Original commit hash: 5eb7c2482173e479cd615f056c9a50bc50913c23

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: a544d1d683dc8c064d1625836274941c58a5dbe3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:44 2020 -0700 
-------------------------------------------------------------------------------- 
Enable MCTP support over iTBT RPs.

For system that support MCTP over PCIE set
Set PCIE RP PCI offset D8h[27] = 1b
Set PCIE RP PCI offset D8h[3] = 1b

Hsd-es-id: 22010253949
Original commit date: Fri Feb 7 13:51:20 2020 +0800
Change-Id: Ie20655e4d19a72cd295ae2142b2495fbc58d63ed
Original commit hash: 83e01584d81f5105cbefc78f6dee2985230cc80f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 34a3baaf3cc061d22fdcd5f85b5dede68f9eed3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:37 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix L23R transition for hybrid

For hybrid drives BIOS would transition the hybrid
partner into the L23R even if D3Cold was not supported
on the slot. This caused issues during device recovery into
LA. BIOS needs to avoid L23R tranistion if slot doesn't support
PERST# assertion.

Hsd-es-id: 22010154249
Original commit date: Fri Feb 7 14:04:13 2020 +0100
Change-Id: I50073f9dfdafccfa07b20457f526e6b07dab7c4e
Original commit hash: 493a6c79073406bb57fbb03992de5957222a921f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: afc5eadc8cf611dfb81a98da7632e9348d7a549a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:35 2020 -0700 
-------------------------------------------------------------------------------- 
Provide option to disable GFX PEIM in FSP while still retaining necessary SA init for GFX
- Adding a policy SkipFspGop to decide dispatching mEnablePeiGraphicsPpi

Hsd-es-id: 14010250718
Original commit date: Sat Dec 14 12:20:59 2019 +0530
Change-Id: I0f4566e43d60fa124a33951d9b2f4653cc95db28
Original commit hash: dd372be5879f2629d39e9e6275e335c78d49b032

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 99c9c09c9c4caa6a1caf40f0227d4668f38b6f43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:21 2020 -0700 
-------------------------------------------------------------------------------- 
Removed PMTCS register programming from CPU TraceHub initialization.

Hsd-es-id: 1307269568
Impact Platforms: TGL, RKL, ADL, JSL

Original commit date: Mon Feb 10 21:39:46 2020 +0800
Change-Id: If1a95ccf4dcf9994a533bd5aa1c9ab8ae65d059b
Original commit hash: ae591f44804e84dbba6d4b972aa47237ea253277

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

================================================================================ 
Commit: 2d3bb5d7e11367a42dc4a26a23bcaac8946faabe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:10 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Feb 10 19:22:46 2020 +0000
Original commit date: Mon Feb 10 19:22:46 2020 +0000
Original commit hash: 0f26221b6e33aaf2751293f50215b123308b850f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 31941a173291f7ed9644ef8e106fc557a2d69ab8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:34:07 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: Add 2LM mode CMF1 and CMF_NM registers programming

Issue:
    Current version of TGL MRC code does not suppport multiple CMF register programming. Which is required for 2LM mode in TGL-H
Root Cause:
    Missing functionality
Change:
   Added MrcGetSetCmf function to set CMF registers instead of MrcGetSetNo scope. This funcion uses Index parameter instead of Socket (unused before)
   Changed MrcGetCmiRegOffset to use Index and return different offsets for different CMFs
   Added types for TOPOLOGY_GLOBAL_CFG_0 register and changed MrcGetCmiRegOffset and MrcGetCmiHash to return correct data for these registers
   Added 2LM condition check in ControllerZoneConfiguration and substituted field variables with field arrays to make it more generic between 1LM/2LM

Hsd-es-id: 22010021851

Original commit date: Sat Feb 8 16:14:54 2020 -0800
Change-Id: I6ed39d748c6c094f0a42b8b628bca9a6b1cd8b12
Original commit hash: 39a34dc501df079007bb9045eeb7f9a4ec676842

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcAddressDecodeConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c

================================================================================ 
Commit: feff45eb85de14d48c75cbad3801aac1626e3e31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:58 2020 -0700 
-------------------------------------------------------------------------------- 
Deprecating STM feature as it is no longer required.

Hsd-es-id: 2209388444
Original commit date: Mon Jan 27 13:39:56 2020 -0800
Change-Id: I5b6f9c5327418f2799168b3c17578ce1eb273a42
Original commit hash: 54ddf889afbb85412c7b2e47ea8f55215e07b9ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Txt.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/PeiTxtLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxe.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c
ClientOneSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.h

================================================================================ 
Commit: 6b5c02aa57679f714465e8cdfdca855c1fab04fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Feb 10 09:06:32 2020 -0800
Change-Id: I7dd8d4cb270fed7183b3c63d6118792dfc4d1f9d
Original commit hash: f78bbe4aa7d8e7d6c3274046d79bdf8e6aa1c11f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a9792ed4bb3e8f53bd42c14f3edf01e0c3cb2a22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:50 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix the port CLKREQ override map sent to PMC

During clock disabling BIOS needs to supply the PMC with the
correct CLKREQ mapping disable information. BIOS was sending
wrong bitmask which caused the PMC to disable CLKREQ in FIA
for active root ports. This patch fixes the PCIe port CLKREQ
mask creation issue.

Hsd-es-id: 1507738584
Original commit date: Fri Feb 7 18:02:08 2020 +0100
Change-Id: Ib1a01b9cb2c93fe52ca0101a89d2ebc100ca5a1e
Original commit hash: 045b8eccdf8eb90d519b5f54749852f642ca619f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: b59afdd33197905060fd0731d26b7d2afb0cd55e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3071_00

Hsd-es-id: no sighting
Original commit date: Mon Feb 10 08:22:37 2020 -0800
Change-Id: I47a842adcda0d28896916034f82b9784562cc61b
Original commit hash: b3723f7a03fdddd9c4cede9e882bcf872ea399ee

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6cb0384e4aabaf1a04de19422744909d896f41fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:25 2020 -0700 
-------------------------------------------------------------------------------- 
Tune the PACKAGES_PATH setting

1. Add Edk2Platforms\Features\Intel as WORKSPACE_CORE_FEATURES.
2. Modify the PACKAGES_PATH as the following sequence:
   WORKSPACE
   WORKSPACE_CORE_SILICON
   WORKSPACE_CORE_FEATURES
   WORKSPACE_CORE_PLATFORM
   WORKSPACE_CORE
   WORKSPACE_COMMON
   WORKSPACE_SILICON
   WORKSPACE_PLATFORM

Hsd-es-id: 1507714234
Original commit date: Mon Jan 20 10:29:01 2020 +0800
Change-Id: Ie1072ad0c978941856a4273a4d14e404c890cde8
Original commit hash: e26256d1d33496e647cdaab0dd84a88ecc5e8cbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientSiliconPkg/BuildFsp.cmd
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/SetEdk2Env.bat
TigerLakeBoardPkg/prebuild.bat
TigerLakeFspPkg/BuildFv.sh
TigerLakeOpenBoardPkg/TigerLakeSimics/SetEdk2Env.bat

================================================================================ 
Commit: 6f2c8f309ebccde39c77f0bdf0240d9119015f74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:19 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate: Fix py -3 in CapsuleUpdate script

Fix py -3 in CapsuleUpdate script.

Hsd-es-id: 1507685014
Original commit date: Fri Feb 7 12:07:05 2020 +0800
Change-Id: I3fa37c9302d9ce29b0fe8f25978e83b3a8876e66
Original commit hash: 2e1ee7f8f8235d5eaa98ea4c4181ba5f92e53917

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py

================================================================================ 
Commit: ad1e72b070e47ca228650960eb533ff8238d9ac8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:08 2020 -0700 
-------------------------------------------------------------------------------- 
TGL vPro TBT dock BIOS support

use "vProTbtDock" and "Amt" setup option to decide enable/disable multi segment.

Hsd-es-id: 2208127530
Original commit date: Thu Oct 24 19:39:12 2019 +0800
Change-Id: I4eef35f2b5c73aa209cfa41211438f12fcaae842
Original commit hash: 8fdcb4f331bf08949f95bb405f07a1671b120cdc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 7cd0cf8916e196c440bf71b3c57e75ff41602f34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Feb 9 08:50:19 2020 -0800
Change-Id: I1a7fc1fc617740d9eb8bae9163271d9cf3a969a0
Original commit hash: 853a56072ff1dad34c44100c4f8806343ed84149

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e410b5c032d536cb9063c4a0c8e19d5cc77d2147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:33:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3067_00

Hsd-es-id: no sighting
Original commit date: Sun Feb 9 08:08:41 2020 -0800
Change-Id: I6e9135f0b1205fe2a5dd9dd8c839e954f61c1524
Original commit hash: 1f10fc82cf7a2138ed7dae9ccf1bf0b211971c50

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 18d584ffbb8bb8d0a34d0f3017885bc40d027252 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Feb 8 08:58:01 2020 -0800
Change-Id: Idefd228b0a227cbb35cae5079ff4c46b0315d1d6
Original commit hash: 8a904f1b86c37d458215024923dd347c9eadeb5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 39ac9fd654179b61425a00e1407caedcb913db1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3066_00

Hsd-es-id: no sighting
Original commit date: Sat Feb 8 08:10:01 2020 -0800
Change-Id: I650e29be46adf96f2ddfbc0f6576ec97deed4aef
Original commit hash: fe6526f3560393b3d3e3106fc282d440b41c21ae

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5550f55be62f008aa83e6cbd21bf19d678743988 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Sat Feb 8 01:31:53 2020 -0800
Change-Id: Ie877cf1e70104140e08be8b3f8c06c6201e81773
Original commit hash: 23620f99bb454b7891f3e6ab547c248346ffea64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: 609010bbdb5ed7191907c9b533e1d87151e26182 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:36 2020 -0700 
-------------------------------------------------------------------------------- 
[CPU][SETUP][TXT] Removed HT dependency from TXT setup

As there is no dependency between HT(hyper-threading) and TXT, setup file is
updated to remove this dependency.

Hsd-es-id: 22010225946
Original commit date: Tue Feb 4 17:30:37 2020 -0800
Change-Id: I5d8b480c092b571b590263de1df2b586b8ad0fb0
Original commit hash: 6b747e6ef90b73d1e39de01a9c1b597ff8ec814e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 90d88518242a0e226a1011a524252cd28df21efd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:34 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Enable external FSP Wrapper build - part3

1. Rename from AlderLake<Sku>SimicsBoardsRestricted to AlderLake<Sku>SimicsBoards.
2. Rename from TigerLakeXXXPkg.dec to AlderLakeXXXPkg.dec in AlderLakeXXXPkg.
3. Change PchNvt.aht -> PcieRootPort from 16 to 18, because ADL-S have 18 PCH PCIE ports.
4. ADL-S simics exist D6:F0 offset 54h BIT6 = 1 case, so we need to align "RpIndex - CpuRpIndex0"
usage in PchSmiHelperClient.c with usage "PortIndex + CpuRpIndex0" in CpuPcieSmm.c.
5. Change CPU reference TmeEnable and HwpLock that may lose to change from internal to external.
5-1. shaid: 53b24e78b4e53222ea322dabd9145c10c03cf2cb for TmeEnable.
5-2. shaid: 535c96273284accf6db53aec3a7f7eb7657b64cd for HwpLock.
6. Remove obsolete BpCommonPkg on FmpDeviceLibuCode.inf.
7. Rename reference files from TigerLake to AlderLake.
8. AlderLake FSP shouldn't use TigerLake FSP UPD

Hsd-es-id: 1507689634
Original commit date: Wed Feb 5 11:27:09 2020 +0800
Change-Id: Id05081dd011ec0633c994ace542e1b3ee2bb383b
Original commit hash: e4f3dfaecbccfe77a03cf40c0191e071a02845cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiHelperClient.c

================================================================================ 
Commit: bc7c9680ac95d236aa726931f5d20deafa57ddec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:19 2020 -0700 
-------------------------------------------------------------------------------- 
Correct codec version in RLTK Dump File

Hsd-es-id: N/a
Original commit date: Thu Feb 6 14:56:33 2020 -0800
Change-Id: I3caccf0d04b95b4e271c9b94b233f516d2dd8e59
Original commit hash: 931a2ad7dfb7d5cc2b9c2032fbb1f7766ef0684e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c

================================================================================ 
Commit: e8568639658e2069a15999b0d1a3c96c6ba8b11e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Feb 7 09:02:14 2020 -0800
Change-Id: I25336f201fe4069ce0beb62d78c03b2bb8125744
Original commit hash: e5b0f2900dc4e2aaabfe1c6fbf174ac06ff09556

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5940430dc39fb174b6ac5defa71c07d210295d68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3065_00

Hsd-es-id: no sighting
Original commit date: Fri Feb 7 08:10:19 2020 -0800
Change-Id: Ia105b704e23bca7a4dfdbf6b05232aee34300c39
Original commit hash: 9789458faffbaec12faba4aa4b7f6ca8985ecc9b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 69f40e116fe9224185ad92da401acf0e58a6b96f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:05 2020 -0700 
-------------------------------------------------------------------------------- 
1809912733: [ME] Remove policy cross-references in SPS ConfigBlocks (Dxe)

Hsd-es-id: 1809912733
Original commit date: Tue Feb 4 11:53:58 2020 +0100
Change-Id: I490c1d3d4365d32cfc9fde63b67b220b1394b02f
Original commit hash: 76fa42aec775da0697dc1a9abe183fb87bed9c2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsDxeConfig.h

================================================================================ 
Commit: 1539afbb9249c9252d067d10a27569483dfe3ae4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:03 2020 -0700 
-------------------------------------------------------------------------------- 
1809625448: [ME] HSIO Lane Assignment (FiaMux) - PeiFiaMuxConfigInit () is not working on EGS (Part 1)

1. Move Fia Mux config to:
   EDKII Menu -> Platform Configuration -> PCH-IO Configuration -> Fia Mux Configuration

2. Use FixMux in EGS (override is disabled by default EGS & CDF)
3. Add Override per lane settings
4. Unify FiaMux library between CDF and EBG
5. Move FiaMux config earlier to send FiaMux before lanes configuration on BIOS side
   Added w/a for getting FeatureSetInformation so early
6. Use runtime function to dertmine MAX lanes
   Use dynamic allocations instead static define HSIO_LANES_NUM_MAX

Hsd-es-id: 1809625448
Original commit date: Mon Jan 13 13:43:04 2020 +0100
Change-Id: I176d948d54285d2f0d002e2ea93fae8b376fd0bb
Original commit hash: 5b5e655301afdd4dc456bb9e960d7387aac56e87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FiaMuxPolicy.h
ClientOneSiliconPkg/Include/Library/MeFiaMuxLib.h
ClientOneSiliconPkg/Include/Library/MeUtilsLib.h
ClientOneSiliconPkg/Include/Library/PeiFiaMuxConfigInitLib.h
ClientOneSiliconPkg/Include/Ppi/FiaMuxPolicyPpi.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFiaLibInternal.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsPeiLib.c

================================================================================ 
Commit: dd65f8e8b107e67b54166106aa856854f00b83f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:32:02 2020 -0700 
-------------------------------------------------------------------------------- 
This change causing BSOD in Jasperlake. Need to revert for a BIOS Label.
Revert "Check Max PEG port number then expose PEG3 ASL code"

This reverts commit 8e50390b76d42e5cb6fe0934d3fc3c3a8e04dbab.

Hsd-es-id: 16010714687
Original commit date: Fri Feb 7 03:49:53 2020 -0800
Change-Id: I050477db55c0dfaec57ea9a2649a1df3497b4dc2
Original commit hash: d27d2ef63e9769f60521e9b9234b3cac4c5d190d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl

================================================================================ 
Commit: 81f63c5f2a902ddf4311fe5b8525c48eca765261 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fix TPO control setting in the BIOS

BIOS uses incorrect mask to read TPO capability from the
device which causes it to misinterpret the time required
by the device. This is causing issues with L1.2 on some devices.
Moreover the CPU root ports still hardcode the TPO to 500us
which will cause issues on devices that require TPO over that
value.

Hsd-es-id: 14010827486
Original commit date: Wed Feb 5 12:27:02 2020 +0100
Change-Id: Ic0b4fb709be8e38955033e96c1fb223049f6ff92
Original commit hash: 158ed58c344d3a54b1c006c78707da933649f30b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 6b8169b9c7fbd97418a7f6a710c9a5c1882d714f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:55 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS shall configure SATA SGPIO pins

Added Serial GPIO setup option and PCH RC support

Hsd-es-id: 1809377513

Original commit date: Wed Dec 18 16:37:23 2019 +0100
Change-Id: Ie25025ba8a2cbff7e9ed7009806e9fc16d631c91
Original commit hash: 6d66e596834bf95cd8614848e398f9e3c75fd2f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Gpio/IncludePrivate/Library/GpioPrivateLib.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 91095a68ad9e20d0fc5c41d158c90407c9afac65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:53 2020 -0700 
-------------------------------------------------------------------------------- 
[EBG A0 PO] BIOS is turning off SRCCLKOUTs cutting ref clock to external PCIe devices

BIOS should not turn off SRCCLKOUTs to external PCIe devices.
This change does not allow to turn off SRCCLKOUTs by proper policy update.

Hsd-es-id: 1809899606

Original commit date: Tue Jan 28 13:24:33 2020 +0100
Change-Id: I97071ca8910140fbe53df4c16318a6dcae9e4c1c
Original commit hash: a02250ed205a4558777351a9752c82898d8caa5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c

================================================================================ 
Commit: db831077e06e92c6906a20a33d6a0722fe729541 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:52 2020 -0700 
-------------------------------------------------------------------------------- 
Program Clock gating registers specific to SIP17 controller

Dynamic Clock Gating registers for SIP17 controller is placed in MMIO space and accessed via RCRB + Offset
This programming is specific to SIP17 and hence placed inside SIP17 library.

Platforms impacted : ADL
Unit test: WIP
Hsd-es-id: 16010703899

Original commit date: Fri Jan 31 21:38:55 2020 +0530
Change-Id: Ibc4694067a18dfe28ef5b19a2e9d3a7fdaf699d2
Original commit hash: ea4435e668de689a70c9d53e7cad358d56a07435

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c

================================================================================ 
Commit: eb71fcb12c141be950cc62ed8d886b17c1c5d339 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:49 2020 -0700 
-------------------------------------------------------------------------------- 
Program VWM programming for ADP

VWM Mapping for each controller is different. It can also vary for different platforms.
VWM mapping structure is defined in the FRU for each platform and is consumed in SiliconPkg

Platforms impacted : ADL, TGL, RKL, SWSBX
Hsd-es-id: 16010707140

Original commit date: Sun Feb 2 22:22:21 2020 +0530
Change-Id: Ibe0ed019e277caa5c7ea548b17ce5721968be61d
Original commit hash: 80d1151c807e8a08d82dd1ed58c0d041d30f55ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 01a6653ce84830bda7792aaba0443cf1aaab1289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:40 2020 -0700 
-------------------------------------------------------------------------------- 
Check Max PEG port number then expose PEG3 ASL code

1. Only expose PEG3 to OS when Max PEG Port number is 4.
2. Correct the _L69 implementation for PEG ports.

Hsd-es-id: 16010714687
Original commit date: Mon Feb 3 17:38:20 2020 +0800
Change-Id: Ica5ccd6998d3611cef3af881d076610c681d64c7
Original commit hash: 8e50390b76d42e5cb6fe0934d3fc3c3a8e04dbab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/Gpe.asl

================================================================================ 
Commit: 6d14c91490575da6460f64d6da0e5e0e69057ef8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] PPAM Test App failed to execute completely and exiting with error id 0x8001000B.

PPAM Test App failed to execute completely and No complete verification
result in serial out and console out.

Hsd-es-id: 16010725806
Original commit date: Thu Jan 30 19:41:01 2020 +0530
Change-Id: I3672a733b64174d47952e9de9f6ee076102f7592
Original commit hash: bf19258b1a388e81f40818ad9bb8ce40cea5df59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: 75995c5af23a096e05e310a32625ea6783847d45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:30 2020 -0700 
-------------------------------------------------------------------------------- 
4 Cores & 6 Cores Device 0 Device ID values not supported in BIOS

Add new Host Bridge Device IDs 0x9A26 and 0x9A16
cherry-pick from PO branch

Hsd-es-id:16010724078

Impacted Platforms:ADL, RKL, SBX, TGL

Original commit date: Fri Jan 24 14:09:46 2020 +0530
Change-Id: I5781e735a25ca972150089462f5aad320ccf5caf
Original commit hash: 9f5ad9efebc8d4b3bd78f2b093730820ff795b49

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c

================================================================================ 
Commit: eabb32214cd10497e956972359a9e9302a292eb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:24 2020 -0700 
-------------------------------------------------------------------------------- 
SBX: Add SIIP support on SBX

Resolution: Add SIIP support on SBX
Impacted: SwSandbox package.

Hsd-es-id: 2208247328
Original commit date: Tue Feb 4 18:15:44 2020 +0800
Change-Id: Iddacbbb91b0f7b2acd81759f1a20ee4ca18cc380
Original commit hash: ad495d16b1b7ed7ca252c84510bf0e150d983976

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a0dcf4d6827c2bc6bcf8406522b2874a59211562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:10 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL-UP3/UP4_A6/A7_DC1_GC_20H1][Consumer][Corporate][WWAN][Regression]: WWAN failed to enumerate in DM/task menu even after enabling in BIOS"

This reverts commit 3881180aec1a9d0b8f6adc82e4d3a01b468ef4ad.

WWAN issue is trending to be device specific issue, this will be transferred to PCH SV team.
So reverting this change to keep it same as Milestone branch.

Platforms impacted : ADL, TGL, RKL, SWSBX
Hsd-es-id: 1507738584

Original commit date: Thu Feb 6 08:07:04 2020 -0800
Change-Id: I1fdbcb5b507d0cde082381c62eb2fe932646d06f
Original commit hash: 3e4ddd8e48d146c882fe988d7d792e4e89fafba1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 9848daf7a29f77aa0e5c7b85ce57c911813afa37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:31:00 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss: THC IRQ #22 and #23 required Edge triggerer when MSI is disabled.

Description:
THC  is sending the incorrect Bus # 1, Dev # 5, Function # 0
W/A is needed in touch driver and BIOS to address this issue

BIOS changes needed - dedicated IRQ for THC0/1 - IRQ # 22 and 23 configured as Edge triggered
This change will work only only when paired with corresponding OS changes (changes need in OS as well to configure these interrupt lines as Edge triggered)
Changes in OS have been checked in (test binaries available). this will make its way to the Manganese EEAP drops. Backport request to 20H1, 19H2 and 19H1 in parallel.
Until OS changes are available as service update / official drops some teams will continue to work with private binaries from OS.
If these changes are pushed now, teams who dont have these private binaries woudl see touch not working at all.

Hsd-es-id: 16010218358
Original commit date: Wed Dec 18 16:47:05 2019 -0800
Change-Id: Ida4bf704b376c3da8e057f4d7a03f88d128df19c
Original commit hash: 3181c265cdd528b27dd85fe82a0350592d5bf972

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl

================================================================================ 
Commit: 508e41a66e04e31230cbe6d0a082b574eb455728 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:59 2020 -0700 
-------------------------------------------------------------------------------- 
Platform: Enable SAGV for U-DDR4 only

Enable SAGV for DDR4 board by default as per request.

Hsd-es-id: 22010229487
Original commit date: Mon Feb 3 15:04:28 2020 -0800
Change-Id: If6dbf3ff58dfdeebb58079a3e0bc05784b87f8fa
Original commit hash: 88e86f61adc6e2c74d0a2b922d63f823da55a21e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: bed1c929f3cb4dbf4e4e1f6ae689500c344a2ae1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Feb 6 08:58:23 2020 -0800
Change-Id: I08316687a53b9865beb81504b18c7cc856d260af
Original commit hash: 5d1824c51222f101f89a8668881831a9b12421cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 34bbe49901c670041542cada52f1753f068e85bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:46 2020 -0700 
-------------------------------------------------------------------------------- 
Add support of Hardware EQ for SIP16 DMI brooks controller

Hsd-es-id: 16010724100
Impact Platforms: TGL, RKL, ADL

Original commit date: Thu Jan 23 19:08:49 2020 +0530
Change-Id: I93562cb5be9f8e113d725e7aa5456a692660e641
Original commit hash: c3f733c5bcfc45f2aadb69b7485a252188978b4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuDmi16Regs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuDmi/CpuDmiPreMemConfig.h
ClientOneSiliconPkg/Include/Ppi/SiPolicy.h
ClientOneSiliconPkg/IpBlock/CpuDmi/IncludePrivate/Library/PeiCpuDmiInitLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmiInitLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 8b0b80c63718a2c6baf1f5757dbca02aabcbec3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3064_00

Hsd-es-id: no sighting
Original commit date: Thu Feb 6 08:12:12 2020 -0800
Change-Id: Ic4c88aca0ee822363e7e8fb782735d04841dc14d
Original commit hash: 1db0748813b3e684c2a8931faaa6fdf2984bd164

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5bd553b4211cedac2798042557847ac11183354d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:38 2020 -0700 
-------------------------------------------------------------------------------- 
PRMRR Size is set as 1MB, even when C6DRAM or SGX is disabled.
 - Only when C6DRAM or SGX is enabled, PRMRR size should be set. Else we need to send 0

Hsd-es-id: 22010094727
Original commit date: Thu Feb 6 17:09:48 2020 +0530
Change-Id: Ie8d06cd361614d070c93cfcd479a25f4204f7317
Original commit hash: ed4933c528fde962c801734c412c0406d60e8358

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: f9343e86273b54c4ee6ff5a0b8fef793e433edb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:37 2020 -0700 
-------------------------------------------------------------------------------- 
Unhide P2SB config space for the time of verifying registers

For HSTI driver to be able to properly read EPMASK Lock registers, P2SB needs to be unhidden

Hsd-es-id: 1609229169
Original commit date: Wed Feb 5 14:25:35 2020 +0100
Change-Id: I2b115e5c2124e3eebe03bc2c59b35704e4926ebf
Original commit hash: 9eec8972d3d9145a3786cb3356d97a79399e32be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c

================================================================================ 
Commit: bb7b0ba46b2801f67662004d16f4b2d81efd96d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:34 2020 -0700 
-------------------------------------------------------------------------------- 
PCIe performance settings need to be programmed by BIOS

Add MPS capability programming and setup option to control it, also added option to set control of No Scoop and Relaxed Order

Hsd-es-id: 2007352379
Original commit date: Mon Nov 25 16:35:38 2019 +0100
Change-Id: I1925b61553a9f1d510f6e5d487d8a32b4210f278
Original commit hash: 5951f215efc72155b8ebaadb4aba4772eebf36a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: c8b1ad80c973b21835c39fa7a0128a221a5223dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:27 2020 -0700 
-------------------------------------------------------------------------------- 
TGL-U/Y PCIe P2P setup option

Added in the BIOS menu knob to enable/disable of P2P mode. The default
value is "Disabled".

Hsd-es-id: 16010719609
Impacted Platforms: TGL,RKL,ADL,SBX

Original commit date: Mon Jan 27 20:09:40 2020 +0800
Change-Id: Ife54548b98117dc3a46d0ed88b7d75a751ed20e2
Original commit hash: 6866a20f0cb86a1a8ea70aed37ae34b28586c6b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: d316d8841b2d71d60781c520f7f0f015f25122c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:24 2020 -0700 
-------------------------------------------------------------------------------- 
Fix Number of IMGCLK mismatch
  Modify Nnumber of IMGCLK to 6 in FSP UPD and ConfigBlock

Hsd-es-id: 14010737830
Impact Platforms: TGL, JSL, ADL

Original commit date: Tue Feb 4 14:38:48 2020 +0800
Change-Id: If3fbb2dd462d4b4d14994345dc7cb3510b42759a
Original commit hash: 08f3b507fe831f31d551d1da1a5f1c1107117153

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 7d97aa9099a44b3a6995cdaf08fc3a9738f54bcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:09 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientSiliconPkg/Csm/Include/Protocol/LegacyBios.h

We will do not support legacy BIOS any more, so clean up the codes for
Legacy BIOS support and remove LegacyBios.h

Hsd-es-id: 1507663571
Original commit date: Thu Dec 19 09:27:02 2019 +0800
Change-Id: Ic5f42805e4c1cf06c598ea40ece947162c486147
Original commit hash: dec80fdf0c0bd01e7b563af2aaadb9cd541c84bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/ClientSiliconPkg.dec
ClientSiliconPkg/Csm/Include/Protocol/LegacyBios.h
TigerLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.c
TigerLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
TigerLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
TigerLakePlatSamplePkg/Telemetry/GopFirmwareVersionDxe/GopFirmwareVersionDxe.inf
TigerLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.c
TigerLakePlatSamplePkg/Telemetry/PlatformFirmwareVersionDxe/PlatformFirmwareVersionDxe.inf
TigerLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf

================================================================================ 
Commit: 06174c8e4e948177289e937c15696177176e0b3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:06 2020 -0700 
-------------------------------------------------------------------------------- 
Clean up: remove the use of BpmGen.

BpmGen was removed, now use BpmGen2.

Hsd-es-id: 1507718922
Original commit date: Wed Jan 22 13:13:09 2020 +0800
Change-Id: I2070792fce4a8e35584bff92d0085a2e53d1c8da
Original commit hash: ddf5e80e4dc3ea7ff829517db12cfa621ccc4b2c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/BuildPlatTools.sh

================================================================================ 
Commit: 14443948ee56434e27bccb558facbe1b04404957 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:30:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Vmd: Programming VMD MemBar1 as 32bit.

For TGL A stepping MemBar1 is 64bit.
For all other platforms it should be 32bit.

Hsd-es-id: 22010206653

Impact Platforms: TGL, RKL, ADL

Original commit date: Tue Feb 4 16:28:38 2020 -0800
Change-Id: Ia793ef49cb81920a79f744235d48f398c5de036f
Original commit hash: 000d30eefabe17eff1e4ac41a329191af02648ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf

================================================================================ 
Commit: 3371f9c51a8fc7399ad199dbf9662db36bc635aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:58 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] Change of PCR Register offset starting from SIP16

Due to change of R_SPX_PCR_PCD offset to 0x3E00,
new alias is created to address using multiple
SIP versions - R_SPX_SIP16_PCR_PCD

Hsd-es-id: 14010023732
Original commit date: Wed Feb 5 19:09:39 2020 +0100
Change-Id: Ie99dcd5227891ed615a7bb508658c7db9dcb263f
Original commit hash: 33f245bd43f066bcfb104e58732c7c252dbcee2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchPcieRpRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLibVer4.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf

================================================================================ 
Commit: 7f8ad7074ffb6c3466365b3385900401cc3554b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Feb 5 09:12:53 2020 -0800
Change-Id: Ibd19ec2b9c02c5256c9ddd75bc85ae2791c81179
Original commit hash: 548fa1c702f82d49b48068b190b3bbe388b3229f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8251672589f21484502fd12175d7f29502e93669 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Wed Feb 5 08:55:27 2020 -0800
Change-Id: Id712cfeec7bef976545dd7eaaf1f2cc784a68649
Original commit hash: b2b7032ec8ccbbd533cd45beeffbf20ddef28211

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h

================================================================================ 
Commit: db88dd50e0778236ac3ec919f87c8e4f8f4f0a47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3063_00

Hsd-es-id: no sighting
Original commit date: Wed Feb 5 08:45:07 2020 -0800
Change-Id: I9d9c96ec18eac7352946944c5122a58e5a04d77a
Original commit hash: 142a554195e892b4e062ccddbe8583015ff98299

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 252b19c6e580ef84e5731ee55b8e310f824febae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:38 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS shall set EMS bit in AHCI HBA Capabilites

Added 'EnclosureSupport' field in SATA_CONFIG
EnclosureSupport set to TRUE for SATA Controller #1 and #2
EMS bit set to '1' for SATA Controllers where 'EnclosureSupport' is set to TRUE

Hsd-es-id: 1809841684
Original commit date: Wed Jan 29 16:35:28 2020 +0100
Change-Id: I3af8298c469a4e5597f2fb6172c6131caa7f94b5
Original commit hash: 3e2e8070f2fa8bf40df7e6618fd25520a249f2e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 785f327268566ebe3a2c85c87e16cdefc6076f7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:37 2020 -0700 
-------------------------------------------------------------------------------- 
1307256908: [ME] Remove policy cross-references in SPS ConfigBlocks (PEI)

Hsd-es-id: 1307256908
Original commit date: Tue Feb 4 08:55:25 2020 +0100
Change-Id: I52672d551073cd5d6a76aaf1fcb4118d40011f43
Original commit hash: 35b4b3b80204e668f638966d7353272935d8c94f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sps/SpsPeiConfig.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c

================================================================================ 
Commit: 58b56e776d78d0c1b2043b652027341924e69814 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:29 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-UP3/UP4_A6/A7_DC1_GC_20H1][Consumer][Corporate][WWAN][Regression]: WWAN failed to enumerate in DM/task menu even after enabling in BIOS

Disabling unused clocks implementation included changes for both CPU and PCH disable clock as well.
This change reverts the PCH portion to avoid WWAN issue.

Platforms impacted : ADL, TGL, RKL, SWSBX
Hsd-es-id: 1507738584

Original commit date: Wed Feb 5 00:47:12 2020 +0530
Change-Id: Ia00932112b2c3a0a5a59f31168b2e6933c0ef819
Original commit hash: 3881180aec1a9d0b8f6adc82e4d3a01b468ef4ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl

================================================================================ 
Commit: 2b6c6c9e8c602bea6b81bcf8e9be950eabca88df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:24 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CoreMsrcommon.h Part 5 to remove MSR_PRMRR_BASE_0

Convert BIOS MSR definitions from macros to structure format and remove the macro definition.
This patch is the Part 5 to remove MSR_PRMRR_BASE_0 and move B_MSR_PRMRR_BASE_0_CONFIGURED_MASK to CpuRegs.h
because this BIT is still used in MSR_PRMRR_PHYS_BASE_ALT.

Hsd-es-id: 1507608826
Original commit date: Mon Feb 3 11:31:25 2020 +0800
Change-Id: I3bcc2f137e2da0d54e88c4e08337858327d23b88
Original commit hash: d2ccb46194b17f49711f3d6ee9c16cb98983e216

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h

================================================================================ 
Commit: f5c545c85ec1618190e0c5c87f6f6f993dba8d80 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:20 2020 -0700 
-------------------------------------------------------------------------------- 
Program registers for Chapters 4.5, 4.7 and 4.15 in SIP17 BWG

1)Skip PCIERTP1, PCIERTP2, PCIERTP3 and ACGR3S2
2)Rename SRL bit to SRT

Hsd-es-id: 16010748053
Original commit date: Tue Feb 4 09:45:31 2020 +0530
Change-Id: I6f0e9a7d9502fdd7bcac107c8d6c128cae766c3d
Original commit hash: 33573591445aad9491d019c167799706a973d31e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 7494748337807cb48af2a832723984cbfbacc3de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:18 2020 -0700 
-------------------------------------------------------------------------------- 
Support auto-disable PEP constraints for XHCI and CSME

If XHCI and CSME devices are not detected with pci
configuration space access, auto-disable their PEP
constraints.

Hsd-es-id: 2208133709
Original commit date: Wed Jan 15 10:26:52 2020 +0800
Change-Id: I47cceaa7f019407fb8766f9a2d85e46ea409ab2e
Original commit hash: 4f45d0f72f877c9be1882451acaa33b70976984f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 0b2730761809166d80d8eb58429dc3db8bc1e0e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:17 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL-U-A6][GCS] Need Microsoft power meter estimation enabled by default

Add ASL code about GCS power meter and Enable power meter as default

Hsd-es-id: 1507697208
Original commit date: Mon Jan 20 15:26:44 2020 +0800
Change-Id: If88a025cbe7a360dc2b7c575122c627ee4be023d
Original commit hash: c6fcd068d6e6cb168b498f74677404b6aa20c1b0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 48495182f43e18aa6c0dfe533b4390e1d8348649 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:15 2020 -0700 
-------------------------------------------------------------------------------- 
TGL FSP: gPlatformFspPkgTokenSpaceGuid.PreBootDmaMask default is wrong.

Hsd-es-id: 22010223674
Original commit date: Tue Feb 4 15:25:49 2020 +0800
Change-Id: I05fc489887c89fc72b67198551941eefdd03b9fa
Original commit hash: 1f73003c0d979a43c0747bcc5d095a1e739a9efc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 1094e4bbcb0215e4cdf58987d73a5070e99eec7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:29:05 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Fusa\LibraryPrivate\PeiFusaE2eCtcLib: Added support for TGL E2E Check the Checker

Added support for multiple TGL end to end check the checker routines and also framework and HOB that covers the yet implemented memory subsystem CTC

Hsd-es-id: 1409767202, 14010085451

Original commit date: Wed Jan 22 14:18:02 2020 +0800
Change-Id: I1d6fe27aaad65634c94b8359fd7ca7c9151c5ee9
Original commit hash: 2e2a76a0cc29d97e843dbc99fe759033b0f0b6fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/FusaInfoHob.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaE2eCtcLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcCoreIdi.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcDisplayIsochPort.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcIoPort.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcLlcEcc.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaE2eCtcOpiLink.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLib/PeiFusaResultReportingLib.h
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspBinPkg/Include/FusaInfoHob.h
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf

================================================================================ 
Commit: beb9833eb43f33b28399176f11c54f6f9e2ad2da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL P0][TGP H][PCIe] Incorrect clkreq mapping by BIOS for all PCIe port

Modified the Clkreq mapping as per latest GPIO document

Hsd-es-id: 14010815142
Original commit date: Wed Jan 22 15:53:35 2020 -0800
Change-Id: I7c823308d86342c4063bc7cb79cc810d954bc46f
Original commit hash: 8bcdcc63d4ab6590dcb96b6c8a45b8dc34a9b359

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c

================================================================================ 
Commit: c4ab201eab5e961736672032b278c88f3f4f0671 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Feb 4 09:01:20 2020 -0800
Change-Id: I7e6469573019ac0b3a760f84e92a91e21209f02f
Original commit hash: cb8cec65f830c81170a740305a426ccb13a0ddd1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 2b28046abb8cc1a35e9c0fc80ac40299c1fbb328 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3062_00

Hsd-es-id: no sighting
Original commit date: Tue Feb 4 08:08:51 2020 -0800
Change-Id: Id01fbe1180dd1846a5129dc7615bdd3902331be3
Original commit hash: c1eb489da4700be202077ea08a19bb8d82776628

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 906a9815efe7f6a002cc621b3d6c4e2a16c73028 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:22 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add PCIe LTR subtraction config to PCH root ports

Currently PCH is not requested to actually enable LTR subtraction
we only call the common library with parameters that will leave
the LTR subtraction disabled to allow for easier adjustments
during the PO.

Hsd-es-id: 1607351014
Original commit date: Fri Jan 17 13:56:44 2020 +0100
Change-Id: I070aec635c31866bacb45903b1eed85439edae5a
Original commit hash: e6a52f861349a8a2f94302580ac9d881c829e2a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpDev.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PcieRpInitInternal.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer1.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer2.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitVer4.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: dbe4754a69b3398f42836c52433b5ddda2187c8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL U] IFWI from WW28 and forward, trying to toggle Compliance Signal to Gen2 makes signal dissappear

When testing compliance mode enabled,Powergating need to be disabled.

Unit Test:
Booted to OS successfully on TGL-U.
Verified that PowerGating is disabled when we enable ComplianceTestMode using debug log.

Hsd-es-id: 2209999230
Impacted Platforms: ADL, RKL, TGL
Original commit date: Mon Dec 16 14:16:12 2019 +0530
Change-Id: Ie9b97abad8980e283e8f24db78bd7f108b4aa28a
Original commit hash: 3d60fd767f460551a20c4b7db05a0e1770c1c6d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 7d685256f34e7524a382c45d34c698f1c9685af6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:15 2020 -0700 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg]: Use memory allocated within DPR when BiG is enabled

If BiosGuardToolsInterface policy and BIOSGurard are
enabled, BGUP data will use the memory allocated within DPR.
Following changes is being ported from TGL/RKL into CML

Hsd-es-id: 14010737412
Original commit date: Fri Jan 31 10:58:49 2020 -0800
Change-Id: I56e65005ad9e51c082f334477f315995190f14a1
Original commit hash: 6e4e643f0225aeddd9ecbeb06789ab61f6ddefc2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 9700cc3eca05358716997330cadc55daa461f6b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:07 2020 -0700 
-------------------------------------------------------------------------------- 
JSLP[Rev02][PO] : Frequency is showing as 22.78 GHz in the right side of the panel in BIOS page

Update msr to access proper bit feilds.It appears after https://git-amr-7.devtools.intel.com/gerrit/65885

Hsd-es-id: 16010724573
Original commit date: Mon Feb 3 14:57:12 2020 +0530
Change-Id: I77ca2f6b0067a09ff84f15d62b37592cb69096c5
Original commit hash: 3d159831cae42af512f64f02b0289af55bb510cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: f27323532df4a00787d55a6870e82ae6c90e6b8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:28:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][B0] Enable VT-d set options per phase - phase 2

EnableVtd - Enabled
LocalX2ApicAvailable - Disabled
DmaControlGuarantee - Enabled (enabled in phase 2)
VtdIgdEnable - Enabled
VtdIpuEnable - Enabled
VtdIopEnable - Enabled
VtdItbtEnable- Enabled
D3ColdEnable - Disabled
TbtVtdBaseSecurity - Enabled (already enabled)
ControlIommu - Disabled

Hsd-es-id: 22010097818
Original commit date: Mon Feb 3 14:36:48 2020 -0800
Change-Id: If25998c122c33d665eaa345ff8fb566a6472450a
Original commit hash: 619741afe926827855d0cae7865e02ffb6499ac9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: e059d28c4d7dfa1673040482e1a85923c37efed5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:51 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg, TigerLakePlatSamplePkg/Optional FV: introduce a new optional FV

This commit introduces FvOptional which has 2 optional features' child FVs,
FvCnvUncompact and FvApp, installs FvOptional only when needed,
and makes each child FV to be dispatched based on user/system request accordingly.

- The logic at InstallOptionalFvDependency() in PeiReportFvLib checks
  if any of the optional features want to be initialized and the desired
  feature's section dependencies are installed.
  gPeiFvCnvDispatchFlagPpiGuid is the only PPI we support today.
- Dependency with FALSE for DXE is added to FvCnvUncompact to avoid
  FvCnvUncompact being extracted again in DXE.
- The change in BDS installs the dependency protocol,
  gFvAppDispatchFlagProtocolGuid, for FvAppUncompact on user key input or
  only when booting to UEFI Shell. If FvOptional has not been installed,
  manually processes it accordingly.
- Dependency with FALSE for PEI is added to FvAppUncompact to avoid
  FvAppUncompact being extracted in PEI.
- The first boot path always needs FvOptional to be installed
  so all the possible boot option variables can get initialized
  in UEFI boot option variables.
- The first boot path afer capsule update also installs FvOptional
  for the same reason above, though NV region may or may not be updated
  by the capsule updated process.
- Capsule update code has changes to add the new FV in OBB accordingly.

Hsd-es-id: 2209976941
Original commit date: Mon Nov 25 00:42:42 2019 -0800
Change-Id: I322ca7dbfc7665ab1815b2de38d95f427ff84e29
Original commit hash: 668a3baa6ff434d42c72631ba460f9b1bf24db6b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLibBios.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLibBtGAcm.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
TigerLakePlatSamplePkg/Platform/SpiFvbService/Common/SpiFvbServiceCommon.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
TigerLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: e883fbab1abcf5475fc4d099471223c60479d3ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Feb 3 08:59:21 2020 -0800
Change-Id: Ie1cc03a9df3a6f884b198d481cb7b480002a96b8
Original commit hash: 448e875b79413878b4a88b2d9d6186bc94e38c38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f78dab675fb2f3846895333ed6e5a833767865c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:37 2020 -0700 
-------------------------------------------------------------------------------- 
EBG/PCH SKU: Added EBG A0 SKU

Added appropriate description.

Hsd-es-id:1 809771739
Original commit date: Wed Jan 29 15:39:27 2020 +0100
Change-Id: Iebf79fc7b7f213a56ca529b046cd25b09b69897c
Original commit hash: c1a4a1ce46d63a7e79ac5ebd28e8c41d5f82674a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcEbg.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: bfbd2346f47e0d9d6d36b94d81634bc119f1bcfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:35 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add PeiPcieSipInitLib

PeiPcieSipInitLib is meant to contain common initialization
procedures for all PCIe SIP root ports independent on the
integration. Right now we only support LTR subtraction
configuration.

Hsd-es-id: 1607351014
Original commit date: Fri Jan 17 13:01:38 2020 +0100
Change-Id: I19e35b2425945be8c122b850b2a95f87f64f0d54
Original commit hash: 9ea756a6e6801e661cd8726c03d644f801c052c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPcieSipInitLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.inf

================================================================================ 
Commit: e0a9a1bc10f5d03be0a15bc0978723a87db0eb72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Feb 2 08:50:57 2020 -0800
Change-Id: I17e1c227f6e2805a214de8c00eb2c0a9e3437b7e
Original commit hash: 5c495b149496a606adc4117567f7189331b95e95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6bc26b13e94d56e8c6faf6a4fbb36e48768a3ce7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3057_00

Hsd-es-id: no sighting
Original commit date: Sun Feb 2 08:10:06 2020 -0800
Change-Id: I925421c8616ae084d8e1143281e6282da3a02b8e
Original commit hash: 800a47573fbef666de592656f9ff907983d0e823

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2ff97bc4958ef8bbc616931a62865f371383ddac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:08 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: TME Fuse disabled parts hit #GP fault during boot

Added a TME hardware detection check before accessing TME MSRs.
Updated all the relative TME & MK-TME files.
Verified TME flow is enabled on TGL-U.

Hsd-es-id: 22010217933
Original commit date: Fri Jan 31 14:40:18 2020 -0800
Change-Id: Idf69233e78e9ac7b5cdbb49af466c895b719df97
Original commit hash: 82058178130671b919d17bb6833809b3db71d87e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c

================================================================================ 
Commit: c1f28146f3bf8e93c14202f581a47de7b9981ee0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Feb 1 08:58:18 2020 -0800
Change-Id: I401f7e641def590a227fbe7b44c5385a8c7d277a
Original commit hash: badb1f6bd4071496e16e925f0fd7d2aba0a486b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 12540569ce0e90500e696bb21fae7750d821e6e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:27:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Sat Feb 1 08:52:23 2020 -0800
Change-Id: I716d93739bfee9cb59ca821796ebdf27421297d2
Original commit hash: b06630f189ba27ed46ab35d2fb3d3d4d2ffc7f86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 5e225d56bfe634694316c8534600135030386c71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3056_00

Hsd-es-id: no sighting
Original commit date: Sat Feb 1 08:11:28 2020 -0800
Change-Id: I98a93afa46e54a2e0127df9b977f33356fe1a18e
Original commit hash: 6db541c1baf9fa9f2f67449881ac1918f5c60a86

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9ac67a9d3024262b39902cbfebfaa8fe1de3d2b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: VMD D3Cold flow to enable VMD TG support

Added Hybrid drive check logic in ASL code for the physical drives and logical volumes mapped under VMD
to make sure when _ON/_OFF methods are called it should not change power status until both the hybrid drives are trained properly.

Hsd-es-id:22010154249
platform impacted:TGL

Original commit date: Wed Jan 15 10:58:24 2020 -0800
Change-Id: I3568a089cf4e46f55b21c84e7d6b60d73d3f80dc
Original commit hash: af38649342953e4eacaf54f078ab0a0fed02fc10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchHybridStorageHob.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: 3203d4422bc20d10bbd3e06dba71a6fb52e83d1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:43 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: VMD D3Cold flow to enable VMD Logical volume support

To enable Logical volume functionality added following flows
1. VR3D method checks if RTD3 flow is allowed for given device or device isn't part of the VMD RAID volume
2. _DSM method with functionalities - Save Rtd3AcpiVmdDevList for the given Logical Volume ACPI Address (1), D0/L1.2 (2),D3/L2 (3), and Global lock to allow/disallow RTD3 for Raid Volumes (5)

Hsd-es-id:14010637957
platform impacted:TGL

Original commit date: Sun Dec 8 07:43:29 2019 -0800
Change-Id: I15fbb8aab6f09a27ea3d2dc37a9dc963df54fad4
Original commit hash: b4b11a769ce2e01712bcb77692338755803d6298

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 59727e884464d39eb14cb290457f932e8228da4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSilicon/IpBlock/Thc/PeiThcInitLib: Add support for THC #1 being enabled independently of THC #0
  - removed THC #0 dependency for THC setup
  - checking ThcPolicy regardless of condition now
  - changed control flow of THC initilization
  - TigerLakePlatSamplePkg/Setup/PchSetup: removed THC #0 dependency for THC #1 in setup menu options
	- fixed THC1 Port Assignment number

Hsd-es-id: 14010627614
Original commit date: Wed Jan 29 10:20:33 2020 -0800
Change-Id: I541d6e2083bd80da617846e1503cdc6a512f5162
Original commit hash: a6824945823617c4ee63683dbd50882ad8302ec1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 4d07cd22efe88e274aaa4a0481e132dca5591922 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Jan 31 08:58:47 2020 -0800
Change-Id: Ifcb4a96b22fe5e43a735b972a244985329bfcdff
Original commit hash: 1833ff9bb9773ba9b5bd0f6641b08b4d122ef791

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8ce502c2287592a3ab88698bd828b298bab4318e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Fri Jan 31 08:53:00 2020 -0800
Change-Id: If47ae2ed180520d5755b4f12538cb992de011281
Original commit hash: 0c95a2e84dff25e928076ff7975cc67b692a028f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 7c53ce18febcc63d346418870d4560cc2f7523c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3055_00

Hsd-es-id: no sighting
Original commit date: Fri Jan 31 08:11:12 2020 -0800
Change-Id: I4a25d40f45c3422d7824ddc3e70aab48d94d2c71
Original commit hash: ea59bd8743edd71c206c1cbd1e9a28cd5585f7c8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 71aa69f36dff5bb165f0d8485bcf2a9af483db1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:20 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove LPM configuration from EBG

According to PMC BWG EBG doesn't support S0ix and BIOS
shouldn't program the LPM registers.

Hsd-es-id: 1808963977
Original commit date: Thu Jan 30 15:10:50 2020 +0100
Change-Id: I4375a75a9e06ef0df8498358ee46461402b08a12
Original commit hash: f8a9c8abfb978e062f599b02f7e916c2b1314ce8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c

================================================================================ 
Commit: 8f7134316d980897b1ef70b68fde1ccf218aa591 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Setup.hfr defaults do not match silicon reference code defaults

Removed old controller code

Unit Test: Booted to BIOS screen and Booted to OS on TGL-U DDR4 board

Hsd-es-id:22010179515

Impacted Platforms:TGL, ADL, RKL

Original commit date: Wed Jan 29 11:05:31 2020 +0530
Change-Id: I08c4cbaa4f6d50efdb278fe9a95a8e356e513bc7
Original commit hash: 020e7939b62420e45d78fcf4de6d72aae0539ef2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 389fb34d69c0ec1644e134db6a75d6435f35ab19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:13 2020 -0700 
-------------------------------------------------------------------------------- 
Merge from CML:
1. System does not boot/power-on after disable AMT in BIOS Menu
   Added check for unconfiguration in progress before performing CF9 reset.
2. There is no way to send CSME halt command from outside FSP.
   HECI PPI is not installed on wrapper side, it caused global reset fail through CSME.

Resolution: 1. merge SHA-ID: a166736d1292f050f74f5a8122ae5589e427dcda
            2. merge SHA-ID: a04b6fb669023f2412d9ac034fa735e1c3bc4c31
Impacted: All C1S projects.

Hsd-es-id: 16010678552, 1607665629
Original commit date: Wed Jan 22 15:13:33 2020 +0800
Change-Id: Iff7628bb9f2791ffb807eda67b42d811573b4f9b
Original commit hash: 4067039127e9fbd705014e45348d70b176c8cb9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciPpiInit.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciHpet.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciHpet.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/HeciInit.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPreMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUma.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PchMeUmaSiip.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibSiip.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/PeiFspWrapperHobProcessLib.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 9de023251fef41067415a574cb8eeff64c5e8b4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:09 2020 -0700 
-------------------------------------------------------------------------------- 
Merge from CML:
Add option to expose HECI1 when ME in temp disabled to BIOS Test Menu

Issue: HECI1 is hidden and disabled in OS when ME is in disabled mode. For debug purpose, we need to enable it prior to OS boot.
Resolution: Modify the existing HeciCommunication item in Test Menu to meet the requirement.
            Merge SHA-ID: 828a3b2a362c9cefb565508341bb21135d3a24e1
Impacted: All C1S projects.

Hsd-es-id: 16010111254
Original commit date: Thu Jan 23 15:41:46 2020 +0800
Change-Id: I196fcd89f9d8ab0e97f631b4290a03542d7a2cdf
Original commit hash: 169a85fa6de6f236366cc936f5d07d1f07343923

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: ec5f42487da01cc8abf68400c55c55ac20efcbbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:07 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Do not update RST policies when VMD is enabled

RST has requested that BIOS limits the number of possible
remapped configurations by disallowing legacy remapping
when VMD remapping is enabled. BIOS will now update
legacy RST policies only if VMD has not been enabled by the
user.

Hsd-es-id: 22010054975
Original commit date: Fri Jan 10 17:50:02 2020 +0100
Change-Id: I6b7feb67dcedb08ac7147b123b2c06ba74b1a70e
Original commit hash: bb40847a923efd1d4e1727024cdf05f3a1a26edd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: b6caaba4b642a1a1e6d0539abb36362012d33328 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:06 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Move PCH root port function swap to end of PEI

Due to VMD remapping we now have to move root port
function swap to the end of PEI. Executing it before VMD
remapping introduces possibility of root port with function
0 disappearing from PCI bus during VMD remap. VMD is also
written in a way that expects root ports to retain their
original root port functions to later on bind ACPI description
to them.

Hsd-es-id: 1809749894
Original commit date: Tue Jan 21 16:54:29 2020 +0100
Change-Id: I8c947c5b7de25c4f146c281a8a6b3836b66909d9
Original commit hash: b781c18b8a55610caa35492e10996ebcbf354273

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: d887b5333e562d45f259a31c63bd7ed4ff1d2bb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] SiMtrrLib using wrong size for MTRR structure copy.

  - Changed variable MTRR settings to Fixed MTRR settings.

Hsd-es-id: 22010207192
Original commit date: Fri Jan 31 11:46:31 2020 +0530
Change-Id: I1fd34791e08c099d9702b4b227c058b0b10b893a
Original commit hash: b9a4cd148c4a90c44bd7a368fc01fd171f019ea2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c

================================================================================ 
Commit: e6ff00a6c5bf8858861fc58c17e811dd8ddb3327 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:26:01 2020 -0700 
-------------------------------------------------------------------------------- 
The CpuPcieInitFruLib should be removed for simplify the PCIe gen5 implementation

1. Remove PeiCpuPCieInitFruLib.
2. Check SIP version in PeiCpuPcieRpInitLib directly then perform related tasks accordingly.
3. Add PeiCpuPcieSip17LibNull for the Platform that doesn't support SIP17 controller.
4. Move NFTS programming from FRU to Common Lib

Hsd-es-id: 1507719087
Original commit date: Wed Jan 22 12:56:57 2020 +0800
Change-Id: I5fb9b38bd1aa7d8f6438059c6298fdc96972b7a5
Original commit hash: 11ed8dea42401dde5c527bfc0e8b56270fc7a776

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLibNull/PeiCpuPcieSip17InitLibNull.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 2e1dd0dba8fcf1190081b5dd01f9b677083925f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:59 2020 -0700 
-------------------------------------------------------------------------------- 
RC6 Setup setting should depend on GT PM

Enabled RC6 state only if (GtConfig->RenderStandby && GtConfig->PmSupport)

This reverts commit e7afad7c520b9ba5c7e38362a0aa62d83d711d71.
[SaSetup.hfr] *cond(?:) operator evaluates for first time and default value of EnableRenderStandby not getting updated dynamically

Hsd-es-id: 1807919375
Impacted Platforms: ADL,RKL,TGL

Original commit date: Thu Jan 30 02:46:59 2020 -0800
Change-Id: I53105632f063cbaa2fe0709d7c5899fd637c08c8
Original commit hash: 28212143077c016a4b761bb6ee70dda42004403b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen11/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen9/PeiGraphicsPmInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 568c23c9445b2786aaae0107f5587fbf4f767545 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:55 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Add EFI Interface support RST PMEM Caching

Hsd-es-id: 22010005377

Original commit date: Thu Jan 2 17:23:43 2020 -0800
Change-Id: I8e079eb373971724b6eb6469710b95ac7545779c
Original commit hash: 17ac3d954da2ec12acaa8a220abbab62afef85e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Dxe.dsc
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/TwoLm/TwoLmConfig.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/NvdimmCacheInfoLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/NvdimmCacheInfoLib/Pei/NvdimmCacheInfoLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/DPMem/NvdimmCacheInfoLib/Pei/NvdimmCacheInfoLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxInterface.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.inf
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmPreMemPolicyLib/TwoLmPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.inf
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: f215e2656611de648065a43f49bb65858c8634b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:49 2020 -0700 
-------------------------------------------------------------------------------- 
In EFI Shell after running VtInfo Tool, it shows Vt-d Status: FAIL
Vt-d LateInit should get call after IPUinit is done

Hsd-es-id: 1507683081
Impact Platforms: TGL, RKL, ADL

Original commit date: Thu Jan 30 11:22:49 2020 +0530
Change-Id: Iacc274972366a3ec375f534231edaeb9c9ef93da
Original commit hash: 3314aade831e5d5b0a4428b9f15793afbda7660b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 84b5e53ecdf1ec589edaf0d76d8c1a82ccc09103 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:47 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] Enable external FSP Wrapper build

Build fsp wrapper with external source.

Hsd-es-id: 1507689634
Original commit date: Tue Jan 14 14:34:25 2020 +0800
Change-Id: I63e71abb6e148b8b61da7f6b1ca9303091ebf866
Original commit hash: 7f1530a0ff74021603c181ed6a5ffef8389ed3ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: 3c8cf6afb27150c10c4f536c4611fe0274f6f65e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:44 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: DPTF Installer prompts user to restart before installation has completed with PCH FIVR Participant enabled in BIOS

PCH ACPI device has a compatibility ID of "PNP0C02" (indicating an ACPI device supporting motherboard registers)
When this ID is specified, it will not allow uninstall without reboot. The DPTF team doesn't want it as other DPTF participants don't have it.

Hsd-es-id: 22010138026

Original commit date: Tue Jan 28 14:37:20 2020 -0800
Change-Id: I0415dd9695999599d81e5e285f472f120779705e
Original commit hash: 1c39cac4454908543a28454f849bbf147740e3aa

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: 69973e6926da4418a0143f9e212f59bbe9553e8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:41 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: [Part11] DPTF BIOS Dependency Reduction

Removing MinPowerLimit0-2 & EnableCtdpPolicy from the BIOS Setup menu as per the requirements document
Adding default value of 125 for MinPowerLimit0-2 to be used in the PPCC object used by DTT UI
Removing CriticalThermalTripPointWwanS3. Adding back _TSP method with return 0.

Hsd-es-id: 2206899817
Original commit date: Wed Jan 8 18:18:45 2020 -0800
Change-Id: Ia2f78bddd0cbe791b217c5e05ac167410a0b0f17
Original commit hash: b7d11106c80f867a1cb0c183497c257cf93f070d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir1Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir2Participant.asl
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/WrlsParticipant.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 13f6fece444503645173defaf67501cf4743da00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Jan 30 08:59:12 2020 -0800
Change-Id: I7b9de14239fda1d191f795f304dc1815b05092f2
Original commit hash: 7dd842aa3cb9dd42bd900bda2bdcc01fd459b639

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 01ecde53c1c3a6e9ac3279138a45214994c95627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Thu Jan 30 08:54:24 2020 -0800
Change-Id: I551e94132ad34e76bb6aa2158a688d8de2cb8782
Original commit hash: c94fb4ec0faec125ddf507f21443f20795abdbf3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 9d09e0ef6d4104fa8515e69e6ee10756a93d5d8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3054_00

Hsd-es-id: no sighting
Original commit date: Thu Jan 30 08:11:05 2020 -0800
Change-Id: Id72309c1d60379739f0cb23f64067d751054ef6b
Original commit hash: 1824b5ff8873ec669468e08a7ffbf4373049b0a3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bea12a7d58a7e14c502caceeb1e7ec22340779ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:22 2020 -0700 
-------------------------------------------------------------------------------- 
[EBG A0 PO] PCH PCIe root ports not visible from Primary access

Hsd-es-id: 14010781980
Original commit date: Wed Jan 29 16:03:04 2020 +0100
Change-Id: Iee55e863cf5c8c8cafd1dab2ebc4528d8cced07c
Original commit hash: 18a9da5fc5e4b7eb088a67e6691d8e58a0123f9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer1.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer2.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer3.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibVer4.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c

================================================================================ 
Commit: b74b30a319990ecdea67c850b12e3a1c2b7f530f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] For TGL-H PCH use direct PCR writes instead of IPC1 command.

Issue : PmcPrivateLib.c Assert observed with FSP API,FSP U0  debug and EDK debug  build and SUT is not booting to BIOS/OS

FIX : Use Direct PCR Writes instead of IPC1 command.

UNIT TEST : With Change booted to OS Successfully in TGL-H VP PSS.

Hsd-es-id: 16010733367
Original commit date: Wed Jan 29 16:44:28 2020 +0530
Change-Id: I05a6b515240d7a59709d27ee70238c7924956ac0
Original commit hash: c873ea1a661acc4bcc1a7a5e3442214165c4499c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c

================================================================================ 
Commit: a4e8e622deb460571c3bba57bd7eca48cce3b638 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:18 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add cycle router remapping support on TGP-H

Since TGP-H is going to be paired with CPUs that do not
support VMD remapping TGP-H still has to support legacy
cycle router remapping. This commit adds cycle router map,
indicates that remapping is supported on SATA and calls
ConfigureRst if the PCH is Tgl PCH-H.

Hsd-es-id: 22010054975
Original commit date: Wed Jan 8 12:10:37 2020 +0100
Change-Id: Ia19c3f873e889c431cf67775c0a498c413386aea
Original commit hash: 7803a2aaf870bdb52907859aeb3ca4fadbb9a2f7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Rst/Library/PeiDxeSmmRstCrLib/RstCrLibVer2.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLib.c
ClientOneSiliconPkg/IpBlock/Sata/Library/PeiDxeSmmSataLib/SataLibVer2.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 812dc41f9ab3982534e654173e0eaddb18355bf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:16 2020 -0700 
-------------------------------------------------------------------------------- 
Correct the Dekel Recipe Programmimg
- The older for TGL-U/Y PEG60 is not required for TGL-H PEG60
- TGL-H has similar programming forPEG60 and PEG10 with different number of lanes.

Cherry-pick from Staging branch

Hsd-es-id: 14010789555

Impacted Platforms: TGL

Original commit date: Wed Jan 29 07:37:54 2020 +0530
Change-Id: I9e00d1515a69d82d8a60aae46f886af935b4da78
Original commit hash: 3b43faf63e57b4806ddd2691092b9ddaed0cc7e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: b69d03de2906ff6fc02f379d6b3f82978957c095 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Updates for CSME Extended Measure Boot.

Check for additional bits status(Feature present and Complete bits) in HERS
to support CSME Extended Measured Boot and default shall be disabled.
AMT structures are cleared before copying the values and extending to TPM PCR.

Hsd-es-id: 1609249220
Original commit date: Mon Dec 2 14:21:40 2019 +0530
Change-Id: I1e4743fd8e0f3c12cb3ea4c45cdd51735fcfe207
Original commit hash: f91636e9afdc6a6d893631fb8de44be91478359c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.h
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.inf
TigerLakePlatSamplePkg/Setup/MeSetup.hfr

================================================================================ 
Commit: 9d79a16e1ac3a7616f3b92edd667245daca790bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:08 2020 -0700 
-------------------------------------------------------------------------------- 
TGL-H P0 Stepping Encoding is incorrect

updated tgl p0 stepping from 0

Hsd-es-id: 14010789623
Original commit date: Wed Jan 29 16:03:39 2020 +0530
Change-Id: I397fc137b24240e3abb96f9fa1f952a13655e045
Original commit hash: 56f4c86af65ad972b5dbe99a4f2b64c2032f07de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h

================================================================================ 
Commit: f93702bb91c338e8eb1c9b273cbe6a00b8790231 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:05 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake A0 Microcode Update

Hsd-es-id: 22010146154
Original commit date: Wed Jan 29 18:53:40 2020 -0800
Change-Id: Ib2ab38e8c710ae3c4f9dfd7b6523b3a2029c3051
Original commit hash: cb768182251a7576eaaed5965fbd1c5676f75ed2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: be3e55fa22bc0508b6fe065a4673dc69af34aaa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:25:03 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 30 03:17:25 2020 +0000
Original commit date: Thu Jan 30 03:17:25 2020 +0000
Original commit hash: 94e3a657f6d43ff5273757141496ba9b24c34e37

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b6a1bea5f723d35b6577abb7c2dc0ad438d4d0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:50 2020 -0700 
-------------------------------------------------------------------------------- 
Enabling PCIe Root port PTM for B0 Readiness

Hsd-es-id: NA
Original commit date: Thu Jan 23 11:28:39 2020 -0800
Change-Id: Ie9ba7842b5d4e2c56439b62947898cc6a55309c1
Original commit hash: 7d8b623116be912a1fea3870e63952234e0fab29

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 16777a5e59006a2fe9f63cb8b9763bb7f32aa9bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:43 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: New RCRs
1. BIOS needs to program FMHC-Astro memory read credits to value 16.
2. Initialize Astro_powerup_actions register in Astro IP.
3. Align BZM definition to server behavior.

Hsd-es-id: 22010183302
Hsd-es-id: 22010183306
Hsd-es-id: 22010183271

Original commit date: Wed Jan 22 13:41:40 2020 -0800
Change-Id: I6ce233ad3c802cb2faec043691f1d5f662431a6f
Original commit hash: 55954c644415863fab6d521e41209791685af9fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/Fru/TglCpu/TwoLm/LibraryPrivate/PeiTwoLmInitFruLib/PeiTwoLmInitFruLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/BzmInit.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: 6d31367920699a06ffd80ec6c8360a9cd9ee62fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:41 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-U][vp_platform_nvme]:Cons&Corp Debug bios1052_00_116 is not booting to BIOS and OS

Assert seen because TCSS config block is not installed for RKL

Hsd-es-id: 16010736430
Original commit date: Wed Jan 29 09:31:20 2020 -0800
Change-Id: Ic98500b04f8612cde560a8a1c14be69e019f392d
Original commit hash: f34bc342828914b69e4053bef69ab5e133f96694

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/PeiTcssInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/TcssInitNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 00b06d0021f021cbcb6b66ec659b7b021010c94a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Jan 29 09:01:04 2020 -0800
Change-Id: Id6870ae1f7e7b1c7ba104aa2a4bc429277248ddb
Original commit hash: 7917bbe4a3f6c660d8326219c6dd6c68954b5d12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: bab02470a8abe1fa63266cd744178a8f10a56477 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3053_00

Hsd-es-id: no sighting
Original commit date: Wed Jan 29 08:11:37 2020 -0800
Change-Id: Id2f93706e6314c4bc4b720bcd31f58de477d51f3
Original commit hash: 5415ea531e1a5d70a32fa6f9e2d451d573d5ccbe

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4e4b0892330eb403fb8d7ed12fffc3423d776734 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:19 2020 -0700 
-------------------------------------------------------------------------------- 
Unhide P2SB config space for the time of verifying registers

For HSTI driver to be able to properly read EPMASK related registers, P2SB needs to be unhidden

Hsd-es-id: 1609229169
Original commit date: Thu Dec 5 14:56:00 2019 +0100
Change-Id: I9497b45a55b8506631146c378bbe09b7bcc9bbac
Original commit hash: e7cd72acc042ad6d15b33e149ca2bba757b87f16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c

================================================================================ 
Commit: 70e98b54de9870f875f116a9e22688a215b46209 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:17 2020 -0700 
-------------------------------------------------------------------------------- 
Adding setup option CpuPcieRtd3 to Enable/Disable CPU PCIE RTD3 support

UNIT test:
Booted to OS successfully on TGL-U.
Verified that Enabling/Disabling setup option "CpuPcieRtd3" is working using ASL debug logs.

Hsd-es-id: 16010178906
Impacted Platforms: ADL,RKL,TGL

Original commit date: Thu Dec 19 15:54:24 2019 +0530
Change-Id: I85bf900d12254564092607e60ad42f56398aa68d
Original commit hash: faff44d75b3579ea8665e1911100b2f4ec214398

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: b16de483ace70f78d9d6640c326e0baba841ce6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:15 2020 -0700 
-------------------------------------------------------------------------------- 
Removing CPU_CFL Flag from C1S Branch

  -Clean Up CPU CFL flags from CPU domain

Hsd-es-id: 22010043865
Original commit date: Wed Jan 22 16:35:52 2020 +0530
Change-Id: I920c2275e41e3b30ef4b587c1be435b8495a5be9
Original commit hash: 68c870571d3656f5491f094e44a98f47fd318587

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.S
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.asm
ClientOneSiliconPkg/Library/PlatformSecLib/Ia32/Flat32.nasm
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 722031af77960faa8003f3ad10bc12a0b8c4eb9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:13 2020 -0700 
-------------------------------------------------------------------------------- 
[EBG A0 PO]  SATA COMINIT/COMWAKE gap detection should use SOSC_CLK=100MHz for EBG (currently using for 120MHz)

Hsd-es-id: 14010686083
Original commit date: Fri Jan 10 13:26:01 2020 -0600
Change-Id: I2616eb64a1a698cbf41380532a89d5e97d6571ef
Original commit hash: 8c12cd19a5113b4d5d006fef0aa7141a6f4e1caf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibEbg.c

================================================================================ 
Commit: 9375a384533dd64e1658985e9be58554c9baae27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:12 2020 -0700 
-------------------------------------------------------------------------------- 
1809772031: [ME][EGS]MEFS1 equals 0

Problem is only in printed data, not affected tested values.

Changes:
  Add check for disabled HECI in MeUtils library
  Add local variable to print correct data

Hsd-es-id: 1809772031
Original commit date: Thu Jan 23 12:11:41 2020 +0100
Change-Id: I4b70360f1b668b3e067359b7e9b1765a598d33a5
Original commit hash: a304ce32f317cf2d12a0ee9d3a2e24b3c1f6d28c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c

================================================================================ 
Commit: 6a31ef995a3bd9f34af03516c6ed32418b00f574 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:08 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove WA in CPU FIA programming after Simics model is fixed

A Simics workaround is required to boot TGL on simics after adding programming CPU FIA registers
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
The WA must be removed after the Simics sighting is fixed: https://hsdes.intel.com/appstore/article/#/2207667086

Hsd-es-id: 2209712269
Impacted Platforms: ADL, RKL, SBX, TGL
Original commit date: Tue Jan 14 15:29:22 2020 +0800
Change-Id: Ic79715afe455b7163af90b28dcc655416318225f
Original commit hash: d8756b12858c47b53916ef24d05e63b3b519917c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 5d2573800ee8b6699045ce9ee7075be0f04b6fb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:24:04 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] ADL PMC FW not supporting IPC Command "V_PMC_PWRM_IPC_SRC_CLK_PORT_MAPPING_CMD"

Fix for AlderLake Platform not booting with IPC Command "V_PMC_PWRM_IPC_SRC_CLK_PORT_MAPPING_CMD"
because of ADL PMC FW not supporting Same.

Hsd-es-id: 1609264264
Original commit date: Tue Jan 28 12:53:21 2020 +0530
Change-Id: Ib380d71889ba499fa952ca5f53c7301c5f446f12
Original commit hash: 9acb5ad2118c06ce14e45c2dbdbab140f5218cbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c

================================================================================ 
Commit: 9a1a63e65bf0dbbaa340864b74ac9ab4aec2e6a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:54 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver: THC UEFI driver not properly setting up DMA

Fixed memory mapping for THC Write DMA. Changed from MasterREad to CommonBuffer.

Hsd-es-id: 22010182204
Original commit date: Tue Jan 28 11:25:42 2020 -0800
Change-Id: I13ac7dc535051ac40d142263f90583cddc6b9997
Original commit hash: 5a6bca558aa931514208707e026608353112f28c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c

================================================================================ 
Commit: cbd360444f154a6c5e62e6620a9d194d044275e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TigerLakeBoardPkg]: Add interrupt support for discrete TPMs (Addendum for TGL-H)

Adding configuration for TGL-H board TPM interrupt. Cleaned up unused board
detection code given we have board specific implementations of
PeiInitPostMemLib.

Due to interrupt conflict now being reported in TGL-H board, reassigning the
SerialIo I2C Controller #1 interrupt defined in the PeiItssPolicyLibVer2 to next
available interrupt (40) in available TGL boards U, Y & H.

Hsd-es-id: 16010716180
Original commit date: Thu Jan 23 14:30:47 2020 -0800
Change-Id: I7bddb0e22724391ec7d9f925010324b264f5a2c3
Original commit hash: 7ce6f5a607b1ee9feac31bab259b6bb37216fc8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/GpioTableTglHPostMem.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 386dcb1f8501dd0901d9373fd803ec843f7c7249 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:49 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x58

-- Reverted the dependancy on capsule for microcode update

Hsd-es-id: NA
Original commit date: Thu Jan 23 17:59:24 2020 -0800
Change-Id: Ic1ff0ee7524ef0ef86e6e5df2dcbfaa065d48194
Original commit hash: f2c2eebcb1349fedcf68a30de2aae7cf4a82fb03

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 717272a8f23d0d83f5c92f490812199151e00be0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:43 2020 -0700 
-------------------------------------------------------------------------------- 
Configure PCH SBU pins for PCH Type-C ports.

Description: PCH SBU pin programming. Integrated TCSS/CPU USBC is
not supported on RKL, so invoking it from Pch RC.

Hsd-es-id: 1507240184
Original commit date: Fri Jan 10 10:50:22 2020 -0800
Change-Id: Ia84064449af130bb390e6def91813c018b5a0757
Original commit hash: 18164cd8661fe9c62d9c1013808fea0f0f32986f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/TcssInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLib/TcssInit.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/TcssInitNull.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: 87d640e0512b27f2ce55fee2f31f56f01e7163d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Jan 28 09:00:47 2020 -0800
Change-Id: I47a5bc8af6d44717f4b270242ce4e94659336f07
Original commit hash: 75760f297f1839e0330274ae00b39dcdfdd3104f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 80b80977184c0dba4563c3281c38e8fd3a44612b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:28 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AcpiTables/Gpio: ADL PCH - GPIO Development - Device ID update

Updates for ADL GPIO Controller ACPI IDs:
"INTC1055" - ADL-P
"INTC1056" - ADL-S
"INTC1057" - ADL-M

Hsd-es-id: 1409878211
Original commit date: Mon Jan 27 13:38:52 2020 -0800
Change-Id: Ief842debc873f571a81952ba3e487fa58f810cf2
Original commit hash: 67d7f75236c7ea29aadf1ea33036fbd3da5fb806

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer4.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioVer4.asl

================================================================================ 
Commit: 916014d95a2a59823cb0c31e87b076f0f6371255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:26 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add RxPolarity configuration for SATA port

Change Description: This policy is added in order to support SATA on
RKL-U ERB boards due to unusual board design.

Hsd-es-id: 14010754475
Original commit date: Thu Jan 23 15:29:56 2020 +0530
Change-Id: If854d5c0812fdfb35e1ce12cec61513ebefbef79
Original commit hash: dea8dc2bcea208d056b720ba6ea04d376195f4e0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 91c7f0fe937d056b68efdb33ab4179e91b0ef882 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3052_00

Hsd-es-id: no sighting
Original commit date: Tue Jan 28 08:09:24 2020 -0800
Change-Id: Iba9a2fe1fa366f4e936d275c87f82ec53ed8ae98
Original commit hash: 35f9cbea00a102d898ec42255bdfdddae863e138

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a4e4fe03fae986f3cd2d3be0661c2b13e8595506 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:17 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL] - S3 resume Boot Response Time reduction.

Restricting the fucntion execution for Debug only as it reports gpio
conflicts through debug messages and there by improving Boot Resonse time.

Hsd-es-id: 16010734770
Original commit date: Mon Jan 27 10:07:07 2020 +0530
Change-Id: I61583245ea5441f4ef727df06886ae6848954421
Original commit hash: 1e6d6db91ed8dc1b29f55ed79c199d7d225f063c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: da196c8e4ff4177c6def103af3c0ecdef5bf36a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] RKL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Tue Jan 28 01:40:03 2020 -0800
Change-Id: If9c01a7407c5717de478d7e3f6a6470d484e83fa
Original commit hash: 1088b84dc4a27beb6609711243153b807ff7ca39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: c00707f857788a143a4bc95ac61a6e1e0c1aafa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:04 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Add ImguClkOut Upd to partial header.

Hsd-es-id: 14010742308

Original commit date: Wed Jan 22 18:28:50 2020 +0530
Change-Id: Ied383d2fa77cd1d19fbdb2a45ffc99bf6824f726
Original commit hash: c02a2bebd3b21d2aa4d017aaad8f6a01f6417138

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: 0dbf2b42e1fa123ed2f07ce49fd3ea0696bd082a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:23:03 2020 -0700 
-------------------------------------------------------------------------------- 
JSLP[Rev02][PO] : MSR 770 [0] Bit is always showing 0 value even when  "Intel Speed shift Technology " is Enabled in Bios.

Updated HWPE in cpunvs and initialized

Hsd-es-id: 16010701350
Original commit date: Sat Jan 25 14:19:06 2020 +0530
Change-Id: Ib6584364d13d3de23fd2acd18a7784e300fff15c
Original commit hash: ffe1a9119fe4e9d06db84a09fa6de5639e73dc67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: d8dddaa91b3c0014ce65b8ed0a17de9b3358d24b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Deprecating STM feature as it is no longer required.

Hsd-es-id: 2209388444
Original commit date: Thu Oct 17 14:31:32 2019 -0700
Change-Id: I10e4bad137475a5c0646ed86253b2110d38685bd
Original commit hash: b61c5751661954eb91adbf25bf365993a065f470

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakePlatSamplePkg/Include/Library/SmmStmConfTableLib.h
TigerLakePlatSamplePkg/Include/Protocol/SmmTxtStmService.h
TigerLakePlatSamplePkg/Include/SmmStmConfTable.h
TigerLakePlatSamplePkg/Include/StmDefinition.h
TigerLakePlatSamplePkg/PlatformDxeLib.dsc
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/PlatformPkg.dsc
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 0a4161df23d49943c058c0d263c28dd953f1c1af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:35 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSilicon/GbeMdiLib: LAN PHY Revision showing up as N/A in BIOS after reboot from OS by reset - part 3
  - Fixed bug where pointer was checked for 0 instead of value

Hsd-es-id: 1607782919
Original commit date: Fri Jan 24 15:06:02 2020 -0800
Change-Id: Ie78f3909536f6eb4c08feb674642ac488a895cb5
Original commit hash: 688ae9cf78b1d3c10548249f53f8e9cc5ba7143a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c

================================================================================ 
Commit: 45ed50fbc1a42d3ae1e8fd7f6f29319830c67de2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:34 2020 -0700 
-------------------------------------------------------------------------------- 
Bypass Memory Type Reset Fix

Add check for DisableResets in order to bypass Memory Type Reset
when DisableReset(skip system resets) is enabled.

Hsd-es-id: 14010547261
Original commit date: Thu Jan 23 15:35:29 2020 -0800
Change-Id: I45c056b48ff62f4be0a7265a2ea026b54c44efdb
Original commit hash: b618d9c4ba65394ce5fc4d002fa9de811821190e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PolicyInitAdvancedDxe/PolicyInitAdvancedDxe.c

================================================================================ 
Commit: a39c7eda1a1573e0ba5e30a0d27371a8a5e8cf55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:32 2020 -0700 
-------------------------------------------------------------------------------- 
[Xcomp] Add back ReloadMicrocodePatch and ApSafePostMicrocodePatchInit

Since we skip CpuInitAtEndOfPei for CML CPU, we need to add ReloadMicrocodePatch and ApSafePostMicrocodePatchInit back into function CpuInit

Hsd-es-id: 22010045655
Original commit date: Wed Jan 22 14:03:04 2020 +0530
Change-Id: Ia20aecb234cbadb7d424b05009bf1fb6349d382a
Original commit hash: 0417e533a445ea88da317503c57d30d340716ed9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 084ef1f1981bd717f02a6988a522c160d0d52fc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3051_00

Hsd-es-id: no sighting
Original commit date: Mon Jan 27 08:10:08 2020 -0800
Change-Id: I7615735cc26a935c04be311c63886f228a08c545
Original commit hash: a7f56a53624d52273e91bd596c6f4288f3ed1a72

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e794c1bce10a8dbbebbdd367714aedb8d8f07c40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:25 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg MsrFruLib: Update MsrGetBusRatio to use correct filed for MinBusRatio

MsrGetBusRatio() was added by https://git-amr-7.devtools.intel.com/gerrit/58413.
But field MaxEfficiencyRatio should be used instead of MinOperatingRatio for
Platform Info MSR Bits[47:40].

Hsd-es-id: 1409907400
Original commit date: Wed Jan 22 16:35:13 2020 +0800
Change-Id: I37e77397555e9bf63aa47c16814518c28c8d7dbc
Original commit hash: 40da6fef078163ae60aa4dd48f873590b07c2bc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: d4d0f91a212a5c30b281dbdf6f78772ad5154fd2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:19 2020 -0700 
-------------------------------------------------------------------------------- 
RC6 Setup setting should depend on GT PM

UNIT test:
Verified the changes on BIOS setup page.
Booted to EFI shell and OS on TGL-U board.

Hsd-es-id: 1807919375
Impacted Platforms: ADL,RKL,TGL

Original commit date: Mon Jan 6 17:55:33 2020 +0530
Change-Id: Ied3814a46188c1e2ae60d3ed8173537707d678da
Original commit hash: e7afad7c520b9ba5c7e38362a0aa62d83d711d71

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen11/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen9/PeiGraphicsPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: a443167d9d72a830eed8069a5e7abae58447f507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Jan 26 08:55:59 2020 -0800
Change-Id: I320df26e9d2cb1a3b930d157bcd94404e4dafbcc
Original commit hash: ff8af02639579b797d707ee3084f1b52ba8feaab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1fe4fbc14d7da26fe7b44e8287cff5914af3dffc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:22:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3047_00

Hsd-es-id: no sighting
Original commit date: Sun Jan 26 08:11:09 2020 -0800
Change-Id: I8ce5ba2815e26afe86073c2d884f4580955262b6
Original commit hash: fd4c2b0a7079d99ea95ea964db589dbee66f3852

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d40c50a17a35e14d931e698ccacdb00244515b9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Jan 25 08:58:28 2020 -0800
Change-Id: I8ac85367993a1c74366294948de2e428dc0450ac
Original commit hash: 34eb53d6cf51cab3260b466a15e6437a4f38567c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 0e1f4dd5be2d2b1cf73cd1cd80e39d51c3cf9826 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3046_00

Hsd-es-id: no sighting
Original commit date: Sat Jan 25 08:09:05 2020 -0800
Change-Id: I2cf611dc84a36c850363b278b26bd61dc17899bb
Original commit hash: fad27199e4c4ff87847309c604186af9967b8d90

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cef5696dfce85c939d3a9b592972fb4db54f64a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:47 2020 -0700 
-------------------------------------------------------------------------------- 
Hardware P-state (HWP) Lock bit
 - Kept default to enable in Alderlake.

Hsd-es-id: 1608972979
Original commit date: Wed Jan 22 11:26:17 2020 +0530
Change-Id: Iae04d20157baa6af1726c4fed4be693c05a7c21c
Original commit hash: 535c96273284accf6db53aec3a7f7eb7657b64cd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c

================================================================================ 
Commit: af39956f8d8cc424415f058eeceac7f7b6b9ba0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Disable unused clocks connected to CPU PCIe using new IPC command

IPC implementation to Enable/Disable Clock for CPU PCIe has been made official.
This change will make use of the IPC command to disbale the unused clocks connected to CPU PCIe

Hsd-es-id:1609264264
Impacted Platforms:TGL, ADL, RKL, SWSBX
Original commit date: Fri Nov 29 04:37:46 2019 +0530
Change-Id: I90dc6ab39b2ffa0c90457bccfe620fe0bcf58f8c
Original commit hash: 86bbe2a9f518b5c18ac059f90717f3e021be85d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 90576f394ebd0d171e39f83c2cf8338e46a385f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:38 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] [CML-S+TGP-H] PO:  BIOS is not programming correct values in PM_CFG4 for PS_ON

PsOnEnable policy is not updated with the setup option value

Hsd-es-id: 14010757708
Original commit date: Thu Jan 23 14:05:32 2020 -0800
Change-Id: I977199e41a0ac245d4910a6cb3da1b15744d82f1
Original commit hash: 49d446a7c3f49e809a0d705f721d7be389e0fdcc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 0cce890bfc0d7f2a0cf4ac669ccf191d6f8ec5b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Create TME & MK-TME Ip Blocks

Created separate IP libraries for TME (Gen1) & MKTME (Gen2).

Notes:
This is generic IP Block check-in.
Product specific changes have been tested and will be submitted separately.
The PcdTmeLibSupported is temporarily added in order to allow sparse checkin.
The Pcd will be removed once all project specific files move to these IP libraries
and the TmeInit() in the CpuPeim file is deprecated.

Hsd-es-id: 14010734058
Original commit date: Wed Jan 15 14:47:04 2020 -0800
Change-Id: I24890c93f431e99ecfdee6e471f0f34c3715b53b
Original commit hash: 53b24e78b4e53222ea322dabd9145c10c03cf2cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInitLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/PeiCpuInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Tme/Include/Library/TmeInfoLib.h
ClientOneSiliconPkg/IpBlock/Tme/IncludePrivate/Library/TmeLib.h
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.c
ClientOneSiliconPkg/IpBlock/Tme/Library/TmeInfoLib.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/TmeLib/TmeLib.inf
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: cf727d7ca812f43008e99464a26a336d8238e167 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:29 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSilicon/PeiDxeSmmPsfLib: Fix pass by reference bug causing Relaxed Ordering Configuration Tables to be NULL when referenced in another function.

 - Changed single pointer to a double pointer in parameters of the function that gets the tables

Hsd-es-id: 14010731158
Original commit date: Fri Jan 17 10:07:44 2020 -0800
Change-Id: I11ed359da5dff72c0a83274b32759d2bdc666e79
Original commit hash: fb58be879ceb5372cb996ebf02a71d54ac6b0ccf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibInternal.h
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer1.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer2.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer3.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PsfLibVer4.c

================================================================================ 
Commit: 7fe2df349507ce6526be59e61255584c96617d6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:24 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/SerialIo/I2c: Both I2C4 and I2C5 are enabled in BIOS, but function disable status is 1

Aligned I2C support with the latest PCHH configuration
Removed Policy override.

Hsd-es-id: 14010684928
Original commit date: Tue Jan 21 12:52:14 2020 -0800
Change-Id: Iecf1a49f3afa4a96039d9f2d8218ab3702f5cfea
Original commit hash: 513483f78e9716ea6ec4962f09ec9c248a751f43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: b43a7bc7422d6e04f55187a8eda058aa44ce58a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Jan 24 08:58:11 2020 -0800
Change-Id: I301dbf05868030d46d0c4753300f76bd98363715
Original commit hash: e84fc3491d1ca7a3ac15412af35c1408d03c6cf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c117634c149c292b96e32ec404b299ebf938f860 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3045_00

Hsd-es-id: no sighting
Original commit date: Fri Jan 24 08:10:26 2020 -0800
Change-Id: Idfca8b1e566cc7785d41984a817a90b5c345e8ef
Original commit hash: fba41d4b845c108b3b9d3861af610cc42d5d6887

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 23d08b3fc6fbb6795eb1d0a27afb5277e74f9785 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:09 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Incorrect display audio Node ID for CML-S CPU

Node ID for TGL/RKL is 2 but needs to be 0x8 for CML-S CPU.

Hsd-es-id: 14010729118
Original commit date: Fri Jan 17 13:20:38 2020 +0100
Change-Id: I1e92985adae362dfbbceb50799ff721c8d024c16
Original commit hash: 15d089d4fff81e32b2c06d560e4f1fb05590b29a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.inf

================================================================================ 
Commit: 795cd1b8d7112106166ea273cdcde15551917679 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:21:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature - Limiting access for hardware resources.

Changing Bit map policy settings from White list to Black list
(Allowing access to limited IO and MSRs).

Hsd-es-id: 16010654965
Original commit date: Wed Jan 22 12:59:29 2020 +0530
Change-Id: I4d156ec0528b319da1b7fea0a1404e3c1b90e7e1
Original commit hash: d096cc17d1eddbe93b9e6ba0d7e487815d2e71c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 1785ad0a5cbf744d60efa79fb0efbf0713a0411e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:59 2020 -0700 
-------------------------------------------------------------------------------- 
ConvertBmpToGopBlt() to TranslateBmpToGopBlt()
Hsd-es-id: 2207077451
Impacted platform : TGL, ADL, RKL, JSL

Original commit date: Mon Dec 9 15:08:54 2019 +0530
Change-Id: Iad348afe8bbe68b2a737fcbd089853f8ee45fee4
Original commit hash: 5b40e3a3e51fa46a7bf7f01c1936165349cfd71b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen11/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen9/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c

================================================================================ 
Commit: 788728f39b8ed08e5fad36fcf4d022e2190b4310 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:50 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 24 04:23:13 2020 +0000
Original commit date: Fri Jan 24 04:23:13 2020 +0000
Original commit hash: 23758d06aab77c6f5659a9e106d2e2392f707ea6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6b18e28374ec06a142250c61ca9bd9d35b33020a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:48 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: [TG][MRC] Vsshi Bug

DDRVsxHiReg_CR_DDRCRVssHiControl Target TargetIOG = MaxMin( Rnd( (128*(VccDD2-VccIO))/VccIO), 0, 127)
DDRVsxHiReg_CR_DDRCRVssHiSampler Target MaxMin( Rnd( (382*(VccDD2-VccIO)/VccDD2) - 32, 0, 127)

Commented out VssHi FeedBack flow
Adjusted current code of VssHi to sweep FeedForward CCC partitions as one and FeedForward Data partitions as one
Adjusted VssHi FeedForward flow to use VsxHiFF register field instead of VssHiFFOffset register field for sweeping

Updated define MAX_CCC_PER_CHANNEL to MAX_CCC_PER_CONTROLLER as the info is applicable to each Controller and not each Channel

Hsd-es-id: 14010589874
Original commit date: Tue Dec 17 10:22:15 2019 -0800
Change-Id: I0b5c7ae014045e864bffee07e84c161bb9e88743
Original commit hash: cf852cfb948ddb3fc99285f182522525715ec2e7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ec241208aa9a105ab8bcd96324eb9436f94cd544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:46 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 24 04:03:20 2020 +0000
Original commit date: Fri Jan 24 04:03:20 2020 +0000
Original commit hash: 99930eebc860eba7bb6e0d505d76563df398318a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 69d66ff561485669d1bd457206d4110c19cbbecd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:44 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: Workaround for [TGL-U][LP4] System hangs booting WOS with SAGV enabled at 4267

This is MRC W/A for this issue.

Issue - SAGV w/ 4267 is failing

W/A - Clearing NUI Offsets when NUI Target is > 1

Hsd-es-id: 14010698211
Original commit date: Thu Jan 16 11:42:15 2020 -0800
Change-Id: I7f389c2424eb65de9fbf19638b29c96131ff56ce
Original commit hash: 3c5d09d7f49a1603ea4e2e7cc07ba04c08b11835

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: a668d64e14beab980e6ed7c02c6c345748c6d144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:43 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 24 03:47:28 2020 +0000
Original commit date: Fri Jan 24 03:47:28 2020 +0000
Original commit hash: 9179c3c888a11aa65a37faf0218aa697e502afbe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9dcc737973bb42d2ac35677914874afc7ec95a90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:41 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: MRC to change SAGV points to POR Values

Issue:
    Requesting to change SAGV points from its current setting to the POR values

Root Cause:
    Current SAGV Points in MRC do not match POR values

Change:
    - Updating SAGV POR frequencies and gear:
        DDR4 [set0-3] 2133g2, 2133g2, 3200g2, 2667g1
        LP4x [set0-3] 2133g2, 3200g2, 4267g2, 2667g1

Hsd-es-id: 14010753542
Original commit date: Thu Jan 23 16:48:05 2020 -0800
Change-Id: I6e5a7754da42a675f888fbc8a10ed378654ba8f3
Original commit hash: 01d808e3ea2787520b58b54028be2f5291fb7c0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 759a107f6250f7817906e5912db96d553ecc3285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:40 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.5.4.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: None
Original commit date: Thu Jan 23 17:32:08 2020 -0800
Change-Id: I75ef85f13b171275c105ccae6e74efc075fc366d
Original commit hash: d485f84b396363ceb903d7e5132b32b693538d19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1afb32e1b74d2938e17dc73544a1d688c0a05039 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:38 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 17 00:59:47 2020 +0000
Original commit date: Fri Jan 17 00:59:47 2020 +0000
Change-Id: I67c3748d23424d7fdf0bcbdfb091e3562f938cff
Original commit hash: 613331b1c38e4f9a3a732483c2658fd04ed8547d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 99e99e4fad9d42286bbca67c05087ff72da5c611 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:37 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: DDR5 Read MPR

Implemented ReadMPR to support DDR5. Update CPGC to support DDR5
Fix Roundtrip delay in Receive Enable training for DDR4 and DDR5
Fix CPGC Bank mapping for TGL-H DDR4 and DDR5

Hsd-es-id: 2209616780
Original commit date: Tue Oct 8 13:28:27 2019 -0700
Change-Id: I7efa46ebfa196c8e0cb1ef3554591a0557aa5843
Original commit hash: 24b33fc2e004d5ac970e0b774b1beafbfb502888

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5f9889eaa161ba9b4b95f64a7ca5a0e3d48b6da2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:35 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: Update MRC Release Notes and increment MRC build revision

Update MRC Release Notes and increment MRC build revision

Hsd-es-id: None
Original commit date: Thu Jan 16 16:23:57 2020 -0800
Change-Id: I182e5848c95d0e44061a281589296e42a7081f85
Original commit hash: b52ad39648ee6bba0a91536acc632da4439c87de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 40eed92e691ca2212bfc90e7a31a56672346a2b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:33 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Training time improvements and power training bug fixes

1. Changed power training pattern lengths
2. CTLE/DFE training now run per channel
3. Removed Rd-Rd turnaround patterns from RMT RdT margining.
4. SOC ODT now set during LPDDR Ron training.

Change:  Training time improvements and power training bug fixes

Hsd-es-id: 22010005867
Original commit date: Thu Jan 2 19:47:42 2020 +0000
Change-Id: I641cda0fbccf024eab3f04078a48246387ed14d6
Original commit hash: 3aff19fc4e0f28ad9807af6313a7dac2de982b84

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 52d0f98e9cdbe269ce0c6ed8ccdf2f5020f6e503 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:31 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 16 19:16:57 2020 +0000
Original commit date: Thu Jan 16 19:16:57 2020 +0000
Change-Id: If4c0cc84a0bd369dbdf73a8f6fd2e127f679795c
Original commit hash: 7ef1613b64a98d1f34147032718a829509a8cf10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5ec6fece7ec80e3093ebda8fea3a8d95e924daa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:30 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-A0][MEM] MC Register LP4 DQS OSC parameter needs to be updated to POR values

Issue:
    TGL-U LP4 DQS OSC parameter Register needs to be updated to POR values.

Root Cause:
    socket0.mem.mc0.maintenance_ch_0.LP4_DQS_OSCILLATOR_PARAMS_0_0_0_MCHBAR.disable_PMreqWaitForMR19 is currently set to 0 and expected to be set to 1.

Change:
    Adding code for register lp4_dqs_oscillator_params_0_0_0_mchbar.disable_pmreqwaitformr19 set to 1 in MrcSchedulerParametersConfig() function.

Hsd-es-id: 14010192324
Original commit date: Tue Nov 12 12:37:27 2019 -0800
Change-Id: I92086c31e8b6644241a9de2b629a110fc7612fb0
Original commit hash: 32e2dc1ac9d4f643e5800a12bf48c70485e17b2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 3c758d6747308b2332d0e41735e4f0d07802e466 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:29 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 16 18:55:40 2020 +0000
Original commit date: Thu Jan 16 18:55:40 2020 +0000
Change-Id: If5b44ad6005be2e89753debf15a90c75a1858433
Original commit hash: e1668577839d7432fc231271bc0e2bfb24b7dfd4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e1be862d766e794c929d09d0943227d7c0c8c9a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:27 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] LocalVsxHiBypass incorrect programming

LocalVsxHiBypass fields (VccDllFFControl and VccDllReplicaCtrl1) uses the Vdd2 formula but code was incorrectly using Vddq.

Hsd-es-id: 22010128560
Original commit date: Tue Jan 14 17:14:01 2020 -0800
Change-Id: I2e8fb452c60665d55971a2ba3990f28d6d703f6e
Original commit hash: 73e744f391457c82a6fa0493f5a4bfc5f2f2de43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 87f347f7bfa55040b67fbcec2b025f69efaa9114 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jan 15 17:37:34 2020 +0000
Original commit date: Wed Jan 15 17:37:34 2020 +0000
Change-Id: I41d09fe75b41b495ee1e1200bc6adb3f1b2d24be
Original commit hash: c3e96ddc8a4f6e9b931c9bea439968676ed78491

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: daa31dd2792496686cfbc429d4c6c167175b7210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:24 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: TGL UP4 2 core LP4x 3200 fused line items high EFI boot in PPV

Change wait time to 40K Qclks for Steps 1 and 2 of VccDLL training

Hsd-es-id: 22010126990
Original commit date: Tue Jan 14 15:36:45 2020 -0800
Change-Id: I8ad3155186466a5af69ceafb421b06eebd46fa9c
Original commit hash: 0c2bd651c56151e6b48da4aa898875260585ce09

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 7e287322ecc965a1ed39438ef00d4ccd520f08d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 14 23:20:30 2020 +0000
Original commit date: Tue Jan 14 23:20:30 2020 +0000
Change-Id: I42c164e862f9fb56e4cc275af8a0ecf0e311484b
Original commit hash: 9d7a310c634878da65dbf71452d3cee627074f7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4ffe78dddbd6889b8000f57c2f28d2d5bc2adcc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:21 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: DDR4 enabled on TGL-H with HAL Update for CCC Layout and CCC TxEn

MC Updates:
  Fixed the POR configuration for MCMNTS_RDDATA as rdbuf_total_credits should be configured to 0x10 for all technologies and current code was only doing it for !LPDDR.
  Skipped programming of MR2 Shadow as it is removed in DT.

Phy Updates:
  Move DataControl2 from the MulticastWrite Group to Read/MulticastWrite in MrcDdrioCrRestore().
  Fixed bugs with CCC Mapping for TxEn.
  Fixed bug with the ChNopPop mapping not following the same order as the CCC instance.
  ECC is on by default.  Need to write ECC to the correct setting and not rely on default being correct.
  Updated DDR4 RxFifo Path delays for G1.
  Updated TxFifo delays for default config.
  Implemented Pin Mapping in CCC TxEn for DT/Halo.
  Added DATA0CH0_CR_DCCFSMCONTROL_STRUCT.Restore4Ranks to MrcDccSetup().
  Added the logical to physical of DDR5 CTL/CMD/CLK.
  Updated the logical to physical for DDR4/LP4/LP5.
  Completed the HAL for DDR5 CTL/CMD/CLK.
  Updated CccMux configuration for TGL-H which uses 2 for LPDDR5 and 3 for DDR5.
  Fixed bug with SampleDivider calculation for DdrCrVrefControl.
  Fixed bug where the source for the bit shift was incorrect for LPDDR technologies.
  Revert back to ForceRcomp() for Comp Target updates through UpdateCompGlobalOffset().

General Updates:
  Skip OffsetCorrectionPre on CTE.
  Fixed spacing in the CCC TxEn switch.
  Fixed set-but-unused warning in GCC in MrcSetup.c
  Fixed GCC compile failure with comp code typecast.
  Commented out McInitStateG CR Rd/Wr in CteDramReset as it is not used in CTE environment.
  Resolved compile failures in MrcSetup.c for BDAT_SUPPORT.
  Fixed Base address access for MrcHostBridgeMemoryMapInit().
  Marked full BIOS files as excluded from the project.

Hsd-es-id: 2209623888
Original commit date: Thu Nov 7 18:13:37 2019 -0800
Change-Id: I16fbbc3e15ad776397fa717365330d61ece97651
Original commit hash: d3655e0515ecf213439238ce69de1184d01b36cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 371f61827af76e7a25e5768b22c1f6c9e2f9d657 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 14 03:03:16 2020 +0000
Original commit date: Tue Jan 14 03:03:16 2020 +0000
Change-Id: I0ed0e349c722024ee34a6d6ed1fe6ee0b605acf9
Original commit hash: 64f6329e3b065bfec5523acd974efa38940bcf63

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b2ac8933b29cb7e6d3ae786f2f7ad327c6a0e14c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:17 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] SPD read from platform on full bios is broken

Issue
When running Lp5 the full BIOS is not reading the whole SPD file off the system when SPD_PRSNT is set.  The SPD can be read out in it's entirety using ITP at the same point so the programming of the chip appears to be correct.

Reason
Missing LP5 case in verifyXmp function in BIOS version of MrcOemPlatform.c file

Hsd-es-id: <14010657969>
Original commit date: Mon Jan 6 17:30:31 2020 -0800
Change-Id: I285baba02a783c3abd6e7957c2848f3a9f912521
Original commit hash: c9c8ce1e6192216fb519f819a4949b34dd6c9dbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.c

================================================================================ 
Commit: 0dbb6ae4661c6528d775c4a327a93abc38d1e136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:16 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 2 19:47:42 2020 +0000
Original commit date: Thu Jan 2 19:47:42 2020 +0000
Change-Id: I2106a44a902ff35342763e13843207ce7cb48a8c
Original commit hash: d1c1266c011985159f7c75e913979cdc5290ba9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a0fe44d8676261d528bf34c4809b50f4ff1f9974 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:14 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: Training Time improvements

1. CCC timing margining in power training now uses CMD/CTL instead of CLK to minimize JEDEC inits.
2. Early 2D trainings have had step sizes and sweep ranges optimized.
3. Re-centerings in power training now use shorter CPGC pattern lengths.
4. Rd-Rd turnarounds patterns are now only used when margining RcvEnable.
5. Cleaned up a few spots in the power training code.

Change: Training Time improvements

Hsd-es-id: 22010005867
Original commit date: Fri Oct 11 16:54:19 2019 -0700
Change-Id: I175645b65fd6838c49924832be511380a115a506
Original commit hash: b2b00c69114d8a32bedea848416d7db4586df805

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: ab4b680e304cbae16004a873dce9712eb5d232c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:12 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jan 2 18:11:23 2020 +0000
Original commit date: Thu Jan 2 18:11:23 2020 +0000
Change-Id: I114796eeec927e41ff261c12115f01fd0c6ac9f7
Original commit hash: f89100df46f52dbe99c4b7f98a37dfd2b5848018

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b5f8e6ecc83aff3f57fff56c5934e8eef77ac6a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:10 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC] Issuing DqVref to incorrect MR.

Post Si finding
There is a bug in the function MrcSetVrefLpddr5() that is causing the function to set the VDLC bit to 1 when LpByteMode = 0, and VDLC to 0 when  LpByteMode = 1. This is causing MRC failures when we run LP5. The loop below starts with ByteSel = 0, so sets Lpddr5Mr14.Bits.Vdlc = 0, and then sets TxVref to MR14. So far, so good. But then, assuming LpByteMode = 0, it runs a second loop and again sets MR14, but this time with Lpddr5Mr14.Bits.Vdlc = 1. If LpByteMode = 1, the second loop will now set TxVref to MR15 instead, leaving MR14's VDLC = 0. This results in the VDLC bit being inverted from what it should be in all situations.

Changes
According to the spec
for x16 devices
   if byte0
       vdlc = 1
       Write MR14[6:0] for Dq[7:0] Vref,

  else if byte 1
        vdlc = 0
        Write MR15[6:0] for Dqp15:8] Vref,
for x8 devices
     if byte0
        Write MR14[6:0] for Dq[7:0] Vref,

Hsd-es-id: <2208036410>
Original commit date: Tue Dec 24 13:12:08 2019 -0800
Change-Id: Ic7f1fa3f850fdb08caead970596e61b496c92b6b
Original commit hash: 831f5f000d7c1390d334ee3c27a4f76a357c829c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 695ec88a84a0f7d7f13e071cf72c758998c9d73b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:09 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 31 20:12:36 2019 +0000
Original commit date: Tue Dec 31 20:12:36 2019 +0000
Change-Id: I6a3369d541a230800d1d5b5f00b8231aeff00b8f
Original commit hash: c932288c094625aabab79ab03c81ef8e31f1fb1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b7156e5ae4e427cd6331447f7aa625eb4a88e623 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:08 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-U][LP4] System fails normal memory test with SAGV and Fast Boot Enabled

Issue:
  S/W memory test failing when running w/ SAGV and Fast Boot enabled.

Root Causes:
  Fast Boot Permitted function is only called on first SAGV point and allows restore of MR info instead of
    fresh initialization of MRs
  MRs are not being saved/restored for each SAGV point thus JEDEC Reset on Fast Boot works on first SAGV point
    and subsequent SAGV point would attempt to use fresh initialized MR values

Solution:
  Add save/restore of MRs for each SAGV point.
  Add Fast Boot Permitted function to be called per SAGV point to force JEDEC Reset to run with saved MR values.

Hsd-es-id: 22010032637
Original commit date: Mon Dec 30 09:43:37 2019 -0800
Change-Id: I7660fb64c5ac2c5d11f0a022455d94691f86779d
Original commit hash: bebd73df060bfbd50a47bb36f9414b643c8c7c93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 83aa9158eafee99cd13a27c202fe3ba8236e7a2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:06 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.5.3.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Mon Jan 13 12:27:24 2020 -0800
Change-Id: I1d72b860ba78d6de6c2cdb4aec76351bb52866dd
Original commit hash: cb853b3a26128eca36b04afaaabb365e81c431ff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f6fb953b8a71f8ad69e0768131aa4cdafd29c50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Confirm USB2 PHY availability before configuring it

USB2 PHY must ungate before BIOS can send configuration transactions to the PHY via SB

Hsd-es-id: 14010751677
Original commit date: Wed Jan 22 00:14:40 2020 -0800
Change-Id: Ic494d1feefd829d032a4b98b0168e478b03277f3
Original commit hash: c939dac4572981e585f0c3164fa6e50f82c8d12e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c

================================================================================ 
Commit: 6a17bf03f2b177acf08ea04851006c7446393b61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:20:02 2020 -0700 
-------------------------------------------------------------------------------- 
TigerlakeFsp/TigerlakeFspPkg: Adjusting GCC Flash sizes

Increased FLASH_SIZE and BLOCKS to 0x00184000 (from 0x00180000) and 0x184 (from 0x180)
Increased FspmSize to 0x00100000 (from 0x000FC000)

Hsd-es-id: None
Original commit date: Thu Jan 23 18:08:23 2020 -0800
Change-Id: I6b2d400f558000fab337aeadab2d8159d04c9c0d
Original commit hash: 65dc0dd1e3486dcb15d553352f860ed2a055aa3a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 878816eb10f5e3890f01f0a45301d1b71b1ce383 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:59 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib: S0ix requires otpimzed EXT FET RAMP times in PMC

Part 2
Moved programming before the lock of FET/ISFET

Hsd-es-id: 14010330188
Original commit date: Thu Jan 23 12:00:26 2020 -0800
Change-Id: I6659364c16d7da25b15790e34e62f9c019524b44
Original commit hash: 64341b76e7c146835977180605fa2642b27c3e79

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: 1b3a4d7914645ddfe6fd3c2a0c73c78cb6f97ad6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 24 00:17:50 2020 +0000
Original commit date: Fri Jan 24 00:17:50 2020 +0000
Original commit hash: fc3cd2340a561d58cf0a6d72231a34ee1793213c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3b6950675aa2b28d71ceaedbeaf7853d6324d65d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:55 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver: THC Driver needs to make sure that any DMA transaction are DWord aligned.

Current POR: DW alignment forced on the protocol side (force to meet this req by the caller).
Change: Additional data to ensure DW req. will be appended at the end of the buffer by the THC BIOS driver. Caller will ignore this req. it will be handled by BIOS THC driver.

Hsd-es-id: 14010657004
Original commit date: Wed Jan 22 13:18:17 2020 -0800
Change-Id: I09293fbb12af0fee121f4caec6103459f6b99aad
Original commit hash: 93fc7f20c6c1d130335de525abf8280eea87b35e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h

================================================================================ 
Commit: 438aad3a5dc91a4a4f72f623617bdcc0144671ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:52 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-U][DDR4][MEM] Normal Mode Memory Test Fails on WR w/ SAGV Enabled

Issue:
    Normal memory test fail on warm resets with DDR4 SAGV enabled

Root Cause:
    CKE registers set to high after Warm Reset flow completes
    Tigerlake MrcNormalMode function missing code to disable MR4 reads before going to Normal Mode, issue ZQ calibration and Reset Sequence in warm reset flow

Change:
    - Disabling MR4 reads before going to Normal Mode
    - Issue ZQ calibration once DRAM is out of Self Refresh
    - Adding condition to skip CKE Programming in Pre-Training when running Warm Reset flow
    - Removing duplicated CKE Programming from EccClean function

Hsd-es-id: 22010151316
Original commit date: Fri Jan 17 09:58:03 2020 -0800
Change-Id: Ifcd07929a15f96febaa294d3b6296fd6fa44d668
Original commit hash: 2d14fc86a872185bf3aa315e7635b797e6c2b4ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7db69e3fb2aeda0dbf6cbc7e5cab42a0b09fcb17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:50 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL-S][VP_base_nvme]: PCH Information displayed in BIOS page need to be updated according to ADL-S

Hsd-es-id: 1609738066

Original commit date: Fri Jan 10 13:59:42 2020 -0800
Change-Id: I556c3b7725a21e66363ada9ae1b64b9087d06428
Original commit hash: 94dafbdaf1cc565cfcff46344056a1fc965b87d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcAdl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 25f6d432ab4d5ef51f319ec08afa7eefd658edf7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:41 2020 -0700 
-------------------------------------------------------------------------------- 
TigerlakeFsp/TigerlakeFspPkg: Adjusting GCC Flash sizes

Increased FLASH_SIZE and BLOCKS to 0xCF000 (from 0xCD000) and 0xCF (from 0xCD)
Increased FspmSize to 0x89000 (from 0x87000)

Hsd-es-id: None
Original commit date: Fri Jan 17 17:37:02 2020 -0800
Change-Id: Ib3a43d65995de450058c9eaaf6b38392b4b1e815
Original commit hash: 4784fd10b4189f039451c8b6b8c87c85cf45eb34

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 2c804e474d9d76ad8a0236a4388c6bb2c98fd0c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:39 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Willard device PostMem initialization
and preMem initialization as per new version of BWG.

Hsd-es-id: 2209617459

Original commit date: Fri Jan 3 13:49:03 2020 -0800
Change-Id: Iabb5349cc3cbe42adbbd6c7f1ae39e9851f1b161
Original commit hash: 7898fb83c967bbf41582411ff3b4b5790a936755

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/TwoLmRegs.h
ClientOneSiliconPkg/Fru/TglCpu/TwoLm/LibraryPrivate/PeiTwoLmInitFruLib/PeiTwoLmInitFruLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/MbCmdParser.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c

================================================================================ 
Commit: 6d0196efc97ab67b35ad2962f7acebbda93190cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:35 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] [CML-S+TGP-H] PO:  Observing wrong PCH SKU version in Platform Information Menu for SSKU QDF

Hsd-es-id: 14010651673

Original commit date: Fri Jan 17 14:01:34 2020 -0800
Change-Id: If502c5f4899aac4fc8a7e714253d961ccd6d5cf8
Original commit hash: d5e40157026f615e27c78856a3c419800a70592a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Include/Register/PchRegsLpcTgl.h
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibTgl.c

================================================================================ 
Commit: 5869bee096ddda70527cc8fd476d4cb5c0bd74e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Jan 23 08:59:21 2020 -0800
Change-Id: I0618d8bdf535aa1d28b9e37e2000db07fa38260c
Original commit hash: b22dda6e51a0076df54a74cf09d2aec4097e0f59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 94d68a70596972cf9f77f478733042767f5120dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:22 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Refactor Enterprise Root Port disabling

Remove DETRDY polling due to long delays on enterprise platforms.
Hiding port and disabling Root Port in PSF now perform unconditionally (Before: only when Device is present).
Extract static function IsRpLinkActive

Hsd-es-id: NoHsd
Original commit date: Mon Dec 23 10:28:19 2019 +0100
Change-Id: Ifd50500c996456e46726ff86edfb7eda47deca09
Original commit hash: e53cd154761c859bac5ea7e8605850b80795338e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PcieEnterpriseRpLib/PcieEnterpriseRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: 9812c6550f5f53c20e233b259c126d2a2d00f10c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:19 2020 -0700 
-------------------------------------------------------------------------------- 
Program certain Cpu Pcie registers which are different between SIP16 and SIP17.
  1. Configure EL0, EL1 and ASPM.
  2. Create new API to centralized all NFTS programming.

Hsd-es-id: 1507708342
Impact Platforms: ADL

Original commit date: Sat Jan 18 07:23:40 2020 +0800
Change-Id: I74685b3ebb0319580e463fb198b8198bd4de79e2
Original commit hash: bc8889d71802adc60cb7746d5cfd888c7779190a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: d295cd84878abbccf9a20d97ed7277953ffd4525 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:06 2020 -0700 
-------------------------------------------------------------------------------- 
Fix hang with HWP enabled

Hsd-es-id: N/A
Original commit date: Tue Jan 21 20:55:40 2020 +0530
Change-Id: I58b5b7a0809453901f67a4bb3805ffd32535b817
Original commit hash: 43e76a7713777acd0138165a3ff1fe07bbc79b1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: 909e4f126e774ecf0618a4f90cd5eea3fefd2d4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:19:03 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-UP4][A6] NVMe drives in M.2 CPU slot are not enumerating

Hsd-es-id:22010165400

Impacted Platforms:TGL, ADL, RKL, SWSBX

Original commit date: Wed Jan 22 16:20:32 2020 +0530
Change-Id: Ic39ac8182aeb73f25d9c006be1e529feb073b4e7
Original commit hash: 9d43f5253d77248f645a6dede44311d4372a2eec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: e5034ae0876709f62feb82257c77f052c7078ee9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:50 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x58

Hsd-es-id: 14010703812, 14010703172
Original commit date: Tue Jan 14 20:00:41 2020 -0800
Change-Id: Id6d748111dc16fb55d77724604453482f17bca50
Original commit hash: a4ed9c946dc0654f548914d73e44102cabd14e46

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeEdk.fdf
TigerLakeBoardPkg/postbuild.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000056.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000058.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_c2_806d0_80000008.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt

================================================================================ 
Commit: c0b51c67eb3f3949df5913656d5b7efd354b488a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:47 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver: Touch Host Controller UEFI driver needs to support Enable after Reset functionality in THC Protocol.

Added Enable After Reset functionality that could be called once the Reset is completed.
It will read Touch Device registers and make sure Touch Enable is set.

Hsd-es-id: 14010627566
Original commit date: Tue Jan 21 10:06:47 2020 -0800
Change-Id: I65bf8093c08f54c6aec861826a82f40dd74c7f21
Original commit hash: 70a272a35937ec609ab0101b804cc9ef07d3acb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 6188df6341f0da6a28f8626ed2f74fd310a133cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:46 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate:[Write DMA]Wrong BIT for Poll on Write DMA complete.

ThcWrDmaIeDmaCpl replaced with ThcWrDmaStart equal 0 to determine if Write DMA has completed.

Hsd-es-id: 14010649594
Original commit date: Tue Jan 21 09:49:36 2020 -0800
Change-Id: I6b5e8c4d16d23ea91efe6c3d525286832d22d22b
Original commit hash: 588f9577c8e1ec30a8fb3e6927ac8bdf3f524c5c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c

================================================================================ 
Commit: 29cff16f9aa712deec05018774b18f1838c4d6c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:39 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] [CML-S+TGP-H] PO: Incorrect GOP Version displayed for CML-S+TGP-H PCH configuration
Hsd-es-id:14010632661

Original commit date: Sat Jan 18 15:05:21 2020 +0530
Change-Id: Ib20fd5cd70ab59cb3d8e8963dbca59754f0aa82c
Original commit hash: 29e287c9fc606030affff57573ab603552fa9101

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/GopPolicy.h
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 575f7bef8abcff09d93d70bd9a769177f72af5a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Jan 22 08:58:45 2020 -0800
Change-Id: I7bc52dfd799d1bc56ad36d5acf62b10ef9941533
Original commit hash: d81550dd6fd0e71939d57ac4ec8e06b8a68e0d7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 13b97d4bbcb6c10fa0e63121cd0d2f04d673ebef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3043_00

Hsd-es-id: no sighting
Original commit date: Wed Jan 22 08:22:20 2020 -0800
Change-Id: I2bae1da07b81642da67adce4e478e4f62410a0e2
Original commit hash: ce465fde4ddcb1527086a119c64a93884a20cb2d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c02cea2278f5c6540cf43a89c821bc454bd38ff2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:12 2020 -0700 
-------------------------------------------------------------------------------- 
ADL PCH CNVi Development

Resolution: Correct the GPIO library version to V4.
Impacted: All ADL projects.

Hsd-es-id: 14010017002
Original commit date: Tue Jan 21 17:45:19 2020 +0800
Change-Id: I7dd5f785e4a9e6c95a6de326de7ef9d5d8fb7fbc
Original commit hash: 68ee32517235b007b7ff2f4bcd723cc0d1ec91ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLib.c

================================================================================ 
Commit: 9c86e7eb0a75cfad4aef12d85b0885f792536079 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:18:08 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL]: Correcting DMIC CLKA GPIO pin programming

The DMIC0 and DMIC1 CLKA GPIO pins were not getting programmed correctly, since the
GPIO_FUNCTION_DMIC_CLKA macro entry was not available in the GpioGetNativePadByFunction()
function in GpioNativePrivatelibVer1.c file, hecne it would have returned GPIO_PAD_NONE.

GpioSetNativePadByFunction (GPIO_FUNCTION_DMIC_CLKA (Index), HdaPreMemConfig->AudioLinkDmic[Index].PinMux.ClkA);

Hsd-es-id: 14010471274
Original commit date: Tue Jan 21 15:54:10 2020 +0530
Change-Id: I96fe210e60a83668883e569775a9b3aa68b92099
Original commit hash: 93988acb15de821a130fc1a59f91e7ee41ec1f8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c

================================================================================ 
Commit: 6dddc5a6ce39376f7db1357243e6216d8e918f1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:59 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Reduce the complexity of adding RTD3 SSDT

This patch defines new Pcd variable "PcdBoardRtd3TableSignature".
AdvancedACPIDxe select rtd3 table by matching OEMtableID field
and this PCD variable value. Accordingly, legacy boolean variables
(e.g PcdTglURvpRtd3TableEnable) are abandoned.

Hsd-es-id: 1507671489

Original commit date: Wed Dec 18 16:28:57 2019 +0800
Change-Id: I2f4cb856b22f6a1b3f6042755393152ff3b47c10
Original commit hash: 8d08a335238056def1dba1171fc83a41bdea5329

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: ff165d35d52a88b7e5c5edabcdb729f2653fcd93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TigerLakeBoardPkg]: Add interrupt support for discrete TPMs

Port of ICL TPM interrupt implementation:
https://git-amr-7.devtools.intel.com/gerrit/#/c/33895/

Required adding per board implementation based on TGL BoardInitLib, to set
corresponding PCH GPIO to APIC interrupt input.

Also, had to modify the SerialIo I2C Controller #1 defined interrupt in the
PeiItssPolicyLibVer2, as this was conflicting with the TPM's reserved interrupt.

Hsd-es-id: 2207782756
Original commit date: Thu Dec 26 14:54:25 2019 -0800
Change-Id: I779f7772fd00a2c032d6579af371a1dd745b929f
Original commit hash: 310464b2f0a1cf3f241b6dfde6577d1572acc765

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: e2909eb37195cdacf25af072bf635a591901997e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:39 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "1809373318: [ME][Idaville] Make HECI dumps enabled by default in internal releases. (Take 2)"

This reverts commit d34bf9f0ef1f10796c7e04b5642c140cc2f8785a.

Hsd-es-id: 1809373318
Original commit date: Tue Jan 21 09:16:18 2020 -0800
Change-Id: I69aed5b3f78512d0b6545f366dd25c85df77982d
Original commit hash: 5aeb31fc289e38bf7f62c8f02158942fc4f13e3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1ade02f8c7e536e5d9a92cf21f53320b35a22bbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:31 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL]Gfx security lock bit incorrectly set for Gen9
Hsd-es-id: 14010732640

Original commit date: Sun Jan 19 23:14:47 2020 +0530
Change-Id: I10ccbd65c6cdf605bcc4901acc15f2b6b2b530a6
Original commit hash: 2094db36f52c5d46aeb44e21a2c1376ccf8e8a14

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c

================================================================================ 
Commit: 1f4589773699a920000a00a4934acb91e81d8d8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Jan 21 08:58:09 2020 -0800
Change-Id: I0ce06029bffb1789c154ffb90efab807fca8e702
Original commit hash: a3085b1902ccaadbf7f4f5d13e6c72b80c4ad736

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a343d4db7129486c9e5510243675dfe4a4d354f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3042_00

Hsd-es-id: no sighting
Original commit date: Tue Jan 21 08:13:52 2020 -0800
Change-Id: Iaf85206080027f98951a86ce9c78f18cb53ebdda
Original commit hash: eb82672febe591598d163e17c8c420ee1f1c99d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9b896a29301226c1ba2e229b2f7473401bd8a447 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:17 2020 -0700 
-------------------------------------------------------------------------------- 
1809373318: [ME][Idaville] Make HECI dumps enabled by default in internal releases. (Take 2)

Hsd-es-id: 1809373318
Original commit date: Tue Dec 10 16:16:04 2019 +0100
Change-Id: Ie68d912dcadf456b4cd19adb4a4bb0d8b66c400d
Original commit hash: d34bf9f0ef1f10796c7e04b5642c140cc2f8785a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/HeciConfigureLib.h
ClientOneSiliconPkg/Include/Library/HeciTraceLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportDxe.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/DxeSmm/HeciTransportSmm.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTrace.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceCore.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/Pei/HeciTransportPei.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 47e16eb2efdba95d55bbc95cd846f3f31f1a2974 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:08 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CoreMsrcommon.h Part 4 to remove last 500 lines of macro definition

Convert BIOS MSR definitions from macros to structure format and remove the macro definition
This patch is the Part 4 to remove 500 lines in CoreMsrcommon.h

Hsd-es-id: 1507608826
Original commit date: Mon Jan 13 16:16:43 2020 +0800
Change-Id: I5d4200c55185f8b5abb024d631ddf94c976b5449
Original commit hash: 0f34bc05d90ced89ebc25574b4f5b2a00cba26f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPei.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiTxtLib/TxtPeiLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Library/Private/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/SmmPchPrivateLib/SmmPchPrivateLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 1355d0667266beb7efd4c681261061d3753d5027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:17:04 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] RC build for batch have been obsolete.

1. Please use ClientOneSiliconBuild.py instead of <Product>SiliconBuild.bat
Usage:
    python Intel/ClientOneSiliconPkg/ClientOneSiliconBuild.py -T <ProductName>
2. Add MSVC 2017/2019/CLANGPDB support
3. Fix BIN path to prevent random build failure with exist VS2017 and VS2015

Hsd-es-id: N/A
Original commit date: Tue Jan 21 06:44:46 2020 +0800
Change-Id: Ia3477738e5082556a5e682982338a9bec9476207
Original commit hash: 74dd3d832f2f4f04cce67b5761e3ca1fa23193ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconBuild.bat

================================================================================ 
Commit: 8242054b8de5a4dbb6fa9a9e3b47d1bf313a6250 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:58 2020 -0700 
-------------------------------------------------------------------------------- 
Implement Capability linked list as per SIP17 BWG

1. Created CpuPcieSip16InitCapabilityList and CpuPcieSip17InitCapabilityList APIs
2. Check PCIe SIP version then perform related InitCapabilityList function call.

Hsd-es-id: 16010667938
Original commit date: Wed Jan 15 14:18:07 2020 +0800
Change-Id: I16c3c9069784a45bd86b180a12ee4ff38379cf92
Original commit hash: eb9daa0006223ddda2c6f5395ddfb4d30f3e5224

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf

================================================================================ 
Commit: f75cfc447dd5d6838a2dd71ca99cca411b46ac6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:56 2020 -0700 
-------------------------------------------------------------------------------- 
Critical trip point is not working  in OS level.

When CPU hit the out of spec temperature, the out of spec log bit causes the infinite loop.
BIOS should clear the out of spec log bit accordingly and end the SMM handler so OS can take
the action for critical shutdown.

Hsd-es-id: 1607650028
Original commit date: Mon Jan 20 11:53:59 2020 +0800
Change-Id: If565ee0de3b52b73f1c390549d435b9760a4f0de
Original commit hash: 8ce4111bf61c4dd4e4338cf6887c6bbbf913c637

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtDts.h

================================================================================ 
Commit: 409a817e2a96e1702b6e0834cded9bd06a60adb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:54 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Hang at PC 0C15 with 4 NVMe devices connected

Hang occurs during VMD Initialization.
Updating valid condition for VMD execution

Hsd-es-id: 14010698728
Original commit date: Mon Jan 13 15:28:25 2020 -0800
Change-Id: I67c0eea679424cfedbabfb7fec1cd11cba999817
Original commit hash: 0959727d7faf08b45db7c8238298bba07363f987

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.c

================================================================================ 
Commit: ea8c38ba1657ae9bd2c6bc0e424249a5868d30ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI BIOS Guide updates

Update of xHCI programming to align with BIOS Guide v18 (rev22)
and v19 (rev5).
Disabling Short Pkt related to XHCI 1.0 Errata-14 changes.

Hsd-es-id: 1809631072, 1809631075

Original commit date: Tue Jan 14 14:06:16 2020 +0100
Change-Id: I919024d1a95ee606a0d101e04323165515c2cdcd
Original commit hash: 7e1d2da00104a4dd54bef41d5f8ec48da3b77562

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 77bb6d91863c76cfc5f339be63161a865eb96c94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]strap fuse config gives wrong PCIe controller configuration

BIOS reads the straps fuse config register and gives the actual enabled controller configuration from hardware. CUrrently BIOS is not giving all possible controller config for TGL H which has more than controller.

Hsd-es-id: 16010690388

Impacted Platforms:TGL

Original commit date: Mon Jan 13 19:04:44 2020 +0530
Change-Id: I511a70170d6e699febbeac27daab47e2f9ecc726
Original commit hash: ea8e363e3f7ae3c5a307cf2822cdfaba011a43da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 13bbb88b37d731be7adfba87dcba0e195b4eb75f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:40 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGet - Part 3

For current design BaseTools supports both "if (PcdGet" and "#if FixedPcdGet"
for checking the value of FixedAtBuild Pcd,
however IpClean only supports  #if FixedPcdGetXXXX for now,
if we use "if (PcdGet" on the source code then IpClean won't be able to
clean up the relative code when we prepare the External code.

Hsd-es-id: 1507677995
Original commit date: Mon Jan 20 10:12:49 2020 +0800
Change-Id: I29f7d296258e3fef0896672aa0699be42593ab48
Original commit hash: 688494ea68ad1646b0cc84f9868baa7d00d336ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c

================================================================================ 
Commit: b4f2cdfce40da7247d885979f65c9f02ea5a6b98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:37 2020 -0700 
-------------------------------------------------------------------------------- 
Remove ClientOneSiliconPkg's dependency on ClientSiliconPkg
 Step 1: Remove the libraries and headers which are not using.
           BasePchTraceHubInitLib, CpuExceptionHandlerLib, PeiPostcodeToScratchpadRegLibNull, HstiFeatureBit.h

PS: Will not check-in until changing to POR.

Hsd-es-id: 1507577375
Impact Platforms: TGL, JSL, RKL, ADL

Original commit date: Tue Dec 31 16:03:55 2019 +0800
Change-Id: I656204e1deba89f5447f6f91dca2727feee246b8
Original commit hash: db878e367eb3e42ef4e5ff32632cc04d57b8b939

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Include/HstiFeatureBit.h
ClientSiliconPkg/Include/Library/PchTraceHubInitLib.h
ClientSiliconPkg/Include/PeiPostcodeToScratchpadReg.h
ClientSiliconPkg/Library/BasePchTraceHubInitLib/BasePchTraceHubInitLib.c
ClientSiliconPkg/Library/BasePchTraceHubInitLib/BasePchTraceHubInitLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/CpuExceptionCommon.h
ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/DxeException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuExceptionHandlerLib/Ia32/ExceptionHandlerAsm.nasm
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/PeiDxeSmmCpuException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SecPeiCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.inf
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmCpuExceptionHandlerLib.uni
ClientSiliconPkg/Library/CpuExceptionHandlerLib/SmmException.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchExceptionHandler.c
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ArchInterruptDefs.h
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.S
ClientSiliconPkg/Library/CpuExceptionHandlerLib/X64/ExceptionHandlerAsm.nasm
ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.c
ClientSiliconPkg/Library/PeiPostcodeToScratchpadRegLibNull/PeiPostcodeToScratchpadRegLibNull.inf
ClientSiliconPkg/Tools/Catalog/BIOS_Decoder.xml.template
ClientSiliconPkg/Tools/Catalog/CatalogEncoder.py
ClientSiliconPkg/Tools/Catalog/ReadMe.md
ClientSiliconPkg/Tools/Catalog/ReplaceClTool.py

================================================================================ 
Commit: 88a79bc5534af8c289aa97df1568333f5cd1a76c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Jan 20 08:58:08 2020 -0800
Change-Id: I7febda6f69faa5bf7c56e52ac6f1e031dc9aa812
Original commit hash: 025bf376df8a57a2002f021b8085b8d374e981b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 25023c3377f99c8d4151165bc7466e7c20382ced 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3041_00

Hsd-es-id: no sighting
Original commit date: Mon Jan 20 08:11:42 2020 -0800
Change-Id: Iac02f5e5ee7c1f390ea68c01e2b16f5151149ea9
Original commit hash: ed717058e19b25f77493e5d321d121a2190f631d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9bf04749550c602d1e8414718d0ac3b6a236e2b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:24 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL] RKL X-COMP Bug Fixing

This changes contians fix for following issues,
1. IsCpuDmiEnabled needs to be TRUE for CML-S CPU
2. PeiCpuDmiInitLib.inf is added by defualt for CML-S CPU
3. Inside IsCpuPcieGen3 function, using CPU Check instead pf PEG DID check.

Hsd-es-id: 2209304675, 14010732933, 14010734135
Original commit date: Mon Jan 13 15:51:22 2020 +0530
Change-Id: I834f99ac60f7cc33b6ba5261ad18ee8bf13ce977
Original commit hash: d5138502345cace86e04ec6c399e845b3ea1a065

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibNull/PeiCpuDmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieRpLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieRpLib/CpuPcieRpLib.c

================================================================================ 
Commit: a398489628ae33e0dda316d54c0ced38fc2eea5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:23 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: xHCI BIOS settings are not matching with BIOS writer guide

Fixing HOST_IF_PWR_CTRL_REG0.FPSAW programming to program correct value
of 0x00F for PCH-H

Hsd-es-id: 1809626483

Original commit date: Mon Jan 13 15:47:15 2020 +0100
Change-Id: I91f64cf39b991eb2ddc0964160c4f16aa537b2fc
Original commit hash: b1b2f183f159689196581149747df017fb2393e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 92becf03dae94cc83f2ca6e9239b8c98f01641d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:12 2020 -0700 
-------------------------------------------------------------------------------- 
PCIe Recovery equalization happens twice for Gen3 capable devices

This implementation will allow to execute the equalization flow based on the max link speed of rootport and endpoint

Hsd-es-id:16010662108

Impacted Platforms:TGL, ADL, RKL, SWSBX

Original commit date: Mon Jan 6 22:23:52 2020 +0530
Change-Id: I101d66cfea02bff2ef3629113cb3b1486fde9c71
Original commit hash: c513fc17b01b0edee370bfc0fa0eb1010f764ac0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 04509e02cd6238182b928be617c2fda950e7ca85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:10 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Update CPU setup variables only if it is changed

Copy CPU setup variable into temporary variable and Update
SetupCpuFeature variable only if it is changed.

Hsd-es-id: 14010656270
Original commit date: Thu Jan 16 15:27:51 2020 +0800
Change-Id: I4639c4787ae943ad1cb449e51e0d465e2b78c7d2
Original commit hash: 28ce2d909e907a4b4e294a001943a65365d5e113

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 49d19631f2a4754536cf1402ccb51dc6d94c3b23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:16:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-UP4] SSD not detected at boot up with asserted HDA_SDO

Issue: GetImrSize command is blocked by MeMode check.
Resolution: 1. GetImrSize is supported when ME is in SECOVR_JMPR mode.
            2. When ME is in SECOVR_JMPR mode, ME mode can be read from ME firmware status HOB.
Impacted: All TGL projects.

Hsd-es-id: 2209978927
Original commit date: Wed Jan 8 17:40:05 2020 +0800
Change-Id: Iec3b3f64472ab32b7901132d76cf610495e218f8
Original commit hash: 26b2e87e11add88e2b6f2cb3b3968c1f07676e0c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/MeFwStsLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInitFsp.inf
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/BaseMeFwStsLib/BaseMeFwStsLib.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheck.c
TigerLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheck.h
TigerLakePlatSamplePkg/Features/Me/MeUlvCheckDxe/MeUlvCheckDxe.inf
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf

================================================================================ 
Commit: cfde7702784e0279173ce68e7bdaea7855810e90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:57 2020 -0700 
-------------------------------------------------------------------------------- 
[CFL-FSP][CML-FSP] [ICL-FSP] Wrong help string and value in Aperture size UPD

Issue: Aperture UPD help text is not aligned with EDS.

Changes: Options updated as per the EDS.
Testing: Verified with corresponding EDS options.
Hsd-es-id:16010652407

Original commit date: Tue Jan 14 15:15:15 2020 +0530
Change-Id: I92b80b4121690d60588361d9601da6296f72c11e
Original commit hash: b777469430f8c5bddf9e39614bbbad7804d92cb4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc

================================================================================ 
Commit: 3103361f8c8b3f22be122d3f3a54ae56957419df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:54 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/AMT: Insufficient validation in DoProvision()
Merge from CML SHA-ID: 3c50a795247fa400c528d271257c6405cdfb89d0

Resolution: Validate RecordChunkCount/DataRecordCount/DataRecordsConsumed/DataRecordChunkCount before doing further usb provision.
Impacted: All C1S projects.

Hsd-es-id: 2207594602
Original commit date: Fri Jan 10 01:15:37 2020 +0800
Change-Id: I4f576559d91ea329d4d79dca915cd9ca9185cc59
Original commit hash: 5e43df012a2e343bd1aa0b934342a6795230d74a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/BiosExtensionLoader.inf
ClientOneSiliconPkg/IpBlock/Amt/BiosExtensionLoader/Dxe/UsbProvision.c

================================================================================ 
Commit: eff0a1d96e288cd42151d6193d8c39937e555ae8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Jan 19 09:01:04 2020 -0800
Change-Id: Id1fd28ea97b724834cb2e089c6cd044e9e623dae
Original commit hash: 0f8cec0bc1f246cbefaf2694321b8e0f42b7858e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d78943c8565ac7eefe799ee1d779daff0d1e3da9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Jan 19 08:51:40 2020 -0800
Change-Id: I1f698bd1757fcdda88eb18b6e6c6972540b447e5
Original commit hash: 4b4d8f636b6f9b2122877cc294b3579fe197fc4b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5e175f44270ad5bebbb1c76da74901a79b0cdf55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3037_00

Hsd-es-id: no sighting
Original commit date: Sun Jan 19 08:08:08 2020 -0800
Change-Id: Ib336d914e3fd1030e6c205e268e48be14ff98b7b
Original commit hash: 70d0a5e11aa82e4cd4bd3d52ec055cb72a86422c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4cdfce58ac510512fef4def1e1c59eec6ec4737e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:17 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Update BiosInfoChecker to fit the current FV layout desgin.

FvAdvanced layout has changed to contain multiple signed sections for DEPEX usage,
Update BiosInfoChecker module to consider the situation with multiple sections in one parent FV.

Hsd-es-id: 1609121929
Original commit date: Fri Oct 25 16:27:03 2019 -0700
Change-Id: I112748b72593b8b46a3b599d26ee8dd0913a05aa
Original commit hash: 22000f147a9d4725fea30475cf47ab28682fb363

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c

================================================================================ 
Commit: 8e715ad174afef6e35d68bfbf99af3180f58a09b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Jan 18 08:58:10 2020 -0800
Change-Id: I33be05d14cfa032e20eeca9f217b9329a352251c
Original commit hash: 1fe1f5b2935a13fd9d5acb4848f537bc3f641027

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 232e33d80b63c3ff4f5ee2728de88c1e5e08b38c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:15:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3036_00

Hsd-es-id: no sighting
Original commit date: Sat Jan 18 08:55:19 2020 -0800
Change-Id: Ie08094493a14f8fce593125a7d4f69dd9589a369
Original commit hash: 56b63b05337b28067ededadf5b77c9ca45e7e962

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e1c19bfbaa38ed79c1d1f45ed8cf99f9f427b326 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:50 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/FspWrapper/SecRamInit: Need recommendation for early initialization of second UART for SAM (pre FSPM)

Part 2:
Added missing Pcds for Second Uart to be initlized in FSPT/SEC phase in SamplePkg.

Hsd-es-id: 14010309928
Original commit date: Mon Jan 13 14:29:09 2020 -0800
Change-Id: Ied354eb99cdc4c1b201073b2c957db3ba234edcc
Original commit hash: 0a83284a6b645a353f1ae666c4651418bd7afa22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c

================================================================================ 
Commit: c754e47a5c6e8c1eccb895593f4211e26be924a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:38 2020 -0700 
-------------------------------------------------------------------------------- 
BoardPkg: Platform settings is not enumerated in BIOS

TGL-H uses some desktop specific features so it cannot be defined as mobile in BIOS.
Removing Desktop check for Platform Settings menu

Hsd-es-id: 1607947201
Original commit date: Mon Jan 6 11:47:38 2020 -0800
Change-Id: I3d0b9c49423f997e606a0a42688457fe31a3bd86
Original commit hash: f4358b52765166ff8f436ea6f01733a0fedd7f40

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/Advanced.vfr

================================================================================ 
Commit: 3671cdd72e3ff8b8eb3c2f005a548731f047a4d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Jan 17 08:59:01 2020 -0800
Change-Id: Iace61470f73208a634f5439c99c97d800e89b934
Original commit hash: 6225b3771e083c1673f001d5952585a8046ffc1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 40fede6bce5995f662226323a72eac278c70b867 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3035_00

Hsd-es-id: no sighting
Original commit date: Fri Jan 17 08:09:30 2020 -0800
Change-Id: Ie0bb2ba02788791d98fdb77024605d17e9c7e055
Original commit hash: 430c9ced2dda247931fcaf5bb4ffc49e9024aca6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b2b859374fbe07a859166e605bc02b426f87dfdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:20 2020 -0700 
-------------------------------------------------------------------------------- 
Fix incorrect MSR access for CML-S CPU. Part- I

Following MSRs are incorrectly accessed for CML-S CPU -
MSR_BIOS_DONE (in HSTI code)
MSR_NPK_STH_ACPIBAR_BASE
MSR_CRASHLOG_CONTROL
RKL_MSR_SGX_MCU_ERRORCODE
MSR_SMM_SUPOVR_STATE_LOCK
RKL_MSR_FIT_BIOS_ERROR.

Hsd-es-id:14010630443
Original commit date: Fri Jan 3 23:53:49 2020 +0530
Change-Id: If1f2fd6027e3ff911d8f6d90b9ff622354aa63cd
Original commit hash: 910570ee2aa5f14aa03cb1e79b869238ddc77f07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 139e606afec4044b5bc0c753bad44b28689ace35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][PEG]Extend DekelInit function for all RootPorts

Hsd-es-id:16010661184

Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: Mon Dec 16 15:53:49 2019 +0530
Change-Id: I1e7d3759ce3126f994925102998d95e8deb50e9f
Original commit hash: 3d9826a49e5f9304d74e11965ea1836f480a34e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: bace9a23a6a5b2600474a1d66d78e057bab2032a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:09 2020 -0700 
-------------------------------------------------------------------------------- 
[Problem] Soc Watch report shows NVME does not enter deeper states than L1.2
[Solution] We need to add constraint to root port 0x9 instead of end point and we need to change the PEP constraint for PCIe root port 0x9 from D0F1 to D3

Hsd-es-id: 16010696779

Original commit date: Fri Jan 17 15:08:34 2020 +0530
Change-Id: I38aa03613d9f523a2a881d2e9f06607a97dea8f3
Original commit hash: 70b1d2417f04d7d3355403a17561d25d0d06526c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: f822a7919b4cf6d47a8d3f6b94ff0c92b4be5372 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:08 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Add PcieClkSrcClkReq Upd to partial header.

Hsd-es-id: 14010664758

Original commit date: Thu Jan 16 17:53:36 2020 +0530
Change-Id: Ia683adf3ab74edf1764bf2ce6762386dcd068eec
Original commit hash: c38a9ae87b4ea6e555643c96f1a14fd06065b355

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: d628b23d34397ee009087c81a6f9f71cb3cdfbd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:14:06 2020 -0700 
-------------------------------------------------------------------------------- 
Add DP-In support in C1S Part2.

1) Add DP-In Init and Policy Null Library.
2) Add Dp-In Config Block addition code call.
3) Include DpInPolicyNullLib for all Produce DSC file.
Note:- This Code review part only contain C1S related code.

Hsd-es-id: 2209589910
Original commit date: Thu Jan 16 15:31:23 2020 +0530
Change-Id: I7333ff25df51698c9f57cabe6d8874bd7ade19a2
Original commit hash: 302fa15934236f057204e07bc38055d2c58cbc32

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyPreMemLibNull.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLib.inf
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Library/PeiSiPolicyLib/PeiSiPolicyLibrary.h
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 899c548356d6f2573b41e601ad2f7340dcbc48f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:56 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg: Use right string type for CPU info

1. The variables of CPU info should be CONST since they should not be
modified.
2. Do not create another copy for the string at
GetRevisionTableString() and GetFruGenerationString(), just return the
const string directly.
3. Align all the string to CONST CHAR8.
4. Chang API to return CONST CHAR8*

Hsd-es-id: 16010664480
Original commit date: Mon Jan 13 09:59:51 2020 +0800
Change-Id: I7ad030e548a2cfa584d418a726ece7587a6c63f6
Original commit hash: 8ab9fb5a6a328f500c75e585b8193358ca71f8af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c

================================================================================ 
Commit: 0ab664efb7f68e9e9f0beed5f624edfefe806241 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:54 2020 -0700 
-------------------------------------------------------------------------------- 
TGL_U CRB BIOS[TGL_U A6 BETA][19H2]: After enabling WWAN in BIOS, default value under ACPI D3Cold is not D3/L2

Change BIOS/Intel Advanced Menu/ACPI D3Cold settings/WWAN default value to D3/L2.

Hsd-es-id: 16010679567
Original commit date: Thu Jan 16 10:23:31 2020 +0800
Change-Id: Ida019e148aaf5c28036f36a55c57e4382e857c89
Original commit hash: 447e02d7af4ec2fc0b90e293d8559613afc7a4a6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 71927b2f79d0a9feb1b191cfee0abcb0808d399b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:52 2020 -0700 
-------------------------------------------------------------------------------- 
Enable CRS for both CPU and ITBT PCIe controller

Hsd-es-id: 22010067279
Original commit date: Tue Jan 7 12:26:15 2020 +0800
Change-Id: I26ae201d3be6a93be821b430fc8379daa401795d
Original commit hash: f3429e16ee7e485ee6fd9ee4e9f389536e6b865a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: 71ec0b15e15bb2bfed8ab10d99cba8e83c8cddd8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] BIOS Resiliency for NIST 800-193 capability - part2

Hsd-es-id: 1507473684
Original commit date: Fri Jan 3 11:49:20 2020 +0800
Change-Id: I2ade318f1e51f199ce1d3630210e96c7d97c52d6
Original commit hash: 32cbbf9ff95b588ea2f5a7d5be8f9107e0d778d7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: f383c59f70a2b9f88ce6549509325330092c87e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][RCR] Disable CtdpSupport in peicpupowermgmtlib

- New add policy to apply TDP based on non-cTDP or cTDP configuration

Hsd-es-id: 1507698790
Original commit date: Sun Jan 12 22:54:14 2020 +0800
Change-Id: Ice7833546978354355d0c8d7c8beedaaed14689d
Original commit hash: 9530b1be18807e06785d4b766b15515aed013d1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/MiscFunctions.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 3193957a89beb13c98074c3f3974d4aeb87150ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:47 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CoreMsrcommon.h Part 3 to remove middle 500 lines of macro definition

Convert BIOS MSR definitions from macros to structure format and remove the macro definition
This patch is the Part 3 to remove 500 lines in CoreMsrcommon.h

Hsd-es-id: 1507608826
Original commit date: Thu Jan 9 11:14:04 2020 +0800
Change-Id: I768fb47a0de3e1349a804f94a7f2e3f8c50e98c6
Original commit hash: b7e7f659dc0a34ffdc3e69bb0c06964dd53efd3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: ccda9314109bed937ef467879d4525d7b3465b77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][RKL][JSL] Follow PI spec for len of EFI_ACPI_ADDRESS_SPACE_DESCRIPTOR

Hsd-es-id: 1507688230
Original commit date: Wed Jan 8 14:13:40 2020 +0800
Change-Id: Iba4902b9741e5b3030e827e60009892f90d18dfc
Original commit hash: a9b47364859e05ddec94aefde065c107e7ec7e88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/IncompatiblePciDeviceSupport.c

================================================================================ 
Commit: 288a03b6f3b1b2d504d49ef1ba7b97fd21487e45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:39 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] Optimize CPU AP ASL code

This simplify the CPU AP ASL code and also reduce coding error.

Hsd-es-id: 1507709576
Original commit date: Wed Jan 15 17:22:13 2020 +0800
Change-Id: I41c7d51c3440cbb476fec00a24a562ee7674b6ee
Original commit hash: b78cb0eed85ae0f066771f94dd2cb4aee69f4d10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApCst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApHwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApIst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApTst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Psd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Tst.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ItbmSci.asl
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c

================================================================================ 
Commit: 8a8b2b85cfdaf2ba87796e94108f9a7e5d51a65d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature.

Integrated PPAM kit 11.20t.2 package.

Hsd-es-id: 16010654965
Original commit date: Thu Jan 16 09:18:06 2020 +0530
Change-Id: Iaed3776069b52b2d1823c3df1140a20dc78f0e28
Original commit hash: 685f6e546dff53a66b94c85ef95e64b37f9aeded

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 89d3d4ea094abb73391af8d178b35958eed521db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TGP-H][PO] With TGP-H PCH, No core C-states or PkgC states are seen on platform

missing Hard coded values for S sku
cherry-picked from PO branch -- https://git-amr-7.devtools.intel.com/gerrit/#/c/67930/

Hsd-es-id: 14010628536
Original commit date: Thu Jan 16 16:44:10 2020 -0800
Change-Id: I074e426ee18d570899f6673bfee2d43de2c15914
Original commit hash: 445b5d4147156c025342cec48ef9d928a6c7487d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: d3872a8078aaa61145338dd70ac9ee24945473e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Enable VT-d set options per phase - phase 1

Hsd-es-id:22010097818

Impacted Platforms:TGL

Original commit date: Fri Jan 10 11:51:29 2020 +0530
Change-Id: If532a7c74442a4b96c19f5ae2677bb826aa6b0fb
Original commit hash: 44df6bee9aad6785aaba740ccdd9adb01ba095d0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 2e4285daefa7d82b916165ad6fc5bac057f15b41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG] ASPM setup option is not available in TGL BIOS

On phy team request, hide this setup option for cudtomers/stakeholders with default L1
On EV team request, keep this BIOS knob will be visible with L1, Disable and Auto options.

Hsd-es-id: 22010127206

Impacted Platforms: TGL

Original commit date: Thu Jan 16 14:57:46 2020 +0530
Change-Id: Ifc90226b65ce78e5b2b2b50cfe2340f547974a8e
Original commit hash: 6ad1091e450c155c9d6cca64ab73b864fdc3ad3a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr

================================================================================ 
Commit: c0a654966feaecaa636793e5e3cc58d76efb81ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:13:19 2020 -0700 
-------------------------------------------------------------------------------- 
Fixed the issue of PCR[0] mismatch on TGL platform

Added RSAPSS sig_scheme  of KM/BPM to be considered for creating LogEvent

Hsd-es-id: 22010093741

Original commit date: Wed Jan 15 22:55:01 2020 -0800
Change-Id: I24528f77bad324251f1ead67c5b96263d8497b3a
Original commit hash: 75979b46c8c49bcbe7d36bca1ced4794d75948cb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c

================================================================================ 
Commit: ea077cad7a21dc7ae6673cf6f8c4db41ffb120c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Jan 16 09:01:15 2020 -0800
Change-Id: I2eff964cc45488bf916aa8f1ab6fde610f06812b
Original commit hash: 6342afd165d528cb56948b97ca1179d30d7b9837

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6cc60a017f04998e0597f0a522ae87f60d26c991 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Thu Jan 16 08:52:38 2020 -0800
Change-Id: I0906b19e8246292ee9a0a7e5c9b51ff5b2aea3d8
Original commit hash: 9403b6bb6eca90a65e18085623038ca0fe0cdc12

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: 9c12718b6342403254faf30404997c7ec0646c73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3034_00

Hsd-es-id: no sighting
Original commit date: Thu Jan 16 08:12:30 2020 -0800
Change-Id: I8559242cb50a40f3562bdf571091337397b6f748
Original commit hash: 9790219e6e59dc7e3450128e743d11a372dfc20d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bb3a0a8ac1c31807885d14d8d14b922cc140e024 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Updates on Devils Gate Rock and Nifty Rock1.1 Feature.

Removed DGR restricted Tag. Moved DGR folders from restricted to platform.

Hsd-es-id: 16010654965
Original commit date: Fri Jan 10 17:35:03 2020 +0530
Change-Id: I5a90547ae3351aef515839ee1563f188a78dcb79
Original commit hash: 7262e815c3343b6cfdc0f2b93aa067ce1839d6a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
ClientOneSiliconPkg/SiPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.inf
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
TigerLakePlatSamplePkg/Include/CpuSmm.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 871bba75a2ada11078838ad1b32d32db1a91f90c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:36 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Add function for writing SATA SIR registers

Added SataSirWrite32, SataSirOr32 and SataSirAndThenOr32 to simplify
SATA SIR register access.

Hsd-es-id: n/a
Original commit date: Fri Jan 10 16:52:13 2020 +0100
Change-Id: I51fca35ed084f341a4bf34545c431af06107c1a9
Original commit hash: e962336fecb2ef2fd439ae516dc6d5370c8ebcfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: 6b479c92cca41da0f5094788ead559b87fedc118 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:33 2020 -0700 
-------------------------------------------------------------------------------- 
Report Camera configuration for IPU driver query.
  Add DSM to report lane used and speed of each CSI port.

Hsd-es-id: 1507660022
Impact Platforms:TGL, ADL

Original commit date: Thu Dec 12 16:34:57 2019 +0800
Change-Id: I986658091552e176692e16af48ec6ea63a6ab14c
Original commit hash: 891756caf5d5598cf5dba0fde67887ca1049d814

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/Ipu/IpuPreMemConfig.h
ClientOneSiliconPkg/IncludePrivate/Library/BaseIpuFruLib.h
ClientOneSiliconPkg/IpBlock/Ipu/AcpiTables/Ipu.asl
ClientOneSiliconPkg/IpBlock/Ipu/IncludePrivate/IpuConfigHob.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInit.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLib/DxeIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuInitPrivateLib/PeiIpuInitLib.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrint.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/PeiIpuPolicyPrivateLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 1b48a60e12a15389c9b85910d16bef256372b429 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U A3 GT- 19H1][CONS]UP3][GCS]Require default BIOS settings for GCS

BIOS settings for TGL GCS defaults

Hsd-es-id: 16010151667
Original commit date: Wed Jan 15 14:37:07 2020 +0800
Change-Id: I56da5d522e96930d06ef460bacbd30790549c653
Original commit hash: 168fdd57e969eeeb0ddd919c0ff8de2474fec564

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: 6d1e1fe8b23229383b106eb09ab0f92511acd395 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:14 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CoreMsrcommon.h Remove some macro definition

Convert BIOS MSR definitions from macros to structure format and remove the macro definition
This patch is to convert BIOS MSR in CpuCommonLib
and remove MsrFruLib.h in CpuCommonLib.c for accident add in previous patch

Hsd-es-id: 1507608826
Original commit date: Wed Jan 8 13:28:25 2020 +0800
Change-Id: I9bac70699a5aa84fdcf2920ac2b270af2a208034
Original commit hash: aa50dda317df57bcd017e7dabdcd9c1c61df26b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: bdeb5b3592f5d7861bfa979b8254773c1b243686 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:05 2020 -0700 
-------------------------------------------------------------------------------- 
ISH Is Not Enumerated In Device Manager Of Windows

Hsd-es-id: 14010638744
Original commit date: Mon Dec 30 15:23:22 2019 -0800
Change-Id: Idf33bf2520abcab72765cef1c1a7f41f3daa5460
Original commit hash: dbe3c776c5729710fba4ddf31cbfbb365b256a05

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer2.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl

================================================================================ 
Commit: 9771d1bd4ac21cf8bcefd31a1fb9e60f5e7a638c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:12:04 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Port2 type-C shows high speed instead of Super Speed

SSPE PCH_H_V18_1 need to be programed based on lane ownership of USB.
SSPE rest needs to be programmed based on USB 3 port count

Hsd-es-id: 22010108101
Original commit date: Mon Jan 13 14:39:50 2020 -0800
Change-Id: I47a073bf11d43f3cb67943b339d7967db7e1c8e5
Original commit hash: ab12deccd64cbcd70de4fbdaac901e1919b22332

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: d8693f84edc0ee773c02723d9b2d5ce2e79cb359 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:55 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Jan 15 08:58:48 2020 -0800
Change-Id: Icc5232dbe3227ea3e2e14ce314fcc0f21557c650
Original commit hash: 4c13251f67c6ced674303cacd76af1862fe11067

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 064f7269ba83bc4b5133aa943eb3ac8c335813aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Wed Jan 15 08:37:50 2020 -0800
Change-Id: Ie387e8f0b9eb2205cace11200d9c0e3e1b2f6889
Original commit hash: 2f5d336210a25e4b5caf8fb970256885e0944096

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: 12635a341f4df24d85b886bd384ef2235dd82f1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3033_00

Hsd-es-id: no sighting
Original commit date: Wed Jan 15 08:11:17 2020 -0800
Change-Id: I17924104ba0d9a4ad1cb44cf2766580953ebbbf4
Original commit hash: f83ad6ba9ebe21f108791866d8b109381c584bbe

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f35aba9ad7ec38f9f72bd9da89be949cd219d71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:45 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg: Reference code enforces setting Pinmux information for both DMIC ClkA and ClkB

Add setup options for selecting dmic clock.
Remove advanced audio mode options.

Hsd-es-id: 14010471274
Original commit date: Tue Jan 14 12:58:10 2020 +0100
Change-Id: I8dde5ba6ecbfbd53bfa6b8a5a7ff1953b1b3dc4c
Original commit hash: 4fc991473db6269df05aff7e4f5a877d2ca4158d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: e3fd84b8dcf9e5d26fb7f72a9f6191570d701b30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:43 2020 -0700 
-------------------------------------------------------------------------------- 
[OC][C1S] AVX Voltage Guard-band override

- New add voltage guardband scale factor for AVX2 and AVX512 and the number between 0 - 2.0
  0 means no scale factor applied
  1.0 means keeping the default voltage guardband

Hsd-es-id: 1409810269
Original commit date: Tue Dec 31 15:07:18 2019 +0800
Change-Id: Ib03de549fa94c378999a366c15b6a5135f09b02e
Original commit hash: e51c05d358f15e1ebadf6bbdc913b27c0bf966b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/BaseOcFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Fru/TglCpu/CommonLib.dsc
ClientOneSiliconPkg/Fru/TglCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Overclocking/LibraryPrivate/BaseOcFruLib/BaseOcFruLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: a71430c91c8938fe808fd6b0a74544cc746c342d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:38 2020 -0700 
-------------------------------------------------------------------------------- 
1809620954: [EBG] Expose SOL when ME is provisioned only

Add PeiHeciGetAmtBiosSyncInfo ()
Verify if ME is provisioned

Hsd-es-id: 1809620954
Original commit date: Mon Dec 30 11:01:25 2019 +0100
Change-Id: I9e74bd4e1e48e3cefc19b65c623776e89278c3c6
Original commit hash: a93cd97c6002fed13c004e5e8f0c9b83dd8784ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: a6691bfc6203d21d194bb768f91216bc88c72e58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:36 2020 -0700 
-------------------------------------------------------------------------------- 
1809625569: [ME] Collected minor changes for ME-BIOS

1. Codding standard fixes
2. Removing remaining definitions for iRC support code
3. Fix pointer usage in HeciControl

Hsd-es-id: 1809625569
Original commit date: Mon Dec 2 14:10:54 2019 +0100
Change-Id: Id57438b0f3fc13bfd0fc97ea42c4da3f8936906b
Original commit hash: fa78cd239f12597246aca19dca31d9b19ad25d61

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/HeciCommonLib.h
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciCommonLib/HeciCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTransportCoreLib/HeciTransportCoreLib.c

================================================================================ 
Commit: e2f17d1debbe8742bb3b1437cf35d59f7ae9e016 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:31 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS Guide updates for USB

Updating both USB IP v18.x and v19.0 based programs with enabling
of SW to write USB3 PORTLI and PORTSOFTERR

Hsd-es-id: 1809595361, 1809594565

Original commit date: Thu Jan 9 17:16:47 2020 +0100
Change-Id: I5bc93cdc41477fe58c03fbf1a6444fd571caddb7
Original commit hash: a51a6c61be228e66282e1efd7ceb2b6e2735d02f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 7d2dccf780a85355389fd31d81a5e998b1133f03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:29 2020 -0700 
-------------------------------------------------------------------------------- 
[Eaglestream] Differences in PCIe registers initialization

Missing, and different PCIe register initialization corrected.

Hsd-es-id: 1808336563
Original commit date: Tue Jan 14 11:06:26 2020 +0100
Change-Id: I6b3d4ef58c2406db2b2ffc7620f7e0847f1ea17a
Original commit hash: dcbd55eb0e17780823c88e925c861e4c86ca5777

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieCapsInit.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiEnterprisePcieRpInitLib/PeiEnterprisePcieRpInitLib.c

================================================================================ 
Commit: 8210dfd921b9fc20c7dc2436c88da2e67e7729ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:28 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Do not run SATA initialization after disabling it

Current BIOS implementation will run full SATA init flow
after it has been disabled. Since at that point PCI config
and BAR access are no longer possible init code does not
take effect.

Hsd-es-id: n/a
Original commit date: Fri Jan 10 16:15:11 2020 +0100
Change-Id: Ib7117d48e1332b440c10ee6151ba84610600193f
Original commit hash: 0b29c49ccfc47610fafa0d343f8264d5ad661052

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c

================================================================================ 
Commit: d16a76c0bb3e0d2e6353fd669481d6b848e37c4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:26 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: [TGL][IOTG] Fix missing Tsn Device Gpio Init

[TGL][IOTG] Fix missing Tsn Device Gpio Init

Hsd-es-id: 1507703752
Original commit date: Tue Jan 14 16:09:33 2020 +0800
Change-Id: I81e7c4ef82f255f30382ec06d4225c5f6ee3818e
Original commit hash: 03130725a13e8678ca0501184f79068dbdc9026b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 0289394d6a73650768b902a37fb974349fb27640 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:25 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Numbering scheme in CPU.asl should match MADT table generated by MinPlatform.

Make AcpiProcessorIds 0-based.

Hsd-es-id: 14010590859
Original commit date: Fri Jan 10 16:50:10 2020 +0800
Change-Id: If551a79ec9b45eb12916e87b782d7d5cadbd5086
Original commit hash: c78aa1887082df639710fb8d72b3d11a0f75b678

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/CPU.asl

================================================================================ 
Commit: 5236fa3e9c21dce91a0ace05a796edd043162680 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:21 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Reference code enforces setting Pinmux information for both DMIC ClkA and ClkB

For one Dmic port can be connected 2 pdm devices one to ClkA and second one to ClkB.
This options allow to select which one clock is used.

Hsd-es-id: 14010471274
Original commit date: Fri Jan 10 13:40:45 2020 +0100
Change-Id: Iae6f9ce3cfb6bfaa0ccef884f6dfc1e4458c5bfa
Original commit hash: a8ae69b6f45c8ee8706732183d05e9a59f2285d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/Hda.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 9d78ba1ee4b6413116a1b76cde2216774227fe79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:19 2020 -0700 
-------------------------------------------------------------------------------- 
[JSL PO] Fix for HDMI HPD gpio change

DDI1_HDMI GPIO pin is changed from GPIO_VER1_N_GPP_A15  to GPIO_VER1_N_GPP_B23

Hsd-es-id: 16010682151

Original commit date: Mon Jan 13 18:41:19 2020 +0530
Change-Id: Ia7f9ce5ae7c3d0485f32293213649c3ebd92a37e
Original commit hash: f13b6b19d7f00c0a1c60145e7b212d22bce53f60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer1.c

================================================================================ 
Commit: 50258eb92263ba5a225f5f17baa1bee8fe84cd0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:12 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: Make telemetry version information available on Intel BIOS platform.

Hsd-es-id: 16010100981
Original commit date: Tue Jan 14 13:51:22 2020 +0800
Change-Id: I7c71d0126c6348e0a9c85d6c686d747518c3782f
Original commit hash: 9b8d68c2db4fee009c5594cdf47e673bce2e9eea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/SiInitDxe.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Dxe/SiInitDxe.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgDxeLib.dsc

================================================================================ 
Commit: 66ceadfb889bb67dd030bb8713acf44f98cc0836 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:11:07 2020 -0700 
-------------------------------------------------------------------------------- 
[USB4] Change USB4 HW controller VID to 0x8087

Hsd-es-id: 22010067285
Original commit date: Tue Jan 7 17:36:35 2020 +0800
Change-Id: If56ae1692805332a3d160d34522b86e56b44a386
Original commit hash: e97e5392fe55fc8b27c453874b07f98971697639

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c

================================================================================ 
Commit: 7ed20a198fc4203bf472e1a9252f491963f0a264 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:48 2020 -0700 
-------------------------------------------------------------------------------- 
Unable to change FIVR switching frequency (RFI frequency) from TGL BIOS

added FIVR RFI freq support for 38.4MHz

Hsd-es-id: 2209241465
Original commit date: Thu Dec 12 14:04:26 2019 -0800
Change-Id: Ie8db356426b8d0bc01a3ec732aec072d84316cb4
Original commit hash: bb6511b1aed7c421a9abe30928eea4738d38e77c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 7aa409e2443f7477f53bd2b7801d635a928f8d00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:46 2020 -0700 
-------------------------------------------------------------------------------- 
[RKL-S] [CML-S+TGP-H] PO: BIOS debug logs are getting printed with string of "iTouch enumeration failing"

Disable iTouch for ADP and TGP

Hsd-es-id: 14010672005
Original commit date: Tue Jan 7 13:03:02 2020 -0800
Change-Id: If8dbbd639a8843901e4e5cb7ca5d3d65dc0db759
Original commit hash: a67cebc8e0cc442b4f84e54992332f50674ff278

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/Dxe.dsc
ClientOneSiliconPkg/Fru/TglPch/DxeLib.dsc
ClientOneSiliconPkg/Product/TigerLake/TigerLakeSiliconPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc

================================================================================ 
Commit: ed5ec0be24f859cd2313b3dfc8fc84180e3808c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1031
Hsd-es-id: 16010688735

Original commit date: Tue Jan 14 12:06:59 2020 +0530
Change-Id: I6fb90ec7a211a67b6e68a8b0302221cf85d90274
Original commit hash: 7d958a7e195333b2522d84dd981847956b4674ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf

================================================================================ 
Commit: f68df948159076a0c23174483c9aaa3c8f3ab30d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Jan 14 09:00:32 2020 -0800
Change-Id: I8b0275b77f72735ce978b8c645920aebdd9a0de3
Original commit hash: 2d50f641792add1c3d26eb81312f2a914dfbc37d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a5a97aeadc553eb615eb66bdba6f4b53271b395e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3032_00

Hsd-es-id: no sighting
Original commit date: Tue Jan 14 08:09:32 2020 -0800
Change-Id: If72a0e088e48a887db1a6a6682ded43b6c375318
Original commit hash: bcf6b9982806031db97f150d583f3ac9f33db210

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f87f1dbe2f8edd9a1f297b81d4a7c6afaeaf3691 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:26 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS to disable port reset messages in the PCH USB controllers for non typec usb ports

Use policy to setting USB TypeC port map to USB 2.0.

Hsd-es-id: 2209868551
Original commit date: Tue Dec 24 13:38:51 2019 +0800
Change-Id: I94e5bef2ca5f42105ebcd7e27e269b1ea2f7f118
Original commit hash: 17db79e8b213205972be88833957b8533957c6f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglPch/IncludePrivate/Library/PeiUsbTypeCMapSupportLib.h
ClientOneSiliconPkg/Fru/TglPch/LibraryPrivate/PeiUsbTypeCMapSupportLib/PeiUsbTypeCMapSupportLib.c
ClientOneSiliconPkg/Fru/TglPch/LibraryPrivate/PeiUsbTypeCMapSupportLib/PeiUsbTypeCMapSupportLib.inf
ClientOneSiliconPkg/Fru/TglPch/PeiLib.dsc
ClientOneSiliconPkg/Fru/TglPchEmbedded/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf

================================================================================ 
Commit: dbe0c534e55e6f24ed8edd9ca94fdfe4552e8b82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:13 2020 -0700 
-------------------------------------------------------------------------------- 
Implement PCIe HW EQ for SIP17 controller

1. Created PCIe gen5 Link EQ related policy items and SETUP items.
2. Added PX32 related registers definition in CpuPCieRegs.h for ADL-S
3. Implemented gen5 HW EQ flow in PeiCpuPCieSip17InitLib.
4. Implement abstraction layer in PeiCpuPCieInitFruLib for supporting all generations.
5. Fixed the PL16L01EC ~ PL16L1415EC offset incorrect issue.
6. Moved HwEqGen4CoeffList from CPU_PCIE_ROOT_PORT_CONFIG to PCIE_RESTRICTED_COMMON_CONFIG.

Hsd-es-id: 1608198268
Original commit date: Wed Jan 8 17:02:39 2020 +0800
Change-Id: Icc2bffb4e4cebbaf70a896f8f66abfe3b7e885f8
Original commit hash: a8dc519622c864a3c0cd4477eaeb2f79d2a84210

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieInitFruLib/PeiCpuPcieInitFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Library/PeiCpuPcieInitFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Fru/TglCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip16InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Gen4/Library/PeiCpuPcieSip17InitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 8371e78c1ea5dcc794705466b48feeb247173279 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:10 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS exposing all USB ports as User Connectable. Should be corrected per platform USB routing for TGL-Y and TGL-H.

According to TGL-Y and TGL-H USB port mapping, modify _PLD and _UPC

Hsd-es-id: 16010657991

Original commit date: Tue Jan 14 11:21:09 2020 +0800
Change-Id: Idac418839c8b22256b5b4537530839e9d725fb77
Original commit hash: 6adf1d5e098641453e31aca6782cb08a5b602747

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglHDdr4Rvp.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglYLp4Rvp.asl

================================================================================ 
Commit: 2775ae30b6dde1a15d787f9f7dbccf6f3cc35d61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:10:07 2020 -0700 
-------------------------------------------------------------------------------- 
SaPlatformInitAdvancedDxe should not use Intel Setup Variable

Hsd-es-id: 14010455765
Impacted Platforms: ADL,JSL,RKL,TGL

Original commit date: Thu Dec 12 11:52:29 2019 +0530
Change-Id: I369191c68d3864f78f2a51428ccfd0fc5d10ed92
Original commit hash: 3e77d9795b1b127a3c97d3871db44d7943ac5a21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SiPkg.dec
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: 4e06e2e657cad66f64934e6f64ecf7f589e9fe9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:57 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 14 03:56:42 2020 +0000
Original commit date: Tue Jan 14 03:56:42 2020 +0000
Original commit hash: d2830b7fabbb3d0a532c1bfe24e70a93b8424e9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fde51dba354ffe7d5ffc12f4b65dd0eea2d209db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:55 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/PlatformInitAdvancedPreMem,PlatformInitAdvancedPostMem: Clean up unused contents from INFs

This commit cleans up unused/duplicated contents
such as PCDs, libraries, PPI and GUID from the INFs,
also adds missing PCDs, libraries, PPI and GUID to the INFs
for PlatformInitAdvancedPreMem and PlatformInitAdvancedPostMem.

Hsd-es-id: 1707142882
Original commit date: Fri Jan 10 18:57:26 2020 -0800
Change-Id: Ief7da86bf73e1039f04ec0562f129c2b649f37cc
Original commit hash: 1f0b2db8c3ea650385d57a667ecb832a703429e6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 6c6086ca1e37e266131f80b12f3515aae308ff43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:52 2020 -0700 
-------------------------------------------------------------------------------- 
[SBX] SwSandbox is internal only code we need to rename related folder - Part2

Fix typo SbxPchRestricted
Fix typo SbxCpuRestricted

Hsd-es-id: N/A
Original commit date: Mon Jan 13 13:46:16 2020 +0800
Change-Id: Iaf225ff6c99569efed0f3405c5e8c6472a8a1f2b
Original commit hash: baa1d460127afead740a8993521bd0cf471911d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0e33303ab6dd6d513d16b2384c5e6cfd6943a8b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:45 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove BaseDebugPrintErrorLevelLibCmosPcd

BaseDebugPrintErrorLevelLibCmosPcdis not used by platform, we can start
clean up BaseDebugPrintErrorLevelLibCmosPcd under ClientCommonPkg:
  ClientCommonPkg/Library/BaseDebugPrintErrorLevelLibCmosPcd/
and clean up related codes in ClientCommonPkg/ClientCommonPkg.dec

Hsd-es-id: 1507699218
Original commit date: Fri Jan 10 14:50:16 2020 +0800
Change-Id: I8de1776d62d5116bb77f7b0df1f7ce92e394b2b2
Original commit hash: ff2e0784f0c738536e3b009b9eb26a770b47f41c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Library/BaseDebugPrintErrorLevelLibCmosPcd/BaseDebugPrintErrorLevelLibCmosPcd.c
ClientCommonPkg/Library/BaseDebugPrintErrorLevelLibCmosPcd/BaseDebugPrintErrorLevelLibCmosPcd.inf

================================================================================ 
Commit: bcf121d2acb2734df80b15d8c9fb09199d8eb96b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:36 2020 -0700 
-------------------------------------------------------------------------------- 
Restore MscnBar/Size of CPU TraceHub while S3 resume.
  Save TraceHubMemBase to variable and then use it to calculate MscnBar/Size while S3 resume.

Hsd-es-id: 14010011061
Impact_Platforms: TGL, RKL, ADL, JSL

Original commit date: Thu Jan 9 11:12:01 2020 +0800
Change-Id: Icb6d54fcdbc9c69b9168a95326d4ed7f8a7d9bfc
Original commit hash: 4406e95971f9d141a830d5f90fdd9102b1e73808

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/TraceHubDataHob.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
TigerLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.c
TigerLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.h
TigerLakePlatSamplePkg/Platform/SaveTraceHubConfig/Dxe/SaveTraceHubConfig.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: f784e8a2d3938df801ac5eb6ad669f743aeaf1f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:34 2020 -0700 
-------------------------------------------------------------------------------- 
BIOS fails on write to MSR 0x65C (powerLimit).
 - PLATFORM POWER LIMIT MSR 0x65C has wrong bitfield define in ADL RDL 0.8
   This caused an Cpu Exception in HSLE boot.
   Updated the bitfields to the match from other generations.

Hsd-es-id: 1307155281
Original commit date: Fri Jan 10 15:53:15 2020 +0530
Change-Id: I67d0fdc71b15b0fe7a195e0743bdb5fd8776f86e
Original commit hash: ec19e1aa5cc435857ed7337a5334513af03f41b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/AdlMsr.h

================================================================================ 
Commit: f4713dce5aef9223ebdcdd88b6243b5ff8a1fa23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:29 2020 -0700 
-------------------------------------------------------------------------------- 
FspPkg/PlatSamplePkg/FspSerialIoUartDebugHelperLib: bios is asserting [FspGlobalDataInitPei] with daily bios 3025

Fixed missing UART number update in FspSerialIoUartDebugHelperLib
Added Mode update in PeiSiPolicyUpdate

Hsd-es-id: 22010107295
Original commit date: Mon Jan 13 12:43:22 2020 -0800
Change-Id: I036b787d942070c980804d629164037517236340
Original commit hash: 5b52debcc515955b560d7e5de93e42314dd0362c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: 82f2d10aeb7f514e4ef8f6be73e9cfe4333f7c3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:26 2020 -0700 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Features/Dptf: [TGL] DPTF PCH FIVR RFI/EMI ACPI primitives are failing

Added w/a in BIOS to match the parent method format with child method to return a package.

Hsd-es-id: 2209241969

Original commit date: Thu Dec 19 16:05:30 2019 -0800
Change-Id: I642b7f51c4961b2be6dceb6d09e4109e5d5960ad
Original commit hash: fba4a610584908ec12ee1626fcabddb772451cd1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl

================================================================================ 
Commit: 043ca6460207bd7443e88e5b489d56a9a6a5f24c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:25 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSilicon/PeiItssLib: Enable legacy interrupt routing for SPE PCIe RP using ITSS Policy Register.

- added new ITSS Message Decodor control register and union defining bits
- added new general purpose ITSS config function to itsslib
- added workaround to enable legacy routing for itsslibver2

Hsd-es-id: 1507666607
Original commit date: Tue Dec 24 10:06:27 2019 -0800
Change-Id: I33615af7b321d033cd785f4f8ecfce35c8d85d91
Original commit hash: 46437c93ec04b8b6d04c2569ed0a3da9d67b3dbd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/IncludePrivate/Register/ItssRegs.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibInternal.h
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer1.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer3.c

================================================================================ 
Commit: 7acd6f476942bc931aa0378e42522f33e1029895 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Jan 13 09:01:04 2020 -0800
Change-Id: Ia28dfcb357a37223ff21a2bf3ef4b75fadff4bd4
Original commit hash: 0cc404adadf26ac348ac282689253de975ef91a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7f1444ad4a4d6617a71de005530a557bff7acf22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:15 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: BIOS Guide updatesfor USB IP V19 programs - rev3

Disabling HSII, TTE prefetcher enable, LTV-Limit update, USB2 U0 LT enable,
TTE Policy to prevent mis-uFrame check and disable INTR Complete-Split limit
to 3 uFrames, updated CP13-16 DEEMPH parameters for ADP-LP/S, disabling
ODMA ACK credit check to improve performance, set USB3_UX_ENTRY_DELAY_GEN2
to 0x2 for ADP-S

Hsd-es-id: 1809425367

Original commit date: Fri Dec 20 14:03:52 2019 +0100
Change-Id: If2099fae7ec89aab4b62baed6b767cfae5c34c5b
Original commit hash: 8862e9f5013031deaef17b2bea216dfdbaa8e00b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: b62531d24236f261a66726b0987510e06cc6d562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3031_00

Hsd-es-id: no sighting
Original commit date: Mon Jan 13 08:08:15 2020 -0800
Change-Id: I1a7ee964b860b697b509550f833a6dcbe65aeb45
Original commit hash: 017eeda7ebc5a19aee9a486d4e928a8354a804d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 95f8f056be406322b6c251b6131fa9efef373199 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:09:00 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Misc: Fix File Headers

File headers missing Intel Confidential tag.

Hsd-es-id: 22010056151
Original commit date: Sun Jan 12 08:49:48 2020 -0800
Change-Id: I69d2164ada523b61056148fb922ed98bd34d5068
Original commit hash: b232aa93ce836e374e0c1c39331641a820a20528

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock.h
ClientOneSiliconPkg/Include/Guid/AcpiS3Context.h
ClientOneSiliconPkg/Include/Guid/ConsoleOutDevice.h
ClientOneSiliconPkg/Include/Guid/MemoryTypeInformation.h
ClientOneSiliconPkg/Include/Library/CacheAsRamLib.h
ClientOneSiliconPkg/Include/Library/ConfigBlockLib.h
ClientOneSiliconPkg/Include/Library/ResetSystemLib.h
ClientOneSiliconPkg/Include/Library/Tpm2CommandLib.h
ClientOneSiliconPkg/Include/Ppi/FspmArchConfigPpi.h
ClientOneSiliconPkg/Include/Ppi/PlatformSpecificResetHandler.h
ClientOneSiliconPkg/Include/Ppi/PlatformSpecificResetNotification.h
ClientOneSiliconPkg/Include/Ppi/SmmControl.h
ClientOneSiliconPkg/Include/Ppi/TpmInitialized.h
ClientOneSiliconPkg/Include/Protocol/PlatformSpecificResetFilter.h
ClientOneSiliconPkg/Include/Protocol/PlatformSpecificResetHandler.h
ClientOneSiliconPkg/Include/Protocol/SmmVariable.h
ClientOneSiliconPkg/Include/SmbiosCacheInfoHob.h
ClientOneSiliconPkg/Include/SmbiosProcessorInfoHob.h
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/BaseCacheAsRamLib.inf
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/DisableCacheAsRam.c
ClientOneSiliconPkg/Library/BaseCacheAsRamLib/Ia32/Cpu.nasm
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/BasePciExpressMultiSegLib.inf
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/BasePciExpressMultiSegLib.uni
ClientOneSiliconPkg/Library/BasePciExpressMultiSegLib/PciExpressLib.c
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/BasePciSegmentMultiSegLibPci.inf
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/BasePciSegmentMultiSegLibPci.uni
ClientOneSiliconPkg/Library/BasePciSegmentMultiSegLibPci/PciSegmentLib.c
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.inf
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/FspPciExpressMultiSegLib.uni
ClientOneSiliconPkg/Library/FspPciExpressMultiSegLib/PciExpressLib.c
ClientOneSiliconPkg/Library/PeiReadyToInstallMpLib/PeiReadyToInstallMpLib.inf

================================================================================ 
Commit: 66999a59d5635b95ce9613512b45d18760d908c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jan 13 13:38:36 2020 +0000
Original commit date: Mon Jan 13 13:38:36 2020 +0000
Original commit hash: 38d40c2216ec55a4928fd2a187196fc7b394af16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e8d75278a746ea189640f7fd9129917d6cf26fb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:49 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove VariableSmi, SetTimerPeriodDxe, IrqBoardInfo.h and IrqTableInfo.h

Remove the following files:
  ClientCommonPkg/Include/Protocol/IrqBoardInfo.h
  ClientCommonPkg/Include/Protocol/IrqTableInfo.h
  ClientCommonPkg/Include/Guid/VariableSmi.h
  ClientCommonPkg/Universal/VariableSmi/*
  ClientCommonPkg/Universal/SetTimerPeriodDxe/*
And modify ClientCommonPkg/ClientCommonPkg.dec to remove gVariableSmiGuid.
And modify related files.

We don't support legacy BIOS any more, so remove them.

Hsd-es-id: 1507692722
Original commit date: Tue Jan 7 15:36:32 2020 +0800
Change-Id: I3600b15ad97cca5da99e25d44d07493d638edd58
Original commit hash: 72b2bac6d0fadbb282d5011c0eb8b9c968cc1951

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Guid/VariableSmi.h
ClientCommonPkg/Include/Protocol/IrqBoardInfo.h
ClientCommonPkg/Include/Protocol/IrqTableInfo.h
ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriod.c
ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriodDxe.inf
ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.c
ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.inf
ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.c
ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.inf
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 00c5e93fd0fccbaa0e638cd19e66b804b38e6d2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:42 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Tools/BpmGen: Remove it

Already use ClientCommonPkg/Tools/BpmGen2.

Hsd-es-id: 1507697888
Original commit date: Thu Jan 9 18:26:01 2020 +0800
Change-Id: Ib85bbacc98d468a7eb8bba5915dd892a511a239b
Original commit hash: cc5cbd08c2d070620175d80f52451c23fd9d46c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Tools/BpmGen/BpmGen.c
ClientCommonPkg/Tools/BpmGen/BpmGen.exe
ClientCommonPkg/Tools/BpmGen/BpmGen.h
ClientCommonPkg/Tools/BpmGen/GNUmakefile
ClientCommonPkg/Tools/BpmGen/Makefile

================================================================================ 
Commit: a993e4fc678f91e004dab58d6bebf68e81963a92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:27 2020 -0700 
-------------------------------------------------------------------------------- 
[SBX] SwSandbox is internal only code we need to rename related folder

1. Rename SwSandboxBoardPkg to SwSandboxRestrictedBoardPkg
2. Rename SwSandboxFspBinPkg to SwSandboxRestrictedFspBinPkg
3. Rename SwSandboxFspPkg to SwSandboxRestrictedFspPkg
4. Rename ClientOneSiliconPkg/Fru/SbxCpu to ClientOneSiliconPkg/Fru/SbxRestrictedCpu
5. Rename ClientOneSiliconPkg/Fru/SbxPch to ClientOneSiliconPkg/Fru/SbxRestrictedPch
6. Rename ClientOneSiliconPkg/Product/SwSandbox to ClientOneSiliconPkg/Product/SwSandboxRestricted

Original commit date: Fri Jan 10 09:48:56 2020 +0800
Change-Id: I7b2f7e9aeb1cc4924b9e9c047ea6d08e1b53b4c0
Original commit hash: 18fc3332e2e18624ec0e498bb0f20aed312e0810

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 38ed8128799f64402c6bcd7a787e07c9c6985f39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Jan 12 08:48:26 2020 -0800
Change-Id: Ia8ac7fb820ad4a0be64864ca701468bfc7dfee25
Original commit hash: 27e05a364e7478ce83445dd3eb292a1208369461

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6a7121fccf1f034b5944d309088f25f5783938c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3027_00

Hsd-es-id: no sighting
Original commit date: Sun Jan 12 08:08:44 2020 -0800
Change-Id: Idad2aad453c5588e92029ae34229af86cb05f93d
Original commit hash: c46c8a27963c4f1e68aa073573c519ef081d8f53

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1efa2a349dd9ba460df3579f6fe0e2fc77053dc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Jan 11 09:00:57 2020 -0800
Change-Id: I6e0a634a0a16bcb9bb08ed862e194ff9c8d776bf
Original commit hash: 936b5523c644756e966cdc9d41d0fb5e08ed6239

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b55652a61a6542f2c8028709edb1db474c05c35e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:08:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3026_00

Hsd-es-id: no sighting
Original commit date: Sat Jan 11 08:11:48 2020 -0800
Change-Id: Ia1f9f423e9691f37ca279482af417a439c3e34da
Original commit hash: 5fe000e3e2fefb6a79002029cd5d4723a87da3af

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0fc490d034e0bf6d8ab4bcbbe55dd63bbbff9d27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:53 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Jan 11 01:04:22 2020 +0000
Original commit date: Sat Jan 11 01:04:22 2020 +0000
Original commit hash: 15ce080b0508bc1dc9bd357a578062adcf8a6429

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03827832f7a98060092f8de883a5c5a6bc8ad988 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:51 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x56

Hsd-es-id: 22010074142
Original commit date: Fri Jan 10 13:53:29 2020 -0800
Change-Id: I3552139f19269ede03f05ac979aed33bfe6baab7
Original commit hash: 7685ebfd2fc54fcda15142b06f0453fb954c81a2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000054.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000056.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt

================================================================================ 
Commit: 254d855b5b2ac35fc3f1184d078a87f76242e924 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:50 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: TGL U/Y Security [TXT]: SUT loops at PC AC10 after issuing LT reset once secret bit is asserted in TXT environment

Issue:
    System fails to boot after issuing warm reset once secret bit is asserted in TXT Environment

Root Cause:
    TXT clean read test gets into endless loop due to CPGC Channel Assignment is not configured because Pre-Training stage did not run in Warm Reset flow

Change:
    Adding Warm Reset flag to Pre-Training phase in MRC Call table

Hsd-es-id: 16010100592
Original commit date: Fri Jan 10 12:52:42 2020 -0800
Change-Id: I21a06edac16d3027d01f39ae95bd49d6ca753197
Original commit hash: bf3fd0a80c8e027af8f0030527e9c176f3990794

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 2a68cc54f6bf1a8cbe1b9337891807624d7059c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:40 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 10 20:27:31 2020 +0000
Original commit date: Fri Jan 10 20:27:31 2020 +0000
Original commit hash: 870fef4a660ab2ffc21e6c707879365f3c595cba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 487dc53b14c488394a31095c83a3714736af21b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:39 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Copyright year update for batch files

Updated batch files to reflect 2020 instead of 2019

Hsd-es-id: None
Original commit date: Tue Dec 31 13:18:15 2019 -0800
Change-Id: Ib9c7648c9d81f05b45a604d5066a4564c08da333
Original commit hash: 9f841c6e0125676ceeb9da0307226b4632460e6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 94d27cbc63d7dea86c8a37b29775aad9aa533bb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:37 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.5.2.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: None
Original commit date: Thu Jan 9 14:08:59 2020 -0800
Change-Id: I2b0e8bd2ef1f50239360c830badee05226749142
Original commit hash: ae2ef8f4ac7d4df58ef0cc01d7e86407aad0f988

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a0e5053dccdb4406aa1df7e721248327e62396f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:36 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Dec 26 22:47:07 2019 +0000
Original commit date: Thu Dec 26 22:47:07 2019 +0000
Change-Id: I60980451538f18688f63594bddaafc3349b614f5
Original commit hash: b8e9e3b01ce87f53e0d6cfabc4d186b7399a8cbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a4472d32df2eed0398093f7086655f75a0200d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:35 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-A0][MEM][MRC] RdT Min/Max limited to +/-31

Issue:
  Incorrect RdT margin results for Unmatched configs

Root Cause:
  ChangeMargin is limiting to +/-31 regardless of Unmatched RdT

Fix:
  Add code to check if Unmatched RdT and increase range to +/-63

Hsd-es-id: 14010633345
Original commit date: Thu Dec 26 13:29:39 2019 -0800
Change-Id: I81ada197021820f6fb2240c8416a41b3dd6cc4ce
Original commit hash: f9df4cddd2cc03c760b840ca84db3c27a96276df

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: dabdb206ee28a2f2a9c175d6cfd09b44f8a512be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:33 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Dec 26 21:59:06 2019 +0000
Original commit date: Thu Dec 26 21:59:06 2019 +0000
Change-Id: I6265df31b956aabd9548abb4cb7b02f553f15f2d
Original commit hash: be17dc0e26a41bfae4e84fca4cd4ae33b8b58ac0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f7e80a0d6ea7947989dfdfc425fa91d306413b20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] LPDDR4x switch Vddq V-F Curve

Issue:
    LPDDR4x currently defaults Vddq to 1100mV

Root Cause:
    Added code to move Vddq to follow a static V-F curve instead of per part training, V-F curve is developed from Signal Integrity data and current silicon regression for LP4 is running 4266 at 700mV VID
    New code will only apply when NewFeatureEnable2 is set and until then use 700mV for all LPDDR.

Change:
    Adding code for Vddq linearly calculation to set V-F curve based on the data rate (details in attachments section of Tracker-link), default setting to Vddq=700mV if Auto Vddq=V-F curve

Hsd-es-id: 2209997882
Original commit date: Wed Dec 18 16:53:34 2019 -0800
Change-Id: Iff3f64d72b9088968483ae8eb6098bf4abb8eeb4
Original commit hash: a45a8f6803520d74dabf60aa0ff2c4e37a5d4fe6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a165684347f082732656439b5910a2124981356b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:30 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 24 20:17:33 2019 +0000
Original commit date: Tue Dec 24 20:17:33 2019 +0000
Change-Id: I39eb654e808fb29f4089c462164d834c6001e98d
Original commit hash: fa304cbf3b4c2607170de365949bd659ce80d152

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b792cd4f5381c9ddd14c111b374e3d8944056740 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:28 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: [TGL][MRC] Power Bits to be setup after MRC is done with training

These register field settings will disable unused leg segments to save power.  Side effect is RMT after this setting will give incorrect results.

DDRDATA_CR_DDRCrDataControl0_0_0_0_MCHBAR TxDeskewForceOn 0x0
DDRDATA_CR_DDRCrDataControl0_0_0_0_MCHBAR RxDeskewForceOn 0x1
DDRCCC_CR_DDRCRPERBITDESKEW2_0_0_0_MCHBAR txdeskewpoweren 1

Hsd-es-id: 22010011085
Original commit date: Tue Dec 17 10:02:57 2019 -0800
Change-Id: I9983a2493afc4991cf9af24d105979bc006bffe9
Original commit hash: a554543ea40c02f6b648aa985e314ca92ffc8e4d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: d560e4d2abe4c76a21bdf2e159ed8f19292f8b88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:27 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 24 20:00:48 2019 +0000
Original commit date: Tue Dec 24 20:00:48 2019 +0000
Change-Id: Id9ac6597d989bf36d7ddb67e499650f21add588c
Original commit hash: 08efbcbc9870d49b70f4862b28b5f43144513f18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b1598f06b6ad1c1ad52a5705b95ae0b4049633bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:26 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/Memory/TGL: [TGL][MRC] VccDLL Bypass for Memory Freq <= 2133

VccDLL Bypass for memory freq <= 2133

Hsd-es-id: 22010011071
Original commit date: Tue Dec 17 09:25:51 2019 -0800
Change-Id: I600bf9c48f6b67430ac1d7acf241a687c3d41a44
Original commit hash: 82590f3fe6abc7e52656f91e9c91b71c2197a6a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 2c790bf3f3b161c1957d9d866d3861cabf899dd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:24 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 24 19:31:30 2019 +0000
Original commit date: Tue Dec 24 19:31:30 2019 +0000
Change-Id: I93d8198c8b28e64688560d5bb4985d8a4912ccb3
Original commit hash: 00afb86a24b2441cae5c50b5ed35316343d65ee1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d826e03ab4d781f475822240d880833f44d19f4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:23 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: [TGl][MRC] VddQ CRs programming, for Vddq = 0.7 enablement

DDRDATA_CR_DDRCrDataControl3_0_0_0_MCHBAR RxPwrMuxSelVdd2 0x0
DDRDATA_CR_DDRCrDataControl5_0_0_0_MCHBAR TxDqPUpPreDrvVccddq 0x1
DDRCCC_CR_DDRCRVOLTAGEUSED_0_0_0_MCHBAR PredrvUseVcciog 0x1

Hsd-es-id: 22010011052
Original commit date: Tue Dec 17 08:58:24 2019 -0800
Change-Id: I163941ce69d4f2229a729be2696bff3b8cb481b3
Original commit hash: 7f854e2c30f80821d37636defa350cd644706d6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a253b5969d360bfbc7edb06c927b42683f0db3bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:21 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.5.1.0

Updating MrcVersion.h and ReleaseNotes

Original commit date: Mon Dec 23 13:38:16 2019 -0800
Change-Id: Ib45fc7da0142a4b043e94cf59faa26f3e07c79c2
Original commit hash: 29378ab9c10fd0c4916398d37166f36eea03b605

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f38e2830fe30cc599a30d19740f990a9d6e88bc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:12 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/*Pm: BIOS shall properly configure Power Management in EBG

Update the EBG xHCI PM settings according to the latest BWG v3

Hsd-es-id: 14010688926
Original commit date: Thu Jan 9 14:48:18 2020 -0600
Change-Id: I6e83ad54adb150a307c068cba7abefb845b051a1
Original commit hash: 98fbdbef04dadc6deb5dc5cb03993bebbc608f54

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 2ebdd77fe9632f970d8cb8cd7967919162578da7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3025_00

Hsd-es-id: no sighting
Original commit date: Fri Jan 10 08:08:03 2020 -0800
Change-Id: I83db69958046405d463b90109261b1a90f2b1566
Original commit hash: 13b3dddcce634c5498a2c4d3d8f0306ed1702321

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 42354da935b6fe5b6f1a656c012bf9cf21e389fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:04 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg/Library/PeiDxeSmmThunkLib: Remove it

Remove the following files:
  ClientCommonPkg/Include/Library/ThunkLib.h
  ClientCommonPkg/Library/PeiDxeSmmThunkLib/*
And also modify related files.

We don't support legacy BIOS any more, so remove them.

Hsd-es-id: 1507691749
Original commit date: Tue Jan 7 13:18:25 2020 +0800
Change-Id: I1021424e144bf060066f417fc02275395091af20
Original commit hash: 6ba109e8414eac8f1557d39b3b19beed9bb7f7b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Library/ThunkLib.h
ClientCommonPkg/Library/PeiDxeSmmThunkLib/Ia32/Thunk16.nasm
ClientCommonPkg/Library/PeiDxeSmmThunkLib/Ia32/x86Thunk.c
ClientCommonPkg/Library/PeiDxeSmmThunkLib/PeiDxeSmmThunkLib.inf
ClientCommonPkg/Library/PeiDxeSmmThunkLib/x64/Thunk16.nasm
ClientCommonPkg/Library/PeiDxeSmmThunkLib/x64/x86Thunk.c
TigerLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 8c99c0f2f461d6e68d36b1a25443761a36e9a435 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:03 2020 -0700 
-------------------------------------------------------------------------------- 
Correct Flash Descriptor Index for Flashmap 0 in SpiAccessLib Library.

The number of SPI Flash Components is present in FLMAP0 register(Bit 8-9),
i.e, it should be the Index 1.
This means, in the SPIBAR + FDOC(0xB4) register, the FDOC.fdss value should
be 0x0, and FDOC.fdsi should be 0x1, for selecting FLMAP0 register.

Similar implementation is done in SpiGetFlashComponentsNumber() function as well.

Hsd-es-id: 1507689490
Original commit date: Thu Jan 9 16:50:04 2020 +0530
Change-Id: I01cdbba7d16ccd35150e515800c218bc5cdbc982
Original commit hash: 3d3f2345e44e1e4114f9d26573a70de1f47257e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Library/PeiDxeSmmSpiAccessLib/SpiAccessLib.c

================================================================================ 
Commit: 752731b256e696126d224379a585ef502396d6f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:07:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] JSL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Fri Jan 10 02:02:31 2020 -0800
Change-Id: I7bae97a76209347d6f57e76352b0a64d45a6b1a9
Original commit hash: 2e1373c5b92b78d9341809569ddcdd109c1f59d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuNvsAreaDef.h

================================================================================ 
Commit: e5c6ad6fc19779509e724cc0ddb22d7729fdbe4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:59 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/BtGAcmUpdateHelpersLib: Boot Guard ACM / uCode Capsule Support While PcdBiosGuardEnable == TRUE

Boot Guard ACM / uCode Capsule Support While PcdBiosGuardEnable == TRUE.

Hsd-es-id: 1507236870
Original commit date: Mon Dec 23 20:11:04 2019 +0800
Change-Id: I7bdb8b960322e328819f1d0ca6aafcbbf567d3b7
Original commit hash: 894ca51ea4c26afcc885f7c2450be983a97c61b5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/BtGAcmCapsulePkg.dsc
TigerLakePlatSamplePkg/BtGAcmCapsulePkg.fdf
TigerLakePlatSamplePkg/BtgAcmCapsulePkg.dsc
TigerLakePlatSamplePkg/BtgAcmCapsulePkg.fdf
TigerLakePlatSamplePkg/CapsuleUpdateConfig/BtGAcm.bin
TigerLakePlatSamplePkg/CapsuleUpdateConfig/BtGAcmHeader.bin
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BtGAcmUpdateConfig.ini
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosUpdateConfig/BtgAcmUpdateConfig.ini
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/CapsuleRecoveryGen/SplitFv.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenBiosUpdateImages/GenBtGAcmUpdateImages.bat
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GetFwVersionFromBin/GetBtGAcmIdFromBin.py
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 3fe550db2c348d34f3643041c9de759973bd8653 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:56 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CoreMsrcommon.h Remove #define MSR_CORE_THREAD_COUNT

Convert BIOS MSR definitions from macros to structure format and remove the macro definition
This patch is to convert MSR_CORE_THREAD_COUNT

Hsd-es-id: 1507608826
Original commit date: Wed Jan 8 20:27:11 2020 +0800
Change-Id: I058278e5e7ea84ce79ef00a70c076a91ff034946
Original commit hash: 1fb51615a24e5a574d018327e577af9a5999d452

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/Register/CoreMsrcommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
TigerLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: f3b1f464eb3629787e629ba447c4390666ca4612 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:52 2020 -0700 
-------------------------------------------------------------------------------- 
Add error handling when RCRB BAR of PCIe SIP17 controller is not initialized

Hsd-es-id: 1507699177
Original commit date: Fri Jan 10 12:55:46 2020 +0800
Change-Id: Iea0ce772a0d2d7a43d1282ee9e22f5e492ed06fe
Original commit hash: 556c0bc21bf54c39d9634d0a35fc5e33c0de9e0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 82a7f446891d0c89d22af72440c65fea9a2887bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U A3 GT- 19H1][CONS]UP3][GCS]Require default BIOS settings for GCS

1. Require updated BIOS settings for GCS to make all interfaces work in a single software release
2. Add GCS config patch table

Hsd-es-id: 16010151667
Original commit date: Thu Jan 2 14:48:58 2020 +0800
Change-Id: Ie04ee0fe4a8871ab8bb1298631346437d2d01727
Original commit hash: 15573aa10806eb36101f824c9c0f942a26c660cb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: daac10c8a14d9e2a85135afa749dc72126d987de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:45 2020 -0700 
-------------------------------------------------------------------------------- 
Remove Legacy USB related code

We don't support legacy USB any more, clean up all Legacy USB related
code in AlderLakePlatSamplePkg, JasperLakePlatSamplePkg,
RocketLakePlatSamplePkg and TigerLakePlatSamplePkg.
Then remove ClientCommonPkg/LegacyUsb.
USB RMRR is for legacy USB reservation (CSM usage). CSM has been
removed, we should also remove USB RMRR related code in
ClientOneSiliconPkg.

Hsd-es-id: 1507645508
Original commit date: Wed Dec 18 16:15:53 2019 +0800
Change-Id: Id6c31c7a3f5aa950b167ec480bfcbf470f177ec7
Original commit hash: 8c0dfb15d8015f316ad153d38cda5424630b4b5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/LegacyUsb/LegacyUsbConfig.h
ClientCommonPkg/LegacyUsb/Protocol/UsbController.h
ClientCommonPkg/LegacyUsb/Protocol/UsbPolicy.h
ClientCommonPkg/LegacyUsb/Setup/Usb.hfr
ClientCommonPkg/LegacyUsb/Setup/Usb.uni
ClientCommonPkg/LegacyUsb/Setup/UsbSetup.c
ClientOneSiliconPkg/Include/ConfigBlock/Vtd/VtdConfig.h
ClientOneSiliconPkg/Include/DmaRemappingTable.h
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/Dmar.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c

================================================================================ 
Commit: b986d1156f0a481bed308190006f09538a512a6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-UP3] [GFX] Hybrid graphics functionality not supported by some third party cards.

PCH slot, add fixed PcdHgEnable to .inf file
PEG slot, make setup option to select PCH/PEG slot. By default slot selection will be PCH.

Hsd-es-id:14010644042

Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: Thu Jan 9 18:38:14 2020 +0530
Change-Id: I30f7a09de9b8240362e02e96ff73d0c34f3da997
Original commit hash: d058be4141c4d233f0c8593bbf98801f17a6369a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/HgInfoHob.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: dbeb4e1c0361678b4ccb0b3eea0a72b95a824181 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:41 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove BaseI2cDriverLib under ClientCommonPkg

BaseI2cDriverLib is not used by platform, we can start clean up
BaseI2cDriverLib related codes under ClientCommonPkg:
  ClientCommonPkg/Library/BaseI2cDriverLib/
  ClientCommonPkg/Include/Library/I2cDriverLib.h
And also modify related files in PlatSamplePkg.

Hsd-es-id: 1507694204
Original commit date: Wed Jan 8 11:20:08 2020 +0800
Change-Id: Ibb1a0f3fbfb0dfd760034bfb59054916b77e4a2a
Original commit hash: 80cb692d3a3e09e45cf66b88b27829fe5b566e77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Include/Library/I2cDriverLib.h
ClientCommonPkg/Library/BaseI2cDriverLib/AcpiFindDeviceWithMatchingCid.c
ClientCommonPkg/Library/BaseI2cDriverLib/BaseI2cDriverLib.inf
ClientCommonPkg/Library/BaseI2cDriverLib/DriverUnload.c
ClientCommonPkg/Library/BaseI2cDriverLib/EntryPoint.c
ClientCommonPkg/Library/BaseI2cDriverLib/GetControllerName.c
ClientCommonPkg/Library/BaseI2cDriverLib/GetDriverName.c
ClientCommonPkg/Library/BaseI2cDriverLib/PciInfo.c
TigerLakePlatSamplePkg/Features/I2c/I2cTouchPanelDxe/I2cTouchPanel.h

================================================================================ 
Commit: 926cf1221c2710aa74d5f4737399aaeaa4f78135 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:40 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Board ID is not correct in SMBIOS type-2

Add one element into board name list when board id is 0x0B

Hsd-es-id: 1507696488
Original commit date: Thu Jan 9 20:18:46 2020 +0800
Change-Id: I28d5aa8459f208862cba43992826229ea77f0d23
Original commit hash: c3aa56a4ef190439eed8ec87fa831097367bdab8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c

================================================================================ 
Commit: 6872c8d0205708d3394056b6f3b5c7900dbc3d67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:34 2020 -0700 
-------------------------------------------------------------------------------- 
Removed CPU Flag checking for CPU TraceHub
  Replace CPU Flag checking by IsCpuTraceHubSupport()

Hsd-es-id: 1507668671
Impact Platforms: RKL, JSL, TGL, ADL

Original commit date: Fri Jan 3 16:29:41 2020 +0800
Change-Id: I435862f27fca3c66f7301ecf731f3ca45f15128a
Original commit hash: 642a264941b2a8b05890e2f75a13fd46a21c6c59

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibIcl.inf
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf

================================================================================ 
Commit: dc7d7a18885b828294ff10ca29e09f7dba618785 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:33 2020 -0700 
-------------------------------------------------------------------------------- 
Power Limit 3 Duty Cycle " spelling mismatching in BIOS setup, Showing as " Powet Limit 3 Duty Cycle "
 - Corrected the String

Hsd-es-id: 16010665582
Original commit date: Thu Jan 9 15:16:06 2020 +0530
Change-Id: Iced8bec6a0ae9cfdc715bb492101bc004bde1f32
Original commit hash: ab209dd23a706229c37e567b18ce96a045b3fd53

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 7b8454f4ca4d631b24dcb4b63052168f3f9c442b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:27 2020 -0700 
-------------------------------------------------------------------------------- 
Invalid usage of static local variable in FspSerialIoUartDebugHelperLib

Static local variable cannot be accessed in PreMem phase and should be cleaned up.

Hsd-es-id: 14010648694
Original commit date: Mon Jan 6 14:47:28 2020 +0800
Change-Id: I0d52774830cca50cd10459b577441b0840246315
Original commit hash: ef345c59a0775b6b1bd045f1c2d9edace14102c3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: cee1c98caf01508b34daa817403f5cdf251f6aa7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:25 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcdCpuSmmRestrictedMemoryAccess: Build error fix when disabling PcdCpuSmmRestrictedMemoryAccess

This change impacts to internal only.
PcdCpuSmmRestrictedMemoryAccess is disabled in building special pool enabled image.
The PCD is secified to X64 arch in EDK2 core code so needs to specify the arch and disable it.

Hsd-es-id: 2202772324
Original commit date: Wed Dec 11 17:22:00 2019 -0800
Change-Id: I2af12ee0b4c85c6744997d9c30519c04e95730f5
Original commit hash: 710c165e19f827e0380fc97d8a50a3b716a8c5fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
TigerLakeBoardPkg/BoardPkgPcd.dsc

================================================================================ 
Commit: d5caf3c3c22288faa93521647a1fd37bc9893c54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:24 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/SetupVariablePei: Comment correction in SetupVariableCache callback

This commit corrects the comments in SetupVariableCacheCallback
to avoid any future confusions.

Hsd-es-id: 22010041343
Original commit date: Thu Jan 9 13:33:47 2020 -0800
Change-Id: I10d65d9cb5f5f96f21e6b38447eb9b4af94c6cbe
Original commit hash: 5496ae63132927a19aecc47aa62495f15a3cdb4f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c

================================================================================ 
Commit: 7c133833335b1219c97ba76980ae9b3272088959 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:23 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Add ACPI and NFIT tables for 2LM only mode.

Hsd-es-id: 2209624592
Original commit date: Mon Nov 25 15:44:10 2019 -0800
Change-Id: I38852739ca4fcd3301871feac790a04b1890e8c5
Original commit hash: 97ea61fe40a210fd138cd3b8ccaa00dd6dddd104

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Dxe/NfitDxe.h
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c

================================================================================ 
Commit: a9baa5005be5cacb06e27b7b630fb42cc012760a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:21 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg, TigerLakePlatSamplePkg/BiosInfo: change macro name for BiosInfo size

Changes the macro name of BiosInfo size to BASE_FV_SIZE
to avoid any confusion. Also leaves todo comment to follow up
the duplicated entries for MCU.

Hsd-es-id: 22010047986
Original commit date: Fri Jan 3 22:23:46 2020 -0800
Change-Id: I98f2a81001b6c4681171ebcdd4529fc5359ccc52
Original commit hash: 83895b5b4fbd4bf329324d702a92f8f9fed0af0f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c

================================================================================ 
Commit: 0cac0ed0e22798fcf8bf5ee088adb331e5ca6a92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:15 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Misc File header cleanup

Add missing Intel Confidential tags to non-BSD files.

Hsd-es-id: 22010056151
Original commit date: Wed Jan 8 19:58:49 2020 -0800
Change-Id: I5b3b11b28d3129abf9c6233f1cbab6dd4a6ed5a0
Original commit hash: 77087420f375368680103622206a18345cbc5be7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.asm
ClientOneSiliconPkg/Include/Library/BootMediaLib.h
ClientOneSiliconPkg/Include/Library/SataLib.h
ClientOneSiliconPkg/Include/Library/TraceHubDebugLib.h
ClientOneSiliconPkg/Include/Library/TraceHubHookLib.h
ClientOneSiliconPkg/Include/Protocol/HeciAccessProtocol.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.asm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.inc
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.c
ClientOneSiliconPkg/Library/TraceHubDebugLibNull/TraceHubDebugLibNull.inf
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.c
ClientOneSiliconPkg/Library/TraceHubHookLibNull/TraceHubHookLibNull.inf
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/HsioDefine.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/HsioLib.asl
ClientOneSiliconPkg/Pch/Library/SecPchLib/Ia32/SecPchLib.asm

================================================================================ 
Commit: 45b0089334f4fb6d1416eca4b4a0e4054584a1ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:10 2020 -0700 
-------------------------------------------------------------------------------- 
Clean up CPU_CFL Flags [Phase2]

Hsd-es-id: 22010043865
Original commit date: Wed Dec 18 13:26:39 2019 -0800
Change-Id: Iaceaef0de24aac04450b623bf28951e55dda2518
Original commit hash: 78285cfdaf8a72d72cd174e1a589c497a803a9a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c

================================================================================ 
Commit: 34afd89e8ea951ea89fdf440eefee9d997242a78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:08 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiSaInitLib: Tune WRC for IOTG

Tune WRC for IOTG for TCC.

Hsd-es-id: 1409342996
Original commit date: Wed Dec 18 17:11:06 2019 -0700
Change-Id: Icb8277486320f277213078154cff650a76dfd3bc
Original commit hash: 8dfe8e0464e0e9dd704ccda0af9d4b0b425357cb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 2fa7034ddabd3095a3bb9e7a316894f4f45e0efc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Jan 9 08:58:09 2020 -0800
Change-Id: I4f225bdcf82e3f9ce69718a7d796657aa760652a
Original commit hash: 8a32fa7506ea563ffc2586bdff1724ad7bb17e4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 12ffa5cc5586522c8bdfb02a5ab0f7287d3fe6d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:06:02 2020 -0700 
-------------------------------------------------------------------------------- 
FspPkg: Serial Io Uart Provide option for not configuring native pin mux by FSP

Added support for Debug UART Pin Mux configuration in FSPM.

Hsd-es-id: 14010675289
Original commit date: Wed Nov 20 12:24:26 2019 -0800
Change-Id: Ie69b745b57344061ee253418868d6a010a0de625
Original commit hash: de007b18481f2937b6a165f12ae603c9ff70e1e3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c

================================================================================ 
Commit: 5f0928130d3d00790dc9ddae8775a0a14acf5e26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3024_00

Hsd-es-id: no sighting
Original commit date: Thu Jan 9 08:08:27 2020 -0800
Change-Id: I508caea233d6fd05f8939e5e8eba344219e2ad46
Original commit hash: 456290dad9ba99d5c5a7d0d966ab687448a7cb27

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 51049bd6f76546e67d016387b09fb029ed07503d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:52 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Add DDI port and PcieClkSrcUsage Upds to partial header.

Hsd-es-id: 14010664758

Original commit date: Tue Jan 7 16:52:26 2020 +0530
Change-Id: Ie1b2785f681036fc7753da7e10829294965b4c54
Original commit hash: cd401706ee9a7482ff220bee1b7f0386635db838

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: 7d3b2f1932dad9342b0416961244221bb63d9220 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:50 2020 -0700 
-------------------------------------------------------------------------------- 
Removing CPU_CFL Flag from C1S Branch
  -Clean Up
Hsd-es-id: 22010043865

Original commit date: Tue Jan 7 17:34:21 2020 +0530
Change-Id: I3d7fdea2f13a8a6e9b664dd9f6859b1833b52599
Original commit hash: 4bb75cd8f18f1207e31ee89b162a96fadfab4741

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HostBridge/AcpiTables/HostBus.asl
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.asm
ClientOneSiliconPkg/IpBlock/HostBridge/Library/SecHostBridgeLib/Ia32/SecHostBridgeLib.nasm
ClientOneSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: ff8180782e17c30922b6a04452e67c48bb9a46d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGet

For current design BaseTools supports both "if (PcdGet" and "#if FixedPcdGet"
for checking the value of FixedAtBuild Pcd,
however IpClean only supports  #if FixedPcdGetXXXX for now,
if we use "if (PcdGet" on the source code then IpClean won't be able to
clean up the relative code when we prepare the External code.

So make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGetXXXX

Hsd-es-id: 1507677995
Original commit date: Fri Dec 27 13:32:42 2019 +0800
Change-Id: Ia957bb61e2b2dcdd90047cf68f15e81b431593d8
Original commit hash: 4060256b07c39c93cf534a2746784866ef3254a9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/BtGAcmUpdateHelpersLib/BtGAcmUpdateHelpersLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/SmmSpiFlashCommonLib/SpiFlashCommonSmmLib.c

================================================================================ 
Commit: 068f1594c4754ab58e14302157b6f8eb8f28317e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:36 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGet

For current design BaseTools supports both "if (PcdGet" and "#if FixedPcdGet"
for checking the value of FixedAtBuild Pcd,
however IpClean only supports  #if FixedPcdGetXXXX for now,
if we use "if (PcdGet" on the source code then IpClean won't be able to
clean up the relative code when we prepare the External code.

So make all if statement of feature type FixedAtBuild Pcd to be #if FixedPcdGetXXXX

Hsd-es-id: 1507677995
Original commit date: Fri Jan 3 17:09:08 2020 +0800
Change-Id: I6920b8ee642ee796c2998303f20a2138f2483538
Original commit hash: 71acc74aa59c0e4d3f031a4067cb6dafb7c89b9b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c

================================================================================ 
Commit: 432ae984bbbd5df645dab623127d80453506ed87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:32 2020 -0700 
-------------------------------------------------------------------------------- 
Create PlatSamplePkg.dsc for TGL

Create PlatSamplePkg.dsc for TGL
It can build all inf files which under PlatSamplePkg with PlatformBuild.py

Hsd-es-id: 1608836854
Original commit date: Wed Dec 11 17:38:15 2019 +0800
Change-Id: Icbe57cf995819517a333231180d2261414f0f4be
Original commit hash: 51b6c12216d1328c5d3f28cea6d1dae7cafab0d3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/BoardReworkCompliance/BoardReworkCompliance.h
TigerLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceSmm.inf
TigerLakePlatSamplePkg/PlatformCommonLib.dsc
TigerLakePlatSamplePkg/PlatformDxeLib.dsc
TigerLakePlatSamplePkg/PlatformPeiLib.dsc
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/PlatformPkg.dsc
TigerLakePlatSamplePkg/PlatformPkgBuildOption.dsc

================================================================================ 
Commit: 6132fcae2d97f7abe2514195da8232a201275893 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:27 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format
 - Refactor FSP related modules

Hsd-es-id: 1507608814
Original commit date: Tue Jan 7 15:06:49 2020 +0530
Change-Id: I08701efe3566977dcffe8a24b7347fc85f104178
Original commit hash: f588b9b6d00001d813b0a6b240b8641f16ff872a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/FspInit/Pei/FspInit.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c

================================================================================ 
Commit: 28251c3b8779a818b5f9724846bb252f9f01eb34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:12 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MeUtils: [EBG A0 PO] BIOS doesn't send "Get ME type" in case of SV ME FW

The function MeBiosGetMeMode must return "ME_MODE_DFX_FW" in case of the
CurrentState[0:3] field in MEFS1 is set to 0x0F. Currently this function
returns "ME_MODE_FAILED". As the result of that any HECI messages aren't
sent to the CSME.

Hsd-es-id: 14010681834
Original commit date: Wed Jan 8 12:07:31 2020 -0600
Change-Id: Ic05322873babd83d11fe979182c6649a644c4ac1
Original commit hash: 63dd10efbc369e492e61d30db153ccdc39548592

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/PeiDxeSmmMeUtilsLib/MeUtilsCommon.c

================================================================================ 
Commit: 95650474408c250a92df0314f1d63202b5048325 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:08 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:  Update USB3.1 SSPE register programming.

Ports 5 and 6 on USB 3 side non functional after changing lane 8 and 9 ownership to PCIe
SSPE register should be set based on lanes used not ports

Hsd-es-id: 14010658936
Original commit date: Fri Jan 3 21:13:29 2020 -0800
Change-Id: Ib6feeafe2a32294367ceb2fce48221049dd3efc5
Original commit hash: 3c000dc9ef27300f2fef89e074c1bc464570803b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: ad3418f21ea54875b6a912ebcc694c59d7797c49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TGP-H] Incorrect PID used for ModPhy lane programming

Hsd-es-id: 14010650072
Original commit date: Thu Jan 2 14:17:26 2020 -0800
Change-Id: I4d3ada903d0b7b49d972d05327fcd80204270254
Original commit hash: a9667496b5982d6d7f87af4bdb0883da4f4a154e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiHsioLib/PeiHsioLibTgl.c

================================================================================ 
Commit: 3b03255157c2b791a466d16d5c20b306b0a0bb6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SmmControlDriver uses DEBUG_INFO for SMI control reg read/writes - too verbose.

Part 2 Changed DEBUG msg level from EVENT to VERBOSE.

Hsd-es-id: 14010340111
Original commit date: Fri Jan 3 13:52:21 2020 -0800
Change-Id: Ibc4158380c94cca750161386689a43daef4eb979
Original commit hash: 0800af7169f16e13978497bb44738be15e61cf6b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c

================================================================================ 
Commit: 1c740301a699d404e684368a296f8f350d7987b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:05:02 2020 -0700 
-------------------------------------------------------------------------------- 
Implement latest ADL 2LM Init flow.
- Program new register for ADL 2LM Astro controller

Hsd-es-id: 16010501482
Original commit date: Mon Dec 23 16:08:22 2019 +0530
Change-Id: Icf7d753f6f49ad84820542fd559a99b56ae5bab5
Original commit hash: c05c6abacbdf01a73382cc2b59a49301bc05b591

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/PeiTwoLmInitFruLib.h

================================================================================ 
Commit: 10a4bdd88f058897c52a6cdda0b9615db2b8fdd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:58 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Modified 2LM-PMEM ACPI DSM pass through command definitions.

Updating Pass Through DSM to incorporate new layout defination for input and output payload to
have command register as part of input payload and status register as part of output payload.

Hsd-es-id: 2209564065

Impacted Platforms: TGL, ADL, SBX

Original commit date: Mon Dec 16 13:24:31 2019 -0800
Change-Id: I77f2e868f1333f7b314daa22706f4d83a7814c64
Original commit hash: 3c4ea5009b6dda3464a09250e20eba10fb5aafe1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/FmssMbLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/FmssMbLib/FmssMailboxInterface.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.asl
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.c
ClientOneSiliconPkg/IpBlock/TwoLm/Nvdimm/Smm/NvdimmSmm.h

================================================================================ 
Commit: e672b2669518e47e87960a0e76daf429072a3787 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Jan 8 09:00:44 2020 -0800
Change-Id: I6ad90a27b35959d32d634a595aff9e8773c48147
Original commit hash: a9621374e7937e3013152bb47ff38b899c76ae95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 06d7e039d67aedf37876a0495bc7c6444fe5eb70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3023_00

Hsd-es-id: no sighting
Original commit date: Wed Jan 8 08:08:05 2020 -0800
Change-Id: I8c48bcb1ea072cda1aa0f0a30b09243e6271347b
Original commit hash: ac57c8696a26a6b021d16e79c254a23ca08f9b7a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7675cf4f225e957abf56a82d73a884138bc46adf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-UP3/UP4][A6][Imaging] - Revert defaults on camera link3

Canera Module Name - A12N08BU
Lane Used - X2
I2C Address - 0X1A
Flash Driver Selection - Disabled

Hsd-es-id: 22010067650

Original commit date: Tue Jan 7 11:28:54 2020 +0530
Change-Id: I56d396b30145c8cad6003c5c346e1e9db944b749
Original commit hash: a25c203b08b14647bb4fac3acda60f7829e88a9b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 3857838ce6bcfff20bacf22a006b44094da3f62e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:17 2020 -0700 
-------------------------------------------------------------------------------- 
Fix MrcInterface Alignment for CML

MrcInterface.h for CML did not match the updates to MemoryConfig.

Hsd-es-id: N/A
Original commit date: Mon Jan 6 16:51:02 2020 -0800
Change-Id: I267a59f90314bf76dd7cf9e83c96d8c2b7d0ca9d
Original commit hash: 59bba4cea8b039da39b90a5bd2de6e0416ae7bc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Cml/Include/MrcInterface.h

================================================================================ 
Commit: 46e3e1f41e3011d2355e5d3dc5e6c605e2edc9ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:13 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/BoardPkg: LPSS stuck in D0 when system is put into sleep blocking S0i2.0 entry

Added Touch Pad Interrupt programmiing when used as IOAPIC:
- GPIO rxevcfg to make sure it is Level triggered + new API in Gpio Lib
- GPIO RxInversion set to disabled
- Enable GPIRoutIOxAPIC
- Fixed RTD3 code to align with other GPIO settings

Hsd-es-id: 14010456790
Original commit date: Wed Dec 18 10:46:44 2019 -0800
Change-Id: Iba9ab6773096eba61a85eba64b6ad3347ebf52db
Original commit hash: 64334cc27f5c7bf80c2d3e02a395742e7b537495

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 12faed18cc7781b7dfe959abbdaa8b164e9bd399 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:08 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jan 7 21:48:06 2020 +0000
Original commit date: Tue Jan 7 21:48:06 2020 +0000
Original commit hash: 4fed3fa8b8c2d0925bc9b98b479a233d072acd81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7c3bdcc2ebbd4f1c1f3160afaa22ad5044b0c137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] BIOS knob change for enabling TME

-Enable TME by default

Hsd-es-id: 2209565093
Original commit date: Mon Jan 6 14:00:28 2020 -0800
Change-Id: I55a2bb0910336bdc7fa4d9c1b7da8958c7d303ce
Original commit hash: 9fe41ec7ff2b59ba64dc33e2a9f5320ef26f6518

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 8afb6ad2c0ddf3d4becc7e6ff6d087cf541a3566 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:04:02 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: USB2 SUS PG POR for TGP H

usb2 sus pg is enabled on bios but phy pg enable bit

Hsd-es-id: 14010638411
Original commit date: Fri Dec 27 16:17:56 2019 -0800
Change-Id: I251c90d866fc9a7f1ee254629960da3b4251eef0
Original commit hash: be2abacffa6e1ec28ba297f35a03f72ea4d4aa95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: f5949f091e929d31c3e7fc08e0235609cd7eb9f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Jan 7 09:06:25 2020 -0800
Change-Id: Ib55d9a687c9068140fd4df3ea2ad7e7b39ca13a6
Original commit hash: 9ac9d4f294e6e64e650db16c610090924a74195a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5621b9e0793caa92cfeabdebab03fc5b6aae7cd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3022_00

Hsd-es-id: no sighting
Original commit date: Tue Jan 7 08:08:26 2020 -0800
Change-Id: I163e97f46fa798b2695e343a7bbed438117124e1
Original commit hash: b7b3f6c26abfb6b85b8d439257696fe79d0ea233

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fd91de507f3da47bcb8ed4815127aa665beb0df5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:48 2020 -0700 
-------------------------------------------------------------------------------- 
Unhide HECI3 for CSME WLAN Ghost device RCR for BIOS

Remove iTouch support as it is no longer supported.
Change HECI3 enable criteria to match new use case for the device.

Hsd-es-id: 1809531370
Original commit date: Thu Jan 2 09:38:04 2020 +0100
Change-Id: I9f547bbba1cc366f721cfce21ce72cd4fa82bcbb
Original commit hash: 21956ed8feb0b0070e7c934d286f47c394b96bf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c

================================================================================ 
Commit: 2872a5084294dc7f2e254d16d669c5f7c2727454 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:44 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL-S] [VP] [Audio] : DMIC, RefCodec, I2S are not detected in device manager even as YB device under OED

ADL has 28 PCIe root port but NVS was aligned to 24 root porst. Add more space for PCIe NVS.

Hsd-es-id: 180940584
Original commit date: Fri Jan 3 14:33:12 2020 +0100
Change-Id: I5ceabebfa6eacbdda55989b4a84c92058295145f
Original commit hash: eb3db4b6e4408931d65360cfa7d7fdd55ba877b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h

================================================================================ 
Commit: 180c04525e70c1598b87dd58e788c19c341ed820 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG]FOMS are not getting printed in external BIOS

FOMS Control Policy and CpuPcieHwEqDumpFoms removed from restricted tags

Hsd-es-id:14010407578

Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: Wed Dec 11 22:16:40 2019 +0530
Change-Id: I71be8ea252be02ce4625a4802d3b303930454ff3
Original commit hash: 16b5cacff3f826b136492f1bfd322f2be14f4381

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 2244362166d2d78e26f8226ed6ef9de3a9acd3f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:32 2020 -0700 
-------------------------------------------------------------------------------- 
TGL Dekel PCIe New recipe (ww1.2) to be intercepted in BIOS

Changes Done for TGL Dekel PCIe New recipe.

Hsd-es-id: 16010652428
Original commit date: Thu Jan 2 18:06:00 2020 +0530
Change-Id: Ic19e9f3009e8659e2021e3c26fc5ce2141f8b766
Original commit hash: ffac876744dbcb5429fbee1b136fa8750fc94a95

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 7852df93b2f5387c059ada46d7bf782d093b29a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PEG]Program 2LM specific values/flows as per latest BWG

Program IPCS, DCAP and CCFG registers for 2LM, according to latest BWG

Hsd-es-id:1606251287

Impacted Platforms:TGL, ADL, RKL, SWX

Original commit date: Mon Dec 2 15:32:29 2019 +0530
Change-Id: I0d70d09f68c9e0ba493de2c0d71e28ea1b28bf44
Original commit hash: 3168aa2de5e24bd17e2b60f402dbfc006a34fa74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: e350f90c642093c11ea4d9b0c6c0449780ccbafa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:24 2020 -0700 
-------------------------------------------------------------------------------- 
[FSP][Platform][Board][C1S] PcdEdk2MasterEnable is obsolete

PcdEdk2MasterEnable was used to upgrade EDK2 version in past.
Currently, we use Edk2:Override/trunk to sync Edk2 change automatically, so the PcdEdk2MasterEnable is no longer needed.

Hsd-es-id: N/A
Original commit date: Mon Jan 6 15:29:10 2020 +0800
Change-Id: Ie3fb86024cb4e05160e1a2f668d7c378708e8e41
Original commit hash: 31a800fdedb3d7c1d51561a042835a892efd0a9d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkgConfigDefault.dsc
TigerLakeBoardPkg/BuildIafw.sh
TigerLakeBoardPkg/prep.bat
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc

================================================================================ 
Commit: d083a14fede8cf6508368d6ee3968383a962bfd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:03:19 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [TGL] TGP-H Update TGPIO Pin mapping info

TGP-H Update TGPIO Pin mapping info.

Hsd-es-id: 1507688481
Original commit date: Sat Jan 4 02:52:09 2020 +0800
Change-Id: Idd9cc27e63bc254999aec3e10de0de6bae92fe05
Original commit hash: 3d66d60ef6c703ed42a7a5c16a1617fcb3e8733c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer2.c

================================================================================ 
Commit: 5867fcb7d9a5146593e05465a4f4b02730c713c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Mon Jan 6 08:51:54 2020 -0800
Change-Id: Iecb42f2ae6b40c04dc8f6dd86ab5e0c53cf1707b
Original commit hash: fa0b8a2ad2c3cdfffbb6401065ee19fc62076cf1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 6c87faf8e21165a5c5bcb8638c51c43e3405e4b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3011_00

Hsd-es-id: no sighting
Original commit date: Mon Jan 6 08:09:01 2020 -0800
Change-Id: Ieafa47aaa173a18d5a41b4d9ea331e7a4b8cbad5
Original commit hash: 3abf53dc69a84d0b8ed0ea28bb0efcdb189d0e0f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3bb54fd5353c0079a065351865825e88cedcc4d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:51 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Request for BIOS setup options

Moved restricted policies from Intel Advanced Menu to Intel Test Menu - Part 2
Moved Coeff Cm/Cp

Hsd-es-id: 1409506382
Impacted Platforms: TGL,ADL,RKL,SWX
Original commit date: Mon Dec 23 12:31:00 2019 +0530
Change-Id: Id82179b07edd806aa0b29d66339dbc8f2726e723
Original commit hash: fc433a5aee6386f5fbd6508b3e164998a6b38cca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: a252b37d7e31f69d8696e986db1b2129acdf5cc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:47 2020 -0700 
-------------------------------------------------------------------------------- 
Add API to determine if TSCU programming support for CPU TraceHub.

Hsd-es-id: 2207938614
Impact Platforms: ADL

Original commit date: Fri Jan 3 11:38:12 2020 +0800
Change-Id: If4aa3ee805caf9e02ee6974676aa46852e6b1234
Original commit hash: f0929ea8c8a2579295d4f38e5845e85aa8eb3fa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/TraceHub/LibraryPrivate/BaseTraceHubInfoFruLib/BaseTraceHubInfoFruLib.c
ClientOneSiliconPkg/IncludePrivate/Library/BaseTraceHubInfoFruLib.h
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf

================================================================================ 
Commit: 14ab2f025d1541e1a0fe63ba1126351899e6f0c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:44 2020 -0700 
-------------------------------------------------------------------------------- 
[WOSPM] BIOS should provide DSM interface to PEP to query IPC1 mailbox interface

The patch aims to sync following Lakefield patches to TGL
https://git-amr-7.devtools.intel.com/gerrit/#/c/49630/
https://git-amr-7.devtools.intel.com/gerrit/#/c/55091/

Some changes being made when sync:
1) Converge above two into one
2) Move PmcPrivateLib related code into ClientOneSiliconPkg/IpBlock/Pmc

Hsd-es-id: 1507670745

Original commit date: Fri Dec 20 10:17:20 2019 +0800
Change-Id: I487bb5d946084d74d21620c1f8b481c714827cce
Original commit hash: 11d6c00aca2c107a0e62ec3e6dbeef8eba4f49ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: b04b19e4436be5c70f7d419dfecd30baafee2e3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:34 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Convert BIOS MSR definitions from macros to structure format

- Refactor PlatformInitAdvancedDxe driver to be aligned with CPU MSR convergence

Hsd-es-id: 1507608821
Original commit date: Tue Dec 24 18:20:53 2019 +0800
Change-Id: If4608297a5b8d969fe6ba16c0f2a213b1ae560a8
Original commit hash: 3c88a64b0b3fcfca430205b2a24d9f92fc389e2d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.c

================================================================================ 
Commit: 71655cbeb478a4a232572b2655d30b04298163e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Jan 5 09:01:03 2020 -0800
Change-Id: Ib0f58710c6b096bc465111a33ed0559448e349d6
Original commit hash: 02242baa891037560838ee830e26b312c02d7c93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 950f55b3ba0a319453b99d9cbf70fc3b345e0138 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Jan 5 08:48:25 2020 -0800
Change-Id: I5395dc87f17b5619ad08cfb41953e693bff897ab
Original commit hash: 78ac62d09a783f5d6ac0f9c9b25bf53a300ad65e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: cc0bf0415b52d7509bc0f70650efe4981623b198 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3017_00

Hsd-es-id: no sighting
Original commit date: Sun Jan 5 08:08:25 2020 -0800
Change-Id: I84ea86f79a83e05696999c02e890484a2e8843ee
Original commit hash: 06f914463e32016cc58bbf19c2c81facdf36a9b0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ee36a3cdb64ea3b5b51c3e77db879cccecb01dad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:04 2020 -0700 
-------------------------------------------------------------------------------- 
[EBG] GPIO renaming

Renamed GPIOs to unified format.

Hsd-es-id: no-hsd
Original commit date: Thu Jan 2 14:07:06 2020 +0100
Change-Id: Idd393f9f303a1a5402eec5a555f74f71ebc55050
Original commit hash: 0890fe2c774d9ecf4acf50796af5099d23427965

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer3.h
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibVer3.c

================================================================================ 
Commit: 659bae7f7a25852d44a20071bf78ba68421ae1a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:02:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sat Jan 4 08:58:11 2020 -0800
Change-Id: Idcf0e9589d912f0d6689d2a964783a2f20c562cc
Original commit hash: 97f8c63ea3bf3fc4c8e9fe20eda6138622a78998

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ebea6274f498c97dcd8ea407c7004e2e4d1677cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3016_00

Hsd-es-id: no sighting
Original commit date: Sat Jan 4 08:08:22 2020 -0800
Change-Id: Ia17344f563eabbd78e5923cf9bdc314bd871d1d2
Original commit hash: f84a1ce2d87d42995fa90c66f26d98e8c041ab20

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5f890008ffa2885fbe40438017d2874e56e52188 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Update ACPI HID for TGP H

Based on spec INT34C6 is the ACPI HID for TGP H

Hsd-es-id: 14010635530
Original commit date: Fri Dec 27 15:06:36 2019 -0800
Change-Id: Ifec803fbf6ed784f39e01658cb57ed451c1abfac
Original commit hash: 9dd8421acb2376cf927726ea537fbdf7471a8cf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioAcpiDefinesVer2.h

================================================================================ 
Commit: c47e736a2270afe04e36097420690f2843a0f61e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:46 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][PM] When c6dram is enabled in BIOS, bios should write 0x3 to MAILBOX_BIOS_CMD_WRITE_C6DRAM_CONFIG (0x1D)

-Write 0x3 to MAILBOX_BIOS_CMD_WRITE_C6DRAM_CONFIG (0x1D) when C6DRAM is enabled in BIOS

Hsd-es-id: 2209597916
Original commit date: Thu Oct 31 13:34:58 2019 -0700
Change-Id: I5de7264b00bb4b8775a2995518ac0cf2d33307d6
Original commit hash: 9da7d71504dee4cfb544a732d399216a3432e15d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

================================================================================ 
Commit: a7454203fde9cc4107b1891d16df907fd55d2210 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Fri Jan 3 08:58:32 2020 -0800
Change-Id: I64df7d2ce6367eb9cd4bbbb58de53720f6be77af
Original commit hash: e21eeb03cc92447bf7db057a080350395521f57a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a55392d0b98b23a6714b3cea7d5f6d4c1ba753fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Hsd-es-id: no sighting
Original commit date: Fri Jan 3 08:51:37 2020 -0800
Change-Id: I40d5fc5f01782db923a6a4e1e5d3a715dd9728b7
Original commit hash: 34fdee0156d91054c537cfb520fb21177ec5381a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: a050e6d694a7f23f7a5922fead6ec016745f6204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3015_00

Hsd-es-id: no sighting
Original commit date: Fri Jan 3 08:08:22 2020 -0800
Change-Id: Iff7a960014ff15a0c1ed4a96123e125868af05ad
Original commit hash: af011f035913918640e79cd24ad0131b982e69e9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d1f4051dfe8533eb2f3e23716af70286bd00c770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:31 2020 -0700 
-------------------------------------------------------------------------------- 
Add RP21-RP24 support in pep.asl

In pch.asl, the PCIE root port has been enumerated to RP24.
But pep.asl only enumerated to RP20 for PEP constraint.
The change is to support RP21-RP24 in pep.asl and aligned to pch.asl.

Hsd-es-id: 1507671421
Original commit date: Mon Dec 23 15:52:45 2019 +0800
Change-Id: Id324dd2786448465a3273068179be68f51f58a89
Original commit hash: a5532322943f71f418b7b0a9be6dfd776fd8cfa9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 27cae579773a344c0e2aa5882866439cd891a6ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:26 2020 -0700 
-------------------------------------------------------------------------------- 
Enable TCSS RTD3 BIOS menu option on TGL by default - take2

1. The TC cold should still be kept as disabled due to TGL Ax stepping VTD issue, it will be enabled after B0 PO.
2. Added missing policy print.

Hsd-es-id: 22010018227
Original commit date: Fri Jan 3 11:04:35 2020 +0800
Change-Id: I3c9d5089ef2ccde6c09bc650b23925065cd29281
Original commit hash: 3160202a59034abc0dc31294a627eb0a09ba0482

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6dcedc0082b31a5a938822b3294390c91526c7a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:23 2020 -0700 
-------------------------------------------------------------------------------- 
RKL BIOS compatibility: Intel Turbo Boost Max Technology 3.0

- Enable iTBMT 3.0
- Resolved GV cycle and TAT p-state random switech issue
- Check ITBMT supported by comparing OCMB 0x1C Fused P0
- Default enable ITBMT feature and supperss if not supported

Hsd-es-id: 2209304251
Original commit date: Thu Jan 2 17:36:20 2020 +0800
Change-Id: I249b5989eb85c4bb12166764cc74a7217b8da1fe
Original commit hash: 2234bd7d3e4315e1e150d6759a24acb764963726

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/ApPsd.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Cpu0Hwp.asl
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuSsdt.asl
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtItbmIoTrap.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.c
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.h
ClientOneSiliconPkg/Cpu/PowerManagement/Smm/PowerMgmtSmm.inf
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f36a66fbb14bf669c2a4cab738dbb2ca6a2607c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] DSM WiFI Feature Enabling

Adding Setup options for DSM Wifi feature Enablement

Hsd-es-id: 16010652372
Original commit date: Tue Dec 10 11:55:25 2019 +0530
Change-Id: I7454d79146fdb6a463380958daf33678c5a63058
Original commit hash: b57a8022bb695bcf0ab4b9d5cdbfc938d144dc30

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.uni

================================================================================ 
Commit: d95100393fca8bd59c6dbc5ad70205a0bd8040f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:13 2020 -0700 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1307135941][RKL][MRC][U][Fix Automatic MRC Version / Release notes update via TC on RKL]

Update TeamCity automation scripts to increment MRC version and update ReleaseNotesRkl.txt

Hsd-es-id: 1307135941
Original commit date: Thu Jan 2 14:51:22 2020 -0800
Change-Id: I228288af059341eda23b19ab3493097792908084
Original commit hash: 6ab1be40e2ef8456dbd03992d6489961edc5d28c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/Prep.bat

================================================================================ 
Commit: 76409668a94960116cbafa1846b9b5696c95d046 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:07 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jan 3 02:10:57 2020 +0000
Original commit date: Fri Jan 3 02:10:57 2020 +0000
Original commit hash: 86fe1ff9e9a3d73e12108e2df5394f64d0476654

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3751d594a90ce604cb433abfc94c432de5c89b1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:06 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove VirtualMsrcommon.h

Hsd-es-id: 1507608826
Original commit date: Fri Dec 27 20:07:35 2019 +0800
Change-Id: If0fe8ff06c27dd94701355a1a723a95f60c463aa
Original commit hash: 0846335c2f0461171c91f78a883943a66ac949f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/VirtualMsrcommon.h
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/BiosGuard/Smm/BiosGuardServices.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SignedFirmwareUpdate.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 768a569ed16d59e9a7aedf405343bdb82bb2a20b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:02 2020 -0700 
-------------------------------------------------------------------------------- 
Extended VBT not supported for Gen9

Remove extended VBT support when Gen9 is detected

Hsd-es-id: 22010043867
Original commit date: Mon Dec 30 09:57:56 2019 -0800
Change-Id: I68ff07e04a633b296710da4d7f7dc44260e12129
Original commit hash: 1b84a1d96757c3cf2d41c5ccfb0d3dbdac576dac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/DxeIgdOpRegionInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInit.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeIgdOpRegionInitLib/DxeIgdOpRegionInitLib.inf

================================================================================ 
Commit: f4b328dec25c872a7ed2893d32a9e0e4d9008b90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:01:00 2020 -0700 
-------------------------------------------------------------------------------- 
Clean up CPU_CFL Flags [Phase1]

Hsd-es-id: 22010043865
Original commit date: Wed Dec 18 16:40:04 2019 -0800
Change-Id: Ie51a4ae4eda11d9bdb7ce0ca6d45ca2369567d4c
Original commit hash: dfd011ce912af3ed64a418299b806835462662ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: e058173a3c6df46147ba415b0ac2b31545ba876e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:50 2020 -0700 
-------------------------------------------------------------------------------- 
[TigerLakeBoardPkg] Measure SMBIOS table into TPM PCR[1]

Port from CML.
Confirmed SMBIOS measurement is conducted after all SMBIOS entries are added during BIOS boot.
Confirmed TPM PCR[1] values remain unchanged across multiple boots when SMBIOS table configuration remain unchanged.

Hsd-es-id: 14010633730
Original commit date: Fri Dec 27 12:43:20 2019 -0800
Change-Id: If1220ed14be3dc0bb9d3cedf12f58b549892d870
Original commit hash: 934588215d8460e448f9644b0e340855567432a3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b602e2e625a3762a42a979738d58ec01d5b31539 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:46 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg, TigerLakePlatSamplePkg/BiosInfo: Fixed BiosInfo structure size definition

This commit fixes BiosInfo structure sizes
based on FixedAtBuild PCD values.
Also, fixes wrong name of PCD for FvTsnMacAddress.

Hsd-es-id: 22010047986
Original commit date: Wed Jan 1 14:13:47 2020 -0800
Change-Id: If18368bd3a2ceed77dc7d5622c6f139cde5e5a38
Original commit hash: b0a89c4b456626e4a58ff1173465e15721cff6a5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf

================================================================================ 
Commit: a82f78b8f66affeaf9fc7e712fda44aa504638d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:37 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: The SMBIOS table 130 and 131 must be created only for client firmware

The SMBIOS table 130 and 131 must be created only in case of ME runs client firmware.
For SPS FW these tables cannot be created, the following changes were done:
1. MeSmbios is run only for ME client firmware.
2. gMeSmbiosTablesUpdateProtocolGuid is installed only for ME client fw.

Hsd-es-id: 1809516742
Original commit date: Tue Dec 31 13:26:41 2019 +0100
Change-Id: I04ec7e403b00d5c9d0eedae8d74d7789f2661c1a
Original commit hash: 27bd2dd26111e54276f222b28936fa108012df82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbios.c
ClientOneSiliconPkg/IpBlock/Me/MeSmbiosDxe/MeSmbiosDxe.inf

================================================================================ 
Commit: 5b3aa70cccc5c36def9bd75e7dc802b3044f7d8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:34 2020 -0700 
-------------------------------------------------------------------------------- 
S0ix requires otpimzed EXT FET RAMP times in PMC

Added PMC programming for both IsFet/Fet:
 Fet:   7 * 31 us = 217 us
 IsFet: 9 * 10 us = 90  us

Hsd-es-id: 14010330188
Original commit date: Tue Oct 29 10:20:52 2019 -0700
Change-Id: I65adac4450ca1fd067e3c2e9194aa3ed600071cd
Original commit hash: 5fc417178ada0104827a8c41029a403e89e58c40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: 146358b4d2a0c3ab02901795b1b0b4455d3ea81f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:30 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Thu Jan 2 08:59:42 2020 -0800
Change-Id: Ibd86f3e743a8c513f9950c8abdc8f7cc565b726c
Original commit hash: f79b70d75ae37c6d371bef1e7cae690fb268c0ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 86c7c479e929b9e387e58a809c6b035ae35d9033 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3014_00

Hsd-es-id: no sighting
Original commit date: Thu Jan 2 08:08:17 2020 -0800
Change-Id: Ib71b8f3a215d2346aaf6fc4fd1d15d4cb31dc2f1
Original commit hash: 94dacec7c79502bc885ffd196c8004d2a28d44b3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 383eacf28b23b62e818f14e9534389a8ffa6f8ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:18 2020 -0700 
-------------------------------------------------------------------------------- 
Add DP-In support in C1S.

1) Get DpIn Cpu Private Data.
2) Check Gfx card connected on PEG Slot from GfxHobData.
3) Verify DP-In port map is set properly from DP-In Config Block.
4) Initialize DpIn IOM register as per DpIn Policy.
Note:- This Code review part only contain C1S related code. Corresponding Product and Platform related code will be in separate code review.

Hsd-es-id: 2209589910
Original commit date: Mon Dec 30 15:36:58 2019 +0530
Change-Id: I6051bf180a8542b58162f1bde9c79ab86120ee2b
Original commit hash: d70206eea82be98a8a3b31b047e13f92b7e12e4f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/DpInPreMemConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tcss/TcssPeiPreMemConfig.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInInitLib.h
ClientOneSiliconPkg/IpBlock/Tcss/IncludePrivate/Library/PeiDpInPolicyLib.h
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLib/PeiDpInInitLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLib/PeiDpInPolicyPreMemLib.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1d4c34bd908c30a631789af483a7aa9248e1c0bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:12 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/*Pm: BIOS shall properly configure Power Management in EBG

Programmed EBG PG values according to BWG for following IP blocks:
 * eSPI
 * DMI
 * SATA
 * SMBUS
 * cAVS
 * xHCI
 * LPC

Hsd-es-id: 1809400387
Original commit date: Wed Dec 18 17:34:48 2019 +0100
Change-Id: I62b86a073d225608021b1979c656dfcd16b4e268
Original commit hash: 389a965a8538ecd36c85d114d73da1eaa9a8c1c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Espi/EspiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Sata/SataConfig.h
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataLib/PeiSataLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/Pch/Include/ConfigBlock/LpcConfig.h
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicyVer3.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLibVer3.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiLpcLib/PeiLpcLib.c

================================================================================ 
Commit: 701d5ca23af200d61017188b0c32b82dfbc4a7e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:10 2020 -0700 
-------------------------------------------------------------------------------- 
ClientCommonPkg: Remove Csm and BaseLegacyBiosPlatformLib

Remove the following files:
  ClientCommonPkg/Csm/*
  ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/*
  ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
  ClientCommonPkg/Include/Protocol/SmmThunk.h
  ClientCommonPkg/Include/CsmConfig.h
And also modify related files.

We don't support legacy BIOS any more, so remove them.

Hsd-es-id: 1507645504
Original commit date: Wed Dec 11 15:26:47 2019 +0800
Change-Id: I879d4b965edbec9da86ce104577a22c9f0d40485
Original commit hash: da0c86ead2dfda4a285e993395feb7995432fadf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.c
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.h
ClientCommonPkg/Csm/8259InterruptControllerDxe/8259.inf
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259.uni
ClientCommonPkg/Csm/8259InterruptControllerDxe/Legacy8259Extra.uni
ClientCommonPkg/Csm/AhciRom/AHCIOR.BIN
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosBlkIo.h
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BiosInt13.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.inf
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxe.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/BlockIoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/BlockIoDxe/Edd.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideo.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxe.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/BiosVideoDxeExtra.uni
ClientCommonPkg/Csm/BiosThunk/VideoDxe/ComponentName.c
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VesaBiosExtensions.h
ClientCommonPkg/Csm/BiosThunk/VideoDxe/VideoDxe.inf
ClientCommonPkg/Csm/Include/Framework/BootScript.h
ClientCommonPkg/Csm/Include/Framework/DxeCis.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeHeader.h
ClientCommonPkg/Csm/Include/Framework/FirmwareVolumeImageFormat.h
ClientCommonPkg/Csm/Include/Framework/FrameworkInternalFormRepresentation.h
ClientCommonPkg/Csm/Include/Framework/Hob.h
ClientCommonPkg/Csm/Include/Framework/StatusCode.h
ClientCommonPkg/Csm/Include/FrameworkDxe.h
ClientCommonPkg/Csm/Include/Guid/BlockIoVendor.h
ClientCommonPkg/Csm/Include/Guid/LegacyBios.h
ClientCommonPkg/Csm/Include/Guid/LegacyDevOrder.h
ClientCommonPkg/Csm/Include/Library/LegacyInterruptSupportLib.h
ClientCommonPkg/Csm/Include/Protocol/IsaAcpi.h
ClientCommonPkg/Csm/Include/Protocol/IsaIo.h
ClientCommonPkg/Csm/Include/Protocol/Legacy8259.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBios.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosPlatform.h
ClientCommonPkg/Csm/Include/Protocol/LegacyBiosReverseThunk.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterrupt.h
ClientCommonPkg/Csm/Include/Protocol/LegacyInterruptHandler.h
ClientCommonPkg/Csm/Include/Protocol/TcgLegacyInt1AReady.h
ClientCommonPkg/Csm/Include/Protocol/VgaMiniPort.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/ComponentName.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.h
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidAtaAtapiPassThru.inf
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.c
ClientCommonPkg/Csm/IntelRaidAtaAtapiPassThru/IntelRaidMode.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/ComponentName.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/Edd.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosBlkIo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosDiskInfo.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosInt13.c
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.h
ClientCommonPkg/Csm/IntelRaidBiosThunk/IntelRaidBiosThunk.inf
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.c
ClientCommonPkg/Csm/IrqTableInfo/IrqTableInfo.inf
ClientCommonPkg/Csm/IrqTableInfo/MpTable.c
ClientCommonPkg/Csm/IrqTableInfo/MpTablePlatformConfig.h
ClientCommonPkg/Csm/IrqTableInfo/PirqTable.c
ClientCommonPkg/Csm/LegacyBiosDxe/IA32/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBbs.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBda.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBios.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.inf
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxe.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosDxeExtra.uni
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBiosInterface.h
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyBootSupport.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyCmos.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyIde.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacyPci.c
ClientCommonPkg/Csm/LegacyBiosDxe/LegacySio.c
ClientCommonPkg/Csm/LegacyBiosDxe/Thunk.c
ClientCommonPkg/Csm/LegacyBiosDxe/X64/InterruptTable.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/Ia32/ReverseThunk.s
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.c
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/LegacyBiosReverseThunk.inf
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.nasm
ClientCommonPkg/Csm/LegacyBiosReverseThunkDxe/X64/ReverseThunk.s
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.c
ClientCommonPkg/Csm/LegacyInterruptHookDxe/LegacyInterruptHook.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/InternalLegacyBm.h
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBm.c
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.inf
ClientCommonPkg/Csm/Library/LegacyBootManagerLib/LegacyBootManagerLib.uni
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/Ia32/SwSmi.s
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.c
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/LegacyInterruptSupportLib.inf
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.nasm
ClientCommonPkg/Csm/Library/LegacyInterruptSupportLib/X64/SwSmi.s
ClientCommonPkg/Csm/SmmThunk/SmmThunk.inf
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.c
ClientCommonPkg/Csm/SmmThunk/SmmThunkDriver.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.h
ClientCommonPkg/Csm/TcgLegacy/TcgLegacy.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.c
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1A.inf
ClientCommonPkg/Csm/TcgLegacy/TcgLegacyInstallInt1AHandler.c
ClientCommonPkg/Csm/TcgLegacy/Tis.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.c
ClientCommonPkg/Csm/TcgLegacy/TpmComm.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
ClientCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
ClientCommonPkg/Include/CsmConfig.h
ClientCommonPkg/Include/Library/LegacyBiosPlatformLib.h
ClientCommonPkg/Include/Protocol/SmmThunk.h
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.c
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/BaseLegacyBiosPlatformLib.inf
ClientCommonPkg/Library/BaseLegacyBiosPlatformLib/VesaBiosExtensions.h

================================================================================ 
Commit: 5ed27c00b84d95b278e512182db4f5916df02999 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:03 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiSiFviInitLib: MRC version is not enumerating in system scope tool

This patch introduces a library instance of PeiSiFviInitLib.inf to fix
the issue that MemRC version is not enumerating in System Scope tool.

Hsd-es-id: 1608373281
Impacted Platforms: TGL,RKL

Original commit date: Wed Dec 18 15:20:52 2019 +0800
Change-Id: I107d4794e9570c5bcd794a81157e2c471fc244b6
Original commit hash: 7f752cd2e8994805d03c984447cedec49bb27222

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.h
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgPeiLib.dsc
TigerLakeFspPkg/TigerLakeFspPkg.dsc

================================================================================ 
Commit: 8f25ff4dad45ed277b09d7f08960f6d9d3e3121a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 08:00:00 2020 -0700 
-------------------------------------------------------------------------------- 
TBT BIOS: Disable PCIE tunneling for USB4 host routers for FW CM

1. Add ITbtPcieTunnelingForUsb4 to ITBT ConfigBlock and deprecated ITbtSecurityLevel.
2. Add SETUP item to control the PCIe tunneling for USB4
3. Based on policy to program security level register.

Hsd-es-id: 2209619657
Original commit date: Wed Nov 20 11:58:53 2019 +0800
Change-Id: Ic0bbac9e8fc64a28d9f8d813548b47858017c364
Original commit hash: 215d52268e03ec6009a3456a305a9f92ffd99eb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/HostDmaRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr
TigerLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 1958041376089ad399106715201e3abd483a4168 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:45 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Remove FscpMsrcommon.h

Hsd-es-id: 1507608826
Original commit date: Wed Dec 25 16:30:10 2019 +0800
Change-Id: I464e8bf6deaeab6593bfe1f4c8154c08c9c6e646
Original commit hash: c5058508ed5e6c505657a1c28d1ab13e28f3ed1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuRegs.h
ClientOneSiliconPkg/Cpu/Include/Register/FscpMsrcommon.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
TigerLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c

================================================================================ 
Commit: f9711a088edda9a18b41fa9950042686f264b834 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Wed Jan 1 08:59:46 2020 -0800
Change-Id: Ie55b2c3bf75e64e47eb0f12c42a017580e9c3048
Original commit hash: 0c661f37553204440d0fb9fa0a3e25418aaba565

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a4a52be75b53fbddb86ab1abe52d58833ada5d0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3013_00

Hsd-es-id: no sighting
Original commit date: Wed Jan 1 08:08:11 2020 -0800
Change-Id: I0367f2f99f03580a634f4cfc1cdbadd0f3b5f2ab
Original commit hash: d44a5139353c2d4730f416926132259e509447f3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a6d85b7c50382f8ecee024f1c415984adb507c48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:25 2020 -0700 
-------------------------------------------------------------------------------- 
[ADL] BIOS Shall configure ADL CPU Side portIDs

Hsd-es-id:1608914957

Impacted Platforms:ADL, TGL, JSL, SBX, RKL

Original commit date: Wed Dec 11 14:07:34 2019 +0530
Change-Id: I692f7c37359ffb6d2e56d4961da7f132a47d5174
Original commit hash: e8224c80264c3abbc9903de89edc288d28e65a47

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Include/Library/CpuPcieInitCommon.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/CpuPcieInitCommon.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmCpuPcieInitCommonLib/PeiDxeSmmCpuPcieInitCommonLib.inf

================================================================================ 
Commit: 60b32f51bffa353eea3b53d00b4970531a64da4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Remove SGx feature

-Remove SGX code from TGL codebase

Hsd-es-id: 14010181218
Original commit date: Mon Nov 25 17:28:13 2019 -0800
Change-Id: I67bf9c0c592cbb32a853186ad0a16c82fbcb53d8
Original commit hash: 59127fb0903c18b3b3720e2e748117c6795ad8a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Include/SoftwareGuardSetupData.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 5a4c4cc14e1812e4ce888515d577262285c855ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:18 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Dec 31 20:36:22 2019 +0000
Original commit date: Tue Dec 31 20:36:22 2019 +0000
Original commit hash: 0f1acd14c7dcb844e955e862f96ca20e39999cec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: af9b493be79a923f24fa0e132951eaea93b014ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:17 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/TwoLm: Getting Mc0 and Mc1 sizes from MRC.

Hsd-es-id: 16010501482

Impacted Platforms: TGL, ADL, SBX

Original commit date: Fri Dec 20 14:41:53 2019 -0800
Change-Id: I23e74f25305937b979bb7d42aca1bda202664f82
Original commit hash: 85472657d453a0fa37e80a055c64dff78357a094

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c

================================================================================ 
Commit: 3009e1b84288a36f5f3420e5cf70b57aea1385ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Tue Dec 31 09:05:16 2019 -0800
Change-Id: I7049a2d449a1169753acbd5891ef182333430e3d
Original commit hash: cc51b610a5f5d69f9361f1c47f02e3066ef03887

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 855d8454b010950244a2585e74c88ee6834fc17c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2532_00

Hsd-es-id: no sighting
Original commit date: Tue Dec 31 08:13:04 2019 -0800
Change-Id: I3619d50951c2e4b986495d250119ba712586d91a
Original commit hash: 234d35ed6971609792e0eb89c6ba73661c34ebbc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0a72a1c76d66869135cb69e2f86ce8271adcb8ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:03 2020 -0700 
-------------------------------------------------------------------------------- 
Align FWSTS1 definitions with ME BWG specification

"ManufacturingMode" name field has been replaced with "SpiProtectionMode"

Hsd-es-id: 1809047861
Original commit date: Fri Nov 15 13:56:04 2019 +0100
Change-Id: I05dfebb8cd858ebd6ae486c3f320368d5980b863
Original commit hash: dc58251b4179b2addca22e549d55c301d264a0ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/EndOfPost.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInit.c
ClientOneSiliconPkg/IpBlock/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c

================================================================================ 
Commit: f8773b5d71d531552abe0805d6356b4d33a7d520 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:59:00 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/SetupVariablePei, PlatformInitAdvancedPreMem: Move variable patch to SetupVariablePei

This commit consolidates Setup variable creation, calling patch table,
and caching processes to SetupVariablePei.
- Moves gPatchConfigurationDataPreMemPpiGuid definition
  from PlatformPkg.dec to BoardPkg.dec as the variable patch table
  is defined based on board configuration.
  The PPI gets installed after default setup variables are generated
  in SetupVariablePei.
- Introduces a new PPI, gSetupVariablesReadyPpiGuid, which indicates
  the variable readiness based on board configuration.
  The PPI gets installed at the end of the callback where applying
  the variable patch table in the board initialization,
  or installed in SetupVariablePei if Setup variables are already found.
- Moves the variable caching process from PlatformInitAdvancedPreMem to
  SetupVariablePei which registers the callback which gets called
  on gSetupVariablesReadyPpiGuid.

Hsd-es-id: 22010041343
Original commit date: Mon Aug 26 23:58:23 2019 -0700
Change-Id: I79d13ad88149a1978b25065eb65dc210ad8179eb
Original commit hash: 7fe9e6699af97fcd4e8c84ef0a7593ca236b2f39

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.c
TigerLakeBoardPkg/Features/Setup/SetupVariablePei/SetupVariablePei.inf
TigerLakeBoardPkg/Library/PeiBootModeLib/PeiBootModeLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 93b2ac00216734078407c3d33b779c66dd72e4d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:58:54 2020 -0700 
-------------------------------------------------------------------------------- 
[Problem]TGL_UP4 CRB BIOS[TGL_Y A2]: PCIe x4 slot is not working in OS level but working in Bios menu
[Solution]
  1) Set the reset polarity to active low

Hsd-es-id:1608788121

Original commit date: Fri Dec 27 15:44:21 2019 +0530
Change-Id: Ifca75f85e3be64979d4bdca364cd78a8aadff455
Original commit hash: 72c7cf5e27b33aa56d2b0e0e7b304bcb393c21f4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 8b6f1c723b4d0bd1842b30996df9fc49a2888478 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:58:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]Responsiveness S3 Resume regression between v2497 and v2511 BIOS

commit id : 35053b2c39c75d49c9eb3cb13ef2f1eb883805f7
removed BootMode != BOOT_ON_S3_RESUME check for Advanced/UefiBoot/OsBoot FV installation will increase S3 time,
recover it, and also add S3_resume check for the Hob Build.

Hsd-es-id: 22010036553
Original commit date: Tue Dec 17 17:10:45 2019 -0800
Change-Id: I9fc33be01d11fb89245c4823167ae25d70d3e3ca
Original commit hash: e4adc2edaed4cc0150b8aa87dde14f01d517a48c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c

================================================================================ 
Commit: d61207d44382578f1ac2d9a58e769ccf02073be5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:58:31 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Mon Dec 30 08:57:59 2019 -0800
Change-Id: I91d44ebd198baba7c8d9ed708e8eaa243d3f89ef
Original commit hash: 5af5371383e95384163e81685174d79cdc2a4f27

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: fe301360167b3711a173035538c5d9a51f4e6b44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:58:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2531_00

Hsd-es-id: no sighting
Original commit date: Mon Dec 30 08:09:42 2019 -0800
Change-Id: Iff38757959fd2946e243a7fe60908f6b42c3d951
Original commit hash: 051face49ad4da1b4c562357f2fb3d01eba52e86

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 824f2d8a973469f1cb416e0cb489edb01ead2115 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 07:58:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC CI

Hsd-es-id: no sighting
Original commit date: Sun Dec 29 08:50:39 2019 -0800
Change-Id: I73330572d2110ef49cc8919f16eceb78ff0225b3
Original commit hash: 34bd9cc0eef2936abe76207a71e3f238fdb34ce8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a52e0bed0d610bf9c19281ed5b9b509834460747 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Apr 21 00:14:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 2527_00

Hsd-es-id: no sighting
Original commit date: Sun Dec 29 08:08:24 2019 -0800
Change-Id: Ic8e6597a90616aeefbec1664ef381d2bde335c0d
Original commit hash: 9ddfdcf58febb500d6028ace9ed8985c3cc47a0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Include/Guid/VariableSmi.h
ClientCommonPkg/Include/Protocol/IrqBoardInfo.h
ClientCommonPkg/Include/Protocol/IrqTableInfo.h
ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriod.c
ClientCommonPkg/Universal/SetTimerPeriodDxe/SetTimerPeriodDxe.inf
ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.c
ClientCommonPkg/Universal/VariableSmi/VariableSmiExportHii.inf
ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.c
ClientCommonPkg/Universal/VariableSmi/VariableSmiSmm.inf
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.h
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/SoftwareGuard.c
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Include/Protocol/SmmResourceConfigProtocol.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuCommonLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/MaiboxLibrary.c
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/IoMsrBitmap.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/PpamApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeatures.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.inf
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmPpam.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmResourceConfig.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SpsApi.h
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiException.nasm
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/PeiSmbiosCpuLib.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosCpu.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PerformanceStates.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/HostDmaRegs.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/Gen4/CpuPcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Hda/HdAudioConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Me/MePeiConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/PcieRp/PcieConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Tbt/PeiITbtConfig.h
ClientOneSiliconPkg/Include/ConfigBlock/Vmd/VmdPeiConfig.h
ClientOneSiliconPkg/Include/Hda.h
ClientOneSiliconPkg/Include/HgInfoHob.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/Include/PcieRegs.h
ClientOneSiliconPkg/Include/PeiITbtGenericStructure.h
ClientOneSiliconPkg/Include/Protocol/Thc.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/Include/VmdInfoHob.h
ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h
ClientOneSiliconPkg/IpBlock/BiosGuard/LibraryPrivate/PeiBiosGuardLib/BiosGuardInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/Gen4/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.inf
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiDxeSmmGbeMdiLib/GbeMdiLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.h
ClientOneSiliconPkg/IpBlock/HostBridge/Library/HostBridgeDataLib/HostBridgeDataLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ish/IncludePrivate/Register/IshRegsVer2.h
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer2.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLibVer2.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeInitFsp.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeReadyToBoot.c
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/MeInitLib.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/MePolicyDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MePolicyCommonPeiLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MbpDebugPrint.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcSpdDataDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20Patterns.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmP2sbLib/PeiDxeSmmP2sbLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Library/PeiPchPcieClocksLib.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer1.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieDisableClocksLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Register/PmcRegsVer2.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibFivr.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer3.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer4.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/IncludePrivate/Library/PeiITbtInitLib.h
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/ITbtPrintPolicy.c
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/IncludePrivate/Register/ThcRegs.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcHid.h
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h
ClientOneSiliconPkg/IpBlock/TwoLm/Include/Library/PeiDxeSmmTwoLmLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/IncludePrivate/Library/TwoLmInitLib.h
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLib/TwoLmInitLib.c
ClientOneSiliconPkg/IpBlock/TwoLm/LibraryPrivate/TwoLmInitLibNull/TwoLmInitLibNull.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsb2PhyLib/Usb2PhyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdPcieRp.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdSata.asl
ClientOneSiliconPkg/IpBlock/Vmd/Include/Library/VmdInfoLib.h
ClientOneSiliconPkg/IpBlock/Vmd/Library/VmdInfoLib/VmdInfoLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInitLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLib.c
ClientOneSiliconPkg/Library/SiMtrrLib/SiMtrrLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/GpioLib.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchIsh.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchPcie.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
ClientOneSiliconPkg/Pch/IncludePrivate/PchHybridStorageHob.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/Pch/SmmControl/RuntimeDxe/SmmControlDriver.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.inf
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMemFsp.inf
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/SiPkg.dec
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInit.c
Release_Notes.docx
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Connectivity.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cpu.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPad.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PciTree.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Wifi.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiFeatureDsm.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieSsdStorage.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciTglUDdr4Rvp.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/CPU.asl
TigerLakeBoardPkg/BiosId.env
TigerLakeBoardPkg/BiosInfo/BiosInfo.c
TigerLakeBoardPkg/BiosInfo/BiosInfo.inf
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakeBoardPkg/BoardPkgConfig.dsc
TigerLakeBoardPkg/BoardPkgPcd.dsc
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
TigerLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
TigerLakeBoardPkg/Library/PeiSiliconPolicyUpdateLib/PeiSiliconPolicyUpdateLibFsp.inf
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/GpioTableTglUPostMem.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPostMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/GpioTableTglYPreMem.h
TigerLakeBoardPkg/postbuild.bat
TigerLakeFspBinPkg/Fsp.bsf
TigerLakeFspBinPkg/Fsp.fd
TigerLakeFspBinPkg/Include/FspUpd.h
TigerLakeFspBinPkg/Include/FspmUpd.h
TigerLakeFspBinPkg/Include/FspsUpd.h
TigerLakeFspBinPkg/Include/FsptUpd.h
TigerLakeFspBinPkg/Include/MemInfoHob.h
TigerLakeFspBinPkg/Include/SmbiosCacheInfoHob.h
TigerLakeFspBinPkg/Include/SmbiosProcessorInfoHob.h
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bsf
TigerLakeFspPkg/Library/FspSerialIoUartDebugHelperLib/FspSerialIoUartDebugHelperLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.dec
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/TigerLakeFspPkgConfig.dsc
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000054.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/MicrocodeSample/m_80_806c0_00000056.pdb
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenAligned.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenBgup.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenMicrocodeVersion.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/PyScript/GenXdr.py
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/ReadMe.txt
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/WindowsCapsule/CreateWindowsCapsule.py
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
TigerLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.h
TigerLakePlatSamplePkg/Features/NiftyRock/MsegSmramPei/MsegSmramPei.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.c
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/PpamPlatformSmm.inf
TigerLakePlatSamplePkg/Features/NiftyRock/PpamPlatformSmm/SmmIoMsrAccess.h
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.c
TigerLakePlatSamplePkg/Features/Rst/RstUefiDriverSupport/RstUefiDriverSupport.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
TigerLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
TigerLakePlatSamplePkg/Include/CpuSmm.h
TigerLakePlatSamplePkg/Include/OemSetup.h
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Include/SoftwareGuardSetupData.h
TigerLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
TigerLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
TigerLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfig.c
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/SaPlatformInitAdvancedDxe.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMemFsp.inf
TigerLakePlatSamplePkg/PlatformPkg.dec
TigerLakePlatSamplePkg/Setup/Advanced.vfr
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.hfr
TigerLakePlatSamplePkg/Setup/ConnectivitySetup.uni
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni
TigerLakePlatSamplePkg/Setup/HiiConfigAccess.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni
TigerLakePlatSamplePkg/Setup/PlatformSetup.c
TigerLakePlatSamplePkg/Setup/PlatformSetup.hfr
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
TigerLakePlatSamplePkg/Setup/SaPcieStringPool.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni
TigerLakePlatSamplePkg/Setup/Setup.c
TigerLakePlatSamplePkg/Setup/SetupCallbackExList.h
TigerLakePlatSamplePkg/Setup/SetupId.h
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr
TigerLakePlatSamplePkg/Setup/TbtSetup.uni
TigerLakePlatSamplePkg/Tools/ToolScripts/SignFv/Rsa2048Sha256SignPlatform
readme.txt
~$lease_Notes.docx
