
byggern43_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004a  00800200  00000fd2  00001066  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000fd2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000017  0080024a  0080024a  000010b0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000010b0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000110c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001e0  00000000  00000000  0000114c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001d07  00000000  00000000  0000132c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001409  00000000  00000000  00003033  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001fa3  00000000  00000000  0000443c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000400  00000000  00000000  000063e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00014b67  00000000  00000000  000067e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000092d  00000000  00000000  0001b347  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000150  00000000  00000000  0001bc74  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00004862  00000000  00000000  0001bdc4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	6e c1       	rjmp	.+732    	; 0x2e2 <__vector_1>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	40 c3       	rjmp	.+1664   	; 0x6d6 <__vector_21>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	d7 c2       	rjmp	.+1454   	; 0x624 <__vector_29>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	eb c1       	rjmp	.+982    	; 0x474 <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	58 02       	muls	r21, r24
  e6:	aa 02       	muls	r26, r26
  e8:	aa 02       	muls	r26, r26
  ea:	aa 02       	muls	r26, r26
  ec:	aa 02       	muls	r26, r26
  ee:	aa 02       	muls	r26, r26
  f0:	aa 02       	muls	r26, r26
  f2:	aa 02       	muls	r26, r26
  f4:	58 02       	muls	r21, r24
  f6:	aa 02       	muls	r26, r26
  f8:	aa 02       	muls	r26, r26
  fa:	aa 02       	muls	r26, r26
  fc:	aa 02       	muls	r26, r26
  fe:	aa 02       	muls	r26, r26
 100:	aa 02       	muls	r26, r26
 102:	aa 02       	muls	r26, r26
 104:	5a 02       	muls	r21, r26
 106:	aa 02       	muls	r26, r26
 108:	aa 02       	muls	r26, r26
 10a:	aa 02       	muls	r26, r26
 10c:	aa 02       	muls	r26, r26
 10e:	aa 02       	muls	r26, r26
 110:	aa 02       	muls	r26, r26
 112:	aa 02       	muls	r26, r26
 114:	aa 02       	muls	r26, r26
 116:	aa 02       	muls	r26, r26
 118:	aa 02       	muls	r26, r26
 11a:	aa 02       	muls	r26, r26
 11c:	aa 02       	muls	r26, r26
 11e:	aa 02       	muls	r26, r26
 120:	aa 02       	muls	r26, r26
 122:	aa 02       	muls	r26, r26
 124:	5a 02       	muls	r21, r26
 126:	aa 02       	muls	r26, r26
 128:	aa 02       	muls	r26, r26
 12a:	aa 02       	muls	r26, r26
 12c:	aa 02       	muls	r26, r26
 12e:	aa 02       	muls	r26, r26
 130:	aa 02       	muls	r26, r26
 132:	aa 02       	muls	r26, r26
 134:	aa 02       	muls	r26, r26
 136:	aa 02       	muls	r26, r26
 138:	aa 02       	muls	r26, r26
 13a:	aa 02       	muls	r26, r26
 13c:	aa 02       	muls	r26, r26
 13e:	aa 02       	muls	r26, r26
 140:	aa 02       	muls	r26, r26
 142:	aa 02       	muls	r26, r26
 144:	a6 02       	muls	r26, r22
 146:	aa 02       	muls	r26, r26
 148:	aa 02       	muls	r26, r26
 14a:	aa 02       	muls	r26, r26
 14c:	aa 02       	muls	r26, r26
 14e:	aa 02       	muls	r26, r26
 150:	aa 02       	muls	r26, r26
 152:	aa 02       	muls	r26, r26
 154:	83 02       	muls	r24, r19
 156:	aa 02       	muls	r26, r26
 158:	aa 02       	muls	r26, r26
 15a:	aa 02       	muls	r26, r26
 15c:	aa 02       	muls	r26, r26
 15e:	aa 02       	muls	r26, r26
 160:	aa 02       	muls	r26, r26
 162:	aa 02       	muls	r26, r26
 164:	aa 02       	muls	r26, r26
 166:	aa 02       	muls	r26, r26
 168:	aa 02       	muls	r26, r26
 16a:	aa 02       	muls	r26, r26
 16c:	aa 02       	muls	r26, r26
 16e:	aa 02       	muls	r26, r26
 170:	aa 02       	muls	r26, r26
 172:	aa 02       	muls	r26, r26
 174:	77 02       	muls	r23, r23
 176:	aa 02       	muls	r26, r26
 178:	aa 02       	muls	r26, r26
 17a:	aa 02       	muls	r26, r26
 17c:	aa 02       	muls	r26, r26
 17e:	aa 02       	muls	r26, r26
 180:	aa 02       	muls	r26, r26
 182:	aa 02       	muls	r26, r26
 184:	95 02       	muls	r25, r21

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e2 ed       	ldi	r30, 0xD2	; 210
 19e:	ff e0       	ldi	r31, 0x0F	; 15
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	aa 34       	cpi	r26, 0x4A	; 74
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	aa e4       	ldi	r26, 0x4A	; 74
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	a1 36       	cpi	r26, 0x61	; 97
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	08 d2       	rcall	.+1040   	; 0x5d2 <main>
 1c2:	05 c7       	rjmp	.+3594   	; 0xfce <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <adc_init>:
#include <stdio.h>
#include <avr/interrupt.h>

void adc_init(void)
{
	printf("he");
 1c6:	87 e0       	ldi	r24, 0x07	; 7
 1c8:	92 e0       	ldi	r25, 0x02	; 2
 1ca:	9f 93       	push	r25
 1cc:	8f 93       	push	r24
 1ce:	fd d2       	rcall	.+1530   	; 0x7ca <printf>
	ADMUX |= (1 << REFS0) | (1 << ADLAR) | (1 << ADATE); // AVCC referance and left shifted data, auto trigger
 1d0:	ec e7       	ldi	r30, 0x7C	; 124
 1d2:	f0 e0       	ldi	r31, 0x00	; 0
 1d4:	80 81       	ld	r24, Z
 1d6:	80 66       	ori	r24, 0x60	; 96
 1d8:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN) | (1 << ADIE); // adc enable and interupt enable
 1da:	ea e7       	ldi	r30, 0x7A	; 122
 1dc:	f0 e0       	ldi	r31, 0x00	; 0
 1de:	80 81       	ld	r24, Z
 1e0:	88 68       	ori	r24, 0x88	; 136
 1e2:	80 83       	st	Z, r24
	ADCSRB |= (1 << ADTS1) | (1 << ADTS0); // trrigger on timer 0 overflow
 1e4:	eb e7       	ldi	r30, 0x7B	; 123
 1e6:	f0 e0       	ldi	r31, 0x00	; 0
 1e8:	80 81       	ld	r24, Z
 1ea:	83 60       	ori	r24, 0x03	; 3
 1ec:	80 83       	st	Z, r24
	DIDR0 |= (1 << ADC0D);
 1ee:	ee e7       	ldi	r30, 0x7E	; 126
 1f0:	f0 e0       	ldi	r31, 0x00	; 0
 1f2:	80 81       	ld	r24, Z
 1f4:	81 60       	ori	r24, 0x01	; 1
 1f6:	80 83       	st	Z, r24
	printf("he2");
 1f8:	8a e0       	ldi	r24, 0x0A	; 10
 1fa:	92 e0       	ldi	r25, 0x02	; 2
 1fc:	9f 93       	push	r25
 1fe:	8f 93       	push	r24
 200:	e4 d2       	rcall	.+1480   	; 0x7ca <printf>
}
 202:	0f 90       	pop	r0
 204:	0f 90       	pop	r0
 206:	0f 90       	pop	r0
 208:	0f 90       	pop	r0
 20a:	08 95       	ret

0000020c <can_init>:
	{
		mcp_write(MCP_TXB0D0+i,data->data[i]);
	}
	
	mcp_request_to_send(0); //1
}
 20c:	9e d0       	rcall	.+316    	; 0x34a <spi_init>
 20e:	50 d0       	rcall	.+160    	; 0x2b0 <mcp_reset>
 210:	40 e8       	ldi	r20, 0x80	; 128
 212:	6f ef       	ldi	r22, 0xFF	; 255
 214:	8f e0       	ldi	r24, 0x0F	; 15
 216:	51 d0       	rcall	.+162    	; 0x2ba <mcp_modify_bit>
 218:	4f ef       	ldi	r20, 0xFF	; 255
 21a:	60 e6       	ldi	r22, 0x60	; 96
 21c:	80 e6       	ldi	r24, 0x60	; 96
 21e:	4d d0       	rcall	.+154    	; 0x2ba <mcp_modify_bit>
 220:	41 e0       	ldi	r20, 0x01	; 1
 222:	61 e0       	ldi	r22, 0x01	; 1
 224:	8b e2       	ldi	r24, 0x2B	; 43
 226:	49 d0       	rcall	.+146    	; 0x2ba <mcp_modify_bit>
 228:	40 e0       	ldi	r20, 0x00	; 0
 22a:	60 ee       	ldi	r22, 0xE0	; 224
 22c:	8f e0       	ldi	r24, 0x0F	; 15
 22e:	45 c0       	rjmp	.+138    	; 0x2ba <mcp_modify_bit>
 230:	08 95       	ret

00000232 <can_recieve_msg>:

void can_recieve_msg(can_data_t* data){
 232:	0f 93       	push	r16
 234:	1f 93       	push	r17
 236:	cf 93       	push	r28
 238:	8c 01       	movw	r16, r24
	
	if (mcp_read(MCP_CANINTF) & 0x01){
 23a:	8c e2       	ldi	r24, 0x2C	; 44
 23c:	2c d0       	rcall	.+88     	; 0x296 <mcp_read>
 23e:	80 ff       	sbrs	r24, 0
 240:	26 c0       	rjmp	.+76     	; 0x28e <can_recieve_msg+0x5c>
		//printf("VALID MESSAGE \n\r");
		uint8_t idhigh = mcp_read(MCP_RXB0SIDH);
 242:	81 e6       	ldi	r24, 0x61	; 97
 244:	28 d0       	rcall	.+80     	; 0x296 <mcp_read>
 246:	c8 2f       	mov	r28, r24
		uint8_t idlow = mcp_read(MCP_RXB0SIDL);
 248:	82 e6       	ldi	r24, 0x62	; 98
 24a:	25 d0       	rcall	.+74     	; 0x296 <mcp_read>
 24c:	cc 0f       	add	r28, r28
		data->id = (idhigh << 3)|(idlow >> 5);
 24e:	cc 0f       	add	r28, r28
 250:	cc 0f       	add	r28, r28
 252:	82 95       	swap	r24
 254:	86 95       	lsr	r24
 256:	87 70       	andi	r24, 0x07	; 7
 258:	8c 2b       	or	r24, r28
 25a:	f8 01       	movw	r30, r16
 25c:	80 83       	st	Z, r24
		
		data->length = mcp_read(MCP_RXB0DLC) & 0x0f;
 25e:	85 e6       	ldi	r24, 0x65	; 101
 260:	1a d0       	rcall	.+52     	; 0x296 <mcp_read>
 262:	8f 70       	andi	r24, 0x0F	; 15
 264:	f8 01       	movw	r30, r16
 266:	81 83       	std	Z+1, r24	; 0x01
 268:	88 23       	and	r24, r24
		
		for (uint8_t i = 0; i < data->length; i++)
 26a:	69 f0       	breq	.+26     	; 0x286 <can_recieve_msg+0x54>
 26c:	c0 e0       	ldi	r28, 0x00	; 0
		{
			data->data[i] = mcp_read(MCP_RXB0D0+i);
 26e:	86 e6       	ldi	r24, 0x66	; 102
 270:	8c 0f       	add	r24, r28
 272:	11 d0       	rcall	.+34     	; 0x296 <mcp_read>
 274:	f8 01       	movw	r30, r16
 276:	ec 0f       	add	r30, r28
 278:	f1 1d       	adc	r31, r1
 27a:	82 83       	std	Z+2, r24	; 0x02
 27c:	cf 5f       	subi	r28, 0xFF	; 255
		uint8_t idlow = mcp_read(MCP_RXB0SIDL);
		data->id = (idhigh << 3)|(idlow >> 5);
		
		data->length = mcp_read(MCP_RXB0DLC) & 0x0f;
		
		for (uint8_t i = 0; i < data->length; i++)
 27e:	f8 01       	movw	r30, r16
 280:	81 81       	ldd	r24, Z+1	; 0x01
 282:	c8 17       	cp	r28, r24
 284:	a0 f3       	brcs	.-24     	; 0x26e <can_recieve_msg+0x3c>
		{
			data->data[i] = mcp_read(MCP_RXB0D0+i);
		}
		mcp_modify_bit(MCP_CANINTF, 0b01, 0);
 286:	40 e0       	ldi	r20, 0x00	; 0
 288:	61 e0       	ldi	r22, 0x01	; 1
 28a:	8c e2       	ldi	r24, 0x2C	; 44
 28c:	16 d0       	rcall	.+44     	; 0x2ba <mcp_modify_bit>
 28e:	cf 91       	pop	r28
	}
 290:	1f 91       	pop	r17
 292:	0f 91       	pop	r16
 294:	08 95       	ret

00000296 <mcp_read>:
 296:	cf 93       	push	r28

void mcp_request_to_send(uint8_t buffer){
	slave_enable();
	spi_write(0x80 | (1<< buffer));
	slave_deselect();
}
 298:	c8 2f       	mov	r28, r24
 29a:	6b d0       	rcall	.+214    	; 0x372 <slave_enable>
 29c:	83 e0       	ldi	r24, 0x03	; 3
 29e:	5d d0       	rcall	.+186    	; 0x35a <spi_write>
 2a0:	8c 2f       	mov	r24, r28
 2a2:	5b d0       	rcall	.+182    	; 0x35a <spi_write>
 2a4:	5f d0       	rcall	.+190    	; 0x364 <spi_read>
 2a6:	c8 2f       	mov	r28, r24
 2a8:	66 d0       	rcall	.+204    	; 0x376 <slave_deselect>
 2aa:	8c 2f       	mov	r24, r28
 2ac:	cf 91       	pop	r28
 2ae:	08 95       	ret

000002b0 <mcp_reset>:
 2b0:	60 d0       	rcall	.+192    	; 0x372 <slave_enable>
 2b2:	80 ec       	ldi	r24, 0xC0	; 192
 2b4:	52 d0       	rcall	.+164    	; 0x35a <spi_write>
 2b6:	5f c0       	rjmp	.+190    	; 0x376 <slave_deselect>
 2b8:	08 95       	ret

000002ba <mcp_modify_bit>:
 2ba:	1f 93       	push	r17
 2bc:	cf 93       	push	r28
 2be:	df 93       	push	r29
 2c0:	18 2f       	mov	r17, r24
 2c2:	d6 2f       	mov	r29, r22
 2c4:	c4 2f       	mov	r28, r20
 2c6:	55 d0       	rcall	.+170    	; 0x372 <slave_enable>
 2c8:	85 e0       	ldi	r24, 0x05	; 5
 2ca:	47 d0       	rcall	.+142    	; 0x35a <spi_write>
 2cc:	81 2f       	mov	r24, r17
 2ce:	45 d0       	rcall	.+138    	; 0x35a <spi_write>
 2d0:	8d 2f       	mov	r24, r29
 2d2:	43 d0       	rcall	.+134    	; 0x35a <spi_write>
 2d4:	8c 2f       	mov	r24, r28
 2d6:	41 d0       	rcall	.+130    	; 0x35a <spi_write>
 2d8:	4e d0       	rcall	.+156    	; 0x376 <slave_deselect>
 2da:	df 91       	pop	r29
 2dc:	cf 91       	pop	r28
 2de:	1f 91       	pop	r17
 2e0:	08 95       	ret

000002e2 <__vector_1>:



ISR(INT0_vect){
 2e2:	1f 92       	push	r1
 2e4:	0f 92       	push	r0
 2e6:	0f b6       	in	r0, 0x3f	; 63
 2e8:	0f 92       	push	r0
 2ea:	11 24       	eor	r1, r1
}
 2ec:	0f 90       	pop	r0
 2ee:	0f be       	out	0x3f, r0	; 63
 2f0:	0f 90       	pop	r0
 2f2:	1f 90       	pop	r1
 2f4:	18 95       	reti

000002f6 <motor_init>:
#include "motor.h"
#include <stdio.h>
#include <avr/io.h>

void motor_init(void){
	DDRH |= (1 << DDH1)| (1 << DDH4)| (1 << DDH5) |(1 << DDH6) | (1 << DDH3) ;
 2f6:	e1 e0       	ldi	r30, 0x01	; 1
 2f8:	f1 e0       	ldi	r31, 0x01	; 1
 2fa:	80 81       	ld	r24, Z
 2fc:	8a 67       	ori	r24, 0x7A	; 122
 2fe:	80 83       	st	Z, r24
	PORTH |= (1 << PINH4);
 300:	e2 e0       	ldi	r30, 0x02	; 2
 302:	f1 e0       	ldi	r31, 0x01	; 1
 304:	80 81       	ld	r24, Z
 306:	80 61       	ori	r24, 0x10	; 16
 308:	80 83       	st	Z, r24
	TWI_Master_Initialise();
 30a:	86 c0       	rjmp	.+268    	; 0x418 <TWI_Master_Initialise>
 30c:	08 95       	ret

0000030e <motor_update_pos>:
}

void motor_update_pos(uint8_t pos){
 30e:	cf 93       	push	r28
 310:	df 93       	push	r29
 312:	00 d0       	rcall	.+0      	; 0x314 <motor_update_pos+0x6>
 314:	cd b7       	in	r28, 0x3d	; 61
 316:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t message[3];
	message[0] = DAC_ADDR;
 318:	90 e5       	ldi	r25, 0x50	; 80
 31a:	99 83       	std	Y+1, r25	; 0x01
	message[1] = COMMAND;
 31c:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = pos;
 31e:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t message_length = 3;
	uint8_t a = TWI_Start_Transceiver_With_Data(message, message_length);
 320:	63 e0       	ldi	r22, 0x03	; 3
 322:	ce 01       	movw	r24, r28
 324:	01 96       	adiw	r24, 0x01	; 1
 326:	82 d0       	rcall	.+260    	; 0x42c <TWI_Start_Transceiver_With_Data>
	printf("err = 0x%x\n\r",a);
 328:	1f 92       	push	r1
 32a:	8f 93       	push	r24
 32c:	8e e0       	ldi	r24, 0x0E	; 14
 32e:	92 e0       	ldi	r25, 0x02	; 2
 330:	9f 93       	push	r25
 332:	8f 93       	push	r24
 334:	4a d2       	rcall	.+1172   	; 0x7ca <printf>
}
 336:	0f 90       	pop	r0
 338:	0f 90       	pop	r0
 33a:	0f 90       	pop	r0
 33c:	0f 90       	pop	r0
 33e:	0f 90       	pop	r0
 340:	0f 90       	pop	r0
 342:	0f 90       	pop	r0
 344:	df 91       	pop	r29
 346:	cf 91       	pop	r28
 348:	08 95       	ret

0000034a <spi_init>:
#include <avr/io.h>
#include <stdio.h>
#include "spi.h"

void spi_init(void){
	DDRB |= (1 << PINB0)|(1 << PINB7)|(1 << PINB2)|(1 << PINB1); // setting ss, mosi and sck as output
 34a:	84 b1       	in	r24, 0x04	; 4
 34c:	87 68       	ori	r24, 0x87	; 135
 34e:	84 b9       	out	0x04, r24	; 4
	DDRB &= ~(1 << PINB3);	// setting miso as input
 350:	23 98       	cbi	0x04, 3	; 4
	SPCR |= (1<<SPE)|(1<<MSTR)|(1 << SPR0); // enable SPI and selectiong master mode
 352:	8c b5       	in	r24, 0x2c	; 44
 354:	81 65       	ori	r24, 0x51	; 81
 356:	8c bd       	out	0x2c, r24	; 44
 358:	08 95       	ret

0000035a <spi_write>:
}
	
void spi_write(uint8_t data){
	SPDR = data;
 35a:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
 35c:	0d b4       	in	r0, 0x2d	; 45
 35e:	07 fe       	sbrs	r0, 7
 360:	fd cf       	rjmp	.-6      	; 0x35c <spi_write+0x2>
}
 362:	08 95       	ret

00000364 <spi_read>:

uint8_t spi_read(void){
	SPDR = 0xaa;
 364:	8a ea       	ldi	r24, 0xAA	; 170
 366:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
 368:	0d b4       	in	r0, 0x2d	; 45
 36a:	07 fe       	sbrs	r0, 7
 36c:	fd cf       	rjmp	.-6      	; 0x368 <spi_read+0x4>
	return SPDR;
 36e:	8e b5       	in	r24, 0x2e	; 46
}
 370:	08 95       	ret

00000372 <slave_enable>:

void slave_enable(void){
	PORTB &= ~(1 << PINB7);
 372:	2f 98       	cbi	0x05, 7	; 5
 374:	08 95       	ret

00000376 <slave_deselect>:
}

void slave_deselect(void){
	PORTB |= (1 << PINB7);
 376:	2f 9a       	sbi	0x05, 7	; 5
 378:	08 95       	ret

0000037a <timer_init>:
#include <avr/interrupt.h>
#include "timer.h"

void timer_init(void){	
	//Timer 0:
	TCCR0A |= (1 << WGM01);
 37a:	84 b5       	in	r24, 0x24	; 36
 37c:	82 60       	ori	r24, 0x02	; 2
 37e:	84 bd       	out	0x24, r24	; 36
	TCCR0B |= (1 << CS02) | (1 << CS00);
 380:	85 b5       	in	r24, 0x25	; 37
 382:	85 60       	ori	r24, 0x05	; 5
 384:	85 bd       	out	0x25, r24	; 37
	OCR0A = 127;
 386:	8f e7       	ldi	r24, 0x7F	; 127
 388:	87 bd       	out	0x27, r24	; 39
	TIMSK0 |= (1 << OCIE0A);
 38a:	ee e6       	ldi	r30, 0x6E	; 110
 38c:	f0 e0       	ldi	r31, 0x00	; 0
 38e:	80 81       	ld	r24, Z
 390:	82 60       	ori	r24, 0x02	; 2
 392:	80 83       	st	Z, r24
	///TCCR0B = (1 << CS02) |(0 << CS01) | (0 << CS00); //set clock prescaler to 16MHz/256 = 62.5kHz (PWM frequency = 244.1Hz)
	//OCR0B = 128; //sets the desired pulse width (0-255)
	//DDRG |= (1 << PG5); // Set pin 4 (PG5) as output
	
	//Timer 1: clear OC1A (channel A) on compare match, use fast PWM, OCR used as TOP, prescaler to 8
	TCCR1A |= (1 << COM1A1) | (1 << WGM11) /*| (1 << WGM10)*/;
 394:	e0 e8       	ldi	r30, 0x80	; 128
 396:	f0 e0       	ldi	r31, 0x00	; 0
 398:	80 81       	ld	r24, Z
 39a:	82 68       	ori	r24, 0x82	; 130
 39c:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS10) | (1 << CS11);
 39e:	e1 e8       	ldi	r30, 0x81	; 129
 3a0:	f0 e0       	ldi	r31, 0x00	; 0
 3a2:	80 81       	ld	r24, Z
 3a4:	8b 61       	ori	r24, 0x1B	; 27
 3a6:	80 83       	st	Z, r24
	ICR1 = 5000;
 3a8:	88 e8       	ldi	r24, 0x88	; 136
 3aa:	93 e1       	ldi	r25, 0x13	; 19
 3ac:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
 3b0:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	OCR1A = 300;
 3b4:	8c e2       	ldi	r24, 0x2C	; 44
 3b6:	91 e0       	ldi	r25, 0x01	; 1
 3b8:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
 3bc:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
 3c0:	08 95       	ret

000003c2 <timer_1_set_top>:
}

void timer_1_set_top(uint16_t top_val){
	//Formula in ordr to make the dutycycle of the PWM. Done by computing the prescaler. Had to invert the input (100-top_val) in order to get the orientation right
	uint16_t x = (((100-top_val)*250)/84)+(225);
 3c2:	46 e0       	ldi	r20, 0x06	; 6
 3c4:	9c 01       	movw	r18, r24
 3c6:	42 9f       	mul	r20, r18
 3c8:	c0 01       	movw	r24, r0
 3ca:	43 9f       	mul	r20, r19
 3cc:	90 0d       	add	r25, r0
 3ce:	92 1b       	sub	r25, r18
 3d0:	11 24       	eor	r1, r1
 3d2:	9c 01       	movw	r18, r24
 3d4:	28 55       	subi	r18, 0x58	; 88
 3d6:	3e 49       	sbci	r19, 0x9E	; 158
 3d8:	36 95       	lsr	r19
 3da:	27 95       	ror	r18
 3dc:	36 95       	lsr	r19
 3de:	27 95       	ror	r18
 3e0:	a7 e8       	ldi	r26, 0x87	; 135
 3e2:	b1 e6       	ldi	r27, 0x61	; 97
 3e4:	99 d1       	rcall	.+818    	; 0x718 <__umulhisi3>
 3e6:	96 95       	lsr	r25
 3e8:	87 95       	ror	r24
 3ea:	96 95       	lsr	r25
 3ec:	87 95       	ror	r24
 3ee:	96 95       	lsr	r25
 3f0:	87 95       	ror	r24
 3f2:	8f 51       	subi	r24, 0x1F	; 31
 3f4:	9f 4f       	sbci	r25, 0xFF	; 255
	if (x <= 230)
 3f6:	87 3e       	cpi	r24, 0xE7	; 231
 3f8:	91 05       	cpc	r25, r1
 3fa:	38 f0       	brcs	.+14     	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
	{
		x = 230;
	}else if (x >= 520)
 3fc:	88 30       	cpi	r24, 0x08	; 8
 3fe:	32 e0       	ldi	r19, 0x02	; 2
 400:	93 07       	cpc	r25, r19
 402:	28 f0       	brcs	.+10     	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
	{
		x = 520;
 404:	88 e0       	ldi	r24, 0x08	; 8
 406:	92 e0       	ldi	r25, 0x02	; 2
 408:	02 c0       	rjmp	.+4      	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
void timer_1_set_top(uint16_t top_val){
	//Formula in ordr to make the dutycycle of the PWM. Done by computing the prescaler. Had to invert the input (100-top_val) in order to get the orientation right
	uint16_t x = (((100-top_val)*250)/84)+(225);
	if (x <= 230)
	{
		x = 230;
 40a:	86 ee       	ldi	r24, 0xE6	; 230
 40c:	90 e0       	ldi	r25, 0x00	; 0
	}else if (x >= 520)
	{
		x = 520;
	}
	
	OCR1A = x;
 40e:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
 412:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
 416:	08 95       	ret

00000418 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 418:	8c e0       	ldi	r24, 0x0C	; 12
 41a:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
 41e:	8f ef       	ldi	r24, 0xFF	; 255
 420:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
 424:	84 e0       	ldi	r24, 0x04	; 4
 426:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
 42a:	08 95       	ret

0000042c <TWI_Start_Transceiver_With_Data>:
 42c:	dc 01       	movw	r26, r24
 42e:	ec eb       	ldi	r30, 0xBC	; 188
 430:	f0 e0       	ldi	r31, 0x00	; 0
 432:	90 81       	ld	r25, Z
 434:	90 fd       	sbrc	r25, 0
 436:	fd cf       	rjmp	.-6      	; 0x432 <TWI_Start_Transceiver_With_Data+0x6>
 438:	60 93 4c 02 	sts	0x024C, r22	; 0x80024c <TWI_msgSize>
 43c:	8c 91       	ld	r24, X
 43e:	80 93 4d 02 	sts	0x024D, r24	; 0x80024d <TWI_buf>
 442:	80 fd       	sbrc	r24, 0
 444:	0c c0       	rjmp	.+24     	; 0x45e <TWI_Start_Transceiver_With_Data+0x32>
 446:	62 30       	cpi	r22, 0x02	; 2
 448:	50 f0       	brcs	.+20     	; 0x45e <TWI_Start_Transceiver_With_Data+0x32>
 44a:	fd 01       	movw	r30, r26
 44c:	31 96       	adiw	r30, 0x01	; 1
 44e:	ae e4       	ldi	r26, 0x4E	; 78
 450:	b2 e0       	ldi	r27, 0x02	; 2
 452:	81 e0       	ldi	r24, 0x01	; 1
 454:	91 91       	ld	r25, Z+
 456:	9d 93       	st	X+, r25
 458:	8f 5f       	subi	r24, 0xFF	; 255
 45a:	68 13       	cpse	r22, r24
 45c:	fb cf       	rjmp	.-10     	; 0x454 <TWI_Start_Transceiver_With_Data+0x28>
 45e:	10 92 4b 02 	sts	0x024B, r1	; 0x80024b <TWI_statusReg>
 462:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <TWI_state>
 466:	98 ef       	ldi	r25, 0xF8	; 248
 468:	90 93 06 02 	sts	0x0206, r25	; 0x800206 <TWI_state>
 46c:	95 ea       	ldi	r25, 0xA5	; 165
 46e:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
 472:	08 95       	ret

00000474 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
 474:	1f 92       	push	r1
 476:	0f 92       	push	r0
 478:	0f b6       	in	r0, 0x3f	; 63
 47a:	0f 92       	push	r0
 47c:	11 24       	eor	r1, r1
 47e:	0b b6       	in	r0, 0x3b	; 59
 480:	0f 92       	push	r0
 482:	2f 93       	push	r18
 484:	3f 93       	push	r19
 486:	8f 93       	push	r24
 488:	9f 93       	push	r25
 48a:	af 93       	push	r26
 48c:	bf 93       	push	r27
 48e:	ef 93       	push	r30
 490:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 492:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
 496:	8e 2f       	mov	r24, r30
 498:	90 e0       	ldi	r25, 0x00	; 0
 49a:	fc 01       	movw	r30, r24
 49c:	38 97       	sbiw	r30, 0x08	; 8
 49e:	e1 35       	cpi	r30, 0x51	; 81
 4a0:	f1 05       	cpc	r31, r1
 4a2:	08 f0       	brcs	.+2      	; 0x4a6 <__vector_39+0x32>
 4a4:	57 c0       	rjmp	.+174    	; 0x554 <__vector_39+0xe0>
 4a6:	88 27       	eor	r24, r24
 4a8:	ee 58       	subi	r30, 0x8E	; 142
 4aa:	ff 4f       	sbci	r31, 0xFF	; 255
 4ac:	8f 4f       	sbci	r24, 0xFF	; 255
 4ae:	2c c1       	rjmp	.+600    	; 0x708 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 4b0:	10 92 4a 02 	sts	0x024A, r1	; 0x80024a <__data_end>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 4b4:	e0 91 4a 02 	lds	r30, 0x024A	; 0x80024a <__data_end>
 4b8:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <TWI_msgSize>
 4bc:	e8 17       	cp	r30, r24
 4be:	70 f4       	brcc	.+28     	; 0x4dc <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 4c0:	81 e0       	ldi	r24, 0x01	; 1
 4c2:	8e 0f       	add	r24, r30
 4c4:	80 93 4a 02 	sts	0x024A, r24	; 0x80024a <__data_end>
 4c8:	f0 e0       	ldi	r31, 0x00	; 0
 4ca:	e3 5b       	subi	r30, 0xB3	; 179
 4cc:	fd 4f       	sbci	r31, 0xFD	; 253
 4ce:	80 81       	ld	r24, Z
 4d0:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4d4:	85 e8       	ldi	r24, 0x85	; 133
 4d6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
 4da:	43 c0       	rjmp	.+134    	; 0x562 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 4dc:	80 91 4b 02 	lds	r24, 0x024B	; 0x80024b <TWI_statusReg>
 4e0:	81 60       	ori	r24, 0x01	; 1
 4e2:	80 93 4b 02 	sts	0x024B, r24	; 0x80024b <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 4e6:	84 e9       	ldi	r24, 0x94	; 148
 4e8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
 4ec:	3a c0       	rjmp	.+116    	; 0x562 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 4ee:	e0 91 4a 02 	lds	r30, 0x024A	; 0x80024a <__data_end>
 4f2:	81 e0       	ldi	r24, 0x01	; 1
 4f4:	8e 0f       	add	r24, r30
 4f6:	80 93 4a 02 	sts	0x024A, r24	; 0x80024a <__data_end>
 4fa:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
 4fe:	f0 e0       	ldi	r31, 0x00	; 0
 500:	e3 5b       	subi	r30, 0xB3	; 179
 502:	fd 4f       	sbci	r31, 0xFD	; 253
 504:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 506:	20 91 4a 02 	lds	r18, 0x024A	; 0x80024a <__data_end>
 50a:	30 e0       	ldi	r19, 0x00	; 0
 50c:	80 91 4c 02 	lds	r24, 0x024C	; 0x80024c <TWI_msgSize>
 510:	90 e0       	ldi	r25, 0x00	; 0
 512:	01 97       	sbiw	r24, 0x01	; 1
 514:	28 17       	cp	r18, r24
 516:	39 07       	cpc	r19, r25
 518:	24 f4       	brge	.+8      	; 0x522 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 51a:	85 ec       	ldi	r24, 0xC5	; 197
 51c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
 520:	20 c0       	rjmp	.+64     	; 0x562 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 522:	85 e8       	ldi	r24, 0x85	; 133
 524:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
 528:	1c c0       	rjmp	.+56     	; 0x562 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 52a:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
 52e:	e0 91 4a 02 	lds	r30, 0x024A	; 0x80024a <__data_end>
 532:	f0 e0       	ldi	r31, 0x00	; 0
 534:	e3 5b       	subi	r30, 0xB3	; 179
 536:	fd 4f       	sbci	r31, 0xFD	; 253
 538:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 53a:	80 91 4b 02 	lds	r24, 0x024B	; 0x80024b <TWI_statusReg>
 53e:	81 60       	ori	r24, 0x01	; 1
 540:	80 93 4b 02 	sts	0x024B, r24	; 0x80024b <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 544:	84 e9       	ldi	r24, 0x94	; 148
 546:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 54a:	0b c0       	rjmp	.+22     	; 0x562 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 54c:	85 ea       	ldi	r24, 0xA5	; 165
 54e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 552:	07 c0       	rjmp	.+14     	; 0x562 <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 554:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
 558:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 55c:	84 e0       	ldi	r24, 0x04	; 4
 55e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 562:	ff 91       	pop	r31
 564:	ef 91       	pop	r30
 566:	bf 91       	pop	r27
 568:	af 91       	pop	r26
 56a:	9f 91       	pop	r25
 56c:	8f 91       	pop	r24
 56e:	3f 91       	pop	r19
 570:	2f 91       	pop	r18
 572:	0f 90       	pop	r0
 574:	0b be       	out	0x3b, r0	; 59
 576:	0f 90       	pop	r0
 578:	0f be       	out	0x3f, r0	; 63
 57a:	0f 90       	pop	r0
 57c:	1f 90       	pop	r1
 57e:	18 95       	reti

00000580 <USART_Transmit>:
// USART driver

// USART transmit
int USART_Transmit(char data, FILE *f){
	/*Wait for empty transmit buffer*/
	while(!(UCSR0A & (1<<UDRE0)));
 580:	e0 ec       	ldi	r30, 0xC0	; 192
 582:	f0 e0       	ldi	r31, 0x00	; 0
 584:	90 81       	ld	r25, Z
 586:	95 ff       	sbrs	r25, 5
 588:	fd cf       	rjmp	.-6      	; 0x584 <USART_Transmit+0x4>
	/* Put data into buffer, sends the data*/
	UDR0 = data;
 58a:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	
	return 0;
}
 58e:	80 e0       	ldi	r24, 0x00	; 0
 590:	90 e0       	ldi	r25, 0x00	; 0
 592:	08 95       	ret

00000594 <USART_Receive>:

int USART_Receive(FILE* f){
	/* Wait for data to be received*/
	while(!(UCSR0A & (1<<RXC0)));
 594:	e0 ec       	ldi	r30, 0xC0	; 192
 596:	f0 e0       	ldi	r31, 0x00	; 0
 598:	80 81       	ld	r24, Z
 59a:	88 23       	and	r24, r24
 59c:	ec f7       	brge	.-6      	; 0x598 <USART_Receive+0x4>
	/* Get and return received data from buffer*/
	return UDR0;
 59e:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
}
 5a2:	90 e0       	ldi	r25, 0x00	; 0
 5a4:	08 95       	ret

000005a6 <USART_init>:
// USART init
int USART_init(unsigned int ubrr){
	UBRR0H = (unsigned char)(ubrr >> 8);
 5a6:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char) ubrr;
 5aa:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	/*Enable receiver and transmitter and receive interrupt*/
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)|(1<< RXCIE0);
 5ae:	88 e9       	ldi	r24, 0x98	; 152
 5b0:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	/*Set frame format: 8data, 2 stop bit*/
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
 5b4:	8e e0       	ldi	r24, 0x0E	; 14
 5b6:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	usart = fdevopen(&USART_Transmit, &USART_Receive);
 5ba:	6a ec       	ldi	r22, 0xCA	; 202
 5bc:	72 e0       	ldi	r23, 0x02	; 2
 5be:	80 ec       	ldi	r24, 0xC0	; 192
 5c0:	92 e0       	ldi	r25, 0x02	; 2
 5c2:	b9 d0       	rcall	.+370    	; 0x736 <fdevopen>
 5c4:	90 93 56 02 	sts	0x0256, r25	; 0x800256 <usart+0x1>
 5c8:	80 93 55 02 	sts	0x0255, r24	; 0x800255 <usart>
	
	return 0;
}
 5cc:	80 e0       	ldi	r24, 0x00	; 0
 5ce:	90 e0       	ldi	r25, 0x00	; 0
 5d0:	08 95       	ret

000005d2 <main>:
#include <util/delay.h>
#include <avr/io.h>
#include <avr/interrupt.h>

int main (void)
{
 5d2:	cf 93       	push	r28
 5d4:	df 93       	push	r29
 5d6:	cd b7       	in	r28, 0x3d	; 61
 5d8:	de b7       	in	r29, 0x3e	; 62
 5da:	2a 97       	sbiw	r28, 0x0a	; 10
 5dc:	0f b6       	in	r0, 0x3f	; 63
 5de:	f8 94       	cli
 5e0:	de bf       	out	0x3e, r29	; 62
 5e2:	0f be       	out	0x3f, r0	; 63
 5e4:	cd bf       	out	0x3d, r28	; 61
	USART_init(MYUBRR);
 5e6:	87 e6       	ldi	r24, 0x67	; 103
 5e8:	90 e0       	ldi	r25, 0x00	; 0
 5ea:	dd df       	rcall	.-70     	; 0x5a6 <USART_init>
	
	can_init();
 5ec:	0f de       	rcall	.-994    	; 0x20c <can_init>
 5ee:	8b e1       	ldi	r24, 0x1B	; 27
	can_data_t data;
	printf("\n\n\n\n\n begin!!! \n\r");
 5f0:	92 e0       	ldi	r25, 0x02	; 2
 5f2:	9f 93       	push	r25
 5f4:	8f 93       	push	r24
 5f6:	e9 d0       	rcall	.+466    	; 0x7ca <printf>
	DDRB |= (1 << PINB5);
 5f8:	25 9a       	sbi	0x04, 5	; 4
	timer_init();
 5fa:	bf de       	rcall	.-642    	; 0x37a <timer_init>
 5fc:	e4 dd       	rcall	.-1080   	; 0x1c6 <adc_init>
	adc_init();
 5fe:	78 94       	sei
	sei();
 600:	8d e7       	ldi	r24, 0x7D	; 125
	timer_1_set_top(125);
 602:	90 e0       	ldi	r25, 0x00	; 0
 604:	de de       	rcall	.-580    	; 0x3c2 <timer_1_set_top>
 606:	77 de       	rcall	.-786    	; 0x2f6 <motor_init>
	motor_init();
 608:	0f 90       	pop	r0
 60a:	0f 90       	pop	r0
 60c:	ce 01       	movw	r24, r28
 60e:	01 96       	adiw	r24, 0x01	; 1
	while (1)
	{
		//printf("he");
		can_recieve_msg(&data);
 610:	10 de       	rcall	.-992    	; 0x232 <can_recieve_msg>
 612:	89 81       	ldd	r24, Y+1	; 0x01
 614:	88 23       	and	r24, r24
		if (data.id != 0)
 616:	d1 f3       	breq	.-12     	; 0x60c <main+0x3a>
 618:	8b 81       	ldd	r24, Y+3	; 0x03
 61a:	90 e0       	ldi	r25, 0x00	; 0
		{
			//printf("ID = %u, leftslider: %u, rightslider: %u \r",data.id, data.data[0], data.data[1]);
			timer_1_set_top(data.data[0]);
 61c:	d2 de       	rcall	.-604    	; 0x3c2 <timer_1_set_top>
 61e:	8c 81       	ldd	r24, Y+4	; 0x04
 620:	76 de       	rcall	.-788    	; 0x30e <motor_update_pos>
 622:	f4 cf       	rjmp	.-24     	; 0x60c <main+0x3a>

00000624 <__vector_29>:
			motor_update_pos(data.data[1]);
 624:	1f 92       	push	r1
 626:	0f 92       	push	r0
 628:	0f b6       	in	r0, 0x3f	; 63
 62a:	0f 92       	push	r0
/*
void game_over(void){
	
}*/
uint32_t score = 0;
ISR(ADC_vect){
 62c:	11 24       	eor	r1, r1
 62e:	0b b6       	in	r0, 0x3b	; 59
 630:	0f 92       	push	r0
 632:	2f 93       	push	r18
 634:	3f 93       	push	r19
 636:	4f 93       	push	r20
 638:	5f 93       	push	r21
 63a:	6f 93       	push	r22
 63c:	7f 93       	push	r23
 63e:	8f 93       	push	r24
 640:	9f 93       	push	r25
 642:	af 93       	push	r26
 644:	bf 93       	push	r27
 646:	ef 93       	push	r30
 648:	ff 93       	push	r31
	uint8_t val = ADCH;
 64a:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x700079>
	if(val < 70){
 64e:	86 34       	cpi	r24, 0x46	; 70
 650:	e0 f4       	brcc	.+56     	; 0x68a <__vector_29+0x66>
	//game_over();
	printf("\r val =  %d  score = %d   \n\r", val, score);
 652:	90 91 54 02 	lds	r25, 0x0254	; 0x800254 <score+0x3>
 656:	9f 93       	push	r25
 658:	90 91 53 02 	lds	r25, 0x0253	; 0x800253 <score+0x2>
 65c:	9f 93       	push	r25
 65e:	90 91 52 02 	lds	r25, 0x0252	; 0x800252 <score+0x1>
 662:	9f 93       	push	r25
 664:	90 91 51 02 	lds	r25, 0x0251	; 0x800251 <score>
 668:	9f 93       	push	r25
 66a:	1f 92       	push	r1
 66c:	8f 93       	push	r24
 66e:	8d e2       	ldi	r24, 0x2D	; 45
 670:	92 e0       	ldi	r25, 0x02	; 2
 672:	9f 93       	push	r25
 674:	8f 93       	push	r24
 676:	a9 d0       	rcall	.+338    	; 0x7ca <printf>
 678:	8d b7       	in	r24, 0x3d	; 61
 67a:	9e b7       	in	r25, 0x3e	; 62
 67c:	08 96       	adiw	r24, 0x08	; 8
 67e:	0f b6       	in	r0, 0x3f	; 63
 680:	f8 94       	cli
 682:	9e bf       	out	0x3e, r25	; 62
 684:	0f be       	out	0x3f, r0	; 63
 686:	8d bf       	out	0x3d, r24	; 61
 688:	13 c0       	rjmp	.+38     	; 0x6b0 <__vector_29+0x8c>
	}
	else{
		score += 1;
 68a:	80 91 51 02 	lds	r24, 0x0251	; 0x800251 <score>
 68e:	90 91 52 02 	lds	r25, 0x0252	; 0x800252 <score+0x1>
 692:	a0 91 53 02 	lds	r26, 0x0253	; 0x800253 <score+0x2>
 696:	b0 91 54 02 	lds	r27, 0x0254	; 0x800254 <score+0x3>
 69a:	01 96       	adiw	r24, 0x01	; 1
 69c:	a1 1d       	adc	r26, r1
 69e:	b1 1d       	adc	r27, r1
 6a0:	80 93 51 02 	sts	0x0251, r24	; 0x800251 <score>
 6a4:	90 93 52 02 	sts	0x0252, r25	; 0x800252 <score+0x1>
 6a8:	a0 93 53 02 	sts	0x0253, r26	; 0x800253 <score+0x2>
 6ac:	b0 93 54 02 	sts	0x0254, r27	; 0x800254 <score+0x3>
	/*if(score >= 1000)
	{
		
		score = 0;
	}*/
}
 6b0:	ff 91       	pop	r31
 6b2:	ef 91       	pop	r30
 6b4:	bf 91       	pop	r27
 6b6:	af 91       	pop	r26
 6b8:	9f 91       	pop	r25
 6ba:	8f 91       	pop	r24
 6bc:	7f 91       	pop	r23
 6be:	6f 91       	pop	r22
 6c0:	5f 91       	pop	r21
 6c2:	4f 91       	pop	r20
 6c4:	3f 91       	pop	r19
 6c6:	2f 91       	pop	r18
 6c8:	0f 90       	pop	r0
 6ca:	0b be       	out	0x3b, r0	; 59
 6cc:	0f 90       	pop	r0
 6ce:	0f be       	out	0x3f, r0	; 63
 6d0:	0f 90       	pop	r0
 6d2:	1f 90       	pop	r1
 6d4:	18 95       	reti

000006d6 <__vector_21>:

ISR(TIMER0_COMPA_vect){
 6d6:	1f 92       	push	r1
 6d8:	0f 92       	push	r0
 6da:	0f b6       	in	r0, 0x3f	; 63
 6dc:	0f 92       	push	r0
 6de:	11 24       	eor	r1, r1
 6e0:	0b b6       	in	r0, 0x3b	; 59
 6e2:	0f 92       	push	r0
 6e4:	8f 93       	push	r24
 6e6:	ef 93       	push	r30
 6e8:	ff 93       	push	r31
	ADCSRA |= (1<<ADSC);
 6ea:	ea e7       	ldi	r30, 0x7A	; 122
 6ec:	f0 e0       	ldi	r31, 0x00	; 0
 6ee:	80 81       	ld	r24, Z
 6f0:	80 64       	ori	r24, 0x40	; 64
 6f2:	80 83       	st	Z, r24
 6f4:	ff 91       	pop	r31
 6f6:	ef 91       	pop	r30
 6f8:	8f 91       	pop	r24
 6fa:	0f 90       	pop	r0
 6fc:	0b be       	out	0x3b, r0	; 59
 6fe:	0f 90       	pop	r0
 700:	0f be       	out	0x3f, r0	; 63
 702:	0f 90       	pop	r0
 704:	1f 90       	pop	r1
 706:	18 95       	reti

00000708 <__tablejump2__>:
 708:	ee 0f       	add	r30, r30
 70a:	ff 1f       	adc	r31, r31
 70c:	88 1f       	adc	r24, r24
 70e:	8b bf       	out	0x3b, r24	; 59
 710:	07 90       	elpm	r0, Z+
 712:	f6 91       	elpm	r31, Z
 714:	e0 2d       	mov	r30, r0
 716:	19 94       	eijmp

00000718 <__umulhisi3>:
 718:	a2 9f       	mul	r26, r18
 71a:	b0 01       	movw	r22, r0
 71c:	b3 9f       	mul	r27, r19
 71e:	c0 01       	movw	r24, r0
 720:	a3 9f       	mul	r26, r19
 722:	70 0d       	add	r23, r0
 724:	81 1d       	adc	r24, r1
 726:	11 24       	eor	r1, r1
 728:	91 1d       	adc	r25, r1
 72a:	b2 9f       	mul	r27, r18
 72c:	70 0d       	add	r23, r0
 72e:	81 1d       	adc	r24, r1
 730:	11 24       	eor	r1, r1
 732:	91 1d       	adc	r25, r1
 734:	08 95       	ret

00000736 <fdevopen>:
 736:	0f 93       	push	r16
 738:	1f 93       	push	r17
 73a:	cf 93       	push	r28
 73c:	df 93       	push	r29
 73e:	00 97       	sbiw	r24, 0x00	; 0
 740:	31 f4       	brne	.+12     	; 0x74e <fdevopen+0x18>
 742:	61 15       	cp	r22, r1
 744:	71 05       	cpc	r23, r1
 746:	19 f4       	brne	.+6      	; 0x74e <fdevopen+0x18>
 748:	80 e0       	ldi	r24, 0x00	; 0
 74a:	90 e0       	ldi	r25, 0x00	; 0
 74c:	39 c0       	rjmp	.+114    	; 0x7c0 <fdevopen+0x8a>
 74e:	8b 01       	movw	r16, r22
 750:	ec 01       	movw	r28, r24
 752:	6e e0       	ldi	r22, 0x0E	; 14
 754:	70 e0       	ldi	r23, 0x00	; 0
 756:	81 e0       	ldi	r24, 0x01	; 1
 758:	90 e0       	ldi	r25, 0x00	; 0
 75a:	47 d2       	rcall	.+1166   	; 0xbea <calloc>
 75c:	fc 01       	movw	r30, r24
 75e:	89 2b       	or	r24, r25
 760:	99 f3       	breq	.-26     	; 0x748 <fdevopen+0x12>
 762:	80 e8       	ldi	r24, 0x80	; 128
 764:	83 83       	std	Z+3, r24	; 0x03
 766:	01 15       	cp	r16, r1
 768:	11 05       	cpc	r17, r1
 76a:	71 f0       	breq	.+28     	; 0x788 <fdevopen+0x52>
 76c:	13 87       	std	Z+11, r17	; 0x0b
 76e:	02 87       	std	Z+10, r16	; 0x0a
 770:	81 e8       	ldi	r24, 0x81	; 129
 772:	83 83       	std	Z+3, r24	; 0x03
 774:	80 91 57 02 	lds	r24, 0x0257	; 0x800257 <__iob>
 778:	90 91 58 02 	lds	r25, 0x0258	; 0x800258 <__iob+0x1>
 77c:	89 2b       	or	r24, r25
 77e:	21 f4       	brne	.+8      	; 0x788 <fdevopen+0x52>
 780:	f0 93 58 02 	sts	0x0258, r31	; 0x800258 <__iob+0x1>
 784:	e0 93 57 02 	sts	0x0257, r30	; 0x800257 <__iob>
 788:	20 97       	sbiw	r28, 0x00	; 0
 78a:	c9 f0       	breq	.+50     	; 0x7be <fdevopen+0x88>
 78c:	d1 87       	std	Z+9, r29	; 0x09
 78e:	c0 87       	std	Z+8, r28	; 0x08
 790:	83 81       	ldd	r24, Z+3	; 0x03
 792:	82 60       	ori	r24, 0x02	; 2
 794:	83 83       	std	Z+3, r24	; 0x03
 796:	80 91 59 02 	lds	r24, 0x0259	; 0x800259 <__iob+0x2>
 79a:	90 91 5a 02 	lds	r25, 0x025A	; 0x80025a <__iob+0x3>
 79e:	89 2b       	or	r24, r25
 7a0:	71 f4       	brne	.+28     	; 0x7be <fdevopen+0x88>
 7a2:	f0 93 5a 02 	sts	0x025A, r31	; 0x80025a <__iob+0x3>
 7a6:	e0 93 59 02 	sts	0x0259, r30	; 0x800259 <__iob+0x2>
 7aa:	80 91 5b 02 	lds	r24, 0x025B	; 0x80025b <__iob+0x4>
 7ae:	90 91 5c 02 	lds	r25, 0x025C	; 0x80025c <__iob+0x5>
 7b2:	89 2b       	or	r24, r25
 7b4:	21 f4       	brne	.+8      	; 0x7be <fdevopen+0x88>
 7b6:	f0 93 5c 02 	sts	0x025C, r31	; 0x80025c <__iob+0x5>
 7ba:	e0 93 5b 02 	sts	0x025B, r30	; 0x80025b <__iob+0x4>
 7be:	cf 01       	movw	r24, r30
 7c0:	df 91       	pop	r29
 7c2:	cf 91       	pop	r28
 7c4:	1f 91       	pop	r17
 7c6:	0f 91       	pop	r16
 7c8:	08 95       	ret

000007ca <printf>:
 7ca:	cf 93       	push	r28
 7cc:	df 93       	push	r29
 7ce:	cd b7       	in	r28, 0x3d	; 61
 7d0:	de b7       	in	r29, 0x3e	; 62
 7d2:	ae 01       	movw	r20, r28
 7d4:	4a 5f       	subi	r20, 0xFA	; 250
 7d6:	5f 4f       	sbci	r21, 0xFF	; 255
 7d8:	fa 01       	movw	r30, r20
 7da:	61 91       	ld	r22, Z+
 7dc:	71 91       	ld	r23, Z+
 7de:	af 01       	movw	r20, r30
 7e0:	80 91 59 02 	lds	r24, 0x0259	; 0x800259 <__iob+0x2>
 7e4:	90 91 5a 02 	lds	r25, 0x025A	; 0x80025a <__iob+0x3>
 7e8:	03 d0       	rcall	.+6      	; 0x7f0 <vfprintf>
 7ea:	df 91       	pop	r29
 7ec:	cf 91       	pop	r28
 7ee:	08 95       	ret

000007f0 <vfprintf>:
 7f0:	2f 92       	push	r2
 7f2:	3f 92       	push	r3
 7f4:	4f 92       	push	r4
 7f6:	5f 92       	push	r5
 7f8:	6f 92       	push	r6
 7fa:	7f 92       	push	r7
 7fc:	8f 92       	push	r8
 7fe:	9f 92       	push	r9
 800:	af 92       	push	r10
 802:	bf 92       	push	r11
 804:	cf 92       	push	r12
 806:	df 92       	push	r13
 808:	ef 92       	push	r14
 80a:	ff 92       	push	r15
 80c:	0f 93       	push	r16
 80e:	1f 93       	push	r17
 810:	cf 93       	push	r28
 812:	df 93       	push	r29
 814:	cd b7       	in	r28, 0x3d	; 61
 816:	de b7       	in	r29, 0x3e	; 62
 818:	2b 97       	sbiw	r28, 0x0b	; 11
 81a:	0f b6       	in	r0, 0x3f	; 63
 81c:	f8 94       	cli
 81e:	de bf       	out	0x3e, r29	; 62
 820:	0f be       	out	0x3f, r0	; 63
 822:	cd bf       	out	0x3d, r28	; 61
 824:	6c 01       	movw	r12, r24
 826:	7b 01       	movw	r14, r22
 828:	8a 01       	movw	r16, r20
 82a:	fc 01       	movw	r30, r24
 82c:	17 82       	std	Z+7, r1	; 0x07
 82e:	16 82       	std	Z+6, r1	; 0x06
 830:	83 81       	ldd	r24, Z+3	; 0x03
 832:	81 ff       	sbrs	r24, 1
 834:	bf c1       	rjmp	.+894    	; 0xbb4 <vfprintf+0x3c4>
 836:	ce 01       	movw	r24, r28
 838:	01 96       	adiw	r24, 0x01	; 1
 83a:	3c 01       	movw	r6, r24
 83c:	f6 01       	movw	r30, r12
 83e:	93 81       	ldd	r25, Z+3	; 0x03
 840:	f7 01       	movw	r30, r14
 842:	93 fd       	sbrc	r25, 3
 844:	85 91       	lpm	r24, Z+
 846:	93 ff       	sbrs	r25, 3
 848:	81 91       	ld	r24, Z+
 84a:	7f 01       	movw	r14, r30
 84c:	88 23       	and	r24, r24
 84e:	09 f4       	brne	.+2      	; 0x852 <vfprintf+0x62>
 850:	ad c1       	rjmp	.+858    	; 0xbac <vfprintf+0x3bc>
 852:	85 32       	cpi	r24, 0x25	; 37
 854:	39 f4       	brne	.+14     	; 0x864 <vfprintf+0x74>
 856:	93 fd       	sbrc	r25, 3
 858:	85 91       	lpm	r24, Z+
 85a:	93 ff       	sbrs	r25, 3
 85c:	81 91       	ld	r24, Z+
 85e:	7f 01       	movw	r14, r30
 860:	85 32       	cpi	r24, 0x25	; 37
 862:	21 f4       	brne	.+8      	; 0x86c <vfprintf+0x7c>
 864:	b6 01       	movw	r22, r12
 866:	90 e0       	ldi	r25, 0x00	; 0
 868:	18 d3       	rcall	.+1584   	; 0xe9a <fputc>
 86a:	e8 cf       	rjmp	.-48     	; 0x83c <vfprintf+0x4c>
 86c:	91 2c       	mov	r9, r1
 86e:	21 2c       	mov	r2, r1
 870:	31 2c       	mov	r3, r1
 872:	ff e1       	ldi	r31, 0x1F	; 31
 874:	f3 15       	cp	r31, r3
 876:	d8 f0       	brcs	.+54     	; 0x8ae <vfprintf+0xbe>
 878:	8b 32       	cpi	r24, 0x2B	; 43
 87a:	79 f0       	breq	.+30     	; 0x89a <vfprintf+0xaa>
 87c:	38 f4       	brcc	.+14     	; 0x88c <vfprintf+0x9c>
 87e:	80 32       	cpi	r24, 0x20	; 32
 880:	79 f0       	breq	.+30     	; 0x8a0 <vfprintf+0xb0>
 882:	83 32       	cpi	r24, 0x23	; 35
 884:	a1 f4       	brne	.+40     	; 0x8ae <vfprintf+0xbe>
 886:	23 2d       	mov	r18, r3
 888:	20 61       	ori	r18, 0x10	; 16
 88a:	1d c0       	rjmp	.+58     	; 0x8c6 <vfprintf+0xd6>
 88c:	8d 32       	cpi	r24, 0x2D	; 45
 88e:	61 f0       	breq	.+24     	; 0x8a8 <vfprintf+0xb8>
 890:	80 33       	cpi	r24, 0x30	; 48
 892:	69 f4       	brne	.+26     	; 0x8ae <vfprintf+0xbe>
 894:	23 2d       	mov	r18, r3
 896:	21 60       	ori	r18, 0x01	; 1
 898:	16 c0       	rjmp	.+44     	; 0x8c6 <vfprintf+0xd6>
 89a:	83 2d       	mov	r24, r3
 89c:	82 60       	ori	r24, 0x02	; 2
 89e:	38 2e       	mov	r3, r24
 8a0:	e3 2d       	mov	r30, r3
 8a2:	e4 60       	ori	r30, 0x04	; 4
 8a4:	3e 2e       	mov	r3, r30
 8a6:	2a c0       	rjmp	.+84     	; 0x8fc <vfprintf+0x10c>
 8a8:	f3 2d       	mov	r31, r3
 8aa:	f8 60       	ori	r31, 0x08	; 8
 8ac:	1d c0       	rjmp	.+58     	; 0x8e8 <vfprintf+0xf8>
 8ae:	37 fc       	sbrc	r3, 7
 8b0:	2d c0       	rjmp	.+90     	; 0x90c <vfprintf+0x11c>
 8b2:	20 ed       	ldi	r18, 0xD0	; 208
 8b4:	28 0f       	add	r18, r24
 8b6:	2a 30       	cpi	r18, 0x0A	; 10
 8b8:	40 f0       	brcs	.+16     	; 0x8ca <vfprintf+0xda>
 8ba:	8e 32       	cpi	r24, 0x2E	; 46
 8bc:	b9 f4       	brne	.+46     	; 0x8ec <vfprintf+0xfc>
 8be:	36 fc       	sbrc	r3, 6
 8c0:	75 c1       	rjmp	.+746    	; 0xbac <vfprintf+0x3bc>
 8c2:	23 2d       	mov	r18, r3
 8c4:	20 64       	ori	r18, 0x40	; 64
 8c6:	32 2e       	mov	r3, r18
 8c8:	19 c0       	rjmp	.+50     	; 0x8fc <vfprintf+0x10c>
 8ca:	36 fe       	sbrs	r3, 6
 8cc:	06 c0       	rjmp	.+12     	; 0x8da <vfprintf+0xea>
 8ce:	8a e0       	ldi	r24, 0x0A	; 10
 8d0:	98 9e       	mul	r9, r24
 8d2:	20 0d       	add	r18, r0
 8d4:	11 24       	eor	r1, r1
 8d6:	92 2e       	mov	r9, r18
 8d8:	11 c0       	rjmp	.+34     	; 0x8fc <vfprintf+0x10c>
 8da:	ea e0       	ldi	r30, 0x0A	; 10
 8dc:	2e 9e       	mul	r2, r30
 8de:	20 0d       	add	r18, r0
 8e0:	11 24       	eor	r1, r1
 8e2:	22 2e       	mov	r2, r18
 8e4:	f3 2d       	mov	r31, r3
 8e6:	f0 62       	ori	r31, 0x20	; 32
 8e8:	3f 2e       	mov	r3, r31
 8ea:	08 c0       	rjmp	.+16     	; 0x8fc <vfprintf+0x10c>
 8ec:	8c 36       	cpi	r24, 0x6C	; 108
 8ee:	21 f4       	brne	.+8      	; 0x8f8 <vfprintf+0x108>
 8f0:	83 2d       	mov	r24, r3
 8f2:	80 68       	ori	r24, 0x80	; 128
 8f4:	38 2e       	mov	r3, r24
 8f6:	02 c0       	rjmp	.+4      	; 0x8fc <vfprintf+0x10c>
 8f8:	88 36       	cpi	r24, 0x68	; 104
 8fa:	41 f4       	brne	.+16     	; 0x90c <vfprintf+0x11c>
 8fc:	f7 01       	movw	r30, r14
 8fe:	93 fd       	sbrc	r25, 3
 900:	85 91       	lpm	r24, Z+
 902:	93 ff       	sbrs	r25, 3
 904:	81 91       	ld	r24, Z+
 906:	7f 01       	movw	r14, r30
 908:	81 11       	cpse	r24, r1
 90a:	b3 cf       	rjmp	.-154    	; 0x872 <vfprintf+0x82>
 90c:	98 2f       	mov	r25, r24
 90e:	9f 7d       	andi	r25, 0xDF	; 223
 910:	95 54       	subi	r25, 0x45	; 69
 912:	93 30       	cpi	r25, 0x03	; 3
 914:	28 f4       	brcc	.+10     	; 0x920 <vfprintf+0x130>
 916:	0c 5f       	subi	r16, 0xFC	; 252
 918:	1f 4f       	sbci	r17, 0xFF	; 255
 91a:	9f e3       	ldi	r25, 0x3F	; 63
 91c:	99 83       	std	Y+1, r25	; 0x01
 91e:	0d c0       	rjmp	.+26     	; 0x93a <vfprintf+0x14a>
 920:	83 36       	cpi	r24, 0x63	; 99
 922:	31 f0       	breq	.+12     	; 0x930 <vfprintf+0x140>
 924:	83 37       	cpi	r24, 0x73	; 115
 926:	71 f0       	breq	.+28     	; 0x944 <vfprintf+0x154>
 928:	83 35       	cpi	r24, 0x53	; 83
 92a:	09 f0       	breq	.+2      	; 0x92e <vfprintf+0x13e>
 92c:	55 c0       	rjmp	.+170    	; 0x9d8 <vfprintf+0x1e8>
 92e:	20 c0       	rjmp	.+64     	; 0x970 <vfprintf+0x180>
 930:	f8 01       	movw	r30, r16
 932:	80 81       	ld	r24, Z
 934:	89 83       	std	Y+1, r24	; 0x01
 936:	0e 5f       	subi	r16, 0xFE	; 254
 938:	1f 4f       	sbci	r17, 0xFF	; 255
 93a:	88 24       	eor	r8, r8
 93c:	83 94       	inc	r8
 93e:	91 2c       	mov	r9, r1
 940:	53 01       	movw	r10, r6
 942:	12 c0       	rjmp	.+36     	; 0x968 <vfprintf+0x178>
 944:	28 01       	movw	r4, r16
 946:	f2 e0       	ldi	r31, 0x02	; 2
 948:	4f 0e       	add	r4, r31
 94a:	51 1c       	adc	r5, r1
 94c:	f8 01       	movw	r30, r16
 94e:	a0 80       	ld	r10, Z
 950:	b1 80       	ldd	r11, Z+1	; 0x01
 952:	36 fe       	sbrs	r3, 6
 954:	03 c0       	rjmp	.+6      	; 0x95c <vfprintf+0x16c>
 956:	69 2d       	mov	r22, r9
 958:	70 e0       	ldi	r23, 0x00	; 0
 95a:	02 c0       	rjmp	.+4      	; 0x960 <vfprintf+0x170>
 95c:	6f ef       	ldi	r22, 0xFF	; 255
 95e:	7f ef       	ldi	r23, 0xFF	; 255
 960:	c5 01       	movw	r24, r10
 962:	90 d2       	rcall	.+1312   	; 0xe84 <strnlen>
 964:	4c 01       	movw	r8, r24
 966:	82 01       	movw	r16, r4
 968:	f3 2d       	mov	r31, r3
 96a:	ff 77       	andi	r31, 0x7F	; 127
 96c:	3f 2e       	mov	r3, r31
 96e:	15 c0       	rjmp	.+42     	; 0x99a <vfprintf+0x1aa>
 970:	28 01       	movw	r4, r16
 972:	22 e0       	ldi	r18, 0x02	; 2
 974:	42 0e       	add	r4, r18
 976:	51 1c       	adc	r5, r1
 978:	f8 01       	movw	r30, r16
 97a:	a0 80       	ld	r10, Z
 97c:	b1 80       	ldd	r11, Z+1	; 0x01
 97e:	36 fe       	sbrs	r3, 6
 980:	03 c0       	rjmp	.+6      	; 0x988 <vfprintf+0x198>
 982:	69 2d       	mov	r22, r9
 984:	70 e0       	ldi	r23, 0x00	; 0
 986:	02 c0       	rjmp	.+4      	; 0x98c <vfprintf+0x19c>
 988:	6f ef       	ldi	r22, 0xFF	; 255
 98a:	7f ef       	ldi	r23, 0xFF	; 255
 98c:	c5 01       	movw	r24, r10
 98e:	68 d2       	rcall	.+1232   	; 0xe60 <strnlen_P>
 990:	4c 01       	movw	r8, r24
 992:	f3 2d       	mov	r31, r3
 994:	f0 68       	ori	r31, 0x80	; 128
 996:	3f 2e       	mov	r3, r31
 998:	82 01       	movw	r16, r4
 99a:	33 fc       	sbrc	r3, 3
 99c:	19 c0       	rjmp	.+50     	; 0x9d0 <vfprintf+0x1e0>
 99e:	82 2d       	mov	r24, r2
 9a0:	90 e0       	ldi	r25, 0x00	; 0
 9a2:	88 16       	cp	r8, r24
 9a4:	99 06       	cpc	r9, r25
 9a6:	a0 f4       	brcc	.+40     	; 0x9d0 <vfprintf+0x1e0>
 9a8:	b6 01       	movw	r22, r12
 9aa:	80 e2       	ldi	r24, 0x20	; 32
 9ac:	90 e0       	ldi	r25, 0x00	; 0
 9ae:	75 d2       	rcall	.+1258   	; 0xe9a <fputc>
 9b0:	2a 94       	dec	r2
 9b2:	f5 cf       	rjmp	.-22     	; 0x99e <vfprintf+0x1ae>
 9b4:	f5 01       	movw	r30, r10
 9b6:	37 fc       	sbrc	r3, 7
 9b8:	85 91       	lpm	r24, Z+
 9ba:	37 fe       	sbrs	r3, 7
 9bc:	81 91       	ld	r24, Z+
 9be:	5f 01       	movw	r10, r30
 9c0:	b6 01       	movw	r22, r12
 9c2:	90 e0       	ldi	r25, 0x00	; 0
 9c4:	6a d2       	rcall	.+1236   	; 0xe9a <fputc>
 9c6:	21 10       	cpse	r2, r1
 9c8:	2a 94       	dec	r2
 9ca:	21 e0       	ldi	r18, 0x01	; 1
 9cc:	82 1a       	sub	r8, r18
 9ce:	91 08       	sbc	r9, r1
 9d0:	81 14       	cp	r8, r1
 9d2:	91 04       	cpc	r9, r1
 9d4:	79 f7       	brne	.-34     	; 0x9b4 <vfprintf+0x1c4>
 9d6:	e1 c0       	rjmp	.+450    	; 0xb9a <vfprintf+0x3aa>
 9d8:	84 36       	cpi	r24, 0x64	; 100
 9da:	11 f0       	breq	.+4      	; 0x9e0 <vfprintf+0x1f0>
 9dc:	89 36       	cpi	r24, 0x69	; 105
 9de:	39 f5       	brne	.+78     	; 0xa2e <vfprintf+0x23e>
 9e0:	f8 01       	movw	r30, r16
 9e2:	37 fe       	sbrs	r3, 7
 9e4:	07 c0       	rjmp	.+14     	; 0x9f4 <vfprintf+0x204>
 9e6:	60 81       	ld	r22, Z
 9e8:	71 81       	ldd	r23, Z+1	; 0x01
 9ea:	82 81       	ldd	r24, Z+2	; 0x02
 9ec:	93 81       	ldd	r25, Z+3	; 0x03
 9ee:	0c 5f       	subi	r16, 0xFC	; 252
 9f0:	1f 4f       	sbci	r17, 0xFF	; 255
 9f2:	08 c0       	rjmp	.+16     	; 0xa04 <vfprintf+0x214>
 9f4:	60 81       	ld	r22, Z
 9f6:	71 81       	ldd	r23, Z+1	; 0x01
 9f8:	07 2e       	mov	r0, r23
 9fa:	00 0c       	add	r0, r0
 9fc:	88 0b       	sbc	r24, r24
 9fe:	99 0b       	sbc	r25, r25
 a00:	0e 5f       	subi	r16, 0xFE	; 254
 a02:	1f 4f       	sbci	r17, 0xFF	; 255
 a04:	f3 2d       	mov	r31, r3
 a06:	ff 76       	andi	r31, 0x6F	; 111
 a08:	3f 2e       	mov	r3, r31
 a0a:	97 ff       	sbrs	r25, 7
 a0c:	09 c0       	rjmp	.+18     	; 0xa20 <vfprintf+0x230>
 a0e:	90 95       	com	r25
 a10:	80 95       	com	r24
 a12:	70 95       	com	r23
 a14:	61 95       	neg	r22
 a16:	7f 4f       	sbci	r23, 0xFF	; 255
 a18:	8f 4f       	sbci	r24, 0xFF	; 255
 a1a:	9f 4f       	sbci	r25, 0xFF	; 255
 a1c:	f0 68       	ori	r31, 0x80	; 128
 a1e:	3f 2e       	mov	r3, r31
 a20:	2a e0       	ldi	r18, 0x0A	; 10
 a22:	30 e0       	ldi	r19, 0x00	; 0
 a24:	a3 01       	movw	r20, r6
 a26:	75 d2       	rcall	.+1258   	; 0xf12 <__ultoa_invert>
 a28:	88 2e       	mov	r8, r24
 a2a:	86 18       	sub	r8, r6
 a2c:	44 c0       	rjmp	.+136    	; 0xab6 <vfprintf+0x2c6>
 a2e:	85 37       	cpi	r24, 0x75	; 117
 a30:	31 f4       	brne	.+12     	; 0xa3e <vfprintf+0x24e>
 a32:	23 2d       	mov	r18, r3
 a34:	2f 7e       	andi	r18, 0xEF	; 239
 a36:	b2 2e       	mov	r11, r18
 a38:	2a e0       	ldi	r18, 0x0A	; 10
 a3a:	30 e0       	ldi	r19, 0x00	; 0
 a3c:	25 c0       	rjmp	.+74     	; 0xa88 <vfprintf+0x298>
 a3e:	93 2d       	mov	r25, r3
 a40:	99 7f       	andi	r25, 0xF9	; 249
 a42:	b9 2e       	mov	r11, r25
 a44:	8f 36       	cpi	r24, 0x6F	; 111
 a46:	c1 f0       	breq	.+48     	; 0xa78 <vfprintf+0x288>
 a48:	18 f4       	brcc	.+6      	; 0xa50 <vfprintf+0x260>
 a4a:	88 35       	cpi	r24, 0x58	; 88
 a4c:	79 f0       	breq	.+30     	; 0xa6c <vfprintf+0x27c>
 a4e:	ae c0       	rjmp	.+348    	; 0xbac <vfprintf+0x3bc>
 a50:	80 37       	cpi	r24, 0x70	; 112
 a52:	19 f0       	breq	.+6      	; 0xa5a <vfprintf+0x26a>
 a54:	88 37       	cpi	r24, 0x78	; 120
 a56:	21 f0       	breq	.+8      	; 0xa60 <vfprintf+0x270>
 a58:	a9 c0       	rjmp	.+338    	; 0xbac <vfprintf+0x3bc>
 a5a:	e9 2f       	mov	r30, r25
 a5c:	e0 61       	ori	r30, 0x10	; 16
 a5e:	be 2e       	mov	r11, r30
 a60:	b4 fe       	sbrs	r11, 4
 a62:	0d c0       	rjmp	.+26     	; 0xa7e <vfprintf+0x28e>
 a64:	fb 2d       	mov	r31, r11
 a66:	f4 60       	ori	r31, 0x04	; 4
 a68:	bf 2e       	mov	r11, r31
 a6a:	09 c0       	rjmp	.+18     	; 0xa7e <vfprintf+0x28e>
 a6c:	34 fe       	sbrs	r3, 4
 a6e:	0a c0       	rjmp	.+20     	; 0xa84 <vfprintf+0x294>
 a70:	29 2f       	mov	r18, r25
 a72:	26 60       	ori	r18, 0x06	; 6
 a74:	b2 2e       	mov	r11, r18
 a76:	06 c0       	rjmp	.+12     	; 0xa84 <vfprintf+0x294>
 a78:	28 e0       	ldi	r18, 0x08	; 8
 a7a:	30 e0       	ldi	r19, 0x00	; 0
 a7c:	05 c0       	rjmp	.+10     	; 0xa88 <vfprintf+0x298>
 a7e:	20 e1       	ldi	r18, 0x10	; 16
 a80:	30 e0       	ldi	r19, 0x00	; 0
 a82:	02 c0       	rjmp	.+4      	; 0xa88 <vfprintf+0x298>
 a84:	20 e1       	ldi	r18, 0x10	; 16
 a86:	32 e0       	ldi	r19, 0x02	; 2
 a88:	f8 01       	movw	r30, r16
 a8a:	b7 fe       	sbrs	r11, 7
 a8c:	07 c0       	rjmp	.+14     	; 0xa9c <vfprintf+0x2ac>
 a8e:	60 81       	ld	r22, Z
 a90:	71 81       	ldd	r23, Z+1	; 0x01
 a92:	82 81       	ldd	r24, Z+2	; 0x02
 a94:	93 81       	ldd	r25, Z+3	; 0x03
 a96:	0c 5f       	subi	r16, 0xFC	; 252
 a98:	1f 4f       	sbci	r17, 0xFF	; 255
 a9a:	06 c0       	rjmp	.+12     	; 0xaa8 <vfprintf+0x2b8>
 a9c:	60 81       	ld	r22, Z
 a9e:	71 81       	ldd	r23, Z+1	; 0x01
 aa0:	80 e0       	ldi	r24, 0x00	; 0
 aa2:	90 e0       	ldi	r25, 0x00	; 0
 aa4:	0e 5f       	subi	r16, 0xFE	; 254
 aa6:	1f 4f       	sbci	r17, 0xFF	; 255
 aa8:	a3 01       	movw	r20, r6
 aaa:	33 d2       	rcall	.+1126   	; 0xf12 <__ultoa_invert>
 aac:	88 2e       	mov	r8, r24
 aae:	86 18       	sub	r8, r6
 ab0:	fb 2d       	mov	r31, r11
 ab2:	ff 77       	andi	r31, 0x7F	; 127
 ab4:	3f 2e       	mov	r3, r31
 ab6:	36 fe       	sbrs	r3, 6
 ab8:	0d c0       	rjmp	.+26     	; 0xad4 <vfprintf+0x2e4>
 aba:	23 2d       	mov	r18, r3
 abc:	2e 7f       	andi	r18, 0xFE	; 254
 abe:	a2 2e       	mov	r10, r18
 ac0:	89 14       	cp	r8, r9
 ac2:	58 f4       	brcc	.+22     	; 0xada <vfprintf+0x2ea>
 ac4:	34 fe       	sbrs	r3, 4
 ac6:	0b c0       	rjmp	.+22     	; 0xade <vfprintf+0x2ee>
 ac8:	32 fc       	sbrc	r3, 2
 aca:	09 c0       	rjmp	.+18     	; 0xade <vfprintf+0x2ee>
 acc:	83 2d       	mov	r24, r3
 ace:	8e 7e       	andi	r24, 0xEE	; 238
 ad0:	a8 2e       	mov	r10, r24
 ad2:	05 c0       	rjmp	.+10     	; 0xade <vfprintf+0x2ee>
 ad4:	b8 2c       	mov	r11, r8
 ad6:	a3 2c       	mov	r10, r3
 ad8:	03 c0       	rjmp	.+6      	; 0xae0 <vfprintf+0x2f0>
 ada:	b8 2c       	mov	r11, r8
 adc:	01 c0       	rjmp	.+2      	; 0xae0 <vfprintf+0x2f0>
 ade:	b9 2c       	mov	r11, r9
 ae0:	a4 fe       	sbrs	r10, 4
 ae2:	0f c0       	rjmp	.+30     	; 0xb02 <vfprintf+0x312>
 ae4:	fe 01       	movw	r30, r28
 ae6:	e8 0d       	add	r30, r8
 ae8:	f1 1d       	adc	r31, r1
 aea:	80 81       	ld	r24, Z
 aec:	80 33       	cpi	r24, 0x30	; 48
 aee:	21 f4       	brne	.+8      	; 0xaf8 <vfprintf+0x308>
 af0:	9a 2d       	mov	r25, r10
 af2:	99 7e       	andi	r25, 0xE9	; 233
 af4:	a9 2e       	mov	r10, r25
 af6:	09 c0       	rjmp	.+18     	; 0xb0a <vfprintf+0x31a>
 af8:	a2 fe       	sbrs	r10, 2
 afa:	06 c0       	rjmp	.+12     	; 0xb08 <vfprintf+0x318>
 afc:	b3 94       	inc	r11
 afe:	b3 94       	inc	r11
 b00:	04 c0       	rjmp	.+8      	; 0xb0a <vfprintf+0x31a>
 b02:	8a 2d       	mov	r24, r10
 b04:	86 78       	andi	r24, 0x86	; 134
 b06:	09 f0       	breq	.+2      	; 0xb0a <vfprintf+0x31a>
 b08:	b3 94       	inc	r11
 b0a:	a3 fc       	sbrc	r10, 3
 b0c:	10 c0       	rjmp	.+32     	; 0xb2e <vfprintf+0x33e>
 b0e:	a0 fe       	sbrs	r10, 0
 b10:	06 c0       	rjmp	.+12     	; 0xb1e <vfprintf+0x32e>
 b12:	b2 14       	cp	r11, r2
 b14:	80 f4       	brcc	.+32     	; 0xb36 <vfprintf+0x346>
 b16:	28 0c       	add	r2, r8
 b18:	92 2c       	mov	r9, r2
 b1a:	9b 18       	sub	r9, r11
 b1c:	0d c0       	rjmp	.+26     	; 0xb38 <vfprintf+0x348>
 b1e:	b2 14       	cp	r11, r2
 b20:	58 f4       	brcc	.+22     	; 0xb38 <vfprintf+0x348>
 b22:	b6 01       	movw	r22, r12
 b24:	80 e2       	ldi	r24, 0x20	; 32
 b26:	90 e0       	ldi	r25, 0x00	; 0
 b28:	b8 d1       	rcall	.+880    	; 0xe9a <fputc>
 b2a:	b3 94       	inc	r11
 b2c:	f8 cf       	rjmp	.-16     	; 0xb1e <vfprintf+0x32e>
 b2e:	b2 14       	cp	r11, r2
 b30:	18 f4       	brcc	.+6      	; 0xb38 <vfprintf+0x348>
 b32:	2b 18       	sub	r2, r11
 b34:	02 c0       	rjmp	.+4      	; 0xb3a <vfprintf+0x34a>
 b36:	98 2c       	mov	r9, r8
 b38:	21 2c       	mov	r2, r1
 b3a:	a4 fe       	sbrs	r10, 4
 b3c:	0f c0       	rjmp	.+30     	; 0xb5c <vfprintf+0x36c>
 b3e:	b6 01       	movw	r22, r12
 b40:	80 e3       	ldi	r24, 0x30	; 48
 b42:	90 e0       	ldi	r25, 0x00	; 0
 b44:	aa d1       	rcall	.+852    	; 0xe9a <fputc>
 b46:	a2 fe       	sbrs	r10, 2
 b48:	16 c0       	rjmp	.+44     	; 0xb76 <vfprintf+0x386>
 b4a:	a1 fc       	sbrc	r10, 1
 b4c:	03 c0       	rjmp	.+6      	; 0xb54 <vfprintf+0x364>
 b4e:	88 e7       	ldi	r24, 0x78	; 120
 b50:	90 e0       	ldi	r25, 0x00	; 0
 b52:	02 c0       	rjmp	.+4      	; 0xb58 <vfprintf+0x368>
 b54:	88 e5       	ldi	r24, 0x58	; 88
 b56:	90 e0       	ldi	r25, 0x00	; 0
 b58:	b6 01       	movw	r22, r12
 b5a:	0c c0       	rjmp	.+24     	; 0xb74 <vfprintf+0x384>
 b5c:	8a 2d       	mov	r24, r10
 b5e:	86 78       	andi	r24, 0x86	; 134
 b60:	51 f0       	breq	.+20     	; 0xb76 <vfprintf+0x386>
 b62:	a1 fe       	sbrs	r10, 1
 b64:	02 c0       	rjmp	.+4      	; 0xb6a <vfprintf+0x37a>
 b66:	8b e2       	ldi	r24, 0x2B	; 43
 b68:	01 c0       	rjmp	.+2      	; 0xb6c <vfprintf+0x37c>
 b6a:	80 e2       	ldi	r24, 0x20	; 32
 b6c:	a7 fc       	sbrc	r10, 7
 b6e:	8d e2       	ldi	r24, 0x2D	; 45
 b70:	b6 01       	movw	r22, r12
 b72:	90 e0       	ldi	r25, 0x00	; 0
 b74:	92 d1       	rcall	.+804    	; 0xe9a <fputc>
 b76:	89 14       	cp	r8, r9
 b78:	30 f4       	brcc	.+12     	; 0xb86 <vfprintf+0x396>
 b7a:	b6 01       	movw	r22, r12
 b7c:	80 e3       	ldi	r24, 0x30	; 48
 b7e:	90 e0       	ldi	r25, 0x00	; 0
 b80:	8c d1       	rcall	.+792    	; 0xe9a <fputc>
 b82:	9a 94       	dec	r9
 b84:	f8 cf       	rjmp	.-16     	; 0xb76 <vfprintf+0x386>
 b86:	8a 94       	dec	r8
 b88:	f3 01       	movw	r30, r6
 b8a:	e8 0d       	add	r30, r8
 b8c:	f1 1d       	adc	r31, r1
 b8e:	80 81       	ld	r24, Z
 b90:	b6 01       	movw	r22, r12
 b92:	90 e0       	ldi	r25, 0x00	; 0
 b94:	82 d1       	rcall	.+772    	; 0xe9a <fputc>
 b96:	81 10       	cpse	r8, r1
 b98:	f6 cf       	rjmp	.-20     	; 0xb86 <vfprintf+0x396>
 b9a:	22 20       	and	r2, r2
 b9c:	09 f4       	brne	.+2      	; 0xba0 <vfprintf+0x3b0>
 b9e:	4e ce       	rjmp	.-868    	; 0x83c <vfprintf+0x4c>
 ba0:	b6 01       	movw	r22, r12
 ba2:	80 e2       	ldi	r24, 0x20	; 32
 ba4:	90 e0       	ldi	r25, 0x00	; 0
 ba6:	79 d1       	rcall	.+754    	; 0xe9a <fputc>
 ba8:	2a 94       	dec	r2
 baa:	f7 cf       	rjmp	.-18     	; 0xb9a <vfprintf+0x3aa>
 bac:	f6 01       	movw	r30, r12
 bae:	86 81       	ldd	r24, Z+6	; 0x06
 bb0:	97 81       	ldd	r25, Z+7	; 0x07
 bb2:	02 c0       	rjmp	.+4      	; 0xbb8 <vfprintf+0x3c8>
 bb4:	8f ef       	ldi	r24, 0xFF	; 255
 bb6:	9f ef       	ldi	r25, 0xFF	; 255
 bb8:	2b 96       	adiw	r28, 0x0b	; 11
 bba:	0f b6       	in	r0, 0x3f	; 63
 bbc:	f8 94       	cli
 bbe:	de bf       	out	0x3e, r29	; 62
 bc0:	0f be       	out	0x3f, r0	; 63
 bc2:	cd bf       	out	0x3d, r28	; 61
 bc4:	df 91       	pop	r29
 bc6:	cf 91       	pop	r28
 bc8:	1f 91       	pop	r17
 bca:	0f 91       	pop	r16
 bcc:	ff 90       	pop	r15
 bce:	ef 90       	pop	r14
 bd0:	df 90       	pop	r13
 bd2:	cf 90       	pop	r12
 bd4:	bf 90       	pop	r11
 bd6:	af 90       	pop	r10
 bd8:	9f 90       	pop	r9
 bda:	8f 90       	pop	r8
 bdc:	7f 90       	pop	r7
 bde:	6f 90       	pop	r6
 be0:	5f 90       	pop	r5
 be2:	4f 90       	pop	r4
 be4:	3f 90       	pop	r3
 be6:	2f 90       	pop	r2
 be8:	08 95       	ret

00000bea <calloc>:
 bea:	0f 93       	push	r16
 bec:	1f 93       	push	r17
 bee:	cf 93       	push	r28
 bf0:	df 93       	push	r29
 bf2:	86 9f       	mul	r24, r22
 bf4:	80 01       	movw	r16, r0
 bf6:	87 9f       	mul	r24, r23
 bf8:	10 0d       	add	r17, r0
 bfa:	96 9f       	mul	r25, r22
 bfc:	10 0d       	add	r17, r0
 bfe:	11 24       	eor	r1, r1
 c00:	c8 01       	movw	r24, r16
 c02:	0d d0       	rcall	.+26     	; 0xc1e <malloc>
 c04:	ec 01       	movw	r28, r24
 c06:	00 97       	sbiw	r24, 0x00	; 0
 c08:	21 f0       	breq	.+8      	; 0xc12 <calloc+0x28>
 c0a:	a8 01       	movw	r20, r16
 c0c:	60 e0       	ldi	r22, 0x00	; 0
 c0e:	70 e0       	ldi	r23, 0x00	; 0
 c10:	32 d1       	rcall	.+612    	; 0xe76 <memset>
 c12:	ce 01       	movw	r24, r28
 c14:	df 91       	pop	r29
 c16:	cf 91       	pop	r28
 c18:	1f 91       	pop	r17
 c1a:	0f 91       	pop	r16
 c1c:	08 95       	ret

00000c1e <malloc>:
 c1e:	0f 93       	push	r16
 c20:	1f 93       	push	r17
 c22:	cf 93       	push	r28
 c24:	df 93       	push	r29
 c26:	82 30       	cpi	r24, 0x02	; 2
 c28:	91 05       	cpc	r25, r1
 c2a:	10 f4       	brcc	.+4      	; 0xc30 <malloc+0x12>
 c2c:	82 e0       	ldi	r24, 0x02	; 2
 c2e:	90 e0       	ldi	r25, 0x00	; 0
 c30:	e0 91 5f 02 	lds	r30, 0x025F	; 0x80025f <__flp>
 c34:	f0 91 60 02 	lds	r31, 0x0260	; 0x800260 <__flp+0x1>
 c38:	20 e0       	ldi	r18, 0x00	; 0
 c3a:	30 e0       	ldi	r19, 0x00	; 0
 c3c:	a0 e0       	ldi	r26, 0x00	; 0
 c3e:	b0 e0       	ldi	r27, 0x00	; 0
 c40:	30 97       	sbiw	r30, 0x00	; 0
 c42:	19 f1       	breq	.+70     	; 0xc8a <malloc+0x6c>
 c44:	40 81       	ld	r20, Z
 c46:	51 81       	ldd	r21, Z+1	; 0x01
 c48:	02 81       	ldd	r16, Z+2	; 0x02
 c4a:	13 81       	ldd	r17, Z+3	; 0x03
 c4c:	48 17       	cp	r20, r24
 c4e:	59 07       	cpc	r21, r25
 c50:	c8 f0       	brcs	.+50     	; 0xc84 <malloc+0x66>
 c52:	84 17       	cp	r24, r20
 c54:	95 07       	cpc	r25, r21
 c56:	69 f4       	brne	.+26     	; 0xc72 <malloc+0x54>
 c58:	10 97       	sbiw	r26, 0x00	; 0
 c5a:	31 f0       	breq	.+12     	; 0xc68 <malloc+0x4a>
 c5c:	12 96       	adiw	r26, 0x02	; 2
 c5e:	0c 93       	st	X, r16
 c60:	12 97       	sbiw	r26, 0x02	; 2
 c62:	13 96       	adiw	r26, 0x03	; 3
 c64:	1c 93       	st	X, r17
 c66:	27 c0       	rjmp	.+78     	; 0xcb6 <malloc+0x98>
 c68:	00 93 5f 02 	sts	0x025F, r16	; 0x80025f <__flp>
 c6c:	10 93 60 02 	sts	0x0260, r17	; 0x800260 <__flp+0x1>
 c70:	22 c0       	rjmp	.+68     	; 0xcb6 <malloc+0x98>
 c72:	21 15       	cp	r18, r1
 c74:	31 05       	cpc	r19, r1
 c76:	19 f0       	breq	.+6      	; 0xc7e <malloc+0x60>
 c78:	42 17       	cp	r20, r18
 c7a:	53 07       	cpc	r21, r19
 c7c:	18 f4       	brcc	.+6      	; 0xc84 <malloc+0x66>
 c7e:	9a 01       	movw	r18, r20
 c80:	bd 01       	movw	r22, r26
 c82:	ef 01       	movw	r28, r30
 c84:	df 01       	movw	r26, r30
 c86:	f8 01       	movw	r30, r16
 c88:	db cf       	rjmp	.-74     	; 0xc40 <malloc+0x22>
 c8a:	21 15       	cp	r18, r1
 c8c:	31 05       	cpc	r19, r1
 c8e:	f9 f0       	breq	.+62     	; 0xcce <malloc+0xb0>
 c90:	28 1b       	sub	r18, r24
 c92:	39 0b       	sbc	r19, r25
 c94:	24 30       	cpi	r18, 0x04	; 4
 c96:	31 05       	cpc	r19, r1
 c98:	80 f4       	brcc	.+32     	; 0xcba <malloc+0x9c>
 c9a:	8a 81       	ldd	r24, Y+2	; 0x02
 c9c:	9b 81       	ldd	r25, Y+3	; 0x03
 c9e:	61 15       	cp	r22, r1
 ca0:	71 05       	cpc	r23, r1
 ca2:	21 f0       	breq	.+8      	; 0xcac <malloc+0x8e>
 ca4:	fb 01       	movw	r30, r22
 ca6:	93 83       	std	Z+3, r25	; 0x03
 ca8:	82 83       	std	Z+2, r24	; 0x02
 caa:	04 c0       	rjmp	.+8      	; 0xcb4 <malloc+0x96>
 cac:	90 93 60 02 	sts	0x0260, r25	; 0x800260 <__flp+0x1>
 cb0:	80 93 5f 02 	sts	0x025F, r24	; 0x80025f <__flp>
 cb4:	fe 01       	movw	r30, r28
 cb6:	32 96       	adiw	r30, 0x02	; 2
 cb8:	44 c0       	rjmp	.+136    	; 0xd42 <malloc+0x124>
 cba:	fe 01       	movw	r30, r28
 cbc:	e2 0f       	add	r30, r18
 cbe:	f3 1f       	adc	r31, r19
 cc0:	81 93       	st	Z+, r24
 cc2:	91 93       	st	Z+, r25
 cc4:	22 50       	subi	r18, 0x02	; 2
 cc6:	31 09       	sbc	r19, r1
 cc8:	39 83       	std	Y+1, r19	; 0x01
 cca:	28 83       	st	Y, r18
 ccc:	3a c0       	rjmp	.+116    	; 0xd42 <malloc+0x124>
 cce:	20 91 5d 02 	lds	r18, 0x025D	; 0x80025d <__brkval>
 cd2:	30 91 5e 02 	lds	r19, 0x025E	; 0x80025e <__brkval+0x1>
 cd6:	23 2b       	or	r18, r19
 cd8:	41 f4       	brne	.+16     	; 0xcea <malloc+0xcc>
 cda:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
 cde:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
 ce2:	30 93 5e 02 	sts	0x025E, r19	; 0x80025e <__brkval+0x1>
 ce6:	20 93 5d 02 	sts	0x025D, r18	; 0x80025d <__brkval>
 cea:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
 cee:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
 cf2:	21 15       	cp	r18, r1
 cf4:	31 05       	cpc	r19, r1
 cf6:	41 f4       	brne	.+16     	; 0xd08 <malloc+0xea>
 cf8:	2d b7       	in	r18, 0x3d	; 61
 cfa:	3e b7       	in	r19, 0x3e	; 62
 cfc:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
 d00:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
 d04:	24 1b       	sub	r18, r20
 d06:	35 0b       	sbc	r19, r21
 d08:	e0 91 5d 02 	lds	r30, 0x025D	; 0x80025d <__brkval>
 d0c:	f0 91 5e 02 	lds	r31, 0x025E	; 0x80025e <__brkval+0x1>
 d10:	e2 17       	cp	r30, r18
 d12:	f3 07       	cpc	r31, r19
 d14:	a0 f4       	brcc	.+40     	; 0xd3e <malloc+0x120>
 d16:	2e 1b       	sub	r18, r30
 d18:	3f 0b       	sbc	r19, r31
 d1a:	28 17       	cp	r18, r24
 d1c:	39 07       	cpc	r19, r25
 d1e:	78 f0       	brcs	.+30     	; 0xd3e <malloc+0x120>
 d20:	ac 01       	movw	r20, r24
 d22:	4e 5f       	subi	r20, 0xFE	; 254
 d24:	5f 4f       	sbci	r21, 0xFF	; 255
 d26:	24 17       	cp	r18, r20
 d28:	35 07       	cpc	r19, r21
 d2a:	48 f0       	brcs	.+18     	; 0xd3e <malloc+0x120>
 d2c:	4e 0f       	add	r20, r30
 d2e:	5f 1f       	adc	r21, r31
 d30:	50 93 5e 02 	sts	0x025E, r21	; 0x80025e <__brkval+0x1>
 d34:	40 93 5d 02 	sts	0x025D, r20	; 0x80025d <__brkval>
 d38:	81 93       	st	Z+, r24
 d3a:	91 93       	st	Z+, r25
 d3c:	02 c0       	rjmp	.+4      	; 0xd42 <malloc+0x124>
 d3e:	e0 e0       	ldi	r30, 0x00	; 0
 d40:	f0 e0       	ldi	r31, 0x00	; 0
 d42:	cf 01       	movw	r24, r30
 d44:	df 91       	pop	r29
 d46:	cf 91       	pop	r28
 d48:	1f 91       	pop	r17
 d4a:	0f 91       	pop	r16
 d4c:	08 95       	ret

00000d4e <free>:
 d4e:	cf 93       	push	r28
 d50:	df 93       	push	r29
 d52:	00 97       	sbiw	r24, 0x00	; 0
 d54:	09 f4       	brne	.+2      	; 0xd58 <free+0xa>
 d56:	81 c0       	rjmp	.+258    	; 0xe5a <free+0x10c>
 d58:	fc 01       	movw	r30, r24
 d5a:	32 97       	sbiw	r30, 0x02	; 2
 d5c:	13 82       	std	Z+3, r1	; 0x03
 d5e:	12 82       	std	Z+2, r1	; 0x02
 d60:	a0 91 5f 02 	lds	r26, 0x025F	; 0x80025f <__flp>
 d64:	b0 91 60 02 	lds	r27, 0x0260	; 0x800260 <__flp+0x1>
 d68:	10 97       	sbiw	r26, 0x00	; 0
 d6a:	81 f4       	brne	.+32     	; 0xd8c <free+0x3e>
 d6c:	20 81       	ld	r18, Z
 d6e:	31 81       	ldd	r19, Z+1	; 0x01
 d70:	82 0f       	add	r24, r18
 d72:	93 1f       	adc	r25, r19
 d74:	20 91 5d 02 	lds	r18, 0x025D	; 0x80025d <__brkval>
 d78:	30 91 5e 02 	lds	r19, 0x025E	; 0x80025e <__brkval+0x1>
 d7c:	28 17       	cp	r18, r24
 d7e:	39 07       	cpc	r19, r25
 d80:	51 f5       	brne	.+84     	; 0xdd6 <free+0x88>
 d82:	f0 93 5e 02 	sts	0x025E, r31	; 0x80025e <__brkval+0x1>
 d86:	e0 93 5d 02 	sts	0x025D, r30	; 0x80025d <__brkval>
 d8a:	67 c0       	rjmp	.+206    	; 0xe5a <free+0x10c>
 d8c:	ed 01       	movw	r28, r26
 d8e:	20 e0       	ldi	r18, 0x00	; 0
 d90:	30 e0       	ldi	r19, 0x00	; 0
 d92:	ce 17       	cp	r28, r30
 d94:	df 07       	cpc	r29, r31
 d96:	40 f4       	brcc	.+16     	; 0xda8 <free+0x5a>
 d98:	4a 81       	ldd	r20, Y+2	; 0x02
 d9a:	5b 81       	ldd	r21, Y+3	; 0x03
 d9c:	9e 01       	movw	r18, r28
 d9e:	41 15       	cp	r20, r1
 da0:	51 05       	cpc	r21, r1
 da2:	f1 f0       	breq	.+60     	; 0xde0 <free+0x92>
 da4:	ea 01       	movw	r28, r20
 da6:	f5 cf       	rjmp	.-22     	; 0xd92 <free+0x44>
 da8:	d3 83       	std	Z+3, r29	; 0x03
 daa:	c2 83       	std	Z+2, r28	; 0x02
 dac:	40 81       	ld	r20, Z
 dae:	51 81       	ldd	r21, Z+1	; 0x01
 db0:	84 0f       	add	r24, r20
 db2:	95 1f       	adc	r25, r21
 db4:	c8 17       	cp	r28, r24
 db6:	d9 07       	cpc	r29, r25
 db8:	59 f4       	brne	.+22     	; 0xdd0 <free+0x82>
 dba:	88 81       	ld	r24, Y
 dbc:	99 81       	ldd	r25, Y+1	; 0x01
 dbe:	84 0f       	add	r24, r20
 dc0:	95 1f       	adc	r25, r21
 dc2:	02 96       	adiw	r24, 0x02	; 2
 dc4:	91 83       	std	Z+1, r25	; 0x01
 dc6:	80 83       	st	Z, r24
 dc8:	8a 81       	ldd	r24, Y+2	; 0x02
 dca:	9b 81       	ldd	r25, Y+3	; 0x03
 dcc:	93 83       	std	Z+3, r25	; 0x03
 dce:	82 83       	std	Z+2, r24	; 0x02
 dd0:	21 15       	cp	r18, r1
 dd2:	31 05       	cpc	r19, r1
 dd4:	29 f4       	brne	.+10     	; 0xde0 <free+0x92>
 dd6:	f0 93 60 02 	sts	0x0260, r31	; 0x800260 <__flp+0x1>
 dda:	e0 93 5f 02 	sts	0x025F, r30	; 0x80025f <__flp>
 dde:	3d c0       	rjmp	.+122    	; 0xe5a <free+0x10c>
 de0:	e9 01       	movw	r28, r18
 de2:	fb 83       	std	Y+3, r31	; 0x03
 de4:	ea 83       	std	Y+2, r30	; 0x02
 de6:	49 91       	ld	r20, Y+
 de8:	59 91       	ld	r21, Y+
 dea:	c4 0f       	add	r28, r20
 dec:	d5 1f       	adc	r29, r21
 dee:	ec 17       	cp	r30, r28
 df0:	fd 07       	cpc	r31, r29
 df2:	61 f4       	brne	.+24     	; 0xe0c <free+0xbe>
 df4:	80 81       	ld	r24, Z
 df6:	91 81       	ldd	r25, Z+1	; 0x01
 df8:	84 0f       	add	r24, r20
 dfa:	95 1f       	adc	r25, r21
 dfc:	02 96       	adiw	r24, 0x02	; 2
 dfe:	e9 01       	movw	r28, r18
 e00:	99 83       	std	Y+1, r25	; 0x01
 e02:	88 83       	st	Y, r24
 e04:	82 81       	ldd	r24, Z+2	; 0x02
 e06:	93 81       	ldd	r25, Z+3	; 0x03
 e08:	9b 83       	std	Y+3, r25	; 0x03
 e0a:	8a 83       	std	Y+2, r24	; 0x02
 e0c:	e0 e0       	ldi	r30, 0x00	; 0
 e0e:	f0 e0       	ldi	r31, 0x00	; 0
 e10:	12 96       	adiw	r26, 0x02	; 2
 e12:	8d 91       	ld	r24, X+
 e14:	9c 91       	ld	r25, X
 e16:	13 97       	sbiw	r26, 0x03	; 3
 e18:	00 97       	sbiw	r24, 0x00	; 0
 e1a:	19 f0       	breq	.+6      	; 0xe22 <free+0xd4>
 e1c:	fd 01       	movw	r30, r26
 e1e:	dc 01       	movw	r26, r24
 e20:	f7 cf       	rjmp	.-18     	; 0xe10 <free+0xc2>
 e22:	8d 91       	ld	r24, X+
 e24:	9c 91       	ld	r25, X
 e26:	11 97       	sbiw	r26, 0x01	; 1
 e28:	9d 01       	movw	r18, r26
 e2a:	2e 5f       	subi	r18, 0xFE	; 254
 e2c:	3f 4f       	sbci	r19, 0xFF	; 255
 e2e:	82 0f       	add	r24, r18
 e30:	93 1f       	adc	r25, r19
 e32:	20 91 5d 02 	lds	r18, 0x025D	; 0x80025d <__brkval>
 e36:	30 91 5e 02 	lds	r19, 0x025E	; 0x80025e <__brkval+0x1>
 e3a:	28 17       	cp	r18, r24
 e3c:	39 07       	cpc	r19, r25
 e3e:	69 f4       	brne	.+26     	; 0xe5a <free+0x10c>
 e40:	30 97       	sbiw	r30, 0x00	; 0
 e42:	29 f4       	brne	.+10     	; 0xe4e <free+0x100>
 e44:	10 92 60 02 	sts	0x0260, r1	; 0x800260 <__flp+0x1>
 e48:	10 92 5f 02 	sts	0x025F, r1	; 0x80025f <__flp>
 e4c:	02 c0       	rjmp	.+4      	; 0xe52 <free+0x104>
 e4e:	13 82       	std	Z+3, r1	; 0x03
 e50:	12 82       	std	Z+2, r1	; 0x02
 e52:	b0 93 5e 02 	sts	0x025E, r27	; 0x80025e <__brkval+0x1>
 e56:	a0 93 5d 02 	sts	0x025D, r26	; 0x80025d <__brkval>
 e5a:	df 91       	pop	r29
 e5c:	cf 91       	pop	r28
 e5e:	08 95       	ret

00000e60 <strnlen_P>:
 e60:	fc 01       	movw	r30, r24
 e62:	05 90       	lpm	r0, Z+
 e64:	61 50       	subi	r22, 0x01	; 1
 e66:	70 40       	sbci	r23, 0x00	; 0
 e68:	01 10       	cpse	r0, r1
 e6a:	d8 f7       	brcc	.-10     	; 0xe62 <strnlen_P+0x2>
 e6c:	80 95       	com	r24
 e6e:	90 95       	com	r25
 e70:	8e 0f       	add	r24, r30
 e72:	9f 1f       	adc	r25, r31
 e74:	08 95       	ret

00000e76 <memset>:
 e76:	dc 01       	movw	r26, r24
 e78:	01 c0       	rjmp	.+2      	; 0xe7c <memset+0x6>
 e7a:	6d 93       	st	X+, r22
 e7c:	41 50       	subi	r20, 0x01	; 1
 e7e:	50 40       	sbci	r21, 0x00	; 0
 e80:	e0 f7       	brcc	.-8      	; 0xe7a <memset+0x4>
 e82:	08 95       	ret

00000e84 <strnlen>:
 e84:	fc 01       	movw	r30, r24
 e86:	61 50       	subi	r22, 0x01	; 1
 e88:	70 40       	sbci	r23, 0x00	; 0
 e8a:	01 90       	ld	r0, Z+
 e8c:	01 10       	cpse	r0, r1
 e8e:	d8 f7       	brcc	.-10     	; 0xe86 <strnlen+0x2>
 e90:	80 95       	com	r24
 e92:	90 95       	com	r25
 e94:	8e 0f       	add	r24, r30
 e96:	9f 1f       	adc	r25, r31
 e98:	08 95       	ret

00000e9a <fputc>:
 e9a:	0f 93       	push	r16
 e9c:	1f 93       	push	r17
 e9e:	cf 93       	push	r28
 ea0:	df 93       	push	r29
 ea2:	fb 01       	movw	r30, r22
 ea4:	23 81       	ldd	r18, Z+3	; 0x03
 ea6:	21 fd       	sbrc	r18, 1
 ea8:	03 c0       	rjmp	.+6      	; 0xeb0 <fputc+0x16>
 eaa:	8f ef       	ldi	r24, 0xFF	; 255
 eac:	9f ef       	ldi	r25, 0xFF	; 255
 eae:	2c c0       	rjmp	.+88     	; 0xf08 <fputc+0x6e>
 eb0:	22 ff       	sbrs	r18, 2
 eb2:	16 c0       	rjmp	.+44     	; 0xee0 <fputc+0x46>
 eb4:	46 81       	ldd	r20, Z+6	; 0x06
 eb6:	57 81       	ldd	r21, Z+7	; 0x07
 eb8:	24 81       	ldd	r18, Z+4	; 0x04
 eba:	35 81       	ldd	r19, Z+5	; 0x05
 ebc:	42 17       	cp	r20, r18
 ebe:	53 07       	cpc	r21, r19
 ec0:	44 f4       	brge	.+16     	; 0xed2 <fputc+0x38>
 ec2:	a0 81       	ld	r26, Z
 ec4:	b1 81       	ldd	r27, Z+1	; 0x01
 ec6:	9d 01       	movw	r18, r26
 ec8:	2f 5f       	subi	r18, 0xFF	; 255
 eca:	3f 4f       	sbci	r19, 0xFF	; 255
 ecc:	31 83       	std	Z+1, r19	; 0x01
 ece:	20 83       	st	Z, r18
 ed0:	8c 93       	st	X, r24
 ed2:	26 81       	ldd	r18, Z+6	; 0x06
 ed4:	37 81       	ldd	r19, Z+7	; 0x07
 ed6:	2f 5f       	subi	r18, 0xFF	; 255
 ed8:	3f 4f       	sbci	r19, 0xFF	; 255
 eda:	37 83       	std	Z+7, r19	; 0x07
 edc:	26 83       	std	Z+6, r18	; 0x06
 ede:	14 c0       	rjmp	.+40     	; 0xf08 <fputc+0x6e>
 ee0:	8b 01       	movw	r16, r22
 ee2:	ec 01       	movw	r28, r24
 ee4:	fb 01       	movw	r30, r22
 ee6:	00 84       	ldd	r0, Z+8	; 0x08
 ee8:	f1 85       	ldd	r31, Z+9	; 0x09
 eea:	e0 2d       	mov	r30, r0
 eec:	19 95       	eicall
 eee:	89 2b       	or	r24, r25
 ef0:	e1 f6       	brne	.-72     	; 0xeaa <fputc+0x10>
 ef2:	d8 01       	movw	r26, r16
 ef4:	16 96       	adiw	r26, 0x06	; 6
 ef6:	8d 91       	ld	r24, X+
 ef8:	9c 91       	ld	r25, X
 efa:	17 97       	sbiw	r26, 0x07	; 7
 efc:	01 96       	adiw	r24, 0x01	; 1
 efe:	17 96       	adiw	r26, 0x07	; 7
 f00:	9c 93       	st	X, r25
 f02:	8e 93       	st	-X, r24
 f04:	16 97       	sbiw	r26, 0x06	; 6
 f06:	ce 01       	movw	r24, r28
 f08:	df 91       	pop	r29
 f0a:	cf 91       	pop	r28
 f0c:	1f 91       	pop	r17
 f0e:	0f 91       	pop	r16
 f10:	08 95       	ret

00000f12 <__ultoa_invert>:
 f12:	fa 01       	movw	r30, r20
 f14:	aa 27       	eor	r26, r26
 f16:	28 30       	cpi	r18, 0x08	; 8
 f18:	51 f1       	breq	.+84     	; 0xf6e <__ultoa_invert+0x5c>
 f1a:	20 31       	cpi	r18, 0x10	; 16
 f1c:	81 f1       	breq	.+96     	; 0xf7e <__ultoa_invert+0x6c>
 f1e:	e8 94       	clt
 f20:	6f 93       	push	r22
 f22:	6e 7f       	andi	r22, 0xFE	; 254
 f24:	6e 5f       	subi	r22, 0xFE	; 254
 f26:	7f 4f       	sbci	r23, 0xFF	; 255
 f28:	8f 4f       	sbci	r24, 0xFF	; 255
 f2a:	9f 4f       	sbci	r25, 0xFF	; 255
 f2c:	af 4f       	sbci	r26, 0xFF	; 255
 f2e:	b1 e0       	ldi	r27, 0x01	; 1
 f30:	3e d0       	rcall	.+124    	; 0xfae <__ultoa_invert+0x9c>
 f32:	b4 e0       	ldi	r27, 0x04	; 4
 f34:	3c d0       	rcall	.+120    	; 0xfae <__ultoa_invert+0x9c>
 f36:	67 0f       	add	r22, r23
 f38:	78 1f       	adc	r23, r24
 f3a:	89 1f       	adc	r24, r25
 f3c:	9a 1f       	adc	r25, r26
 f3e:	a1 1d       	adc	r26, r1
 f40:	68 0f       	add	r22, r24
 f42:	79 1f       	adc	r23, r25
 f44:	8a 1f       	adc	r24, r26
 f46:	91 1d       	adc	r25, r1
 f48:	a1 1d       	adc	r26, r1
 f4a:	6a 0f       	add	r22, r26
 f4c:	71 1d       	adc	r23, r1
 f4e:	81 1d       	adc	r24, r1
 f50:	91 1d       	adc	r25, r1
 f52:	a1 1d       	adc	r26, r1
 f54:	20 d0       	rcall	.+64     	; 0xf96 <__ultoa_invert+0x84>
 f56:	09 f4       	brne	.+2      	; 0xf5a <__ultoa_invert+0x48>
 f58:	68 94       	set
 f5a:	3f 91       	pop	r19
 f5c:	2a e0       	ldi	r18, 0x0A	; 10
 f5e:	26 9f       	mul	r18, r22
 f60:	11 24       	eor	r1, r1
 f62:	30 19       	sub	r19, r0
 f64:	30 5d       	subi	r19, 0xD0	; 208
 f66:	31 93       	st	Z+, r19
 f68:	de f6       	brtc	.-74     	; 0xf20 <__ultoa_invert+0xe>
 f6a:	cf 01       	movw	r24, r30
 f6c:	08 95       	ret
 f6e:	46 2f       	mov	r20, r22
 f70:	47 70       	andi	r20, 0x07	; 7
 f72:	40 5d       	subi	r20, 0xD0	; 208
 f74:	41 93       	st	Z+, r20
 f76:	b3 e0       	ldi	r27, 0x03	; 3
 f78:	0f d0       	rcall	.+30     	; 0xf98 <__ultoa_invert+0x86>
 f7a:	c9 f7       	brne	.-14     	; 0xf6e <__ultoa_invert+0x5c>
 f7c:	f6 cf       	rjmp	.-20     	; 0xf6a <__ultoa_invert+0x58>
 f7e:	46 2f       	mov	r20, r22
 f80:	4f 70       	andi	r20, 0x0F	; 15
 f82:	40 5d       	subi	r20, 0xD0	; 208
 f84:	4a 33       	cpi	r20, 0x3A	; 58
 f86:	18 f0       	brcs	.+6      	; 0xf8e <__ultoa_invert+0x7c>
 f88:	49 5d       	subi	r20, 0xD9	; 217
 f8a:	31 fd       	sbrc	r19, 1
 f8c:	40 52       	subi	r20, 0x20	; 32
 f8e:	41 93       	st	Z+, r20
 f90:	02 d0       	rcall	.+4      	; 0xf96 <__ultoa_invert+0x84>
 f92:	a9 f7       	brne	.-22     	; 0xf7e <__ultoa_invert+0x6c>
 f94:	ea cf       	rjmp	.-44     	; 0xf6a <__ultoa_invert+0x58>
 f96:	b4 e0       	ldi	r27, 0x04	; 4
 f98:	a6 95       	lsr	r26
 f9a:	97 95       	ror	r25
 f9c:	87 95       	ror	r24
 f9e:	77 95       	ror	r23
 fa0:	67 95       	ror	r22
 fa2:	ba 95       	dec	r27
 fa4:	c9 f7       	brne	.-14     	; 0xf98 <__ultoa_invert+0x86>
 fa6:	00 97       	sbiw	r24, 0x00	; 0
 fa8:	61 05       	cpc	r22, r1
 faa:	71 05       	cpc	r23, r1
 fac:	08 95       	ret
 fae:	9b 01       	movw	r18, r22
 fb0:	ac 01       	movw	r20, r24
 fb2:	0a 2e       	mov	r0, r26
 fb4:	06 94       	lsr	r0
 fb6:	57 95       	ror	r21
 fb8:	47 95       	ror	r20
 fba:	37 95       	ror	r19
 fbc:	27 95       	ror	r18
 fbe:	ba 95       	dec	r27
 fc0:	c9 f7       	brne	.-14     	; 0xfb4 <__ultoa_invert+0xa2>
 fc2:	62 0f       	add	r22, r18
 fc4:	73 1f       	adc	r23, r19
 fc6:	84 1f       	adc	r24, r20
 fc8:	95 1f       	adc	r25, r21
 fca:	a0 1d       	adc	r26, r0
 fcc:	08 95       	ret

00000fce <_exit>:
 fce:	f8 94       	cli

00000fd0 <__stop_program>:
 fd0:	ff cf       	rjmp	.-2      	; 0xfd0 <__stop_program>
