vhdl xil_defaultlib  \
"../../../../fpga_proc_gen.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl" \

# Do not sort compile order
nosort
