read -sv run_verilog_mid/adder_32b_9_95_640a95592096de04b785667f353bd5df.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_95_640a95592096de04b785667f353bd5df_yosys.v
