
---------- Begin Simulation Statistics ----------
simSeconds                                   0.071838                       # Number of seconds simulated (Second)
simTicks                                  71837783000                       # Number of ticks simulated (Tick)
finalTick                                 71837783000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     12.30                       # Real time elapsed on the host (Second)
hostTickRate                               5838252315                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     664528                       # Number of bytes of host memory used (Byte)
simInsts                                     15086558                       # Number of instructions simulated (Count)
simOps                                       27158405                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1226078                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2207151                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         71837783                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data       10406248                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          10406248                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      10406248                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         10406248                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       126158                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          126158                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       126158                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         126158                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  12712376000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  12712376000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  12712376000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  12712376000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     10532406                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      10532406                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     10532406                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     10532406                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.011978                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.011978                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.011978                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.011978                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 100765.516257                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 100765.516257                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 100765.516257                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 100765.516257                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       124090                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            124090                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       126158                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       126158                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       126158                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       126158                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  12460060000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  12460060000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  12460060000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  12460060000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.011978                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.011978                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.011978                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.011978                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 98765.516257                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 98765.516257                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 98765.516257                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 98765.516257                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 125134                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      7020833                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         7020833                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         1181                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1181                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    116820000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    116820000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      7022014                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      7022014                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000168                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000168                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 98916.172735                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 98916.172735                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1181                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1181                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    114458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    114458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000168                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000168                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 96916.172735                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 96916.172735                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3385415                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3385415                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       124977                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       124977                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  12595556000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  12595556000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3510392                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3510392                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.035602                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.035602                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 100782.992071                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 100782.992071                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       124977                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       124977                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  12345602000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  12345602000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.035602                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.035602                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 98782.992071                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 98782.992071                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  71837783000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1021.506858                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             10532406                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             126158                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              83.485835                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              218000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1021.506858                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.997565                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.997565                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          174                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          817                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           21190970                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          21190970                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  71837783000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     15086558                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      27158405                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     27154709                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses         4336                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns         1258                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      1514434                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     27154709                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts         4336                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     33208162                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     20616686                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads         7071                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites         3439                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads      7597022                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites      9063292                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads     13564454                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs     10532458                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      7022057                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      3510401                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 71837782.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      1516553                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass          358      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     16621595     61.20%     61.20% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult           14      0.00%     61.20% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv         1208      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd           43      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd          438      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu          638      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     61.21% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt          950      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc          610      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift          172      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     61.22% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      7021046     25.85%     87.07% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      3510010     12.92%     99.99% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead         1011      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite          391      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     27158484                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       19115529                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          19115529                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      19115529                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         19115529                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          861                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             861                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          861                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            861                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     81860000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     81860000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     81860000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     81860000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     19116390                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      19116390                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     19116390                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     19116390                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000045                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000045                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000045                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 95075.493612                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 95075.493612                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 95075.493612                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 95075.493612                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          861                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          861                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          861                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          861                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     80138000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     80138000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     80138000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     80138000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000045                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000045                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 93075.493612                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 93075.493612                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 93075.493612                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 93075.493612                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    605                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     19115529                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        19115529                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          861                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           861                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     81860000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     81860000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     19116390                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     19116390                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000045                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 95075.493612                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 95075.493612                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          861                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          861                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     80138000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     80138000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000045                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000045                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 93075.493612                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 93075.493612                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  71837783000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.787148                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             19116390                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                861                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           22202.543554                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.787148                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999169                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999169                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           40                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          192                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           38233641                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          38233641                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  71837783000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                 7022061                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 3510401                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       140                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1946                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  71837783000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                19116408                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       103                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  71837783000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  71837783000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    23                       # Number of system calls (Count)
system.llcbus.transDist::ReadResp                2042                       # Transaction distribution (Count)
system.llcbus.transDist::WritebackDirty        243563                       # Transaction distribution (Count)
system.llcbus.transDist::CleanEvict              3358                       # Transaction distribution (Count)
system.llcbus.transDist::ReadExReq             124977                       # Transaction distribution (Count)
system.llcbus.transDist::ReadExResp            124977                       # Transaction distribution (Count)
system.llcbus.transDist::ReadSharedReq           2042                       # Transaction distribution (Count)
system.llcbus.pktCount_system.cpu.icache.mem_side_port::system.llccache.cpu_side_port         2327                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount_system.cpu.dcache.mem_side_port::system.llccache.cpu_side_port       377450                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktCount::total                  379777                       # Packet count per connected requestor and responder (Count)
system.llcbus.pktSize_system.cpu.icache.mem_side_port::system.llccache.cpu_side_port        55104                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize_system.cpu.dcache.mem_side_port::system.llccache.cpu_side_port     16015872                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.pktSize::total                 16070976                       # Cumulative packet size per connected requestor and responder (Byte)
system.llcbus.snoops                           121182                       # Total snoops (Count)
system.llcbus.snoopTraffic                    7646272                       # Total snoop traffic (Byte)
system.llcbus.snoopFanout::samples             248201                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::mean              0.001035                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::stdev             0.032162                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::0                   247944     99.90%     99.90% # Request fanout histogram (Count)
system.llcbus.snoopFanout::1                      257      0.10%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.llcbus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.llcbus.snoopFanout::total               248201                       # Request fanout histogram (Count)
system.llcbus.power_state.pwrStateResidencyTicks::UNDEFINED  71837783000                       # Cumulative time (in ticks) in various power states (Tick)
system.llcbus.reqLayer0.occupancy           500938000                       # Layer occupancy (ticks) (Tick)
system.llcbus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer0.occupancy            2583000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.respLayer1.occupancy          378474000                       # Layer occupancy (ticks) (Tick)
system.llcbus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.llcbus.snoop_filter.totRequests         252758                       # Total number of requests made to the snoop filter. (Count)
system.llcbus.snoop_filter.hitSingleRequests       125739                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.llcbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.llcbus.snoop_filter.totSnoops              257                       # Total number of snoops made to the snoop filter. (Count)
system.llcbus.snoop_filter.hitSingleSnoops          257                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.llcbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.llccache.demandHits::cpu.inst               92                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::cpu.data             1649                       # number of demand (read+write) hits (Count)
system.llccache.demandHits::total                1741                       # number of demand (read+write) hits (Count)
system.llccache.overallHits::cpu.inst              92                       # number of overall hits (Count)
system.llccache.overallHits::cpu.data            1649                       # number of overall hits (Count)
system.llccache.overallHits::total               1741                       # number of overall hits (Count)
system.llccache.demandMisses::cpu.inst            769                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::cpu.data         124509                       # number of demand (read+write) misses (Count)
system.llccache.demandMisses::total            125278                       # number of demand (read+write) misses (Count)
system.llccache.overallMisses::cpu.inst           769                       # number of overall misses (Count)
system.llccache.overallMisses::cpu.data        124509                       # number of overall misses (Count)
system.llccache.overallMisses::total           125278                       # number of overall misses (Count)
system.llccache.demandMissLatency::cpu.inst     75620000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::cpu.data  12046957000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.demandMissLatency::total  12122577000                       # number of demand (read+write) miss ticks (Tick)
system.llccache.overallMissLatency::cpu.inst     75620000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::cpu.data  12046957000                       # number of overall miss ticks (Tick)
system.llccache.overallMissLatency::total  12122577000                       # number of overall miss ticks (Tick)
system.llccache.demandAccesses::cpu.inst          861                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::cpu.data       126158                       # number of demand (read+write) accesses (Count)
system.llccache.demandAccesses::total          127019                       # number of demand (read+write) accesses (Count)
system.llccache.overallAccesses::cpu.inst          861                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::cpu.data       126158                       # number of overall (read+write) accesses (Count)
system.llccache.overallAccesses::total         127019                       # number of overall (read+write) accesses (Count)
system.llccache.demandMissRate::cpu.inst     0.893148                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::cpu.data     0.986929                       # miss rate for demand accesses (Ratio)
system.llccache.demandMissRate::total        0.986293                       # miss rate for demand accesses (Ratio)
system.llccache.overallMissRate::cpu.inst     0.893148                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::cpu.data     0.986929                       # miss rate for overall accesses (Ratio)
system.llccache.overallMissRate::total       0.986293                       # miss rate for overall accesses (Ratio)
system.llccache.demandAvgMissLatency::cpu.inst 98335.500650                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::cpu.data 96755.712438                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.demandAvgMissLatency::total 96765.409729                       # average overall miss latency in ticks ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu.inst 98335.500650                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::cpu.data 96755.712438                       # average overall miss latency ((Tick/Count))
system.llccache.overallAvgMissLatency::total 96765.409729                       # average overall miss latency ((Tick/Count))
system.llccache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
system.llccache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.llccache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
system.llccache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.llccache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llccache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llccache.writebacks::writebacks         119473                       # number of writebacks (Count)
system.llccache.writebacks::total              119473                       # number of writebacks (Count)
system.llccache.demandMshrMisses::cpu.inst          769                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::cpu.data       124509                       # number of demand (read+write) MSHR misses (Count)
system.llccache.demandMshrMisses::total        125278                       # number of demand (read+write) MSHR misses (Count)
system.llccache.overallMshrMisses::cpu.inst          769                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::cpu.data       124509                       # number of overall MSHR misses (Count)
system.llccache.overallMshrMisses::total       125278                       # number of overall MSHR misses (Count)
system.llccache.demandMshrMissLatency::cpu.inst     60240000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::cpu.data   9556777000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.demandMshrMissLatency::total   9617017000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu.inst     60240000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::cpu.data   9556777000                       # number of overall MSHR miss ticks (Tick)
system.llccache.overallMshrMissLatency::total   9617017000                       # number of overall MSHR miss ticks (Tick)
system.llccache.demandMshrMissRate::cpu.inst     0.893148                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::cpu.data     0.986929                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.demandMshrMissRate::total     0.986293                       # mshr miss ratio for demand accesses (Ratio)
system.llccache.overallMshrMissRate::cpu.inst     0.893148                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::cpu.data     0.986929                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.overallMshrMissRate::total     0.986293                       # mshr miss ratio for overall accesses (Ratio)
system.llccache.demandAvgMshrMissLatency::cpu.inst 78335.500650                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::cpu.data 76755.712438                       # average overall mshr miss latency ((Tick/Count))
system.llccache.demandAvgMshrMissLatency::total 76765.409729                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu.inst 78335.500650                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::cpu.data 76755.712438                       # average overall mshr miss latency ((Tick/Count))
system.llccache.overallAvgMshrMissLatency::total 76765.409729                       # average overall mshr miss latency ((Tick/Count))
system.llccache.replacements                   121182                       # number of replacements (Count)
system.llccache.CleanEvict.mshrMisses::writebacks           64                       # number of CleanEvict MSHR misses (Count)
system.llccache.CleanEvict.mshrMisses::total           64                       # number of CleanEvict MSHR misses (Count)
system.llccache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llccache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llccache.ReadExReq.hits::cpu.data         1549                       # number of ReadExReq hits (Count)
system.llccache.ReadExReq.hits::total            1549                       # number of ReadExReq hits (Count)
system.llccache.ReadExReq.misses::cpu.data       123428                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.misses::total        123428                       # number of ReadExReq misses (Count)
system.llccache.ReadExReq.missLatency::cpu.data  11938142000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.missLatency::total  11938142000                       # number of ReadExReq miss ticks (Tick)
system.llccache.ReadExReq.accesses::cpu.data       124977                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.accesses::total       124977                       # number of ReadExReq accesses(hits+misses) (Count)
system.llccache.ReadExReq.missRate::cpu.data     0.987606                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.missRate::total     0.987606                       # miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.avgMissLatency::cpu.data 96721.505655                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMissLatency::total 96721.505655                       # average ReadExReq miss latency ((Tick/Count))
system.llccache.ReadExReq.mshrMisses::cpu.data       123428                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMisses::total       123428                       # number of ReadExReq MSHR misses (Count)
system.llccache.ReadExReq.mshrMissLatency::cpu.data   9469582000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissLatency::total   9469582000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llccache.ReadExReq.mshrMissRate::cpu.data     0.987606                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.mshrMissRate::total     0.987606                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llccache.ReadExReq.avgMshrMissLatency::cpu.data 76721.505655                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadExReq.avgMshrMissLatency::total 76721.505655                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.hits::cpu.inst           92                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::cpu.data          100                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.hits::total          192                       # number of ReadSharedReq hits (Count)
system.llccache.ReadSharedReq.misses::cpu.inst          769                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::cpu.data         1081                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.misses::total         1850                       # number of ReadSharedReq misses (Count)
system.llccache.ReadSharedReq.missLatency::cpu.inst     75620000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::cpu.data    108815000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.missLatency::total    184435000                       # number of ReadSharedReq miss ticks (Tick)
system.llccache.ReadSharedReq.accesses::cpu.inst          861                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::cpu.data         1181                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.accesses::total         2042                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llccache.ReadSharedReq.missRate::cpu.inst     0.893148                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::cpu.data     0.915326                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.missRate::total     0.905975                       # miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.avgMissLatency::cpu.inst 98335.500650                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::cpu.data 100661.424607                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMissLatency::total 99694.594595                       # average ReadSharedReq miss latency ((Tick/Count))
system.llccache.ReadSharedReq.mshrMisses::cpu.inst          769                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::cpu.data         1081                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMisses::total         1850                       # number of ReadSharedReq MSHR misses (Count)
system.llccache.ReadSharedReq.mshrMissLatency::cpu.inst     60240000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::cpu.data     87195000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissLatency::total    147435000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llccache.ReadSharedReq.mshrMissRate::cpu.inst     0.893148                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::cpu.data     0.915326                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.mshrMissRate::total     0.905975                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu.inst 78335.500650                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::cpu.data 80661.424607                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.ReadSharedReq.avgMshrMissLatency::total 79694.594595                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llccache.WritebackDirty.hits::writebacks       124090                       # number of WritebackDirty hits (Count)
system.llccache.WritebackDirty.hits::total       124090                       # number of WritebackDirty hits (Count)
system.llccache.WritebackDirty.accesses::writebacks       124090                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llccache.WritebackDirty.accesses::total       124090                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llccache.power_state.pwrStateResidencyTicks::UNDEFINED  71837783000                       # Cumulative time (in ticks) in various power states (Tick)
system.llccache.tags.tagsInUse            4059.669401                       # Average ticks per tags in use ((Tick/Count))
system.llccache.tags.totalRefs                 252694                       # Total number of references to valid blocks. (Count)
system.llccache.tags.sampledRefs               125278                       # Sample count of references to valid blocks. (Count)
system.llccache.tags.avgRefs                 2.017066                       # Average number of references to valid blocks. ((Count/Count))
system.llccache.tags.warmupTick                 86000                       # The tick when the warmup percentage was hit. (Tick)
system.llccache.tags.occupancies::cpu.inst    16.105315                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.occupancies::cpu.data  4043.564086                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llccache.tags.avgOccs::cpu.inst       0.003932                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::cpu.data       0.987198                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.avgOccs::total          0.991130                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llccache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.llccache.tags.ageTaskId_1024::0             72                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ageTaskId_1024::1            200                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ageTaskId_1024::2           1592                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ageTaskId_1024::3           2232                       # Occupied blocks per task id, per block age (Count)
system.llccache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.llccache.tags.tagAccesses              2147342                       # Number of tag accesses (Count)
system.llccache.tags.dataAccesses             2147342                       # Number of data accesses (Count)
system.llccache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  71837783000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    119473.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       769.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    124504.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.001737276500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          6637                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          6637                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               388316                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              112912                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       125278                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      119473                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     125278                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    119473                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       5                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.14                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 125278                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                119473                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   125273                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    6631                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    6632                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    6638                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    6638                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    6638                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    6637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    6637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    6637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    6637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    6637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    6637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    6637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    6637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    6637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    6637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    6637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    6637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    6637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         6637                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       18.874341                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      18.114655                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      46.810210                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127           6630     99.89%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255            5      0.08%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            1      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3712-3839            1      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           6637                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         6637                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.998041                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.997928                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.061347                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 6      0.09%      0.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.02%      0.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              6630     99.89%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           6637                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      320                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  8017792                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               7646272                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               111609680.38225789                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               106438028.57891648                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    71837749000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      293513.61                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        49216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      7968256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      7644992                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 685099.093328088871                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 110920126.808479040861                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 106420210.657113403082                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          769                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       124509                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       119473                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     20782250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   3167709500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1670019168500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27025.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25441.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  13978214.06                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        49216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      7968576                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         8017792                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        49216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        49216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      7646272                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      7646272                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           769                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        124509                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           125278                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       119473                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          119473                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          685099                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       110924581                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          111609680                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       685099                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         685099                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    106438029                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         106438029                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    106438029                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         685099                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      110924581                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         218047709                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                125273                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               119453                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          7932                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          7949                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          7960                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          7887                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          7803                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          7709                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          7746                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          7809                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          7806                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          7789                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         7621                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         7684                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         7837                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         7838                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         7895                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         8008                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          7575                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          7598                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          7619                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          7453                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          7296                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          7350                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          7296                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          7357                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          7433                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          7438                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         7296                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         7319                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         7552                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         7565                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         7612                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         7694                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                839623000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              626365000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          3188491750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  6702.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25452.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                99435                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              105788                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             79.37                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.56                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        39496                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   396.514482                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   263.492952                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   335.386431                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         7011     17.75%     17.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         9850     24.94%     42.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         6164     15.61%     58.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         4944     12.52%     70.81% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1587      4.02%     74.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         1362      3.45%     78.28% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         2392      6.06%     84.34% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          418      1.06%     85.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         5768     14.60%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        39496                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                8017472                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten             7644992                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               111.605226                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               106.420211                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.70                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.87                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.83                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                83.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  71837783000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        140843640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         74844990                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       448356300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      310819680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 5670668640.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  21854870460                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   9181607520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    37682011230                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    524.543070                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  23556994500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2398760000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  45882028500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        141207780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         75042330                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       446092920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      312724980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 5670668640.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  21904580730                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   9139746240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    37690063620                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    524.655161                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  23447709250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2398760000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  45991313750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  71837783000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1850                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        119473                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1515                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             123428                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            123428                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1850                       # Transaction distribution (Count)
system.membus.pktCount_system.llccache.mem_side_port::system.mem_ctrl.port       371544                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llccache.mem_side_port::total       371544                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  371544                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.llccache.mem_side_port::system.mem_ctrl.port     15664064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llccache.mem_side_port::total     15664064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 15664064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             125278                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   125278    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               125278                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  71837783000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           724158000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          665787250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         246266                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       120988                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
