
---------- Begin Simulation Statistics ----------
final_tick                               2541831243500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219637                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   219635                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.11                       # Real time elapsed on the host
host_tick_rate                              618467505                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198100                       # Number of instructions simulated
sim_ops                                       4198100                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011821                       # Number of seconds simulated
sim_ticks                                 11821398500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.695286                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378793                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               847501                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2420                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75602                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803995                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52868                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278761                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225893                       # Number of indirect misses.
system.cpu.branchPred.lookups                  976360                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64131                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26803                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198100                       # Number of instructions committed
system.cpu.committedOps                       4198100                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.628654                       # CPI: cycles per instruction
system.cpu.discardedOps                        189733                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608114                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1452722                       # DTB hits
system.cpu.dtb.data_misses                       7670                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406179                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849627                       # DTB read hits
system.cpu.dtb.read_misses                       6877                       # DTB read misses
system.cpu.dtb.write_accesses                  201935                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      603095                       # DTB write hits
system.cpu.dtb.write_misses                       793                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18042                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3376103                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1028766                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659772                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16727178                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177662                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  956356                       # ITB accesses
system.cpu.itb.fetch_acv                          641                       # ITB acv
system.cpu.itb.fetch_hits                      949434                       # ITB hits
system.cpu.itb.fetch_misses                      6922                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4216     69.35%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.11% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6079                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14422                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2679     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5129                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10913779000     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9243500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17554500      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               884781000      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11825358000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903322                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946968                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7981207500     67.49%     67.49% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3844150500     32.51%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23629654                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85454      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542585     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839896     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593002     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104835      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198100                       # Class of committed instruction
system.cpu.quiesceCycles                        13143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6902476                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155637                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312876                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     23048458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     23048458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     23048458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     23048458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118197.220513                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118197.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118197.220513                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118197.220513                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13285492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13285492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13285492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13285492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68130.728205                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68130.728205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68130.728205                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68130.728205                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22698961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22698961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118223.755208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118223.755208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     13085995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     13085995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68156.223958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68156.223958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.263757                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539418780000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.263757                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203985                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203985                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128150                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34849                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86508                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34258                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29010                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29010                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87097                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40947                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11106688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11106688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6696000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6696433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17814385                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157468                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002794                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052787                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157028     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157468                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820650537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376296250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461749000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5570176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10047104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5570176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5570176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34849                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34849                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471194335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378713906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849908241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471194335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471194335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188669386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188669386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188669386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471194335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378713906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038577627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143554750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7315                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7315                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406785                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111652                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156986                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121137                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156986                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121137                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10320                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2233                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5835                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2007191000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4757178500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13685.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32435.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104027                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80224                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156986                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121137                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.050448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.449724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.820140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34390     42.30%     42.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24229     29.81%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9932     12.22%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4572      5.62%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2352      2.89%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1453      1.79%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          950      1.17%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          606      0.75%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2807      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81291                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7315                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.049487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.432758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.823074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1301     17.79%     17.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5538     75.71%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           294      4.02%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            84      1.15%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.46%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.22%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7315                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.765922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6507     88.95%     88.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               99      1.35%     90.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              464      6.34%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.39%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7315                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9386624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  660480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7608512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10047104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7752768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11821393500                       # Total gap between requests
system.mem_ctrls.avgGap                      42504.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4941888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7608512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418045969.772527337074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375990708.713524878025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643621987.703062415123                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87034                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121137                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2505879000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2251299500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290175072000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28791.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32183.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395428.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314852580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167332935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560782740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309128400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5160535470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        193703040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7639358685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.231382                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    452137250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10974581250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265615140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141166410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486412500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311440860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5105340660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240182880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7483181970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.020025                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    571904250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10854814250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              997458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11814198500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1631335                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1631335                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1631335                       # number of overall hits
system.cpu.icache.overall_hits::total         1631335                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87098                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87098                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87098                       # number of overall misses
system.cpu.icache.overall_misses::total         87098                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5355727500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5355727500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5355727500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5355727500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1718433                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1718433                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1718433                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1718433                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050685                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050685                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050685                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050685                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61490.820685                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61490.820685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61490.820685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61490.820685                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86508                       # number of writebacks
system.cpu.icache.writebacks::total             86508                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87098                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87098                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87098                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87098                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5268630500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5268630500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5268630500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5268630500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050685                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050685                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050685                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050685                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60490.832166                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60490.832166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60490.832166                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60490.832166                       # average overall mshr miss latency
system.cpu.icache.replacements                  86508                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1631335                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1631335                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87098                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87098                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5355727500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5355727500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1718433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1718433                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61490.820685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61490.820685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87098                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87098                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5268630500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5268630500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60490.832166                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60490.832166                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.805248                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1654567                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86585                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.109164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.805248                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3523963                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3523963                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313419                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313419                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313419                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313419                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105758                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105758                       # number of overall misses
system.cpu.dcache.overall_misses::total        105758                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6783820500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6783820500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6783820500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6783820500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419177                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419177                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419177                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419177                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074521                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074521                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074521                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074521                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64144.750279                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64144.750279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64144.750279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64144.750279                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34673                       # number of writebacks
system.cpu.dcache.writebacks::total             34673                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36684                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36684                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36684                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4402228500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4402228500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4402228500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4402228500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048672                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048672                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048672                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048672                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63732.062715                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63732.062715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63732.062715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63732.062715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68928                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782143                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782143                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49264                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3305346500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3305346500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831407                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059254                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67094.561952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67094.561952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9213                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40051                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2679460500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2679460500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66901.213453                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66901.213453                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478474000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478474000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587770                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096116                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61572.450172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61572.450172                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29023                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722768000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722768000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59358.715501                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59358.715501                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63314000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63314000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70741.899441                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70741.899441                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62419000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62419000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69741.899441                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69741.899441                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541831243500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.479414                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1375192                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68928                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.951137                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.479414                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2952914                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2952914                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2625402281500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 297314                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742788                       # Number of bytes of host memory used
host_op_rate                                   297314                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   198.40                       # Real time elapsed on the host
host_tick_rate                              409836798                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58986790                       # Number of instructions simulated
sim_ops                                      58986790                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081311                       # Number of seconds simulated
sim_ticks                                 81311213000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.205092                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5678577                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8844434                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1120                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            533577                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7862408                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192831                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          630982                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           438151                       # Number of indirect misses.
system.cpu.branchPred.lookups                10062634                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  391961                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35073                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54047503                       # Number of instructions committed
system.cpu.committedOps                      54047503                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.006798                       # CPI: cycles per instruction
system.cpu.discardedOps                        926916                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15089593                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15616235                       # DTB hits
system.cpu.dtb.data_misses                       1514                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10622004                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10937528                       # DTB read hits
system.cpu.dtb.read_misses                       1267                       # DTB read misses
system.cpu.dtb.write_accesses                 4467589                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4678707                       # DTB write hits
system.cpu.dtb.write_misses                       247                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123493                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           38035028                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11358703                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4858934                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89490003                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.332580                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18017579                       # ITB accesses
system.cpu.itb.fetch_acv                          126                       # ITB acv
system.cpu.itb.fetch_hits                    18016383                       # ITB hits
system.cpu.itb.fetch_misses                      1196                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4940      9.69%      9.96% # number of callpals executed
system.cpu.kern.callpal::rdps                     298      0.58%     10.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.55% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.55% # number of callpals executed
system.cpu.kern.callpal::rti                      392      0.77%     11.32% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.54% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.45%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50989                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52633                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1911     35.05%     35.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      83      1.52%     37.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3421     62.75%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5452                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1909     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       83      2.11%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1909     48.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3938                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              78617559500     96.68%     96.68% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                61716000      0.08%     96.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                91743500      0.11%     96.87% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2542801500      3.13%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          81313820500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998953                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.558024                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.722304                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 351                      
system.cpu.kern.mode_good::user                   351                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               523                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 351                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.671128                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.803204                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6486370500      7.98%      7.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          74827450000     92.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        162509902                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897361      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37601821     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28369      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605560     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549366      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84779      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54047503                       # Class of committed instruction
system.cpu.quiesceCycles                       112524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        73019899                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1302020                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2603915                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1839022117                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1839022117                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1839022117                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1839022117                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117931.391368                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117931.391368                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117931.391368                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117931.391368                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            39                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     9.750000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1058432089                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1058432089                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1058432089                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1058432089                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67874.316340                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67874.316340                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67874.316340                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67874.316340                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4850475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115487.500000                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2750475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65487.500000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65487.500000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1834171642                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1834171642                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117937.991384                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117937.991384                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1055681614                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1055681614                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67880.762217                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67880.762217                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1275067                       # Transaction distribution
system.membus.trans_dist::WriteReq                735                       # Transaction distribution
system.membus.trans_dist::WriteResp               735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31415                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1255335                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15143                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12069                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12069                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1255336                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18970                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3766007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3766007                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        92969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        95961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3893156                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160682944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160682944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3027                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2999040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3002067                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164680339                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303434                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000115                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010727                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303284     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     150      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303434                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2561000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7880571493                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             268974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          169036500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6415382500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80341504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1983808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82325312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80341504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80341504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2010560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2010560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1255336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           30997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31415                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31415                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         988074105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24397717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1012471822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    988074105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        988074105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24726725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24726725                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24726725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        988074105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24397717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1037198547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    980475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    469510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090490250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56209                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56209                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2221733                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             928084                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286333                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1286709                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286333                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1286709                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 786468                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                306234                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            140105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            156998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            279372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            391655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4526                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6117784500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2499325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15490253250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12238.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30988.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        84                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   396665                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  877673                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286333                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1286709                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  490699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    315                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       206007                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.901421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   321.203207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.954910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31890     15.48%     15.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37881     18.39%     33.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26047     12.64%     46.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22198     10.78%     57.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20905     10.15%     67.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18484      8.97%     76.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11426      5.55%     81.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5612      2.72%     84.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31564     15.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       206007                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.893042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.256641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50579     89.98%     89.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5461      9.72%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           121      0.22%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            24      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            10      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56209                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56209                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.443505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.373496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.591853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27394     48.74%     48.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1691      3.01%     51.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10000     17.79%     69.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10568     18.80%     88.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5913     10.52%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              311      0.55%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              106      0.19%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               76      0.14%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               78      0.14%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               32      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               15      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               12      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56209                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               31991360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50333952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62750848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82325312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82349376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       393.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       771.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1012.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1012.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81311213000                       # Total gap between requests
system.mem_ctrls.avgGap                      31601.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30048640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1942720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62750848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 369550999.073153674603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23892399.686621330678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 771736709.917241096497                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1255336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        30997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1286709                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14461896500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1028356750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1979633523750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11520.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33176.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1538524.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            241381980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            128267205                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           393156960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          276132780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6418685520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6551757270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25707461760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39716843475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.454692                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66770876750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2715180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11828346250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1229715060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            653593875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3176207580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4842202500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6418685520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36394979370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        576392160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53291776065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.405006                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1199726500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2715180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77399665500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16287                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16287                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3027                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               353000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2257000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81234117                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1158500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              909000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               95000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     83511038000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17303550                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17303550                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17303550                       # number of overall hits
system.cpu.icache.overall_hits::total        17303550                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1255336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1255336                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1255336                       # number of overall misses
system.cpu.icache.overall_misses::total       1255336                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48756657000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48756657000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48756657000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48756657000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18558886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18558886                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18558886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18558886                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.067641                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.067641                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.067641                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.067641                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38839.527425                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38839.527425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38839.527425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38839.527425                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1255335                       # number of writebacks
system.cpu.icache.writebacks::total           1255335                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1255336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1255336                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1255336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1255336                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47501321000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47501321000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47501321000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47501321000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.067641                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.067641                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.067641                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.067641                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37839.527425                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37839.527425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37839.527425                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37839.527425                       # average overall mshr miss latency
system.cpu.icache.replacements                1255335                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17303550                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17303550                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1255336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1255336                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48756657000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48756657000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18558886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18558886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.067641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.067641                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38839.527425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38839.527425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1255336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1255336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47501321000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47501321000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.067641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.067641                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37839.527425                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37839.527425                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999860                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18559424                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1255335                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.784439                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999860                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38373108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38373108                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15478363                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15478363                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15478363                       # number of overall hits
system.cpu.dcache.overall_hits::total        15478363                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41803                       # number of overall misses
system.cpu.dcache.overall_misses::total         41803                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2710716000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2710716000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2710716000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2710716000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15520166                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15520166                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15520166                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15520166                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002693                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64845.011124                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64845.011124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64845.011124                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64845.011124                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15863                       # number of writebacks
system.cpu.dcache.writebacks::total             15863                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11178                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11178                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30625                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30625                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1979102000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1979102000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1979102000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1979102000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149760500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149760500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64623.738776                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64623.738776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64623.738776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64623.738776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100107.286096                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100107.286096                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30964                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10863699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10863699                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1402087500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1402087500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10883992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10883992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001864                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001864                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69092.174642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69092.174642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1747                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1747                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18546                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18546                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1266328500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1266328500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149760500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149760500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001704                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001704                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68280.410870                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68280.410870                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196794.349540                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196794.349540                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614664                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614664                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21510                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1308628500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1308628500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004640                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004640                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60838.145049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60838.145049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9431                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12079                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    712773500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    712773500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002605                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59009.313685                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59009.313685                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13866                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13866                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          385                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          385                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     28796000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28796000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14251                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027016                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027016                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 74794.805195                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74794.805195                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          383                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          383                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     28317000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     28317000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026875                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026875                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 73934.725849                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73934.725849                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14100                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14100                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83571038000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.939189                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15527126                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30997                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            500.923509                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.939189                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          961                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31128031                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31128031                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2975840133500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 259961                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742788                       # Number of bytes of host memory used
host_op_rate                                   259961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1576.96                       # Real time elapsed on the host
host_tick_rate                              222223318                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   409948781                       # Number of instructions simulated
sim_ops                                     409948781                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.350438                       # Number of seconds simulated
sim_ticks                                350437852000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.580968                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17253524                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             92855892                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2829210                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5620543                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          86943687                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8646447                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        58775483                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         50129036                       # Number of indirect misses.
system.cpu.branchPred.lookups               106983084                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7554517                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1316930                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   350961991                       # Number of instructions committed
system.cpu.committedOps                     350961991                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.997013                       # CPI: cycles per instruction
system.cpu.discardedOps                      31159044                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 35496691                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    116127362                       # DTB hits
system.cpu.dtb.data_misses                     163771                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 25467422                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     69992858                       # DTB read hits
system.cpu.dtb.read_misses                     163760                       # DTB read misses
system.cpu.dtb.write_accesses                10029269                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    46134504                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            56264275                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          293205094                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          81772625                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         69385852                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        48047310                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.500748                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               122542898                       # ITB accesses
system.cpu.itb.fetch_acv                       726202                       # ITB acv
system.cpu.itb.fetch_hits                   122542839                       # ITB hits
system.cpu.itb.fetch_misses                        59                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                987798     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     722      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   982486     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               982121     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               87693      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3040828                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3041279                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   983586     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     359      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  986698     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1970643                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    983586     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      359      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   983586     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1967531                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             283785175000     80.98%     80.98% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               224939000      0.06%     81.04% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             66427729000     18.96%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         350437843000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996846                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998421                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              982361                      
system.cpu.kern.mode_good::user                982361                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            982494                       # number of protection mode switches
system.cpu.kern.mode_switch::user              982361                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999865                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999932                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       161821390500     46.18%     46.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         188616452500     53.82%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        700875704                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            15828416      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               153905211     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3292      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              29556280      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3786271      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4224031      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11355256      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                773099      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               165618      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               48538953     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              39521724     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          17911707      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6613446      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             18778687      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                350961991                       # Class of committed instruction
system.cpu.tickCycles                       652828394                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       637131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1274264                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             621730                       # Transaction distribution
system.membus.trans_dist::WriteReq                359                       # Transaction distribution
system.membus.trans_dist::WriteResp               359                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17600                       # Transaction distribution
system.membus.trans_dist::WritebackClean       522953                       # Transaction distribution
system.membus.trans_dist::CleanEvict            96579                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15402                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15402                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         522953                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         98777                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1568859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1568859                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       342537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       343255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1912114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     66937984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     66937984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8433856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      8436728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                75374712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            637491                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001771                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  637489    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              637491                       # Request fanout histogram
system.membus.reqLayer0.occupancy              897500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3570341000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          617330000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2623618250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       33468992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7307456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40776448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     33468992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      33468992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1126400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1126400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          522953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          114179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              637132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17600                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95506213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20852359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116358572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95506213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95506213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3214265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3214265                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3214265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95506213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20852359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119572837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     49226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     24314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    109941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002381946500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2946                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2946                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              895118                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              46328                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      637132                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     540552                       # Number of write requests accepted
system.mem_ctrls.readBursts                    637132                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   540552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 502877                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                491326                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1494                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2243846000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  671275000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4761127250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16713.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35463.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    40264                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34909                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                637132                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               540552                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  105236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       108315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    108.419185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.909391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   103.644040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        80689     74.49%     74.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16668     15.39%     89.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7515      6.94%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1786      1.65%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          850      0.78%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          328      0.30%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          180      0.17%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          115      0.11%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          184      0.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       108315                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.568228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.370165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.552358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            826     28.04%     28.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           998     33.88%     61.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           175      5.94%     67.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           172      5.84%     73.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           207      7.03%     80.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           157      5.33%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           81      2.75%     88.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           68      2.31%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           69      2.34%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           65      2.21%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           47      1.60%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           40      1.36%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           18      0.61%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           11      0.37%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            9      0.31%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2946                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.709776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.676954                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.070179                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1983     67.31%     67.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               54      1.83%     69.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              726     24.64%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              147      4.99%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      1.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2946                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8592320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                32184128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3150528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40776448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34595328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  350437795000                       # Total gap between requests
system.mem_ctrls.avgGap                     297565.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1556096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7036224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3150528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4440433.563666518778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20078378.976024542004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8990261.702665612102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       522953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       114179                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       540552                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    819174750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3941952500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8706133793500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1566.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34524.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16106006.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            488133240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            259467945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           548473380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          165875940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27663102480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53938486680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      89146251360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       172209791025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.413214                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 231169623500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11701820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 107566408500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            285193020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            151587480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           410107320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           91089000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27663102480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      38929983120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     101784991200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       169316053620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.155723                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 264225974250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11701820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  74510057750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 359                       # Transaction distribution
system.iobus.trans_dist::WriteResp                359                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          718                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          718                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     718                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               897500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    350437852000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    156267344                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        156267344                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    156267344                       # number of overall hits
system.cpu.icache.overall_hits::total       156267344                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       522952                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         522952                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       522952                       # number of overall misses
system.cpu.icache.overall_misses::total        522952                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12747248000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12747248000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12747248000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12747248000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    156790296                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    156790296                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    156790296                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    156790296                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003335                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003335                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003335                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003335                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24375.560281                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24375.560281                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24375.560281                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24375.560281                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       522953                       # number of writebacks
system.cpu.icache.writebacks::total            522953                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       522952                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       522952                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       522952                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       522952                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  12224295000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12224295000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  12224295000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12224295000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003335                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003335                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003335                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003335                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23375.558369                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23375.558369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23375.558369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23375.558369                       # average overall mshr miss latency
system.cpu.icache.replacements                 522953                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    156267344                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       156267344                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       522952                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        522952                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12747248000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12747248000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    156790296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    156790296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24375.560281                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24375.560281                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       522952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       522952                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  12224295000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12224295000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003335                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23375.558369                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23375.558369                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           156819083                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            523465                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            299.578927                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         314103545                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        314103545                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    113791987                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        113791987                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    113791987                       # number of overall hits
system.cpu.dcache.overall_hits::total       113791987                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       118199                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118199                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       118199                       # number of overall misses
system.cpu.dcache.overall_misses::total        118199                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7785728000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7785728000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7785728000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7785728000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    113910186                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    113910186                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    113910186                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    113910186                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65869.660488                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65869.660488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65869.660488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65869.660488                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17600                       # number of writebacks
system.cpu.dcache.writebacks::total             17600                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4241                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4241                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       113958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113958                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       113958                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       113958                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          359                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          359                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7538424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7538424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7538424500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7538424500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66150.902087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66150.902087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66150.902087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66150.902087                       # average overall mshr miss latency
system.cpu.dcache.replacements                 114179                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     68662315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        68662315                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        98589                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         98589                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6780139000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6780139000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     68760904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     68760904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68771.759527                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68771.759527                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           33                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        98556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        98556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6678842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6678842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67766.975121                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67766.975121                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     45129672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       45129672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19610                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1005589000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1005589000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     45149282                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     45149282                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51279.398266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51279.398266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4208                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4208                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15402                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15402                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          359                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          359                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    859582500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    859582500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55809.797429                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55809.797429                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2087                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2087                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          221                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          221                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16336000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16336000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.095754                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.095754                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73918.552036                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73918.552036                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          221                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16115000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16115000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.095754                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.095754                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72918.552036                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72918.552036                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2308                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2308                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2308                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2308                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 350437852000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           113950076                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            115203                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            989.124207                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          640                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         227943783                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        227943783                       # Number of data accesses

---------- End Simulation Statistics   ----------
