
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000150                       # Number of seconds simulated
sim_ticks                                   149805500                       # Number of ticks simulated
final_tick                                  149805500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 238361                       # Simulator instruction rate (inst/s)
host_op_rate                                   239948                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5114894                       # Simulator tick rate (ticks/s)
host_mem_usage                                 891940                       # Number of bytes of host memory used
host_seconds                                    29.29                       # Real time elapsed on the host
sim_insts                                     6981135                       # Number of instructions simulated
sim_ops                                       7027625                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        121408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu16.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu17.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu17.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu18.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu19.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu20.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu21.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu22.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu23.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu24.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu25.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu26.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu26.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu27.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu28.data           320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu29.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu30.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu31.data           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             167104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        35200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu17.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu26.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu31.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           1897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu16.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu17.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu17.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu18.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu19.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu20.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu21.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu22.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu23.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu24.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu25.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu26.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu26.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu27.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu28.data              5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu29.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu30.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu31.data              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 16                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        234971346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        810437534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          6835530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          2990544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          2136103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst          1281662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          2136103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          2563324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           427221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu16.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu17.inst          2563324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu17.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu18.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu19.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu20.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu21.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu22.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu23.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu24.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu25.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu26.inst           427221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu26.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu27.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu28.data          2136103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu29.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu30.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.inst           427221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu31.data          1708883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1115473063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    234971346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      6835530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      2990544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst      1281662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       427221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu17.inst      2563324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu26.inst       427221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu31.inst       427221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        249924068                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         6835530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6835530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         6835530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       234971346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       810437534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         6835530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         2990544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         2136103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst         1281662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         2136103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         2563324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          427221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu16.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu17.inst         2563324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu17.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu18.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu19.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu20.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu21.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu22.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu23.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu24.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu25.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu26.inst          427221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu26.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu27.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu28.data         2136103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu29.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu30.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.inst          427221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu31.data         1708883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1122308593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2611                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         16                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 167040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  167104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     149766000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2611                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   16                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    349.974684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   173.720475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.671387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          241     50.84%     50.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           57     12.03%     62.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           30      6.33%     69.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      2.32%     71.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      2.11%     73.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.27%     74.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      1.05%     75.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.69%     77.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          106     22.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          474                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     41686253                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                90623753                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   13050000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15971.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34721.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1115.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1115.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       3.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2131                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      57010.28                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2842560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1551000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11551800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              9662640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             66143655                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             30898500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              122650155                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            827.605867                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     51225000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4940000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      92520500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   733320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   400125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8541000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              9662640                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             64964610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             31932750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              116234445                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            784.314611                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     52257500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       4940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      91015000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                 45547                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           42517                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            1361                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              35013                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 31224                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           89.178305                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                  1193                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                424                       # Number of system calls
system.cpu00.numCycles                         299612                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            46405                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                       353699                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                     45547                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            32417                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      206450                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2981                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                   32202                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 730                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           254351                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.525569                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.915080                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 192104     75.53%     75.53% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                   3058      1.20%     76.73% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                   5899      2.32%     79.05% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                   1326      0.52%     79.57% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                   5805      2.28%     81.85% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                   1112      0.44%     82.29% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                   5239      2.06%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                   9482      3.73%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  30326     11.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             254351                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.152020                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.180523                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  42049                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              156020                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                   48828                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                6314                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 1140                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved               1362                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 361                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts               376907                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1347                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 1140                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  45564                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  5259                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        20925                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                   51517                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              129946                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts               372045                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                   9                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                 1420                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 3362                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               123089                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            472736                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1851552                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups         580139                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              445455                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  27281                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              191                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          190                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                   35653                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads              49408                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores             48582                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             861                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            584                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   367202                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               335                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  359876                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             127                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         19096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        46542                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           77                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       254351                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.414879                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      2.274925                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            159116     62.56%     62.56% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             18412      7.24%     69.80% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             11693      4.60%     74.39% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             18997      7.47%     81.86% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             17504      6.88%     88.74% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5              5835      2.29%     91.04% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6              5721      2.25%     93.29% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7              9014      3.54%     96.83% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              8059      3.17%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        254351                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  5401     43.75%     43.75% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 6366     51.56%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     95.31% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                  234      1.90%     97.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                 345      2.79%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              230343     64.01%     64.01% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              33118      9.20%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.21% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead              48811     13.56%     86.77% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite             47601     13.23%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               359876                       # Type of FU issued
system.cpu00.iq.rate                         1.201140                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     12346                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.034306                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           986514                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          386678                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       356570                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                62                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               372188                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    34                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            167                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         3903                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1796                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          210                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked          140                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 1140                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  3953                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 889                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts            367544                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             292                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts               49408                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts              48582                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              181                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   89                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 782                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          476                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          679                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               1155                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              358344                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts               48375                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            1532                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           7                       # number of nop insts executed
system.cpu00.iew.exec_refs                      95751                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                  40742                       # Number of branches executed
system.cpu00.iew.exec_stores                    47376                       # Number of stores executed
system.cpu00.iew.exec_rate                   1.196027                       # Inst execution rate
system.cpu00.iew.wb_sent                       357026                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      356598                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  243919                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  491165                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     1.190199                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.496613                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         19116                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           258                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            1011                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       251320                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.386444                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.516210                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       168973     67.23%     67.23% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        19164      7.63%     74.86% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        14165      5.64%     80.50% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3         2153      0.86%     81.35% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        10176      4.05%     85.40% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8883      3.53%     88.94% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6         5391      2.15%     91.08% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         2297      0.91%     92.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        20118      8.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       251320                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             318579                       # Number of instructions committed
system.cpu00.commit.committedOps               348441                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                        92291                       # Number of memory references committed
system.cpu00.commit.loads                       45505                       # Number of loads committed
system.cpu00.commit.membars                       120                       # Number of memory barriers committed
system.cpu00.commit.branches                    39317                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  309964                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                458                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         223298     64.08%     64.08% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         32849      9.43%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.51% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead         45505     13.06%     86.57% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite        46786     13.43%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          348441                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               20118                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                     597692                       # The number of ROB reads
system.cpu00.rob.rob_writes                    738165                       # The number of ROB writes
system.cpu00.timesIdled                           443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         45261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                    318579                       # Number of Instructions Simulated
system.cpu00.committedOps                      348441                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.940464                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.940464                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             1.063305                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       1.063305                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                 540144                       # number of integer regfile reads
system.cpu00.int_regfile_writes                234658                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    4982                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                 1216286                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                 220563                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                101483                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements            2298                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         737.783304                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             51329                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            3319                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           15.465200                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        70649250                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   737.783304                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.720492                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.720492                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          974                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          192274                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         192274                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data        45331                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         45331                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         5866                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         5866                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            5                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           52                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data        51197                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          51197                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data        51202                       # number of overall hits
system.cpu00.dcache.overall_hits::total         51202                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data         2380                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         2380                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        40767                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        40767                       # number of WriteReq misses
system.cpu00.dcache.SoftPFReq_misses::cpu00.data            1                       # number of SoftPFReq misses
system.cpu00.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        43147                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        43147                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        43148                       # number of overall misses
system.cpu00.dcache.overall_misses::total        43148                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     55456974                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     55456974                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   2120006012                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   2120006012                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       189000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        17000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   2175462986                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   2175462986                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   2175462986                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   2175462986                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data        47711                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        47711                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data        46633                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        46633                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        94344                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        94344                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        94350                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        94350                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.049884                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.049884                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.874209                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.874209                       # miss rate for WriteReq accesses
system.cpu00.dcache.SoftPFReq_miss_rate::cpu00.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu00.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.457337                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.457337                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.457318                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.457318                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 23301.249580                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 23301.249580                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 52002.992911                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 52002.992911                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data        47250                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total        47250                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data         8500                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total         8500                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 50419.797112                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 50419.797112                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 50418.628581                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 50418.628581                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          997                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              26                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    38.346154                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets            1                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks         2113                       # number of writebacks
system.cpu00.dcache.writebacks::total            2113                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         1889                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         1889                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        37897                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        37897                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        39786                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        39786                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        39786                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        39786                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          491                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          491                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         2870                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         2870                       # number of WriteReq MSHR misses
system.cpu00.dcache.SoftPFReq_mshr_misses::cpu00.data            1                       # number of SoftPFReq MSHR misses
system.cpu00.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data         3361                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total         3361                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data         3362                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total         3362                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     19059265                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     19059265                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data    148432989                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total    148432989                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.SoftPFReq_mshr_miss_latency::cpu00.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu00.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        14000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data    167492254                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total    167492254                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data    167568504                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total    167568504                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.010291                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.010291                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.061544                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.061544                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.SoftPFReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu00.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.035625                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.035625                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.035633                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.035633                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 38817.240326                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 38817.240326                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 51718.811498                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 51718.811498                       # average WriteReq mshr miss latency
system.cpu00.dcache.SoftPFReq_avg_mshr_miss_latency::cpu00.data        76250                       # average SoftPFReq mshr miss latency
system.cpu00.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data        45500                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45500                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data         7000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 49834.053555                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 49834.053555                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 49841.910767                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 49841.910767                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             261                       # number of replacements
system.cpu00.icache.tags.tagsinuse         310.427857                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs             31321                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             657                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           47.672755                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   310.427857                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.606304                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.606304                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           65061                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          65061                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst        31321                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         31321                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst        31321                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          31321                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst        31321                       # number of overall hits
system.cpu00.icache.overall_hits::total         31321                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          881                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          881                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          881                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          881                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          881                       # number of overall misses
system.cpu00.icache.overall_misses::total          881                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     58051498                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     58051498                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     58051498                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     58051498                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     58051498                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     58051498                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst        32202                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        32202                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst        32202                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        32202                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst        32202                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        32202                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.027359                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.027359                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.027359                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.027359                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.027359                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.027359                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 65892.733258                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 65892.733258                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 65892.733258                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 65892.733258                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 65892.733258                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 65892.733258                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          106                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          106                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          222                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          222                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          222                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          222                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          222                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          222                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          659                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          659                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          659                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          659                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          659                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          659                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     44959252                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     44959252                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     44959252                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     44959252                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     44959252                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     44959252                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.020465                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.020465                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.020465                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.020465                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.020465                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.020465                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 68223.447648                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 68223.447648                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 68223.447648                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 68223.447648                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 68223.447648                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 68223.447648                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 43019                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           42592                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             258                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              36816                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 25672                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           69.730552                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   143                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          73468                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            18961                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       267012                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     43019                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            25815                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       50595                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   567                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                   17692                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  87                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            69847                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.847653                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.837987                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  33941     48.59%     48.59% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    429      0.61%     49.21% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    224      0.32%     49.53% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    458      0.66%     50.18% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    468      0.67%     50.85% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    388      0.56%     51.41% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    288      0.41%     51.82% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   8252     11.81%     63.64% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                  25399     36.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              69847                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.585547                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      3.634399                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  17440                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               17514                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   30976                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                3662                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  254                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                199                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               266340                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 116                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  254                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  18980                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  7682                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         1991                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   32892                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                8047                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               264858                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 5279                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1545                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands            423420                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             1297833                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         399737                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps              416047                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   7370                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               63                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                   18537                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              51372                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1205                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             447                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            261                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   263319                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded                90                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  269243                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued              73                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          4207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        10817                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        69847                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       3.854754                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.854441                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             10846     15.53%     15.53% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1             11450     16.39%     31.92% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              3746      5.36%     37.28% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3             10683     15.29%     52.58% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              3660      5.24%     57.82% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              1602      2.29%     60.11% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              5949      8.52%     68.63% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             15380     22.02%     90.65% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8              6531      9.35%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         69847                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                 12000     63.12%     63.12% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                 5410     28.46%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     91.58% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                 1563      8.22%     99.81% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                  37      0.19%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu              185155     68.77%     68.77% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              24580      9.13%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.90% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              58527     21.74%     99.64% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite               981      0.36%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               269243                       # Type of FU issued
system.cpu01.iq.rate                         3.664766                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     19010                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.070605                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           627416                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          267630                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       261080                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               288253                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         1031                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          422                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked         7272                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  254                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  4078                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 638                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            263412                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              83                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               51372                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1205                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               49                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   85                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 279                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          156                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                236                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              268869                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               58357                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             374                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                      59293                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  42087                       # Number of branches executed
system.cpu01.iew.exec_stores                      936                       # Number of stores executed
system.cpu01.iew.exec_rate                   3.659675                       # Inst execution rate
system.cpu01.iew.wb_sent                       261164                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      261080                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                  205385                       # num instructions producing a value
system.cpu01.iew.wb_consumers                  341686                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     3.553656                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.601093                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          4146                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls            70                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             229                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        69255                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     3.742719                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.448426                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        16860     24.34%     24.34% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1        17265     24.93%     49.27% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         1938      2.80%     52.07% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3          756      1.09%     53.16% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          301      0.43%     53.60% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         6229      8.99%     62.59% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          189      0.27%     62.87% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         3426      4.95%     67.81% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        22291     32.19%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        69255                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             258517                       # Number of instructions committed
system.cpu01.commit.committedOps               259202                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        51124                       # Number of memory references committed
system.cpu01.commit.loads                       50341                       # Number of loads committed
system.cpu01.commit.membars                        26                       # Number of memory barriers committed
system.cpu01.commit.branches                    41766                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  217534                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                 62                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         183499     70.79%     70.79% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         24579      9.48%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         50341     19.42%     99.70% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          783      0.30%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          259202                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               22291                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     310104                       # The number of ROB reads
system.cpu01.rob.rob_writes                    527362                       # The number of ROB writes
system.cpu01.timesIdled                            32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          3621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     226143                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    258517                       # Number of Instructions Simulated
system.cpu01.committedOps                      259202                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.284190                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.284190                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             3.518770                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       3.518770                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 403433                       # number of integer regfile reads
system.cpu01.int_regfile_writes                168191                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  958638                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                 250468                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                 58917                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  123                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             260                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          81.214015                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             48885                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             817                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           59.834761                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    81.214015                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.079311                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.079311                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          532                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          104489                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         104489                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        48291                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         48291                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          589                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          589                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data            1                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu01.dcache.demand_hits::cpu01.data        48880                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          48880                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        48882                       # number of overall hits
system.cpu01.dcache.overall_hits::total         48882                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         2719                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         2719                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          163                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            4                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           28                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           15                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2882                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2882                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2886                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2886                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data     69244482                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total     69244482                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      6172000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      6172000                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       203925                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       203925                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        14000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data       148000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total       148000                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     75416482                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     75416482                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     75416482                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     75416482                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        51010                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        51010                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          752                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          752                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        51762                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        51762                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        51768                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        51768                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.053303                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.053303                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.216755                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.216755                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.965517                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.965517                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.055678                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.055678                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.055749                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.055749                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 25466.892975                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 25466.892975                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 37865.030675                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 37865.030675                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  7283.035714                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  7283.035714                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data   933.333333                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total   933.333333                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 26168.106176                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 26168.106176                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 26131.837145                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 26131.837145                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs        10512                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          392                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             512                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    20.531250                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          392                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          168                       # number of writebacks
system.cpu01.dcache.writebacks::total             168                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1975                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1975                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           84                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         2059                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         2059                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         2059                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         2059                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          744                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          744                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           79                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            3                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           28                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           15                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data          823                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total          823                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data          826                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total          826                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     26674008                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     26674008                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      2270750                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      2270750                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       152075                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       152075                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data       130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total       130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     28944758                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     28944758                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     28970258                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     28970258                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.014585                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.014585                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.105053                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.105053                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.965517                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.015900                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.015900                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.015956                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.015956                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 35852.161290                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 35852.161290                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 28743.670886                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 28743.670886                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         8500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         8500                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  5431.250000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5431.250000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data   633.333333                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total   633.333333                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 35169.815310                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 35169.815310                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 35072.951574                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 35072.951574                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          11.138166                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             17605                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              58                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs          303.534483                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    11.138166                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.021754                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.021754                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           35442                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          35442                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        17605                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         17605                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        17605                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          17605                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        17605                       # number of overall hits
system.cpu01.icache.overall_hits::total         17605                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           87                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           87                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           87                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           87                       # number of overall misses
system.cpu01.icache.overall_misses::total           87                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      5382149                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      5382149                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      5382149                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      5382149                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      5382149                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      5382149                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        17692                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        17692                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        17692                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        17692                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        17692                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        17692                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.004917                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.004917                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.004917                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.004917                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.004917                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.004917                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 61863.781609                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 61863.781609                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 61863.781609                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 61863.781609                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 61863.781609                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 61863.781609                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           29                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           29                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           29                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           58                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           58                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           58                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      3388053                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      3388053                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      3388053                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      3388053                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      3388053                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      3388053                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.003278                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.003278                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.003278                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.003278                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.003278                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.003278                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 58414.706897                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 58414.706897                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 58414.706897                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 58414.706897                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 58414.706897                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 58414.706897                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 40499                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           40079                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             251                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              35654                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                 24417                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           68.483200                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   141                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          72918                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            18834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       256837                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     40499                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            24558                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       50635                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   551                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                   17658                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  75                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            69752                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            3.705901                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.834168                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  35210     50.48%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    451      0.65%     51.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    201      0.29%     51.41% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    379      0.54%     51.96% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    446      0.64%     52.60% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    300      0.43%     53.03% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    295      0.42%     53.45% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   8310     11.91%     65.36% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                  24160     34.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              69752                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.555405                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      3.522272                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  17332                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               18815                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   29844                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                3512                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  248                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                194                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               256153                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 102                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  248                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  18785                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  9298                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         1737                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   31662                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                8021                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               254675                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 5564                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1230                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands            404525                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             1248222                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         385785                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps              397302                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   7220                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               53                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           53                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                   18056                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              50078                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1148                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             437                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            230                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                   253172                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded                80                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                  259403                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued              73                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          4104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        10490                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        69752                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       3.718933                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.868073                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             11856     17.00%     17.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1             11961     17.15%     34.15% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              3864      5.54%     39.68% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3             10158     14.56%     54.25% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              3908      5.60%     59.85% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              1650      2.37%     62.22% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              5678      8.14%     70.36% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             14126     20.25%     90.61% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8              6551      9.39%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         69752                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                 10888     61.21%     61.21% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                 5270     29.63%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     90.84% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                 1599      8.99%     99.83% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                  30      0.17%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu              176377     67.99%     67.99% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              24580      9.48%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.47% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              57519     22.17%     99.64% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite               927      0.36%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total               259403                       # Type of FU issued
system.cpu02.iq.rate                         3.557462                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     17787                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.068569                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           606418                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          257370                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses       250996                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses               277190                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         1008                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          392                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked         7556                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  248                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  5314                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 723                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            253255                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              85                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               50078                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1148                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               40                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   81                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 244                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          155                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                231                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts              259055                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               57363                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             348                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                      58248                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  39579                       # Number of branches executed
system.cpu02.iew.exec_stores                      885                       # Number of stores executed
system.cpu02.iew.exec_rate                   3.552689                       # Inst execution rate
system.cpu02.iew.wb_sent                       251079                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                      250996                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                  197680                       # num instructions producing a value
system.cpu02.iew.wb_consumers                  326497                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     3.442168                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.605457                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          4038                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls            59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             224                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        69178                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     3.601550                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.438134                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        18212     26.33%     26.33% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1        17042     24.63%     50.96% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         1972      2.85%     53.81% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3          780      1.13%     54.94% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          276      0.40%     55.34% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         6284      9.08%     64.42% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          190      0.27%     64.70% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         3218      4.65%     69.35% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        21204     30.65%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        69178                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts             248492                       # Number of instructions committed
system.cpu02.commit.committedOps               249148                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        49826                       # Number of memory references committed
system.cpu02.commit.loads                       49070                       # Number of loads committed
system.cpu02.commit.membars                        25                       # Number of memory barriers committed
system.cpu02.commit.branches                    39265                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                  209976                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                 59                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         174743     70.14%     70.14% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         24579      9.87%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.00% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         49070     19.70%     99.70% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          756      0.30%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total          249148                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               21204                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     300965                       # The number of ROB reads
system.cpu02.rob.rob_writes                    507028                       # The number of ROB writes
system.cpu02.timesIdled                            30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          3166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     226693                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                    248492                       # Number of Instructions Simulated
system.cpu02.committedOps                      249148                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.293442                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.293442                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             3.407828                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       3.407828                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 389934                       # number of integer regfile reads
system.cpu02.int_regfile_writes                164368                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  925368                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                 235542                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                 57563                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   79                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             259                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          79.844609                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             47569                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             816                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           58.295343                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    79.844609                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.077973                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.077973                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          101865                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         101865                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        46998                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         46998                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          566                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          566                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            1                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data        47564                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          47564                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        47566                       # number of overall hits
system.cpu02.dcache.overall_hits::total         47566                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         2740                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         2740                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          168                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            4                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           20                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            9                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2908                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2908                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2912                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2912                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data     74653242                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total     74653242                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      6530748                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      6530748                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       199422                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       199422                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        83500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        83500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     81183990                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     81183990                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     81183990                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     81183990                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        49738                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        49738                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          734                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          734                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        50472                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        50472                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        50478                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        50478                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.055089                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.055089                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.228883                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.228883                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.952381                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.952381                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.057616                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.057616                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.057688                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.057688                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 27245.708759                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 27245.708759                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 38873.500000                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 38873.500000                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  9971.100000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  9971.100000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  1333.333333                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  1333.333333                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 27917.465612                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 27917.465612                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 27879.117445                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 27879.117445                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs        12696                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          296                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             510                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    24.894118                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          296                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          174                       # number of writebacks
system.cpu02.dcache.writebacks::total             174                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1999                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1999                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           88                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           88                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         2087                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         2087                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         2087                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         2087                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          741                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          741                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data           80                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total           80                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            3                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           20                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            9                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data          821                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total          821                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data          824                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total          824                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     30545503                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     30545503                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      2366251                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      2366251                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       158578                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       158578                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        74500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        74500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     32911754                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     32911754                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     32928254                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     32928254                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.014898                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.014898                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.108992                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.108992                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.952381                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.952381                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.016266                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.016266                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.016324                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.016324                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 41222.001350                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 41222.001350                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 29578.137500                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 29578.137500                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data         5500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  7928.900000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7928.900000                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data   833.333333                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total   833.333333                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 40087.398295                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 40087.398295                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 39961.473301                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 39961.473301                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          11.003131                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             17582                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs          331.735849                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    11.003131                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.021490                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.021490                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           35369                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          35369                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        17582                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         17582                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        17582                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          17582                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        17582                       # number of overall hits
system.cpu02.icache.overall_hits::total         17582                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           76                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           76                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           76                       # number of overall misses
system.cpu02.icache.overall_misses::total           76                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      4333461                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      4333461                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      4333461                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      4333461                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      4333461                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      4333461                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        17658                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        17658                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        17658                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        17658                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        17658                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        17658                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.004304                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.004304                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.004304                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.004304                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.004304                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.004304                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 57019.223684                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 57019.223684                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 57019.223684                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 57019.223684                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 57019.223684                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 57019.223684                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           23                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           23                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           23                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           53                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           53                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           53                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      2799518                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      2799518                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      2799518                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      2799518                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      2799518                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      2799518                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.003001                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.003001                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.003001                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.003001                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.003001                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.003001                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 52821.094340                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 52821.094340                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 52821.094340                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 52821.094340                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 52821.094340                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 52821.094340                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 43524                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           43097                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             258                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              37225                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 25909                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           69.601075                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   145                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          72578                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            18765                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       268967                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     43524                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            26054                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       50790                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   567                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                   17668                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  81                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            69846                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.875798                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.841549                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  33744     48.31%     48.31% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    440      0.63%     48.94% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    204      0.29%     49.23% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    425      0.61%     49.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    431      0.62%     50.46% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    358      0.51%     50.97% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    304      0.44%     51.41% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   8272     11.84%     63.25% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                  25668     36.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              69846                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.599686                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      3.705903                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  17831                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               16876                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   31408                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                3476                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  254                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                198                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               268307                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 108                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  254                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  19317                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  8030                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         1420                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   33169                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                7655                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               266803                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 5326                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                 1074                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands            427187                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             1307347                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         402411                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps              420019                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   7153                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               47                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           46                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                   17544                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              51607                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1190                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             449                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            261                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   265292                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded                74                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  271435                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued              71                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          4068                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        10518                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        69846                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       3.886192                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      2.859680                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             10524     15.07%     15.07% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1             11473     16.43%     31.49% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              4205      6.02%     37.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3             10005     14.32%     51.84% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              3963      5.67%     57.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              1548      2.22%     59.73% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              5786      8.28%     68.01% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             15507     22.20%     90.21% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8              6835      9.79%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         69846                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                 12185     65.21%     65.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                 4862     26.02%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     91.23% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1600      8.56%     99.80% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                  38      0.20%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu              186946     68.87%     68.87% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              24580      9.06%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.93% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              58944     21.72%     99.64% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite               965      0.36%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               271435                       # Type of FU issued
system.cpu03.iq.rate                         3.739907                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     18685                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.068838                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           631472                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          269448                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       263084                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               290120                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         1010                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          423                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked         7457                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  254                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  4305                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                 583                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            265369                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              84                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               51607                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1190                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               33                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   70                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 210                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          156                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                236                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              271046                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               58776                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             389                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                      59693                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  42602                       # Number of branches executed
system.cpu03.iew.exec_stores                      917                       # Number of stores executed
system.cpu03.iew.exec_rate                   3.734548                       # Inst execution rate
system.cpu03.iew.wb_sent                       263149                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      263084                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                  206447                       # num instructions producing a value
system.cpu03.iew.wb_consumers                  344144                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     3.624845                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.599886                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          4006                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls            54                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             229                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        69274                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     3.771949                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.425766                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        15777     22.77%     22.77% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1        18016     26.01%     48.78% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         1950      2.81%     51.60% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3          833      1.20%     52.80% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          235      0.34%     53.14% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         6639      9.58%     62.72% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          229      0.33%     63.05% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         3386      4.89%     67.94% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        22209     32.06%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        69274                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             260613                       # Number of instructions committed
system.cpu03.commit.committedOps               261298                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        51364                       # Number of memory references committed
system.cpu03.commit.loads                       50597                       # Number of loads committed
system.cpu03.commit.membars                        26                       # Number of memory barriers committed
system.cpu03.commit.branches                    42294                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                  219102                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                 62                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         185355     70.94%     70.94% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         24579      9.41%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.34% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         50597     19.36%     99.71% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          767      0.29%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          261298                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               22209                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     312161                       # The number of ROB reads
system.cpu03.rob.rob_writes                    531254                       # The number of ROB writes
system.cpu03.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          2732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     227033                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                    260613                       # Number of Instructions Simulated
system.cpu03.committedOps                      261298                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.278490                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.278490                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             3.590799                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       3.590799                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 406417                       # number of integer regfile reads
system.cpu03.int_regfile_writes                168886                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  965802                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                 253606                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                 59087                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   52                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             296                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          79.964694                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             49493                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             850                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           58.227059                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    79.964694                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.078091                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.078091                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          104959                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         104959                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        48944                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         48944                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          542                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          542                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            1                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data        49486                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          49486                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        49488                       # number of overall hits
system.cpu03.dcache.overall_hits::total         49488                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2320                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2320                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          210                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          210                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            4                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           12                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            8                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         2530                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2530                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         2534                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2534                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data     64572240                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total     64572240                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      6594250                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      6594250                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       112425                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       112425                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        12500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data        32500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total        32500                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data     71166490                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total     71166490                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data     71166490                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total     71166490                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        51264                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        51264                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          752                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          752                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        52016                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        52016                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        52022                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        52022                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.045256                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.045256                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.279255                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.279255                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.923077                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.048639                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.048639                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.048710                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.048710                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 27832.862069                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 27832.862069                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 31401.190476                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 31401.190476                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  9368.750000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  9368.750000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  1562.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  1562.500000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 28129.047431                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 28129.047431                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 28084.644830                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 28084.644830                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs        11475                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          198                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             512                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    22.412109                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          198                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          146                       # number of writebacks
system.cpu03.dcache.writebacks::total             146                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1567                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1567                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          109                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1676                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1676                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1676                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1676                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          753                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          753                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          101                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            3                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           12                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            8                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data          854                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total          854                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data          857                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total          857                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     27881007                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     27881007                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      2431000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      2431000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        87575                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        87575                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     30312007                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     30312007                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     30328507                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     30328507                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.014689                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.014689                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.134309                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.134309                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.016418                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.016418                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.016474                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.016474                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 37026.569721                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 37026.569721                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 24069.306931                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 24069.306931                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         5500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  7297.916667                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7297.916667                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data         1000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total         1000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 35494.153396                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 35494.153396                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 35389.156359                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 35389.156359                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          11.336361                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             17581                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              59                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs          297.983051                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    11.336361                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.022141                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.022141                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.115234                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           35395                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          35395                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        17581                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         17581                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        17581                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          17581                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        17581                       # number of overall hits
system.cpu03.icache.overall_hits::total         17581                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           87                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           87                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           87                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           87                       # number of overall misses
system.cpu03.icache.overall_misses::total           87                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      4633625                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      4633625                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      4633625                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      4633625                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      4633625                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      4633625                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        17668                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        17668                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        17668                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        17668                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        17668                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        17668                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.004924                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.004924                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.004924                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.004924                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.004924                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.004924                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 53260.057471                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 53260.057471                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 53260.057471                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 53260.057471                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 53260.057471                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 53260.057471                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           28                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           28                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           28                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           59                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           59                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           59                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      2678320                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      2678320                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      2678320                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      2678320                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      2678320                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      2678320                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.003339                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.003339                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.003339                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.003339                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.003339                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.003339                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 45395.254237                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 45395.254237                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 45395.254237                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 45395.254237                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 45395.254237                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 45395.254237                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 45242                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           44807                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             256                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              38173                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 26775                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           70.141199                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   155                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          72024                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            18637                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       275695                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     45242                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            26930                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       50951                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   565                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                   17667                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  78                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            69878                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            3.970520                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.848263                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  33025     47.26%     47.26% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    433      0.62%     47.88% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    210      0.30%     48.18% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    334      0.48%     48.66% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    414      0.59%     49.25% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    286      0.41%     49.66% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    292      0.42%     50.08% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   8313     11.90%     61.98% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  26571     38.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              69878                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.628152                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      3.827821                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  17936                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               15949                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   32250                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                3490                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  252                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                199                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               275049                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  252                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  19481                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  6861                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         2009                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   33985                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                7289                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               273531                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 4937                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 1036                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands            439805                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             1340093                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         411601                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps              432437                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   7365                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               59                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           59                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                   17635                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              52480                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1209                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             471                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            265                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   272067                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded                86                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  277801                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued              72                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          4180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        10585                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        69878                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       3.975514                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.847969                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              9796     14.02%     14.02% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1             11251     16.10%     30.12% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2              4704      6.73%     36.85% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              9011     12.90%     49.75% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              4486      6.42%     56.17% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              1435      2.05%     58.22% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              6211      8.89%     67.11% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             16148     23.11%     90.22% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              6836      9.78%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         69878                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                 12492     68.23%     68.23% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                 4262     23.28%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     91.50% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 1518      8.29%     99.79% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                  38      0.21%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              192821     69.41%     69.41% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              24580      8.85%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.26% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              59416     21.39%     99.65% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite               984      0.35%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               277801                       # Type of FU issued
system.cpu04.iq.rate                         3.857062                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     18310                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.065910                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           643862                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          276347                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       269877                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               296111                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         1034                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          414                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked         7061                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  252                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  3705                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 566                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            272156                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              47                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               52480                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1209                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               45                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   58                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 194                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          159                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           74                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                233                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              277461                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               59259                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             340                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                      60202                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  44272                       # Number of branches executed
system.cpu04.iew.exec_stores                      943                       # Number of stores executed
system.cpu04.iew.exec_rate                   3.852341                       # Inst execution rate
system.cpu04.iew.wb_sent                       269945                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      269877                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                  211098                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  353766                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     3.747043                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.596716                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          4102                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             226                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        69292                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     3.867301                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.431416                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        14938     21.56%     21.56% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1        18112     26.14%     47.70% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         1869      2.70%     50.39% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3          845      1.22%     51.61% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          259      0.37%     51.99% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         6534      9.43%     61.42% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          225      0.32%     61.74% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         3548      5.12%     66.86% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        22962     33.14%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        69292                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             267259                       # Number of instructions committed
system.cpu04.commit.committedOps               267973                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        52241                       # Number of memory references committed
system.cpu04.commit.loads                       51446                       # Number of loads committed
system.cpu04.commit.membars                        27                       # Number of memory barriers committed
system.cpu04.commit.branches                    43950                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  224126                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                 65                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         191153     71.33%     71.33% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         24579      9.17%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.51% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         51446     19.20%     99.70% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          795      0.30%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          267973                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               22962                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     318184                       # The number of ROB reads
system.cpu04.rob.rob_writes                    544825                       # The number of ROB writes
system.cpu04.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          2146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     227587                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    267259                       # Number of Instructions Simulated
system.cpu04.committedOps                      267973                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.269491                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.269491                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             3.710694                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       3.710694                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 415241                       # number of integer regfile reads
system.cpu04.int_regfile_writes                171522                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  987663                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                 263570                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                 59994                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   91                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements             317                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          82.249826                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             50431                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs             874                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           57.701373                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    82.249826                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.080322                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.080322                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          106785                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         106785                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        49886                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         49886                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          540                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          540                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.demand_hits::cpu04.data        50426                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          50426                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        50428                       # number of overall hits
system.cpu04.dcache.overall_hits::total         50428                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2243                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2243                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data          230                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          230                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            4                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           23                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            9                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         2473                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         2473                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         2477                       # number of overall misses
system.cpu04.dcache.overall_misses::total         2477                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data     56162987                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total     56162987                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      6973500                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      6973500                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       244380                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       244380                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        70500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        70500                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     63136487                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     63136487                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     63136487                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     63136487                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        52129                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        52129                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          770                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          770                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        52899                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        52899                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        52905                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        52905                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.043028                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.043028                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.298701                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.298701                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.046749                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.046749                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.046820                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.046820                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 25039.227374                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 25039.227374                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 30319.565217                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 30319.565217                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 10625.217391                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 10625.217391                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data  1333.333333                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total  1333.333333                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 25530.322281                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 25530.322281                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 25489.094469                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 25489.094469                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs        10421                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          103                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             503                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    20.717694                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          103                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          107                       # number of writebacks
system.cpu04.dcache.writebacks::total             107                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1474                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1474                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          119                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         1593                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         1593                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         1593                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         1593                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data          769                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total          769                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          111                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          111                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            3                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           23                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            9                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data          880                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total          880                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data          883                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total          883                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     25447012                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     25447012                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      2629500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      2629500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       193120                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       193120                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        61500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        61500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     28076512                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     28076512                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     28093012                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     28093012                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.014752                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.014752                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.144156                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.144156                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.016635                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.016635                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.016690                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.016690                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 33091.042913                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 33091.042913                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 23689.189189                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 23689.189189                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         5500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  8396.521739                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8396.521739                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data   833.333333                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total   833.333333                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 31905.127273                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 31905.127273                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 31815.415629                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 31815.415629                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          11.298734                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             17584                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          308.491228                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    11.298734                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.022068                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.022068                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           35391                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          35391                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        17584                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         17584                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        17584                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          17584                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        17584                       # number of overall hits
system.cpu04.icache.overall_hits::total         17584                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           83                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           83                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           83                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           83                       # number of overall misses
system.cpu04.icache.overall_misses::total           83                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      3979664                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      3979664                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      3979664                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      3979664                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      3979664                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      3979664                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        17667                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        17667                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        17667                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        17667                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        17667                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        17667                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.004698                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.004698                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.004698                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.004698                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.004698                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.004698                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 47947.759036                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 47947.759036                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 47947.759036                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 47947.759036                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 47947.759036                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 47947.759036                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           26                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           26                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           26                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           57                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           57                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           57                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      2407061                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      2407061                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      2407061                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      2407061                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      2407061                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      2407061                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.003226                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.003226                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.003226                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.003226                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.003226                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.003226                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 42229.140351                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 42229.140351                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 42229.140351                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 42229.140351                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 42229.140351                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 42229.140351                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 40716                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           40322                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             243                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              35584                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 24518                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           68.901754                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   129                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          71491                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            18428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       257737                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     40716                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            24647                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       50926                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   535                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                   17596                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  55                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            69629                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            3.725115                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.838085                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  35038     50.32%     50.32% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    435      0.62%     50.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    211      0.30%     51.25% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    329      0.47%     51.72% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    410      0.59%     52.31% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    276      0.40%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    294      0.42%     53.13% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   8340     11.98%     65.11% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                  24296     34.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              69629                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.569526                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      3.605167                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  17704                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               18203                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   30248                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                3234                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  239                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                187                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               257144                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  239                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  19097                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  9371                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         1712                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   31860                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                7349                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               255561                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                 5375                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                  784                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands            406215                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             1252557                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         386993                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps              399117                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   7083                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               49                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           49                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                   16600                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              50191                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1165                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             432                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            242                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   254080                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded                69                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  260369                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued              64                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          4032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        10080                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        69629                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       3.739376                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.878361                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             11709     16.82%     16.82% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1             11767     16.90%     33.72% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              4134      5.94%     39.65% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3             10171     14.61%     54.26% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              3955      5.68%     59.94% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              1452      2.09%     62.03% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              5321      7.64%     69.67% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             14145     20.31%     89.98% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              6975     10.02%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         69629                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                 10975     62.44%     62.44% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                 4956     28.19%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     90.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 1614      9.18%     99.81% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                  33      0.19%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu              177220     68.06%     68.06% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              24580      9.44%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.51% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              57633     22.14%     99.64% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               936      0.36%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               260369                       # Type of FU issued
system.cpu05.iq.rate                         3.641983                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     17578                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.067512                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           608009                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          258193                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       251978                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               277947                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         1001                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          412                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked         7533                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  239                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  5339                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                 831                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            254152                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              45                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               50191                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1165                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               36                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   92                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 326                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          153                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           69                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                222                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              260018                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               57473                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             351                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                      58369                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  39819                       # Number of branches executed
system.cpu05.iew.exec_stores                      896                       # Number of stores executed
system.cpu05.iew.exec_rate                   3.637073                       # Inst execution rate
system.cpu05.iew.wb_sent                       252036                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      251978                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                  198398                       # num instructions producing a value
system.cpu05.iew.wb_consumers                  327827                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     3.524611                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.605191                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          3962                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             215                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        69068                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     3.621315                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.421213                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        17291     25.03%     25.03% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1        17627     25.52%     50.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         2086      3.02%     53.58% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3          844      1.22%     54.80% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          195      0.28%     55.08% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         6552      9.49%     64.57% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          236      0.34%     64.91% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         3066      4.44%     69.35% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        21171     30.65%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        69068                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             249461                       # Number of instructions committed
system.cpu05.commit.committedOps               250117                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        49943                       # Number of memory references committed
system.cpu05.commit.loads                       49190                       # Number of loads committed
system.cpu05.commit.membars                        25                       # Number of memory barriers committed
system.cpu05.commit.branches                    39508                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  210702                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                 59                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         175595     70.21%     70.21% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         24579      9.83%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.03% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         49190     19.67%     99.70% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          753      0.30%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          250117                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               21171                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     301781                       # The number of ROB reads
system.cpu05.rob.rob_writes                    508800                       # The number of ROB writes
system.cpu05.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     228120                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    249461                       # Number of Instructions Simulated
system.cpu05.committedOps                      250117                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.286582                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.286582                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             3.489404                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       3.489404                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 391277                       # number of integer regfile reads
system.cpu05.int_regfile_writes                164712                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                  928542                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                 236997                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                 57640                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   67                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             346                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          79.144106                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             48168                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           53.520000                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    79.144106                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.077289                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.077289                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          102192                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         102192                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        47681                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         47681                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          482                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          482                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.demand_hits::cpu05.data        48163                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          48163                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        48165                       # number of overall hits
system.cpu05.dcache.overall_hits::total         48165                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         2185                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2185                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          252                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          252                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            4                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           17                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            8                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2437                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2437                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2441                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2441                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data     64127992                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total     64127992                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      7919500                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      7919500                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       143441                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       143441                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        12500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        95500                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        95500                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data     72047492                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total     72047492                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data     72047492                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total     72047492                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        49866                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        49866                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          734                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          734                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        50600                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        50600                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        50606                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        50606                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.043817                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.043817                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.343324                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.343324                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.048162                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.048162                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.048235                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.048235                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 29349.195423                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 29349.195423                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 31426.587302                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 31426.587302                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data  8437.705882                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total  8437.705882                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  1562.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  1562.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 29564.009848                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 29564.009848                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 29515.564113                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 29515.564113                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs        12627                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             511                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    24.710372                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          141                       # number of writebacks
system.cpu05.dcache.writebacks::total             141                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1401                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1401                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          130                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1531                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1531                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1531                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1531                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          784                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          784                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          122                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            3                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           17                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            8                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data          906                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data          909                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total          909                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     29826003                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     29826003                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      2935500                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      2935500                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       111059                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       111059                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        88000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        88000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     32761503                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     32761503                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     32778003                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     32778003                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.015722                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.015722                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.166213                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.166213                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.017905                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.017905                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.017962                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.017962                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 38043.371173                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 38043.371173                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 24061.475410                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 24061.475410                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         5500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data  6532.882353                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6532.882353                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         1000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         1000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 36160.599338                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 36160.599338                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 36059.409241                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 36059.409241                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse          11.205600                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             17532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs          330.792453                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    11.205600                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.021886                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.021886                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           35245                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          35245                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        17532                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         17532                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        17532                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          17532                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        17532                       # number of overall hits
system.cpu05.icache.overall_hits::total         17532                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           64                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           64                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           64                       # number of overall misses
system.cpu05.icache.overall_misses::total           64                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      2210497                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      2210497                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      2210497                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      2210497                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      2210497                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      2210497                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        17596                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        17596                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        17596                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        17596                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        17596                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        17596                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.003637                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003637                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.003637                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003637                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.003637                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003637                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 34539.015625                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 34539.015625                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 34539.015625                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 34539.015625                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 34539.015625                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 34539.015625                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           11                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           11                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           11                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           53                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           53                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           53                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      1908003                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      1908003                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      1908003                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      1908003                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      1908003                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      1908003                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.003012                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.003012                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.003012                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.003012                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 36000.056604                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 36000.056604                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 36000.056604                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 36000.056604                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 36000.056604                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 36000.056604                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 42062                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           41648                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             253                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              35853                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 25203                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           70.295373                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   134                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          70957                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            18585                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       263163                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     42062                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            25337                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       50131                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   557                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                   17646                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            69002                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            3.839135                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.840678                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  33665     48.79%     48.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    445      0.64%     49.43% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    219      0.32%     49.75% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    355      0.51%     50.27% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    443      0.64%     50.91% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    303      0.44%     51.35% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    298      0.43%     51.78% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   8307     12.04%     63.82% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                  24967     36.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              69002                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.592782                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      3.708767                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  17762                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               16826                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   30821                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                3344                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  248                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                197                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               262536                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  248                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  19216                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  7373                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         2191                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   32499                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                7474                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               261006                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                 5246                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1033                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands            416239                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             1279070                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         394435                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps              409024                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   7200                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               62                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                   17061                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              50885                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1203                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             441                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            264                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   259462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                85                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  265581                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued              73                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          4086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        10372                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        69002                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       3.848888                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      2.854966                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             10384     15.05%     15.05% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1             11580     16.78%     31.83% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              3938      5.71%     37.54% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3             10794     15.64%     53.18% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              3595      5.21%     58.39% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              1459      2.11%     60.51% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              5613      8.13%     68.64% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             14722     21.34%     89.98% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8              6917     10.02%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         69002                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                 11417     62.75%     62.75% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                 5154     28.33%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     91.08% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1585      8.71%     99.80% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                  37      0.20%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu              181856     68.47%     68.47% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              24580      9.26%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.73% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              58167     21.90%     99.63% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               978      0.37%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               265581                       # Type of FU issued
system.cpu06.iq.rate                         3.742844                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     18193                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.068503                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           618430                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          263647                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       257287                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               283774                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         1012                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          421                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked         7389                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  248                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  3726                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 643                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            259550                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              48                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               50885                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1203                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               48                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   64                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 271                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          157                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                230                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              265187                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               57999                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             394                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                      58932                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  41146                       # Number of branches executed
system.cpu06.iew.exec_stores                      933                       # Number of stores executed
system.cpu06.iew.exec_rate                   3.737292                       # Inst execution rate
system.cpu06.iew.wb_sent                       257355                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      257287                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                  202465                       # num instructions producing a value
system.cpu06.iew.wb_consumers                  335664                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     3.625957                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.603178                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          4028                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             223                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        68432                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     3.733063                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.414977                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        15609     22.81%     22.81% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1        18010     26.32%     49.13% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         2044      2.99%     52.11% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3          861      1.26%     53.37% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          208      0.30%     53.68% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         6655      9.72%     63.40% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          243      0.36%     63.76% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         3201      4.68%     68.43% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        21601     31.57%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        68432                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             254776                       # Number of instructions committed
system.cpu06.commit.committedOps               255461                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        50655                       # Number of memory references committed
system.cpu06.commit.loads                       49873                       # Number of loads committed
system.cpu06.commit.membars                        26                       # Number of memory barriers committed
system.cpu06.commit.branches                    40831                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  214728                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                 62                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         180227     70.55%     70.55% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         24579      9.62%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         49873     19.52%     99.69% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          782      0.31%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          255461                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               21601                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     306112                       # The number of ROB reads
system.cpu06.rob.rob_writes                    519622                       # The number of ROB writes
system.cpu06.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     228654                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    254776                       # Number of Instructions Simulated
system.cpu06.committedOps                      255461                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.278507                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.278507                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             3.590569                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       3.590569                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 398370                       # number of integer regfile reads
system.cpu06.int_regfile_writes                166742                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                  946128                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                 244825                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                 58384                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  118                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             318                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          80.933279                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             48878                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             875                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           55.860571                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    80.933279                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.079036                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.079036                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          103595                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         103595                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        48361                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         48361                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          512                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          512                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data            2                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu06.dcache.demand_hits::cpu06.data        48873                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          48873                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        48875                       # number of overall hits
system.cpu06.dcache.overall_hits::total         48875                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2175                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2175                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          240                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          240                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            4                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           26                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           15                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         2415                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2415                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         2419                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2419                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data     58796242                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total     58796242                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      7396750                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      7396750                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data       208418                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total       208418                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        12500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data       153000                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total       153000                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     66192992                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     66192992                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     66192992                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     66192992                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        50536                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        50536                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          752                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          752                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        51288                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        51288                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        51294                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        51294                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.043039                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.043039                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.319149                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.319149                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.047087                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.047087                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.047160                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.047160                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 27032.754943                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 27032.754943                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 30819.791667                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 30819.791667                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  8016.076923                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  8016.076923                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data   833.333333                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total   833.333333                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 27409.106418                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 27409.106418                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 27363.783382                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 27363.783382                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs        11075                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             510                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    21.715686                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          115                       # number of writebacks
system.cpu06.dcache.writebacks::total             115                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1410                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1410                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          124                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          124                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1534                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1534                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1534                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1534                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          765                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          765                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          116                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            3                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           26                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           15                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           15                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data          881                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total          881                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data          884                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total          884                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     26793008                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     26793008                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      2851500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      2851500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       157582                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       157582                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data       135000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total       135000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     29644508                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     29644508                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     29661008                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     29661008                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.015138                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.015138                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.154255                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.154255                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.017178                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.017178                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.017234                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.017234                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 35023.539869                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 35023.539869                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 24581.896552                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 24581.896552                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         5500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  6060.846154                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6060.846154                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data   533.333333                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total   533.333333                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 33648.703746                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 33648.703746                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 33553.176471                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 33553.176471                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse          11.419904                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             17572                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              58                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs          302.965517                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    11.419904                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.022305                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.022305                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           35350                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          35350                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        17572                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         17572                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        17572                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          17572                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        17572                       # number of overall hits
system.cpu06.icache.overall_hits::total         17572                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           74                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           74                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           74                       # number of overall misses
system.cpu06.icache.overall_misses::total           74                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      2327415                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      2327415                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      2327415                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      2327415                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      2327415                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      2327415                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        17646                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        17646                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        17646                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        17646                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        17646                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        17646                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.004194                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.004194                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.004194                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.004194                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.004194                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.004194                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 31451.554054                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 31451.554054                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 31451.554054                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 31451.554054                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 31451.554054                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 31451.554054                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           16                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           16                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           16                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           58                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           58                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           58                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      1786561                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      1786561                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      1786561                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      1786561                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      1786561                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      1786561                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.003287                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.003287                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.003287                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.003287                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.003287                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.003287                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 30802.775862                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 30802.775862                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 30802.775862                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 30802.775862                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 30802.775862                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 30802.775862                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                 39516                       # Number of BP lookups
system.cpu07.branchPred.condPredicted           39108                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             248                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups              34054                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                 23923                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           70.250191                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   133                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          70238                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            18471                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                       252985                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                     39516                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches            24056                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       49626                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   545                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                   17632                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            68377                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.724498                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.834670                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  34361     50.25%     50.25% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    443      0.65%     50.90% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    209      0.31%     51.21% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    334      0.49%     51.69% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    416      0.61%     52.30% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    277      0.41%     52.71% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    301      0.44%     53.15% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                   8336     12.19%     65.34% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                  23700     34.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              68377                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.562601                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      3.601825                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                  17772                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               17469                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                   29750                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                3142                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  243                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                195                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts               252381                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  243                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                  19111                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  8423                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         2085                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                   31304                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                7210                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts               250808                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 5182                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  847                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands            397166                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             1229344                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups         380427                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps              389972                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   7179                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               60                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           59                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                   16085                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads              49609                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1188                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             427                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            244                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                   249297                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                80                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                  255471                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued              67                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          4118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        10307                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        68377                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       3.736212                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      2.868886                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             11191     16.37%     16.37% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1             11650     17.04%     33.40% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              4861      7.11%     40.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              8889     13.00%     53.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              4665      6.82%     60.34% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5              1384      2.02%     62.36% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              5210      7.62%     69.98% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             13624     19.92%     89.90% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8              6903     10.10%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         68377                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                 10552     64.85%     64.85% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                 4114     25.28%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     90.14% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                 1571      9.66%     99.79% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                  34      0.21%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu              172989     67.71%     67.71% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              24580      9.62%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.34% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead              56949     22.29%     99.63% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               953      0.37%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total               255471                       # Type of FU issued
system.cpu07.iq.rate                         3.637219                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     16271                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.063690                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           595657                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes          253509                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses       247162                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses               271742                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         1023                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          425                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked         7440                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  243                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  4427                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 856                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts            249380                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts               49609                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1188                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               46                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   61                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 439                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          155                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                226                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts              255116                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts               56788                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             355                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                      57699                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                  38611                       # Number of branches executed
system.cpu07.iew.exec_stores                      911                       # Number of stores executed
system.cpu07.iew.exec_rate                   3.632165                       # Inst execution rate
system.cpu07.iew.wb_sent                       247228                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                      247162                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                  193907                       # num instructions producing a value
system.cpu07.iew.wb_consumers                  319491                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     3.518921                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.606925                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          4060                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             219                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        67803                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     3.617229                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.408850                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        16614     24.50%     24.50% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1        17689     26.09%     50.59% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1978      2.92%     53.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          890      1.31%     54.82% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          224      0.33%     55.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         6584      9.71%     64.86% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          232      0.34%     65.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7         3000      4.42%     69.63% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        20592     30.37%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        67803                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts             244603                       # Number of instructions committed
system.cpu07.commit.committedOps               245259                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                        49349                       # Number of memory references committed
system.cpu07.commit.loads                       48586                       # Number of loads committed
system.cpu07.commit.membars                        25                       # Number of memory barriers committed
system.cpu07.commit.branches                    38291                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                  207061                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                 59                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         171331     69.86%     69.86% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         24579     10.02%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.88% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead         48586     19.81%     99.69% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          763      0.31%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total          245259                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               20592                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                     296335                       # The number of ROB reads
system.cpu07.rob.rob_writes                    499285                       # The number of ROB writes
system.cpu07.timesIdled                            21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     229373                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                    244603                       # Number of Instructions Simulated
system.cpu07.committedOps                      245259                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.287151                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.287151                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             3.482488                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       3.482488                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                 384495                       # number of integer regfile reads
system.cpu07.int_regfile_writes                162947                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                  912093                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                 229660                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                 57074                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                  112                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             332                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          79.712366                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             47571                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             888                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           53.570946                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    79.712366                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.077844                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.077844                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          101020                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         101020                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data        47090                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         47090                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          476                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          476                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.demand_hits::cpu07.data        47566                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          47566                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data        47568                       # number of overall hits
system.cpu07.dcache.overall_hits::total         47568                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         2174                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2174                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          258                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          258                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            4                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           27                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           13                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         2432                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         2432                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         2436                       # number of overall misses
system.cpu07.dcache.overall_misses::total         2436                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data     61046242                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total     61046242                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      8069500                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      8069500                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       238388                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       238388                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        13000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data       115000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total       115000                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     69115742                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     69115742                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     69115742                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     69115742                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data        49264                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        49264                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          734                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          734                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data        49998                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        49998                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data        50004                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        50004                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.044130                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.044130                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.351499                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.351499                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.048642                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.048642                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.048716                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.048716                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 28080.148114                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 28080.148114                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 31277.131783                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 31277.131783                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data  8829.185185                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total  8829.185185                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         1000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         1000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 28419.301809                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 28419.301809                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 28372.636289                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 28372.636289                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs        11884                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             510                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    23.301961                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          118                       # number of writebacks
system.cpu07.dcache.writebacks::total             118                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data         1406                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total         1406                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          133                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          133                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1539                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1539                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1539                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1539                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          768                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          768                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          125                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          125                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            3                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           27                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           13                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          893                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          893                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          896                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          896                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     28102004                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     28102004                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      3035500                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      3035500                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       182112                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       182112                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data       100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total       100000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     31137504                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     31137504                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     31154004                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     31154004                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.015589                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.015589                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.170300                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.170300                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.017861                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.017861                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.017919                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.017919                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 36591.151042                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 36591.151042                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data        24284                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total        24284                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data         5500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  6744.888889                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6744.888889                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data   653.846154                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total   653.846154                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 34868.425532                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 34868.425532                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 34770.093750                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 34770.093750                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse          11.096515                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             17566                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          319.381818                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    11.096515                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.021673                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.021673                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           35319                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          35319                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst        17566                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         17566                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst        17566                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          17566                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst        17566                       # number of overall hits
system.cpu07.icache.overall_hits::total         17566                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           66                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           66                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           66                       # number of overall misses
system.cpu07.icache.overall_misses::total           66                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      1978495                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      1978495                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      1978495                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      1978495                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      1978495                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      1978495                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst        17632                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        17632                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst        17632                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        17632                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst        17632                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        17632                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.003743                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003743                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.003743                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003743                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.003743                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003743                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 29977.196970                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 29977.196970                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 29977.196970                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 29977.196970                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 29977.196970                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 29977.196970                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           11                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           11                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           11                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           55                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           55                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           55                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      1675005                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      1675005                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      1675005                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      1675005                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      1675005                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      1675005                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.003119                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.003119                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.003119                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.003119                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.003119                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.003119                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 30454.636364                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 30454.636364                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 30454.636364                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 30454.636364                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 30454.636364                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 30454.636364                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 41044                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           40621                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             252                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              34366                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 24686                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           71.832625                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   135                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          69705                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            18592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       259047                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     41044                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            24821                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       48863                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   555                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                   17648                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            67740                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.849793                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.838809                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  32933     48.62%     48.62% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    434      0.64%     49.26% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    235      0.35%     49.60% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    335      0.49%     50.10% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                    440      0.65%     50.75% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    295      0.44%     51.18% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    295      0.44%     51.62% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   8313     12.27%     63.89% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                  24460     36.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              67740                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.588824                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      3.716333                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  17669                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               16171                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   30373                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                3279                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  247                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                197                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               258414                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  247                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  19103                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  6887                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         2154                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   32020                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                7328                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               256838                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 5046                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1099                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.RenamedOperands            408481                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             1258744                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         388699                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps              401343                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   7123                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               62                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                   16714                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              50346                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1184                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             439                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            254                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   255278                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded                87                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  261426                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued              64                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          4001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        10260                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        67740                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       3.859256                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.843035                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              9881     14.59%     14.59% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1             11352     16.76%     31.34% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              3539      5.22%     36.57% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3             11813     17.44%     54.01% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              3018      4.46%     58.46% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              1478      2.18%     60.65% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              5425      8.01%     68.65% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             14327     21.15%     89.80% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8              6907     10.20%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         67740                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                 11072     60.36%     60.36% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                 5653     30.82%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     91.17% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1582      8.62%     99.80% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                  37      0.20%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu              178230     68.18%     68.18% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              24580      9.40%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.58% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              57656     22.05%     99.63% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               960      0.37%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               261426                       # Type of FU issued
system.cpu08.iq.rate                         3.750463                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     18344                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.070169                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           609000                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          259380                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses       253136                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses               279770                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          986                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          403                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked         7408                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  247                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  3461                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                 596                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            255368                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              51                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               50346                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1184                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               48                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   52                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                 238                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          156                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                229                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              261056                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               57497                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             370                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                      58415                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  40113                       # Number of branches executed
system.cpu08.iew.exec_stores                      918                       # Number of stores executed
system.cpu08.iew.exec_rate                   3.745155                       # Inst execution rate
system.cpu08.iew.wb_sent                       253196                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      253136                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                  199949                       # num instructions producing a value
system.cpu08.iew.wb_consumers                  330089                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     3.631533                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.605743                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          3943                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             222                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        67180                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     3.741649                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.419372                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        15384     22.90%     22.90% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1        17527     26.09%     48.99% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         2041      3.04%     52.03% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3          843      1.25%     53.28% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4          210      0.31%     53.59% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         6478      9.64%     63.24% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          242      0.36%     63.60% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         3096      4.61%     68.21% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        21359     31.79%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        67180                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             250679                       # Number of instructions committed
system.cpu08.commit.committedOps               251364                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        50141                       # Number of memory references committed
system.cpu08.commit.loads                       49360                       # Number of loads committed
system.cpu08.commit.membars                        26                       # Number of memory barriers committed
system.cpu08.commit.branches                    39807                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                  211655                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                 62                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         176644     70.27%     70.27% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult         24579      9.78%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.05% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         49360     19.64%     99.69% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          781      0.31%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          251364                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               21359                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     300920                       # The number of ROB reads
system.cpu08.rob.rob_writes                    511248                       # The number of ROB writes
system.cpu08.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     229906                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                    250679                       # Number of Instructions Simulated
system.cpu08.committedOps                      251364                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.278065                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.278065                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             3.596284                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       3.596284                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 392675                       # number of integer regfile reads
system.cpu08.int_regfile_writes                165179                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                  932148                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                 238640                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                 57811                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  109                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             334                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          81.074918                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             48411                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             888                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           54.516892                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    81.074918                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.079175                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.079175                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          102563                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         102563                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        47914                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         47914                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          492                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          492                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data            1                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu08.dcache.demand_hits::cpu08.data        48406                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          48406                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        48408                       # number of overall hits
system.cpu08.dcache.overall_hits::total         48408                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         2102                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2102                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          260                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          260                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            4                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           26                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           14                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2362                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2362                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2366                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2366                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     55155235                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     55155235                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      7130250                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      7130250                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       258897                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       258897                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       109498                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       109498                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data     62285485                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total     62285485                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data     62285485                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total     62285485                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        50016                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        50016                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          752                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          752                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        50768                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        50768                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        50774                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        50774                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.042027                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.042027                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.345745                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.345745                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.962963                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.962963                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.046525                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.046525                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.046599                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.046599                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 26239.407707                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 26239.407707                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 27424.038462                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 27424.038462                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  9957.576923                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  9957.576923                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data   857.142857                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total   857.142857                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 26369.807367                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 26369.807367                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 26325.226120                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 26325.226120                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs        10640                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             509                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    20.903733                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          120                       # number of writebacks
system.cpu08.dcache.writebacks::total             120                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data         1334                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total         1334                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          134                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          134                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1468                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1468                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1468                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1468                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          768                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          768                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          126                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          126                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            3                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data           26                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           14                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          894                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          894                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          897                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          897                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     26068008                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     26068008                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data      2783750                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total      2783750                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       203103                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       203103                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data        92002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total        92002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     28851758                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     28851758                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     28868258                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     28868258                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.015355                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.015355                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.167553                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.167553                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.962963                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.962963                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.017610                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.017610                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.017667                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.017667                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 33942.718750                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 33942.718750                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 22093.253968                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 22093.253968                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data         5500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  7811.653846                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7811.653846                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data   535.714286                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total   535.714286                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 32272.659955                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 32272.659955                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 32183.119287                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 32183.119287                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse          11.247825                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             17576                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          308.350877                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    11.247825                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.021968                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.021968                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           35353                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          35353                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        17576                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         17576                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        17576                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          17576                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        17576                       # number of overall hits
system.cpu08.icache.overall_hits::total         17576                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           72                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           72                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           72                       # number of overall misses
system.cpu08.icache.overall_misses::total           72                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      2239923                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      2239923                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      2239923                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      2239923                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      2239923                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      2239923                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        17648                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        17648                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        17648                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        17648                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        17648                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        17648                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.004080                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.004080                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.004080                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.004080                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.004080                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.004080                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 31110.041667                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 31110.041667                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 31110.041667                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 31110.041667                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 31110.041667                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 31110.041667                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           15                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           15                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           15                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           57                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           57                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           57                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      1780054                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      1780054                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      1780054                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      1780054                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      1780054                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      1780054                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.003230                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.003230                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.003230                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.003230                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.003230                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.003230                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 31229.017544                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 31229.017544                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 31229.017544                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 31229.017544                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 31229.017544                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 31229.017544                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                 42421                       # Number of BP lookups
system.cpu09.branchPred.condPredicted           42011                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             251                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups              34652                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                 25361                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           73.187695                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   131                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          69171                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            18571                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                       264481                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                     42421                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches            25492                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       48356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   551                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                   17619                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            67210                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.960393                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.843903                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  31814     47.34%     47.34% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    414      0.62%     47.95% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    205      0.31%     48.26% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    303      0.45%     48.71% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    418      0.62%     49.33% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    260      0.39%     49.72% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    277      0.41%     50.13% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                   8341     12.41%     62.54% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                  25178     37.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              67210                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.613277                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      3.823582                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                  17709                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               14919                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                   31068                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                3268                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  245                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                192                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts               263897                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  245                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                  19158                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  6817                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         1224                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                   32689                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                7076                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts               262341                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                 4721                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                 1093                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands            418974                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             1285626                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups         396313                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps              412012                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   6947                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               41                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           40                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                   16515                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads              51019                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1146                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             427                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            242                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                   260815                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                65                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                  266358                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued              62                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          3901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        10054                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        67210                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       3.963071                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      2.833390                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              8952     13.32%     13.32% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1             11122     16.55%     29.87% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              4469      6.65%     36.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              9591     14.27%     50.79% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              4107      6.11%     56.90% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1413      2.10%     59.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              5729      8.52%     67.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             14958     22.26%     89.78% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8              6869     10.22%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         67210                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                 11559     66.26%     66.26% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                 4413     25.30%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     91.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                 1439      8.25%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                  35      0.20%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu              183153     68.76%     68.76% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              24580      9.23%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.99% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead              57703     21.66%     99.65% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               922      0.35%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total               266358                       # Type of FU issued
system.cpu09.iq.rate                         3.850718                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     17446                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.065498                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           617434                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes          264795                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses       258715                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses               283804                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          976                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          403                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked         6785                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  245                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  3561                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                 578                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts            260883                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              56                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts               51019                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1146                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               27                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   50                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 214                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          155                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                228                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts              266009                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts               57544                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             349                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                      58424                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                  41521                       # Number of branches executed
system.cpu09.iew.exec_stores                      880                       # Number of stores executed
system.cpu09.iew.exec_rate                   3.845672                       # Inst execution rate
system.cpu09.iew.wb_sent                       258768                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                      258715                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                  203173                       # num instructions producing a value
system.cpu09.iew.wb_consumers                  337611                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     3.740224                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.601796                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          3835                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             221                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        66666                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     3.854724                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.424833                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        14333     21.50%     21.50% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1        17479     26.22%     47.72% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1864      2.80%     50.51% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          842      1.26%     51.78% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          233      0.35%     52.13% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         6378      9.57%     61.69% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          275      0.41%     62.11% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7         3322      4.98%     67.09% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        21940     32.91%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        66666                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts             256323                       # Number of instructions committed
system.cpu09.commit.committedOps               256979                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                        50786                       # Number of memory references committed
system.cpu09.commit.loads                       50043                       # Number of loads committed
system.cpu09.commit.membars                        25                       # Number of memory barriers committed
system.cpu09.commit.branches                    41226                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                  215846                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                 59                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         181614     70.67%     70.67% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult         24579      9.56%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.24% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead         50043     19.47%     99.71% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          743      0.29%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total          256979                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               21940                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                     305345                       # The number of ROB reads
system.cpu09.rob.rob_writes                    522254                       # The number of ROB writes
system.cpu09.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                     230440                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                    256323                       # Number of Instructions Simulated
system.cpu09.committedOps                      256979                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.269859                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.269859                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             3.705643                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       3.705643                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                 399621                       # number of integer regfile reads
system.cpu09.int_regfile_writes                167218                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                  948945                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                 247181                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                 58418                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             340                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          82.024001                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             49045                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             896                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           54.737723                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    82.024001                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.080102                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.080102                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          103827                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         103827                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data        48572                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         48572                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          468                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          468                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data        49040                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          49040                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data        49042                       # number of overall hits
system.cpu09.dcache.overall_hits::total         49042                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         2135                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2135                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          266                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          266                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            4                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            7                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         2401                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2401                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         2405                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2405                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     53901233                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     53901233                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      7084000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      7084000                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        54490                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        54490                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        13500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        13500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        12000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        12000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data     60985233                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total     60985233                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data     60985233                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total     60985233                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data        50707                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        50707                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          734                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          734                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data        51441                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        51441                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data        51447                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        51447                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.042105                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.042105                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.362398                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.362398                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.046675                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.046675                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.046747                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.046747                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 25246.479157                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 25246.479157                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 26631.578947                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 26631.578947                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  7784.285714                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  7784.285714                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         3375                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         3375                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 25399.930446                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 25399.930446                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 25357.685239                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 25357.685239                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs        10362                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs             496                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    20.891129                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          123                       # number of writebacks
system.cpu09.dcache.writebacks::total             123                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data         1363                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total         1363                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          137                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          137                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1500                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1500                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1500                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1500                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          772                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          129                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            3                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            7                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          901                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          901                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          904                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          904                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     25329508                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     25329508                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      2778500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      2778500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        43010                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        43010                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total         9000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        10500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        10500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     28108008                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     28108008                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     28124508                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     28124508                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.015225                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.015225                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.175749                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.175749                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.017515                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.017515                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.017571                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.017571                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 32810.243523                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 32810.243523                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 21538.759690                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 21538.759690                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         5500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  6144.285714                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6144.285714                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         2250                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         2250                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 31196.457270                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 31196.457270                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 31111.181416                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 31111.181416                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse          11.187533                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs             17547                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs          307.842105                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    11.187533                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.021851                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.021851                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           35295                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          35295                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst        17547                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         17547                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst        17547                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          17547                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst        17547                       # number of overall hits
system.cpu09.icache.overall_hits::total         17547                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           72                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           72                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           72                       # number of overall misses
system.cpu09.icache.overall_misses::total           72                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      2347929                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      2347929                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      2347929                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      2347929                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      2347929                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      2347929                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst        17619                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        17619                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst        17619                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        17619                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst        17619                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        17619                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.004086                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.004086                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.004086                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.004086                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.004086                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.004086                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 32610.125000                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 32610.125000                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 32610.125000                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 32610.125000                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 32610.125000                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 32610.125000                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           15                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           15                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           15                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           57                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           57                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           57                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      1785049                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      1785049                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      1785049                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      1785049                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      1785049                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      1785049                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.003235                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.003235                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.003235                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.003235                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.003235                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.003235                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 31316.649123                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 31316.649123                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 31316.649123                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 31316.649123                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 31316.649123                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 31316.649123                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 37608                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           37217                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             246                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              31814                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                 22966                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           72.188345                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   121                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          68637                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            18460                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       245364                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     37608                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches            23087                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       48021                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   537                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                   17599                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            66757                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            3.699372                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.828675                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  33703     50.49%     50.49% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    433      0.65%     51.13% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    221      0.33%     51.47% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    326      0.49%     51.95% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    433      0.65%     52.60% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    274      0.41%     53.01% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    308      0.46%     53.47% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   8316     12.46%     65.93% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                  22743     34.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              66757                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.547926                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      3.574807                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                  17579                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               17009                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   28858                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                3071                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  239                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                186                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts               244802                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 121                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  239                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  18875                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  7851                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         2208                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   30405                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                7178                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts               243298                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                 5055                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                 1022                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands            383192                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             1192762                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         370153                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps              376282                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   6895                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               65                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           64                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                   15780                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              48652                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              1159                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             402                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            220                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                   241772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                83                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                  248040                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued              69                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          3963                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        10133                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        66757                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       3.715565                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.856409                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             10763     16.12%     16.12% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1             11556     17.31%     33.43% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              4084      6.12%     39.55% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3             10491     15.72%     55.27% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              3760      5.63%     60.90% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              1456      2.18%     63.08% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              4896      7.33%     70.41% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             12861     19.27%     89.68% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8              6890     10.32%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         66757                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  9919     60.08%     60.08% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                 4970     30.10%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     90.18% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                 1588      9.62%     99.79% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                  34      0.21%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu              166498     67.13%     67.13% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              24580      9.91%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.04% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              56037     22.59%     99.63% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               925      0.37%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total               248040                       # Type of FU issued
system.cpu10.iq.rate                         3.613794                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     16511                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.066566                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           579417                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes          245832                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses       239669                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses               264551                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         1007                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          425                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked         7489                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  239                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  4204                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 611                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts            241858                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              42                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               48652                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               1159                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               51                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   64                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 205                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          153                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                224                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts              247663                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               55867                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             377                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                      56747                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  36764                       # Number of branches executed
system.cpu10.iew.exec_stores                      880                       # Number of stores executed
system.cpu10.iew.exec_rate                   3.608302                       # Inst execution rate
system.cpu10.iew.wb_sent                       239738                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                      239669                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                  189220                       # num instructions producing a value
system.cpu10.iew.wb_consumers                  309234                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     3.491834                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.611899                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          3893                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            69                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             217                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        66205                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     3.593263                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.401091                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        16265     24.57%     24.57% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1        17345     26.20%     50.77% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2042      3.08%     53.85% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          854      1.29%     55.14% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4          208      0.31%     55.46% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         6508      9.83%     65.29% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          252      0.38%     65.67% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         2831      4.28%     69.94% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        19900     30.06%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        66205                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts             237294                       # Number of instructions committed
system.cpu10.commit.committedOps               237892                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        48379                       # Number of memory references committed
system.cpu10.commit.loads                       47645                       # Number of loads committed
system.cpu10.commit.membars                        23                       # Number of memory barriers committed
system.cpu10.commit.branches                    36468                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                  201507                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                 53                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         164934     69.33%     69.33% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult         24579     10.33%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.66% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         47645     20.03%     99.69% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          734      0.31%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total          237892                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               19900                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     287921                       # The number of ROB reads
system.cpu10.rob.rob_writes                    484203                       # The number of ROB writes
system.cpu10.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     230974                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                    237294                       # Number of Instructions Simulated
system.cpu10.committedOps                      237892                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.289249                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.289249                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             3.457232                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       3.457232                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 374293                       # number of integer regfile reads
system.cpu10.int_regfile_writes                160072                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                  886878                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                 218626                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                 56081                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  139                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             337                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          80.231725                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             46623                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             895                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           52.092737                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    80.231725                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.078351                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.078351                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           99041                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          99041                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        46159                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         46159                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          434                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          434                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data            7                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            7                       # number of LoadLockedReq hits
system.cpu10.dcache.demand_hits::cpu10.data        46593                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          46593                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        46595                       # number of overall hits
system.cpu10.dcache.overall_hits::total         46595                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         2131                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2131                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          264                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          264                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            4                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           27                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           20                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2395                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2395                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2399                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2399                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data     59302250                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total     59302250                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      7865750                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      7865750                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       208898                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       208898                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        21000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        21000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data       178500                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total       178500                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data     67168000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total     67168000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data     67168000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total     67168000                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        48290                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        48290                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          698                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          698                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        48988                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        48988                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        48994                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        48994                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.044129                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.044129                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.378223                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.378223                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.794118                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.794118                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.048890                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.048890                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.048965                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.048965                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 27828.366964                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 27828.366964                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 29794.507576                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 29794.507576                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  7736.962963                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  7736.962963                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         1050                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         1050                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 28045.093946                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 28045.093946                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 27998.332639                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 27998.332639                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs        11480                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             509                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    22.554028                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          128                       # number of writebacks
system.cpu10.dcache.writebacks::total             128                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1360                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1360                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          136                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          136                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1496                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1496                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1496                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1496                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          771                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          128                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            3                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           27                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           20                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           20                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          899                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          899                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          902                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          902                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     27497500                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     27497500                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      3008750                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      3008750                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       155602                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       155602                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data       153000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total       153000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     30506250                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     30506250                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     30522750                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     30522750                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.015966                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.015966                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.183381                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.183381                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.794118                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.794118                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.018351                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.018351                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.018410                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.018410                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 35664.721141                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 35664.721141                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 23505.859375                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 23505.859375                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         5500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  5763.037037                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5763.037037                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data          825                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total          825                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 33933.537264                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 33933.537264                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 33838.968958                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 33838.968958                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse          11.072961                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             17532                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs          313.071429                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    11.072961                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.021627                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.021627                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           35254                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          35254                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        17532                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         17532                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        17532                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          17532                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        17532                       # number of overall hits
system.cpu10.icache.overall_hits::total         17532                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           67                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           67                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           67                       # number of overall misses
system.cpu10.icache.overall_misses::total           67                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      2011988                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      2011988                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      2011988                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      2011988                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      2011988                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      2011988                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        17599                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        17599                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        17599                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        17599                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        17599                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        17599                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.003807                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003807                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.003807                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003807                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.003807                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003807                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 30029.671642                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 30029.671642                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 30029.671642                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 30029.671642                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 30029.671642                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 30029.671642                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           11                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           11                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           11                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           56                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           56                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      1714012                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      1714012                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      1714012                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      1714012                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      1714012                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      1714012                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.003182                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.003182                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.003182                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.003182                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.003182                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.003182                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 30607.357143                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 30607.357143                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 30607.357143                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 30607.357143                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 30607.357143                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 30607.357143                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 37676                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           37286                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             242                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              32958                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 22990                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           69.755446                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   124                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          68105                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            18430                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       245603                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     37676                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            23114                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       47530                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   533                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                   17595                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            66234                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            3.731890                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.830382                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  33160     50.06%     50.06% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    438      0.66%     50.73% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    223      0.34%     51.06% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    313      0.47%     51.54% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    430      0.65%     52.18% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    262      0.40%     52.58% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    298      0.45%     53.03% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   8343     12.60%     65.63% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  22767     34.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              66234                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.553205                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      3.606240                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  17546                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               16504                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   28895                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                3050                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  238                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                186                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               244948                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  238                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  18846                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  7902                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         1649                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   30421                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                7177                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               243416                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                 5017                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1052                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands            383545                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             1193381                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         370343                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps              376724                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   6806                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               47                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                   15761                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              48662                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              1144                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             411                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            223                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   241932                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                66                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  248132                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued              59                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          3880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        10239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        66234                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       3.746293                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.848482                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             10270     15.51%     15.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1             11446     17.28%     32.79% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              4012      6.06%     38.84% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3             10845     16.37%     55.22% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              3560      5.37%     60.59% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              1423      2.15%     62.74% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              4867      7.35%     70.09% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             12918     19.50%     89.59% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              6893     10.41%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         66234                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  9956     59.77%     59.77% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                 5080     30.50%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     90.27% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1587      9.53%     99.80% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                  34      0.20%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              166604     67.14%     67.14% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              24580      9.91%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.05% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              56033     22.58%     99.63% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               915      0.37%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               248132                       # Type of FU issued
system.cpu11.iq.rate                         3.643374                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     16657                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.067130                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           579214                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          245893                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       239796                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               264789                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          992                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          415                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked         7472                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  238                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  4107                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 724                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            242001                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              42                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               48662                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts               1144                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               34                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   66                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 308                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          152                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                218                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              247770                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               55865                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             362                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                      56741                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  36787                       # Number of branches executed
system.cpu11.iew.exec_stores                      876                       # Number of stores executed
system.cpu11.iew.exec_rate                   3.638059                       # Inst execution rate
system.cpu11.iew.wb_sent                       239861                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      239796                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                  189472                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  309658                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     3.520975                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.611875                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          3818                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            52                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             214                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        65692                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     3.624764                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.402118                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        15835     24.10%     24.10% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1        17217     26.21%     50.31% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         2050      3.12%     53.43% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3          862      1.31%     54.75% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4          191      0.29%     55.04% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         6499      9.89%     64.93% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          269      0.41%     65.34% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         2810      4.28%     69.62% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        19959     30.38%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        65692                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             237500                       # Number of instructions committed
system.cpu11.commit.committedOps               238118                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        48399                       # Number of memory references committed
system.cpu11.commit.loads                       47670                       # Number of loads committed
system.cpu11.commit.membars                        23                       # Number of memory barriers committed
system.cpu11.commit.branches                    36522                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  201683                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 55                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         165140     69.35%     69.35% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult         24579     10.32%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.67% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         47670     20.02%     99.69% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          729      0.31%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          238118                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               19959                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     287487                       # The number of ROB reads
system.cpu11.rob.rob_writes                    484487                       # The number of ROB writes
system.cpu11.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     231506                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    237500                       # Number of Instructions Simulated
system.cpu11.committedOps                      238118                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.286758                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.286758                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             3.487262                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       3.487262                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 374488                       # number of integer regfile reads
system.cpu11.int_regfile_writes                160116                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                  887190                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                 218848                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                 56004                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   63                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements             342                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          80.389579                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             46683                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           51.870000                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    80.389579                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.078505                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.078505                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          541                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           99073                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          99073                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        46235                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         46235                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          443                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          443                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.demand_hits::cpu11.data        46678                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          46678                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        46680                       # number of overall hits
system.cpu11.dcache.overall_hits::total         46680                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2089                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2089                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data          268                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total          268                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            4                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           16                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           13                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         2357                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         2357                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         2361                       # number of overall misses
system.cpu11.dcache.overall_misses::total         2361                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data     58580998                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total     58580998                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      8413250                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      8413250                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       153859                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       153859                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        14000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        77000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        77000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data     66994248                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total     66994248                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data     66994248                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total     66994248                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        48324                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        48324                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          711                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          711                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           13                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        49035                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        49035                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        49041                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        49041                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.043229                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.043229                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.376934                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.376934                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.048068                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.048068                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.048143                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.048143                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 28042.603159                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 28042.603159                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 31392.723881                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 31392.723881                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  9616.187500                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  9616.187500                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  1076.923077                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  1076.923077                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 28423.524820                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 28423.524820                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 28375.369759                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 28375.369759                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs        11461                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          206                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             509                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    22.516699                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          206                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          122                       # number of writebacks
system.cpu11.dcache.writebacks::total             122                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1314                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1314                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          138                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          138                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1452                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1452                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1452                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1452                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data          775                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          130                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            3                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           16                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           13                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data          905                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data          908                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total          908                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     27439001                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     27439001                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      3177750                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      3177750                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       119141                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       119141                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total         9500                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        62000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        62000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     30616751                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     30616751                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     30633251                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     30633251                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.016038                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.016038                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.182841                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.182841                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.018456                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.018456                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.018515                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.018515                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 35405.162581                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 35405.162581                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 24444.230769                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 24444.230769                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         5500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  7446.312500                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7446.312500                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data   730.769231                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total   730.769231                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 33830.664088                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 33830.664088                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 33737.060573                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 33737.060573                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse          10.953119                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             17529                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs          324.611111                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    10.953119                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.021393                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.021393                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           35244                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          35244                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        17529                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         17529                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        17529                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          17529                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        17529                       # number of overall hits
system.cpu11.icache.overall_hits::total         17529                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           66                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           66                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           66                       # number of overall misses
system.cpu11.icache.overall_misses::total           66                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      2012986                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      2012986                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      2012986                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      2012986                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      2012986                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      2012986                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        17595                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        17595                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        17595                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        17595                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        17595                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        17595                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.003751                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003751                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.003751                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003751                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.003751                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003751                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 30499.787879                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 30499.787879                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 30499.787879                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 30499.787879                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 30499.787879                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 30499.787879                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           12                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           12                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           12                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           54                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           54                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      1685514                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      1685514                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      1685514                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      1685514                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      1685514                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      1685514                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.003069                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.003069                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.003069                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.003069                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.003069                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.003069                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 31213.222222                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 31213.222222                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 31213.222222                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 31213.222222                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 31213.222222                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 31213.222222                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 36696                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           36315                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             242                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              30394                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 22496                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           74.014608                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   120                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          67571                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            18490                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       241585                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     36696                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            22616                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       46838                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   531                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                   17574                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            65601                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            3.706651                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.825637                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  33011     50.32%     50.32% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    432      0.66%     50.98% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    228      0.35%     51.33% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    319      0.49%     51.81% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    444      0.68%     52.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    289      0.44%     52.93% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    306      0.47%     53.40% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   8318     12.68%     66.08% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                  22254     33.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              65601                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.543073                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      3.575276                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  17453                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               16462                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   28426                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                3023                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  236                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                174                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               241069                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  236                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  18736                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  7014                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         2378                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   29955                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                7281                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               239579                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                 4975                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1217                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands            376441                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             1174668                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         365093                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps              370093                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   6346                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               63                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           63                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                   15678                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              48162                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              1122                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             393                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            215                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   238116                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                79                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  244351                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued              66                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          3607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined         9430                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        65601                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       3.724806                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.844231                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             10157     15.48%     15.48% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1             11504     17.54%     33.02% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              4034      6.15%     39.17% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3             10780     16.43%     55.60% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              3532      5.38%     60.99% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              1448      2.21%     63.19% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              4790      7.30%     70.49% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             12517     19.08%     89.57% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8              6839     10.43%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         65601                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  9649     59.40%     59.40% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                 5011     30.85%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     90.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1556      9.58%     99.82% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                  29      0.18%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu              163455     66.89%     66.89% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              24580     10.06%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.95% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              55406     22.67%     99.63% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               910      0.37%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               244351                       # Type of FU issued
system.cpu12.iq.rate                         3.616211                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     16245                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.066482                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           570614                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          241816                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       236161                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               260596                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          937                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          382                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           27                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked         7343                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  236                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  3416                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 577                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            238198                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              51                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               48162                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               1122                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               50                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   52                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 245                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          149                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                219                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              244001                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               55249                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             350                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                      56119                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  35897                       # Number of branches executed
system.cpu12.iew.exec_stores                      870                       # Number of stores executed
system.cpu12.iew.exec_rate                   3.611031                       # Inst execution rate
system.cpu12.iew.wb_sent                       236219                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      236161                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                  186698                       # num instructions producing a value
system.cpu12.iew.wb_consumers                  304184                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     3.495005                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.613767                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          3608                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            67                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             213                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        65088                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     3.604167                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.393976                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        15665     24.07%     24.07% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1        17243     26.49%     50.56% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         2012      3.09%     53.65% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3          870      1.34%     54.99% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4          217      0.33%     55.32% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         6503      9.99%     65.31% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          258      0.40%     65.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         2780      4.27%     69.98% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        19540     30.02%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        65088                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             233982                       # Number of instructions committed
system.cpu12.commit.committedOps               234588                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        47965                       # Number of memory references committed
system.cpu12.commit.loads                       47225                       # Number of loads committed
system.cpu12.commit.membars                        22                       # Number of memory barriers committed
system.cpu12.commit.branches                    35640                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  199033                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 54                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         162044     69.08%     69.08% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult         24579     10.48%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.55% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         47225     20.13%     99.68% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          740      0.32%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          234588                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               19540                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     283562                       # The number of ROB reads
system.cpu12.rob.rob_writes                    476913                       # The number of ROB writes
system.cpu12.timesIdled                            27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          1970                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     232040                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    233982                       # Number of Instructions Simulated
system.cpu12.committedOps                      234588                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.288787                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.288787                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             3.462758                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       3.462758                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 369364                       # number of integer regfile reads
system.cpu12.int_regfile_writes                158706                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                  874488                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                 213496                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                 55577                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  131                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             349                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          81.025028                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             46132                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             906                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           50.918322                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    81.025028                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.079126                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.079126                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           98144                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          98144                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        45693                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         45693                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          434                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          434                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data        46127                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          46127                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        46129                       # number of overall hits
system.cpu12.dcache.overall_hits::total         46129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2140                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2140                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          272                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            4                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           29                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           17                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2412                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2412                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2416                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2416                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data     56862000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total     56862000                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      6915000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      6915000                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data       277880                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total       277880                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       135499                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       135499                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data     63777000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total     63777000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data     63777000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total     63777000                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        47833                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        47833                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          706                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          706                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        48539                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        48539                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        48545                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        48545                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.044739                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.044739                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.385269                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.385269                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.906250                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.906250                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.049692                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.049692                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.049768                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.049768                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 26571.028037                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 26571.028037                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 25422.794118                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 25422.794118                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data  9582.068966                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total  9582.068966                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data   705.882353                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total   705.882353                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 26441.542289                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 26441.542289                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 26397.764901                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 26397.764901                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs        10739                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             507                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    21.181460                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          134                       # number of writebacks
system.cpu12.dcache.writebacks::total             134                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1361                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1361                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          140                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1501                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1501                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1501                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1501                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          779                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          779                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          132                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            3                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           29                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           17                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           17                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data          911                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total          911                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data          914                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total          914                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     26193500                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     26193500                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      2866000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      2866000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       218620                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       218620                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       113501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       113501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     29059500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     29059500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     29076000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     29076000                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.016286                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.016286                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.186969                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.186969                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.906250                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.906250                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.018768                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.018768                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.018828                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.018828                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 33624.518614                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 33624.518614                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 21712.121212                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 21712.121212                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         5500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  7538.620690                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7538.620690                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data   441.176471                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total   441.176471                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 31898.463227                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 31898.463227                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 31811.816193                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 31811.816193                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse          10.903338                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             17504                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs          318.254545                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    10.903338                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.021296                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.021296                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           35203                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          35203                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        17504                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         17504                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        17504                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          17504                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        17504                       # number of overall hits
system.cpu12.icache.overall_hits::total         17504                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           70                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           70                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           70                       # number of overall misses
system.cpu12.icache.overall_misses::total           70                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      2722457                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      2722457                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      2722457                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      2722457                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      2722457                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      2722457                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        17574                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        17574                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        17574                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        17574                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        17574                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        17574                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.003983                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003983                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.003983                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003983                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.003983                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003983                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 38892.242857                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 38892.242857                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 38892.242857                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 38892.242857                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 38892.242857                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 38892.242857                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           15                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           15                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           15                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           55                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           55                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      1760530                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      1760530                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      1760530                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      1760530                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      1760530                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      1760530                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.003130                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.003130                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.003130                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.003130                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.003130                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.003130                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 32009.636364                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 32009.636364                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 32009.636364                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 32009.636364                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 32009.636364                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 32009.636364                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                 35847                       # Number of BP lookups
system.cpu13.branchPred.condPredicted           35454                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             248                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups              29527                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                 22071                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           74.748535                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   118                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          67028                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            18509                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                       238194                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                     35847                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches            22189                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       46264                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   541                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                   17575                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            65051                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.686646                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.823252                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  32891     50.56%     50.56% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    430      0.66%     51.22% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    218      0.34%     51.56% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    326      0.50%     52.06% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                    431      0.66%     52.72% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    289      0.44%     53.17% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    309      0.48%     53.64% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                   8303     12.76%     66.40% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                  21854     33.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              65051                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.534806                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      3.553649                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                  17474                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               16305                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                   28085                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2946                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  240                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                184                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts               237692                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  240                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                  18723                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  7332                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         2102                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                   29574                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                7079                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts               236151                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                 4905                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1121                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands            369922                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             1157947                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups         360347                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps              363340                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   6580                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               63                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           63                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                   15298                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads              47726                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              1158                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             399                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            242                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                   234666                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                78                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                  240943                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued              69                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          3768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         9757                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        65051                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       3.703909                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      2.842345                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             10211     15.70%     15.70% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1             11348     17.44%     33.14% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              3839      5.90%     39.04% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3             11259     17.31%     56.35% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              3306      5.08%     61.43% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              1505      2.31%     63.75% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              4596      7.07%     70.81% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             12081     18.57%     89.38% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8              6906     10.62%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         65051                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  9335     57.45%     57.45% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                 5299     32.61%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     90.06% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                 1583      9.74%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                  32      0.20%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu              160376     66.56%     66.56% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              24580     10.20%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.76% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead              55065     22.85%     99.62% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               922      0.38%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total               240943                       # Type of FU issued
system.cpu13.iq.rate                         3.594662                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     16249                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.067439                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           563255                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes          238526                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses       232644                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses               257192                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads          947                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          427                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked         7434                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  240                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  3613                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 616                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts            234747                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts              49                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts               47726                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               1158                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               48                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   57                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 257                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          151                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                226                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts              240577                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts               54905                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             366                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                      55779                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                  35014                       # Number of branches executed
system.cpu13.iew.exec_stores                      874                       # Number of stores executed
system.cpu13.iew.exec_rate                   3.589202                       # Inst execution rate
system.cpu13.iew.wb_sent                       232695                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                      232644                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                  184321                       # num instructions producing a value
system.cpu13.iew.wb_consumers                  299185                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     3.470848                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.616077                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          3681                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             218                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        64520                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     3.579913                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.388823                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        15632     24.23%     24.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1        17150     26.58%     50.81% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         2045      3.17%     53.98% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          866      1.34%     55.32% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4          202      0.31%     55.63% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         6504     10.08%     65.71% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          244      0.38%     66.09% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7         2670      4.14%     70.23% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        19207     29.77%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        64520                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts             230378                       # Number of instructions committed
system.cpu13.commit.committedOps               230976                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                        47510                       # Number of memory references committed
system.cpu13.commit.loads                       46779                       # Number of loads committed
system.cpu13.commit.membars                        23                       # Number of memory barriers committed
system.cpu13.commit.branches                    34740                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                  196319                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 53                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         158887     68.79%     68.79% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult         24579     10.64%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.43% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead         46779     20.25%     99.68% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          731      0.32%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total          230976                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               19207                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                     279801                       # The number of ROB reads
system.cpu13.rob.rob_writes                    469948                       # The number of ROB writes
system.cpu13.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1977                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                     232583                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                    230378                       # Number of Instructions Simulated
system.cpu13.committedOps                      230976                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.290948                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.290948                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             3.437041                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       3.437041                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                 364599                       # number of integer regfile reads
system.cpu13.int_regfile_writes                157401                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                  862881                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                 208183                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                 55147                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                  129                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             343                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          80.508368                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             45745                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             899                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           50.884316                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    80.508368                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.078621                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.078621                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           97261                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          97261                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data        45314                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         45314                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          426                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          426                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data        45740                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          45740                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data        45742                       # number of overall hits
system.cpu13.dcache.overall_hits::total         45742                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         2087                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         2087                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          272                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            4                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           28                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           19                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         2359                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         2359                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         2363                       # number of overall misses
system.cpu13.dcache.overall_misses::total         2363                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data     56732498                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total     56732498                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      6872500                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      6872500                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       175338                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       175338                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        13000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data       196500                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       196500                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data     63604998                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total     63604998                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data     63604998                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total     63604998                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data        47401                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        47401                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          698                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          698                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data        48099                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        48099                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data        48105                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        48105                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.044029                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.044029                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.389685                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.389685                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.903226                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.903226                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.049045                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.049045                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.049122                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.049122                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 27183.755630                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 27183.755630                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 25266.544118                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 25266.544118                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data  6262.071429                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total  6262.071429                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data   684.210526                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total   684.210526                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 26962.695210                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 26962.695210                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 26917.053745                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 26917.053745                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs        10998                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          216                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             509                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    21.607073                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          216                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          125                       # number of writebacks
system.cpu13.dcache.writebacks::total             125                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data         1314                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total         1314                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          140                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1454                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1454                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1454                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1454                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          773                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          132                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            3                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           28                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           19                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          905                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          908                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          908                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     26629501                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     26629501                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      2707000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      2707000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       120662                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       120662                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data       172500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       172500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     29336501                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     29336501                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     29353001                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     29353001                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.016308                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.016308                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.189112                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.189112                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.903226                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.903226                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.018815                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.018815                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.018875                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.018875                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 34449.548512                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 34449.548512                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 20507.575758                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 20507.575758                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         5500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data  4309.357143                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4309.357143                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data   447.368421                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total   447.368421                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 32416.023204                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 32416.023204                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 32327.093612                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 32327.093612                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse          10.879090                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             17503                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          307.070175                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    10.879090                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.021248                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.021248                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           35207                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          35207                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst        17503                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         17503                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst        17503                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          17503                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst        17503                       # number of overall hits
system.cpu13.icache.overall_hits::total         17503                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           72                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           72                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           72                       # number of overall misses
system.cpu13.icache.overall_misses::total           72                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      2827456                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      2827456                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      2827456                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      2827456                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      2827456                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      2827456                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst        17575                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        17575                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst        17575                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        17575                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst        17575                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        17575                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.004097                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.004097                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.004097                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.004097                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.004097                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.004097                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 39270.222222                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 39270.222222                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 39270.222222                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 39270.222222                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 39270.222222                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 39270.222222                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           15                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           15                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           15                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           57                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           57                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      1783539                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      1783539                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      1783539                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      1783539                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      1783539                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      1783539                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.003243                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.003243                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.003243                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.003243                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.003243                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.003243                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 31290.157895                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 31290.157895                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 31290.157895                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 31290.157895                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 31290.157895                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 31290.157895                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 34130                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           33750                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             246                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              27892                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 21205                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           76.025384                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   112                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          66482                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            18471                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       231334                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     34130                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            21317                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       45762                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   535                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                   17554                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples            64508                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            3.610296                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.815672                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  33230     51.51%     51.51% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    428      0.66%     52.18% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    217      0.34%     52.51% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    313      0.49%     53.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                    426      0.66%     53.66% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    283      0.44%     54.10% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    305      0.47%     54.57% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   8305     12.87%     67.44% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  21001     32.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total              64508                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.513372                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      3.479649                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  17369                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               16732                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   27292                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                2877                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  237                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                177                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               230860                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  237                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  18583                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  7220                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         2644                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   28762                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                7061                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               229344                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                 4922                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1152                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands            357256                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             1124796                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         351031                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps              350759                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   6494                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               62                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           61                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                   14931                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              46878                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              1124                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             387                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            220                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   227884                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                77                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  234168                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued              72                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          3742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         9597                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples        64508                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       3.630061                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.844064                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             10578     16.40%     16.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1             11532     17.88%     34.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              3908      6.06%     40.33% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3             10928     16.94%     57.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              3485      5.40%     62.68% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              1430      2.22%     64.89% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              4419      6.85%     71.74% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             11392     17.66%     89.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              6836     10.60%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total         64508                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  8763     56.43%     56.43% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                 5168     33.28%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     89.70% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 1568     10.10%     99.80% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                  31      0.20%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              154501     65.98%     65.98% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              24580     10.50%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.48% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              54190     23.14%     99.62% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               897      0.38%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               234168                       # Type of FU issued
system.cpu14.iq.rate                         3.522277                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     15530                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.066320                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           548446                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          231717                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       225888                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               249698                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          959                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          415                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked         7415                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  237                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  3517                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 620                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            227964                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              51                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               46878                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts               1124                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               48                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   75                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 249                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          148                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           77                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                225                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              233797                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               54022                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             371                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                      54877                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  33339                       # Number of branches executed
system.cpu14.iew.exec_stores                      855                       # Number of stores executed
system.cpu14.iew.exec_rate                   3.516696                       # Inst execution rate
system.cpu14.iew.wb_sent                       225940                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      225888                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                  179160                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  288971                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     3.397732                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.619993                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          3662                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             216                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        63986                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     3.504188                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.383224                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        16260     25.41%     25.41% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1        16858     26.35%     51.76% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         2029      3.17%     54.93% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3          851      1.33%     56.26% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4          202      0.32%     56.57% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         6430     10.05%     66.62% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          266      0.42%     67.04% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         2524      3.94%     70.98% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        18566     29.02%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        63986                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             223655                       # Number of instructions committed
system.cpu14.commit.committedOps               224219                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        46628                       # Number of memory references committed
system.cpu14.commit.loads                       45919                       # Number of loads committed
system.cpu14.commit.membars                        22                       # Number of memory barriers committed
system.cpu14.commit.branches                    33064                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  191232                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 49                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         153012     68.24%     68.24% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult         24579     10.96%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.20% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         45919     20.48%     99.68% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          709      0.32%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          224219                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               18566                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     273145                       # The number of ROB reads
system.cpu14.rob.rob_writes                    456375                       # The number of ROB writes
system.cpu14.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1974                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     233129                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    223655                       # Number of Instructions Simulated
system.cpu14.committedOps                      224219                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.297252                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.297252                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             3.364144                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       3.364144                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 355334                       # number of integer regfile reads
system.cpu14.int_regfile_writes                154824                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                  839970                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                 198181                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                 54290                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  132                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             342                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          80.327771                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             44803                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             897                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           49.947603                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    80.327771                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.078445                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.078445                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           95465                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          95465                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        44395                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         44395                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          403                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          403                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.demand_hits::cpu14.data        44798                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          44798                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        44800                       # number of overall hits
system.cpu14.dcache.overall_hits::total         44800                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2141                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2141                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data          272                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            4                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           29                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           12                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         2413                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         2413                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         2417                       # number of overall misses
system.cpu14.dcache.overall_misses::total         2417                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data     57565996                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total     57565996                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      7899750                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      7899750                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       238922                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       238922                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data       130500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       130500                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data     65465746                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total     65465746                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data     65465746                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total     65465746                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        46536                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        46536                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          675                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          675                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        47211                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        47211                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        47217                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        47217                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.046007                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.046007                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.402963                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.402963                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.906250                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.906250                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.051111                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.051111                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.051189                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.051189                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 26887.433909                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 26887.433909                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 29043.198529                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 29043.198529                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data  8238.689655                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total  8238.689655                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         1000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         1000                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 27130.437630                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 27130.437630                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 27085.538271                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 27085.538271                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs        11048                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          103                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             507                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    21.790927                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          103                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          134                       # number of writebacks
system.cpu14.dcache.writebacks::total             134                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1370                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1370                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          140                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1510                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1510                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1510                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1510                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data          771                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          132                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            3                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           29                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           12                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data          903                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total          903                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data          906                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     26849502                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     26849502                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      2974000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      2974000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       182578                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       182578                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data       117000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total       117000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     29823502                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     29823502                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     29840002                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     29840002                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.016568                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.016568                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.195556                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.195556                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.906250                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.906250                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.019127                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.019127                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.019188                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.019188                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 34824.256809                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 34824.256809                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 22530.303030                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 22530.303030                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         5500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  6295.793103                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6295.793103                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data          625                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total          625                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 33027.133998                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 33027.133998                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 32935.984547                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 32935.984547                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse          10.775729                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             17481                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs          306.684211                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    10.775729                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.021046                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.021046                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           35165                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          35165                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        17481                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         17481                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        17481                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          17481                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        17481                       # number of overall hits
system.cpu14.icache.overall_hits::total         17481                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           73                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           73                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           73                       # number of overall misses
system.cpu14.icache.overall_misses::total           73                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      2741944                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      2741944                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      2741944                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      2741944                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      2741944                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      2741944                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        17554                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        17554                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        17554                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        17554                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        17554                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        17554                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.004159                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.004159                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.004159                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.004159                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.004159                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.004159                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 37560.876712                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 37560.876712                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 37560.876712                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 37560.876712                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 37560.876712                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 37560.876712                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           16                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           16                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           16                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           57                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           57                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           57                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      1785534                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      1785534                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      1785534                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      1785534                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      1785534                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      1785534                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.003247                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.003247                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.003247                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.003247                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.003247                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.003247                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 31325.157895                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 31325.157895                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 31325.157895                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 31325.157895                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 31325.157895                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 31325.157895                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                 35828                       # Number of BP lookups
system.cpu15.branchPred.condPredicted           35442                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             245                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups              28323                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                 22036                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           77.802493                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   115                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          65938                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            18497                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                       238067                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                     35828                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches            22151                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       45205                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   533                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                   17560                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            63976                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            3.745748                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.826990                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  31877     49.83%     49.83% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    414      0.65%     50.47% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    223      0.35%     50.82% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    307      0.48%     51.30% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                    436      0.68%     51.98% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    259      0.40%     52.39% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    281      0.44%     52.83% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                   8300     12.97%     65.80% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                  21879     34.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              63976                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.543359                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      3.610467                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                  17371                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               15350                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                   28044                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                2973                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  237                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                179                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts               237621                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  237                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                  18624                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  6943                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         1447                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                   29563                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                7161                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts               236102                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                 4761                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                 1393                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.RenamedOperands            370023                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             1157786                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups         360355                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps              363532                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   6476                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                   15303                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads              47706                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              1103                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             387                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            222                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                   234667                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                51                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                  240846                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued              72                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          3716                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         9493                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        63976                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       3.764630                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      2.828924                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              9334     14.59%     14.59% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1             11243     17.57%     32.16% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              3713      5.80%     37.97% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3             11232     17.56%     55.52% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              3281      5.13%     60.65% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5              1485      2.32%     62.97% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              4710      7.36%     70.34% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             12152     18.99%     89.33% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8              6826     10.67%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         63976                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  9332     57.59%     57.59% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                 5293     32.66%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     90.25% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                 1549      9.56%     99.81% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                  31      0.19%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu              160468     66.63%     66.63% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              24580     10.21%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.83% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead              54930     22.81%     99.64% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               868      0.36%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total               240846                       # Type of FU issued
system.cpu15.iq.rate                         3.652613                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     16205                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.067284                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           561945                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes          238448                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses       232675                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses               257051                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          945                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          416                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked         7327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  237                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  3403                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                 616                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts            234721                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts              43                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts               47706                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               1103                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               21                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   62                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                 257                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          148                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                224                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts              240493                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts               54775                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             353                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                      55597                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                  35043                       # Number of branches executed
system.cpu15.iew.exec_stores                      822                       # Number of stores executed
system.cpu15.iew.exec_rate                   3.647260                       # Inst execution rate
system.cpu15.iew.wb_sent                       232724                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                      232675                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                  184494                       # num instructions producing a value
system.cpu15.iew.wb_consumers                  299495                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     3.528694                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.616017                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          3646                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             216                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        63457                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     3.640292                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.395747                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        14942     23.55%     23.55% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1        16855     26.56%     50.11% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1949      3.07%     53.18% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          839      1.32%     54.50% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          189      0.30%     54.80% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         6414     10.11%     64.91% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          265      0.42%     65.32% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7         2716      4.28%     69.60% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        19288     30.40%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        63457                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts             230433                       # Number of instructions committed
system.cpu15.commit.committedOps               231002                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                        47448                       # Number of memory references committed
system.cpu15.commit.loads                       46761                       # Number of loads committed
system.cpu15.commit.membars                        22                       # Number of memory barriers committed
system.cpu15.commit.branches                    34763                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                  196317                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 50                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         158975     68.82%     68.82% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult         24579     10.64%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.46% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead         46761     20.24%     99.70% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          687      0.30%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total          231002                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               19288                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                     278661                       # The number of ROB reads
system.cpu15.rob.rob_writes                    469897                       # The number of ROB writes
system.cpu15.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1962                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     233673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                    230433                       # Number of Instructions Simulated
system.cpu15.committedOps                      231002                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.286148                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.286148                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             3.494692                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       3.494692                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                 364584                       # number of integer regfile reads
system.cpu15.int_regfile_writes                157350                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                  862497                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                 208451                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                 55057                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   19                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             341                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          81.162420                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             45677                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             896                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           50.978795                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    81.162420                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.079260                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.079260                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           97101                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          97101                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data        45264                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         45264                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          408                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          408                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.demand_hits::cpu15.data        45672                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          45672                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data        45674                       # number of overall hits
system.cpu15.dcache.overall_hits::total         45674                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         2140                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2140                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          272                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            4                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            4                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            3                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         2412                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         2412                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         2416                       # number of overall misses
system.cpu15.dcache.overall_misses::total         2416                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     56928244                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     56928244                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      8251250                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      8251250                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        24995                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        24995                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        14500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        14500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data     65179494                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total     65179494                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data     65179494                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total     65179494                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data        47404                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        47404                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          680                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          680                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data        48084                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        48084                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data        48090                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        48090                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.045144                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.045144                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.400000                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.400000                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.050162                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.050162                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.050239                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.050239                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 26601.983178                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 26601.983178                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 30335.477941                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 30335.477941                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data  6248.750000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total  6248.750000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  4833.333333                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  4833.333333                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 27023.007463                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 27023.007463                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 26978.267384                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 26978.267384                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs        10523                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          285                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             505                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    20.837624                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          285                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          138                       # number of writebacks
system.cpu15.dcache.writebacks::total             138                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data         1371                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total         1371                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          140                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1511                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1511                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1511                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1511                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          769                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          769                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          132                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            3                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            4                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          901                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          901                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          904                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          904                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     25818503                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     25818503                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data      3086000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total      3086000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        18005                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        18005                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        10000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     28904503                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     28904503                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     28921003                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     28921003                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.016222                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.016222                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.194118                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.194118                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.018738                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.018738                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.018798                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.018798                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 33574.126138                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 33574.126138                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 23378.787879                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 23378.787879                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         5500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data  4501.250000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4501.250000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  3333.333333                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  3333.333333                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 32080.469478                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 32080.469478                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 31992.259956                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 31992.259956                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse          10.664155                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             17487                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs          317.945455                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    10.664155                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.020828                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.020828                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           35175                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          35175                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst        17487                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         17487                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst        17487                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          17487                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst        17487                       # number of overall hits
system.cpu15.icache.overall_hits::total         17487                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           73                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           73                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           73                       # number of overall misses
system.cpu15.icache.overall_misses::total           73                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      2715195                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      2715195                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      2715195                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      2715195                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      2715195                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      2715195                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst        17560                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        17560                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst        17560                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        17560                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst        17560                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        17560                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.004157                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.004157                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.004157                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.004157                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.004157                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.004157                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 37194.452055                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 37194.452055                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 37194.452055                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 37194.452055                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 37194.452055                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 37194.452055                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           18                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           18                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           18                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           55                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           55                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           55                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      1776533                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      1776533                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      1776533                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      1776533                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      1776533                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      1776533                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.003132                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.003132                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.003132                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.003132                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.003132                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.003132                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 32300.600000                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 32300.600000                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 32300.600000                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 32300.600000                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 32300.600000                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 32300.600000                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.branchPred.lookups                 32719                       # Number of BP lookups
system.cpu16.branchPred.condPredicted           32347                       # Number of conditional branches predicted
system.cpu16.branchPred.condIncorrect             246                       # Number of conditional branches incorrect
system.cpu16.branchPred.BTBLookups              26314                       # Number of BTB lookups
system.cpu16.branchPred.BTBHits                 20491                       # Number of BTB hits
system.cpu16.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu16.branchPred.BTBHitPct           77.871095                       # BTB Hit Percentage
system.cpu16.branchPred.usedRAS                   107                       # Number of times the RAS was used to get a target.
system.cpu16.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu16.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.numCycles                          64944                       # number of cpu cycles simulated
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.fetch.icacheStallCycles            18490                       # Number of cycles fetch is stalled on an Icache miss
system.cpu16.fetch.Insts                       225662                       # Number of instructions fetch has processed
system.cpu16.fetch.Branches                     32719                       # Number of branches that fetch encountered
system.cpu16.fetch.predictedBranches            20598                       # Number of branches that fetch has predicted taken
system.cpu16.fetch.Cycles                       44245                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu16.fetch.SquashCycles                   533                       # Number of cycles fetch has spent squashing
system.cpu16.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu16.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu16.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu16.fetch.CacheLines                   17543                       # Number of cache lines fetched
system.cpu16.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu16.fetch.rateDist::samples            63009                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::mean            3.605533                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::stdev           3.812424                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::0                  32483     51.55%     51.55% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::1                    389      0.62%     52.17% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::2                    220      0.35%     52.52% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::3                    314      0.50%     53.02% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::4                    433      0.69%     53.71% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::5                    274      0.43%     54.14% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::6                    293      0.47%     54.60% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::7                   8274     13.13%     67.74% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::8                  20329     32.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.rateDist::total              63009                       # Number of instructions fetched each cycle (Total)
system.cpu16.fetch.branchRate                0.503803                       # Number of branch fetches per cycle
system.cpu16.fetch.rate                      3.474717                       # Number of inst fetches per cycle
system.cpu16.decode.IdleCycles                  17315                       # Number of cycles decode is idle
system.cpu16.decode.BlockedCycles               16003                       # Number of cycles decode is blocked
system.cpu16.decode.RunCycles                   26643                       # Number of cycles decode is running
system.cpu16.decode.UnblockCycles                2811                       # Number of cycles decode is unblocking
system.cpu16.decode.SquashCycles                  236                       # Number of cycles decode is squashing
system.cpu16.decode.BranchResolved                173                       # Number of times decode resolved a branch
system.cpu16.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu16.decode.DecodedInsts               225201                       # Number of instructions handled by decode
system.cpu16.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu16.rename.SquashCycles                  236                       # Number of cycles rename is squashing
system.cpu16.rename.IdleCycles                  18480                       # Number of cycles rename is idle
system.cpu16.rename.BlockCycles                  7493                       # Number of cycles rename is blocking
system.cpu16.rename.serializeStallCycles         1718                       # count of cycles rename stalled for serializing inst
system.cpu16.rename.RunCycles                   28077                       # Number of cycles rename is running
system.cpu16.rename.UnblockCycles                7004                       # Number of cycles rename is unblocking
system.cpu16.rename.RenamedInsts               223697                       # Number of instructions processed by rename
system.cpu16.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu16.rename.IQFullEvents                 4898                       # Number of times rename has blocked due to IQ full
system.cpu16.rename.LQFullEvents                 1187                       # Number of times rename has blocked due to LQ full
system.cpu16.rename.RenamedOperands            346770                       # Number of destination operands rename has renamed
system.cpu16.rename.RenameLookups             1097319                       # Number of register rename lookups that rename has made
system.cpu16.rename.int_rename_lookups         343321                       # Number of integer rename lookups
system.cpu16.rename.CommittedMaps              340326                       # Number of HB maps that are committed
system.cpu16.rename.UndoneMaps                   6429                       # Number of HB maps that are undone due to squashing
system.cpu16.rename.serializingInsts               49                       # count of serializing insts renamed
system.cpu16.rename.tempSerializingInsts           48                       # count of temporary serializing insts renamed
system.cpu16.rename.skidInsts                   14637                       # count of insts added to the skid buffer
system.cpu16.memDep0.insertedLoads              46157                       # Number of loads inserted to the mem dependence unit.
system.cpu16.memDep0.insertedStores              1095                       # Number of stores inserted to the mem dependence unit.
system.cpu16.memDep0.conflictingLoads             375                       # Number of conflicting loads.
system.cpu16.memDep0.conflictingStores            208                       # Number of conflicting stores.
system.cpu16.iq.iqInstsAdded                   222249                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu16.iq.iqNonSpecInstsAdded                63                       # Number of non-speculative instructions added to the IQ
system.cpu16.iq.iqInstsIssued                  228512                       # Number of instructions issued
system.cpu16.iq.iqSquashedInstsIssued              65                       # Number of squashed instructions issued
system.cpu16.iq.iqSquashedInstsExamined          3700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu16.iq.iqSquashedOperandsExamined         9337                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu16.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu16.iq.issued_per_cycle::samples        63009                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::mean       3.626657                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::stdev      2.828841                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::0              9984     15.85%     15.85% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::1             11393     18.08%     33.93% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::2              4013      6.37%     40.30% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::3             10783     17.11%     57.41% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::4              3564      5.66%     63.07% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::5              1462      2.32%     65.39% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::6              4285      6.80%     72.19% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::7             10732     17.03%     89.22% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::8              6793     10.78%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu16.iq.issued_per_cycle::total         63009                       # Number of insts issued each cycle
system.cpu16.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntAlu                  8106     55.08%     55.08% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntMult                 5018     34.10%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::IntDiv                     0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatAdd                   0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCmp                   0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatCvt                   0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatMult                  0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatDiv                   0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::FloatSqrt                  0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAdd                    0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAddAcc                 0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdAlu                    0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCmp                    0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdCvt                    0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMisc                   0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMult                   0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdMultAcc                0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShift                  0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdShiftAcc               0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdSqrt                   0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAdd               0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatAlu               0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCmp               0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatCvt               0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatDiv               0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMisc              0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMult              0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::SimdFloatSqrt              0      0.00%     89.18% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemRead                 1562     10.61%     99.80% # attempts to use FU when none available
system.cpu16.iq.fu_full::MemWrite                  30      0.20%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu16.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IntAlu              149645     65.49%     65.49% # Type of FU issued
system.cpu16.iq.FU_type_0::IntMult              24580     10.76%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::IntDiv                   0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatAdd                 0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCmp                 0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatCvt                 0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatMult                0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatDiv                 0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::FloatSqrt                0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAdd                  0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAddAcc               0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdAlu                  0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCmp                  0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdCvt                  0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMisc                 0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMult                 0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdMultAcc              0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShift                0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdSqrt                 0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMult            0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.24% # Type of FU issued
system.cpu16.iq.FU_type_0::MemRead              53422     23.38%     99.62% # Type of FU issued
system.cpu16.iq.FU_type_0::MemWrite               865      0.38%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu16.iq.FU_type_0::total               228512                       # Type of FU issued
system.cpu16.iq.rate                         3.518601                       # Inst issue rate
system.cpu16.iq.fu_busy_cnt                     14716                       # FU busy when requested
system.cpu16.iq.fu_busy_rate                 0.064399                       # FU busy rate (busy events/executed inst)
system.cpu16.iq.int_inst_queue_reads           534814                       # Number of integer instruction queue reads
system.cpu16.iq.int_inst_queue_writes          226024                       # Number of integer instruction queue writes
system.cpu16.iq.int_inst_queue_wakeup_accesses       220302                       # Number of integer instruction queue wakeup accesses
system.cpu16.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu16.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu16.iq.int_alu_accesses               243228                       # Number of integer alu accesses
system.cpu16.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu16.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu16.iew.lsq.thread0.squashedLoads          950                       # Number of loads squashed
system.cpu16.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu16.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu16.iew.lsq.thread0.squashedStores          411                       # Number of stores squashed
system.cpu16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu16.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu16.iew.lsq.thread0.cacheBlocked         7366                       # Number of times an access to memory failed due to the cache being blocked
system.cpu16.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu16.iew.iewSquashCycles                  236                       # Number of cycles IEW is squashing
system.cpu16.iew.iewBlockCycles                  3830                       # Number of cycles IEW is blocking
system.cpu16.iew.iewUnblockCycles                 610                       # Number of cycles IEW is unblocking
system.cpu16.iew.iewDispatchedInsts            222315                       # Number of instructions dispatched to IQ
system.cpu16.iew.iewDispSquashedInsts              50                       # Number of squashed instructions skipped by dispatch
system.cpu16.iew.iewDispLoadInsts               46157                       # Number of dispatched load instructions
system.cpu16.iew.iewDispStoreInsts               1095                       # Number of dispatched store instructions
system.cpu16.iew.iewDispNonSpecInsts               35                       # Number of dispatched non-speculative instructions
system.cpu16.iew.iewIQFullEvents                   62                       # Number of times the IQ has become full, causing a stall
system.cpu16.iew.iewLSQFullEvents                 231                       # Number of times the LSQ has become full, causing a stall
system.cpu16.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu16.iew.predictedTakenIncorrect          147                       # Number of branches that were predicted taken incorrectly
system.cpu16.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu16.iew.branchMispredicts                225                       # Number of branch mispredicts detected at execute
system.cpu16.iew.iewExecutedInsts              228157                       # Number of executed instructions
system.cpu16.iew.iewExecLoadInsts               53258                       # Number of load instructions executed
system.cpu16.iew.iewExecSquashedInsts             355                       # Number of squashed instructions skipped in execute
system.cpu16.iew.exec_swp                           0                       # number of swp insts executed
system.cpu16.iew.exec_nop                           3                       # number of nop insts executed
system.cpu16.iew.exec_refs                      54083                       # number of memory reference insts executed
system.cpu16.iew.exec_branches                  31957                       # Number of branches executed
system.cpu16.iew.exec_stores                      825                       # Number of stores executed
system.cpu16.iew.exec_rate                   3.513134                       # Inst execution rate
system.cpu16.iew.wb_sent                       220355                       # cumulative count of insts sent to commit
system.cpu16.iew.wb_count                      220302                       # cumulative count of insts written-back
system.cpu16.iew.wb_producers                  174890                       # num instructions producing a value
system.cpu16.iew.wb_consumers                  280595                       # num instructions consuming a value
system.cpu16.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu16.iew.wb_rate                     3.392184                       # insts written-back per cycle
system.cpu16.iew.wb_fanout                   0.623283                       # average fanout of values written-back
system.cpu16.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu16.commit.commitSquashedInsts          3638                       # The number of squashed insts skipped by commit
system.cpu16.commit.commitNonSpecStalls            51                       # The number of times commit has been forced to stall to communicate backwards
system.cpu16.commit.branchMispredicts             216                       # The number of times a branch was mispredicted
system.cpu16.commit.committed_per_cycle::samples        62491                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::mean     3.498296                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::stdev     3.369311                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::0        15570     24.92%     24.92% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::1        16748     26.80%     51.72% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::2         1993      3.19%     54.91% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::3          869      1.39%     56.30% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::4          220      0.35%     56.65% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::5         6478     10.37%     67.01% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::6          237      0.38%     67.39% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::7         2429      3.89%     71.28% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::8        17947     28.72%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu16.commit.committed_per_cycle::total        62491                       # Number of insts commited each cycle
system.cpu16.commit.committedInsts             218072                       # Number of instructions committed
system.cpu16.commit.committedOps               218612                       # Number of ops (including micro ops) committed
system.cpu16.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu16.commit.refs                        45891                       # Number of memory references committed
system.cpu16.commit.loads                       45207                       # Number of loads committed
system.cpu16.commit.membars                        21                       # Number of memory barriers committed
system.cpu16.commit.branches                    31672                       # Number of branches committed
system.cpu16.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu16.commit.int_insts                  187013                       # Number of committed integer instructions.
system.cpu16.commit.function_calls                 47                       # Number of function calls committed.
system.cpu16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IntAlu         148142     67.76%     67.76% # Class of committed instruction
system.cpu16.commit.op_class_0::IntMult         24579     11.24%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::IntDiv              0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatAdd            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCmp            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatCvt            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatMult            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatDiv            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::FloatSqrt            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAdd             0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAddAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdAlu             0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCmp             0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdCvt             0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMisc            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMult            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdMultAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShift            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdShiftAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdSqrt            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAdd            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatAlu            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCmp            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatCvt            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatDiv            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMisc            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMult            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.01% # Class of committed instruction
system.cpu16.commit.op_class_0::MemRead         45207     20.68%     99.69% # Class of committed instruction
system.cpu16.commit.op_class_0::MemWrite          684      0.31%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu16.commit.op_class_0::total          218612                       # Class of committed instruction
system.cpu16.commit.bw_lim_events               17947                       # number cycles where commit BW limit reached
system.cpu16.rob.rob_reads                     266651                       # The number of ROB reads
system.cpu16.rob.rob_writes                    445092                       # The number of ROB writes
system.cpu16.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu16.idleCycles                          1935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu16.quiesceCycles                     234667                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu16.committedInsts                    218072                       # Number of Instructions Simulated
system.cpu16.committedOps                      218612                       # Number of Ops (including micro ops) Simulated
system.cpu16.cpi                             0.297810                       # CPI: Cycles Per Instruction
system.cpu16.cpi_total                       0.297810                       # CPI: Total CPI of All Threads
system.cpu16.ipc                             3.357847                       # IPC: Instructions Per Cycle
system.cpu16.ipc_total                       3.357847                       # IPC: Total IPC of All Threads
system.cpu16.int_regfile_reads                 347629                       # number of integer regfile reads
system.cpu16.int_regfile_writes                152680                       # number of integer regfile writes
system.cpu16.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu16.cc_regfile_reads                  820887                       # number of cc regfile reads
system.cpu16.cc_regfile_writes                 189949                       # number of cc regfile writes
system.cpu16.misc_regfile_reads                 53498                       # number of misc regfile reads
system.cpu16.misc_regfile_writes                   80                       # number of misc regfile writes
system.cpu16.dcache.tags.replacements             349                       # number of replacements
system.cpu16.dcache.tags.tagsinuse          80.074060                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs             44014                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs             904                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           48.688053                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::cpu16.data    80.074060                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::cpu16.data     0.078197                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.078197                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses           94009                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses          94009                       # Number of data accesses
system.cpu16.dcache.ReadReq_hits::cpu16.data        43619                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total         43619                       # number of ReadReq hits
system.cpu16.dcache.WriteReq_hits::cpu16.data          390                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total          390                       # number of WriteReq hits
system.cpu16.dcache.SoftPFReq_hits::cpu16.data            2                       # number of SoftPFReq hits
system.cpu16.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu16.dcache.demand_hits::cpu16.data        44009                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total          44009                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::cpu16.data        44011                       # number of overall hits
system.cpu16.dcache.overall_hits::total         44011                       # number of overall hits
system.cpu16.dcache.ReadReq_misses::cpu16.data         2215                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total         2215                       # number of ReadReq misses
system.cpu16.dcache.WriteReq_misses::cpu16.data          272                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu16.dcache.SoftPFReq_misses::cpu16.data            4                       # number of SoftPFReq misses
system.cpu16.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu16.dcache.LoadLockedReq_misses::cpu16.data           20                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu16.dcache.StoreCondReq_misses::cpu16.data           12                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu16.dcache.demand_misses::cpu16.data         2487                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total         2487                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::cpu16.data         2491                       # number of overall misses
system.cpu16.dcache.overall_misses::total         2491                       # number of overall misses
system.cpu16.dcache.ReadReq_miss_latency::cpu16.data     59773227                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total     59773227                       # number of ReadReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::cpu16.data      7396741                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total      7396741                       # number of WriteReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::cpu16.data       197364                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total       197364                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::cpu16.data        12000                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::cpu16.data        91000                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total        91000                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.demand_miss_latency::cpu16.data     67169968                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total     67169968                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::cpu16.data     67169968                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total     67169968                       # number of overall miss cycles
system.cpu16.dcache.ReadReq_accesses::cpu16.data        45834                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total        45834                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::cpu16.data          662                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total          662                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::cpu16.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::cpu16.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::cpu16.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.demand_accesses::cpu16.data        46496                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total        46496                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::cpu16.data        46502                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total        46502                       # number of overall (read+write) accesses
system.cpu16.dcache.ReadReq_miss_rate::cpu16.data     0.048327                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.048327                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_miss_rate::cpu16.data     0.410876                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.410876                       # miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::cpu16.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::cpu16.data            1                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::cpu16.data            1                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_miss_rate::cpu16.data     0.053488                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.053488                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::cpu16.data     0.053568                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.053568                       # miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::cpu16.data 26985.655530                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 26985.655530                       # average ReadReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::cpu16.data 27193.900735                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 27193.900735                       # average WriteReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::cpu16.data  9868.200000                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total  9868.200000                       # average LoadLockedReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::cpu16.data         1000                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total         1000                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::cpu16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.demand_avg_miss_latency::cpu16.data 27008.431041                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 27008.431041                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::cpu16.data 26965.061421                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 26965.061421                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs        11042                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets          220                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs             507                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    21.779093                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          110                       # average number of cycles each access was blocked
system.cpu16.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu16.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu16.dcache.writebacks::writebacks          146                       # number of writebacks
system.cpu16.dcache.writebacks::total             146                       # number of writebacks
system.cpu16.dcache.ReadReq_mshr_hits::cpu16.data         1437                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total         1437                       # number of ReadReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::cpu16.data          140                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu16.dcache.demand_mshr_hits::cpu16.data         1577                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total         1577                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::cpu16.data         1577                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total         1577                       # number of overall MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::cpu16.data          778                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total          778                       # number of ReadReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::cpu16.data          132                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu16.dcache.SoftPFReq_mshr_misses::cpu16.data            3                       # number of SoftPFReq MSHR misses
system.cpu16.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::cpu16.data           20                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::cpu16.data           12                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.demand_mshr_misses::cpu16.data          910                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total          910                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::cpu16.data          913                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total          913                       # number of overall MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::cpu16.data     26851004                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total     26851004                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::cpu16.data      2867753                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total      2867753                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.SoftPFReq_mshr_miss_latency::cpu16.data        17000                       # number of SoftPFReq MSHR miss cycles
system.cpu16.dcache.SoftPFReq_mshr_miss_latency::total        17000                       # number of SoftPFReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::cpu16.data       153636                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total       153636                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::cpu16.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::cpu16.data        77500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total        77500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::cpu16.data     29718757                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total     29718757                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::cpu16.data     29735757                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total     29735757                       # number of overall MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::cpu16.data     0.016974                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.016974                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::cpu16.data     0.199396                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.199396                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_mshr_miss_rate::cpu16.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::cpu16.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.demand_mshr_miss_rate::cpu16.data     0.019572                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.019572                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::cpu16.data     0.019634                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.019634                       # mshr miss rate for overall accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::cpu16.data 34512.858612                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 34512.858612                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::cpu16.data 21725.401515                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 21725.401515                       # average WriteReq mshr miss latency
system.cpu16.dcache.SoftPFReq_avg_mshr_miss_latency::cpu16.data  5666.666667                       # average SoftPFReq mshr miss latency
system.cpu16.dcache.SoftPFReq_avg_mshr_miss_latency::total  5666.666667                       # average SoftPFReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu16.data  7681.800000                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7681.800000                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::cpu16.data          625                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total          625                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::cpu16.data 32657.974725                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 32657.974725                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::cpu16.data 32569.284775                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 32569.284775                       # average overall mshr miss latency
system.cpu16.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu16.icache.tags.replacements               0                       # number of replacements
system.cpu16.icache.tags.tagsinuse          10.606336                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs             17469                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs          306.473684                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::cpu16.inst    10.606336                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::cpu16.inst     0.020716                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.020716                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses           35143                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses          35143                       # Number of data accesses
system.cpu16.icache.ReadReq_hits::cpu16.inst        17469                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total         17469                       # number of ReadReq hits
system.cpu16.icache.demand_hits::cpu16.inst        17469                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total          17469                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::cpu16.inst        17469                       # number of overall hits
system.cpu16.icache.overall_hits::total         17469                       # number of overall hits
system.cpu16.icache.ReadReq_misses::cpu16.inst           74                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu16.icache.demand_misses::cpu16.inst           74                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::cpu16.inst           74                       # number of overall misses
system.cpu16.icache.overall_misses::total           74                       # number of overall misses
system.cpu16.icache.ReadReq_miss_latency::cpu16.inst      2559939                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total      2559939                       # number of ReadReq miss cycles
system.cpu16.icache.demand_miss_latency::cpu16.inst      2559939                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total      2559939                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::cpu16.inst      2559939                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total      2559939                       # number of overall miss cycles
system.cpu16.icache.ReadReq_accesses::cpu16.inst        17543                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total        17543                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.demand_accesses::cpu16.inst        17543                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total        17543                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::cpu16.inst        17543                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total        17543                       # number of overall (read+write) accesses
system.cpu16.icache.ReadReq_miss_rate::cpu16.inst     0.004218                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.004218                       # miss rate for ReadReq accesses
system.cpu16.icache.demand_miss_rate::cpu16.inst     0.004218                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.004218                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::cpu16.inst     0.004218                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.004218                       # miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_miss_latency::cpu16.inst 34593.770270                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 34593.770270                       # average ReadReq miss latency
system.cpu16.icache.demand_avg_miss_latency::cpu16.inst 34593.770270                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 34593.770270                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::cpu16.inst 34593.770270                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 34593.770270                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.fast_writes                     0                       # number of fast writes performed
system.cpu16.icache.cache_copies                    0                       # number of cache copies performed
system.cpu16.icache.ReadReq_mshr_hits::cpu16.inst           17                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu16.icache.demand_mshr_hits::cpu16.inst           17                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::cpu16.inst           17                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::cpu16.inst           57                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu16.icache.demand_mshr_misses::cpu16.inst           57                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::cpu16.inst           57                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::cpu16.inst      1794541                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      1794541                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::cpu16.inst      1794541                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      1794541                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::cpu16.inst      1794541                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      1794541                       # number of overall MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::cpu16.inst     0.003249                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.003249                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.demand_mshr_miss_rate::cpu16.inst     0.003249                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.003249                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::cpu16.inst     0.003249                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.003249                       # mshr miss rate for overall accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::cpu16.inst 31483.175439                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total 31483.175439                       # average ReadReq mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::cpu16.inst 31483.175439                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total 31483.175439                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::cpu16.inst 31483.175439                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total 31483.175439                       # average overall mshr miss latency
system.cpu16.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu17.branchPred.lookups                 32195                       # Number of BP lookups
system.cpu17.branchPred.condPredicted           31811                       # Number of conditional branches predicted
system.cpu17.branchPred.condIncorrect             246                       # Number of conditional branches incorrect
system.cpu17.branchPred.BTBLookups              25688                       # Number of BTB lookups
system.cpu17.branchPred.BTBHits                 20238                       # Number of BTB hits
system.cpu17.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu17.branchPred.BTBHitPct           78.783868                       # BTB Hit Percentage
system.cpu17.branchPred.usedRAS                   115                       # Number of times the RAS was used to get a target.
system.cpu17.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu17.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.read_hits                          0                       # DTB read hits
system.cpu17.dtb.read_misses                        0                       # DTB read misses
system.cpu17.dtb.write_hits                         0                       # DTB write hits
system.cpu17.dtb.write_misses                       0                       # DTB write misses
system.cpu17.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.read_accesses                      0                       # DTB read accesses
system.cpu17.dtb.write_accesses                     0                       # DTB write accesses
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.hits                               0                       # DTB hits
system.cpu17.dtb.misses                             0                       # DTB misses
system.cpu17.dtb.accesses                           0                       # DTB accesses
system.cpu17.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.walker.walks                       0                       # Table walker walks requested
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.inst_hits                          0                       # ITB inst hits
system.cpu17.itb.inst_misses                        0                       # ITB inst misses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.itb.hits                               0                       # DTB hits
system.cpu17.itb.misses                             0                       # DTB misses
system.cpu17.itb.accesses                           0                       # DTB accesses
system.cpu17.numCycles                          64400                       # number of cpu cycles simulated
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.fetch.icacheStallCycles            18501                       # Number of cycles fetch is stalled on an Icache miss
system.cpu17.fetch.Insts                       223605                       # Number of instructions fetch has processed
system.cpu17.fetch.Branches                     32195                       # Number of branches that fetch encountered
system.cpu17.fetch.predictedBranches            20353                       # Number of branches that fetch has predicted taken
system.cpu17.fetch.Cycles                       43648                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu17.fetch.SquashCycles                   535                       # Number of cycles fetch has spent squashing
system.cpu17.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu17.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu17.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu17.fetch.CacheLines                   17580                       # Number of cache lines fetched
system.cpu17.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu17.fetch.rateDist::samples            62424                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::mean            3.606898                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::stdev           3.810879                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::0                  32155     51.51%     51.51% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::1                    372      0.60%     52.11% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::2                    235      0.38%     52.48% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::3                    313      0.50%     52.98% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::4                    433      0.69%     53.68% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::5                    278      0.45%     54.12% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::6                    293      0.47%     54.59% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::7                   8264     13.24%     67.83% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::8                  20081     32.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.rateDist::total              62424                       # Number of instructions fetched each cycle (Total)
system.cpu17.fetch.branchRate                0.499922                       # Number of branch fetches per cycle
system.cpu17.fetch.rate                      3.472127                       # Number of inst fetches per cycle
system.cpu17.decode.IdleCycles                  17254                       # Number of cycles decode is idle
system.cpu17.decode.BlockedCycles               15734                       # Number of cycles decode is blocked
system.cpu17.decode.RunCycles                   26405                       # Number of cycles decode is running
system.cpu17.decode.UnblockCycles                2792                       # Number of cycles decode is unblocking
system.cpu17.decode.SquashCycles                  238                       # Number of cycles decode is squashing
system.cpu17.decode.BranchResolved                177                       # Number of times decode resolved a branch
system.cpu17.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu17.decode.DecodedInsts               223096                       # Number of instructions handled by decode
system.cpu17.decode.SquashedInsts                 106                       # Number of squashed instructions handled by decode
system.cpu17.rename.SquashCycles                  238                       # Number of cycles rename is squashing
system.cpu17.rename.IdleCycles                  18410                       # Number of cycles rename is idle
system.cpu17.rename.BlockCycles                  7005                       # Number of cycles rename is blocking
system.cpu17.rename.serializeStallCycles         1973                       # count of cycles rename stalled for serializing inst
system.cpu17.rename.RunCycles                   27846                       # Number of cycles rename is running
system.cpu17.rename.UnblockCycles                6951                       # Number of cycles rename is unblocking
system.cpu17.rename.RenamedInsts               221602                       # Number of instructions processed by rename
system.cpu17.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu17.rename.IQFullEvents                 4794                       # Number of times rename has blocked due to IQ full
system.cpu17.rename.LQFullEvents                 1216                       # Number of times rename has blocked due to LQ full
system.cpu17.rename.RenamedOperands            342724                       # Number of destination operands rename has renamed
system.cpu17.rename.RenameLookups             1087069                       # Number of register rename lookups that rename has made
system.cpu17.rename.int_rename_lookups         340409                       # Number of integer rename lookups
system.cpu17.rename.CommittedMaps              336208                       # Number of HB maps that are committed
system.cpu17.rename.UndoneMaps                   6501                       # Number of HB maps that are undone due to squashing
system.cpu17.rename.serializingInsts               57                       # count of serializing insts renamed
system.cpu17.rename.tempSerializingInsts           56                       # count of temporary serializing insts renamed
system.cpu17.rename.skidInsts                   14512                       # count of insts added to the skid buffer
system.cpu17.memDep0.insertedLoads              45901                       # Number of loads inserted to the mem dependence unit.
system.cpu17.memDep0.insertedStores              1108                       # Number of stores inserted to the mem dependence unit.
system.cpu17.memDep0.conflictingLoads             383                       # Number of conflicting loads.
system.cpu17.memDep0.conflictingStores            210                       # Number of conflicting stores.
system.cpu17.iq.iqInstsAdded                   220112                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu17.iq.iqNonSpecInstsAdded                74                       # Number of non-speculative instructions added to the IQ
system.cpu17.iq.iqInstsIssued                  226316                       # Number of instructions issued
system.cpu17.iq.iqSquashedInstsIssued              67                       # Number of squashed instructions issued
system.cpu17.iq.iqSquashedInstsExamined          3719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu17.iq.iqSquashedOperandsExamined         9716                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu17.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu17.iq.issued_per_cycle::samples        62424                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::mean       3.625465                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::stdev      2.823295                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::0              9723     15.58%     15.58% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::1             11429     18.31%     33.88% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::2              3780      6.06%     39.94% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::3             11209     17.96%     57.90% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::4              3311      5.30%     63.20% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::5              1463      2.34%     65.54% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::6              4241      6.79%     72.34% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::7             10449     16.74%     89.08% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::8              6819     10.92%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu17.iq.issued_per_cycle::total         62424                       # Number of insts issued each cycle
system.cpu17.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntAlu                  7775     52.92%     52.92% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntMult                 5323     36.23%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::IntDiv                     0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatAdd                   0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCmp                   0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatCvt                   0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatMult                  0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatDiv                   0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::FloatSqrt                  0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAdd                    0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAddAcc                 0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdAlu                    0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCmp                    0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdCvt                    0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMisc                   0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMult                   0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdMultAcc                0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShift                  0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdShiftAcc               0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdSqrt                   0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAdd               0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatAlu               0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCmp               0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatCvt               0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatDiv               0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMisc              0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMult              0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::SimdFloatSqrt              0      0.00%     89.16% # attempts to use FU when none available
system.cpu17.iq.fu_full::MemRead                 1564     10.65%     99.80% # attempts to use FU when none available
system.cpu17.iq.fu_full::MemWrite                  29      0.20%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu17.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IntAlu              147682     65.25%     65.25% # Type of FU issued
system.cpu17.iq.FU_type_0::IntMult              24580     10.86%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::IntDiv                   0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatAdd                 0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCmp                 0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatCvt                 0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatMult                0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatDiv                 0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::FloatSqrt                0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAdd                  0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAddAcc               0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdAlu                  0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCmp                  0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdCvt                  0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMisc                 0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMult                 0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdMultAcc              0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShift                0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdSqrt                 0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMult            0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.12% # Type of FU issued
system.cpu17.iq.FU_type_0::MemRead              53172     23.49%     99.61% # Type of FU issued
system.cpu17.iq.FU_type_0::MemWrite               882      0.39%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu17.iq.FU_type_0::total               226316                       # Type of FU issued
system.cpu17.iq.rate                         3.514224                       # Inst issue rate
system.cpu17.iq.fu_busy_cnt                     14691                       # FU busy when requested
system.cpu17.iq.fu_busy_rate                 0.064914                       # FU busy rate (busy events/executed inst)
system.cpu17.iq.int_inst_queue_reads           529814                       # Number of integer instruction queue reads
system.cpu17.iq.int_inst_queue_writes          223919                       # Number of integer instruction queue writes
system.cpu17.iq.int_inst_queue_wakeup_accesses       218086                       # Number of integer instruction queue wakeup accesses
system.cpu17.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu17.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu17.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu17.iq.int_alu_accesses               241007                       # Number of integer alu accesses
system.cpu17.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu17.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu17.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu17.iew.lsq.thread0.squashedLoads          949                       # Number of loads squashed
system.cpu17.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu17.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu17.iew.lsq.thread0.squashedStores          400                       # Number of stores squashed
system.cpu17.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu17.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu17.iew.lsq.thread0.rescheduledLoads           25                       # Number of loads that were rescheduled
system.cpu17.iew.lsq.thread0.cacheBlocked         7375                       # Number of times an access to memory failed due to the cache being blocked
system.cpu17.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu17.iew.iewSquashCycles                  238                       # Number of cycles IEW is squashing
system.cpu17.iew.iewBlockCycles                  3493                       # Number of cycles IEW is blocking
system.cpu17.iew.iewUnblockCycles                 630                       # Number of cycles IEW is unblocking
system.cpu17.iew.iewDispatchedInsts            220189                       # Number of instructions dispatched to IQ
system.cpu17.iew.iewDispSquashedInsts              59                       # Number of squashed instructions skipped by dispatch
system.cpu17.iew.iewDispLoadInsts               45901                       # Number of dispatched load instructions
system.cpu17.iew.iewDispStoreInsts               1108                       # Number of dispatched store instructions
system.cpu17.iew.iewDispNonSpecInsts               43                       # Number of dispatched non-speculative instructions
system.cpu17.iew.iewIQFullEvents                   54                       # Number of times the IQ has become full, causing a stall
system.cpu17.iew.iewLSQFullEvents                 270                       # Number of times the LSQ has become full, causing a stall
system.cpu17.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu17.iew.predictedTakenIncorrect          148                       # Number of branches that were predicted taken incorrectly
system.cpu17.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu17.iew.branchMispredicts                226                       # Number of branch mispredicts detected at execute
system.cpu17.iew.iewExecutedInsts              225949                       # Number of executed instructions
system.cpu17.iew.iewExecLoadInsts               53009                       # Number of load instructions executed
system.cpu17.iew.iewExecSquashedInsts             367                       # Number of squashed instructions skipped in execute
system.cpu17.iew.exec_swp                           0                       # number of swp insts executed
system.cpu17.iew.exec_nop                           3                       # number of nop insts executed
system.cpu17.iew.exec_refs                      53850                       # number of memory reference insts executed
system.cpu17.iew.exec_branches                  31392                       # Number of branches executed
system.cpu17.iew.exec_stores                      841                       # Number of stores executed
system.cpu17.iew.exec_rate                   3.508525                       # Inst execution rate
system.cpu17.iew.wb_sent                       218153                       # cumulative count of insts sent to commit
system.cpu17.iew.wb_count                      218086                       # cumulative count of insts written-back
system.cpu17.iew.wb_producers                  173480                       # num instructions producing a value
system.cpu17.iew.wb_consumers                  277485                       # num instructions consuming a value
system.cpu17.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu17.iew.wb_rate                     3.386429                       # insts written-back per cycle
system.cpu17.iew.wb_fanout                   0.625187                       # average fanout of values written-back
system.cpu17.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu17.commit.commitSquashedInsts          3657                       # The number of squashed insts skipped by commit
system.cpu17.commit.commitNonSpecStalls            59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu17.commit.branchMispredicts             217                       # The number of times a branch was mispredicted
system.cpu17.commit.committed_per_cycle::samples        61902                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::mean     3.496931                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::stdev     3.370339                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::0        15438     24.94%     24.94% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::1        16574     26.77%     51.71% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::2         2022      3.27%     54.98% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::3          857      1.38%     56.36% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::4          198      0.32%     56.68% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::5         6390     10.32%     67.01% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::6          235      0.38%     67.39% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::7         2378      3.84%     71.23% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::8        17810     28.77%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu17.commit.committed_per_cycle::total        61902                       # Number of insts commited each cycle
system.cpu17.commit.committedInsts             215898                       # Number of instructions committed
system.cpu17.commit.committedOps               216467                       # Number of ops (including micro ops) committed
system.cpu17.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu17.commit.refs                        45660                       # Number of memory references committed
system.cpu17.commit.loads                       44952                       # Number of loads committed
system.cpu17.commit.membars                        22                       # Number of memory barriers committed
system.cpu17.commit.branches                    31124                       # Number of branches committed
system.cpu17.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu17.commit.int_insts                  185421                       # Number of committed integer instructions.
system.cpu17.commit.function_calls                 50                       # Number of function calls committed.
system.cpu17.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IntAlu         146228     67.55%     67.55% # Class of committed instruction
system.cpu17.commit.op_class_0::IntMult         24579     11.35%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::IntDiv              0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatAdd            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCmp            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatCvt            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatMult            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatDiv            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::FloatSqrt            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAdd             0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAddAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdAlu             0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCmp             0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdCvt             0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMisc            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMult            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdMultAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShift            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdShiftAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdSqrt            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAdd            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatAlu            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCmp            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatCvt            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatDiv            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMisc            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMult            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.91% # Class of committed instruction
system.cpu17.commit.op_class_0::MemRead         44952     20.77%     99.67% # Class of committed instruction
system.cpu17.commit.op_class_0::MemWrite          708      0.33%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu17.commit.op_class_0::total          216467                       # Class of committed instruction
system.cpu17.commit.bw_lim_events               17810                       # number cycles where commit BW limit reached
system.cpu17.rob.rob_reads                     264060                       # The number of ROB reads
system.cpu17.rob.rob_writes                    440844                       # The number of ROB writes
system.cpu17.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu17.idleCycles                          1976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu17.quiesceCycles                     235211                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu17.committedInsts                    215898                       # Number of Instructions Simulated
system.cpu17.committedOps                      216467                       # Number of Ops (including micro ops) Simulated
system.cpu17.cpi                             0.298289                       # CPI: Cycles Per Instruction
system.cpu17.cpi_total                       0.298289                       # CPI: Total CPI of All Threads
system.cpu17.ipc                             3.352453                       # IPC: Instructions Per Cycle
system.cpu17.ipc_total                       3.352453                       # IPC: Total IPC of All Threads
system.cpu17.int_regfile_reads                 344542                       # number of integer regfile reads
system.cpu17.int_regfile_writes                151910                       # number of integer regfile writes
system.cpu17.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu17.cc_regfile_reads                  813552                       # number of cc regfile reads
system.cpu17.cc_regfile_writes                 186497                       # number of cc regfile writes
system.cpu17.misc_regfile_reads                 53280                       # number of misc regfile reads
system.cpu17.misc_regfile_writes                  103                       # number of misc regfile writes
system.cpu17.dcache.tags.replacements             339                       # number of replacements
system.cpu17.dcache.tags.tagsinuse          80.880566                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs             43795                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs             896                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           48.878348                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::cpu17.data    80.880566                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::cpu17.data     0.078985                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.078985                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses           93515                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses          93515                       # Number of data accesses
system.cpu17.dcache.ReadReq_hits::cpu17.data        43382                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total         43382                       # number of ReadReq hits
system.cpu17.dcache.WriteReq_hits::cpu17.data          408                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total          408                       # number of WriteReq hits
system.cpu17.dcache.SoftPFReq_hits::cpu17.data            2                       # number of SoftPFReq hits
system.cpu17.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu17.dcache.LoadLockedReq_hits::cpu17.data            1                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu17.dcache.demand_hits::cpu17.data        43790                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total          43790                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::cpu17.data        43792                       # number of overall hits
system.cpu17.dcache.overall_hits::total         43792                       # number of overall hits
system.cpu17.dcache.ReadReq_misses::cpu17.data         2186                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total         2186                       # number of ReadReq misses
system.cpu17.dcache.WriteReq_misses::cpu17.data          272                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu17.dcache.SoftPFReq_misses::cpu17.data            4                       # number of SoftPFReq misses
system.cpu17.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu17.dcache.LoadLockedReq_misses::cpu17.data           25                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu17.dcache.StoreCondReq_misses::cpu17.data           10                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu17.dcache.demand_misses::cpu17.data         2458                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total         2458                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::cpu17.data         2462                       # number of overall misses
system.cpu17.dcache.overall_misses::total         2462                       # number of overall misses
system.cpu17.dcache.ReadReq_miss_latency::cpu17.data     55769985                       # number of ReadReq miss cycles
system.cpu17.dcache.ReadReq_miss_latency::total     55769985                       # number of ReadReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::cpu17.data      6468750                       # number of WriteReq miss cycles
system.cpu17.dcache.WriteReq_miss_latency::total      6468750                       # number of WriteReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::cpu17.data       271898                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.LoadLockedReq_miss_latency::total       271898                       # number of LoadLockedReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::cpu17.data        12000                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::cpu17.data        76998                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.StoreCondFailReq_miss_latency::total        76998                       # number of StoreCondFailReq miss cycles
system.cpu17.dcache.demand_miss_latency::cpu17.data     62238735                       # number of demand (read+write) miss cycles
system.cpu17.dcache.demand_miss_latency::total     62238735                       # number of demand (read+write) miss cycles
system.cpu17.dcache.overall_miss_latency::cpu17.data     62238735                       # number of overall miss cycles
system.cpu17.dcache.overall_miss_latency::total     62238735                       # number of overall miss cycles
system.cpu17.dcache.ReadReq_accesses::cpu17.data        45568                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total        45568                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::cpu17.data          680                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total          680                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::cpu17.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::cpu17.data           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total           26                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::cpu17.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.demand_accesses::cpu17.data        46248                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total        46248                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::cpu17.data        46254                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total        46254                       # number of overall (read+write) accesses
system.cpu17.dcache.ReadReq_miss_rate::cpu17.data     0.047972                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.047972                       # miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_miss_rate::cpu17.data     0.400000                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.400000                       # miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::cpu17.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::cpu17.data     0.961538                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.961538                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::cpu17.data            1                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.demand_miss_rate::cpu17.data     0.053148                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.053148                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::cpu17.data     0.053228                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.053228                       # miss rate for overall accesses
system.cpu17.dcache.ReadReq_avg_miss_latency::cpu17.data 25512.344465                       # average ReadReq miss latency
system.cpu17.dcache.ReadReq_avg_miss_latency::total 25512.344465                       # average ReadReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::cpu17.data 23782.169118                       # average WriteReq miss latency
system.cpu17.dcache.WriteReq_avg_miss_latency::total 23782.169118                       # average WriteReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::cpu17.data 10875.920000                       # average LoadLockedReq miss latency
system.cpu17.dcache.LoadLockedReq_avg_miss_latency::total 10875.920000                       # average LoadLockedReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::cpu17.data         1200                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondReq_avg_miss_latency::total         1200                       # average StoreCondReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::cpu17.data          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu17.dcache.demand_avg_miss_latency::cpu17.data 25320.884866                       # average overall miss latency
system.cpu17.dcache.demand_avg_miss_latency::total 25320.884866                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::cpu17.data 25279.746141                       # average overall miss latency
system.cpu17.dcache.overall_avg_miss_latency::total 25279.746141                       # average overall miss latency
system.cpu17.dcache.blocked_cycles::no_mshrs        10781                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets          100                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs             506                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs    21.306324                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets          100                       # average number of cycles each access was blocked
system.cpu17.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu17.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu17.dcache.writebacks::writebacks          140                       # number of writebacks
system.cpu17.dcache.writebacks::total             140                       # number of writebacks
system.cpu17.dcache.ReadReq_mshr_hits::cpu17.data         1417                       # number of ReadReq MSHR hits
system.cpu17.dcache.ReadReq_mshr_hits::total         1417                       # number of ReadReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::cpu17.data          140                       # number of WriteReq MSHR hits
system.cpu17.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu17.dcache.demand_mshr_hits::cpu17.data         1557                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.demand_mshr_hits::total         1557                       # number of demand (read+write) MSHR hits
system.cpu17.dcache.overall_mshr_hits::cpu17.data         1557                       # number of overall MSHR hits
system.cpu17.dcache.overall_mshr_hits::total         1557                       # number of overall MSHR hits
system.cpu17.dcache.ReadReq_mshr_misses::cpu17.data          769                       # number of ReadReq MSHR misses
system.cpu17.dcache.ReadReq_mshr_misses::total          769                       # number of ReadReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::cpu17.data          132                       # number of WriteReq MSHR misses
system.cpu17.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu17.dcache.SoftPFReq_mshr_misses::cpu17.data            3                       # number of SoftPFReq MSHR misses
system.cpu17.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::cpu17.data           25                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.LoadLockedReq_mshr_misses::total           25                       # number of LoadLockedReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::cpu17.data           10                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu17.dcache.demand_mshr_misses::cpu17.data          901                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.demand_mshr_misses::total          901                       # number of demand (read+write) MSHR misses
system.cpu17.dcache.overall_mshr_misses::cpu17.data          904                       # number of overall MSHR misses
system.cpu17.dcache.overall_mshr_misses::total          904                       # number of overall MSHR misses
system.cpu17.dcache.ReadReq_mshr_miss_latency::cpu17.data     26280512                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_latency::total     26280512                       # number of ReadReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::cpu17.data      2618250                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.WriteReq_mshr_miss_latency::total      2618250                       # number of WriteReq MSHR miss cycles
system.cpu17.dcache.SoftPFReq_mshr_miss_latency::cpu17.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu17.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::cpu17.data       225602                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.LoadLockedReq_mshr_miss_latency::total       225602                       # number of LoadLockedReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::cpu17.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::cpu17.data        65502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.StoreCondFailReq_mshr_miss_latency::total        65502                       # number of StoreCondFailReq MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::cpu17.data     28898762                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.demand_mshr_miss_latency::total     28898762                       # number of demand (read+write) MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::cpu17.data     28915262                       # number of overall MSHR miss cycles
system.cpu17.dcache.overall_mshr_miss_latency::total     28915262                       # number of overall MSHR miss cycles
system.cpu17.dcache.ReadReq_mshr_miss_rate::cpu17.data     0.016876                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_mshr_miss_rate::total     0.016876                       # mshr miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::cpu17.data     0.194118                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_mshr_miss_rate::total     0.194118                       # mshr miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_mshr_miss_rate::cpu17.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::cpu17.data     0.961538                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_mshr_miss_rate::total     0.961538                       # mshr miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::cpu17.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu17.dcache.demand_mshr_miss_rate::cpu17.data     0.019482                       # mshr miss rate for demand accesses
system.cpu17.dcache.demand_mshr_miss_rate::total     0.019482                       # mshr miss rate for demand accesses
system.cpu17.dcache.overall_mshr_miss_rate::cpu17.data     0.019544                       # mshr miss rate for overall accesses
system.cpu17.dcache.overall_mshr_miss_rate::total     0.019544                       # mshr miss rate for overall accesses
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::cpu17.data 34174.918075                       # average ReadReq mshr miss latency
system.cpu17.dcache.ReadReq_avg_mshr_miss_latency::total 34174.918075                       # average ReadReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::cpu17.data 19835.227273                       # average WriteReq mshr miss latency
system.cpu17.dcache.WriteReq_avg_mshr_miss_latency::total 19835.227273                       # average WriteReq mshr miss latency
system.cpu17.dcache.SoftPFReq_avg_mshr_miss_latency::cpu17.data         5500                       # average SoftPFReq mshr miss latency
system.cpu17.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu17.data  9024.080000                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9024.080000                       # average LoadLockedReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::cpu17.data          750                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondReq_avg_mshr_miss_latency::total          750                       # average StoreCondReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu17.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::cpu17.data 32074.097669                       # average overall mshr miss latency
system.cpu17.dcache.demand_avg_mshr_miss_latency::total 32074.097669                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::cpu17.data 31985.909292                       # average overall mshr miss latency
system.cpu17.dcache.overall_avg_mshr_miss_latency::total 31985.909292                       # average overall mshr miss latency
system.cpu17.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu17.icache.tags.replacements               0                       # number of replacements
system.cpu17.icache.tags.tagsinuse          10.501023                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs             17508                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs          318.327273                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::cpu17.inst    10.501023                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::cpu17.inst     0.020510                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.020510                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses           35215                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses          35215                       # Number of data accesses
system.cpu17.icache.ReadReq_hits::cpu17.inst        17508                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total         17508                       # number of ReadReq hits
system.cpu17.icache.demand_hits::cpu17.inst        17508                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total          17508                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::cpu17.inst        17508                       # number of overall hits
system.cpu17.icache.overall_hits::total         17508                       # number of overall hits
system.cpu17.icache.ReadReq_misses::cpu17.inst           72                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu17.icache.demand_misses::cpu17.inst           72                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::cpu17.inst           72                       # number of overall misses
system.cpu17.icache.overall_misses::total           72                       # number of overall misses
system.cpu17.icache.ReadReq_miss_latency::cpu17.inst      3010487                       # number of ReadReq miss cycles
system.cpu17.icache.ReadReq_miss_latency::total      3010487                       # number of ReadReq miss cycles
system.cpu17.icache.demand_miss_latency::cpu17.inst      3010487                       # number of demand (read+write) miss cycles
system.cpu17.icache.demand_miss_latency::total      3010487                       # number of demand (read+write) miss cycles
system.cpu17.icache.overall_miss_latency::cpu17.inst      3010487                       # number of overall miss cycles
system.cpu17.icache.overall_miss_latency::total      3010487                       # number of overall miss cycles
system.cpu17.icache.ReadReq_accesses::cpu17.inst        17580                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total        17580                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.demand_accesses::cpu17.inst        17580                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total        17580                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::cpu17.inst        17580                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total        17580                       # number of overall (read+write) accesses
system.cpu17.icache.ReadReq_miss_rate::cpu17.inst     0.004096                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.004096                       # miss rate for ReadReq accesses
system.cpu17.icache.demand_miss_rate::cpu17.inst     0.004096                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.004096                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::cpu17.inst     0.004096                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.004096                       # miss rate for overall accesses
system.cpu17.icache.ReadReq_avg_miss_latency::cpu17.inst 41812.319444                       # average ReadReq miss latency
system.cpu17.icache.ReadReq_avg_miss_latency::total 41812.319444                       # average ReadReq miss latency
system.cpu17.icache.demand_avg_miss_latency::cpu17.inst 41812.319444                       # average overall miss latency
system.cpu17.icache.demand_avg_miss_latency::total 41812.319444                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::cpu17.inst 41812.319444                       # average overall miss latency
system.cpu17.icache.overall_avg_miss_latency::total 41812.319444                       # average overall miss latency
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.fast_writes                     0                       # number of fast writes performed
system.cpu17.icache.cache_copies                    0                       # number of cache copies performed
system.cpu17.icache.ReadReq_mshr_hits::cpu17.inst           17                       # number of ReadReq MSHR hits
system.cpu17.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu17.icache.demand_mshr_hits::cpu17.inst           17                       # number of demand (read+write) MSHR hits
system.cpu17.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu17.icache.overall_mshr_hits::cpu17.inst           17                       # number of overall MSHR hits
system.cpu17.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu17.icache.ReadReq_mshr_misses::cpu17.inst           55                       # number of ReadReq MSHR misses
system.cpu17.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu17.icache.demand_mshr_misses::cpu17.inst           55                       # number of demand (read+write) MSHR misses
system.cpu17.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu17.icache.overall_mshr_misses::cpu17.inst           55                       # number of overall MSHR misses
system.cpu17.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu17.icache.ReadReq_mshr_miss_latency::cpu17.inst      1769013                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_latency::total      1769013                       # number of ReadReq MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::cpu17.inst      1769013                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.demand_mshr_miss_latency::total      1769013                       # number of demand (read+write) MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::cpu17.inst      1769013                       # number of overall MSHR miss cycles
system.cpu17.icache.overall_mshr_miss_latency::total      1769013                       # number of overall MSHR miss cycles
system.cpu17.icache.ReadReq_mshr_miss_rate::cpu17.inst     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_mshr_miss_rate::total     0.003129                       # mshr miss rate for ReadReq accesses
system.cpu17.icache.demand_mshr_miss_rate::cpu17.inst     0.003129                       # mshr miss rate for demand accesses
system.cpu17.icache.demand_mshr_miss_rate::total     0.003129                       # mshr miss rate for demand accesses
system.cpu17.icache.overall_mshr_miss_rate::cpu17.inst     0.003129                       # mshr miss rate for overall accesses
system.cpu17.icache.overall_mshr_miss_rate::total     0.003129                       # mshr miss rate for overall accesses
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::cpu17.inst 32163.872727                       # average ReadReq mshr miss latency
system.cpu17.icache.ReadReq_avg_mshr_miss_latency::total 32163.872727                       # average ReadReq mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::cpu17.inst 32163.872727                       # average overall mshr miss latency
system.cpu17.icache.demand_avg_mshr_miss_latency::total 32163.872727                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::cpu17.inst 32163.872727                       # average overall mshr miss latency
system.cpu17.icache.overall_avg_mshr_miss_latency::total 32163.872727                       # average overall mshr miss latency
system.cpu17.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu18.branchPred.lookups                 30028                       # Number of BP lookups
system.cpu18.branchPred.condPredicted           29675                       # Number of conditional branches predicted
system.cpu18.branchPred.condIncorrect             242                       # Number of conditional branches incorrect
system.cpu18.branchPred.BTBLookups              24257                       # Number of BTB lookups
system.cpu18.branchPred.BTBHits                 19135                       # Number of BTB hits
system.cpu18.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu18.branchPred.BTBHitPct           78.884446                       # BTB Hit Percentage
system.cpu18.branchPred.usedRAS                   106                       # Number of times the RAS was used to get a target.
system.cpu18.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu18.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.read_hits                          0                       # DTB read hits
system.cpu18.dtb.read_misses                        0                       # DTB read misses
system.cpu18.dtb.write_hits                         0                       # DTB write hits
system.cpu18.dtb.write_misses                       0                       # DTB write misses
system.cpu18.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.read_accesses                      0                       # DTB read accesses
system.cpu18.dtb.write_accesses                     0                       # DTB write accesses
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.hits                               0                       # DTB hits
system.cpu18.dtb.misses                             0                       # DTB misses
system.cpu18.dtb.accesses                           0                       # DTB accesses
system.cpu18.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.walker.walks                       0                       # Table walker walks requested
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.inst_hits                          0                       # ITB inst hits
system.cpu18.itb.inst_misses                        0                       # ITB inst misses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.itb.hits                               0                       # DTB hits
system.cpu18.itb.misses                             0                       # DTB misses
system.cpu18.itb.accesses                           0                       # DTB accesses
system.cpu18.numCycles                          63856                       # number of cpu cycles simulated
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.fetch.icacheStallCycles            18359                       # Number of cycles fetch is stalled on an Icache miss
system.cpu18.fetch.Insts                       214869                       # Number of instructions fetch has processed
system.cpu18.fetch.Branches                     30028                       # Number of branches that fetch encountered
system.cpu18.fetch.predictedBranches            19241                       # Number of branches that fetch has predicted taken
system.cpu18.fetch.Cycles                       43368                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu18.fetch.SquashCycles                   523                       # Number of cycles fetch has spent squashing
system.cpu18.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu18.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu18.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu18.fetch.CacheLines                   17521                       # Number of cache lines fetched
system.cpu18.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu18.fetch.rateDist::samples            61996                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::mean            3.489096                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::stdev           3.799134                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::0                  32882     53.04%     53.04% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::1                    407      0.66%     53.70% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::2                    209      0.34%     54.03% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::3                    270      0.44%     54.47% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::4                    368      0.59%     55.06% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::5                    252      0.41%     55.47% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::6                    284      0.46%     55.93% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::7                   8353     13.47%     69.40% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::8                  18971     30.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.rateDist::total              61996                       # Number of instructions fetched each cycle (Total)
system.cpu18.fetch.branchRate                0.470246                       # Number of branch fetches per cycle
system.cpu18.fetch.rate                      3.364899                       # Number of inst fetches per cycle
system.cpu18.decode.IdleCycles                  17380                       # Number of cycles decode is idle
system.cpu18.decode.BlockedCycles               16269                       # Number of cycles decode is blocked
system.cpu18.decode.RunCycles                   25589                       # Number of cycles decode is running
system.cpu18.decode.UnblockCycles                2524                       # Number of cycles decode is unblocking
system.cpu18.decode.SquashCycles                  233                       # Number of cycles decode is squashing
system.cpu18.decode.BranchResolved                165                       # Number of times decode resolved a branch
system.cpu18.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu18.decode.DecodedInsts               214500                       # Number of instructions handled by decode
system.cpu18.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu18.rename.SquashCycles                  233                       # Number of cycles rename is squashing
system.cpu18.rename.IdleCycles                  18426                       # Number of cycles rename is idle
system.cpu18.rename.BlockCycles                  8430                       # Number of cycles rename is blocking
system.cpu18.rename.serializeStallCycles         1440                       # count of cycles rename stalled for serializing inst
system.cpu18.rename.RunCycles                   26835                       # Number of cycles rename is running
system.cpu18.rename.UnblockCycles                6631                       # Number of cycles rename is unblocking
system.cpu18.rename.RenamedInsts               213004                       # Number of instructions processed by rename
system.cpu18.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu18.rename.IQFullEvents                 4764                       # Number of times rename has blocked due to IQ full
system.cpu18.rename.LQFullEvents                  979                       # Number of times rename has blocked due to LQ full
system.cpu18.rename.RenamedOperands            326829                       # Number of destination operands rename has renamed
system.cpu18.rename.RenameLookups             1045181                       # Number of register rename lookups that rename has made
system.cpu18.rename.int_rename_lookups         328626                       # Number of integer rename lookups
system.cpu18.rename.CommittedMaps              320487                       # Number of HB maps that are committed
system.cpu18.rename.UndoneMaps                   6327                       # Number of HB maps that are undone due to squashing
system.cpu18.rename.serializingInsts               39                       # count of serializing insts renamed
system.cpu18.rename.tempSerializingInsts           40                       # count of temporary serializing insts renamed
system.cpu18.rename.skidInsts                   13328                       # count of insts added to the skid buffer
system.cpu18.memDep0.insertedLoads              44825                       # Number of loads inserted to the mem dependence unit.
system.cpu18.memDep0.insertedStores              1058                       # Number of stores inserted to the mem dependence unit.
system.cpu18.memDep0.conflictingLoads             372                       # Number of conflicting loads.
system.cpu18.memDep0.conflictingStores            169                       # Number of conflicting stores.
system.cpu18.iq.iqInstsAdded                   211589                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu18.iq.iqNonSpecInstsAdded                52                       # Number of non-speculative instructions added to the IQ
system.cpu18.iq.iqInstsIssued                  217926                       # Number of instructions issued
system.cpu18.iq.iqSquashedInstsIssued              66                       # Number of squashed instructions issued
system.cpu18.iq.iqSquashedInstsExamined          3702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu18.iq.iqSquashedOperandsExamined         9307                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu18.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu18.iq.issued_per_cycle::samples        61996                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::mean       3.515162                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::stdev      2.831775                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::0             10529     16.98%     16.98% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::1             11544     18.62%     35.60% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::2              3605      5.81%     41.42% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::3             11398     18.39%     59.80% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::4              3335      5.38%     65.18% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::5              1351      2.18%     67.36% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::6              3679      5.93%     73.30% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::7              9631     15.53%     88.83% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::8              6924     11.17%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu18.iq.issued_per_cycle::total         61996                       # Number of insts issued each cycle
system.cpu18.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntAlu                  7397     51.23%     51.23% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntMult                 5459     37.80%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::IntDiv                     0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatAdd                   0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCmp                   0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatCvt                   0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatMult                  0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatDiv                   0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::FloatSqrt                  0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAdd                    0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAddAcc                 0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdAlu                    0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCmp                    0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdCvt                    0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMisc                   0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMult                   0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdMultAcc                0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShift                  0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdShiftAcc               0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdSqrt                   0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAdd               0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatAlu               0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCmp               0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatCvt               0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatDiv               0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMisc              0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMult              0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::SimdFloatSqrt              0      0.00%     89.03% # attempts to use FU when none available
system.cpu18.iq.fu_full::MemRead                 1559     10.80%     99.83% # attempts to use FU when none available
system.cpu18.iq.fu_full::MemWrite                  25      0.17%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu18.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IntAlu              140356     64.41%     64.41% # Type of FU issued
system.cpu18.iq.FU_type_0::IntMult              24580     11.28%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::IntDiv                   0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatAdd                 0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCmp                 0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatCvt                 0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatMult                0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatDiv                 0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::FloatSqrt                0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAdd                  0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAddAcc               0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdAlu                  0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCmp                  0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdCvt                  0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMisc                 0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMult                 0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdMultAcc              0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShift                0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdSqrt                 0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMult            0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.68% # Type of FU issued
system.cpu18.iq.FU_type_0::MemRead              52169     23.94%     99.62% # Type of FU issued
system.cpu18.iq.FU_type_0::MemWrite               821      0.38%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu18.iq.FU_type_0::total               217926                       # Type of FU issued
system.cpu18.iq.rate                         3.412772                       # Inst issue rate
system.cpu18.iq.fu_busy_cnt                     14440                       # FU busy when requested
system.cpu18.iq.fu_busy_rate                 0.066261                       # FU busy rate (busy events/executed inst)
system.cpu18.iq.int_inst_queue_reads           512354                       # Number of integer instruction queue reads
system.cpu18.iq.int_inst_queue_writes          215356                       # Number of integer instruction queue writes
system.cpu18.iq.int_inst_queue_wakeup_accesses       209636                       # Number of integer instruction queue wakeup accesses
system.cpu18.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu18.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu18.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu18.iq.int_alu_accesses               232366                       # Number of integer alu accesses
system.cpu18.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu18.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu18.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu18.iew.lsq.thread0.squashedLoads          977                       # Number of loads squashed
system.cpu18.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu18.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu18.iew.lsq.thread0.squashedStores          417                       # Number of stores squashed
system.cpu18.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu18.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu18.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu18.iew.lsq.thread0.cacheBlocked         7462                       # Number of times an access to memory failed due to the cache being blocked
system.cpu18.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu18.iew.iewSquashCycles                  233                       # Number of cycles IEW is squashing
system.cpu18.iew.iewBlockCycles                  4451                       # Number of cycles IEW is blocking
system.cpu18.iew.iewUnblockCycles                 943                       # Number of cycles IEW is unblocking
system.cpu18.iew.iewDispatchedInsts            211644                       # Number of instructions dispatched to IQ
system.cpu18.iew.iewDispSquashedInsts              42                       # Number of squashed instructions skipped by dispatch
system.cpu18.iew.iewDispLoadInsts               44825                       # Number of dispatched load instructions
system.cpu18.iew.iewDispStoreInsts               1058                       # Number of dispatched store instructions
system.cpu18.iew.iewDispNonSpecInsts               26                       # Number of dispatched non-speculative instructions
system.cpu18.iew.iewIQFullEvents                   44                       # Number of times the IQ has become full, causing a stall
system.cpu18.iew.iewLSQFullEvents                 503                       # Number of times the LSQ has become full, causing a stall
system.cpu18.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu18.iew.predictedTakenIncorrect          147                       # Number of branches that were predicted taken incorrectly
system.cpu18.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu18.iew.branchMispredicts                222                       # Number of branch mispredicts detected at execute
system.cpu18.iew.iewExecutedInsts              217582                       # Number of executed instructions
system.cpu18.iew.iewExecLoadInsts               52016                       # Number of load instructions executed
system.cpu18.iew.iewExecSquashedInsts             344                       # Number of squashed instructions skipped in execute
system.cpu18.iew.exec_swp                           0                       # number of swp insts executed
system.cpu18.iew.exec_nop                           3                       # number of nop insts executed
system.cpu18.iew.exec_refs                      52795                       # number of memory reference insts executed
system.cpu18.iew.exec_branches                  29302                       # Number of branches executed
system.cpu18.iew.exec_stores                      779                       # Number of stores executed
system.cpu18.iew.exec_rate                   3.407385                       # Inst execution rate
system.cpu18.iew.wb_sent                       209688                       # cumulative count of insts sent to commit
system.cpu18.iew.wb_count                      209636                       # cumulative count of insts written-back
system.cpu18.iew.wb_producers                  167410                       # num instructions producing a value
system.cpu18.iew.wb_consumers                  265057                       # num instructions consuming a value
system.cpu18.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu18.iew.wb_rate                     3.282949                       # insts written-back per cycle
system.cpu18.iew.wb_fanout                   0.631600                       # average fanout of values written-back
system.cpu18.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu18.commit.commitSquashedInsts          3625                       # The number of squashed insts skipped by commit
system.cpu18.commit.commitNonSpecStalls            40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu18.commit.branchMispredicts             214                       # The number of times a branch was mispredicted
system.cpu18.commit.committed_per_cycle::samples        61475                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::mean     3.382497                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::stdev     3.353722                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::0        16311     26.53%     26.53% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::1        16317     26.54%     53.08% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::2         2055      3.34%     56.42% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::3          828      1.35%     57.76% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::4          192      0.31%     58.08% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::5         6422     10.45%     68.52% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::6          259      0.42%     68.95% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::7         2132      3.47%     72.41% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::8        16959     27.59%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu18.commit.committed_per_cycle::total        61475                       # Number of insts commited each cycle
system.cpu18.commit.committedInsts             207457                       # Number of instructions committed
system.cpu18.commit.committedOps               207939                       # Number of ops (including micro ops) committed
system.cpu18.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu18.commit.refs                        44489                       # Number of memory references committed
system.cpu18.commit.loads                       43848                       # Number of loads committed
system.cpu18.commit.membars                        19                       # Number of memory barriers committed
system.cpu18.commit.branches                    29026                       # Number of branches committed
system.cpu18.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu18.commit.int_insts                  178976                       # Number of committed integer instructions.
system.cpu18.commit.function_calls                 41                       # Number of function calls committed.
system.cpu18.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IntAlu         138871     66.78%     66.78% # Class of committed instruction
system.cpu18.commit.op_class_0::IntMult         24579     11.82%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::IntDiv              0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatAdd            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCmp            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatCvt            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatMult            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatDiv            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::FloatSqrt            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAdd             0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAddAcc            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdAlu             0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCmp             0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdCvt             0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMisc            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMult            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdMultAcc            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShift            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdShiftAcc            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdSqrt            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAdd            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatAlu            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCmp            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatCvt            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatDiv            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMisc            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMult            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.60% # Class of committed instruction
system.cpu18.commit.op_class_0::MemRead         43848     21.09%     99.69% # Class of committed instruction
system.cpu18.commit.op_class_0::MemWrite          641      0.31%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu18.commit.op_class_0::total          207939                       # Class of committed instruction
system.cpu18.commit.bw_lim_events               16959                       # number cycles where commit BW limit reached
system.cpu18.rob.rob_reads                     255963                       # The number of ROB reads
system.cpu18.rob.rob_writes                    423732                       # The number of ROB writes
system.cpu18.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu18.idleCycles                          1860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu18.quiesceCycles                     235755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu18.committedInsts                    207457                       # Number of Instructions Simulated
system.cpu18.committedOps                      207939                       # Number of Ops (including micro ops) Simulated
system.cpu18.cpi                             0.307804                       # CPI: Cycles Per Instruction
system.cpu18.cpi_total                       0.307804                       # CPI: Total CPI of All Threads
system.cpu18.ipc                             3.248825                       # IPC: Instructions Per Cycle
system.cpu18.ipc_total                       3.248825                       # IPC: Total IPC of All Threads
system.cpu18.int_regfile_reads                 333117                       # number of integer regfile reads
system.cpu18.int_regfile_writes                148644                       # number of integer regfile writes
system.cpu18.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu18.cc_regfile_reads                  785121                       # number of cc regfile reads
system.cpu18.cc_regfile_writes                 174120                       # number of cc regfile writes
system.cpu18.misc_regfile_reads                 52108                       # number of misc regfile reads
system.cpu18.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu18.dcache.tags.replacements             344                       # number of replacements
system.cpu18.dcache.tags.tagsinuse          78.991769                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs             42793                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs             901                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs           47.495006                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::cpu18.data    78.991769                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::cpu18.data     0.077140                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.077140                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses           91208                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses          91208                       # Number of data accesses
system.cpu18.dcache.ReadReq_hits::cpu18.data        42435                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total         42435                       # number of ReadReq hits
system.cpu18.dcache.WriteReq_hits::cpu18.data          352                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total          352                       # number of WriteReq hits
system.cpu18.dcache.SoftPFReq_hits::cpu18.data            2                       # number of SoftPFReq hits
system.cpu18.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu18.dcache.demand_hits::cpu18.data        42787                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total          42787                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::cpu18.data        42789                       # number of overall hits
system.cpu18.dcache.overall_hits::total         42789                       # number of overall hits
system.cpu18.dcache.ReadReq_misses::cpu18.data         2057                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total         2057                       # number of ReadReq misses
system.cpu18.dcache.WriteReq_misses::cpu18.data          274                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu18.dcache.SoftPFReq_misses::cpu18.data            4                       # number of SoftPFReq misses
system.cpu18.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu18.dcache.LoadLockedReq_misses::cpu18.data           13                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu18.dcache.StoreCondReq_misses::cpu18.data            5                       # number of StoreCondReq misses
system.cpu18.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu18.dcache.demand_misses::cpu18.data         2331                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total         2331                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::cpu18.data         2335                       # number of overall misses
system.cpu18.dcache.overall_misses::total         2335                       # number of overall misses
system.cpu18.dcache.ReadReq_miss_latency::cpu18.data     59157988                       # number of ReadReq miss cycles
system.cpu18.dcache.ReadReq_miss_latency::total     59157988                       # number of ReadReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::cpu18.data      8501500                       # number of WriteReq miss cycles
system.cpu18.dcache.WriteReq_miss_latency::total      8501500                       # number of WriteReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::cpu18.data       167454                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.LoadLockedReq_miss_latency::total       167454                       # number of LoadLockedReq miss cycles
system.cpu18.dcache.StoreCondReq_miss_latency::cpu18.data        12000                       # number of StoreCondReq miss cycles
system.cpu18.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu18.dcache.StoreCondFailReq_miss_latency::cpu18.data        30998                       # number of StoreCondFailReq miss cycles
system.cpu18.dcache.StoreCondFailReq_miss_latency::total        30998                       # number of StoreCondFailReq miss cycles
system.cpu18.dcache.demand_miss_latency::cpu18.data     67659488                       # number of demand (read+write) miss cycles
system.cpu18.dcache.demand_miss_latency::total     67659488                       # number of demand (read+write) miss cycles
system.cpu18.dcache.overall_miss_latency::cpu18.data     67659488                       # number of overall miss cycles
system.cpu18.dcache.overall_miss_latency::total     67659488                       # number of overall miss cycles
system.cpu18.dcache.ReadReq_accesses::cpu18.data        44492                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total        44492                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::cpu18.data          626                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total          626                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::cpu18.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::cpu18.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::cpu18.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.demand_accesses::cpu18.data        45118                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total        45118                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::cpu18.data        45124                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total        45124                       # number of overall (read+write) accesses
system.cpu18.dcache.ReadReq_miss_rate::cpu18.data     0.046233                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.046233                       # miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_miss_rate::cpu18.data     0.437700                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.437700                       # miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::cpu18.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::cpu18.data            1                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::cpu18.data            1                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.demand_miss_rate::cpu18.data     0.051665                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.051665                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::cpu18.data     0.051746                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.051746                       # miss rate for overall accesses
system.cpu18.dcache.ReadReq_avg_miss_latency::cpu18.data 28759.352455                       # average ReadReq miss latency
system.cpu18.dcache.ReadReq_avg_miss_latency::total 28759.352455                       # average ReadReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::cpu18.data 31027.372263                       # average WriteReq miss latency
system.cpu18.dcache.WriteReq_avg_miss_latency::total 31027.372263                       # average WriteReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::cpu18.data 12881.076923                       # average LoadLockedReq miss latency
system.cpu18.dcache.LoadLockedReq_avg_miss_latency::total 12881.076923                       # average LoadLockedReq miss latency
system.cpu18.dcache.StoreCondReq_avg_miss_latency::cpu18.data         2400                       # average StoreCondReq miss latency
system.cpu18.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::cpu18.data          inf                       # average StoreCondFailReq miss latency
system.cpu18.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu18.dcache.demand_avg_miss_latency::cpu18.data 29025.949378                       # average overall miss latency
system.cpu18.dcache.demand_avg_miss_latency::total 29025.949378                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::cpu18.data 28976.226124                       # average overall miss latency
system.cpu18.dcache.overall_avg_miss_latency::total 28976.226124                       # average overall miss latency
system.cpu18.dcache.blocked_cycles::no_mshrs        12034                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs             507                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs    23.735700                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu18.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu18.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu18.dcache.writebacks::writebacks          125                       # number of writebacks
system.cpu18.dcache.writebacks::total             125                       # number of writebacks
system.cpu18.dcache.ReadReq_mshr_hits::cpu18.data         1283                       # number of ReadReq MSHR hits
system.cpu18.dcache.ReadReq_mshr_hits::total         1283                       # number of ReadReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::cpu18.data          141                       # number of WriteReq MSHR hits
system.cpu18.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu18.dcache.demand_mshr_hits::cpu18.data         1424                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.demand_mshr_hits::total         1424                       # number of demand (read+write) MSHR hits
system.cpu18.dcache.overall_mshr_hits::cpu18.data         1424                       # number of overall MSHR hits
system.cpu18.dcache.overall_mshr_hits::total         1424                       # number of overall MSHR hits
system.cpu18.dcache.ReadReq_mshr_misses::cpu18.data          774                       # number of ReadReq MSHR misses
system.cpu18.dcache.ReadReq_mshr_misses::total          774                       # number of ReadReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::cpu18.data          133                       # number of WriteReq MSHR misses
system.cpu18.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu18.dcache.SoftPFReq_mshr_misses::cpu18.data            3                       # number of SoftPFReq MSHR misses
system.cpu18.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::cpu18.data           13                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu18.dcache.StoreCondReq_mshr_misses::cpu18.data            5                       # number of StoreCondReq MSHR misses
system.cpu18.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu18.dcache.demand_mshr_misses::cpu18.data          907                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.demand_mshr_misses::total          907                       # number of demand (read+write) MSHR misses
system.cpu18.dcache.overall_mshr_misses::cpu18.data          910                       # number of overall MSHR misses
system.cpu18.dcache.overall_mshr_misses::total          910                       # number of overall MSHR misses
system.cpu18.dcache.ReadReq_mshr_miss_latency::cpu18.data     28614004                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_latency::total     28614004                       # number of ReadReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::cpu18.data      3249500                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.WriteReq_mshr_miss_latency::total      3249500                       # number of WriteReq MSHR miss cycles
system.cpu18.dcache.SoftPFReq_mshr_miss_latency::cpu18.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu18.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::cpu18.data       141046                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.LoadLockedReq_mshr_miss_latency::total       141046                       # number of LoadLockedReq MSHR miss cycles
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::cpu18.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu18.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::cpu18.data        27002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu18.dcache.StoreCondFailReq_mshr_miss_latency::total        27002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::cpu18.data     31863504                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.demand_mshr_miss_latency::total     31863504                       # number of demand (read+write) MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::cpu18.data     31882504                       # number of overall MSHR miss cycles
system.cpu18.dcache.overall_mshr_miss_latency::total     31882504                       # number of overall MSHR miss cycles
system.cpu18.dcache.ReadReq_mshr_miss_rate::cpu18.data     0.017396                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_mshr_miss_rate::total     0.017396                       # mshr miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::cpu18.data     0.212460                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_mshr_miss_rate::total     0.212460                       # mshr miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_mshr_miss_rate::cpu18.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::cpu18.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::cpu18.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu18.dcache.demand_mshr_miss_rate::cpu18.data     0.020103                       # mshr miss rate for demand accesses
system.cpu18.dcache.demand_mshr_miss_rate::total     0.020103                       # mshr miss rate for demand accesses
system.cpu18.dcache.overall_mshr_miss_rate::cpu18.data     0.020167                       # mshr miss rate for overall accesses
system.cpu18.dcache.overall_mshr_miss_rate::total     0.020167                       # mshr miss rate for overall accesses
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::cpu18.data 36968.997416                       # average ReadReq mshr miss latency
system.cpu18.dcache.ReadReq_avg_mshr_miss_latency::total 36968.997416                       # average ReadReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::cpu18.data 24432.330827                       # average WriteReq mshr miss latency
system.cpu18.dcache.WriteReq_avg_mshr_miss_latency::total 24432.330827                       # average WriteReq mshr miss latency
system.cpu18.dcache.SoftPFReq_avg_mshr_miss_latency::cpu18.data  6333.333333                       # average SoftPFReq mshr miss latency
system.cpu18.dcache.SoftPFReq_avg_mshr_miss_latency::total  6333.333333                       # average SoftPFReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu18.data 10849.692308                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10849.692308                       # average LoadLockedReq mshr miss latency
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::cpu18.data         1500                       # average StoreCondReq mshr miss latency
system.cpu18.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu18.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu18.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::cpu18.data 35130.654906                       # average overall mshr miss latency
system.cpu18.dcache.demand_avg_mshr_miss_latency::total 35130.654906                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::cpu18.data 35035.718681                       # average overall mshr miss latency
system.cpu18.dcache.overall_avg_mshr_miss_latency::total 35035.718681                       # average overall mshr miss latency
system.cpu18.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu18.icache.tags.replacements               0                       # number of replacements
system.cpu18.icache.tags.tagsinuse          10.254110                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs             17455                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs          317.363636                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::cpu18.inst    10.254110                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::cpu18.inst     0.020028                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.020028                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses           35097                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses          35097                       # Number of data accesses
system.cpu18.icache.ReadReq_hits::cpu18.inst        17455                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total         17455                       # number of ReadReq hits
system.cpu18.icache.demand_hits::cpu18.inst        17455                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total          17455                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::cpu18.inst        17455                       # number of overall hits
system.cpu18.icache.overall_hits::total         17455                       # number of overall hits
system.cpu18.icache.ReadReq_misses::cpu18.inst           66                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu18.icache.demand_misses::cpu18.inst           66                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::cpu18.inst           66                       # number of overall misses
system.cpu18.icache.overall_misses::total           66                       # number of overall misses
system.cpu18.icache.ReadReq_miss_latency::cpu18.inst      1988994                       # number of ReadReq miss cycles
system.cpu18.icache.ReadReq_miss_latency::total      1988994                       # number of ReadReq miss cycles
system.cpu18.icache.demand_miss_latency::cpu18.inst      1988994                       # number of demand (read+write) miss cycles
system.cpu18.icache.demand_miss_latency::total      1988994                       # number of demand (read+write) miss cycles
system.cpu18.icache.overall_miss_latency::cpu18.inst      1988994                       # number of overall miss cycles
system.cpu18.icache.overall_miss_latency::total      1988994                       # number of overall miss cycles
system.cpu18.icache.ReadReq_accesses::cpu18.inst        17521                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total        17521                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.demand_accesses::cpu18.inst        17521                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total        17521                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::cpu18.inst        17521                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total        17521                       # number of overall (read+write) accesses
system.cpu18.icache.ReadReq_miss_rate::cpu18.inst     0.003767                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.003767                       # miss rate for ReadReq accesses
system.cpu18.icache.demand_miss_rate::cpu18.inst     0.003767                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.003767                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::cpu18.inst     0.003767                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.003767                       # miss rate for overall accesses
system.cpu18.icache.ReadReq_avg_miss_latency::cpu18.inst 30136.272727                       # average ReadReq miss latency
system.cpu18.icache.ReadReq_avg_miss_latency::total 30136.272727                       # average ReadReq miss latency
system.cpu18.icache.demand_avg_miss_latency::cpu18.inst 30136.272727                       # average overall miss latency
system.cpu18.icache.demand_avg_miss_latency::total 30136.272727                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::cpu18.inst 30136.272727                       # average overall miss latency
system.cpu18.icache.overall_avg_miss_latency::total 30136.272727                       # average overall miss latency
system.cpu18.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.fast_writes                     0                       # number of fast writes performed
system.cpu18.icache.cache_copies                    0                       # number of cache copies performed
system.cpu18.icache.ReadReq_mshr_hits::cpu18.inst           11                       # number of ReadReq MSHR hits
system.cpu18.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu18.icache.demand_mshr_hits::cpu18.inst           11                       # number of demand (read+write) MSHR hits
system.cpu18.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu18.icache.overall_mshr_hits::cpu18.inst           11                       # number of overall MSHR hits
system.cpu18.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu18.icache.ReadReq_mshr_misses::cpu18.inst           55                       # number of ReadReq MSHR misses
system.cpu18.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu18.icache.demand_mshr_misses::cpu18.inst           55                       # number of demand (read+write) MSHR misses
system.cpu18.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu18.icache.overall_mshr_misses::cpu18.inst           55                       # number of overall MSHR misses
system.cpu18.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu18.icache.ReadReq_mshr_miss_latency::cpu18.inst      1684506                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_latency::total      1684506                       # number of ReadReq MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::cpu18.inst      1684506                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.demand_mshr_miss_latency::total      1684506                       # number of demand (read+write) MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::cpu18.inst      1684506                       # number of overall MSHR miss cycles
system.cpu18.icache.overall_mshr_miss_latency::total      1684506                       # number of overall MSHR miss cycles
system.cpu18.icache.ReadReq_mshr_miss_rate::cpu18.inst     0.003139                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_mshr_miss_rate::total     0.003139                       # mshr miss rate for ReadReq accesses
system.cpu18.icache.demand_mshr_miss_rate::cpu18.inst     0.003139                       # mshr miss rate for demand accesses
system.cpu18.icache.demand_mshr_miss_rate::total     0.003139                       # mshr miss rate for demand accesses
system.cpu18.icache.overall_mshr_miss_rate::cpu18.inst     0.003139                       # mshr miss rate for overall accesses
system.cpu18.icache.overall_mshr_miss_rate::total     0.003139                       # mshr miss rate for overall accesses
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::cpu18.inst 30627.381818                       # average ReadReq mshr miss latency
system.cpu18.icache.ReadReq_avg_mshr_miss_latency::total 30627.381818                       # average ReadReq mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::cpu18.inst 30627.381818                       # average overall mshr miss latency
system.cpu18.icache.demand_avg_mshr_miss_latency::total 30627.381818                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::cpu18.inst 30627.381818                       # average overall mshr miss latency
system.cpu18.icache.overall_avg_mshr_miss_latency::total 30627.381818                       # average overall mshr miss latency
system.cpu18.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu19.branchPred.lookups                 28811                       # Number of BP lookups
system.cpu19.branchPred.condPredicted           28444                       # Number of conditional branches predicted
system.cpu19.branchPred.condIncorrect             244                       # Number of conditional branches incorrect
system.cpu19.branchPred.BTBLookups              23229                       # Number of BTB lookups
system.cpu19.branchPred.BTBHits                 18524                       # Number of BTB hits
system.cpu19.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu19.branchPred.BTBHitPct           79.745146                       # BTB Hit Percentage
system.cpu19.branchPred.usedRAS                   110                       # Number of times the RAS was used to get a target.
system.cpu19.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu19.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.read_hits                          0                       # DTB read hits
system.cpu19.dtb.read_misses                        0                       # DTB read misses
system.cpu19.dtb.write_hits                         0                       # DTB write hits
system.cpu19.dtb.write_misses                       0                       # DTB write misses
system.cpu19.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.read_accesses                      0                       # DTB read accesses
system.cpu19.dtb.write_accesses                     0                       # DTB write accesses
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.hits                               0                       # DTB hits
system.cpu19.dtb.misses                             0                       # DTB misses
system.cpu19.dtb.accesses                           0                       # DTB accesses
system.cpu19.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.walker.walks                       0                       # Table walker walks requested
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.inst_hits                          0                       # ITB inst hits
system.cpu19.itb.inst_misses                        0                       # ITB inst misses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.itb.hits                               0                       # DTB hits
system.cpu19.itb.misses                             0                       # DTB misses
system.cpu19.itb.accesses                           0                       # DTB accesses
system.cpu19.numCycles                          63526                       # number of cpu cycles simulated
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.fetch.icacheStallCycles            18424                       # Number of cycles fetch is stalled on an Icache miss
system.cpu19.fetch.Insts                       210043                       # Number of instructions fetch has processed
system.cpu19.fetch.Branches                     28811                       # Number of branches that fetch encountered
system.cpu19.fetch.predictedBranches            18634                       # Number of branches that fetch has predicted taken
system.cpu19.fetch.Cycles                       42960                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu19.fetch.SquashCycles                   527                       # Number of cycles fetch has spent squashing
system.cpu19.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu19.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu19.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu19.fetch.CacheLines                   17562                       # Number of cache lines fetched
system.cpu19.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu19.fetch.rateDist::samples            61655                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::mean            3.430736                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::stdev           3.788557                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::0                  33120     53.72%     53.72% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::1                    409      0.66%     54.38% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::2                    205      0.33%     54.71% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::3                    286      0.46%     55.18% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::4                    384      0.62%     55.80% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::5                    249      0.40%     56.20% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::6                    293      0.48%     56.68% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::7                   8366     13.57%     70.25% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::8                  18343     29.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.rateDist::total              61655                       # Number of instructions fetched each cycle (Total)
system.cpu19.fetch.branchRate                0.453531                       # Number of branch fetches per cycle
system.cpu19.fetch.rate                      3.306410                       # Number of inst fetches per cycle
system.cpu19.decode.IdleCycles                  17248                       # Number of cycles decode is idle
system.cpu19.decode.BlockedCycles               16657                       # Number of cycles decode is blocked
system.cpu19.decode.RunCycles                   24985                       # Number of cycles decode is running
system.cpu19.decode.UnblockCycles                2529                       # Number of cycles decode is unblocking
system.cpu19.decode.SquashCycles                  235                       # Number of cycles decode is squashing
system.cpu19.decode.BranchResolved                172                       # Number of times decode resolved a branch
system.cpu19.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu19.decode.DecodedInsts               209702                       # Number of instructions handled by decode
system.cpu19.decode.SquashedInsts                 107                       # Number of squashed instructions handled by decode
system.cpu19.rename.SquashCycles                  235                       # Number of cycles rename is squashing
system.cpu19.rename.IdleCycles                  18258                       # Number of cycles rename is idle
system.cpu19.rename.BlockCycles                  8899                       # Number of cycles rename is blocking
system.cpu19.rename.serializeStallCycles         1226                       # count of cycles rename stalled for serializing inst
system.cpu19.rename.RunCycles                   26260                       # Number of cycles rename is running
system.cpu19.rename.UnblockCycles                6776                       # Number of cycles rename is unblocking
system.cpu19.rename.RenamedInsts               208209                       # Number of instructions processed by rename
system.cpu19.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu19.rename.IQFullEvents                 4901                       # Number of times rename has blocked due to IQ full
system.cpu19.rename.LQFullEvents                  973                       # Number of times rename has blocked due to LQ full
system.cpu19.rename.RenamedOperands            317700                       # Number of destination operands rename has renamed
system.cpu19.rename.RenameLookups             1021792                       # Number of register rename lookups that rename has made
system.cpu19.rename.int_rename_lookups         322015                       # Number of integer rename lookups
system.cpu19.rename.CommittedMaps              311265                       # Number of HB maps that are committed
system.cpu19.rename.UndoneMaps                   6420                       # Number of HB maps that are undone due to squashing
system.cpu19.rename.serializingInsts               39                       # count of serializing insts renamed
system.cpu19.rename.tempSerializingInsts           38                       # count of temporary serializing insts renamed
system.cpu19.rename.skidInsts                   13323                       # count of insts added to the skid buffer
system.cpu19.memDep0.insertedLoads              44233                       # Number of loads inserted to the mem dependence unit.
system.cpu19.memDep0.insertedStores              1071                       # Number of stores inserted to the mem dependence unit.
system.cpu19.memDep0.conflictingLoads             378                       # Number of conflicting loads.
system.cpu19.memDep0.conflictingStores            168                       # Number of conflicting stores.
system.cpu19.iq.iqInstsAdded                   206751                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu19.iq.iqNonSpecInstsAdded                52                       # Number of non-speculative instructions added to the IQ
system.cpu19.iq.iqInstsIssued                  212984                       # Number of instructions issued
system.cpu19.iq.iqSquashedInstsIssued              67                       # Number of squashed instructions issued
system.cpu19.iq.iqSquashedInstsExamined          3786                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu19.iq.iqSquashedOperandsExamined         9833                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu19.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu19.iq.issued_per_cycle::samples        61655                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::mean       3.454448                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::stdev      2.825908                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::0             10763     17.46%     17.46% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::1             11776     19.10%     36.56% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::2              3558      5.77%     42.33% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::3             11316     18.35%     60.68% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::4              3344      5.42%     66.10% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::5              1396      2.26%     68.37% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::6              3566      5.78%     74.15% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::7              9096     14.75%     88.91% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::8              6840     11.09%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu19.iq.issued_per_cycle::total         61655                       # Number of insts issued each cycle
system.cpu19.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntAlu                  6962     49.70%     49.70% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntMult                 5470     39.05%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::IntDiv                     0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatAdd                   0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCmp                   0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatCvt                   0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatMult                  0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatDiv                   0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::FloatSqrt                  0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAdd                    0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAddAcc                 0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdAlu                    0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCmp                    0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdCvt                    0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMisc                   0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMult                   0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdMultAcc                0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShift                  0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdShiftAcc               0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdSqrt                   0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAdd               0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatAlu               0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCmp               0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatCvt               0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatDiv               0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMisc              0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMult              0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::SimdFloatSqrt              0      0.00%     88.74% # attempts to use FU when none available
system.cpu19.iq.fu_full::MemRead                 1550     11.06%     99.81% # attempts to use FU when none available
system.cpu19.iq.fu_full::MemWrite                  27      0.19%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu19.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IntAlu              136031     63.87%     63.87% # Type of FU issued
system.cpu19.iq.FU_type_0::IntMult              24580     11.54%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::IntDiv                   0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatAdd                 0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCmp                 0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatCvt                 0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatMult                0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatDiv                 0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::FloatSqrt                0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAdd                  0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAddAcc               0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdAlu                  0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCmp                  0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdCvt                  0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMisc                 0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMult                 0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdMultAcc              0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShift                0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdSqrt                 0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMult            0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.41% # Type of FU issued
system.cpu19.iq.FU_type_0::MemRead              51549     24.20%     99.61% # Type of FU issued
system.cpu19.iq.FU_type_0::MemWrite               824      0.39%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu19.iq.FU_type_0::total               212984                       # Type of FU issued
system.cpu19.iq.rate                         3.352706                       # Inst issue rate
system.cpu19.iq.fu_busy_cnt                     14009                       # FU busy when requested
system.cpu19.iq.fu_busy_rate                 0.065775                       # FU busy rate (busy events/executed inst)
system.cpu19.iq.int_inst_queue_reads           501699                       # Number of integer instruction queue reads
system.cpu19.iq.int_inst_queue_writes          210604                       # Number of integer instruction queue writes
system.cpu19.iq.int_inst_queue_wakeup_accesses       204678                       # Number of integer instruction queue wakeup accesses
system.cpu19.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu19.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu19.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu19.iq.int_alu_accesses               226993                       # Number of integer alu accesses
system.cpu19.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu19.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu19.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu19.iew.lsq.thread0.squashedLoads         1001                       # Number of loads squashed
system.cpu19.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu19.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu19.iew.lsq.thread0.squashedStores          432                       # Number of stores squashed
system.cpu19.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu19.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu19.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu19.iew.lsq.thread0.cacheBlocked         7452                       # Number of times an access to memory failed due to the cache being blocked
system.cpu19.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu19.iew.iewSquashCycles                  235                       # Number of cycles IEW is squashing
system.cpu19.iew.iewBlockCycles                  4430                       # Number of cycles IEW is blocking
system.cpu19.iew.iewUnblockCycles                1145                       # Number of cycles IEW is unblocking
system.cpu19.iew.iewDispatchedInsts            206806                       # Number of instructions dispatched to IQ
system.cpu19.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu19.iew.iewDispLoadInsts               44233                       # Number of dispatched load instructions
system.cpu19.iew.iewDispStoreInsts               1071                       # Number of dispatched store instructions
system.cpu19.iew.iewDispNonSpecInsts               24                       # Number of dispatched non-speculative instructions
system.cpu19.iew.iewIQFullEvents                   40                       # Number of times the IQ has become full, causing a stall
system.cpu19.iew.iewLSQFullEvents                 708                       # Number of times the LSQ has become full, causing a stall
system.cpu19.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu19.iew.predictedTakenIncorrect          149                       # Number of branches that were predicted taken incorrectly
system.cpu19.iew.predictedNotTakenIncorrect           76                       # Number of branches that were predicted not taken incorrectly
system.cpu19.iew.branchMispredicts                225                       # Number of branch mispredicts detected at execute
system.cpu19.iew.iewExecutedInsts              212609                       # Number of executed instructions
system.cpu19.iew.iewExecLoadInsts               51385                       # Number of load instructions executed
system.cpu19.iew.iewExecSquashedInsts             375                       # Number of squashed instructions skipped in execute
system.cpu19.iew.exec_swp                           0                       # number of swp insts executed
system.cpu19.iew.exec_nop                           3                       # number of nop insts executed
system.cpu19.iew.exec_refs                      52162                       # number of memory reference insts executed
system.cpu19.iew.exec_branches                  28062                       # Number of branches executed
system.cpu19.iew.exec_stores                      777                       # Number of stores executed
system.cpu19.iew.exec_rate                   3.346803                       # Inst execution rate
system.cpu19.iew.wb_sent                       204746                       # cumulative count of insts sent to commit
system.cpu19.iew.wb_count                      204678                       # cumulative count of insts written-back
system.cpu19.iew.wb_producers                  163595                       # num instructions producing a value
system.cpu19.iew.wb_consumers                  257585                       # num instructions consuming a value
system.cpu19.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu19.iew.wb_rate                     3.221956                       # insts written-back per cycle
system.cpu19.iew.wb_fanout                   0.635111                       # average fanout of values written-back
system.cpu19.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu19.commit.commitSquashedInsts          3727                       # The number of squashed insts skipped by commit
system.cpu19.commit.commitNonSpecStalls            38                       # The number of times commit has been forced to stall to communicate backwards
system.cpu19.commit.branchMispredicts             216                       # The number of times a branch was mispredicted
system.cpu19.commit.committed_per_cycle::samples        61121                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::mean     3.321559                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::stdev     3.340999                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::0        16665     27.27%     27.27% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::1        16204     26.51%     53.78% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::2         2064      3.38%     57.15% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::3          850      1.39%     58.54% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::4          197      0.32%     58.87% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::5         6424     10.51%     69.38% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::6          228      0.37%     69.75% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::7         2053      3.36%     73.11% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::8        16436     26.89%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu19.commit.committed_per_cycle::total        61121                       # Number of insts commited each cycle
system.cpu19.commit.committedInsts             202535                       # Number of instructions committed
system.cpu19.commit.committedOps               203017                       # Number of ops (including micro ops) committed
system.cpu19.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu19.commit.refs                        43871                       # Number of memory references committed
system.cpu19.commit.loads                       43232                       # Number of loads committed
system.cpu19.commit.membars                        19                       # Number of memory barriers committed
system.cpu19.commit.branches                    27796                       # Number of branches committed
system.cpu19.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu19.commit.int_insts                  175284                       # Number of committed integer instructions.
system.cpu19.commit.function_calls                 41                       # Number of function calls committed.
system.cpu19.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IntAlu         134567     66.28%     66.28% # Class of committed instruction
system.cpu19.commit.op_class_0::IntMult         24579     12.11%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::IntDiv              0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatCvt            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatMult            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatDiv            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::FloatSqrt            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAdd             0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAddAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdAlu             0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCmp             0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdCvt             0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMisc            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMult            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdMultAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShift            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdShiftAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdSqrt            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAdd            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatAlu            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCmp            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatCvt            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatDiv            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMisc            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMult            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.39% # Class of committed instruction
system.cpu19.commit.op_class_0::MemRead         43232     21.29%     99.69% # Class of committed instruction
system.cpu19.commit.op_class_0::MemWrite          639      0.31%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu19.commit.op_class_0::total          203017                       # Class of committed instruction
system.cpu19.commit.bw_lim_events               16436                       # number cycles where commit BW limit reached
system.cpu19.rob.rob_reads                     251312                       # The number of ROB reads
system.cpu19.rob.rob_writes                    414096                       # The number of ROB writes
system.cpu19.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu19.idleCycles                          1871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu19.quiesceCycles                     236085                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu19.committedInsts                    202535                       # Number of Instructions Simulated
system.cpu19.committedOps                      203017                       # Number of Ops (including micro ops) Simulated
system.cpu19.cpi                             0.313654                       # CPI: Cycles Per Instruction
system.cpu19.cpi_total                       0.313654                       # CPI: Total CPI of All Threads
system.cpu19.ipc                             3.188222                       # IPC: Instructions Per Cycle
system.cpu19.ipc_total                       3.188222                       # IPC: Total IPC of All Threads
system.cpu19.int_regfile_reads                 326270                       # number of integer regfile reads
system.cpu19.int_regfile_writes                146805                       # number of integer regfile writes
system.cpu19.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu19.cc_regfile_reads                  768390                       # number of cc regfile reads
system.cpu19.cc_regfile_writes                 166662                       # number of cc regfile writes
system.cpu19.misc_regfile_reads                 51476                       # number of misc regfile reads
system.cpu19.misc_regfile_writes                   43                       # number of misc regfile writes
system.cpu19.dcache.tags.replacements             345                       # number of replacements
system.cpu19.dcache.tags.tagsinuse          78.259349                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs             42062                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs             899                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs           46.787542                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::cpu19.data    78.259349                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::cpu19.data     0.076425                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.076425                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses           89970                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses          89970                       # Number of data accesses
system.cpu19.dcache.ReadReq_hits::cpu19.data        41702                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total         41702                       # number of ReadReq hits
system.cpu19.dcache.WriteReq_hits::cpu19.data          354                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total          354                       # number of WriteReq hits
system.cpu19.dcache.SoftPFReq_hits::cpu19.data            2                       # number of SoftPFReq hits
system.cpu19.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu19.dcache.demand_hits::cpu19.data        42056                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total          42056                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::cpu19.data        42058                       # number of overall hits
system.cpu19.dcache.overall_hits::total         42058                       # number of overall hits
system.cpu19.dcache.ReadReq_misses::cpu19.data         2171                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total         2171                       # number of ReadReq misses
system.cpu19.dcache.WriteReq_misses::cpu19.data          272                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu19.dcache.SoftPFReq_misses::cpu19.data            4                       # number of SoftPFReq misses
system.cpu19.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu19.dcache.LoadLockedReq_misses::cpu19.data           11                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu19.dcache.StoreCondReq_misses::cpu19.data            8                       # number of StoreCondReq misses
system.cpu19.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu19.dcache.demand_misses::cpu19.data         2443                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total         2443                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::cpu19.data         2447                       # number of overall misses
system.cpu19.dcache.overall_misses::total         2447                       # number of overall misses
system.cpu19.dcache.ReadReq_miss_latency::cpu19.data     62454992                       # number of ReadReq miss cycles
system.cpu19.dcache.ReadReq_miss_latency::total     62454992                       # number of ReadReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::cpu19.data      9066000                       # number of WriteReq miss cycles
system.cpu19.dcache.WriteReq_miss_latency::total      9066000                       # number of WriteReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::cpu19.data       114422                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.LoadLockedReq_miss_latency::total       114422                       # number of LoadLockedReq miss cycles
system.cpu19.dcache.StoreCondReq_miss_latency::cpu19.data        12000                       # number of StoreCondReq miss cycles
system.cpu19.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu19.dcache.StoreCondFailReq_miss_latency::cpu19.data        36499                       # number of StoreCondFailReq miss cycles
system.cpu19.dcache.StoreCondFailReq_miss_latency::total        36499                       # number of StoreCondFailReq miss cycles
system.cpu19.dcache.demand_miss_latency::cpu19.data     71520992                       # number of demand (read+write) miss cycles
system.cpu19.dcache.demand_miss_latency::total     71520992                       # number of demand (read+write) miss cycles
system.cpu19.dcache.overall_miss_latency::cpu19.data     71520992                       # number of overall miss cycles
system.cpu19.dcache.overall_miss_latency::total     71520992                       # number of overall miss cycles
system.cpu19.dcache.ReadReq_accesses::cpu19.data        43873                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total        43873                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::cpu19.data          626                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total          626                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::cpu19.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::cpu19.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::cpu19.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.demand_accesses::cpu19.data        44499                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total        44499                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::cpu19.data        44505                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total        44505                       # number of overall (read+write) accesses
system.cpu19.dcache.ReadReq_miss_rate::cpu19.data     0.049484                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.049484                       # miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_miss_rate::cpu19.data     0.434505                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.434505                       # miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::cpu19.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::cpu19.data            1                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::cpu19.data            1                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.demand_miss_rate::cpu19.data     0.054900                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.054900                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::cpu19.data     0.054983                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.054983                       # miss rate for overall accesses
system.cpu19.dcache.ReadReq_avg_miss_latency::cpu19.data 28767.845233                       # average ReadReq miss latency
system.cpu19.dcache.ReadReq_avg_miss_latency::total 28767.845233                       # average ReadReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::cpu19.data 33330.882353                       # average WriteReq miss latency
system.cpu19.dcache.WriteReq_avg_miss_latency::total 33330.882353                       # average WriteReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::cpu19.data        10402                       # average LoadLockedReq miss latency
system.cpu19.dcache.LoadLockedReq_avg_miss_latency::total        10402                       # average LoadLockedReq miss latency
system.cpu19.dcache.StoreCondReq_avg_miss_latency::cpu19.data         1500                       # average StoreCondReq miss latency
system.cpu19.dcache.StoreCondReq_avg_miss_latency::total         1500                       # average StoreCondReq miss latency
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::cpu19.data          inf                       # average StoreCondFailReq miss latency
system.cpu19.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu19.dcache.demand_avg_miss_latency::cpu19.data 29275.887024                       # average overall miss latency
system.cpu19.dcache.demand_avg_miss_latency::total 29275.887024                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::cpu19.data 29228.031058                       # average overall miss latency
system.cpu19.dcache.overall_avg_miss_latency::total 29228.031058                       # average overall miss latency
system.cpu19.dcache.blocked_cycles::no_mshrs        12256                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets          217                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs             507                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs    24.173570                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets          217                       # average number of cycles each access was blocked
system.cpu19.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu19.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu19.dcache.writebacks::writebacks          140                       # number of writebacks
system.cpu19.dcache.writebacks::total             140                       # number of writebacks
system.cpu19.dcache.ReadReq_mshr_hits::cpu19.data         1399                       # number of ReadReq MSHR hits
system.cpu19.dcache.ReadReq_mshr_hits::total         1399                       # number of ReadReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::cpu19.data          140                       # number of WriteReq MSHR hits
system.cpu19.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu19.dcache.demand_mshr_hits::cpu19.data         1539                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.demand_mshr_hits::total         1539                       # number of demand (read+write) MSHR hits
system.cpu19.dcache.overall_mshr_hits::cpu19.data         1539                       # number of overall MSHR hits
system.cpu19.dcache.overall_mshr_hits::total         1539                       # number of overall MSHR hits
system.cpu19.dcache.ReadReq_mshr_misses::cpu19.data          772                       # number of ReadReq MSHR misses
system.cpu19.dcache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::cpu19.data          132                       # number of WriteReq MSHR misses
system.cpu19.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu19.dcache.SoftPFReq_mshr_misses::cpu19.data            3                       # number of SoftPFReq MSHR misses
system.cpu19.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::cpu19.data           11                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu19.dcache.StoreCondReq_mshr_misses::cpu19.data            8                       # number of StoreCondReq MSHR misses
system.cpu19.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu19.dcache.demand_mshr_misses::cpu19.data          904                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.demand_mshr_misses::total          904                       # number of demand (read+write) MSHR misses
system.cpu19.dcache.overall_mshr_misses::cpu19.data          907                       # number of overall MSHR misses
system.cpu19.dcache.overall_mshr_misses::total          907                       # number of overall MSHR misses
system.cpu19.dcache.ReadReq_mshr_miss_latency::cpu19.data     29028502                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_latency::total     29028502                       # number of ReadReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::cpu19.data      3367000                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.WriteReq_mshr_miss_latency::total      3367000                       # number of WriteReq MSHR miss cycles
system.cpu19.dcache.SoftPFReq_mshr_miss_latency::cpu19.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu19.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::cpu19.data        92078                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.LoadLockedReq_mshr_miss_latency::total        92078                       # number of LoadLockedReq MSHR miss cycles
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::cpu19.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu19.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::cpu19.data        28001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu19.dcache.StoreCondFailReq_mshr_miss_latency::total        28001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::cpu19.data     32395502                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.demand_mshr_miss_latency::total     32395502                       # number of demand (read+write) MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::cpu19.data     32412002                       # number of overall MSHR miss cycles
system.cpu19.dcache.overall_mshr_miss_latency::total     32412002                       # number of overall MSHR miss cycles
system.cpu19.dcache.ReadReq_mshr_miss_rate::cpu19.data     0.017596                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_mshr_miss_rate::total     0.017596                       # mshr miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::cpu19.data     0.210863                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_mshr_miss_rate::total     0.210863                       # mshr miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_mshr_miss_rate::cpu19.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::cpu19.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::cpu19.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu19.dcache.demand_mshr_miss_rate::cpu19.data     0.020315                       # mshr miss rate for demand accesses
system.cpu19.dcache.demand_mshr_miss_rate::total     0.020315                       # mshr miss rate for demand accesses
system.cpu19.dcache.overall_mshr_miss_rate::cpu19.data     0.020380                       # mshr miss rate for overall accesses
system.cpu19.dcache.overall_mshr_miss_rate::total     0.020380                       # mshr miss rate for overall accesses
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::cpu19.data 37601.686528                       # average ReadReq mshr miss latency
system.cpu19.dcache.ReadReq_avg_mshr_miss_latency::total 37601.686528                       # average ReadReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::cpu19.data 25507.575758                       # average WriteReq mshr miss latency
system.cpu19.dcache.WriteReq_avg_mshr_miss_latency::total 25507.575758                       # average WriteReq mshr miss latency
system.cpu19.dcache.SoftPFReq_avg_mshr_miss_latency::cpu19.data         5500                       # average SoftPFReq mshr miss latency
system.cpu19.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu19.data  8370.727273                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8370.727273                       # average LoadLockedReq mshr miss latency
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::cpu19.data   937.500000                       # average StoreCondReq mshr miss latency
system.cpu19.dcache.StoreCondReq_avg_mshr_miss_latency::total   937.500000                       # average StoreCondReq mshr miss latency
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu19.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu19.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::cpu19.data 35835.732301                       # average overall mshr miss latency
system.cpu19.dcache.demand_avg_mshr_miss_latency::total 35835.732301                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::cpu19.data 35735.393605                       # average overall mshr miss latency
system.cpu19.dcache.overall_avg_mshr_miss_latency::total 35735.393605                       # average overall mshr miss latency
system.cpu19.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu19.icache.tags.replacements               0                       # number of replacements
system.cpu19.icache.tags.tagsinuse          10.375280                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs             17495                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs          312.410714                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::cpu19.inst    10.375280                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::cpu19.inst     0.020264                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.020264                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses           35180                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses          35180                       # Number of data accesses
system.cpu19.icache.ReadReq_hits::cpu19.inst        17495                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total         17495                       # number of ReadReq hits
system.cpu19.icache.demand_hits::cpu19.inst        17495                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total          17495                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::cpu19.inst        17495                       # number of overall hits
system.cpu19.icache.overall_hits::total         17495                       # number of overall hits
system.cpu19.icache.ReadReq_misses::cpu19.inst           67                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu19.icache.demand_misses::cpu19.inst           67                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::cpu19.inst           67                       # number of overall misses
system.cpu19.icache.overall_misses::total           67                       # number of overall misses
system.cpu19.icache.ReadReq_miss_latency::cpu19.inst      2020500                       # number of ReadReq miss cycles
system.cpu19.icache.ReadReq_miss_latency::total      2020500                       # number of ReadReq miss cycles
system.cpu19.icache.demand_miss_latency::cpu19.inst      2020500                       # number of demand (read+write) miss cycles
system.cpu19.icache.demand_miss_latency::total      2020500                       # number of demand (read+write) miss cycles
system.cpu19.icache.overall_miss_latency::cpu19.inst      2020500                       # number of overall miss cycles
system.cpu19.icache.overall_miss_latency::total      2020500                       # number of overall miss cycles
system.cpu19.icache.ReadReq_accesses::cpu19.inst        17562                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total        17562                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.demand_accesses::cpu19.inst        17562                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total        17562                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::cpu19.inst        17562                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total        17562                       # number of overall (read+write) accesses
system.cpu19.icache.ReadReq_miss_rate::cpu19.inst     0.003815                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.003815                       # miss rate for ReadReq accesses
system.cpu19.icache.demand_miss_rate::cpu19.inst     0.003815                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.003815                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::cpu19.inst     0.003815                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.003815                       # miss rate for overall accesses
system.cpu19.icache.ReadReq_avg_miss_latency::cpu19.inst 30156.716418                       # average ReadReq miss latency
system.cpu19.icache.ReadReq_avg_miss_latency::total 30156.716418                       # average ReadReq miss latency
system.cpu19.icache.demand_avg_miss_latency::cpu19.inst 30156.716418                       # average overall miss latency
system.cpu19.icache.demand_avg_miss_latency::total 30156.716418                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::cpu19.inst 30156.716418                       # average overall miss latency
system.cpu19.icache.overall_avg_miss_latency::total 30156.716418                       # average overall miss latency
system.cpu19.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.fast_writes                     0                       # number of fast writes performed
system.cpu19.icache.cache_copies                    0                       # number of cache copies performed
system.cpu19.icache.ReadReq_mshr_hits::cpu19.inst           11                       # number of ReadReq MSHR hits
system.cpu19.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu19.icache.demand_mshr_hits::cpu19.inst           11                       # number of demand (read+write) MSHR hits
system.cpu19.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu19.icache.overall_mshr_hits::cpu19.inst           11                       # number of overall MSHR hits
system.cpu19.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu19.icache.ReadReq_mshr_misses::cpu19.inst           56                       # number of ReadReq MSHR misses
system.cpu19.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu19.icache.demand_mshr_misses::cpu19.inst           56                       # number of demand (read+write) MSHR misses
system.cpu19.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu19.icache.overall_mshr_misses::cpu19.inst           56                       # number of overall MSHR misses
system.cpu19.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu19.icache.ReadReq_mshr_miss_latency::cpu19.inst      1713500                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_latency::total      1713500                       # number of ReadReq MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::cpu19.inst      1713500                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.demand_mshr_miss_latency::total      1713500                       # number of demand (read+write) MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::cpu19.inst      1713500                       # number of overall MSHR miss cycles
system.cpu19.icache.overall_mshr_miss_latency::total      1713500                       # number of overall MSHR miss cycles
system.cpu19.icache.ReadReq_mshr_miss_rate::cpu19.inst     0.003189                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_mshr_miss_rate::total     0.003189                       # mshr miss rate for ReadReq accesses
system.cpu19.icache.demand_mshr_miss_rate::cpu19.inst     0.003189                       # mshr miss rate for demand accesses
system.cpu19.icache.demand_mshr_miss_rate::total     0.003189                       # mshr miss rate for demand accesses
system.cpu19.icache.overall_mshr_miss_rate::cpu19.inst     0.003189                       # mshr miss rate for overall accesses
system.cpu19.icache.overall_mshr_miss_rate::total     0.003189                       # mshr miss rate for overall accesses
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::cpu19.inst 30598.214286                       # average ReadReq mshr miss latency
system.cpu19.icache.ReadReq_avg_mshr_miss_latency::total 30598.214286                       # average ReadReq mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::cpu19.inst 30598.214286                       # average overall mshr miss latency
system.cpu19.icache.demand_avg_mshr_miss_latency::total 30598.214286                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::cpu19.inst 30598.214286                       # average overall mshr miss latency
system.cpu19.icache.overall_avg_mshr_miss_latency::total 30598.214286                       # average overall mshr miss latency
system.cpu19.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu20.branchPred.lookups                 26651                       # Number of BP lookups
system.cpu20.branchPred.condPredicted           26290                       # Number of conditional branches predicted
system.cpu20.branchPred.condIncorrect             242                       # Number of conditional branches incorrect
system.cpu20.branchPred.BTBLookups              22221                       # Number of BTB lookups
system.cpu20.branchPred.BTBHits                 17433                       # Number of BTB hits
system.cpu20.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu20.branchPred.BTBHitPct           78.452815                       # BTB Hit Percentage
system.cpu20.branchPred.usedRAS                   115                       # Number of times the RAS was used to get a target.
system.cpu20.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu20.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.inst_hits                          0                       # ITB inst hits
system.cpu20.dtb.inst_misses                        0                       # ITB inst misses
system.cpu20.dtb.read_hits                          0                       # DTB read hits
system.cpu20.dtb.read_misses                        0                       # DTB read misses
system.cpu20.dtb.write_hits                         0                       # DTB write hits
system.cpu20.dtb.write_misses                       0                       # DTB write misses
system.cpu20.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.read_accesses                      0                       # DTB read accesses
system.cpu20.dtb.write_accesses                     0                       # DTB write accesses
system.cpu20.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.dtb.hits                               0                       # DTB hits
system.cpu20.dtb.misses                             0                       # DTB misses
system.cpu20.dtb.accesses                           0                       # DTB accesses
system.cpu20.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.itb.walker.walks                       0                       # Table walker walks requested
system.cpu20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.inst_hits                          0                       # ITB inst hits
system.cpu20.itb.inst_misses                        0                       # ITB inst misses
system.cpu20.itb.read_hits                          0                       # DTB read hits
system.cpu20.itb.read_misses                        0                       # DTB read misses
system.cpu20.itb.write_hits                         0                       # DTB write hits
system.cpu20.itb.write_misses                       0                       # DTB write misses
system.cpu20.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu20.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.read_accesses                      0                       # DTB read accesses
system.cpu20.itb.write_accesses                     0                       # DTB write accesses
system.cpu20.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.itb.hits                               0                       # DTB hits
system.cpu20.itb.misses                             0                       # DTB misses
system.cpu20.itb.accesses                           0                       # DTB accesses
system.cpu20.numCycles                          62980                       # number of cpu cycles simulated
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.fetch.icacheStallCycles            18432                       # Number of cycles fetch is stalled on an Icache miss
system.cpu20.fetch.Insts                       201337                       # Number of instructions fetch has processed
system.cpu20.fetch.Branches                     26651                       # Number of branches that fetch encountered
system.cpu20.fetch.predictedBranches            17548                       # Number of branches that fetch has predicted taken
system.cpu20.fetch.Cycles                       42419                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu20.fetch.SquashCycles                   523                       # Number of cycles fetch has spent squashing
system.cpu20.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu20.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu20.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu20.fetch.CacheLines                   17549                       # Number of cache lines fetched
system.cpu20.fetch.IcacheSquashes                  69                       # Number of outstanding Icache misses that were squashed
system.cpu20.fetch.rateDist::samples            61120                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::mean            3.317539                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::stdev           3.766185                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::0                  33583     54.95%     54.95% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::1                    531      0.87%     55.81% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::2                    207      0.34%     56.15% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::3                    265      0.43%     56.59% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::4                    351      0.57%     57.16% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::5                    262      0.43%     57.59% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::6                    284      0.46%     58.05% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::7                   8486     13.88%     71.94% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::8                  17151     28.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.rateDist::total              61120                       # Number of instructions fetched each cycle (Total)
system.cpu20.fetch.branchRate                0.423166                       # Number of branch fetches per cycle
system.cpu20.fetch.rate                      3.196840                       # Number of inst fetches per cycle
system.cpu20.decode.IdleCycles                  17278                       # Number of cycles decode is idle
system.cpu20.decode.BlockedCycles               17179                       # Number of cycles decode is blocked
system.cpu20.decode.RunCycles                   24116                       # Number of cycles decode is running
system.cpu20.decode.UnblockCycles                2314                       # Number of cycles decode is unblocking
system.cpu20.decode.SquashCycles                  232                       # Number of cycles decode is squashing
system.cpu20.decode.BranchResolved                165                       # Number of times decode resolved a branch
system.cpu20.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu20.decode.DecodedInsts               201005                       # Number of instructions handled by decode
system.cpu20.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu20.rename.SquashCycles                  232                       # Number of cycles rename is squashing
system.cpu20.rename.IdleCycles                  18194                       # Number of cycles rename is idle
system.cpu20.rename.BlockCycles                  9210                       # Number of cycles rename is blocking
system.cpu20.rename.serializeStallCycles         1768                       # count of cycles rename stalled for serializing inst
system.cpu20.rename.RunCycles                   25269                       # Number of cycles rename is running
system.cpu20.rename.UnblockCycles                6446                       # Number of cycles rename is unblocking
system.cpu20.rename.RenamedInsts               199563                       # Number of instructions processed by rename
system.cpu20.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu20.rename.IQFullEvents                 4755                       # Number of times rename has blocked due to IQ full
system.cpu20.rename.LQFullEvents                  884                       # Number of times rename has blocked due to LQ full
system.cpu20.rename.RenamedOperands            301571                       # Number of destination operands rename has renamed
system.cpu20.rename.RenameLookups              979615                       # Number of register rename lookups that rename has made
system.cpu20.rename.int_rename_lookups         310110                       # Number of integer rename lookups
system.cpu20.rename.CommittedMaps              295256                       # Number of HB maps that are committed
system.cpu20.rename.UndoneMaps                   6300                       # Number of HB maps that are undone due to squashing
system.cpu20.rename.serializingInsts               48                       # count of serializing insts renamed
system.cpu20.rename.tempSerializingInsts           49                       # count of temporary serializing insts renamed
system.cpu20.rename.skidInsts                   12403                       # count of insts added to the skid buffer
system.cpu20.memDep0.insertedLoads              43164                       # Number of loads inserted to the mem dependence unit.
system.cpu20.memDep0.insertedStores              1046                       # Number of stores inserted to the mem dependence unit.
system.cpu20.memDep0.conflictingLoads             368                       # Number of conflicting loads.
system.cpu20.memDep0.conflictingStores            133                       # Number of conflicting stores.
system.cpu20.iq.iqInstsAdded                   198094                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu20.iq.iqNonSpecInstsAdded                63                       # Number of non-speculative instructions added to the IQ
system.cpu20.iq.iqInstsIssued                  204323                       # Number of instructions issued
system.cpu20.iq.iqSquashedInstsIssued              66                       # Number of squashed instructions issued
system.cpu20.iq.iqSquashedInstsExamined          3673                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu20.iq.iqSquashedOperandsExamined         9802                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu20.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu20.iq.issued_per_cycle::samples        61120                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::mean       3.342981                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::stdev      2.827655                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::0             11591     18.96%     18.96% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::1             11704     19.15%     38.11% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::2              3478      5.69%     43.80% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::3             11588     18.96%     62.76% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::4              3250      5.32%     68.08% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::5              1351      2.21%     70.29% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::6              2869      4.69%     74.99% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::7              8382     13.71%     88.70% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::8              6907     11.30%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu20.iq.issued_per_cycle::total         61120                       # Number of insts issued each cycle
system.cpu20.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntAlu                  6956     49.48%     49.48% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntMult                 5535     39.38%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::IntDiv                     0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatAdd                   0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCmp                   0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatCvt                   0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatMult                  0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatDiv                   0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::FloatSqrt                  0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAdd                    0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAddAcc                 0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdAlu                    0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCmp                    0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdCvt                    0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMisc                   0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMult                   0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdMultAcc                0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShift                  0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdShiftAcc               0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdSqrt                   0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAdd               0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatAlu               0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCmp               0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatCvt               0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatDiv               0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMisc              0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMult              0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::SimdFloatSqrt              0      0.00%     88.86% # attempts to use FU when none available
system.cpu20.iq.fu_full::MemRead                 1541     10.96%     99.82% # attempts to use FU when none available
system.cpu20.iq.fu_full::MemWrite                  25      0.18%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu20.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IntAlu              128458     62.87%     62.87% # Type of FU issued
system.cpu20.iq.FU_type_0::IntMult              24580     12.03%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::IntDiv                   0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatAdd                 0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCmp                 0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatCvt                 0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatMult                0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatDiv                 0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::FloatSqrt                0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAdd                  0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAddAcc               0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdAlu                  0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCmp                  0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdCvt                  0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMisc                 0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMult                 0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdMultAcc              0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShift                0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdSqrt                 0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMult            0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.90% # Type of FU issued
system.cpu20.iq.FU_type_0::MemRead              50466     24.70%     99.60% # Type of FU issued
system.cpu20.iq.FU_type_0::MemWrite               819      0.40%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu20.iq.FU_type_0::total               204323                       # Type of FU issued
system.cpu20.iq.rate                         3.244252                       # Inst issue rate
system.cpu20.iq.fu_busy_cnt                     14057                       # FU busy when requested
system.cpu20.iq.fu_busy_rate                 0.068798                       # FU busy rate (busy events/executed inst)
system.cpu20.iq.int_inst_queue_reads           483889                       # Number of integer instruction queue reads
system.cpu20.iq.int_inst_queue_writes          201845                       # Number of integer instruction queue writes
system.cpu20.iq.int_inst_queue_wakeup_accesses       196036                       # Number of integer instruction queue wakeup accesses
system.cpu20.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu20.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu20.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu20.iq.int_alu_accesses               218380                       # Number of integer alu accesses
system.cpu20.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu20.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu20.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu20.iew.lsq.thread0.squashedLoads         1002                       # Number of loads squashed
system.cpu20.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu20.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu20.iew.lsq.thread0.squashedStores          400                       # Number of stores squashed
system.cpu20.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu20.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu20.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu20.iew.lsq.thread0.cacheBlocked         7446                       # Number of times an access to memory failed due to the cache being blocked
system.cpu20.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu20.iew.iewSquashCycles                  232                       # Number of cycles IEW is squashing
system.cpu20.iew.iewBlockCycles                  4542                       # Number of cycles IEW is blocking
system.cpu20.iew.iewUnblockCycles                1422                       # Number of cycles IEW is unblocking
system.cpu20.iew.iewDispatchedInsts            198160                       # Number of instructions dispatched to IQ
system.cpu20.iew.iewDispSquashedInsts              51                       # Number of squashed instructions skipped by dispatch
system.cpu20.iew.iewDispLoadInsts               43164                       # Number of dispatched load instructions
system.cpu20.iew.iewDispStoreInsts               1046                       # Number of dispatched store instructions
system.cpu20.iew.iewDispNonSpecInsts               36                       # Number of dispatched non-speculative instructions
system.cpu20.iew.iewIQFullEvents                   43                       # Number of times the IQ has become full, causing a stall
system.cpu20.iew.iewLSQFullEvents                 980                       # Number of times the LSQ has become full, causing a stall
system.cpu20.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu20.iew.predictedTakenIncorrect          146                       # Number of branches that were predicted taken incorrectly
system.cpu20.iew.predictedNotTakenIncorrect           72                       # Number of branches that were predicted not taken incorrectly
system.cpu20.iew.branchMispredicts                218                       # Number of branch mispredicts detected at execute
system.cpu20.iew.iewExecutedInsts              203963                       # Number of executed instructions
system.cpu20.iew.iewExecLoadInsts               50303                       # Number of load instructions executed
system.cpu20.iew.iewExecSquashedInsts             360                       # Number of squashed instructions skipped in execute
system.cpu20.iew.exec_swp                           0                       # number of swp insts executed
system.cpu20.iew.exec_nop                           3                       # number of nop insts executed
system.cpu20.iew.exec_refs                      51081                       # number of memory reference insts executed
system.cpu20.iew.exec_branches                  25905                       # Number of branches executed
system.cpu20.iew.exec_stores                      778                       # Number of stores executed
system.cpu20.iew.exec_rate                   3.238536                       # Inst execution rate
system.cpu20.iew.wb_sent                       196105                       # cumulative count of insts sent to commit
system.cpu20.iew.wb_count                      196036                       # cumulative count of insts written-back
system.cpu20.iew.wb_producers                  157213                       # num instructions producing a value
system.cpu20.iew.wb_consumers                  244622                       # num instructions consuming a value
system.cpu20.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu20.iew.wb_rate                     3.112671                       # insts written-back per cycle
system.cpu20.iew.wb_fanout                   0.642677                       # average fanout of values written-back
system.cpu20.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu20.commit.commitSquashedInsts          3612                       # The number of squashed insts skipped by commit
system.cpu20.commit.commitNonSpecStalls            49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu20.commit.branchMispredicts             213                       # The number of times a branch was mispredicted
system.cpu20.commit.committed_per_cycle::samples        60602                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::mean     3.209201                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::stdev     3.313904                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::0        17297     28.54%     28.54% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::1        16111     26.58%     55.13% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::2         2056      3.39%     58.52% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::3          855      1.41%     59.93% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::4          217      0.36%     60.29% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::5         6498     10.72%     71.01% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::6          221      0.36%     71.38% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::7         1764      2.91%     74.29% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::8        15583     25.71%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu20.commit.committed_per_cycle::total        60602                       # Number of insts commited each cycle
system.cpu20.commit.committedInsts             194011                       # Number of instructions committed
system.cpu20.commit.committedOps               194484                       # Number of ops (including micro ops) committed
system.cpu20.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu20.commit.refs                        42808                       # Number of memory references committed
system.cpu20.commit.loads                       42162                       # Number of loads committed
system.cpu20.commit.membars                        18                       # Number of memory barriers committed
system.cpu20.commit.branches                    25663                       # Number of branches committed
system.cpu20.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu20.commit.int_insts                  168883                       # Number of committed integer instructions.
system.cpu20.commit.function_calls                 40                       # Number of function calls committed.
system.cpu20.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IntAlu         127097     65.35%     65.35% # Class of committed instruction
system.cpu20.commit.op_class_0::IntMult         24579     12.64%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::IntDiv              0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatAdd            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCmp            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatCvt            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatMult            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatDiv            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::FloatSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAdd             0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAddAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdAlu             0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCmp             0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdCvt             0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMisc            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMult            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdMultAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShift            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdShiftAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAdd            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatAlu            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCmp            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatCvt            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatDiv            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMisc            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMult            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu20.commit.op_class_0::MemRead         42162     21.68%     99.67% # Class of committed instruction
system.cpu20.commit.op_class_0::MemWrite          646      0.33%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu20.commit.op_class_0::total          194484                       # Class of committed instruction
system.cpu20.commit.bw_lim_events               15583                       # number cycles where commit BW limit reached
system.cpu20.rob.rob_reads                     242998                       # The number of ROB reads
system.cpu20.rob.rob_writes                    396792                       # The number of ROB writes
system.cpu20.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu20.idleCycles                          1860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu20.quiesceCycles                     236631                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu20.committedInsts                    194011                       # Number of Instructions Simulated
system.cpu20.committedOps                      194484                       # Number of Ops (including micro ops) Simulated
system.cpu20.cpi                             0.324621                       # CPI: Cycles Per Instruction
system.cpu20.cpi_total                       0.324621                       # CPI: Total CPI of All Threads
system.cpu20.ipc                             3.080518                       # IPC: Instructions Per Cycle
system.cpu20.ipc_total                       3.080518                       # IPC: Total IPC of All Threads
system.cpu20.int_regfile_reads                 314384                       # number of integer regfile reads
system.cpu20.int_regfile_writes                143567                       # number of integer regfile writes
system.cpu20.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu20.cc_regfile_reads                  739257                       # number of cc regfile reads
system.cpu20.cc_regfile_writes                 153723                       # number of cc regfile writes
system.cpu20.misc_regfile_reads                 50447                       # number of misc regfile reads
system.cpu20.misc_regfile_writes                   91                       # number of misc regfile writes
system.cpu20.dcache.tags.replacements             339                       # number of replacements
system.cpu20.dcache.tags.tagsinuse          78.183612                       # Cycle average of tags in use
system.cpu20.dcache.tags.total_refs             41067                       # Total number of references to valid blocks.
system.cpu20.dcache.tags.sampled_refs             895                       # Sample count of references to valid blocks.
system.cpu20.dcache.tags.avg_refs           45.884916                       # Average number of references to valid blocks.
system.cpu20.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu20.dcache.tags.occ_blocks::cpu20.data    78.183612                       # Average occupied blocks per requestor
system.cpu20.dcache.tags.occ_percent::cpu20.data     0.076351                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_percent::total     0.076351                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu20.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu20.dcache.tags.tag_accesses           87817                       # Number of tag accesses
system.cpu20.dcache.tags.data_accesses          87817                       # Number of data accesses
system.cpu20.dcache.ReadReq_hits::cpu20.data        40713                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_hits::total         40713                       # number of ReadReq hits
system.cpu20.dcache.WriteReq_hits::cpu20.data          347                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_hits::total          347                       # number of WriteReq hits
system.cpu20.dcache.SoftPFReq_hits::cpu20.data            2                       # number of SoftPFReq hits
system.cpu20.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu20.dcache.demand_hits::cpu20.data        41060                       # number of demand (read+write) hits
system.cpu20.dcache.demand_hits::total          41060                       # number of demand (read+write) hits
system.cpu20.dcache.overall_hits::cpu20.data        41062                       # number of overall hits
system.cpu20.dcache.overall_hits::total         41062                       # number of overall hits
system.cpu20.dcache.ReadReq_misses::cpu20.data         2077                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_misses::total         2077                       # number of ReadReq misses
system.cpu20.dcache.WriteReq_misses::cpu20.data          274                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu20.dcache.SoftPFReq_misses::cpu20.data            4                       # number of SoftPFReq misses
system.cpu20.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu20.dcache.LoadLockedReq_misses::cpu20.data           23                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu20.dcache.StoreCondReq_misses::cpu20.data            5                       # number of StoreCondReq misses
system.cpu20.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu20.dcache.demand_misses::cpu20.data         2351                       # number of demand (read+write) misses
system.cpu20.dcache.demand_misses::total         2351                       # number of demand (read+write) misses
system.cpu20.dcache.overall_misses::cpu20.data         2355                       # number of overall misses
system.cpu20.dcache.overall_misses::total         2355                       # number of overall misses
system.cpu20.dcache.ReadReq_miss_latency::cpu20.data     61745988                       # number of ReadReq miss cycles
system.cpu20.dcache.ReadReq_miss_latency::total     61745988                       # number of ReadReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::cpu20.data      9485751                       # number of WriteReq miss cycles
system.cpu20.dcache.WriteReq_miss_latency::total      9485751                       # number of WriteReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::cpu20.data       301930                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.LoadLockedReq_miss_latency::total       301930                       # number of LoadLockedReq miss cycles
system.cpu20.dcache.StoreCondReq_miss_latency::cpu20.data        13000                       # number of StoreCondReq miss cycles
system.cpu20.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu20.dcache.StoreCondFailReq_miss_latency::cpu20.data        33000                       # number of StoreCondFailReq miss cycles
system.cpu20.dcache.StoreCondFailReq_miss_latency::total        33000                       # number of StoreCondFailReq miss cycles
system.cpu20.dcache.demand_miss_latency::cpu20.data     71231739                       # number of demand (read+write) miss cycles
system.cpu20.dcache.demand_miss_latency::total     71231739                       # number of demand (read+write) miss cycles
system.cpu20.dcache.overall_miss_latency::cpu20.data     71231739                       # number of overall miss cycles
system.cpu20.dcache.overall_miss_latency::total     71231739                       # number of overall miss cycles
system.cpu20.dcache.ReadReq_accesses::cpu20.data        42790                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_accesses::total        42790                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::cpu20.data          621                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::total          621                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::cpu20.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::cpu20.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::cpu20.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.demand_accesses::cpu20.data        43411                       # number of demand (read+write) accesses
system.cpu20.dcache.demand_accesses::total        43411                       # number of demand (read+write) accesses
system.cpu20.dcache.overall_accesses::cpu20.data        43417                       # number of overall (read+write) accesses
system.cpu20.dcache.overall_accesses::total        43417                       # number of overall (read+write) accesses
system.cpu20.dcache.ReadReq_miss_rate::cpu20.data     0.048539                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_miss_rate::total     0.048539                       # miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_miss_rate::cpu20.data     0.441224                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_miss_rate::total     0.441224                       # miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::cpu20.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::cpu20.data            1                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::cpu20.data            1                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.demand_miss_rate::cpu20.data     0.054157                       # miss rate for demand accesses
system.cpu20.dcache.demand_miss_rate::total     0.054157                       # miss rate for demand accesses
system.cpu20.dcache.overall_miss_rate::cpu20.data     0.054241                       # miss rate for overall accesses
system.cpu20.dcache.overall_miss_rate::total     0.054241                       # miss rate for overall accesses
system.cpu20.dcache.ReadReq_avg_miss_latency::cpu20.data 29728.448724                       # average ReadReq miss latency
system.cpu20.dcache.ReadReq_avg_miss_latency::total 29728.448724                       # average ReadReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::cpu20.data 34619.529197                       # average WriteReq miss latency
system.cpu20.dcache.WriteReq_avg_miss_latency::total 34619.529197                       # average WriteReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::cpu20.data 13127.391304                       # average LoadLockedReq miss latency
system.cpu20.dcache.LoadLockedReq_avg_miss_latency::total 13127.391304                       # average LoadLockedReq miss latency
system.cpu20.dcache.StoreCondReq_avg_miss_latency::cpu20.data         2600                       # average StoreCondReq miss latency
system.cpu20.dcache.StoreCondReq_avg_miss_latency::total         2600                       # average StoreCondReq miss latency
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::cpu20.data          inf                       # average StoreCondFailReq miss latency
system.cpu20.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu20.dcache.demand_avg_miss_latency::cpu20.data 30298.485325                       # average overall miss latency
system.cpu20.dcache.demand_avg_miss_latency::total 30298.485325                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::cpu20.data 30247.022930                       # average overall miss latency
system.cpu20.dcache.overall_avg_miss_latency::total 30247.022930                       # average overall miss latency
system.cpu20.dcache.blocked_cycles::no_mshrs        12310                       # number of cycles access was blocked
system.cpu20.dcache.blocked_cycles::no_targets          216                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_mshrs             507                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_mshrs    24.280079                       # average number of cycles each access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_targets          216                       # average number of cycles each access was blocked
system.cpu20.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu20.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu20.dcache.writebacks::writebacks          134                       # number of writebacks
system.cpu20.dcache.writebacks::total             134                       # number of writebacks
system.cpu20.dcache.ReadReq_mshr_hits::cpu20.data         1310                       # number of ReadReq MSHR hits
system.cpu20.dcache.ReadReq_mshr_hits::total         1310                       # number of ReadReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::cpu20.data          141                       # number of WriteReq MSHR hits
system.cpu20.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu20.dcache.demand_mshr_hits::cpu20.data         1451                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.demand_mshr_hits::total         1451                       # number of demand (read+write) MSHR hits
system.cpu20.dcache.overall_mshr_hits::cpu20.data         1451                       # number of overall MSHR hits
system.cpu20.dcache.overall_mshr_hits::total         1451                       # number of overall MSHR hits
system.cpu20.dcache.ReadReq_mshr_misses::cpu20.data          767                       # number of ReadReq MSHR misses
system.cpu20.dcache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::cpu20.data          133                       # number of WriteReq MSHR misses
system.cpu20.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu20.dcache.SoftPFReq_mshr_misses::cpu20.data            3                       # number of SoftPFReq MSHR misses
system.cpu20.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::cpu20.data           23                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu20.dcache.StoreCondReq_mshr_misses::cpu20.data            5                       # number of StoreCondReq MSHR misses
system.cpu20.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu20.dcache.demand_mshr_misses::cpu20.data          900                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.demand_mshr_misses::total          900                       # number of demand (read+write) MSHR misses
system.cpu20.dcache.overall_mshr_misses::cpu20.data          903                       # number of overall MSHR misses
system.cpu20.dcache.overall_mshr_misses::total          903                       # number of overall MSHR misses
system.cpu20.dcache.ReadReq_mshr_miss_latency::cpu20.data     28991002                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_latency::total     28991002                       # number of ReadReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::cpu20.data      3503750                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.WriteReq_mshr_miss_latency::total      3503750                       # number of WriteReq MSHR miss cycles
system.cpu20.dcache.SoftPFReq_mshr_miss_latency::cpu20.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu20.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::cpu20.data       250570                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.LoadLockedReq_mshr_miss_latency::total       250570                       # number of LoadLockedReq MSHR miss cycles
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::cpu20.data         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu20.dcache.StoreCondReq_mshr_miss_latency::total         8500                       # number of StoreCondReq MSHR miss cycles
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::cpu20.data        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu20.dcache.StoreCondFailReq_mshr_miss_latency::total        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::cpu20.data     32494752                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.demand_mshr_miss_latency::total     32494752                       # number of demand (read+write) MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::cpu20.data     32511252                       # number of overall MSHR miss cycles
system.cpu20.dcache.overall_mshr_miss_latency::total     32511252                       # number of overall MSHR miss cycles
system.cpu20.dcache.ReadReq_mshr_miss_rate::cpu20.data     0.017925                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_mshr_miss_rate::total     0.017925                       # mshr miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::cpu20.data     0.214171                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_mshr_miss_rate::total     0.214171                       # mshr miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_mshr_miss_rate::cpu20.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::cpu20.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::cpu20.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu20.dcache.demand_mshr_miss_rate::cpu20.data     0.020732                       # mshr miss rate for demand accesses
system.cpu20.dcache.demand_mshr_miss_rate::total     0.020732                       # mshr miss rate for demand accesses
system.cpu20.dcache.overall_mshr_miss_rate::cpu20.data     0.020798                       # mshr miss rate for overall accesses
system.cpu20.dcache.overall_mshr_miss_rate::total     0.020798                       # mshr miss rate for overall accesses
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::cpu20.data 37797.916558                       # average ReadReq mshr miss latency
system.cpu20.dcache.ReadReq_avg_mshr_miss_latency::total 37797.916558                       # average ReadReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::cpu20.data 26343.984962                       # average WriteReq mshr miss latency
system.cpu20.dcache.WriteReq_avg_mshr_miss_latency::total 26343.984962                       # average WriteReq mshr miss latency
system.cpu20.dcache.SoftPFReq_avg_mshr_miss_latency::cpu20.data         5500                       # average SoftPFReq mshr miss latency
system.cpu20.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu20.data 10894.347826                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10894.347826                       # average LoadLockedReq mshr miss latency
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::cpu20.data         1700                       # average StoreCondReq mshr miss latency
system.cpu20.dcache.StoreCondReq_avg_mshr_miss_latency::total         1700                       # average StoreCondReq mshr miss latency
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu20.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu20.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::cpu20.data 36105.280000                       # average overall mshr miss latency
system.cpu20.dcache.demand_avg_mshr_miss_latency::total 36105.280000                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::cpu20.data 36003.601329                       # average overall mshr miss latency
system.cpu20.dcache.overall_avg_mshr_miss_latency::total 36003.601329                       # average overall mshr miss latency
system.cpu20.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu20.icache.tags.replacements               0                       # number of replacements
system.cpu20.icache.tags.tagsinuse          10.298888                       # Cycle average of tags in use
system.cpu20.icache.tags.total_refs             17481                       # Total number of references to valid blocks.
system.cpu20.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu20.icache.tags.avg_refs          306.684211                       # Average number of references to valid blocks.
system.cpu20.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu20.icache.tags.occ_blocks::cpu20.inst    10.298888                       # Average occupied blocks per requestor
system.cpu20.icache.tags.occ_percent::cpu20.inst     0.020115                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_percent::total     0.020115                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu20.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu20.icache.tags.tag_accesses           35155                       # Number of tag accesses
system.cpu20.icache.tags.data_accesses          35155                       # Number of data accesses
system.cpu20.icache.ReadReq_hits::cpu20.inst        17481                       # number of ReadReq hits
system.cpu20.icache.ReadReq_hits::total         17481                       # number of ReadReq hits
system.cpu20.icache.demand_hits::cpu20.inst        17481                       # number of demand (read+write) hits
system.cpu20.icache.demand_hits::total          17481                       # number of demand (read+write) hits
system.cpu20.icache.overall_hits::cpu20.inst        17481                       # number of overall hits
system.cpu20.icache.overall_hits::total         17481                       # number of overall hits
system.cpu20.icache.ReadReq_misses::cpu20.inst           68                       # number of ReadReq misses
system.cpu20.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu20.icache.demand_misses::cpu20.inst           68                       # number of demand (read+write) misses
system.cpu20.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu20.icache.overall_misses::cpu20.inst           68                       # number of overall misses
system.cpu20.icache.overall_misses::total           68                       # number of overall misses
system.cpu20.icache.ReadReq_miss_latency::cpu20.inst      1910001                       # number of ReadReq miss cycles
system.cpu20.icache.ReadReq_miss_latency::total      1910001                       # number of ReadReq miss cycles
system.cpu20.icache.demand_miss_latency::cpu20.inst      1910001                       # number of demand (read+write) miss cycles
system.cpu20.icache.demand_miss_latency::total      1910001                       # number of demand (read+write) miss cycles
system.cpu20.icache.overall_miss_latency::cpu20.inst      1910001                       # number of overall miss cycles
system.cpu20.icache.overall_miss_latency::total      1910001                       # number of overall miss cycles
system.cpu20.icache.ReadReq_accesses::cpu20.inst        17549                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_accesses::total        17549                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.demand_accesses::cpu20.inst        17549                       # number of demand (read+write) accesses
system.cpu20.icache.demand_accesses::total        17549                       # number of demand (read+write) accesses
system.cpu20.icache.overall_accesses::cpu20.inst        17549                       # number of overall (read+write) accesses
system.cpu20.icache.overall_accesses::total        17549                       # number of overall (read+write) accesses
system.cpu20.icache.ReadReq_miss_rate::cpu20.inst     0.003875                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_miss_rate::total     0.003875                       # miss rate for ReadReq accesses
system.cpu20.icache.demand_miss_rate::cpu20.inst     0.003875                       # miss rate for demand accesses
system.cpu20.icache.demand_miss_rate::total     0.003875                       # miss rate for demand accesses
system.cpu20.icache.overall_miss_rate::cpu20.inst     0.003875                       # miss rate for overall accesses
system.cpu20.icache.overall_miss_rate::total     0.003875                       # miss rate for overall accesses
system.cpu20.icache.ReadReq_avg_miss_latency::cpu20.inst 28088.250000                       # average ReadReq miss latency
system.cpu20.icache.ReadReq_avg_miss_latency::total 28088.250000                       # average ReadReq miss latency
system.cpu20.icache.demand_avg_miss_latency::cpu20.inst 28088.250000                       # average overall miss latency
system.cpu20.icache.demand_avg_miss_latency::total 28088.250000                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::cpu20.inst 28088.250000                       # average overall miss latency
system.cpu20.icache.overall_avg_miss_latency::total 28088.250000                       # average overall miss latency
system.cpu20.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu20.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu20.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.icache.fast_writes                     0                       # number of fast writes performed
system.cpu20.icache.cache_copies                    0                       # number of cache copies performed
system.cpu20.icache.ReadReq_mshr_hits::cpu20.inst           11                       # number of ReadReq MSHR hits
system.cpu20.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu20.icache.demand_mshr_hits::cpu20.inst           11                       # number of demand (read+write) MSHR hits
system.cpu20.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu20.icache.overall_mshr_hits::cpu20.inst           11                       # number of overall MSHR hits
system.cpu20.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu20.icache.ReadReq_mshr_misses::cpu20.inst           57                       # number of ReadReq MSHR misses
system.cpu20.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu20.icache.demand_mshr_misses::cpu20.inst           57                       # number of demand (read+write) MSHR misses
system.cpu20.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu20.icache.overall_mshr_misses::cpu20.inst           57                       # number of overall MSHR misses
system.cpu20.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu20.icache.ReadReq_mshr_miss_latency::cpu20.inst      1731999                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_latency::total      1731999                       # number of ReadReq MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::cpu20.inst      1731999                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.demand_mshr_miss_latency::total      1731999                       # number of demand (read+write) MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::cpu20.inst      1731999                       # number of overall MSHR miss cycles
system.cpu20.icache.overall_mshr_miss_latency::total      1731999                       # number of overall MSHR miss cycles
system.cpu20.icache.ReadReq_mshr_miss_rate::cpu20.inst     0.003248                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_mshr_miss_rate::total     0.003248                       # mshr miss rate for ReadReq accesses
system.cpu20.icache.demand_mshr_miss_rate::cpu20.inst     0.003248                       # mshr miss rate for demand accesses
system.cpu20.icache.demand_mshr_miss_rate::total     0.003248                       # mshr miss rate for demand accesses
system.cpu20.icache.overall_mshr_miss_rate::cpu20.inst     0.003248                       # mshr miss rate for overall accesses
system.cpu20.icache.overall_mshr_miss_rate::total     0.003248                       # mshr miss rate for overall accesses
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::cpu20.inst 30385.947368                       # average ReadReq mshr miss latency
system.cpu20.icache.ReadReq_avg_mshr_miss_latency::total 30385.947368                       # average ReadReq mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::cpu20.inst 30385.947368                       # average overall mshr miss latency
system.cpu20.icache.demand_avg_mshr_miss_latency::total 30385.947368                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::cpu20.inst 30385.947368                       # average overall mshr miss latency
system.cpu20.icache.overall_avg_mshr_miss_latency::total 30385.947368                       # average overall mshr miss latency
system.cpu20.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu21.branchPred.lookups                 26537                       # Number of BP lookups
system.cpu21.branchPred.condPredicted           26194                       # Number of conditional branches predicted
system.cpu21.branchPred.condIncorrect             240                       # Number of conditional branches incorrect
system.cpu21.branchPred.BTBLookups              21249                       # Number of BTB lookups
system.cpu21.branchPred.BTBHits                 17373                       # Number of BTB hits
system.cpu21.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu21.branchPred.BTBHitPct           81.759142                       # BTB Hit Percentage
system.cpu21.branchPred.usedRAS                   104                       # Number of times the RAS was used to get a target.
system.cpu21.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu21.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.inst_hits                          0                       # ITB inst hits
system.cpu21.dtb.inst_misses                        0                       # ITB inst misses
system.cpu21.dtb.read_hits                          0                       # DTB read hits
system.cpu21.dtb.read_misses                        0                       # DTB read misses
system.cpu21.dtb.write_hits                         0                       # DTB write hits
system.cpu21.dtb.write_misses                       0                       # DTB write misses
system.cpu21.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.read_accesses                      0                       # DTB read accesses
system.cpu21.dtb.write_accesses                     0                       # DTB write accesses
system.cpu21.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.dtb.hits                               0                       # DTB hits
system.cpu21.dtb.misses                             0                       # DTB misses
system.cpu21.dtb.accesses                           0                       # DTB accesses
system.cpu21.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.itb.walker.walks                       0                       # Table walker walks requested
system.cpu21.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.inst_hits                          0                       # ITB inst hits
system.cpu21.itb.inst_misses                        0                       # ITB inst misses
system.cpu21.itb.read_hits                          0                       # DTB read hits
system.cpu21.itb.read_misses                        0                       # DTB read misses
system.cpu21.itb.write_hits                         0                       # DTB write hits
system.cpu21.itb.write_misses                       0                       # DTB write misses
system.cpu21.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu21.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu21.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu21.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu21.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.read_accesses                      0                       # DTB read accesses
system.cpu21.itb.write_accesses                     0                       # DTB write accesses
system.cpu21.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.itb.hits                               0                       # DTB hits
system.cpu21.itb.misses                             0                       # DTB misses
system.cpu21.itb.accesses                           0                       # DTB accesses
system.cpu21.numCycles                          62436                       # number of cpu cycles simulated
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.fetch.icacheStallCycles            18411                       # Number of cycles fetch is stalled on an Icache miss
system.cpu21.fetch.Insts                       200966                       # Number of instructions fetch has processed
system.cpu21.fetch.Branches                     26537                       # Number of branches that fetch encountered
system.cpu21.fetch.predictedBranches            17477                       # Number of branches that fetch has predicted taken
system.cpu21.fetch.Cycles                       41916                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu21.fetch.SquashCycles                   517                       # Number of cycles fetch has spent squashing
system.cpu21.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu21.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu21.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu21.fetch.CacheLines                   17542                       # Number of cache lines fetched
system.cpu21.fetch.IcacheSquashes                  71                       # Number of outstanding Icache misses that were squashed
system.cpu21.fetch.rateDist::samples            60593                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::mean            3.339759                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::stdev           3.769896                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::0                  33154     54.72%     54.72% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::1                    464      0.77%     55.48% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::2                    198      0.33%     55.81% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::3                    303      0.50%     56.31% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::4                    390      0.64%     56.95% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::5                    227      0.37%     57.33% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::6                    279      0.46%     57.79% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::7                   8396     13.86%     71.64% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::8                  17182     28.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.rateDist::total              60593                       # Number of instructions fetched each cycle (Total)
system.cpu21.fetch.branchRate                0.425027                       # Number of branch fetches per cycle
system.cpu21.fetch.rate                      3.218752                       # Number of inst fetches per cycle
system.cpu21.decode.IdleCycles                  16856                       # Number of cycles decode is idle
system.cpu21.decode.BlockedCycles               17139                       # Number of cycles decode is blocked
system.cpu21.decode.RunCycles                   23817                       # Number of cycles decode is running
system.cpu21.decode.UnblockCycles                2551                       # Number of cycles decode is unblocking
system.cpu21.decode.SquashCycles                  229                       # Number of cycles decode is squashing
system.cpu21.decode.BranchResolved                160                       # Number of times decode resolved a branch
system.cpu21.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu21.decode.DecodedInsts               200638                       # Number of instructions handled by decode
system.cpu21.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu21.rename.SquashCycles                  229                       # Number of cycles rename is squashing
system.cpu21.rename.IdleCycles                  17825                       # Number of cycles rename is idle
system.cpu21.rename.BlockCycles                  9597                       # Number of cycles rename is blocking
system.cpu21.rename.serializeStallCycles          852                       # count of cycles rename stalled for serializing inst
system.cpu21.rename.RunCycles                   25163                       # Number of cycles rename is running
system.cpu21.rename.UnblockCycles                6926                       # Number of cycles rename is unblocking
system.cpu21.rename.RenamedInsts               199261                       # Number of instructions processed by rename
system.cpu21.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu21.rename.IQFullEvents                 5002                       # Number of times rename has blocked due to IQ full
system.cpu21.rename.LQFullEvents                 1136                       # Number of times rename has blocked due to LQ full
system.cpu21.rename.RenamedOperands            301035                       # Number of destination operands rename has renamed
system.cpu21.rename.RenameLookups              978219                       # Number of register rename lookups that rename has made
system.cpu21.rename.int_rename_lookups         309789                       # Number of integer rename lookups
system.cpu21.rename.CommittedMaps              294664                       # Number of HB maps that are committed
system.cpu21.rename.UndoneMaps                   6368                       # Number of HB maps that are undone due to squashing
system.cpu21.rename.serializingInsts               27                       # count of serializing insts renamed
system.cpu21.rename.tempSerializingInsts           26                       # count of temporary serializing insts renamed
system.cpu21.rename.skidInsts                   13512                       # count of insts added to the skid buffer
system.cpu21.memDep0.insertedLoads              43118                       # Number of loads inserted to the mem dependence unit.
system.cpu21.memDep0.insertedStores              1022                       # Number of stores inserted to the mem dependence unit.
system.cpu21.memDep0.conflictingLoads             387                       # Number of conflicting loads.
system.cpu21.memDep0.conflictingStores            154                       # Number of conflicting stores.
system.cpu21.iq.iqInstsAdded                   197805                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu21.iq.iqNonSpecInstsAdded                38                       # Number of non-speculative instructions added to the IQ
system.cpu21.iq.iqInstsIssued                  204003                       # Number of instructions issued
system.cpu21.iq.iqSquashedInstsIssued              76                       # Number of squashed instructions issued
system.cpu21.iq.iqSquashedInstsExamined          3738                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu21.iq.iqSquashedOperandsExamined         9967                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu21.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.cpu21.iq.issued_per_cycle::samples        60593                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::mean       3.366775                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::stdev      2.814954                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::0             11120     18.35%     18.35% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::1             11722     19.35%     37.70% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::2              3572      5.90%     43.59% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::3             11062     18.26%     61.85% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::4              3441      5.68%     67.53% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::5              1481      2.44%     69.97% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::6              3251      5.37%     75.34% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::7              8276     13.66%     89.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::8              6668     11.00%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu21.iq.issued_per_cycle::total         60593                       # Number of insts issued each cycle
system.cpu21.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntAlu                  6574     48.23%     48.23% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntMult                 5481     40.21%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::IntDiv                     0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatAdd                   0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCmp                   0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatCvt                   0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatMult                  0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatDiv                   0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::FloatSqrt                  0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAdd                    0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAddAcc                 0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdAlu                    0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCmp                    0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdCvt                    0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMisc                   0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMult                   0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdMultAcc                0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShift                  0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdShiftAcc               0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdSqrt                   0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAdd               0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatAlu               0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCmp               0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatCvt               0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatDiv               0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMisc              0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMult              0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::SimdFloatSqrt              0      0.00%     88.44% # attempts to use FU when none available
system.cpu21.iq.fu_full::MemRead                 1549     11.36%     99.81% # attempts to use FU when none available
system.cpu21.iq.fu_full::MemWrite                  26      0.19%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu21.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IntAlu              128210     62.85%     62.85% # Type of FU issued
system.cpu21.iq.FU_type_0::IntMult              24580     12.05%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::IntDiv                   0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatAdd                 0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCmp                 0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatCvt                 0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatMult                0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatDiv                 0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::FloatSqrt                0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAdd                  0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAddAcc               0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdAlu                  0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCmp                  0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdCvt                  0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMisc                 0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMult                 0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdMultAcc              0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShift                0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdSqrt                 0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMult            0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.90% # Type of FU issued
system.cpu21.iq.FU_type_0::MemRead              50424     24.72%     99.61% # Type of FU issued
system.cpu21.iq.FU_type_0::MemWrite               789      0.39%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu21.iq.FU_type_0::total               204003                       # Type of FU issued
system.cpu21.iq.rate                         3.267394                       # Inst issue rate
system.cpu21.iq.fu_busy_cnt                     13630                       # FU busy when requested
system.cpu21.iq.fu_busy_rate                 0.066813                       # FU busy rate (busy events/executed inst)
system.cpu21.iq.int_inst_queue_reads           482305                       # Number of integer instruction queue reads
system.cpu21.iq.int_inst_queue_writes          201594                       # Number of integer instruction queue writes
system.cpu21.iq.int_inst_queue_wakeup_accesses       195698                       # Number of integer instruction queue wakeup accesses
system.cpu21.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu21.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu21.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu21.iq.int_alu_accesses               217633                       # Number of integer alu accesses
system.cpu21.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu21.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu21.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu21.iew.lsq.thread0.squashedLoads         1014                       # Number of loads squashed
system.cpu21.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu21.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu21.iew.lsq.thread0.squashedStores          408                       # Number of stores squashed
system.cpu21.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu21.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu21.iew.lsq.thread0.rescheduledLoads           23                       # Number of loads that were rescheduled
system.cpu21.iew.lsq.thread0.cacheBlocked         7459                       # Number of times an access to memory failed due to the cache being blocked
system.cpu21.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu21.iew.iewSquashCycles                  229                       # Number of cycles IEW is squashing
system.cpu21.iew.iewBlockCycles                  4799                       # Number of cycles IEW is blocking
system.cpu21.iew.iewUnblockCycles                1491                       # Number of cycles IEW is unblocking
system.cpu21.iew.iewDispatchedInsts            197846                       # Number of instructions dispatched to IQ
system.cpu21.iew.iewDispSquashedInsts              44                       # Number of squashed instructions skipped by dispatch
system.cpu21.iew.iewDispLoadInsts               43118                       # Number of dispatched load instructions
system.cpu21.iew.iewDispStoreInsts               1022                       # Number of dispatched store instructions
system.cpu21.iew.iewDispNonSpecInsts               14                       # Number of dispatched non-speculative instructions
system.cpu21.iew.iewIQFullEvents                   64                       # Number of times the IQ has become full, causing a stall
system.cpu21.iew.iewLSQFullEvents                1040                       # Number of times the LSQ has become full, causing a stall
system.cpu21.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu21.iew.predictedTakenIncorrect          146                       # Number of branches that were predicted taken incorrectly
system.cpu21.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu21.iew.branchMispredicts                219                       # Number of branch mispredicts detected at execute
system.cpu21.iew.iewExecutedInsts              203638                       # Number of executed instructions
system.cpu21.iew.iewExecLoadInsts               50259                       # Number of load instructions executed
system.cpu21.iew.iewExecSquashedInsts             365                       # Number of squashed instructions skipped in execute
system.cpu21.iew.exec_swp                           0                       # number of swp insts executed
system.cpu21.iew.exec_nop                           3                       # number of nop insts executed
system.cpu21.iew.exec_refs                      51006                       # number of memory reference insts executed
system.cpu21.iew.exec_branches                  25827                       # Number of branches executed
system.cpu21.iew.exec_stores                      747                       # Number of stores executed
system.cpu21.iew.exec_rate                   3.261548                       # Inst execution rate
system.cpu21.iew.wb_sent                       195778                       # cumulative count of insts sent to commit
system.cpu21.iew.wb_count                      195698                       # cumulative count of insts written-back
system.cpu21.iew.wb_producers                  156884                       # num instructions producing a value
system.cpu21.iew.wb_consumers                  244317                       # num instructions consuming a value
system.cpu21.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu21.iew.wb_rate                     3.134378                       # insts written-back per cycle
system.cpu21.iew.wb_fanout                   0.642133                       # average fanout of values written-back
system.cpu21.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu21.commit.commitSquashedInsts          3682                       # The number of squashed insts skipped by commit
system.cpu21.commit.commitNonSpecStalls            29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu21.commit.branchMispredicts             211                       # The number of times a branch was mispredicted
system.cpu21.commit.committed_per_cycle::samples        60068                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::mean     3.231421                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::stdev     3.335727                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::0        17513     29.16%     29.16% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::1        15480     25.77%     54.93% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::2         2013      3.35%     58.28% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::3          819      1.36%     59.64% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::4          209      0.35%     59.99% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::5         6212     10.34%     70.33% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::6          200      0.33%     70.66% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::7         1930      3.21%     73.88% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::8        15692     26.12%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu21.commit.committed_per_cycle::total        60068                       # Number of insts commited each cycle
system.cpu21.commit.committedInsts             193652                       # Number of instructions committed
system.cpu21.commit.committedOps               194105                       # Number of ops (including micro ops) committed
system.cpu21.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu21.commit.refs                        42718                       # Number of memory references committed
system.cpu21.commit.loads                       42104                       # Number of loads committed
system.cpu21.commit.membars                        18                       # Number of memory barriers committed
system.cpu21.commit.branches                    25580                       # Number of branches committed
system.cpu21.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu21.commit.int_insts                  168583                       # Number of committed integer instructions.
system.cpu21.commit.function_calls                 38                       # Number of function calls committed.
system.cpu21.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IntAlu         126808     65.33%     65.33% # Class of committed instruction
system.cpu21.commit.op_class_0::IntMult         24579     12.66%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::IntDiv              0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatAdd            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCmp            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatCvt            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatMult            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatDiv            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::FloatSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAdd             0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAddAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdAlu             0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCmp             0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdCvt             0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMisc            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMult            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdMultAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShift            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdShiftAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAdd            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatAlu            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCmp            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatCvt            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatDiv            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMisc            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMult            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu21.commit.op_class_0::MemRead         42104     21.69%     99.68% # Class of committed instruction
system.cpu21.commit.op_class_0::MemWrite          614      0.32%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu21.commit.op_class_0::total          194105                       # Class of committed instruction
system.cpu21.commit.bw_lim_events               15692                       # number cycles where commit BW limit reached
system.cpu21.rob.rob_reads                     242059                       # The number of ROB reads
system.cpu21.rob.rob_writes                    396172                       # The number of ROB writes
system.cpu21.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu21.idleCycles                          1843                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu21.quiesceCycles                     237175                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu21.committedInsts                    193652                       # Number of Instructions Simulated
system.cpu21.committedOps                      194105                       # Number of Ops (including micro ops) Simulated
system.cpu21.cpi                             0.322413                       # CPI: Cycles Per Instruction
system.cpu21.cpi_total                       0.322413                       # CPI: Total CPI of All Threads
system.cpu21.ipc                             3.101608                       # IPC: Instructions Per Cycle
system.cpu21.ipc_total                       3.101608                       # IPC: Total IPC of All Threads
system.cpu21.int_regfile_reads                 313967                       # number of integer regfile reads
system.cpu21.int_regfile_writes                143402                       # number of integer regfile writes
system.cpu21.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu21.cc_regfile_reads                  738087                       # number of cc regfile reads
system.cpu21.cc_regfile_writes                 153351                       # number of cc regfile writes
system.cpu21.misc_regfile_reads                 50322                       # number of misc regfile reads
system.cpu21.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu21.dcache.tags.replacements             336                       # number of replacements
system.cpu21.dcache.tags.tagsinuse          77.630199                       # Cycle average of tags in use
system.cpu21.dcache.tags.total_refs             40584                       # Total number of references to valid blocks.
system.cpu21.dcache.tags.sampled_refs             891                       # Sample count of references to valid blocks.
system.cpu21.dcache.tags.avg_refs           45.548822                       # Average number of references to valid blocks.
system.cpu21.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu21.dcache.tags.occ_blocks::cpu21.data    77.630199                       # Average occupied blocks per requestor
system.cpu21.dcache.tags.occ_percent::cpu21.data     0.075811                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_percent::total     0.075811                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_task_id_blocks::1024          555                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu21.dcache.tags.occ_task_id_percent::1024     0.541992                       # Percentage of cache occupancy per task id
system.cpu21.dcache.tags.tag_accesses           87633                       # Number of tag accesses
system.cpu21.dcache.tags.data_accesses          87633                       # Number of data accesses
system.cpu21.dcache.ReadReq_hits::cpu21.data        40239                       # number of ReadReq hits
system.cpu21.dcache.ReadReq_hits::total         40239                       # number of ReadReq hits
system.cpu21.dcache.WriteReq_hits::cpu21.data          338                       # number of WriteReq hits
system.cpu21.dcache.WriteReq_hits::total          338                       # number of WriteReq hits
system.cpu21.dcache.SoftPFReq_hits::cpu21.data            2                       # number of SoftPFReq hits
system.cpu21.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu21.dcache.demand_hits::cpu21.data        40577                       # number of demand (read+write) hits
system.cpu21.dcache.demand_hits::total          40577                       # number of demand (read+write) hits
system.cpu21.dcache.overall_hits::cpu21.data        40579                       # number of overall hits
system.cpu21.dcache.overall_hits::total         40579                       # number of overall hits
system.cpu21.dcache.ReadReq_misses::cpu21.data         2507                       # number of ReadReq misses
system.cpu21.dcache.ReadReq_misses::total         2507                       # number of ReadReq misses
system.cpu21.dcache.WriteReq_misses::cpu21.data          270                       # number of WriteReq misses
system.cpu21.dcache.WriteReq_misses::total          270                       # number of WriteReq misses
system.cpu21.dcache.SoftPFReq_misses::cpu21.data            4                       # number of SoftPFReq misses
system.cpu21.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu21.dcache.LoadLockedReq_misses::cpu21.data            3                       # number of LoadLockedReq misses
system.cpu21.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu21.dcache.StoreCondReq_misses::cpu21.data            3                       # number of StoreCondReq misses
system.cpu21.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu21.dcache.demand_misses::cpu21.data         2777                       # number of demand (read+write) misses
system.cpu21.dcache.demand_misses::total         2777                       # number of demand (read+write) misses
system.cpu21.dcache.overall_misses::cpu21.data         2781                       # number of overall misses
system.cpu21.dcache.overall_misses::total         2781                       # number of overall misses
system.cpu21.dcache.ReadReq_miss_latency::cpu21.data     69415499                       # number of ReadReq miss cycles
system.cpu21.dcache.ReadReq_miss_latency::total     69415499                       # number of ReadReq miss cycles
system.cpu21.dcache.WriteReq_miss_latency::cpu21.data      9592253                       # number of WriteReq miss cycles
system.cpu21.dcache.WriteReq_miss_latency::total      9592253                       # number of WriteReq miss cycles
system.cpu21.dcache.LoadLockedReq_miss_latency::cpu21.data        18000                       # number of LoadLockedReq miss cycles
system.cpu21.dcache.LoadLockedReq_miss_latency::total        18000                       # number of LoadLockedReq miss cycles
system.cpu21.dcache.StoreCondReq_miss_latency::cpu21.data        17000                       # number of StoreCondReq miss cycles
system.cpu21.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu21.dcache.demand_miss_latency::cpu21.data     79007752                       # number of demand (read+write) miss cycles
system.cpu21.dcache.demand_miss_latency::total     79007752                       # number of demand (read+write) miss cycles
system.cpu21.dcache.overall_miss_latency::cpu21.data     79007752                       # number of overall miss cycles
system.cpu21.dcache.overall_miss_latency::total     79007752                       # number of overall miss cycles
system.cpu21.dcache.ReadReq_accesses::cpu21.data        42746                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.ReadReq_accesses::total        42746                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::cpu21.data          608                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::total          608                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::cpu21.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::cpu21.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::cpu21.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.demand_accesses::cpu21.data        43354                       # number of demand (read+write) accesses
system.cpu21.dcache.demand_accesses::total        43354                       # number of demand (read+write) accesses
system.cpu21.dcache.overall_accesses::cpu21.data        43360                       # number of overall (read+write) accesses
system.cpu21.dcache.overall_accesses::total        43360                       # number of overall (read+write) accesses
system.cpu21.dcache.ReadReq_miss_rate::cpu21.data     0.058649                       # miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_miss_rate::total     0.058649                       # miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_miss_rate::cpu21.data     0.444079                       # miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_miss_rate::total     0.444079                       # miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::cpu21.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::cpu21.data            1                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::cpu21.data            1                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.demand_miss_rate::cpu21.data     0.064054                       # miss rate for demand accesses
system.cpu21.dcache.demand_miss_rate::total     0.064054                       # miss rate for demand accesses
system.cpu21.dcache.overall_miss_rate::cpu21.data     0.064137                       # miss rate for overall accesses
system.cpu21.dcache.overall_miss_rate::total     0.064137                       # miss rate for overall accesses
system.cpu21.dcache.ReadReq_avg_miss_latency::cpu21.data 27688.671320                       # average ReadReq miss latency
system.cpu21.dcache.ReadReq_avg_miss_latency::total 27688.671320                       # average ReadReq miss latency
system.cpu21.dcache.WriteReq_avg_miss_latency::cpu21.data 35526.862963                       # average WriteReq miss latency
system.cpu21.dcache.WriteReq_avg_miss_latency::total 35526.862963                       # average WriteReq miss latency
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::cpu21.data         6000                       # average LoadLockedReq miss latency
system.cpu21.dcache.LoadLockedReq_avg_miss_latency::total         6000                       # average LoadLockedReq miss latency
system.cpu21.dcache.StoreCondReq_avg_miss_latency::cpu21.data  5666.666667                       # average StoreCondReq miss latency
system.cpu21.dcache.StoreCondReq_avg_miss_latency::total  5666.666667                       # average StoreCondReq miss latency
system.cpu21.dcache.demand_avg_miss_latency::cpu21.data 28450.756932                       # average overall miss latency
system.cpu21.dcache.demand_avg_miss_latency::total 28450.756932                       # average overall miss latency
system.cpu21.dcache.overall_avg_miss_latency::cpu21.data 28409.835311                       # average overall miss latency
system.cpu21.dcache.overall_avg_miss_latency::total 28409.835311                       # average overall miss latency
system.cpu21.dcache.blocked_cycles::no_mshrs        12308                       # number of cycles access was blocked
system.cpu21.dcache.blocked_cycles::no_targets          215                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_mshrs             506                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_mshrs    24.324111                       # average number of cycles each access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_targets          215                       # average number of cycles each access was blocked
system.cpu21.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu21.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu21.dcache.writebacks::writebacks          198                       # number of writebacks
system.cpu21.dcache.writebacks::total             198                       # number of writebacks
system.cpu21.dcache.ReadReq_mshr_hits::cpu21.data         1742                       # number of ReadReq MSHR hits
system.cpu21.dcache.ReadReq_mshr_hits::total         1742                       # number of ReadReq MSHR hits
system.cpu21.dcache.WriteReq_mshr_hits::cpu21.data          139                       # number of WriteReq MSHR hits
system.cpu21.dcache.WriteReq_mshr_hits::total          139                       # number of WriteReq MSHR hits
system.cpu21.dcache.demand_mshr_hits::cpu21.data         1881                       # number of demand (read+write) MSHR hits
system.cpu21.dcache.demand_mshr_hits::total         1881                       # number of demand (read+write) MSHR hits
system.cpu21.dcache.overall_mshr_hits::cpu21.data         1881                       # number of overall MSHR hits
system.cpu21.dcache.overall_mshr_hits::total         1881                       # number of overall MSHR hits
system.cpu21.dcache.ReadReq_mshr_misses::cpu21.data          765                       # number of ReadReq MSHR misses
system.cpu21.dcache.ReadReq_mshr_misses::total          765                       # number of ReadReq MSHR misses
system.cpu21.dcache.WriteReq_mshr_misses::cpu21.data          131                       # number of WriteReq MSHR misses
system.cpu21.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu21.dcache.SoftPFReq_mshr_misses::cpu21.data            3                       # number of SoftPFReq MSHR misses
system.cpu21.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu21.dcache.LoadLockedReq_mshr_misses::cpu21.data            3                       # number of LoadLockedReq MSHR misses
system.cpu21.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu21.dcache.StoreCondReq_mshr_misses::cpu21.data            3                       # number of StoreCondReq MSHR misses
system.cpu21.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu21.dcache.demand_mshr_misses::cpu21.data          896                       # number of demand (read+write) MSHR misses
system.cpu21.dcache.demand_mshr_misses::total          896                       # number of demand (read+write) MSHR misses
system.cpu21.dcache.overall_mshr_misses::cpu21.data          899                       # number of overall MSHR misses
system.cpu21.dcache.overall_mshr_misses::total          899                       # number of overall MSHR misses
system.cpu21.dcache.ReadReq_mshr_miss_latency::cpu21.data     29436502                       # number of ReadReq MSHR miss cycles
system.cpu21.dcache.ReadReq_mshr_miss_latency::total     29436502                       # number of ReadReq MSHR miss cycles
system.cpu21.dcache.WriteReq_mshr_miss_latency::cpu21.data      3540749                       # number of WriteReq MSHR miss cycles
system.cpu21.dcache.WriteReq_mshr_miss_latency::total      3540749                       # number of WriteReq MSHR miss cycles
system.cpu21.dcache.SoftPFReq_mshr_miss_latency::cpu21.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu21.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::cpu21.data        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu21.dcache.LoadLockedReq_mshr_miss_latency::total        13500                       # number of LoadLockedReq MSHR miss cycles
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::cpu21.data        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu21.dcache.StoreCondReq_mshr_miss_latency::total        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu21.dcache.demand_mshr_miss_latency::cpu21.data     32977251                       # number of demand (read+write) MSHR miss cycles
system.cpu21.dcache.demand_mshr_miss_latency::total     32977251                       # number of demand (read+write) MSHR miss cycles
system.cpu21.dcache.overall_mshr_miss_latency::cpu21.data     32993751                       # number of overall MSHR miss cycles
system.cpu21.dcache.overall_mshr_miss_latency::total     32993751                       # number of overall MSHR miss cycles
system.cpu21.dcache.ReadReq_mshr_miss_rate::cpu21.data     0.017896                       # mshr miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_mshr_miss_rate::total     0.017896                       # mshr miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_mshr_miss_rate::cpu21.data     0.215461                       # mshr miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_mshr_miss_rate::total     0.215461                       # mshr miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_mshr_miss_rate::cpu21.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::cpu21.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::cpu21.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu21.dcache.demand_mshr_miss_rate::cpu21.data     0.020667                       # mshr miss rate for demand accesses
system.cpu21.dcache.demand_mshr_miss_rate::total     0.020667                       # mshr miss rate for demand accesses
system.cpu21.dcache.overall_mshr_miss_rate::cpu21.data     0.020733                       # mshr miss rate for overall accesses
system.cpu21.dcache.overall_mshr_miss_rate::total     0.020733                       # mshr miss rate for overall accesses
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::cpu21.data 38479.087582                       # average ReadReq mshr miss latency
system.cpu21.dcache.ReadReq_avg_mshr_miss_latency::total 38479.087582                       # average ReadReq mshr miss latency
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::cpu21.data 27028.618321                       # average WriteReq mshr miss latency
system.cpu21.dcache.WriteReq_avg_mshr_miss_latency::total 27028.618321                       # average WriteReq mshr miss latency
system.cpu21.dcache.SoftPFReq_avg_mshr_miss_latency::cpu21.data         5500                       # average SoftPFReq mshr miss latency
system.cpu21.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu21.data         4500                       # average LoadLockedReq mshr miss latency
system.cpu21.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4500                       # average LoadLockedReq mshr miss latency
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::cpu21.data  4166.666667                       # average StoreCondReq mshr miss latency
system.cpu21.dcache.StoreCondReq_avg_mshr_miss_latency::total  4166.666667                       # average StoreCondReq mshr miss latency
system.cpu21.dcache.demand_avg_mshr_miss_latency::cpu21.data 36804.967634                       # average overall mshr miss latency
system.cpu21.dcache.demand_avg_mshr_miss_latency::total 36804.967634                       # average overall mshr miss latency
system.cpu21.dcache.overall_avg_mshr_miss_latency::cpu21.data 36700.501669                       # average overall mshr miss latency
system.cpu21.dcache.overall_avg_mshr_miss_latency::total 36700.501669                       # average overall mshr miss latency
system.cpu21.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu21.icache.tags.replacements               0                       # number of replacements
system.cpu21.icache.tags.tagsinuse          10.060535                       # Cycle average of tags in use
system.cpu21.icache.tags.total_refs             17476                       # Total number of references to valid blocks.
system.cpu21.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu21.icache.tags.avg_refs          317.745455                       # Average number of references to valid blocks.
system.cpu21.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu21.icache.tags.occ_blocks::cpu21.inst    10.060535                       # Average occupied blocks per requestor
system.cpu21.icache.tags.occ_percent::cpu21.inst     0.019649                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_percent::total     0.019649                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu21.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu21.icache.tags.tag_accesses           35139                       # Number of tag accesses
system.cpu21.icache.tags.data_accesses          35139                       # Number of data accesses
system.cpu21.icache.ReadReq_hits::cpu21.inst        17476                       # number of ReadReq hits
system.cpu21.icache.ReadReq_hits::total         17476                       # number of ReadReq hits
system.cpu21.icache.demand_hits::cpu21.inst        17476                       # number of demand (read+write) hits
system.cpu21.icache.demand_hits::total          17476                       # number of demand (read+write) hits
system.cpu21.icache.overall_hits::cpu21.inst        17476                       # number of overall hits
system.cpu21.icache.overall_hits::total         17476                       # number of overall hits
system.cpu21.icache.ReadReq_misses::cpu21.inst           66                       # number of ReadReq misses
system.cpu21.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu21.icache.demand_misses::cpu21.inst           66                       # number of demand (read+write) misses
system.cpu21.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu21.icache.overall_misses::cpu21.inst           66                       # number of overall misses
system.cpu21.icache.overall_misses::total           66                       # number of overall misses
system.cpu21.icache.ReadReq_miss_latency::cpu21.inst      1846000                       # number of ReadReq miss cycles
system.cpu21.icache.ReadReq_miss_latency::total      1846000                       # number of ReadReq miss cycles
system.cpu21.icache.demand_miss_latency::cpu21.inst      1846000                       # number of demand (read+write) miss cycles
system.cpu21.icache.demand_miss_latency::total      1846000                       # number of demand (read+write) miss cycles
system.cpu21.icache.overall_miss_latency::cpu21.inst      1846000                       # number of overall miss cycles
system.cpu21.icache.overall_miss_latency::total      1846000                       # number of overall miss cycles
system.cpu21.icache.ReadReq_accesses::cpu21.inst        17542                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.ReadReq_accesses::total        17542                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.demand_accesses::cpu21.inst        17542                       # number of demand (read+write) accesses
system.cpu21.icache.demand_accesses::total        17542                       # number of demand (read+write) accesses
system.cpu21.icache.overall_accesses::cpu21.inst        17542                       # number of overall (read+write) accesses
system.cpu21.icache.overall_accesses::total        17542                       # number of overall (read+write) accesses
system.cpu21.icache.ReadReq_miss_rate::cpu21.inst     0.003762                       # miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_miss_rate::total     0.003762                       # miss rate for ReadReq accesses
system.cpu21.icache.demand_miss_rate::cpu21.inst     0.003762                       # miss rate for demand accesses
system.cpu21.icache.demand_miss_rate::total     0.003762                       # miss rate for demand accesses
system.cpu21.icache.overall_miss_rate::cpu21.inst     0.003762                       # miss rate for overall accesses
system.cpu21.icache.overall_miss_rate::total     0.003762                       # miss rate for overall accesses
system.cpu21.icache.ReadReq_avg_miss_latency::cpu21.inst 27969.696970                       # average ReadReq miss latency
system.cpu21.icache.ReadReq_avg_miss_latency::total 27969.696970                       # average ReadReq miss latency
system.cpu21.icache.demand_avg_miss_latency::cpu21.inst 27969.696970                       # average overall miss latency
system.cpu21.icache.demand_avg_miss_latency::total 27969.696970                       # average overall miss latency
system.cpu21.icache.overall_avg_miss_latency::cpu21.inst 27969.696970                       # average overall miss latency
system.cpu21.icache.overall_avg_miss_latency::total 27969.696970                       # average overall miss latency
system.cpu21.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu21.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu21.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu21.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu21.icache.fast_writes                     0                       # number of fast writes performed
system.cpu21.icache.cache_copies                    0                       # number of cache copies performed
system.cpu21.icache.ReadReq_mshr_hits::cpu21.inst           11                       # number of ReadReq MSHR hits
system.cpu21.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu21.icache.demand_mshr_hits::cpu21.inst           11                       # number of demand (read+write) MSHR hits
system.cpu21.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu21.icache.overall_mshr_hits::cpu21.inst           11                       # number of overall MSHR hits
system.cpu21.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu21.icache.ReadReq_mshr_misses::cpu21.inst           55                       # number of ReadReq MSHR misses
system.cpu21.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu21.icache.demand_mshr_misses::cpu21.inst           55                       # number of demand (read+write) MSHR misses
system.cpu21.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu21.icache.overall_mshr_misses::cpu21.inst           55                       # number of overall MSHR misses
system.cpu21.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu21.icache.ReadReq_mshr_miss_latency::cpu21.inst      1673500                       # number of ReadReq MSHR miss cycles
system.cpu21.icache.ReadReq_mshr_miss_latency::total      1673500                       # number of ReadReq MSHR miss cycles
system.cpu21.icache.demand_mshr_miss_latency::cpu21.inst      1673500                       # number of demand (read+write) MSHR miss cycles
system.cpu21.icache.demand_mshr_miss_latency::total      1673500                       # number of demand (read+write) MSHR miss cycles
system.cpu21.icache.overall_mshr_miss_latency::cpu21.inst      1673500                       # number of overall MSHR miss cycles
system.cpu21.icache.overall_mshr_miss_latency::total      1673500                       # number of overall MSHR miss cycles
system.cpu21.icache.ReadReq_mshr_miss_rate::cpu21.inst     0.003135                       # mshr miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_mshr_miss_rate::total     0.003135                       # mshr miss rate for ReadReq accesses
system.cpu21.icache.demand_mshr_miss_rate::cpu21.inst     0.003135                       # mshr miss rate for demand accesses
system.cpu21.icache.demand_mshr_miss_rate::total     0.003135                       # mshr miss rate for demand accesses
system.cpu21.icache.overall_mshr_miss_rate::cpu21.inst     0.003135                       # mshr miss rate for overall accesses
system.cpu21.icache.overall_mshr_miss_rate::total     0.003135                       # mshr miss rate for overall accesses
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::cpu21.inst 30427.272727                       # average ReadReq mshr miss latency
system.cpu21.icache.ReadReq_avg_mshr_miss_latency::total 30427.272727                       # average ReadReq mshr miss latency
system.cpu21.icache.demand_avg_mshr_miss_latency::cpu21.inst 30427.272727                       # average overall mshr miss latency
system.cpu21.icache.demand_avg_mshr_miss_latency::total 30427.272727                       # average overall mshr miss latency
system.cpu21.icache.overall_avg_mshr_miss_latency::cpu21.inst 30427.272727                       # average overall mshr miss latency
system.cpu21.icache.overall_avg_mshr_miss_latency::total 30427.272727                       # average overall mshr miss latency
system.cpu21.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu22.branchPred.lookups                 24534                       # Number of BP lookups
system.cpu22.branchPred.condPredicted           24176                       # Number of conditional branches predicted
system.cpu22.branchPred.condIncorrect             244                       # Number of conditional branches incorrect
system.cpu22.branchPred.BTBLookups              19870                       # Number of BTB lookups
system.cpu22.branchPred.BTBHits                 16381                       # Number of BTB hits
system.cpu22.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu22.branchPred.BTBHitPct           82.440866                       # BTB Hit Percentage
system.cpu22.branchPred.usedRAS                   122                       # Number of times the RAS was used to get a target.
system.cpu22.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu22.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.inst_hits                          0                       # ITB inst hits
system.cpu22.dtb.inst_misses                        0                       # ITB inst misses
system.cpu22.dtb.read_hits                          0                       # DTB read hits
system.cpu22.dtb.read_misses                        0                       # DTB read misses
system.cpu22.dtb.write_hits                         0                       # DTB write hits
system.cpu22.dtb.write_misses                       0                       # DTB write misses
system.cpu22.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.read_accesses                      0                       # DTB read accesses
system.cpu22.dtb.write_accesses                     0                       # DTB write accesses
system.cpu22.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.dtb.hits                               0                       # DTB hits
system.cpu22.dtb.misses                             0                       # DTB misses
system.cpu22.dtb.accesses                           0                       # DTB accesses
system.cpu22.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.itb.walker.walks                       0                       # Table walker walks requested
system.cpu22.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.inst_hits                          0                       # ITB inst hits
system.cpu22.itb.inst_misses                        0                       # ITB inst misses
system.cpu22.itb.read_hits                          0                       # DTB read hits
system.cpu22.itb.read_misses                        0                       # DTB read misses
system.cpu22.itb.write_hits                         0                       # DTB write hits
system.cpu22.itb.write_misses                       0                       # DTB write misses
system.cpu22.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu22.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu22.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu22.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu22.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.read_accesses                      0                       # DTB read accesses
system.cpu22.itb.write_accesses                     0                       # DTB write accesses
system.cpu22.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.itb.hits                               0                       # DTB hits
system.cpu22.itb.misses                             0                       # DTB misses
system.cpu22.itb.accesses                           0                       # DTB accesses
system.cpu22.numCycles                          61892                       # number of cpu cycles simulated
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.fetch.icacheStallCycles            18504                       # Number of cycles fetch is stalled on an Icache miss
system.cpu22.fetch.Insts                       193002                       # Number of instructions fetch has processed
system.cpu22.fetch.Branches                     24534                       # Number of branches that fetch encountered
system.cpu22.fetch.predictedBranches            16503                       # Number of branches that fetch has predicted taken
system.cpu22.fetch.Cycles                       41257                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu22.fetch.SquashCycles                   527                       # Number of cycles fetch has spent squashing
system.cpu22.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu22.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu22.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu22.fetch.CacheLines                   17571                       # Number of cache lines fetched
system.cpu22.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu22.fetch.rateDist::samples            60032                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::mean            3.238973                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::stdev           3.745746                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::0                  33524     55.84%     55.84% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::1                    479      0.80%     56.64% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::2                    209      0.35%     56.99% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::3                    310      0.52%     57.51% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::4                    421      0.70%     58.21% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::5                    283      0.47%     58.68% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::6                    272      0.45%     59.13% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::7                   8388     13.97%     73.10% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::8                  16146     26.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.rateDist::total              60032                       # Number of instructions fetched each cycle (Total)
system.cpu22.fetch.branchRate                0.396400                       # Number of branch fetches per cycle
system.cpu22.fetch.rate                      3.118367                       # Number of inst fetches per cycle
system.cpu22.decode.IdleCycles                  16990                       # Number of cycles decode is idle
system.cpu22.decode.BlockedCycles               17432                       # Number of cycles decode is blocked
system.cpu22.decode.RunCycles                   23033                       # Number of cycles decode is running
system.cpu22.decode.UnblockCycles                2342                       # Number of cycles decode is unblocking
system.cpu22.decode.SquashCycles                  234                       # Number of cycles decode is squashing
system.cpu22.decode.BranchResolved                167                       # Number of times decode resolved a branch
system.cpu22.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu22.decode.DecodedInsts               192603                       # Number of instructions handled by decode
system.cpu22.decode.SquashedInsts                 120                       # Number of squashed instructions handled by decode
system.cpu22.rename.SquashCycles                  234                       # Number of cycles rename is squashing
system.cpu22.rename.IdleCycles                  17887                       # Number of cycles rename is idle
system.cpu22.rename.BlockCycles                  9437                       # Number of cycles rename is blocking
system.cpu22.rename.serializeStallCycles         1474                       # count of cycles rename stalled for serializing inst
system.cpu22.rename.RunCycles                   24233                       # Number of cycles rename is running
system.cpu22.rename.UnblockCycles                6766                       # Number of cycles rename is unblocking
system.cpu22.rename.RenamedInsts               191125                       # Number of instructions processed by rename
system.cpu22.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu22.rename.IQFullEvents                 4937                       # Number of times rename has blocked due to IQ full
system.cpu22.rename.LQFullEvents                 1120                       # Number of times rename has blocked due to LQ full
system.cpu22.rename.RenamedOperands            285762                       # Number of destination operands rename has renamed
system.cpu22.rename.RenameLookups              938509                       # Number of register rename lookups that rename has made
system.cpu22.rename.int_rename_lookups         298548                       # Number of integer rename lookups
system.cpu22.rename.CommittedMaps              279727                       # Number of HB maps that are committed
system.cpu22.rename.UndoneMaps                   6020                       # Number of HB maps that are undone due to squashing
system.cpu22.rename.serializingInsts               41                       # count of serializing insts renamed
system.cpu22.rename.tempSerializingInsts           40                       # count of temporary serializing insts renamed
system.cpu22.rename.skidInsts                   12725                       # count of insts added to the skid buffer
system.cpu22.memDep0.insertedLoads              42085                       # Number of loads inserted to the mem dependence unit.
system.cpu22.memDep0.insertedStores              1021                       # Number of stores inserted to the mem dependence unit.
system.cpu22.memDep0.conflictingLoads             371                       # Number of conflicting loads.
system.cpu22.memDep0.conflictingStores            121                       # Number of conflicting stores.
system.cpu22.iq.iqInstsAdded                   189591                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu22.iq.iqNonSpecInstsAdded                61                       # Number of non-speculative instructions added to the IQ
system.cpu22.iq.iqInstsIssued                  195915                       # Number of instructions issued
system.cpu22.iq.iqSquashedInstsIssued              65                       # Number of squashed instructions issued
system.cpu22.iq.iqSquashedInstsExamined          3482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu22.iq.iqSquashedOperandsExamined         9401                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu22.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.cpu22.iq.issued_per_cycle::samples        60032                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::mean       3.263509                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::stdev      2.805716                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::0             11637     19.38%     19.38% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::1             11869     19.77%     39.16% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::2              3390      5.65%     44.80% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::3             11520     19.19%     63.99% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::4              3192      5.32%     69.31% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::5              1461      2.43%     71.74% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::6              2832      4.72%     76.46% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::7              7407     12.34%     88.80% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::8              6724     11.20%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu22.iq.issued_per_cycle::total         60032                       # Number of insts issued each cycle
system.cpu22.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntAlu                  5886     44.81%     44.81% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntMult                 5675     43.21%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::IntDiv                     0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatAdd                   0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCmp                   0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatCvt                   0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatMult                  0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatDiv                   0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::FloatSqrt                  0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAdd                    0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAddAcc                 0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdAlu                    0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCmp                    0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdCvt                    0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMisc                   0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMult                   0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdMultAcc                0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShift                  0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdShiftAcc               0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdSqrt                   0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAdd               0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatAlu               0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCmp               0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatCvt               0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatDiv               0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMisc              0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMult              0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::SimdFloatSqrt              0      0.00%     88.02% # attempts to use FU when none available
system.cpu22.iq.fu_full::MemRead                 1552     11.82%     99.83% # attempts to use FU when none available
system.cpu22.iq.fu_full::MemWrite                  22      0.17%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu22.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IntAlu              121112     61.82%     61.82% # Type of FU issued
system.cpu22.iq.FU_type_0::IntMult              24580     12.55%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::IntDiv                   0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatAdd                 0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCmp                 0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatCvt                 0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatMult                0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatDiv                 0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::FloatSqrt                0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAdd                  0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAddAcc               0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdAlu                  0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCmp                  0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdCvt                  0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMisc                 0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMult                 0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdMultAcc              0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShift                0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdSqrt                 0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMult            0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.36% # Type of FU issued
system.cpu22.iq.FU_type_0::MemRead              49420     25.23%     99.59% # Type of FU issued
system.cpu22.iq.FU_type_0::MemWrite               803      0.41%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu22.iq.FU_type_0::total               195915                       # Type of FU issued
system.cpu22.iq.rate                         3.165433                       # Inst issue rate
system.cpu22.iq.fu_busy_cnt                     13135                       # FU busy when requested
system.cpu22.iq.fu_busy_rate                 0.067044                       # FU busy rate (busy events/executed inst)
system.cpu22.iq.int_inst_queue_reads           465062                       # Number of integer instruction queue reads
system.cpu22.iq.int_inst_queue_writes          193149                       # Number of integer instruction queue writes
system.cpu22.iq.int_inst_queue_wakeup_accesses       187607                       # Number of integer instruction queue wakeup accesses
system.cpu22.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu22.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu22.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu22.iq.int_alu_accesses               209050                       # Number of integer alu accesses
system.cpu22.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu22.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu22.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu22.iew.lsq.thread0.squashedLoads          969                       # Number of loads squashed
system.cpu22.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu22.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu22.iew.lsq.thread0.squashedStores          391                       # Number of stores squashed
system.cpu22.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu22.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu22.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.cpu22.iew.lsq.thread0.cacheBlocked         7472                       # Number of times an access to memory failed due to the cache being blocked
system.cpu22.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu22.iew.iewSquashCycles                  234                       # Number of cycles IEW is squashing
system.cpu22.iew.iewBlockCycles                  4925                       # Number of cycles IEW is blocking
system.cpu22.iew.iewUnblockCycles                1326                       # Number of cycles IEW is unblocking
system.cpu22.iew.iewDispatchedInsts            189655                       # Number of instructions dispatched to IQ
system.cpu22.iew.iewDispSquashedInsts              89                       # Number of squashed instructions skipped by dispatch
system.cpu22.iew.iewDispLoadInsts               42085                       # Number of dispatched load instructions
system.cpu22.iew.iewDispStoreInsts               1021                       # Number of dispatched store instructions
system.cpu22.iew.iewDispNonSpecInsts               28                       # Number of dispatched non-speculative instructions
system.cpu22.iew.iewIQFullEvents                   63                       # Number of times the IQ has become full, causing a stall
system.cpu22.iew.iewLSQFullEvents                 859                       # Number of times the LSQ has become full, causing a stall
system.cpu22.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu22.iew.predictedTakenIncorrect          145                       # Number of branches that were predicted taken incorrectly
system.cpu22.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu22.iew.branchMispredicts                220                       # Number of branch mispredicts detected at execute
system.cpu22.iew.iewExecutedInsts              195552                       # Number of executed instructions
system.cpu22.iew.iewExecLoadInsts               49255                       # Number of load instructions executed
system.cpu22.iew.iewExecSquashedInsts             363                       # Number of squashed instructions skipped in execute
system.cpu22.iew.exec_swp                           0                       # number of swp insts executed
system.cpu22.iew.exec_nop                           3                       # number of nop insts executed
system.cpu22.iew.exec_refs                      50018                       # number of memory reference insts executed
system.cpu22.iew.exec_branches                  23804                       # Number of branches executed
system.cpu22.iew.exec_stores                      763                       # Number of stores executed
system.cpu22.iew.exec_rate                   3.159568                       # Inst execution rate
system.cpu22.iew.wb_sent                       187668                       # cumulative count of insts sent to commit
system.cpu22.iew.wb_count                      187607                       # cumulative count of insts written-back
system.cpu22.iew.wb_producers                  150938                       # num instructions producing a value
system.cpu22.iew.wb_consumers                  232159                       # num instructions consuming a value
system.cpu22.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu22.iew.wb_rate                     3.031200                       # insts written-back per cycle
system.cpu22.iew.wb_fanout                   0.650149                       # average fanout of values written-back
system.cpu22.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu22.commit.commitSquashedInsts          3423                       # The number of squashed insts skipped by commit
system.cpu22.commit.commitNonSpecStalls            41                       # The number of times commit has been forced to stall to communicate backwards
system.cpu22.commit.branchMispredicts             215                       # The number of times a branch was mispredicted
system.cpu22.commit.committed_per_cycle::samples        59542                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::mean     3.126700                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::stdev     3.300063                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::0        17862     30.00%     30.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::1        15535     26.09%     56.09% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::2         2058      3.46%     59.55% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::3          849      1.43%     60.97% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::4          208      0.35%     61.32% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::5         6319     10.61%     71.93% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::6          227      0.38%     72.32% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::7         1689      2.84%     75.15% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::8        14795     24.85%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu22.commit.committed_per_cycle::total        59542                       # Number of insts commited each cycle
system.cpu22.commit.committedInsts             185713                       # Number of instructions committed
system.cpu22.commit.committedOps               186170                       # Number of ops (including micro ops) committed
system.cpu22.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu22.commit.refs                        41746                       # Number of memory references committed
system.cpu22.commit.loads                       41116                       # Number of loads committed
system.cpu22.commit.membars                        18                       # Number of memory barriers committed
system.cpu22.commit.branches                    23589                       # Number of branches committed
system.cpu22.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu22.commit.int_insts                  162639                       # Number of committed integer instructions.
system.cpu22.commit.function_calls                 38                       # Number of function calls committed.
system.cpu22.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IntAlu         119845     64.37%     64.37% # Class of committed instruction
system.cpu22.commit.op_class_0::IntMult         24579     13.20%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::IntDiv              0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatAdd            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCmp            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatCvt            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatMult            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatDiv            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::FloatSqrt            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAdd             0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAddAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdAlu             0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCmp             0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdCvt             0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMisc            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMult            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdMultAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShift            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdShiftAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdSqrt            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAdd            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatAlu            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCmp            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatCvt            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatDiv            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMisc            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMult            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.58% # Class of committed instruction
system.cpu22.commit.op_class_0::MemRead         41116     22.09%     99.66% # Class of committed instruction
system.cpu22.commit.op_class_0::MemWrite          630      0.34%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu22.commit.op_class_0::total          186170                       # Class of committed instruction
system.cpu22.commit.bw_lim_events               14795                       # number cycles where commit BW limit reached
system.cpu22.rob.rob_reads                     234223                       # The number of ROB reads
system.cpu22.rob.rob_writes                    379748                       # The number of ROB writes
system.cpu22.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu22.idleCycles                          1860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu22.quiesceCycles                     237719                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu22.committedInsts                    185713                       # Number of Instructions Simulated
system.cpu22.committedOps                      186170                       # Number of Ops (including micro ops) Simulated
system.cpu22.cpi                             0.333267                       # CPI: Cycles Per Instruction
system.cpu22.cpi_total                       0.333267                       # CPI: Total CPI of All Threads
system.cpu22.ipc                             3.000598                       # IPC: Instructions Per Cycle
system.cpu22.ipc_total                       3.000598                       # IPC: Total IPC of All Threads
system.cpu22.int_regfile_reads                 302886                       # number of integer regfile reads
system.cpu22.int_regfile_writes                140348                       # number of integer regfile writes
system.cpu22.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu22.cc_regfile_reads                  710778                       # number of cc regfile reads
system.cpu22.cc_regfile_writes                 141188                       # number of cc regfile writes
system.cpu22.misc_regfile_reads                 49339                       # number of misc regfile reads
system.cpu22.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu22.dcache.tags.replacements             347                       # number of replacements
system.cpu22.dcache.tags.tagsinuse          77.466199                       # Cycle average of tags in use
system.cpu22.dcache.tags.total_refs             39689                       # Total number of references to valid blocks.
system.cpu22.dcache.tags.sampled_refs             905                       # Sample count of references to valid blocks.
system.cpu22.dcache.tags.avg_refs           43.855249                       # Average number of references to valid blocks.
system.cpu22.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu22.dcache.tags.occ_blocks::cpu22.data    77.466199                       # Average occupied blocks per requestor
system.cpu22.dcache.tags.occ_percent::cpu22.data     0.075651                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_percent::total     0.075651                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu22.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu22.dcache.tags.tag_accesses           85649                       # Number of tag accesses
system.cpu22.dcache.tags.data_accesses          85649                       # Number of data accesses
system.cpu22.dcache.ReadReq_hits::cpu22.data        39339                       # number of ReadReq hits
system.cpu22.dcache.ReadReq_hits::total         39339                       # number of ReadReq hits
system.cpu22.dcache.WriteReq_hits::cpu22.data          340                       # number of WriteReq hits
system.cpu22.dcache.WriteReq_hits::total          340                       # number of WriteReq hits
system.cpu22.dcache.SoftPFReq_hits::cpu22.data            2                       # number of SoftPFReq hits
system.cpu22.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu22.dcache.LoadLockedReq_hits::cpu22.data            1                       # number of LoadLockedReq hits
system.cpu22.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu22.dcache.demand_hits::cpu22.data        39679                       # number of demand (read+write) hits
system.cpu22.dcache.demand_hits::total          39679                       # number of demand (read+write) hits
system.cpu22.dcache.overall_hits::cpu22.data        39681                       # number of overall hits
system.cpu22.dcache.overall_hits::total         39681                       # number of overall hits
system.cpu22.dcache.ReadReq_misses::cpu22.data         2381                       # number of ReadReq misses
system.cpu22.dcache.ReadReq_misses::total         2381                       # number of ReadReq misses
system.cpu22.dcache.WriteReq_misses::cpu22.data          273                       # number of WriteReq misses
system.cpu22.dcache.WriteReq_misses::total          273                       # number of WriteReq misses
system.cpu22.dcache.SoftPFReq_misses::cpu22.data            4                       # number of SoftPFReq misses
system.cpu22.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu22.dcache.LoadLockedReq_misses::cpu22.data           15                       # number of LoadLockedReq misses
system.cpu22.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu22.dcache.StoreCondReq_misses::cpu22.data            6                       # number of StoreCondReq misses
system.cpu22.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu22.dcache.demand_misses::cpu22.data         2654                       # number of demand (read+write) misses
system.cpu22.dcache.demand_misses::total         2654                       # number of demand (read+write) misses
system.cpu22.dcache.overall_misses::cpu22.data         2658                       # number of overall misses
system.cpu22.dcache.overall_misses::total         2658                       # number of overall misses
system.cpu22.dcache.ReadReq_miss_latency::cpu22.data     68164750                       # number of ReadReq miss cycles
system.cpu22.dcache.ReadReq_miss_latency::total     68164750                       # number of ReadReq miss cycles
system.cpu22.dcache.WriteReq_miss_latency::cpu22.data      9046250                       # number of WriteReq miss cycles
system.cpu22.dcache.WriteReq_miss_latency::total      9046250                       # number of WriteReq miss cycles
system.cpu22.dcache.LoadLockedReq_miss_latency::cpu22.data       167444                       # number of LoadLockedReq miss cycles
system.cpu22.dcache.LoadLockedReq_miss_latency::total       167444                       # number of LoadLockedReq miss cycles
system.cpu22.dcache.StoreCondReq_miss_latency::cpu22.data        12000                       # number of StoreCondReq miss cycles
system.cpu22.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu22.dcache.StoreCondFailReq_miss_latency::cpu22.data        62500                       # number of StoreCondFailReq miss cycles
system.cpu22.dcache.StoreCondFailReq_miss_latency::total        62500                       # number of StoreCondFailReq miss cycles
system.cpu22.dcache.demand_miss_latency::cpu22.data     77211000                       # number of demand (read+write) miss cycles
system.cpu22.dcache.demand_miss_latency::total     77211000                       # number of demand (read+write) miss cycles
system.cpu22.dcache.overall_miss_latency::cpu22.data     77211000                       # number of overall miss cycles
system.cpu22.dcache.overall_miss_latency::total     77211000                       # number of overall miss cycles
system.cpu22.dcache.ReadReq_accesses::cpu22.data        41720                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.ReadReq_accesses::total        41720                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::cpu22.data          613                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::total          613                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::cpu22.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::cpu22.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::cpu22.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.demand_accesses::cpu22.data        42333                       # number of demand (read+write) accesses
system.cpu22.dcache.demand_accesses::total        42333                       # number of demand (read+write) accesses
system.cpu22.dcache.overall_accesses::cpu22.data        42339                       # number of overall (read+write) accesses
system.cpu22.dcache.overall_accesses::total        42339                       # number of overall (read+write) accesses
system.cpu22.dcache.ReadReq_miss_rate::cpu22.data     0.057071                       # miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_miss_rate::total     0.057071                       # miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_miss_rate::cpu22.data     0.445351                       # miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_miss_rate::total     0.445351                       # miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::cpu22.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::cpu22.data     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::total     0.937500                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::cpu22.data            1                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.demand_miss_rate::cpu22.data     0.062693                       # miss rate for demand accesses
system.cpu22.dcache.demand_miss_rate::total     0.062693                       # miss rate for demand accesses
system.cpu22.dcache.overall_miss_rate::cpu22.data     0.062779                       # miss rate for overall accesses
system.cpu22.dcache.overall_miss_rate::total     0.062779                       # miss rate for overall accesses
system.cpu22.dcache.ReadReq_avg_miss_latency::cpu22.data 28628.622428                       # average ReadReq miss latency
system.cpu22.dcache.ReadReq_avg_miss_latency::total 28628.622428                       # average ReadReq miss latency
system.cpu22.dcache.WriteReq_avg_miss_latency::cpu22.data 33136.446886                       # average WriteReq miss latency
system.cpu22.dcache.WriteReq_avg_miss_latency::total 33136.446886                       # average WriteReq miss latency
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::cpu22.data 11162.933333                       # average LoadLockedReq miss latency
system.cpu22.dcache.LoadLockedReq_avg_miss_latency::total 11162.933333                       # average LoadLockedReq miss latency
system.cpu22.dcache.StoreCondReq_avg_miss_latency::cpu22.data         2000                       # average StoreCondReq miss latency
system.cpu22.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::cpu22.data          inf                       # average StoreCondFailReq miss latency
system.cpu22.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu22.dcache.demand_avg_miss_latency::cpu22.data 29092.313489                       # average overall miss latency
system.cpu22.dcache.demand_avg_miss_latency::total 29092.313489                       # average overall miss latency
system.cpu22.dcache.overall_avg_miss_latency::cpu22.data 29048.532731                       # average overall miss latency
system.cpu22.dcache.overall_avg_miss_latency::total 29048.532731                       # average overall miss latency
system.cpu22.dcache.blocked_cycles::no_mshrs        12390                       # number of cycles access was blocked
system.cpu22.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_mshrs             506                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_mshrs    24.486166                       # average number of cycles each access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu22.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu22.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu22.dcache.writebacks::writebacks          183                       # number of writebacks
system.cpu22.dcache.writebacks::total             183                       # number of writebacks
system.cpu22.dcache.ReadReq_mshr_hits::cpu22.data         1606                       # number of ReadReq MSHR hits
system.cpu22.dcache.ReadReq_mshr_hits::total         1606                       # number of ReadReq MSHR hits
system.cpu22.dcache.WriteReq_mshr_hits::cpu22.data          140                       # number of WriteReq MSHR hits
system.cpu22.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu22.dcache.demand_mshr_hits::cpu22.data         1746                       # number of demand (read+write) MSHR hits
system.cpu22.dcache.demand_mshr_hits::total         1746                       # number of demand (read+write) MSHR hits
system.cpu22.dcache.overall_mshr_hits::cpu22.data         1746                       # number of overall MSHR hits
system.cpu22.dcache.overall_mshr_hits::total         1746                       # number of overall MSHR hits
system.cpu22.dcache.ReadReq_mshr_misses::cpu22.data          775                       # number of ReadReq MSHR misses
system.cpu22.dcache.ReadReq_mshr_misses::total          775                       # number of ReadReq MSHR misses
system.cpu22.dcache.WriteReq_mshr_misses::cpu22.data          133                       # number of WriteReq MSHR misses
system.cpu22.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu22.dcache.SoftPFReq_mshr_misses::cpu22.data            3                       # number of SoftPFReq MSHR misses
system.cpu22.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu22.dcache.LoadLockedReq_mshr_misses::cpu22.data           15                       # number of LoadLockedReq MSHR misses
system.cpu22.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu22.dcache.StoreCondReq_mshr_misses::cpu22.data            6                       # number of StoreCondReq MSHR misses
system.cpu22.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu22.dcache.demand_mshr_misses::cpu22.data          908                       # number of demand (read+write) MSHR misses
system.cpu22.dcache.demand_mshr_misses::total          908                       # number of demand (read+write) MSHR misses
system.cpu22.dcache.overall_mshr_misses::cpu22.data          911                       # number of overall MSHR misses
system.cpu22.dcache.overall_mshr_misses::total          911                       # number of overall MSHR misses
system.cpu22.dcache.ReadReq_mshr_miss_latency::cpu22.data     29541500                       # number of ReadReq MSHR miss cycles
system.cpu22.dcache.ReadReq_mshr_miss_latency::total     29541500                       # number of ReadReq MSHR miss cycles
system.cpu22.dcache.WriteReq_mshr_miss_latency::cpu22.data      3389250                       # number of WriteReq MSHR miss cycles
system.cpu22.dcache.WriteReq_mshr_miss_latency::total      3389250                       # number of WriteReq MSHR miss cycles
system.cpu22.dcache.SoftPFReq_mshr_miss_latency::cpu22.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu22.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::cpu22.data       136056                       # number of LoadLockedReq MSHR miss cycles
system.cpu22.dcache.LoadLockedReq_mshr_miss_latency::total       136056                       # number of LoadLockedReq MSHR miss cycles
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::cpu22.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu22.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::cpu22.data        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu22.dcache.StoreCondFailReq_mshr_miss_latency::total        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu22.dcache.demand_mshr_miss_latency::cpu22.data     32930750                       # number of demand (read+write) MSHR miss cycles
system.cpu22.dcache.demand_mshr_miss_latency::total     32930750                       # number of demand (read+write) MSHR miss cycles
system.cpu22.dcache.overall_mshr_miss_latency::cpu22.data     32947250                       # number of overall MSHR miss cycles
system.cpu22.dcache.overall_mshr_miss_latency::total     32947250                       # number of overall MSHR miss cycles
system.cpu22.dcache.ReadReq_mshr_miss_rate::cpu22.data     0.018576                       # mshr miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_mshr_miss_rate::total     0.018576                       # mshr miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_mshr_miss_rate::cpu22.data     0.216966                       # mshr miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_mshr_miss_rate::total     0.216966                       # mshr miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_mshr_miss_rate::cpu22.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::cpu22.data     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::cpu22.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu22.dcache.demand_mshr_miss_rate::cpu22.data     0.021449                       # mshr miss rate for demand accesses
system.cpu22.dcache.demand_mshr_miss_rate::total     0.021449                       # mshr miss rate for demand accesses
system.cpu22.dcache.overall_mshr_miss_rate::cpu22.data     0.021517                       # mshr miss rate for overall accesses
system.cpu22.dcache.overall_mshr_miss_rate::total     0.021517                       # mshr miss rate for overall accesses
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::cpu22.data 38118.064516                       # average ReadReq mshr miss latency
system.cpu22.dcache.ReadReq_avg_mshr_miss_latency::total 38118.064516                       # average ReadReq mshr miss latency
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::cpu22.data 25483.082707                       # average WriteReq mshr miss latency
system.cpu22.dcache.WriteReq_avg_mshr_miss_latency::total 25483.082707                       # average WriteReq mshr miss latency
system.cpu22.dcache.SoftPFReq_avg_mshr_miss_latency::cpu22.data         5500                       # average SoftPFReq mshr miss latency
system.cpu22.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu22.data  9070.400000                       # average LoadLockedReq mshr miss latency
system.cpu22.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9070.400000                       # average LoadLockedReq mshr miss latency
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::cpu22.data         1250                       # average StoreCondReq mshr miss latency
system.cpu22.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu22.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu22.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu22.dcache.demand_avg_mshr_miss_latency::cpu22.data 36267.345815                       # average overall mshr miss latency
system.cpu22.dcache.demand_avg_mshr_miss_latency::total 36267.345815                       # average overall mshr miss latency
system.cpu22.dcache.overall_avg_mshr_miss_latency::cpu22.data 36166.026345                       # average overall mshr miss latency
system.cpu22.dcache.overall_avg_mshr_miss_latency::total 36166.026345                       # average overall mshr miss latency
system.cpu22.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu22.icache.tags.replacements               0                       # number of replacements
system.cpu22.icache.tags.tagsinuse          10.060444                       # Cycle average of tags in use
system.cpu22.icache.tags.total_refs             17503                       # Total number of references to valid blocks.
system.cpu22.icache.tags.sampled_refs              58                       # Sample count of references to valid blocks.
system.cpu22.icache.tags.avg_refs          301.775862                       # Average number of references to valid blocks.
system.cpu22.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu22.icache.tags.occ_blocks::cpu22.inst    10.060444                       # Average occupied blocks per requestor
system.cpu22.icache.tags.occ_percent::cpu22.inst     0.019649                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_percent::total     0.019649                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu22.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu22.icache.tags.tag_accesses           35200                       # Number of tag accesses
system.cpu22.icache.tags.data_accesses          35200                       # Number of data accesses
system.cpu22.icache.ReadReq_hits::cpu22.inst        17503                       # number of ReadReq hits
system.cpu22.icache.ReadReq_hits::total         17503                       # number of ReadReq hits
system.cpu22.icache.demand_hits::cpu22.inst        17503                       # number of demand (read+write) hits
system.cpu22.icache.demand_hits::total          17503                       # number of demand (read+write) hits
system.cpu22.icache.overall_hits::cpu22.inst        17503                       # number of overall hits
system.cpu22.icache.overall_hits::total         17503                       # number of overall hits
system.cpu22.icache.ReadReq_misses::cpu22.inst           68                       # number of ReadReq misses
system.cpu22.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu22.icache.demand_misses::cpu22.inst           68                       # number of demand (read+write) misses
system.cpu22.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu22.icache.overall_misses::cpu22.inst           68                       # number of overall misses
system.cpu22.icache.overall_misses::total           68                       # number of overall misses
system.cpu22.icache.ReadReq_miss_latency::cpu22.inst      1943251                       # number of ReadReq miss cycles
system.cpu22.icache.ReadReq_miss_latency::total      1943251                       # number of ReadReq miss cycles
system.cpu22.icache.demand_miss_latency::cpu22.inst      1943251                       # number of demand (read+write) miss cycles
system.cpu22.icache.demand_miss_latency::total      1943251                       # number of demand (read+write) miss cycles
system.cpu22.icache.overall_miss_latency::cpu22.inst      1943251                       # number of overall miss cycles
system.cpu22.icache.overall_miss_latency::total      1943251                       # number of overall miss cycles
system.cpu22.icache.ReadReq_accesses::cpu22.inst        17571                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.ReadReq_accesses::total        17571                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.demand_accesses::cpu22.inst        17571                       # number of demand (read+write) accesses
system.cpu22.icache.demand_accesses::total        17571                       # number of demand (read+write) accesses
system.cpu22.icache.overall_accesses::cpu22.inst        17571                       # number of overall (read+write) accesses
system.cpu22.icache.overall_accesses::total        17571                       # number of overall (read+write) accesses
system.cpu22.icache.ReadReq_miss_rate::cpu22.inst     0.003870                       # miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_miss_rate::total     0.003870                       # miss rate for ReadReq accesses
system.cpu22.icache.demand_miss_rate::cpu22.inst     0.003870                       # miss rate for demand accesses
system.cpu22.icache.demand_miss_rate::total     0.003870                       # miss rate for demand accesses
system.cpu22.icache.overall_miss_rate::cpu22.inst     0.003870                       # miss rate for overall accesses
system.cpu22.icache.overall_miss_rate::total     0.003870                       # miss rate for overall accesses
system.cpu22.icache.ReadReq_avg_miss_latency::cpu22.inst 28577.220588                       # average ReadReq miss latency
system.cpu22.icache.ReadReq_avg_miss_latency::total 28577.220588                       # average ReadReq miss latency
system.cpu22.icache.demand_avg_miss_latency::cpu22.inst 28577.220588                       # average overall miss latency
system.cpu22.icache.demand_avg_miss_latency::total 28577.220588                       # average overall miss latency
system.cpu22.icache.overall_avg_miss_latency::cpu22.inst 28577.220588                       # average overall miss latency
system.cpu22.icache.overall_avg_miss_latency::total 28577.220588                       # average overall miss latency
system.cpu22.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu22.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu22.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu22.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu22.icache.fast_writes                     0                       # number of fast writes performed
system.cpu22.icache.cache_copies                    0                       # number of cache copies performed
system.cpu22.icache.ReadReq_mshr_hits::cpu22.inst           10                       # number of ReadReq MSHR hits
system.cpu22.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu22.icache.demand_mshr_hits::cpu22.inst           10                       # number of demand (read+write) MSHR hits
system.cpu22.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu22.icache.overall_mshr_hits::cpu22.inst           10                       # number of overall MSHR hits
system.cpu22.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu22.icache.ReadReq_mshr_misses::cpu22.inst           58                       # number of ReadReq MSHR misses
system.cpu22.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu22.icache.demand_mshr_misses::cpu22.inst           58                       # number of demand (read+write) MSHR misses
system.cpu22.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu22.icache.overall_mshr_misses::cpu22.inst           58                       # number of overall MSHR misses
system.cpu22.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu22.icache.ReadReq_mshr_miss_latency::cpu22.inst      1776249                       # number of ReadReq MSHR miss cycles
system.cpu22.icache.ReadReq_mshr_miss_latency::total      1776249                       # number of ReadReq MSHR miss cycles
system.cpu22.icache.demand_mshr_miss_latency::cpu22.inst      1776249                       # number of demand (read+write) MSHR miss cycles
system.cpu22.icache.demand_mshr_miss_latency::total      1776249                       # number of demand (read+write) MSHR miss cycles
system.cpu22.icache.overall_mshr_miss_latency::cpu22.inst      1776249                       # number of overall MSHR miss cycles
system.cpu22.icache.overall_mshr_miss_latency::total      1776249                       # number of overall MSHR miss cycles
system.cpu22.icache.ReadReq_mshr_miss_rate::cpu22.inst     0.003301                       # mshr miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_mshr_miss_rate::total     0.003301                       # mshr miss rate for ReadReq accesses
system.cpu22.icache.demand_mshr_miss_rate::cpu22.inst     0.003301                       # mshr miss rate for demand accesses
system.cpu22.icache.demand_mshr_miss_rate::total     0.003301                       # mshr miss rate for demand accesses
system.cpu22.icache.overall_mshr_miss_rate::cpu22.inst     0.003301                       # mshr miss rate for overall accesses
system.cpu22.icache.overall_mshr_miss_rate::total     0.003301                       # mshr miss rate for overall accesses
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::cpu22.inst 30624.982759                       # average ReadReq mshr miss latency
system.cpu22.icache.ReadReq_avg_mshr_miss_latency::total 30624.982759                       # average ReadReq mshr miss latency
system.cpu22.icache.demand_avg_mshr_miss_latency::cpu22.inst 30624.982759                       # average overall mshr miss latency
system.cpu22.icache.demand_avg_mshr_miss_latency::total 30624.982759                       # average overall mshr miss latency
system.cpu22.icache.overall_avg_mshr_miss_latency::cpu22.inst 30624.982759                       # average overall mshr miss latency
system.cpu22.icache.overall_avg_mshr_miss_latency::total 30624.982759                       # average overall mshr miss latency
system.cpu22.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu23.branchPred.lookups                 23836                       # Number of BP lookups
system.cpu23.branchPred.condPredicted           23468                       # Number of conditional branches predicted
system.cpu23.branchPred.condIncorrect             250                       # Number of conditional branches incorrect
system.cpu23.branchPred.BTBLookups              19059                       # Number of BTB lookups
system.cpu23.branchPred.BTBHits                 16025                       # Number of BTB hits
system.cpu23.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu23.branchPred.BTBHitPct           84.081012                       # BTB Hit Percentage
system.cpu23.branchPred.usedRAS                   113                       # Number of times the RAS was used to get a target.
system.cpu23.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu23.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.inst_hits                          0                       # ITB inst hits
system.cpu23.dtb.inst_misses                        0                       # ITB inst misses
system.cpu23.dtb.read_hits                          0                       # DTB read hits
system.cpu23.dtb.read_misses                        0                       # DTB read misses
system.cpu23.dtb.write_hits                         0                       # DTB write hits
system.cpu23.dtb.write_misses                       0                       # DTB write misses
system.cpu23.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.read_accesses                      0                       # DTB read accesses
system.cpu23.dtb.write_accesses                     0                       # DTB write accesses
system.cpu23.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.dtb.hits                               0                       # DTB hits
system.cpu23.dtb.misses                             0                       # DTB misses
system.cpu23.dtb.accesses                           0                       # DTB accesses
system.cpu23.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.itb.walker.walks                       0                       # Table walker walks requested
system.cpu23.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.inst_hits                          0                       # ITB inst hits
system.cpu23.itb.inst_misses                        0                       # ITB inst misses
system.cpu23.itb.read_hits                          0                       # DTB read hits
system.cpu23.itb.read_misses                        0                       # DTB read misses
system.cpu23.itb.write_hits                         0                       # DTB write hits
system.cpu23.itb.write_misses                       0                       # DTB write misses
system.cpu23.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu23.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu23.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu23.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu23.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.read_accesses                      0                       # DTB read accesses
system.cpu23.itb.write_accesses                     0                       # DTB write accesses
system.cpu23.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.itb.hits                               0                       # DTB hits
system.cpu23.itb.misses                             0                       # DTB misses
system.cpu23.itb.accesses                           0                       # DTB accesses
system.cpu23.numCycles                          61348                       # number of cpu cycles simulated
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.fetch.icacheStallCycles            18420                       # Number of cycles fetch is stalled on an Icache miss
system.cpu23.fetch.Insts                       190188                       # Number of instructions fetch has processed
system.cpu23.fetch.Branches                     23836                       # Number of branches that fetch encountered
system.cpu23.fetch.predictedBranches            16138                       # Number of branches that fetch has predicted taken
system.cpu23.fetch.Cycles                       40811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu23.fetch.SquashCycles                   535                       # Number of cycles fetch has spent squashing
system.cpu23.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu23.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu23.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu23.fetch.CacheLines                   17558                       # Number of cache lines fetched
system.cpu23.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu23.fetch.rateDist::samples            59506                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::mean            3.220667                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::stdev           3.740488                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::0                  33332     56.01%     56.01% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::1                    530      0.89%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::2                    204      0.34%     57.25% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::3                    281      0.47%     57.72% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::4                    378      0.64%     58.36% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::5                    281      0.47%     58.83% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::6                    287      0.48%     59.31% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::7                   8475     14.24%     73.55% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::8                  15738     26.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.rateDist::total              59506                       # Number of instructions fetched each cycle (Total)
system.cpu23.fetch.branchRate                0.388538                       # Number of branch fetches per cycle
system.cpu23.fetch.rate                      3.100150                       # Number of inst fetches per cycle
system.cpu23.decode.IdleCycles                  17188                       # Number of cycles decode is idle
system.cpu23.decode.BlockedCycles               17042                       # Number of cycles decode is blocked
system.cpu23.decode.RunCycles                   22884                       # Number of cycles decode is running
system.cpu23.decode.UnblockCycles                2154                       # Number of cycles decode is unblocking
system.cpu23.decode.SquashCycles                  237                       # Number of cycles decode is squashing
system.cpu23.decode.BranchResolved                169                       # Number of times decode resolved a branch
system.cpu23.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu23.decode.DecodedInsts               189869                       # Number of instructions handled by decode
system.cpu23.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu23.rename.SquashCycles                  237                       # Number of cycles rename is squashing
system.cpu23.rename.IdleCycles                  18010                       # Number of cycles rename is idle
system.cpu23.rename.BlockCycles                  9480                       # Number of cycles rename is blocking
system.cpu23.rename.serializeStallCycles         1486                       # count of cycles rename stalled for serializing inst
system.cpu23.rename.RunCycles                   23970                       # Number of cycles rename is running
system.cpu23.rename.UnblockCycles                6322                       # Number of cycles rename is unblocking
system.cpu23.rename.RenamedInsts               188399                       # Number of instructions processed by rename
system.cpu23.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu23.rename.IQFullEvents                 4696                       # Number of times rename has blocked due to IQ full
system.cpu23.rename.LQFullEvents                  929                       # Number of times rename has blocked due to LQ full
system.cpu23.rename.RenamedOperands            280573                       # Number of destination operands rename has renamed
system.cpu23.rename.RenameLookups              925213                       # Number of register rename lookups that rename has made
system.cpu23.rename.int_rename_lookups         294775                       # Number of integer rename lookups
system.cpu23.rename.CommittedMaps              274169                       # Number of HB maps that are committed
system.cpu23.rename.UndoneMaps                   6389                       # Number of HB maps that are undone due to squashing
system.cpu23.rename.serializingInsts               42                       # count of serializing insts renamed
system.cpu23.rename.tempSerializingInsts           42                       # count of temporary serializing insts renamed
system.cpu23.rename.skidInsts                   11621                       # count of insts added to the skid buffer
system.cpu23.memDep0.insertedLoads              41729                       # Number of loads inserted to the mem dependence unit.
system.cpu23.memDep0.insertedStores              1031                       # Number of stores inserted to the mem dependence unit.
system.cpu23.memDep0.conflictingLoads             351                       # Number of conflicting loads.
system.cpu23.memDep0.conflictingStores            136                       # Number of conflicting stores.
system.cpu23.iq.iqInstsAdded                   186819                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu23.iq.iqNonSpecInstsAdded                62                       # Number of non-speculative instructions added to the IQ
system.cpu23.iq.iqInstsIssued                  193164                       # Number of instructions issued
system.cpu23.iq.iqSquashedInstsIssued              73                       # Number of squashed instructions issued
system.cpu23.iq.iqSquashedInstsExamined          3716                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu23.iq.iqSquashedOperandsExamined         9381                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu23.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu23.iq.issued_per_cycle::samples        59506                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::mean       3.246126                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::stdev      2.807415                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::0             11592     19.48%     19.48% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::1             11806     19.84%     39.32% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::2              3577      6.01%     45.33% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::3             11174     18.78%     64.11% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::4              3524      5.92%     70.03% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::5              1314      2.21%     72.24% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::6              2469      4.15%     76.39% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::7              7198     12.10%     88.49% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::8              6852     11.51%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu23.iq.issued_per_cycle::total         59506                       # Number of insts issued each cycle
system.cpu23.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntAlu                  5997     46.93%     46.93% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntMult                 5208     40.76%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::IntDiv                     0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatAdd                   0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCmp                   0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatCvt                   0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatMult                  0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatDiv                   0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::FloatSqrt                  0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAdd                    0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAddAcc                 0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdAlu                    0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCmp                    0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdCvt                    0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMisc                   0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMult                   0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdMultAcc                0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShift                  0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdShiftAcc               0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdSqrt                   0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAdd               0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatAlu               0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCmp               0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatCvt               0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatDiv               0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMisc              0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMult              0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::SimdFloatSqrt              0      0.00%     87.69% # attempts to use FU when none available
system.cpu23.iq.fu_full::MemRead                 1550     12.13%     99.82% # attempts to use FU when none available
system.cpu23.iq.fu_full::MemWrite                  23      0.18%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu23.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IntAlu              118714     61.46%     61.46% # Type of FU issued
system.cpu23.iq.FU_type_0::IntMult              24580     12.72%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::IntDiv                   0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatAdd                 0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCmp                 0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatCvt                 0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatMult                0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatDiv                 0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::FloatSqrt                0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAdd                  0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAddAcc               0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdAlu                  0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCmp                  0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdCvt                  0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMisc                 0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMult                 0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdMultAcc              0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShift                0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdSqrt                 0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMult            0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.18% # Type of FU issued
system.cpu23.iq.FU_type_0::MemRead              49081     25.41%     99.59% # Type of FU issued
system.cpu23.iq.FU_type_0::MemWrite               789      0.41%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu23.iq.FU_type_0::total               193164                       # Type of FU issued
system.cpu23.iq.rate                         3.148660                       # Inst issue rate
system.cpu23.iq.fu_busy_cnt                     12778                       # FU busy when requested
system.cpu23.iq.fu_busy_rate                 0.066151                       # FU busy rate (busy events/executed inst)
system.cpu23.iq.int_inst_queue_reads           458685                       # Number of integer instruction queue reads
system.cpu23.iq.int_inst_queue_writes          190612                       # Number of integer instruction queue writes
system.cpu23.iq.int_inst_queue_wakeup_accesses       184859                       # Number of integer instruction queue wakeup accesses
system.cpu23.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu23.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu23.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu23.iq.int_alu_accesses               205942                       # Number of integer alu accesses
system.cpu23.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu23.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu23.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu23.iew.lsq.thread0.squashedLoads          999                       # Number of loads squashed
system.cpu23.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu23.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu23.iew.lsq.thread0.squashedStores          422                       # Number of stores squashed
system.cpu23.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu23.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu23.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu23.iew.lsq.thread0.cacheBlocked         7487                       # Number of times an access to memory failed due to the cache being blocked
system.cpu23.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu23.iew.iewSquashCycles                  237                       # Number of cycles IEW is squashing
system.cpu23.iew.iewBlockCycles                  4656                       # Number of cycles IEW is blocking
system.cpu23.iew.iewUnblockCycles                1555                       # Number of cycles IEW is unblocking
system.cpu23.iew.iewDispatchedInsts            186884                       # Number of instructions dispatched to IQ
system.cpu23.iew.iewDispSquashedInsts              95                       # Number of squashed instructions skipped by dispatch
system.cpu23.iew.iewDispLoadInsts               41729                       # Number of dispatched load instructions
system.cpu23.iew.iewDispStoreInsts               1031                       # Number of dispatched store instructions
system.cpu23.iew.iewDispNonSpecInsts               29                       # Number of dispatched non-speculative instructions
system.cpu23.iew.iewIQFullEvents                   48                       # Number of times the IQ has become full, causing a stall
system.cpu23.iew.iewLSQFullEvents                1113                       # Number of times the LSQ has become full, causing a stall
system.cpu23.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu23.iew.predictedTakenIncorrect          145                       # Number of branches that were predicted taken incorrectly
system.cpu23.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu23.iew.branchMispredicts                228                       # Number of branch mispredicts detected at execute
system.cpu23.iew.iewExecutedInsts              192817                       # Number of executed instructions
system.cpu23.iew.iewExecLoadInsts               48916                       # Number of load instructions executed
system.cpu23.iew.iewExecSquashedInsts             347                       # Number of squashed instructions skipped in execute
system.cpu23.iew.exec_swp                           0                       # number of swp insts executed
system.cpu23.iew.exec_nop                           3                       # number of nop insts executed
system.cpu23.iew.exec_refs                      49663                       # number of memory reference insts executed
system.cpu23.iew.exec_branches                  23122                       # Number of branches executed
system.cpu23.iew.exec_stores                      747                       # Number of stores executed
system.cpu23.iew.exec_rate                   3.143004                       # Inst execution rate
system.cpu23.iew.wb_sent                       184917                       # cumulative count of insts sent to commit
system.cpu23.iew.wb_count                      184859                       # cumulative count of insts written-back
system.cpu23.iew.wb_producers                  148580                       # num instructions producing a value
system.cpu23.iew.wb_consumers                  227646                       # num instructions consuming a value
system.cpu23.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu23.iew.wb_rate                     3.013285                       # insts written-back per cycle
system.cpu23.iew.wb_fanout                   0.652680                       # average fanout of values written-back
system.cpu23.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu23.commit.commitSquashedInsts          3658                       # The number of squashed insts skipped by commit
system.cpu23.commit.commitNonSpecStalls            40                       # The number of times commit has been forced to stall to communicate backwards
system.cpu23.commit.branchMispredicts             220                       # The number of times a branch was mispredicted
system.cpu23.commit.committed_per_cycle::samples        58980                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::mean     3.105544                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::stdev     3.278274                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::0        17330     29.38%     29.38% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::1        15917     26.99%     56.37% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::2         1995      3.38%     59.75% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::3          871      1.48%     61.23% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::4          203      0.34%     61.57% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::5         6481     10.99%     72.56% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::6          249      0.42%     72.98% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::7         1538      2.61%     75.59% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::8        14396     24.41%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu23.commit.committed_per_cycle::total        58980                       # Number of insts commited each cycle
system.cpu23.commit.committedInsts             182741                       # Number of instructions committed
system.cpu23.commit.committedOps               183165                       # Number of ops (including micro ops) committed
system.cpu23.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu23.commit.refs                        41339                       # Number of memory references committed
system.cpu23.commit.loads                       40730                       # Number of loads committed
system.cpu23.commit.membars                        17                       # Number of memory barriers committed
system.cpu23.commit.branches                    22852                       # Number of branches committed
system.cpu23.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu23.commit.int_insts                  160366                       # Number of committed integer instructions.
system.cpu23.commit.function_calls                 35                       # Number of function calls committed.
system.cpu23.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IntAlu         117247     64.01%     64.01% # Class of committed instruction
system.cpu23.commit.op_class_0::IntMult         24579     13.42%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::IntDiv              0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatAdd            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCmp            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatCvt            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatMult            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatDiv            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::FloatSqrt            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAdd             0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAddAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdAlu             0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCmp             0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdCvt             0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMisc            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMult            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdMultAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShift            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdShiftAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdSqrt            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAdd            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatAlu            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCmp            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatCvt            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatDiv            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMisc            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMult            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.43% # Class of committed instruction
system.cpu23.commit.op_class_0::MemRead         40730     22.24%     99.67% # Class of committed instruction
system.cpu23.commit.op_class_0::MemWrite          609      0.33%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu23.commit.op_class_0::total          183165                       # Class of committed instruction
system.cpu23.commit.bw_lim_events               14396                       # number cycles where commit BW limit reached
system.cpu23.rob.rob_reads                     231316                       # The number of ROB reads
system.cpu23.rob.rob_writes                    374246                       # The number of ROB writes
system.cpu23.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu23.idleCycles                          1842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu23.quiesceCycles                     238263                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu23.committedInsts                    182741                       # Number of Instructions Simulated
system.cpu23.committedOps                      183165                       # Number of Ops (including micro ops) Simulated
system.cpu23.cpi                             0.335710                       # CPI: Cycles Per Instruction
system.cpu23.cpi_total                       0.335710                       # CPI: Total CPI of All Threads
system.cpu23.ipc                             2.978761                       # IPC: Instructions Per Cycle
system.cpu23.ipc_total                       2.978761                       # IPC: Total IPC of All Threads
system.cpu23.int_regfile_reads                 299092                       # number of integer regfile reads
system.cpu23.int_regfile_writes                139327                       # number of integer regfile writes
system.cpu23.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu23.cc_regfile_reads                  701514                       # number of cc regfile reads
system.cpu23.cc_regfile_writes                 137079                       # number of cc regfile writes
system.cpu23.misc_regfile_reads                 48960                       # number of misc regfile reads
system.cpu23.misc_regfile_writes                   67                       # number of misc regfile writes
system.cpu23.dcache.tags.replacements             345                       # number of replacements
system.cpu23.dcache.tags.tagsinuse          77.745474                       # Cycle average of tags in use
system.cpu23.dcache.tags.total_refs             39551                       # Total number of references to valid blocks.
system.cpu23.dcache.tags.sampled_refs             902                       # Sample count of references to valid blocks.
system.cpu23.dcache.tags.avg_refs           43.848115                       # Average number of references to valid blocks.
system.cpu23.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu23.dcache.tags.occ_blocks::cpu23.data    77.745474                       # Average occupied blocks per requestor
system.cpu23.dcache.tags.occ_percent::cpu23.data     0.075923                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_percent::total     0.075923                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu23.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu23.dcache.tags.tag_accesses           84901                       # Number of tag accesses
system.cpu23.dcache.tags.data_accesses          84901                       # Number of data accesses
system.cpu23.dcache.ReadReq_hits::cpu23.data        39228                       # number of ReadReq hits
system.cpu23.dcache.ReadReq_hits::total         39228                       # number of ReadReq hits
system.cpu23.dcache.WriteReq_hits::cpu23.data          316                       # number of WriteReq hits
system.cpu23.dcache.WriteReq_hits::total          316                       # number of WriteReq hits
system.cpu23.dcache.SoftPFReq_hits::cpu23.data            2                       # number of SoftPFReq hits
system.cpu23.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu23.dcache.LoadLockedReq_hits::cpu23.data            2                       # number of LoadLockedReq hits
system.cpu23.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu23.dcache.demand_hits::cpu23.data        39544                       # number of demand (read+write) hits
system.cpu23.dcache.demand_hits::total          39544                       # number of demand (read+write) hits
system.cpu23.dcache.overall_hits::cpu23.data        39546                       # number of overall hits
system.cpu23.dcache.overall_hits::total         39546                       # number of overall hits
system.cpu23.dcache.ReadReq_misses::cpu23.data         2134                       # number of ReadReq misses
system.cpu23.dcache.ReadReq_misses::total         2134                       # number of ReadReq misses
system.cpu23.dcache.WriteReq_misses::cpu23.data          274                       # number of WriteReq misses
system.cpu23.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu23.dcache.SoftPFReq_misses::cpu23.data            4                       # number of SoftPFReq misses
system.cpu23.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu23.dcache.LoadLockedReq_misses::cpu23.data           16                       # number of LoadLockedReq misses
system.cpu23.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu23.dcache.StoreCondReq_misses::cpu23.data            9                       # number of StoreCondReq misses
system.cpu23.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu23.dcache.demand_misses::cpu23.data         2408                       # number of demand (read+write) misses
system.cpu23.dcache.demand_misses::total         2408                       # number of demand (read+write) misses
system.cpu23.dcache.overall_misses::cpu23.data         2412                       # number of overall misses
system.cpu23.dcache.overall_misses::total         2412                       # number of overall misses
system.cpu23.dcache.ReadReq_miss_latency::cpu23.data     62875498                       # number of ReadReq miss cycles
system.cpu23.dcache.ReadReq_miss_latency::total     62875498                       # number of ReadReq miss cycles
system.cpu23.dcache.WriteReq_miss_latency::cpu23.data      9745753                       # number of WriteReq miss cycles
system.cpu23.dcache.WriteReq_miss_latency::total      9745753                       # number of WriteReq miss cycles
system.cpu23.dcache.LoadLockedReq_miss_latency::cpu23.data       171417                       # number of LoadLockedReq miss cycles
system.cpu23.dcache.LoadLockedReq_miss_latency::total       171417                       # number of LoadLockedReq miss cycles
system.cpu23.dcache.StoreCondReq_miss_latency::cpu23.data        12500                       # number of StoreCondReq miss cycles
system.cpu23.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu23.dcache.StoreCondFailReq_miss_latency::cpu23.data        93500                       # number of StoreCondFailReq miss cycles
system.cpu23.dcache.StoreCondFailReq_miss_latency::total        93500                       # number of StoreCondFailReq miss cycles
system.cpu23.dcache.demand_miss_latency::cpu23.data     72621251                       # number of demand (read+write) miss cycles
system.cpu23.dcache.demand_miss_latency::total     72621251                       # number of demand (read+write) miss cycles
system.cpu23.dcache.overall_miss_latency::cpu23.data     72621251                       # number of overall miss cycles
system.cpu23.dcache.overall_miss_latency::total     72621251                       # number of overall miss cycles
system.cpu23.dcache.ReadReq_accesses::cpu23.data        41362                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.ReadReq_accesses::total        41362                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::cpu23.data          590                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::total          590                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::cpu23.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::cpu23.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::cpu23.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.demand_accesses::cpu23.data        41952                       # number of demand (read+write) accesses
system.cpu23.dcache.demand_accesses::total        41952                       # number of demand (read+write) accesses
system.cpu23.dcache.overall_accesses::cpu23.data        41958                       # number of overall (read+write) accesses
system.cpu23.dcache.overall_accesses::total        41958                       # number of overall (read+write) accesses
system.cpu23.dcache.ReadReq_miss_rate::cpu23.data     0.051593                       # miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_miss_rate::total     0.051593                       # miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_miss_rate::cpu23.data     0.464407                       # miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_miss_rate::total     0.464407                       # miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::cpu23.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::cpu23.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::cpu23.data            1                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.demand_miss_rate::cpu23.data     0.057399                       # miss rate for demand accesses
system.cpu23.dcache.demand_miss_rate::total     0.057399                       # miss rate for demand accesses
system.cpu23.dcache.overall_miss_rate::cpu23.data     0.057486                       # miss rate for overall accesses
system.cpu23.dcache.overall_miss_rate::total     0.057486                       # miss rate for overall accesses
system.cpu23.dcache.ReadReq_avg_miss_latency::cpu23.data 29463.682287                       # average ReadReq miss latency
system.cpu23.dcache.ReadReq_avg_miss_latency::total 29463.682287                       # average ReadReq miss latency
system.cpu23.dcache.WriteReq_avg_miss_latency::cpu23.data 35568.441606                       # average WriteReq miss latency
system.cpu23.dcache.WriteReq_avg_miss_latency::total 35568.441606                       # average WriteReq miss latency
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::cpu23.data 10713.562500                       # average LoadLockedReq miss latency
system.cpu23.dcache.LoadLockedReq_avg_miss_latency::total 10713.562500                       # average LoadLockedReq miss latency
system.cpu23.dcache.StoreCondReq_avg_miss_latency::cpu23.data  1388.888889                       # average StoreCondReq miss latency
system.cpu23.dcache.StoreCondReq_avg_miss_latency::total  1388.888889                       # average StoreCondReq miss latency
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::cpu23.data          inf                       # average StoreCondFailReq miss latency
system.cpu23.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu23.dcache.demand_avg_miss_latency::cpu23.data 30158.326827                       # average overall miss latency
system.cpu23.dcache.demand_avg_miss_latency::total 30158.326827                       # average overall miss latency
system.cpu23.dcache.overall_avg_miss_latency::cpu23.data 30108.313018                       # average overall miss latency
system.cpu23.dcache.overall_avg_miss_latency::total 30108.313018                       # average overall miss latency
system.cpu23.dcache.blocked_cycles::no_mshrs        12318                       # number of cycles access was blocked
system.cpu23.dcache.blocked_cycles::no_targets          205                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_mshrs             506                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_mshrs    24.343874                       # average number of cycles each access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_targets          205                       # average number of cycles each access was blocked
system.cpu23.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu23.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu23.dcache.writebacks::writebacks          141                       # number of writebacks
system.cpu23.dcache.writebacks::total             141                       # number of writebacks
system.cpu23.dcache.ReadReq_mshr_hits::cpu23.data         1360                       # number of ReadReq MSHR hits
system.cpu23.dcache.ReadReq_mshr_hits::total         1360                       # number of ReadReq MSHR hits
system.cpu23.dcache.WriteReq_mshr_hits::cpu23.data          141                       # number of WriteReq MSHR hits
system.cpu23.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu23.dcache.demand_mshr_hits::cpu23.data         1501                       # number of demand (read+write) MSHR hits
system.cpu23.dcache.demand_mshr_hits::total         1501                       # number of demand (read+write) MSHR hits
system.cpu23.dcache.overall_mshr_hits::cpu23.data         1501                       # number of overall MSHR hits
system.cpu23.dcache.overall_mshr_hits::total         1501                       # number of overall MSHR hits
system.cpu23.dcache.ReadReq_mshr_misses::cpu23.data          774                       # number of ReadReq MSHR misses
system.cpu23.dcache.ReadReq_mshr_misses::total          774                       # number of ReadReq MSHR misses
system.cpu23.dcache.WriteReq_mshr_misses::cpu23.data          133                       # number of WriteReq MSHR misses
system.cpu23.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu23.dcache.SoftPFReq_mshr_misses::cpu23.data            3                       # number of SoftPFReq MSHR misses
system.cpu23.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu23.dcache.LoadLockedReq_mshr_misses::cpu23.data           16                       # number of LoadLockedReq MSHR misses
system.cpu23.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu23.dcache.StoreCondReq_mshr_misses::cpu23.data            9                       # number of StoreCondReq MSHR misses
system.cpu23.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu23.dcache.demand_mshr_misses::cpu23.data          907                       # number of demand (read+write) MSHR misses
system.cpu23.dcache.demand_mshr_misses::total          907                       # number of demand (read+write) MSHR misses
system.cpu23.dcache.overall_mshr_misses::cpu23.data          910                       # number of overall MSHR misses
system.cpu23.dcache.overall_mshr_misses::total          910                       # number of overall MSHR misses
system.cpu23.dcache.ReadReq_mshr_miss_latency::cpu23.data     28970001                       # number of ReadReq MSHR miss cycles
system.cpu23.dcache.ReadReq_mshr_miss_latency::total     28970001                       # number of ReadReq MSHR miss cycles
system.cpu23.dcache.WriteReq_mshr_miss_latency::cpu23.data      3597749                       # number of WriteReq MSHR miss cycles
system.cpu23.dcache.WriteReq_mshr_miss_latency::total      3597749                       # number of WriteReq MSHR miss cycles
system.cpu23.dcache.SoftPFReq_mshr_miss_latency::cpu23.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu23.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::cpu23.data       136583                       # number of LoadLockedReq MSHR miss cycles
system.cpu23.dcache.LoadLockedReq_mshr_miss_latency::total       136583                       # number of LoadLockedReq MSHR miss cycles
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::cpu23.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu23.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::cpu23.data        84500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu23.dcache.StoreCondFailReq_mshr_miss_latency::total        84500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu23.dcache.demand_mshr_miss_latency::cpu23.data     32567750                       # number of demand (read+write) MSHR miss cycles
system.cpu23.dcache.demand_mshr_miss_latency::total     32567750                       # number of demand (read+write) MSHR miss cycles
system.cpu23.dcache.overall_mshr_miss_latency::cpu23.data     32584250                       # number of overall MSHR miss cycles
system.cpu23.dcache.overall_mshr_miss_latency::total     32584250                       # number of overall MSHR miss cycles
system.cpu23.dcache.ReadReq_mshr_miss_rate::cpu23.data     0.018713                       # mshr miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_mshr_miss_rate::total     0.018713                       # mshr miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_mshr_miss_rate::cpu23.data     0.225424                       # mshr miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_mshr_miss_rate::total     0.225424                       # mshr miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_mshr_miss_rate::cpu23.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::cpu23.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::cpu23.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu23.dcache.demand_mshr_miss_rate::cpu23.data     0.021620                       # mshr miss rate for demand accesses
system.cpu23.dcache.demand_mshr_miss_rate::total     0.021620                       # mshr miss rate for demand accesses
system.cpu23.dcache.overall_mshr_miss_rate::cpu23.data     0.021688                       # mshr miss rate for overall accesses
system.cpu23.dcache.overall_mshr_miss_rate::total     0.021688                       # mshr miss rate for overall accesses
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::cpu23.data 37428.941860                       # average ReadReq mshr miss latency
system.cpu23.dcache.ReadReq_avg_mshr_miss_latency::total 37428.941860                       # average ReadReq mshr miss latency
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::cpu23.data 27050.744361                       # average WriteReq mshr miss latency
system.cpu23.dcache.WriteReq_avg_mshr_miss_latency::total 27050.744361                       # average WriteReq mshr miss latency
system.cpu23.dcache.SoftPFReq_avg_mshr_miss_latency::cpu23.data         5500                       # average SoftPFReq mshr miss latency
system.cpu23.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu23.data  8536.437500                       # average LoadLockedReq mshr miss latency
system.cpu23.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8536.437500                       # average LoadLockedReq mshr miss latency
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::cpu23.data   888.888889                       # average StoreCondReq mshr miss latency
system.cpu23.dcache.StoreCondReq_avg_mshr_miss_latency::total   888.888889                       # average StoreCondReq mshr miss latency
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu23.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu23.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu23.dcache.demand_avg_mshr_miss_latency::cpu23.data 35907.111356                       # average overall mshr miss latency
system.cpu23.dcache.demand_avg_mshr_miss_latency::total 35907.111356                       # average overall mshr miss latency
system.cpu23.dcache.overall_avg_mshr_miss_latency::cpu23.data 35806.868132                       # average overall mshr miss latency
system.cpu23.dcache.overall_avg_mshr_miss_latency::total 35806.868132                       # average overall mshr miss latency
system.cpu23.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu23.icache.tags.replacements               0                       # number of replacements
system.cpu23.icache.tags.tagsinuse           9.942626                       # Cycle average of tags in use
system.cpu23.icache.tags.total_refs             17490                       # Total number of references to valid blocks.
system.cpu23.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu23.icache.tags.avg_refs          306.842105                       # Average number of references to valid blocks.
system.cpu23.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu23.icache.tags.occ_blocks::cpu23.inst     9.942626                       # Average occupied blocks per requestor
system.cpu23.icache.tags.occ_percent::cpu23.inst     0.019419                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_percent::total     0.019419                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu23.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu23.icache.tags.tag_accesses           35173                       # Number of tag accesses
system.cpu23.icache.tags.data_accesses          35173                       # Number of data accesses
system.cpu23.icache.ReadReq_hits::cpu23.inst        17490                       # number of ReadReq hits
system.cpu23.icache.ReadReq_hits::total         17490                       # number of ReadReq hits
system.cpu23.icache.demand_hits::cpu23.inst        17490                       # number of demand (read+write) hits
system.cpu23.icache.demand_hits::total          17490                       # number of demand (read+write) hits
system.cpu23.icache.overall_hits::cpu23.inst        17490                       # number of overall hits
system.cpu23.icache.overall_hits::total         17490                       # number of overall hits
system.cpu23.icache.ReadReq_misses::cpu23.inst           68                       # number of ReadReq misses
system.cpu23.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu23.icache.demand_misses::cpu23.inst           68                       # number of demand (read+write) misses
system.cpu23.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu23.icache.overall_misses::cpu23.inst           68                       # number of overall misses
system.cpu23.icache.overall_misses::total           68                       # number of overall misses
system.cpu23.icache.ReadReq_miss_latency::cpu23.inst      1870999                       # number of ReadReq miss cycles
system.cpu23.icache.ReadReq_miss_latency::total      1870999                       # number of ReadReq miss cycles
system.cpu23.icache.demand_miss_latency::cpu23.inst      1870999                       # number of demand (read+write) miss cycles
system.cpu23.icache.demand_miss_latency::total      1870999                       # number of demand (read+write) miss cycles
system.cpu23.icache.overall_miss_latency::cpu23.inst      1870999                       # number of overall miss cycles
system.cpu23.icache.overall_miss_latency::total      1870999                       # number of overall miss cycles
system.cpu23.icache.ReadReq_accesses::cpu23.inst        17558                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.ReadReq_accesses::total        17558                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.demand_accesses::cpu23.inst        17558                       # number of demand (read+write) accesses
system.cpu23.icache.demand_accesses::total        17558                       # number of demand (read+write) accesses
system.cpu23.icache.overall_accesses::cpu23.inst        17558                       # number of overall (read+write) accesses
system.cpu23.icache.overall_accesses::total        17558                       # number of overall (read+write) accesses
system.cpu23.icache.ReadReq_miss_rate::cpu23.inst     0.003873                       # miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_miss_rate::total     0.003873                       # miss rate for ReadReq accesses
system.cpu23.icache.demand_miss_rate::cpu23.inst     0.003873                       # miss rate for demand accesses
system.cpu23.icache.demand_miss_rate::total     0.003873                       # miss rate for demand accesses
system.cpu23.icache.overall_miss_rate::cpu23.inst     0.003873                       # miss rate for overall accesses
system.cpu23.icache.overall_miss_rate::total     0.003873                       # miss rate for overall accesses
system.cpu23.icache.ReadReq_avg_miss_latency::cpu23.inst 27514.691176                       # average ReadReq miss latency
system.cpu23.icache.ReadReq_avg_miss_latency::total 27514.691176                       # average ReadReq miss latency
system.cpu23.icache.demand_avg_miss_latency::cpu23.inst 27514.691176                       # average overall miss latency
system.cpu23.icache.demand_avg_miss_latency::total 27514.691176                       # average overall miss latency
system.cpu23.icache.overall_avg_miss_latency::cpu23.inst 27514.691176                       # average overall miss latency
system.cpu23.icache.overall_avg_miss_latency::total 27514.691176                       # average overall miss latency
system.cpu23.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu23.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu23.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu23.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu23.icache.fast_writes                     0                       # number of fast writes performed
system.cpu23.icache.cache_copies                    0                       # number of cache copies performed
system.cpu23.icache.ReadReq_mshr_hits::cpu23.inst           11                       # number of ReadReq MSHR hits
system.cpu23.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu23.icache.demand_mshr_hits::cpu23.inst           11                       # number of demand (read+write) MSHR hits
system.cpu23.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu23.icache.overall_mshr_hits::cpu23.inst           11                       # number of overall MSHR hits
system.cpu23.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu23.icache.ReadReq_mshr_misses::cpu23.inst           57                       # number of ReadReq MSHR misses
system.cpu23.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu23.icache.demand_mshr_misses::cpu23.inst           57                       # number of demand (read+write) MSHR misses
system.cpu23.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu23.icache.overall_mshr_misses::cpu23.inst           57                       # number of overall MSHR misses
system.cpu23.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu23.icache.ReadReq_mshr_miss_latency::cpu23.inst      1692501                       # number of ReadReq MSHR miss cycles
system.cpu23.icache.ReadReq_mshr_miss_latency::total      1692501                       # number of ReadReq MSHR miss cycles
system.cpu23.icache.demand_mshr_miss_latency::cpu23.inst      1692501                       # number of demand (read+write) MSHR miss cycles
system.cpu23.icache.demand_mshr_miss_latency::total      1692501                       # number of demand (read+write) MSHR miss cycles
system.cpu23.icache.overall_mshr_miss_latency::cpu23.inst      1692501                       # number of overall MSHR miss cycles
system.cpu23.icache.overall_mshr_miss_latency::total      1692501                       # number of overall MSHR miss cycles
system.cpu23.icache.ReadReq_mshr_miss_rate::cpu23.inst     0.003246                       # mshr miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_mshr_miss_rate::total     0.003246                       # mshr miss rate for ReadReq accesses
system.cpu23.icache.demand_mshr_miss_rate::cpu23.inst     0.003246                       # mshr miss rate for demand accesses
system.cpu23.icache.demand_mshr_miss_rate::total     0.003246                       # mshr miss rate for demand accesses
system.cpu23.icache.overall_mshr_miss_rate::cpu23.inst     0.003246                       # mshr miss rate for overall accesses
system.cpu23.icache.overall_mshr_miss_rate::total     0.003246                       # mshr miss rate for overall accesses
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::cpu23.inst        29693                       # average ReadReq mshr miss latency
system.cpu23.icache.ReadReq_avg_mshr_miss_latency::total        29693                       # average ReadReq mshr miss latency
system.cpu23.icache.demand_avg_mshr_miss_latency::cpu23.inst        29693                       # average overall mshr miss latency
system.cpu23.icache.demand_avg_mshr_miss_latency::total        29693                       # average overall mshr miss latency
system.cpu23.icache.overall_avg_mshr_miss_latency::cpu23.inst        29693                       # average overall mshr miss latency
system.cpu23.icache.overall_avg_mshr_miss_latency::total        29693                       # average overall mshr miss latency
system.cpu23.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu24.branchPred.lookups                 23050                       # Number of BP lookups
system.cpu24.branchPred.condPredicted           22682                       # Number of conditional branches predicted
system.cpu24.branchPred.condIncorrect             250                       # Number of conditional branches incorrect
system.cpu24.branchPred.BTBLookups              18290                       # Number of BTB lookups
system.cpu24.branchPred.BTBHits                 15630                       # Number of BTB hits
system.cpu24.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu24.branchPred.BTBHitPct           85.456534                       # BTB Hit Percentage
system.cpu24.branchPred.usedRAS                   113                       # Number of times the RAS was used to get a target.
system.cpu24.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu24.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.inst_hits                          0                       # ITB inst hits
system.cpu24.dtb.inst_misses                        0                       # ITB inst misses
system.cpu24.dtb.read_hits                          0                       # DTB read hits
system.cpu24.dtb.read_misses                        0                       # DTB read misses
system.cpu24.dtb.write_hits                         0                       # DTB write hits
system.cpu24.dtb.write_misses                       0                       # DTB write misses
system.cpu24.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.read_accesses                      0                       # DTB read accesses
system.cpu24.dtb.write_accesses                     0                       # DTB write accesses
system.cpu24.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.dtb.hits                               0                       # DTB hits
system.cpu24.dtb.misses                             0                       # DTB misses
system.cpu24.dtb.accesses                           0                       # DTB accesses
system.cpu24.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.itb.walker.walks                       0                       # Table walker walks requested
system.cpu24.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.inst_hits                          0                       # ITB inst hits
system.cpu24.itb.inst_misses                        0                       # ITB inst misses
system.cpu24.itb.read_hits                          0                       # DTB read hits
system.cpu24.itb.read_misses                        0                       # DTB read misses
system.cpu24.itb.write_hits                         0                       # DTB write hits
system.cpu24.itb.write_misses                       0                       # DTB write misses
system.cpu24.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu24.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu24.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu24.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu24.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.read_accesses                      0                       # DTB read accesses
system.cpu24.itb.write_accesses                     0                       # DTB write accesses
system.cpu24.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.itb.hits                               0                       # DTB hits
system.cpu24.itb.misses                             0                       # DTB misses
system.cpu24.itb.accesses                           0                       # DTB accesses
system.cpu24.numCycles                          60815                       # number of cpu cycles simulated
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.fetch.icacheStallCycles            18393                       # Number of cycles fetch is stalled on an Icache miss
system.cpu24.fetch.Insts                       186997                       # Number of instructions fetch has processed
system.cpu24.fetch.Branches                     23050                       # Number of branches that fetch encountered
system.cpu24.fetch.predictedBranches            15743                       # Number of branches that fetch has predicted taken
system.cpu24.fetch.Cycles                       40303                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu24.fetch.SquashCycles                   535                       # Number of cycles fetch has spent squashing
system.cpu24.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu24.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu24.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu24.fetch.CacheLines                   17538                       # Number of cache lines fetched
system.cpu24.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu24.fetch.rateDist::samples            58971                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::mean            3.195791                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::stdev           3.734856                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::0                  33223     56.34%     56.34% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::1                    523      0.89%     57.22% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::2                    202      0.34%     57.57% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::3                    268      0.45%     58.02% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::4                    351      0.60%     58.62% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::5                    284      0.48%     59.10% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::6                    279      0.47%     59.57% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::7                   8498     14.41%     73.98% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::8                  15343     26.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.rateDist::total              58971                       # Number of instructions fetched each cycle (Total)
system.cpu24.fetch.branchRate                0.379018                       # Number of branch fetches per cycle
system.cpu24.fetch.rate                      3.074850                       # Number of inst fetches per cycle
system.cpu24.decode.IdleCycles                  17256                       # Number of cycles decode is idle
system.cpu24.decode.BlockedCycles               16833                       # Number of cycles decode is blocked
system.cpu24.decode.RunCycles                   22600                       # Number of cycles decode is running
system.cpu24.decode.UnblockCycles                2044                       # Number of cycles decode is unblocking
system.cpu24.decode.SquashCycles                  237                       # Number of cycles decode is squashing
system.cpu24.decode.BranchResolved                169                       # Number of times decode resolved a branch
system.cpu24.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu24.decode.DecodedInsts               186692                       # Number of instructions handled by decode
system.cpu24.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu24.rename.SquashCycles                  237                       # Number of cycles rename is squashing
system.cpu24.rename.IdleCycles                  18045                       # Number of cycles rename is idle
system.cpu24.rename.BlockCycles                  9322                       # Number of cycles rename is blocking
system.cpu24.rename.serializeStallCycles         1725                       # count of cycles rename stalled for serializing inst
system.cpu24.rename.RunCycles                   23604                       # Number of cycles rename is running
system.cpu24.rename.UnblockCycles                6037                       # Number of cycles rename is unblocking
system.cpu24.rename.RenamedInsts               185184                       # Number of instructions processed by rename
system.cpu24.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu24.rename.IQFullEvents                 4548                       # Number of times rename has blocked due to IQ full
system.cpu24.rename.LQFullEvents                  792                       # Number of times rename has blocked due to LQ full
system.cpu24.rename.RenamedOperands            274600                       # Number of destination operands rename has renamed
system.cpu24.rename.RenameLookups              909506                       # Number of register rename lookups that rename has made
system.cpu24.rename.int_rename_lookups         290309                       # Number of integer rename lookups
system.cpu24.rename.CommittedMaps              268331                       # Number of HB maps that are committed
system.cpu24.rename.UndoneMaps                   6254                       # Number of HB maps that are undone due to squashing
system.cpu24.rename.serializingInsts               49                       # count of serializing insts renamed
system.cpu24.rename.tempSerializingInsts           49                       # count of temporary serializing insts renamed
system.cpu24.rename.skidInsts                   11159                       # count of insts added to the skid buffer
system.cpu24.memDep0.insertedLoads              41328                       # Number of loads inserted to the mem dependence unit.
system.cpu24.memDep0.insertedStores              1036                       # Number of stores inserted to the mem dependence unit.
system.cpu24.memDep0.conflictingLoads             349                       # Number of conflicting loads.
system.cpu24.memDep0.conflictingStores            136                       # Number of conflicting stores.
system.cpu24.iq.iqInstsAdded                   183610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu24.iq.iqNonSpecInstsAdded                69                       # Number of non-speculative instructions added to the IQ
system.cpu24.iq.iqInstsIssued                  190004                       # Number of instructions issued
system.cpu24.iq.iqSquashedInstsIssued              66                       # Number of squashed instructions issued
system.cpu24.iq.iqSquashedInstsExamined          3615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu24.iq.iqSquashedOperandsExamined         9075                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu24.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.cpu24.iq.issued_per_cycle::samples        58971                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::mean       3.221990                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::stdev      2.804333                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::0             11639     19.74%     19.74% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::1             11695     19.83%     39.57% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::2              3145      5.33%     44.90% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::3             12179     20.65%     65.55% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::4              2875      4.88%     70.43% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::5              1391      2.36%     72.79% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::6              2257      3.83%     76.62% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::7              6835     11.59%     88.21% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::8              6955     11.79%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu24.iq.issued_per_cycle::total         58971                       # Number of insts issued each cycle
system.cpu24.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntAlu                  5730     43.69%     43.69% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntMult                 5815     44.34%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::IntDiv                     0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatAdd                   0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCmp                   0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatCvt                   0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatMult                  0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatDiv                   0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::FloatSqrt                  0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAdd                    0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAddAcc                 0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdAlu                    0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCmp                    0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdCvt                    0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMisc                   0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMult                   0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdMultAcc                0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShift                  0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdShiftAcc               0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdSqrt                   0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAdd               0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatAlu               0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCmp               0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatCvt               0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatDiv               0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMisc              0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMult              0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::SimdFloatSqrt              0      0.00%     88.03% # attempts to use FU when none available
system.cpu24.iq.fu_full::MemRead                 1546     11.79%     99.82% # attempts to use FU when none available
system.cpu24.iq.fu_full::MemWrite                  24      0.18%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu24.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IntAlu              115959     61.03%     61.03% # Type of FU issued
system.cpu24.iq.FU_type_0::IntMult              24580     12.94%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::IntDiv                   0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatAdd                 0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCmp                 0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatCvt                 0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatMult                0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatDiv                 0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::FloatSqrt                0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAdd                  0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAddAcc               0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdAlu                  0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCmp                  0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdCvt                  0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMisc                 0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMult                 0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdMultAcc              0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShift                0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdSqrt                 0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMult            0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.97% # Type of FU issued
system.cpu24.iq.FU_type_0::MemRead              48668     25.61%     99.58% # Type of FU issued
system.cpu24.iq.FU_type_0::MemWrite               797      0.42%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu24.iq.FU_type_0::total               190004                       # Type of FU issued
system.cpu24.iq.rate                         3.124295                       # Inst issue rate
system.cpu24.iq.fu_busy_cnt                     13115                       # FU busy when requested
system.cpu24.iq.fu_busy_rate                 0.069025                       # FU busy rate (busy events/executed inst)
system.cpu24.iq.int_inst_queue_reads           452160                       # Number of integer instruction queue reads
system.cpu24.iq.int_inst_queue_writes          187309                       # Number of integer instruction queue writes
system.cpu24.iq.int_inst_queue_wakeup_accesses       181695                       # Number of integer instruction queue wakeup accesses
system.cpu24.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu24.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu24.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu24.iq.int_alu_accesses               203119                       # Number of integer alu accesses
system.cpu24.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu24.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu24.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu24.iew.lsq.thread0.squashedLoads          983                       # Number of loads squashed
system.cpu24.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu24.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu24.iew.lsq.thread0.squashedStores          420                       # Number of stores squashed
system.cpu24.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu24.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu24.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu24.iew.lsq.thread0.cacheBlocked         7469                       # Number of times an access to memory failed due to the cache being blocked
system.cpu24.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu24.iew.iewSquashCycles                  237                       # Number of cycles IEW is squashing
system.cpu24.iew.iewBlockCycles                  4489                       # Number of cycles IEW is blocking
system.cpu24.iew.iewUnblockCycles                1684                       # Number of cycles IEW is unblocking
system.cpu24.iew.iewDispatchedInsts            183682                       # Number of instructions dispatched to IQ
system.cpu24.iew.iewDispSquashedInsts              89                       # Number of squashed instructions skipped by dispatch
system.cpu24.iew.iewDispLoadInsts               41328                       # Number of dispatched load instructions
system.cpu24.iew.iewDispStoreInsts               1036                       # Number of dispatched store instructions
system.cpu24.iew.iewDispNonSpecInsts               36                       # Number of dispatched non-speculative instructions
system.cpu24.iew.iewIQFullEvents                   50                       # Number of times the IQ has become full, causing a stall
system.cpu24.iew.iewLSQFullEvents                1236                       # Number of times the LSQ has become full, causing a stall
system.cpu24.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu24.iew.predictedTakenIncorrect          145                       # Number of branches that were predicted taken incorrectly
system.cpu24.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu24.iew.branchMispredicts                228                       # Number of branch mispredicts detected at execute
system.cpu24.iew.iewExecutedInsts              189632                       # Number of executed instructions
system.cpu24.iew.iewExecLoadInsts               48500                       # Number of load instructions executed
system.cpu24.iew.iewExecSquashedInsts             372                       # Number of squashed instructions skipped in execute
system.cpu24.iew.exec_swp                           0                       # number of swp insts executed
system.cpu24.iew.exec_nop                           3                       # number of nop insts executed
system.cpu24.iew.exec_refs                      49254                       # number of memory reference insts executed
system.cpu24.iew.exec_branches                  22338                       # Number of branches executed
system.cpu24.iew.exec_stores                      754                       # Number of stores executed
system.cpu24.iew.exec_rate                   3.118178                       # Inst execution rate
system.cpu24.iew.wb_sent                       181738                       # cumulative count of insts sent to commit
system.cpu24.iew.wb_count                      181695                       # cumulative count of insts written-back
system.cpu24.iew.wb_producers                  146851                       # num instructions producing a value
system.cpu24.iew.wb_consumers                  223487                       # num instructions consuming a value
system.cpu24.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu24.iew.wb_rate                     2.987668                       # insts written-back per cycle
system.cpu24.iew.wb_fanout                   0.657090                       # average fanout of values written-back
system.cpu24.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu24.commit.commitSquashedInsts          3558                       # The number of squashed insts skipped by commit
system.cpu24.commit.commitNonSpecStalls            47                       # The number of times commit has been forced to stall to communicate backwards
system.cpu24.commit.branchMispredicts             220                       # The number of times a branch was mispredicted
system.cpu24.commit.committed_per_cycle::samples        58460                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::mean     3.080123                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::stdev     3.264939                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::0        17137     29.31%     29.31% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::1        15964     27.31%     56.62% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::2         2057      3.52%     60.14% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::3          839      1.44%     61.58% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::4          176      0.30%     61.88% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::5         6555     11.21%     73.09% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::6          245      0.42%     73.51% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::7         1376      2.35%     75.86% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::8        14111     24.14%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu24.commit.committed_per_cycle::total        58460                       # Number of insts commited each cycle
system.cpu24.commit.committedInsts             179640                       # Number of instructions committed
system.cpu24.commit.committedOps               180064                       # Number of ops (including micro ops) committed
system.cpu24.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu24.commit.refs                        40961                       # Number of memory references committed
system.cpu24.commit.loads                       40345                       # Number of loads committed
system.cpu24.commit.membars                        17                       # Number of memory barriers committed
system.cpu24.commit.branches                    22075                       # Number of branches committed
system.cpu24.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu24.commit.int_insts                  158042                       # Number of committed integer instructions.
system.cpu24.commit.function_calls                 35                       # Number of function calls committed.
system.cpu24.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IntAlu         114524     63.60%     63.60% # Class of committed instruction
system.cpu24.commit.op_class_0::IntMult         24579     13.65%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::IntDiv              0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatAdd            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCmp            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatCvt            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatMult            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatDiv            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::FloatSqrt            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAdd             0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAddAcc            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdAlu             0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCmp             0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdCvt             0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMisc            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMult            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdMultAcc            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShift            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdShiftAcc            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdSqrt            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAdd            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatAlu            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCmp            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatCvt            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatDiv            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMisc            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMult            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.25% # Class of committed instruction
system.cpu24.commit.op_class_0::MemRead         40345     22.41%     99.66% # Class of committed instruction
system.cpu24.commit.op_class_0::MemWrite          616      0.34%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu24.commit.op_class_0::total          180064                       # Class of committed instruction
system.cpu24.commit.bw_lim_events               14111                       # number cycles where commit BW limit reached
system.cpu24.rob.rob_reads                     227880                       # The number of ROB reads
system.cpu24.rob.rob_writes                    367829                       # The number of ROB writes
system.cpu24.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu24.idleCycles                          1844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu24.quiesceCycles                     238796                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu24.committedInsts                    179640                       # Number of Instructions Simulated
system.cpu24.committedOps                      180064                       # Number of Ops (including micro ops) Simulated
system.cpu24.cpi                             0.338538                       # CPI: Cycles Per Instruction
system.cpu24.cpi_total                       0.338538                       # CPI: Total CPI of All Threads
system.cpu24.ipc                             2.953877                       # IPC: Instructions Per Cycle
system.cpu24.ipc_total                       2.953877                       # IPC: Total IPC of All Threads
system.cpu24.int_regfile_reads                 294725                       # number of integer regfile reads
system.cpu24.int_regfile_writes                138110                       # number of integer regfile writes
system.cpu24.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu24.cc_regfile_reads                  690750                       # number of cc regfile reads
system.cpu24.cc_regfile_writes                 132363                       # number of cc regfile writes
system.cpu24.misc_regfile_reads                 48567                       # number of misc regfile reads
system.cpu24.misc_regfile_writes                   94                       # number of misc regfile writes
system.cpu24.dcache.tags.replacements             348                       # number of replacements
system.cpu24.dcache.tags.tagsinuse          77.495155                       # Cycle average of tags in use
system.cpu24.dcache.tags.total_refs             39222                       # Total number of references to valid blocks.
system.cpu24.dcache.tags.sampled_refs             904                       # Sample count of references to valid blocks.
system.cpu24.dcache.tags.avg_refs           43.387168                       # Average number of references to valid blocks.
system.cpu24.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu24.dcache.tags.occ_blocks::cpu24.data    77.495155                       # Average occupied blocks per requestor
system.cpu24.dcache.tags.occ_percent::cpu24.data     0.075679                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_percent::total     0.075679                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu24.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu24.dcache.tags.tag_accesses           84120                       # Number of tag accesses
system.cpu24.dcache.tags.data_accesses          84120                       # Number of data accesses
system.cpu24.dcache.ReadReq_hits::cpu24.data        38897                       # number of ReadReq hits
system.cpu24.dcache.ReadReq_hits::total         38897                       # number of ReadReq hits
system.cpu24.dcache.WriteReq_hits::cpu24.data          318                       # number of WriteReq hits
system.cpu24.dcache.WriteReq_hits::total          318                       # number of WriteReq hits
system.cpu24.dcache.SoftPFReq_hits::cpu24.data            2                       # number of SoftPFReq hits
system.cpu24.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu24.dcache.LoadLockedReq_hits::cpu24.data            1                       # number of LoadLockedReq hits
system.cpu24.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu24.dcache.demand_hits::cpu24.data        39215                       # number of demand (read+write) hits
system.cpu24.dcache.demand_hits::total          39215                       # number of demand (read+write) hits
system.cpu24.dcache.overall_hits::cpu24.data        39217                       # number of overall hits
system.cpu24.dcache.overall_hits::total         39217                       # number of overall hits
system.cpu24.dcache.ReadReq_misses::cpu24.data         2061                       # number of ReadReq misses
system.cpu24.dcache.ReadReq_misses::total         2061                       # number of ReadReq misses
system.cpu24.dcache.WriteReq_misses::cpu24.data          272                       # number of WriteReq misses
system.cpu24.dcache.WriteReq_misses::total          272                       # number of WriteReq misses
system.cpu24.dcache.SoftPFReq_misses::cpu24.data            4                       # number of SoftPFReq misses
system.cpu24.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu24.dcache.LoadLockedReq_misses::cpu24.data           24                       # number of LoadLockedReq misses
system.cpu24.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu24.dcache.StoreCondReq_misses::cpu24.data           10                       # number of StoreCondReq misses
system.cpu24.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu24.dcache.demand_misses::cpu24.data         2333                       # number of demand (read+write) misses
system.cpu24.dcache.demand_misses::total         2333                       # number of demand (read+write) misses
system.cpu24.dcache.overall_misses::cpu24.data         2337                       # number of overall misses
system.cpu24.dcache.overall_misses::total         2337                       # number of overall misses
system.cpu24.dcache.ReadReq_miss_latency::cpu24.data     60197990                       # number of ReadReq miss cycles
system.cpu24.dcache.ReadReq_miss_latency::total     60197990                       # number of ReadReq miss cycles
system.cpu24.dcache.WriteReq_miss_latency::cpu24.data      9888250                       # number of WriteReq miss cycles
system.cpu24.dcache.WriteReq_miss_latency::total      9888250                       # number of WriteReq miss cycles
system.cpu24.dcache.LoadLockedReq_miss_latency::cpu24.data       235422                       # number of LoadLockedReq miss cycles
system.cpu24.dcache.LoadLockedReq_miss_latency::total       235422                       # number of LoadLockedReq miss cycles
system.cpu24.dcache.StoreCondReq_miss_latency::cpu24.data        12500                       # number of StoreCondReq miss cycles
system.cpu24.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu24.dcache.StoreCondFailReq_miss_latency::cpu24.data        97499                       # number of StoreCondFailReq miss cycles
system.cpu24.dcache.StoreCondFailReq_miss_latency::total        97499                       # number of StoreCondFailReq miss cycles
system.cpu24.dcache.demand_miss_latency::cpu24.data     70086240                       # number of demand (read+write) miss cycles
system.cpu24.dcache.demand_miss_latency::total     70086240                       # number of demand (read+write) miss cycles
system.cpu24.dcache.overall_miss_latency::cpu24.data     70086240                       # number of overall miss cycles
system.cpu24.dcache.overall_miss_latency::total     70086240                       # number of overall miss cycles
system.cpu24.dcache.ReadReq_accesses::cpu24.data        40958                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.ReadReq_accesses::total        40958                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::cpu24.data          590                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::total          590                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::cpu24.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::cpu24.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::cpu24.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.demand_accesses::cpu24.data        41548                       # number of demand (read+write) accesses
system.cpu24.dcache.demand_accesses::total        41548                       # number of demand (read+write) accesses
system.cpu24.dcache.overall_accesses::cpu24.data        41554                       # number of overall (read+write) accesses
system.cpu24.dcache.overall_accesses::total        41554                       # number of overall (read+write) accesses
system.cpu24.dcache.ReadReq_miss_rate::cpu24.data     0.050320                       # miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_miss_rate::total     0.050320                       # miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_miss_rate::cpu24.data     0.461017                       # miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_miss_rate::total     0.461017                       # miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::cpu24.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::cpu24.data     0.960000                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::total     0.960000                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::cpu24.data            1                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.demand_miss_rate::cpu24.data     0.056152                       # miss rate for demand accesses
system.cpu24.dcache.demand_miss_rate::total     0.056152                       # miss rate for demand accesses
system.cpu24.dcache.overall_miss_rate::cpu24.data     0.056240                       # miss rate for overall accesses
system.cpu24.dcache.overall_miss_rate::total     0.056240                       # miss rate for overall accesses
system.cpu24.dcache.ReadReq_avg_miss_latency::cpu24.data 29208.146531                       # average ReadReq miss latency
system.cpu24.dcache.ReadReq_avg_miss_latency::total 29208.146531                       # average ReadReq miss latency
system.cpu24.dcache.WriteReq_avg_miss_latency::cpu24.data 36353.860294                       # average WriteReq miss latency
system.cpu24.dcache.WriteReq_avg_miss_latency::total 36353.860294                       # average WriteReq miss latency
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::cpu24.data  9809.250000                       # average LoadLockedReq miss latency
system.cpu24.dcache.LoadLockedReq_avg_miss_latency::total  9809.250000                       # average LoadLockedReq miss latency
system.cpu24.dcache.StoreCondReq_avg_miss_latency::cpu24.data         1250                       # average StoreCondReq miss latency
system.cpu24.dcache.StoreCondReq_avg_miss_latency::total         1250                       # average StoreCondReq miss latency
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::cpu24.data          inf                       # average StoreCondFailReq miss latency
system.cpu24.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu24.dcache.demand_avg_miss_latency::cpu24.data 30041.251607                       # average overall miss latency
system.cpu24.dcache.demand_avg_miss_latency::total 30041.251607                       # average overall miss latency
system.cpu24.dcache.overall_avg_miss_latency::cpu24.data 29989.833119                       # average overall miss latency
system.cpu24.dcache.overall_avg_miss_latency::total 29989.833119                       # average overall miss latency
system.cpu24.dcache.blocked_cycles::no_mshrs        12185                       # number of cycles access was blocked
system.cpu24.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_mshrs             506                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_mshrs    24.081028                       # average number of cycles each access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu24.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu24.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu24.dcache.writebacks::writebacks          124                       # number of writebacks
system.cpu24.dcache.writebacks::total             124                       # number of writebacks
system.cpu24.dcache.ReadReq_mshr_hits::cpu24.data         1284                       # number of ReadReq MSHR hits
system.cpu24.dcache.ReadReq_mshr_hits::total         1284                       # number of ReadReq MSHR hits
system.cpu24.dcache.WriteReq_mshr_hits::cpu24.data          140                       # number of WriteReq MSHR hits
system.cpu24.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu24.dcache.demand_mshr_hits::cpu24.data         1424                       # number of demand (read+write) MSHR hits
system.cpu24.dcache.demand_mshr_hits::total         1424                       # number of demand (read+write) MSHR hits
system.cpu24.dcache.overall_mshr_hits::cpu24.data         1424                       # number of overall MSHR hits
system.cpu24.dcache.overall_mshr_hits::total         1424                       # number of overall MSHR hits
system.cpu24.dcache.ReadReq_mshr_misses::cpu24.data          777                       # number of ReadReq MSHR misses
system.cpu24.dcache.ReadReq_mshr_misses::total          777                       # number of ReadReq MSHR misses
system.cpu24.dcache.WriteReq_mshr_misses::cpu24.data          132                       # number of WriteReq MSHR misses
system.cpu24.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu24.dcache.SoftPFReq_mshr_misses::cpu24.data            3                       # number of SoftPFReq MSHR misses
system.cpu24.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu24.dcache.LoadLockedReq_mshr_misses::cpu24.data           24                       # number of LoadLockedReq MSHR misses
system.cpu24.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu24.dcache.StoreCondReq_mshr_misses::cpu24.data           10                       # number of StoreCondReq MSHR misses
system.cpu24.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu24.dcache.demand_mshr_misses::cpu24.data          909                       # number of demand (read+write) MSHR misses
system.cpu24.dcache.demand_mshr_misses::total          909                       # number of demand (read+write) MSHR misses
system.cpu24.dcache.overall_mshr_misses::cpu24.data          912                       # number of overall MSHR misses
system.cpu24.dcache.overall_mshr_misses::total          912                       # number of overall MSHR misses
system.cpu24.dcache.ReadReq_mshr_miss_latency::cpu24.data     28652251                       # number of ReadReq MSHR miss cycles
system.cpu24.dcache.ReadReq_mshr_miss_latency::total     28652251                       # number of ReadReq MSHR miss cycles
system.cpu24.dcache.WriteReq_mshr_miss_latency::cpu24.data      3709750                       # number of WriteReq MSHR miss cycles
system.cpu24.dcache.WriteReq_mshr_miss_latency::total      3709750                       # number of WriteReq MSHR miss cycles
system.cpu24.dcache.SoftPFReq_mshr_miss_latency::cpu24.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu24.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::cpu24.data       187578                       # number of LoadLockedReq MSHR miss cycles
system.cpu24.dcache.LoadLockedReq_mshr_miss_latency::total       187578                       # number of LoadLockedReq MSHR miss cycles
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::cpu24.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu24.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::cpu24.data        86001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu24.dcache.StoreCondFailReq_mshr_miss_latency::total        86001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu24.dcache.demand_mshr_miss_latency::cpu24.data     32362001                       # number of demand (read+write) MSHR miss cycles
system.cpu24.dcache.demand_mshr_miss_latency::total     32362001                       # number of demand (read+write) MSHR miss cycles
system.cpu24.dcache.overall_mshr_miss_latency::cpu24.data     32378501                       # number of overall MSHR miss cycles
system.cpu24.dcache.overall_mshr_miss_latency::total     32378501                       # number of overall MSHR miss cycles
system.cpu24.dcache.ReadReq_mshr_miss_rate::cpu24.data     0.018971                       # mshr miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_mshr_miss_rate::total     0.018971                       # mshr miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_mshr_miss_rate::cpu24.data     0.223729                       # mshr miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_mshr_miss_rate::total     0.223729                       # mshr miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_mshr_miss_rate::cpu24.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::cpu24.data     0.960000                       # mshr miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_mshr_miss_rate::total     0.960000                       # mshr miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::cpu24.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu24.dcache.demand_mshr_miss_rate::cpu24.data     0.021878                       # mshr miss rate for demand accesses
system.cpu24.dcache.demand_mshr_miss_rate::total     0.021878                       # mshr miss rate for demand accesses
system.cpu24.dcache.overall_mshr_miss_rate::cpu24.data     0.021947                       # mshr miss rate for overall accesses
system.cpu24.dcache.overall_mshr_miss_rate::total     0.021947                       # mshr miss rate for overall accesses
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::cpu24.data 36875.483912                       # average ReadReq mshr miss latency
system.cpu24.dcache.ReadReq_avg_mshr_miss_latency::total 36875.483912                       # average ReadReq mshr miss latency
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::cpu24.data 28104.166667                       # average WriteReq mshr miss latency
system.cpu24.dcache.WriteReq_avg_mshr_miss_latency::total 28104.166667                       # average WriteReq mshr miss latency
system.cpu24.dcache.SoftPFReq_avg_mshr_miss_latency::cpu24.data         5500                       # average SoftPFReq mshr miss latency
system.cpu24.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu24.data  7815.750000                       # average LoadLockedReq mshr miss latency
system.cpu24.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7815.750000                       # average LoadLockedReq mshr miss latency
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::cpu24.data          800                       # average StoreCondReq mshr miss latency
system.cpu24.dcache.StoreCondReq_avg_mshr_miss_latency::total          800                       # average StoreCondReq mshr miss latency
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu24.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu24.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu24.dcache.demand_avg_mshr_miss_latency::cpu24.data 35601.761276                       # average overall mshr miss latency
system.cpu24.dcache.demand_avg_mshr_miss_latency::total 35601.761276                       # average overall mshr miss latency
system.cpu24.dcache.overall_avg_mshr_miss_latency::cpu24.data 35502.742325                       # average overall mshr miss latency
system.cpu24.dcache.overall_avg_mshr_miss_latency::total 35502.742325                       # average overall mshr miss latency
system.cpu24.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu24.icache.tags.replacements               0                       # number of replacements
system.cpu24.icache.tags.tagsinuse           9.878873                       # Cycle average of tags in use
system.cpu24.icache.tags.total_refs             17470                       # Total number of references to valid blocks.
system.cpu24.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu24.icache.tags.avg_refs          306.491228                       # Average number of references to valid blocks.
system.cpu24.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu24.icache.tags.occ_blocks::cpu24.inst     9.878873                       # Average occupied blocks per requestor
system.cpu24.icache.tags.occ_percent::cpu24.inst     0.019295                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_percent::total     0.019295                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu24.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu24.icache.tags.tag_accesses           35133                       # Number of tag accesses
system.cpu24.icache.tags.data_accesses          35133                       # Number of data accesses
system.cpu24.icache.ReadReq_hits::cpu24.inst        17470                       # number of ReadReq hits
system.cpu24.icache.ReadReq_hits::total         17470                       # number of ReadReq hits
system.cpu24.icache.demand_hits::cpu24.inst        17470                       # number of demand (read+write) hits
system.cpu24.icache.demand_hits::total          17470                       # number of demand (read+write) hits
system.cpu24.icache.overall_hits::cpu24.inst        17470                       # number of overall hits
system.cpu24.icache.overall_hits::total         17470                       # number of overall hits
system.cpu24.icache.ReadReq_misses::cpu24.inst           68                       # number of ReadReq misses
system.cpu24.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu24.icache.demand_misses::cpu24.inst           68                       # number of demand (read+write) misses
system.cpu24.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu24.icache.overall_misses::cpu24.inst           68                       # number of overall misses
system.cpu24.icache.overall_misses::total           68                       # number of overall misses
system.cpu24.icache.ReadReq_miss_latency::cpu24.inst      1872000                       # number of ReadReq miss cycles
system.cpu24.icache.ReadReq_miss_latency::total      1872000                       # number of ReadReq miss cycles
system.cpu24.icache.demand_miss_latency::cpu24.inst      1872000                       # number of demand (read+write) miss cycles
system.cpu24.icache.demand_miss_latency::total      1872000                       # number of demand (read+write) miss cycles
system.cpu24.icache.overall_miss_latency::cpu24.inst      1872000                       # number of overall miss cycles
system.cpu24.icache.overall_miss_latency::total      1872000                       # number of overall miss cycles
system.cpu24.icache.ReadReq_accesses::cpu24.inst        17538                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.ReadReq_accesses::total        17538                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.demand_accesses::cpu24.inst        17538                       # number of demand (read+write) accesses
system.cpu24.icache.demand_accesses::total        17538                       # number of demand (read+write) accesses
system.cpu24.icache.overall_accesses::cpu24.inst        17538                       # number of overall (read+write) accesses
system.cpu24.icache.overall_accesses::total        17538                       # number of overall (read+write) accesses
system.cpu24.icache.ReadReq_miss_rate::cpu24.inst     0.003877                       # miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_miss_rate::total     0.003877                       # miss rate for ReadReq accesses
system.cpu24.icache.demand_miss_rate::cpu24.inst     0.003877                       # miss rate for demand accesses
system.cpu24.icache.demand_miss_rate::total     0.003877                       # miss rate for demand accesses
system.cpu24.icache.overall_miss_rate::cpu24.inst     0.003877                       # miss rate for overall accesses
system.cpu24.icache.overall_miss_rate::total     0.003877                       # miss rate for overall accesses
system.cpu24.icache.ReadReq_avg_miss_latency::cpu24.inst 27529.411765                       # average ReadReq miss latency
system.cpu24.icache.ReadReq_avg_miss_latency::total 27529.411765                       # average ReadReq miss latency
system.cpu24.icache.demand_avg_miss_latency::cpu24.inst 27529.411765                       # average overall miss latency
system.cpu24.icache.demand_avg_miss_latency::total 27529.411765                       # average overall miss latency
system.cpu24.icache.overall_avg_miss_latency::cpu24.inst 27529.411765                       # average overall miss latency
system.cpu24.icache.overall_avg_miss_latency::total 27529.411765                       # average overall miss latency
system.cpu24.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu24.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu24.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu24.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu24.icache.fast_writes                     0                       # number of fast writes performed
system.cpu24.icache.cache_copies                    0                       # number of cache copies performed
system.cpu24.icache.ReadReq_mshr_hits::cpu24.inst           11                       # number of ReadReq MSHR hits
system.cpu24.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu24.icache.demand_mshr_hits::cpu24.inst           11                       # number of demand (read+write) MSHR hits
system.cpu24.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu24.icache.overall_mshr_hits::cpu24.inst           11                       # number of overall MSHR hits
system.cpu24.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu24.icache.ReadReq_mshr_misses::cpu24.inst           57                       # number of ReadReq MSHR misses
system.cpu24.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu24.icache.demand_mshr_misses::cpu24.inst           57                       # number of demand (read+write) MSHR misses
system.cpu24.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu24.icache.overall_mshr_misses::cpu24.inst           57                       # number of overall MSHR misses
system.cpu24.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu24.icache.ReadReq_mshr_miss_latency::cpu24.inst      1696000                       # number of ReadReq MSHR miss cycles
system.cpu24.icache.ReadReq_mshr_miss_latency::total      1696000                       # number of ReadReq MSHR miss cycles
system.cpu24.icache.demand_mshr_miss_latency::cpu24.inst      1696000                       # number of demand (read+write) MSHR miss cycles
system.cpu24.icache.demand_mshr_miss_latency::total      1696000                       # number of demand (read+write) MSHR miss cycles
system.cpu24.icache.overall_mshr_miss_latency::cpu24.inst      1696000                       # number of overall MSHR miss cycles
system.cpu24.icache.overall_mshr_miss_latency::total      1696000                       # number of overall MSHR miss cycles
system.cpu24.icache.ReadReq_mshr_miss_rate::cpu24.inst     0.003250                       # mshr miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_mshr_miss_rate::total     0.003250                       # mshr miss rate for ReadReq accesses
system.cpu24.icache.demand_mshr_miss_rate::cpu24.inst     0.003250                       # mshr miss rate for demand accesses
system.cpu24.icache.demand_mshr_miss_rate::total     0.003250                       # mshr miss rate for demand accesses
system.cpu24.icache.overall_mshr_miss_rate::cpu24.inst     0.003250                       # mshr miss rate for overall accesses
system.cpu24.icache.overall_mshr_miss_rate::total     0.003250                       # mshr miss rate for overall accesses
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::cpu24.inst 29754.385965                       # average ReadReq mshr miss latency
system.cpu24.icache.ReadReq_avg_mshr_miss_latency::total 29754.385965                       # average ReadReq mshr miss latency
system.cpu24.icache.demand_avg_mshr_miss_latency::cpu24.inst 29754.385965                       # average overall mshr miss latency
system.cpu24.icache.demand_avg_mshr_miss_latency::total 29754.385965                       # average overall mshr miss latency
system.cpu24.icache.overall_avg_mshr_miss_latency::cpu24.inst 29754.385965                       # average overall mshr miss latency
system.cpu24.icache.overall_avg_mshr_miss_latency::total 29754.385965                       # average overall mshr miss latency
system.cpu24.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu25.branchPred.lookups                 23267                       # Number of BP lookups
system.cpu25.branchPred.condPredicted           22941                       # Number of conditional branches predicted
system.cpu25.branchPred.condIncorrect             267                       # Number of conditional branches incorrect
system.cpu25.branchPred.BTBLookups              18225                       # Number of BTB lookups
system.cpu25.branchPred.BTBHits                 15719                       # Number of BTB hits
system.cpu25.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu25.branchPred.BTBHitPct           86.249657                       # BTB Hit Percentage
system.cpu25.branchPred.usedRAS                    89                       # Number of times the RAS was used to get a target.
system.cpu25.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu25.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.inst_hits                          0                       # ITB inst hits
system.cpu25.dtb.inst_misses                        0                       # ITB inst misses
system.cpu25.dtb.read_hits                          0                       # DTB read hits
system.cpu25.dtb.read_misses                        0                       # DTB read misses
system.cpu25.dtb.write_hits                         0                       # DTB write hits
system.cpu25.dtb.write_misses                       0                       # DTB write misses
system.cpu25.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.read_accesses                      0                       # DTB read accesses
system.cpu25.dtb.write_accesses                     0                       # DTB write accesses
system.cpu25.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.dtb.hits                               0                       # DTB hits
system.cpu25.dtb.misses                             0                       # DTB misses
system.cpu25.dtb.accesses                           0                       # DTB accesses
system.cpu25.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.itb.walker.walks                       0                       # Table walker walks requested
system.cpu25.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.inst_hits                          0                       # ITB inst hits
system.cpu25.itb.inst_misses                        0                       # ITB inst misses
system.cpu25.itb.read_hits                          0                       # DTB read hits
system.cpu25.itb.read_misses                        0                       # DTB read misses
system.cpu25.itb.write_hits                         0                       # DTB write hits
system.cpu25.itb.write_misses                       0                       # DTB write misses
system.cpu25.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu25.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu25.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu25.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu25.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.read_accesses                      0                       # DTB read accesses
system.cpu25.itb.write_accesses                     0                       # DTB write accesses
system.cpu25.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.itb.hits                               0                       # DTB hits
system.cpu25.itb.misses                             0                       # DTB misses
system.cpu25.itb.accesses                           0                       # DTB accesses
system.cpu25.numCycles                          60270                       # number of cpu cycles simulated
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.fetch.icacheStallCycles            18469                       # Number of cycles fetch is stalled on an Icache miss
system.cpu25.fetch.Insts                       188661                       # Number of instructions fetch has processed
system.cpu25.fetch.Branches                     23267                       # Number of branches that fetch encountered
system.cpu25.fetch.predictedBranches            15808                       # Number of branches that fetch has predicted taken
system.cpu25.fetch.Cycles                       39689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu25.fetch.SquashCycles                   569                       # Number of cycles fetch has spent squashing
system.cpu25.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu25.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu25.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu25.fetch.CacheLines                   17576                       # Number of cache lines fetched
system.cpu25.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu25.fetch.rateDist::samples            58450                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::mean            3.249923                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::stdev           3.746581                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::0                  32541     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::1                    530      0.91%     56.58% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::2                    189      0.32%     56.90% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::3                    234      0.40%     57.30% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::4                    396      0.68%     57.98% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::5                    238      0.41%     58.39% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::6                    267      0.46%     58.85% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::7                   8468     14.49%     73.33% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::8                  15587     26.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.rateDist::total              58450                       # Number of instructions fetched each cycle (Total)
system.cpu25.fetch.branchRate                0.386046                       # Number of branch fetches per cycle
system.cpu25.fetch.rate                      3.130264                       # Number of inst fetches per cycle
system.cpu25.decode.IdleCycles                  17298                       # Number of cycles decode is idle
system.cpu25.decode.BlockedCycles               16100                       # Number of cycles decode is blocked
system.cpu25.decode.RunCycles                   22733                       # Number of cycles decode is running
system.cpu25.decode.UnblockCycles                2064                       # Number of cycles decode is unblocking
system.cpu25.decode.SquashCycles                  254                       # Number of cycles decode is squashing
system.cpu25.decode.BranchResolved                140                       # Number of times decode resolved a branch
system.cpu25.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu25.decode.DecodedInsts               188055                       # Number of instructions handled by decode
system.cpu25.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu25.rename.SquashCycles                  254                       # Number of cycles rename is squashing
system.cpu25.rename.IdleCycles                  18108                       # Number of cycles rename is idle
system.cpu25.rename.BlockCycles                  9315                       # Number of cycles rename is blocking
system.cpu25.rename.serializeStallCycles         1038                       # count of cycles rename stalled for serializing inst
system.cpu25.rename.RunCycles                   23724                       # Number of cycles rename is running
system.cpu25.rename.UnblockCycles                6010                       # Number of cycles rename is unblocking
system.cpu25.rename.RenamedInsts               186419                       # Number of instructions processed by rename
system.cpu25.rename.ROBFullEvents                  22                       # Number of times rename has blocked due to ROB full
system.cpu25.rename.IQFullEvents                 4551                       # Number of times rename has blocked due to IQ full
system.cpu25.rename.LQFullEvents                  749                       # Number of times rename has blocked due to LQ full
system.cpu25.rename.RenamedOperands            276662                       # Number of destination operands rename has renamed
system.cpu25.rename.RenameLookups              915765                       # Number of register rename lookups that rename has made
system.cpu25.rename.int_rename_lookups         292330                       # Number of integer rename lookups
system.cpu25.rename.CommittedMaps              270190                       # Number of HB maps that are committed
system.cpu25.rename.UndoneMaps                   6457                       # Number of HB maps that are undone due to squashing
system.cpu25.rename.serializingInsts               25                       # count of serializing insts renamed
system.cpu25.rename.tempSerializingInsts           25                       # count of temporary serializing insts renamed
system.cpu25.rename.skidInsts                   11297                       # count of insts added to the skid buffer
system.cpu25.memDep0.insertedLoads              41523                       # Number of loads inserted to the mem dependence unit.
system.cpu25.memDep0.insertedStores              1013                       # Number of stores inserted to the mem dependence unit.
system.cpu25.memDep0.conflictingLoads             362                       # Number of conflicting loads.
system.cpu25.memDep0.conflictingStores             21                       # Number of conflicting stores.
system.cpu25.iq.iqInstsAdded                   184714                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu25.iq.iqNonSpecInstsAdded                41                       # Number of non-speculative instructions added to the IQ
system.cpu25.iq.iqInstsIssued                  190693                       # Number of instructions issued
system.cpu25.iq.iqSquashedInstsIssued              84                       # Number of squashed instructions issued
system.cpu25.iq.iqSquashedInstsExamined          3743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu25.iq.iqSquashedOperandsExamined        10959                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu25.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu25.iq.issued_per_cycle::samples        58450                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::mean       3.262498                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::stdev      2.800297                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::0             10996     18.81%     18.81% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::1             11714     20.04%     38.85% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::2              3063      5.24%     44.09% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::3             12374     21.17%     65.26% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::4              2795      4.78%     70.05% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::5              1343      2.30%     72.34% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::6              2273      3.89%     76.23% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::7              6938     11.87%     88.10% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::8              6954     11.90%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu25.iq.issued_per_cycle::total         58450                       # Number of insts issued each cycle
system.cpu25.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntAlu                  5831     44.01%     44.01% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntMult                 5860     44.23%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::IntDiv                     0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatAdd                   0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCmp                   0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatCvt                   0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatMult                  0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatDiv                   0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::FloatSqrt                  0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAdd                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAddAcc                 0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdAlu                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCmp                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdCvt                    0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMisc                   0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMult                   0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdMultAcc                0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShift                  0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdShiftAcc               0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdSqrt                   0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAdd               0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatAlu               0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCmp               0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatCvt               0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatDiv               0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMisc              0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMult              0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::SimdFloatSqrt              0      0.00%     88.23% # attempts to use FU when none available
system.cpu25.iq.fu_full::MemRead                 1532     11.56%     99.80% # attempts to use FU when none available
system.cpu25.iq.fu_full::MemWrite                  27      0.20%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu25.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IntAlu              116604     61.15%     61.15% # Type of FU issued
system.cpu25.iq.FU_type_0::IntMult              24583     12.89%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::IntDiv                   0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatAdd                 0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCmp                 0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatCvt                 0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatMult                0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatDiv                 0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::FloatSqrt                0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAdd                  0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAddAcc               0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdAlu                  0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCmp                  0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdCvt                  0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMisc                 0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMult                 0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdMultAcc              0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShift                0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdSqrt                 0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMult            0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.04% # Type of FU issued
system.cpu25.iq.FU_type_0::MemRead              48734     25.56%     99.60% # Type of FU issued
system.cpu25.iq.FU_type_0::MemWrite               772      0.40%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu25.iq.FU_type_0::total               190693                       # Type of FU issued
system.cpu25.iq.rate                         3.163979                       # Inst issue rate
system.cpu25.iq.fu_busy_cnt                     13250                       # FU busy when requested
system.cpu25.iq.fu_busy_rate                 0.069483                       # FU busy rate (busy events/executed inst)
system.cpu25.iq.int_inst_queue_reads           453170                       # Number of integer instruction queue reads
system.cpu25.iq.int_inst_queue_writes          188512                       # Number of integer instruction queue writes
system.cpu25.iq.int_inst_queue_wakeup_accesses       182419                       # Number of integer instruction queue wakeup accesses
system.cpu25.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu25.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu25.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu25.iq.int_alu_accesses               203943                       # Number of integer alu accesses
system.cpu25.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu25.iew.lsq.thread0.forwLoads             20                       # Number of loads that had data forwarded from stores
system.cpu25.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu25.iew.lsq.thread0.squashedLoads         1073                       # Number of loads squashed
system.cpu25.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu25.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu25.iew.lsq.thread0.squashedStores          417                       # Number of stores squashed
system.cpu25.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu25.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu25.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.cpu25.iew.lsq.thread0.cacheBlocked         7422                       # Number of times an access to memory failed due to the cache being blocked
system.cpu25.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu25.iew.iewSquashCycles                  254                       # Number of cycles IEW is squashing
system.cpu25.iew.iewBlockCycles                  4278                       # Number of cycles IEW is blocking
system.cpu25.iew.iewUnblockCycles                1731                       # Number of cycles IEW is unblocking
system.cpu25.iew.iewDispatchedInsts            184758                       # Number of instructions dispatched to IQ
system.cpu25.iew.iewDispSquashedInsts              78                       # Number of squashed instructions skipped by dispatch
system.cpu25.iew.iewDispLoadInsts               41523                       # Number of dispatched load instructions
system.cpu25.iew.iewDispStoreInsts               1013                       # Number of dispatched store instructions
system.cpu25.iew.iewDispNonSpecInsts               19                       # Number of dispatched non-speculative instructions
system.cpu25.iew.iewIQFullEvents                   46                       # Number of times the IQ has become full, causing a stall
system.cpu25.iew.iewLSQFullEvents                1314                       # Number of times the LSQ has become full, causing a stall
system.cpu25.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu25.iew.predictedTakenIncorrect          144                       # Number of branches that were predicted taken incorrectly
system.cpu25.iew.predictedNotTakenIncorrect           97                       # Number of branches that were predicted not taken incorrectly
system.cpu25.iew.branchMispredicts                241                       # Number of branch mispredicts detected at execute
system.cpu25.iew.iewExecutedInsts              190328                       # Number of executed instructions
system.cpu25.iew.iewExecLoadInsts               48571                       # Number of load instructions executed
system.cpu25.iew.iewExecSquashedInsts             365                       # Number of squashed instructions skipped in execute
system.cpu25.iew.exec_swp                           0                       # number of swp insts executed
system.cpu25.iew.exec_nop                           3                       # number of nop insts executed
system.cpu25.iew.exec_refs                      49299                       # number of memory reference insts executed
system.cpu25.iew.exec_branches                  22502                       # Number of branches executed
system.cpu25.iew.exec_stores                      728                       # Number of stores executed
system.cpu25.iew.exec_rate                   3.157923                       # Inst execution rate
system.cpu25.iew.wb_sent                       182512                       # cumulative count of insts sent to commit
system.cpu25.iew.wb_count                      182419                       # cumulative count of insts written-back
system.cpu25.iew.wb_producers                  147436                       # num instructions producing a value
system.cpu25.iew.wb_consumers                  224699                       # num instructions consuming a value
system.cpu25.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu25.iew.wb_rate                     3.026697                       # insts written-back per cycle
system.cpu25.iew.wb_fanout                   0.656149                       # average fanout of values written-back
system.cpu25.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu25.commit.commitSquashedInsts          3677                       # The number of squashed insts skipped by commit
system.cpu25.commit.commitNonSpecStalls            31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu25.commit.branchMispredicts             237                       # The number of times a branch was mispredicted
system.cpu25.commit.committed_per_cycle::samples        57901                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::mean     3.126233                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::stdev     3.266976                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::0        16406     28.33%     28.33% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::1        16003     27.64%     55.97% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::2         2025      3.50%     59.47% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::3          861      1.49%     60.96% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::4          184      0.32%     61.28% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::5         6598     11.40%     72.67% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::6          254      0.44%     73.11% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::7         1434      2.48%     75.59% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::8        14136     24.41%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu25.commit.committed_per_cycle::total        57901                       # Number of insts commited each cycle
system.cpu25.commit.committedInsts             180597                       # Number of instructions committed
system.cpu25.commit.committedOps               181012                       # Number of ops (including micro ops) committed
system.cpu25.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu25.commit.refs                        41046                       # Number of memory references committed
system.cpu25.commit.loads                       40450                       # Number of loads committed
system.cpu25.commit.membars                        16                       # Number of memory barriers committed
system.cpu25.commit.branches                    22319                       # Number of branches committed
system.cpu25.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu25.commit.int_insts                  158745                       # Number of committed integer instructions.
system.cpu25.commit.function_calls                 34                       # Number of function calls committed.
system.cpu25.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IntAlu         115387     63.75%     63.75% # Class of committed instruction
system.cpu25.commit.op_class_0::IntMult         24579     13.58%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::IntDiv              0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatAdd            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCmp            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatCvt            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatMult            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatDiv            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::FloatSqrt            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAdd             0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAddAcc            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdAlu             0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCmp             0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdCvt             0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMisc            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMult            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdMultAcc            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShift            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdShiftAcc            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdSqrt            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAdd            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatAlu            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCmp            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatCvt            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatDiv            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMisc            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMult            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.32% # Class of committed instruction
system.cpu25.commit.op_class_0::MemRead         40450     22.35%     99.67% # Class of committed instruction
system.cpu25.commit.op_class_0::MemWrite          596      0.33%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu25.commit.op_class_0::total          181012                       # Class of committed instruction
system.cpu25.commit.bw_lim_events               14136                       # number cycles where commit BW limit reached
system.cpu25.rob.rob_reads                     228363                       # The number of ROB reads
system.cpu25.rob.rob_writes                    370010                       # The number of ROB writes
system.cpu25.timesIdled                            24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu25.idleCycles                          1820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu25.quiesceCycles                     239341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu25.committedInsts                    180597                       # Number of Instructions Simulated
system.cpu25.committedOps                      181012                       # Number of Ops (including micro ops) Simulated
system.cpu25.cpi                             0.333726                       # CPI: Cycles Per Instruction
system.cpu25.cpi_total                       0.333726                       # CPI: Total CPI of All Threads
system.cpu25.ipc                             2.996466                       # IPC: Instructions Per Cycle
system.cpu25.ipc_total                       2.996466                       # IPC: Total IPC of All Threads
system.cpu25.int_regfile_reads                 295771                       # number of integer regfile reads
system.cpu25.int_regfile_writes                138372                       # number of integer regfile writes
system.cpu25.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu25.cc_regfile_reads                  693240                       # number of cc regfile reads
system.cpu25.cc_regfile_writes                 133626                       # number of cc regfile writes
system.cpu25.misc_regfile_reads                 48664                       # number of misc regfile reads
system.cpu25.misc_regfile_writes                   35                       # number of misc regfile writes
system.cpu25.dcache.tags.replacements             342                       # number of replacements
system.cpu25.dcache.tags.tagsinuse          77.105034                       # Cycle average of tags in use
system.cpu25.dcache.tags.total_refs             39402                       # Total number of references to valid blocks.
system.cpu25.dcache.tags.sampled_refs             896                       # Sample count of references to valid blocks.
system.cpu25.dcache.tags.avg_refs           43.975446                       # Average number of references to valid blocks.
system.cpu25.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu25.dcache.tags.occ_blocks::cpu25.data    77.105034                       # Average occupied blocks per requestor
system.cpu25.dcache.tags.occ_percent::cpu25.data     0.075298                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_percent::total     0.075298                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_task_id_blocks::1024          554                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu25.dcache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu25.dcache.tags.tag_accesses           84285                       # Number of tag accesses
system.cpu25.dcache.tags.data_accesses          84285                       # Number of data accesses
system.cpu25.dcache.ReadReq_hits::cpu25.data        39086                       # number of ReadReq hits
system.cpu25.dcache.ReadReq_hits::total         39086                       # number of ReadReq hits
system.cpu25.dcache.WriteReq_hits::cpu25.data          309                       # number of WriteReq hits
system.cpu25.dcache.WriteReq_hits::total          309                       # number of WriteReq hits
system.cpu25.dcache.SoftPFReq_hits::cpu25.data            2                       # number of SoftPFReq hits
system.cpu25.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu25.dcache.LoadLockedReq_hits::cpu25.data            1                       # number of LoadLockedReq hits
system.cpu25.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu25.dcache.demand_hits::cpu25.data        39395                       # number of demand (read+write) hits
system.cpu25.dcache.demand_hits::total          39395                       # number of demand (read+write) hits
system.cpu25.dcache.overall_hits::cpu25.data        39397                       # number of overall hits
system.cpu25.dcache.overall_hits::total         39397                       # number of overall hits
system.cpu25.dcache.ReadReq_misses::cpu25.data         1995                       # number of ReadReq misses
system.cpu25.dcache.ReadReq_misses::total         1995                       # number of ReadReq misses
system.cpu25.dcache.WriteReq_misses::cpu25.data          276                       # number of WriteReq misses
system.cpu25.dcache.WriteReq_misses::total          276                       # number of WriteReq misses
system.cpu25.dcache.SoftPFReq_misses::cpu25.data            4                       # number of SoftPFReq misses
system.cpu25.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu25.dcache.LoadLockedReq_misses::cpu25.data            9                       # number of LoadLockedReq misses
system.cpu25.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu25.dcache.StoreCondReq_misses::cpu25.data            4                       # number of StoreCondReq misses
system.cpu25.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu25.dcache.demand_misses::cpu25.data         2271                       # number of demand (read+write) misses
system.cpu25.dcache.demand_misses::total         2271                       # number of demand (read+write) misses
system.cpu25.dcache.overall_misses::cpu25.data         2275                       # number of overall misses
system.cpu25.dcache.overall_misses::total         2275                       # number of overall misses
system.cpu25.dcache.ReadReq_miss_latency::cpu25.data     60017997                       # number of ReadReq miss cycles
system.cpu25.dcache.ReadReq_miss_latency::total     60017997                       # number of ReadReq miss cycles
system.cpu25.dcache.WriteReq_miss_latency::cpu25.data     10024750                       # number of WriteReq miss cycles
system.cpu25.dcache.WriteReq_miss_latency::total     10024750                       # number of WriteReq miss cycles
system.cpu25.dcache.LoadLockedReq_miss_latency::cpu25.data        99974                       # number of LoadLockedReq miss cycles
system.cpu25.dcache.LoadLockedReq_miss_latency::total        99974                       # number of LoadLockedReq miss cycles
system.cpu25.dcache.StoreCondReq_miss_latency::cpu25.data        12000                       # number of StoreCondReq miss cycles
system.cpu25.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu25.dcache.StoreCondFailReq_miss_latency::cpu25.data        13498                       # number of StoreCondFailReq miss cycles
system.cpu25.dcache.StoreCondFailReq_miss_latency::total        13498                       # number of StoreCondFailReq miss cycles
system.cpu25.dcache.demand_miss_latency::cpu25.data     70042747                       # number of demand (read+write) miss cycles
system.cpu25.dcache.demand_miss_latency::total     70042747                       # number of demand (read+write) miss cycles
system.cpu25.dcache.overall_miss_latency::cpu25.data     70042747                       # number of overall miss cycles
system.cpu25.dcache.overall_miss_latency::total     70042747                       # number of overall miss cycles
system.cpu25.dcache.ReadReq_accesses::cpu25.data        41081                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.ReadReq_accesses::total        41081                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::cpu25.data          585                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::total          585                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::cpu25.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::cpu25.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::cpu25.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.demand_accesses::cpu25.data        41666                       # number of demand (read+write) accesses
system.cpu25.dcache.demand_accesses::total        41666                       # number of demand (read+write) accesses
system.cpu25.dcache.overall_accesses::cpu25.data        41672                       # number of overall (read+write) accesses
system.cpu25.dcache.overall_accesses::total        41672                       # number of overall (read+write) accesses
system.cpu25.dcache.ReadReq_miss_rate::cpu25.data     0.048563                       # miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_miss_rate::total     0.048563                       # miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_miss_rate::cpu25.data     0.471795                       # miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_miss_rate::total     0.471795                       # miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::cpu25.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::cpu25.data     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::total     0.900000                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::cpu25.data            1                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.demand_miss_rate::cpu25.data     0.054505                       # miss rate for demand accesses
system.cpu25.dcache.demand_miss_rate::total     0.054505                       # miss rate for demand accesses
system.cpu25.dcache.overall_miss_rate::cpu25.data     0.054593                       # miss rate for overall accesses
system.cpu25.dcache.overall_miss_rate::total     0.054593                       # miss rate for overall accesses
system.cpu25.dcache.ReadReq_avg_miss_latency::cpu25.data 30084.209023                       # average ReadReq miss latency
system.cpu25.dcache.ReadReq_avg_miss_latency::total 30084.209023                       # average ReadReq miss latency
system.cpu25.dcache.WriteReq_avg_miss_latency::cpu25.data 36321.557971                       # average WriteReq miss latency
system.cpu25.dcache.WriteReq_avg_miss_latency::total 36321.557971                       # average WriteReq miss latency
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::cpu25.data 11108.222222                       # average LoadLockedReq miss latency
system.cpu25.dcache.LoadLockedReq_avg_miss_latency::total 11108.222222                       # average LoadLockedReq miss latency
system.cpu25.dcache.StoreCondReq_avg_miss_latency::cpu25.data         3000                       # average StoreCondReq miss latency
system.cpu25.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::cpu25.data          inf                       # average StoreCondFailReq miss latency
system.cpu25.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu25.dcache.demand_avg_miss_latency::cpu25.data 30842.248789                       # average overall miss latency
system.cpu25.dcache.demand_avg_miss_latency::total 30842.248789                       # average overall miss latency
system.cpu25.dcache.overall_avg_miss_latency::cpu25.data 30788.020659                       # average overall miss latency
system.cpu25.dcache.overall_avg_miss_latency::total 30788.020659                       # average overall miss latency
system.cpu25.dcache.blocked_cycles::no_mshrs        12025                       # number of cycles access was blocked
system.cpu25.dcache.blocked_cycles::no_targets          206                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_mshrs             506                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_mshrs    23.764822                       # average number of cycles each access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_targets          206                       # average number of cycles each access was blocked
system.cpu25.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu25.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu25.dcache.writebacks::writebacks          126                       # number of writebacks
system.cpu25.dcache.writebacks::total             126                       # number of writebacks
system.cpu25.dcache.ReadReq_mshr_hits::cpu25.data         1228                       # number of ReadReq MSHR hits
system.cpu25.dcache.ReadReq_mshr_hits::total         1228                       # number of ReadReq MSHR hits
system.cpu25.dcache.WriteReq_mshr_hits::cpu25.data          142                       # number of WriteReq MSHR hits
system.cpu25.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu25.dcache.demand_mshr_hits::cpu25.data         1370                       # number of demand (read+write) MSHR hits
system.cpu25.dcache.demand_mshr_hits::total         1370                       # number of demand (read+write) MSHR hits
system.cpu25.dcache.overall_mshr_hits::cpu25.data         1370                       # number of overall MSHR hits
system.cpu25.dcache.overall_mshr_hits::total         1370                       # number of overall MSHR hits
system.cpu25.dcache.ReadReq_mshr_misses::cpu25.data          767                       # number of ReadReq MSHR misses
system.cpu25.dcache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu25.dcache.WriteReq_mshr_misses::cpu25.data          134                       # number of WriteReq MSHR misses
system.cpu25.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu25.dcache.SoftPFReq_mshr_misses::cpu25.data            3                       # number of SoftPFReq MSHR misses
system.cpu25.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu25.dcache.LoadLockedReq_mshr_misses::cpu25.data            9                       # number of LoadLockedReq MSHR misses
system.cpu25.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu25.dcache.StoreCondReq_mshr_misses::cpu25.data            4                       # number of StoreCondReq MSHR misses
system.cpu25.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu25.dcache.demand_mshr_misses::cpu25.data          901                       # number of demand (read+write) MSHR misses
system.cpu25.dcache.demand_mshr_misses::total          901                       # number of demand (read+write) MSHR misses
system.cpu25.dcache.overall_mshr_misses::cpu25.data          904                       # number of overall MSHR misses
system.cpu25.dcache.overall_mshr_misses::total          904                       # number of overall MSHR misses
system.cpu25.dcache.ReadReq_mshr_miss_latency::cpu25.data     28243002                       # number of ReadReq MSHR miss cycles
system.cpu25.dcache.ReadReq_mshr_miss_latency::total     28243002                       # number of ReadReq MSHR miss cycles
system.cpu25.dcache.WriteReq_mshr_miss_latency::cpu25.data      3689250                       # number of WriteReq MSHR miss cycles
system.cpu25.dcache.WriteReq_mshr_miss_latency::total      3689250                       # number of WriteReq MSHR miss cycles
system.cpu25.dcache.SoftPFReq_mshr_miss_latency::cpu25.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu25.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::cpu25.data        83526                       # number of LoadLockedReq MSHR miss cycles
system.cpu25.dcache.LoadLockedReq_mshr_miss_latency::total        83526                       # number of LoadLockedReq MSHR miss cycles
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::cpu25.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu25.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::cpu25.data        11002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu25.dcache.StoreCondFailReq_mshr_miss_latency::total        11002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu25.dcache.demand_mshr_miss_latency::cpu25.data     31932252                       # number of demand (read+write) MSHR miss cycles
system.cpu25.dcache.demand_mshr_miss_latency::total     31932252                       # number of demand (read+write) MSHR miss cycles
system.cpu25.dcache.overall_mshr_miss_latency::cpu25.data     31948752                       # number of overall MSHR miss cycles
system.cpu25.dcache.overall_mshr_miss_latency::total     31948752                       # number of overall MSHR miss cycles
system.cpu25.dcache.ReadReq_mshr_miss_rate::cpu25.data     0.018670                       # mshr miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_mshr_miss_rate::total     0.018670                       # mshr miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_mshr_miss_rate::cpu25.data     0.229060                       # mshr miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_mshr_miss_rate::total     0.229060                       # mshr miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_mshr_miss_rate::cpu25.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::cpu25.data     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_mshr_miss_rate::total     0.900000                       # mshr miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::cpu25.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu25.dcache.demand_mshr_miss_rate::cpu25.data     0.021624                       # mshr miss rate for demand accesses
system.cpu25.dcache.demand_mshr_miss_rate::total     0.021624                       # mshr miss rate for demand accesses
system.cpu25.dcache.overall_mshr_miss_rate::cpu25.data     0.021693                       # mshr miss rate for overall accesses
system.cpu25.dcache.overall_mshr_miss_rate::total     0.021693                       # mshr miss rate for overall accesses
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::cpu25.data 36822.688396                       # average ReadReq mshr miss latency
system.cpu25.dcache.ReadReq_avg_mshr_miss_latency::total 36822.688396                       # average ReadReq mshr miss latency
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::cpu25.data 27531.716418                       # average WriteReq mshr miss latency
system.cpu25.dcache.WriteReq_avg_mshr_miss_latency::total 27531.716418                       # average WriteReq mshr miss latency
system.cpu25.dcache.SoftPFReq_avg_mshr_miss_latency::cpu25.data         5500                       # average SoftPFReq mshr miss latency
system.cpu25.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu25.data  9280.666667                       # average LoadLockedReq mshr miss latency
system.cpu25.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9280.666667                       # average LoadLockedReq mshr miss latency
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::cpu25.data         1875                       # average StoreCondReq mshr miss latency
system.cpu25.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu25.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu25.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu25.dcache.demand_avg_mshr_miss_latency::cpu25.data 35440.901221                       # average overall mshr miss latency
system.cpu25.dcache.demand_avg_mshr_miss_latency::total 35440.901221                       # average overall mshr miss latency
system.cpu25.dcache.overall_avg_mshr_miss_latency::cpu25.data 35341.539823                       # average overall mshr miss latency
system.cpu25.dcache.overall_avg_mshr_miss_latency::total 35341.539823                       # average overall mshr miss latency
system.cpu25.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu25.icache.tags.replacements               0                       # number of replacements
system.cpu25.icache.tags.tagsinuse           9.666146                       # Cycle average of tags in use
system.cpu25.icache.tags.total_refs             17508                       # Total number of references to valid blocks.
system.cpu25.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu25.icache.tags.avg_refs          312.642857                       # Average number of references to valid blocks.
system.cpu25.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu25.icache.tags.occ_blocks::cpu25.inst     9.666146                       # Average occupied blocks per requestor
system.cpu25.icache.tags.occ_percent::cpu25.inst     0.018879                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_percent::total     0.018879                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu25.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu25.icache.tags.tag_accesses           35208                       # Number of tag accesses
system.cpu25.icache.tags.data_accesses          35208                       # Number of data accesses
system.cpu25.icache.ReadReq_hits::cpu25.inst        17508                       # number of ReadReq hits
system.cpu25.icache.ReadReq_hits::total         17508                       # number of ReadReq hits
system.cpu25.icache.demand_hits::cpu25.inst        17508                       # number of demand (read+write) hits
system.cpu25.icache.demand_hits::total          17508                       # number of demand (read+write) hits
system.cpu25.icache.overall_hits::cpu25.inst        17508                       # number of overall hits
system.cpu25.icache.overall_hits::total         17508                       # number of overall hits
system.cpu25.icache.ReadReq_misses::cpu25.inst           68                       # number of ReadReq misses
system.cpu25.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu25.icache.demand_misses::cpu25.inst           68                       # number of demand (read+write) misses
system.cpu25.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu25.icache.overall_misses::cpu25.inst           68                       # number of overall misses
system.cpu25.icache.overall_misses::total           68                       # number of overall misses
system.cpu25.icache.ReadReq_miss_latency::cpu25.inst      2233502                       # number of ReadReq miss cycles
system.cpu25.icache.ReadReq_miss_latency::total      2233502                       # number of ReadReq miss cycles
system.cpu25.icache.demand_miss_latency::cpu25.inst      2233502                       # number of demand (read+write) miss cycles
system.cpu25.icache.demand_miss_latency::total      2233502                       # number of demand (read+write) miss cycles
system.cpu25.icache.overall_miss_latency::cpu25.inst      2233502                       # number of overall miss cycles
system.cpu25.icache.overall_miss_latency::total      2233502                       # number of overall miss cycles
system.cpu25.icache.ReadReq_accesses::cpu25.inst        17576                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.ReadReq_accesses::total        17576                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.demand_accesses::cpu25.inst        17576                       # number of demand (read+write) accesses
system.cpu25.icache.demand_accesses::total        17576                       # number of demand (read+write) accesses
system.cpu25.icache.overall_accesses::cpu25.inst        17576                       # number of overall (read+write) accesses
system.cpu25.icache.overall_accesses::total        17576                       # number of overall (read+write) accesses
system.cpu25.icache.ReadReq_miss_rate::cpu25.inst     0.003869                       # miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_miss_rate::total     0.003869                       # miss rate for ReadReq accesses
system.cpu25.icache.demand_miss_rate::cpu25.inst     0.003869                       # miss rate for demand accesses
system.cpu25.icache.demand_miss_rate::total     0.003869                       # miss rate for demand accesses
system.cpu25.icache.overall_miss_rate::cpu25.inst     0.003869                       # miss rate for overall accesses
system.cpu25.icache.overall_miss_rate::total     0.003869                       # miss rate for overall accesses
system.cpu25.icache.ReadReq_avg_miss_latency::cpu25.inst 32845.617647                       # average ReadReq miss latency
system.cpu25.icache.ReadReq_avg_miss_latency::total 32845.617647                       # average ReadReq miss latency
system.cpu25.icache.demand_avg_miss_latency::cpu25.inst 32845.617647                       # average overall miss latency
system.cpu25.icache.demand_avg_miss_latency::total 32845.617647                       # average overall miss latency
system.cpu25.icache.overall_avg_miss_latency::cpu25.inst 32845.617647                       # average overall miss latency
system.cpu25.icache.overall_avg_miss_latency::total 32845.617647                       # average overall miss latency
system.cpu25.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu25.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu25.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu25.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu25.icache.fast_writes                     0                       # number of fast writes performed
system.cpu25.icache.cache_copies                    0                       # number of cache copies performed
system.cpu25.icache.ReadReq_mshr_hits::cpu25.inst           12                       # number of ReadReq MSHR hits
system.cpu25.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu25.icache.demand_mshr_hits::cpu25.inst           12                       # number of demand (read+write) MSHR hits
system.cpu25.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu25.icache.overall_mshr_hits::cpu25.inst           12                       # number of overall MSHR hits
system.cpu25.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu25.icache.ReadReq_mshr_misses::cpu25.inst           56                       # number of ReadReq MSHR misses
system.cpu25.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu25.icache.demand_mshr_misses::cpu25.inst           56                       # number of demand (read+write) MSHR misses
system.cpu25.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu25.icache.overall_mshr_misses::cpu25.inst           56                       # number of overall MSHR misses
system.cpu25.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu25.icache.ReadReq_mshr_miss_latency::cpu25.inst      1620249                       # number of ReadReq MSHR miss cycles
system.cpu25.icache.ReadReq_mshr_miss_latency::total      1620249                       # number of ReadReq MSHR miss cycles
system.cpu25.icache.demand_mshr_miss_latency::cpu25.inst      1620249                       # number of demand (read+write) MSHR miss cycles
system.cpu25.icache.demand_mshr_miss_latency::total      1620249                       # number of demand (read+write) MSHR miss cycles
system.cpu25.icache.overall_mshr_miss_latency::cpu25.inst      1620249                       # number of overall MSHR miss cycles
system.cpu25.icache.overall_mshr_miss_latency::total      1620249                       # number of overall MSHR miss cycles
system.cpu25.icache.ReadReq_mshr_miss_rate::cpu25.inst     0.003186                       # mshr miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_mshr_miss_rate::total     0.003186                       # mshr miss rate for ReadReq accesses
system.cpu25.icache.demand_mshr_miss_rate::cpu25.inst     0.003186                       # mshr miss rate for demand accesses
system.cpu25.icache.demand_mshr_miss_rate::total     0.003186                       # mshr miss rate for demand accesses
system.cpu25.icache.overall_mshr_miss_rate::cpu25.inst     0.003186                       # mshr miss rate for overall accesses
system.cpu25.icache.overall_mshr_miss_rate::total     0.003186                       # mshr miss rate for overall accesses
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::cpu25.inst 28933.017857                       # average ReadReq mshr miss latency
system.cpu25.icache.ReadReq_avg_mshr_miss_latency::total 28933.017857                       # average ReadReq mshr miss latency
system.cpu25.icache.demand_avg_mshr_miss_latency::cpu25.inst 28933.017857                       # average overall mshr miss latency
system.cpu25.icache.demand_avg_mshr_miss_latency::total 28933.017857                       # average overall mshr miss latency
system.cpu25.icache.overall_avg_mshr_miss_latency::cpu25.inst 28933.017857                       # average overall mshr miss latency
system.cpu25.icache.overall_avg_mshr_miss_latency::total 28933.017857                       # average overall mshr miss latency
system.cpu25.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu26.branchPred.lookups                 21763                       # Number of BP lookups
system.cpu26.branchPred.condPredicted           21430                       # Number of conditional branches predicted
system.cpu26.branchPred.condIncorrect             268                       # Number of conditional branches incorrect
system.cpu26.branchPred.BTBLookups              16902                       # Number of BTB lookups
system.cpu26.branchPred.BTBHits                 14986                       # Number of BTB hits
system.cpu26.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu26.branchPred.BTBHitPct           88.664063                       # BTB Hit Percentage
system.cpu26.branchPred.usedRAS                    96                       # Number of times the RAS was used to get a target.
system.cpu26.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu26.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.inst_hits                          0                       # ITB inst hits
system.cpu26.dtb.inst_misses                        0                       # ITB inst misses
system.cpu26.dtb.read_hits                          0                       # DTB read hits
system.cpu26.dtb.read_misses                        0                       # DTB read misses
system.cpu26.dtb.write_hits                         0                       # DTB write hits
system.cpu26.dtb.write_misses                       0                       # DTB write misses
system.cpu26.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.read_accesses                      0                       # DTB read accesses
system.cpu26.dtb.write_accesses                     0                       # DTB write accesses
system.cpu26.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.dtb.hits                               0                       # DTB hits
system.cpu26.dtb.misses                             0                       # DTB misses
system.cpu26.dtb.accesses                           0                       # DTB accesses
system.cpu26.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.itb.walker.walks                       0                       # Table walker walks requested
system.cpu26.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.inst_hits                          0                       # ITB inst hits
system.cpu26.itb.inst_misses                        0                       # ITB inst misses
system.cpu26.itb.read_hits                          0                       # DTB read hits
system.cpu26.itb.read_misses                        0                       # DTB read misses
system.cpu26.itb.write_hits                         0                       # DTB write hits
system.cpu26.itb.write_misses                       0                       # DTB write misses
system.cpu26.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu26.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu26.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu26.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu26.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.read_accesses                      0                       # DTB read accesses
system.cpu26.itb.write_accesses                     0                       # DTB write accesses
system.cpu26.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.itb.hits                               0                       # DTB hits
system.cpu26.itb.misses                             0                       # DTB misses
system.cpu26.itb.accesses                           0                       # DTB accesses
system.cpu26.numCycles                          59737                       # number of cpu cycles simulated
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.fetch.icacheStallCycles            18512                       # Number of cycles fetch is stalled on an Icache miss
system.cpu26.fetch.Insts                       182834                       # Number of instructions fetch has processed
system.cpu26.fetch.Branches                     21763                       # Number of branches that fetch encountered
system.cpu26.fetch.predictedBranches            15082                       # Number of branches that fetch has predicted taken
system.cpu26.fetch.Cycles                       38912                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu26.fetch.SquashCycles                   567                       # Number of cycles fetch has spent squashing
system.cpu26.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu26.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu26.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu26.fetch.CacheLines                   17637                       # Number of cache lines fetched
system.cpu26.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu26.fetch.rateDist::samples            57715                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::mean            3.190488                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::stdev           3.729913                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::0                  32508     56.33%     56.33% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::1                    538      0.93%     57.26% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::2                    191      0.33%     57.59% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::3                    241      0.42%     58.01% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::4                    392      0.68%     58.68% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::5                    255      0.44%     59.13% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::6                    276      0.48%     59.60% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::7                   8515     14.75%     74.36% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::8                  14799     25.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.rateDist::total              57715                       # Number of instructions fetched each cycle (Total)
system.cpu26.fetch.branchRate                0.364314                       # Number of branch fetches per cycle
system.cpu26.fetch.rate                      3.060649                       # Number of inst fetches per cycle
system.cpu26.decode.IdleCycles                  17170                       # Number of cycles decode is idle
system.cpu26.decode.BlockedCycles               16224                       # Number of cycles decode is blocked
system.cpu26.decode.RunCycles                   22007                       # Number of cycles decode is running
system.cpu26.decode.UnblockCycles                2060                       # Number of cycles decode is unblocking
system.cpu26.decode.SquashCycles                  253                       # Number of cycles decode is squashing
system.cpu26.decode.BranchResolved                141                       # Number of times decode resolved a branch
system.cpu26.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu26.decode.DecodedInsts               182332                       # Number of instructions handled by decode
system.cpu26.decode.SquashedInsts                 118                       # Number of squashed instructions handled by decode
system.cpu26.rename.SquashCycles                  253                       # Number of cycles rename is squashing
system.cpu26.rename.IdleCycles                  17930                       # Number of cycles rename is idle
system.cpu26.rename.BlockCycles                  8792                       # Number of cycles rename is blocking
system.cpu26.rename.serializeStallCycles         1560                       # count of cycles rename stalled for serializing inst
system.cpu26.rename.RunCycles                   23036                       # Number of cycles rename is running
system.cpu26.rename.UnblockCycles                6143                       # Number of cycles rename is unblocking
system.cpu26.rename.RenamedInsts               180770                       # Number of instructions processed by rename
system.cpu26.rename.ROBFullEvents                  20                       # Number of times rename has blocked due to ROB full
system.cpu26.rename.IQFullEvents                 4622                       # Number of times rename has blocked due to IQ full
system.cpu26.rename.LQFullEvents                  829                       # Number of times rename has blocked due to LQ full
system.cpu26.rename.RenamedOperands            265758                       # Number of destination operands rename has renamed
system.cpu26.rename.RenameLookups              888210                       # Number of register rename lookups that rename has made
system.cpu26.rename.int_rename_lookups         284626                       # Number of integer rename lookups
system.cpu26.rename.CommittedMaps              258414                       # Number of HB maps that are committed
system.cpu26.rename.UndoneMaps                   7329                       # Number of HB maps that are undone due to squashing
system.cpu26.rename.serializingInsts               37                       # count of serializing insts renamed
system.cpu26.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu26.rename.skidInsts                   11136                       # count of insts added to the skid buffer
system.cpu26.memDep0.insertedLoads              40856                       # Number of loads inserted to the mem dependence unit.
system.cpu26.memDep0.insertedStores              1011                       # Number of stores inserted to the mem dependence unit.
system.cpu26.memDep0.conflictingLoads             372                       # Number of conflicting loads.
system.cpu26.memDep0.conflictingStores             38                       # Number of conflicting stores.
system.cpu26.iq.iqInstsAdded                   178882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu26.iq.iqNonSpecInstsAdded                57                       # Number of non-speculative instructions added to the IQ
system.cpu26.iq.iqInstsIssued                  184710                       # Number of instructions issued
system.cpu26.iq.iqSquashedInstsIssued              95                       # Number of squashed instructions issued
system.cpu26.iq.iqSquashedInstsExamined          4205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu26.iq.iqSquashedOperandsExamined        12300                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu26.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu26.iq.issued_per_cycle::samples        57715                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::mean       3.200381                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::stdev      2.783347                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::0             10864     18.82%     18.82% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::1             12021     20.83%     39.65% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::2              3354      5.81%     45.46% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::3             11795     20.44%     65.90% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::4              3181      5.51%     71.41% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::5              1278      2.21%     73.63% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::6              2009      3.48%     77.11% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::7              6276     10.87%     87.98% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::8              6937     12.02%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu26.iq.issued_per_cycle::total         57715                       # Number of insts issued each cycle
system.cpu26.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntAlu                  5347     42.65%     42.65% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntMult                 5611     44.76%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::IntDiv                     0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatAdd                   0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCmp                   0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatCvt                   0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatMult                  0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatDiv                   0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::FloatSqrt                  0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAdd                    0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAddAcc                 0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdAlu                    0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCmp                    0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdCvt                    0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMisc                   0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMult                   0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdMultAcc                0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShift                  0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdShiftAcc               0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdSqrt                   0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAdd               0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatAlu               0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCmp               0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatCvt               0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatDiv               0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMisc              0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMult              0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::SimdFloatSqrt              0      0.00%     87.41% # attempts to use FU when none available
system.cpu26.iq.fu_full::MemRead                 1549     12.36%     99.77% # attempts to use FU when none available
system.cpu26.iq.fu_full::MemWrite                  29      0.23%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu26.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IntAlu              111292     60.25%     60.25% # Type of FU issued
system.cpu26.iq.FU_type_0::IntMult              24580     13.31%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::IntDiv                   0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatAdd                 0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCmp                 0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatCvt                 0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatMult                0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatDiv                 0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::FloatSqrt                0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAdd                  0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAddAcc               0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdAlu                  0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCmp                  0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdCvt                  0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMisc                 0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMult                 0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdMultAcc              0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShift                0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdSqrt                 0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMult            0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.56% # Type of FU issued
system.cpu26.iq.FU_type_0::MemRead              48066     26.02%     99.58% # Type of FU issued
system.cpu26.iq.FU_type_0::MemWrite               772      0.42%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu26.iq.FU_type_0::total               184710                       # Type of FU issued
system.cpu26.iq.rate                         3.092054                       # Inst issue rate
system.cpu26.iq.fu_busy_cnt                     12536                       # FU busy when requested
system.cpu26.iq.fu_busy_rate                 0.067869                       # FU busy rate (busy events/executed inst)
system.cpu26.iq.int_inst_queue_reads           439766                       # Number of integer instruction queue reads
system.cpu26.iq.int_inst_queue_writes          183157                       # Number of integer instruction queue writes
system.cpu26.iq.int_inst_queue_wakeup_accesses       176328                       # Number of integer instruction queue wakeup accesses
system.cpu26.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu26.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu26.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu26.iq.int_alu_accesses               197246                       # Number of integer alu accesses
system.cpu26.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu26.iew.lsq.thread0.forwLoads             23                       # Number of loads that had data forwarded from stores
system.cpu26.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu26.iew.lsq.thread0.squashedLoads         1189                       # Number of loads squashed
system.cpu26.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu26.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu26.iew.lsq.thread0.squashedStores          414                       # Number of stores squashed
system.cpu26.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu26.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu26.iew.lsq.thread0.rescheduledLoads           20                       # Number of loads that were rescheduled
system.cpu26.iew.lsq.thread0.cacheBlocked         7441                       # Number of times an access to memory failed due to the cache being blocked
system.cpu26.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu26.iew.iewSquashCycles                  253                       # Number of cycles IEW is squashing
system.cpu26.iew.iewBlockCycles                  4581                       # Number of cycles IEW is blocking
system.cpu26.iew.iewUnblockCycles                 832                       # Number of cycles IEW is unblocking
system.cpu26.iew.iewDispatchedInsts            178942                       # Number of instructions dispatched to IQ
system.cpu26.iew.iewDispSquashedInsts              91                       # Number of squashed instructions skipped by dispatch
system.cpu26.iew.iewDispLoadInsts               40856                       # Number of dispatched load instructions
system.cpu26.iew.iewDispStoreInsts               1011                       # Number of dispatched store instructions
system.cpu26.iew.iewDispNonSpecInsts               30                       # Number of dispatched non-speculative instructions
system.cpu26.iew.iewIQFullEvents                   35                       # Number of times the IQ has become full, causing a stall
system.cpu26.iew.iewLSQFullEvents                 391                       # Number of times the LSQ has become full, causing a stall
system.cpu26.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu26.iew.predictedTakenIncorrect          143                       # Number of branches that were predicted taken incorrectly
system.cpu26.iew.predictedNotTakenIncorrect          101                       # Number of branches that were predicted not taken incorrectly
system.cpu26.iew.branchMispredicts                244                       # Number of branch mispredicts detected at execute
system.cpu26.iew.iewExecutedInsts              184304                       # Number of executed instructions
system.cpu26.iew.iewExecLoadInsts               47866                       # Number of load instructions executed
system.cpu26.iew.iewExecSquashedInsts             406                       # Number of squashed instructions skipped in execute
system.cpu26.iew.exec_swp                           0                       # number of swp insts executed
system.cpu26.iew.exec_nop                           3                       # number of nop insts executed
system.cpu26.iew.exec_refs                      48596                       # number of memory reference insts executed
system.cpu26.iew.exec_branches                  20991                       # Number of branches executed
system.cpu26.iew.exec_stores                      730                       # Number of stores executed
system.cpu26.iew.exec_rate                   3.085257                       # Inst execution rate
system.cpu26.iew.wb_sent                       176430                       # cumulative count of insts sent to commit
system.cpu26.iew.wb_count                      176328                       # cumulative count of insts written-back
system.cpu26.iew.wb_producers                  142535                       # num instructions producing a value
system.cpu26.iew.wb_consumers                  215199                       # num instructions consuming a value
system.cpu26.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu26.iew.wb_rate                     2.951738                       # insts written-back per cycle
system.cpu26.iew.wb_fanout                   0.662340                       # average fanout of values written-back
system.cpu26.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu26.commit.commitSquashedInsts          4142                       # The number of squashed insts skipped by commit
system.cpu26.commit.commitNonSpecStalls            44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu26.commit.branchMispredicts             238                       # The number of times a branch was mispredicted
system.cpu26.commit.committed_per_cycle::samples        57100                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::mean     3.060140                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::stdev     3.256480                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::0        16822     29.46%     29.46% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::1        15600     27.32%     56.78% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::2         2045      3.58%     60.36% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::3          832      1.46%     61.82% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::4          190      0.33%     62.15% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::5         6488     11.36%     73.51% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::6          193      0.34%     73.85% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::7         1250      2.19%     76.04% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::8        13680     23.96%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu26.commit.committed_per_cycle::total        57100                       # Number of insts commited each cycle
system.cpu26.commit.committedInsts             174339                       # Number of instructions committed
system.cpu26.commit.committedOps               174734                       # Number of ops (including micro ops) committed
system.cpu26.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu26.commit.refs                        40264                       # Number of memory references committed
system.cpu26.commit.loads                       39667                       # Number of loads committed
system.cpu26.commit.membars                        16                       # Number of memory barriers committed
system.cpu26.commit.branches                    20753                       # Number of branches committed
system.cpu26.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu26.commit.int_insts                  154029                       # Number of committed integer instructions.
system.cpu26.commit.function_calls                 32                       # Number of function calls committed.
system.cpu26.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IntAlu         109891     62.89%     62.89% # Class of committed instruction
system.cpu26.commit.op_class_0::IntMult         24579     14.07%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::IntDiv              0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatAdd            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatMult            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatDiv            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::FloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAdd             0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAddAcc            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdAlu             0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCmp             0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdCvt             0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMisc            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMult            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdMultAcc            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShift            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdShiftAcc            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdSqrt            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAdd            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatAlu            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCmp            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatCvt            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatDiv            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMult            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.cpu26.commit.op_class_0::MemRead         39667     22.70%     99.66% # Class of committed instruction
system.cpu26.commit.op_class_0::MemWrite          597      0.34%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu26.commit.op_class_0::total          174734                       # Class of committed instruction
system.cpu26.commit.bw_lim_events               13680                       # number cycles where commit BW limit reached
system.cpu26.rob.rob_reads                     222218                       # The number of ROB reads
system.cpu26.rob.rob_writes                    358442                       # The number of ROB writes
system.cpu26.timesIdled                            22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu26.idleCycles                          2022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu26.quiesceCycles                     239874                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu26.committedInsts                    174339                       # Number of Instructions Simulated
system.cpu26.committedOps                      174734                       # Number of Ops (including micro ops) Simulated
system.cpu26.cpi                             0.342649                       # CPI: Cycles Per Instruction
system.cpu26.cpi_total                       0.342649                       # CPI: Total CPI of All Threads
system.cpu26.ipc                             2.918443                       # IPC: Instructions Per Cycle
system.cpu26.ipc_total                       2.918443                       # IPC: Total IPC of All Threads
system.cpu26.int_regfile_reads                 287467                       # number of integer regfile reads
system.cpu26.int_regfile_writes                136113                       # number of integer regfile writes
system.cpu26.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu26.cc_regfile_reads                  672930                       # number of cc regfile reads
system.cpu26.cc_regfile_writes                 124407                       # number of cc regfile writes
system.cpu26.misc_regfile_reads                 47920                       # number of misc regfile reads
system.cpu26.misc_regfile_writes                   94                       # number of misc regfile writes
system.cpu26.dcache.tags.replacements             341                       # number of replacements
system.cpu26.dcache.tags.tagsinuse          78.373103                       # Cycle average of tags in use
system.cpu26.dcache.tags.total_refs             38532                       # Total number of references to valid blocks.
system.cpu26.dcache.tags.sampled_refs             897                       # Sample count of references to valid blocks.
system.cpu26.dcache.tags.avg_refs           42.956522                       # Average number of references to valid blocks.
system.cpu26.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu26.dcache.tags.occ_blocks::cpu26.data    78.373103                       # Average occupied blocks per requestor
system.cpu26.dcache.tags.occ_percent::cpu26.data     0.076536                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_percent::total     0.076536                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu26.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu26.dcache.tags.tag_accesses           82864                       # Number of tag accesses
system.cpu26.dcache.tags.data_accesses          82864                       # Number of data accesses
system.cpu26.dcache.ReadReq_hits::cpu26.data        38239                       # number of ReadReq hits
system.cpu26.dcache.ReadReq_hits::total         38239                       # number of ReadReq hits
system.cpu26.dcache.WriteReq_hits::cpu26.data          298                       # number of WriteReq hits
system.cpu26.dcache.WriteReq_hits::total          298                       # number of WriteReq hits
system.cpu26.dcache.SoftPFReq_hits::cpu26.data            2                       # number of SoftPFReq hits
system.cpu26.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu26.dcache.demand_hits::cpu26.data        38537                       # number of demand (read+write) hits
system.cpu26.dcache.demand_hits::total          38537                       # number of demand (read+write) hits
system.cpu26.dcache.overall_hits::cpu26.data        38539                       # number of overall hits
system.cpu26.dcache.overall_hits::total         38539                       # number of overall hits
system.cpu26.dcache.ReadReq_misses::cpu26.data         2111                       # number of ReadReq misses
system.cpu26.dcache.ReadReq_misses::total         2111                       # number of ReadReq misses
system.cpu26.dcache.WriteReq_misses::cpu26.data          274                       # number of WriteReq misses
system.cpu26.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu26.dcache.SoftPFReq_misses::cpu26.data            4                       # number of SoftPFReq misses
system.cpu26.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu26.dcache.LoadLockedReq_misses::cpu26.data           23                       # number of LoadLockedReq misses
system.cpu26.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu26.dcache.StoreCondReq_misses::cpu26.data           10                       # number of StoreCondReq misses
system.cpu26.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu26.dcache.demand_misses::cpu26.data         2385                       # number of demand (read+write) misses
system.cpu26.dcache.demand_misses::total         2385                       # number of demand (read+write) misses
system.cpu26.dcache.overall_misses::cpu26.data         2389                       # number of overall misses
system.cpu26.dcache.overall_misses::total         2389                       # number of overall misses
system.cpu26.dcache.ReadReq_miss_latency::cpu26.data     61996240                       # number of ReadReq miss cycles
system.cpu26.dcache.ReadReq_miss_latency::total     61996240                       # number of ReadReq miss cycles
system.cpu26.dcache.WriteReq_miss_latency::cpu26.data      9017997                       # number of WriteReq miss cycles
system.cpu26.dcache.WriteReq_miss_latency::total      9017997                       # number of WriteReq miss cycles
system.cpu26.dcache.LoadLockedReq_miss_latency::cpu26.data       205429                       # number of LoadLockedReq miss cycles
system.cpu26.dcache.LoadLockedReq_miss_latency::total       205429                       # number of LoadLockedReq miss cycles
system.cpu26.dcache.StoreCondReq_miss_latency::cpu26.data        12000                       # number of StoreCondReq miss cycles
system.cpu26.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu26.dcache.StoreCondFailReq_miss_latency::cpu26.data        92000                       # number of StoreCondFailReq miss cycles
system.cpu26.dcache.StoreCondFailReq_miss_latency::total        92000                       # number of StoreCondFailReq miss cycles
system.cpu26.dcache.demand_miss_latency::cpu26.data     71014237                       # number of demand (read+write) miss cycles
system.cpu26.dcache.demand_miss_latency::total     71014237                       # number of demand (read+write) miss cycles
system.cpu26.dcache.overall_miss_latency::cpu26.data     71014237                       # number of overall miss cycles
system.cpu26.dcache.overall_miss_latency::total     71014237                       # number of overall miss cycles
system.cpu26.dcache.ReadReq_accesses::cpu26.data        40350                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.ReadReq_accesses::total        40350                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::cpu26.data          572                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::total          572                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::cpu26.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::cpu26.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::cpu26.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.demand_accesses::cpu26.data        40922                       # number of demand (read+write) accesses
system.cpu26.dcache.demand_accesses::total        40922                       # number of demand (read+write) accesses
system.cpu26.dcache.overall_accesses::cpu26.data        40928                       # number of overall (read+write) accesses
system.cpu26.dcache.overall_accesses::total        40928                       # number of overall (read+write) accesses
system.cpu26.dcache.ReadReq_miss_rate::cpu26.data     0.052317                       # miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_miss_rate::total     0.052317                       # miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_miss_rate::cpu26.data     0.479021                       # miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_miss_rate::total     0.479021                       # miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::cpu26.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::cpu26.data            1                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::cpu26.data            1                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.demand_miss_rate::cpu26.data     0.058282                       # miss rate for demand accesses
system.cpu26.dcache.demand_miss_rate::total     0.058282                       # miss rate for demand accesses
system.cpu26.dcache.overall_miss_rate::cpu26.data     0.058371                       # miss rate for overall accesses
system.cpu26.dcache.overall_miss_rate::total     0.058371                       # miss rate for overall accesses
system.cpu26.dcache.ReadReq_avg_miss_latency::cpu26.data 29368.185694                       # average ReadReq miss latency
system.cpu26.dcache.ReadReq_avg_miss_latency::total 29368.185694                       # average ReadReq miss latency
system.cpu26.dcache.WriteReq_avg_miss_latency::cpu26.data 32912.397810                       # average WriteReq miss latency
system.cpu26.dcache.WriteReq_avg_miss_latency::total 32912.397810                       # average WriteReq miss latency
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::cpu26.data  8931.695652                       # average LoadLockedReq miss latency
system.cpu26.dcache.LoadLockedReq_avg_miss_latency::total  8931.695652                       # average LoadLockedReq miss latency
system.cpu26.dcache.StoreCondReq_avg_miss_latency::cpu26.data         1200                       # average StoreCondReq miss latency
system.cpu26.dcache.StoreCondReq_avg_miss_latency::total         1200                       # average StoreCondReq miss latency
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::cpu26.data          inf                       # average StoreCondFailReq miss latency
system.cpu26.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu26.dcache.demand_avg_miss_latency::cpu26.data 29775.361426                       # average overall miss latency
system.cpu26.dcache.demand_avg_miss_latency::total 29775.361426                       # average overall miss latency
system.cpu26.dcache.overall_avg_miss_latency::cpu26.data 29725.507325                       # average overall miss latency
system.cpu26.dcache.overall_avg_miss_latency::total 29725.507325                       # average overall miss latency
system.cpu26.dcache.blocked_cycles::no_mshrs        12536                       # number of cycles access was blocked
system.cpu26.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_mshrs             507                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_mshrs    24.725838                       # average number of cycles each access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_targets           59                       # average number of cycles each access was blocked
system.cpu26.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu26.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu26.dcache.writebacks::writebacks          132                       # number of writebacks
system.cpu26.dcache.writebacks::total             132                       # number of writebacks
system.cpu26.dcache.ReadReq_mshr_hits::cpu26.data         1334                       # number of ReadReq MSHR hits
system.cpu26.dcache.ReadReq_mshr_hits::total         1334                       # number of ReadReq MSHR hits
system.cpu26.dcache.WriteReq_mshr_hits::cpu26.data          141                       # number of WriteReq MSHR hits
system.cpu26.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu26.dcache.demand_mshr_hits::cpu26.data         1475                       # number of demand (read+write) MSHR hits
system.cpu26.dcache.demand_mshr_hits::total         1475                       # number of demand (read+write) MSHR hits
system.cpu26.dcache.overall_mshr_hits::cpu26.data         1475                       # number of overall MSHR hits
system.cpu26.dcache.overall_mshr_hits::total         1475                       # number of overall MSHR hits
system.cpu26.dcache.ReadReq_mshr_misses::cpu26.data          777                       # number of ReadReq MSHR misses
system.cpu26.dcache.ReadReq_mshr_misses::total          777                       # number of ReadReq MSHR misses
system.cpu26.dcache.WriteReq_mshr_misses::cpu26.data          133                       # number of WriteReq MSHR misses
system.cpu26.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu26.dcache.SoftPFReq_mshr_misses::cpu26.data            3                       # number of SoftPFReq MSHR misses
system.cpu26.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu26.dcache.LoadLockedReq_mshr_misses::cpu26.data           23                       # number of LoadLockedReq MSHR misses
system.cpu26.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu26.dcache.StoreCondReq_mshr_misses::cpu26.data           10                       # number of StoreCondReq MSHR misses
system.cpu26.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu26.dcache.demand_mshr_misses::cpu26.data          910                       # number of demand (read+write) MSHR misses
system.cpu26.dcache.demand_mshr_misses::total          910                       # number of demand (read+write) MSHR misses
system.cpu26.dcache.overall_mshr_misses::cpu26.data          913                       # number of overall MSHR misses
system.cpu26.dcache.overall_mshr_misses::total          913                       # number of overall MSHR misses
system.cpu26.dcache.ReadReq_mshr_miss_latency::cpu26.data     29591005                       # number of ReadReq MSHR miss cycles
system.cpu26.dcache.ReadReq_mshr_miss_latency::total     29591005                       # number of ReadReq MSHR miss cycles
system.cpu26.dcache.WriteReq_mshr_miss_latency::cpu26.data      3452001                       # number of WriteReq MSHR miss cycles
system.cpu26.dcache.WriteReq_mshr_miss_latency::total      3452001                       # number of WriteReq MSHR miss cycles
system.cpu26.dcache.SoftPFReq_mshr_miss_latency::cpu26.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu26.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::cpu26.data       160071                       # number of LoadLockedReq MSHR miss cycles
system.cpu26.dcache.LoadLockedReq_mshr_miss_latency::total       160071                       # number of LoadLockedReq MSHR miss cycles
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::cpu26.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu26.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::cpu26.data        81500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu26.dcache.StoreCondFailReq_mshr_miss_latency::total        81500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu26.dcache.demand_mshr_miss_latency::cpu26.data     33043006                       # number of demand (read+write) MSHR miss cycles
system.cpu26.dcache.demand_mshr_miss_latency::total     33043006                       # number of demand (read+write) MSHR miss cycles
system.cpu26.dcache.overall_mshr_miss_latency::cpu26.data     33059506                       # number of overall MSHR miss cycles
system.cpu26.dcache.overall_mshr_miss_latency::total     33059506                       # number of overall MSHR miss cycles
system.cpu26.dcache.ReadReq_mshr_miss_rate::cpu26.data     0.019257                       # mshr miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_mshr_miss_rate::total     0.019257                       # mshr miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_mshr_miss_rate::cpu26.data     0.232517                       # mshr miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_mshr_miss_rate::total     0.232517                       # mshr miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_mshr_miss_rate::cpu26.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::cpu26.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::cpu26.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu26.dcache.demand_mshr_miss_rate::cpu26.data     0.022237                       # mshr miss rate for demand accesses
system.cpu26.dcache.demand_mshr_miss_rate::total     0.022237                       # mshr miss rate for demand accesses
system.cpu26.dcache.overall_mshr_miss_rate::cpu26.data     0.022307                       # mshr miss rate for overall accesses
system.cpu26.dcache.overall_mshr_miss_rate::total     0.022307                       # mshr miss rate for overall accesses
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::cpu26.data 38083.661519                       # average ReadReq mshr miss latency
system.cpu26.dcache.ReadReq_avg_mshr_miss_latency::total 38083.661519                       # average ReadReq mshr miss latency
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::cpu26.data 25954.894737                       # average WriteReq mshr miss latency
system.cpu26.dcache.WriteReq_avg_mshr_miss_latency::total 25954.894737                       # average WriteReq mshr miss latency
system.cpu26.dcache.SoftPFReq_avg_mshr_miss_latency::cpu26.data         5500                       # average SoftPFReq mshr miss latency
system.cpu26.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu26.data  6959.608696                       # average LoadLockedReq mshr miss latency
system.cpu26.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6959.608696                       # average LoadLockedReq mshr miss latency
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::cpu26.data          750                       # average StoreCondReq mshr miss latency
system.cpu26.dcache.StoreCondReq_avg_mshr_miss_latency::total          750                       # average StoreCondReq mshr miss latency
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu26.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu26.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu26.dcache.demand_avg_mshr_miss_latency::cpu26.data 36310.995604                       # average overall mshr miss latency
system.cpu26.dcache.demand_avg_mshr_miss_latency::total 36310.995604                       # average overall mshr miss latency
system.cpu26.dcache.overall_avg_mshr_miss_latency::cpu26.data 36209.754655                       # average overall mshr miss latency
system.cpu26.dcache.overall_avg_mshr_miss_latency::total 36209.754655                       # average overall mshr miss latency
system.cpu26.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu26.icache.tags.replacements               0                       # number of replacements
system.cpu26.icache.tags.tagsinuse           9.587090                       # Cycle average of tags in use
system.cpu26.icache.tags.total_refs             17569                       # Total number of references to valid blocks.
system.cpu26.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu26.icache.tags.avg_refs          308.228070                       # Average number of references to valid blocks.
system.cpu26.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu26.icache.tags.occ_blocks::cpu26.inst     9.587090                       # Average occupied blocks per requestor
system.cpu26.icache.tags.occ_percent::cpu26.inst     0.018725                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_percent::total     0.018725                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu26.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu26.icache.tags.tag_accesses           35331                       # Number of tag accesses
system.cpu26.icache.tags.data_accesses          35331                       # Number of data accesses
system.cpu26.icache.ReadReq_hits::cpu26.inst        17569                       # number of ReadReq hits
system.cpu26.icache.ReadReq_hits::total         17569                       # number of ReadReq hits
system.cpu26.icache.demand_hits::cpu26.inst        17569                       # number of demand (read+write) hits
system.cpu26.icache.demand_hits::total          17569                       # number of demand (read+write) hits
system.cpu26.icache.overall_hits::cpu26.inst        17569                       # number of overall hits
system.cpu26.icache.overall_hits::total         17569                       # number of overall hits
system.cpu26.icache.ReadReq_misses::cpu26.inst           68                       # number of ReadReq misses
system.cpu26.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu26.icache.demand_misses::cpu26.inst           68                       # number of demand (read+write) misses
system.cpu26.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu26.icache.overall_misses::cpu26.inst           68                       # number of overall misses
system.cpu26.icache.overall_misses::total           68                       # number of overall misses
system.cpu26.icache.ReadReq_miss_latency::cpu26.inst      2229502                       # number of ReadReq miss cycles
system.cpu26.icache.ReadReq_miss_latency::total      2229502                       # number of ReadReq miss cycles
system.cpu26.icache.demand_miss_latency::cpu26.inst      2229502                       # number of demand (read+write) miss cycles
system.cpu26.icache.demand_miss_latency::total      2229502                       # number of demand (read+write) miss cycles
system.cpu26.icache.overall_miss_latency::cpu26.inst      2229502                       # number of overall miss cycles
system.cpu26.icache.overall_miss_latency::total      2229502                       # number of overall miss cycles
system.cpu26.icache.ReadReq_accesses::cpu26.inst        17637                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.ReadReq_accesses::total        17637                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.demand_accesses::cpu26.inst        17637                       # number of demand (read+write) accesses
system.cpu26.icache.demand_accesses::total        17637                       # number of demand (read+write) accesses
system.cpu26.icache.overall_accesses::cpu26.inst        17637                       # number of overall (read+write) accesses
system.cpu26.icache.overall_accesses::total        17637                       # number of overall (read+write) accesses
system.cpu26.icache.ReadReq_miss_rate::cpu26.inst     0.003856                       # miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_miss_rate::total     0.003856                       # miss rate for ReadReq accesses
system.cpu26.icache.demand_miss_rate::cpu26.inst     0.003856                       # miss rate for demand accesses
system.cpu26.icache.demand_miss_rate::total     0.003856                       # miss rate for demand accesses
system.cpu26.icache.overall_miss_rate::cpu26.inst     0.003856                       # miss rate for overall accesses
system.cpu26.icache.overall_miss_rate::total     0.003856                       # miss rate for overall accesses
system.cpu26.icache.ReadReq_avg_miss_latency::cpu26.inst 32786.794118                       # average ReadReq miss latency
system.cpu26.icache.ReadReq_avg_miss_latency::total 32786.794118                       # average ReadReq miss latency
system.cpu26.icache.demand_avg_miss_latency::cpu26.inst 32786.794118                       # average overall miss latency
system.cpu26.icache.demand_avg_miss_latency::total 32786.794118                       # average overall miss latency
system.cpu26.icache.overall_avg_miss_latency::cpu26.inst 32786.794118                       # average overall miss latency
system.cpu26.icache.overall_avg_miss_latency::total 32786.794118                       # average overall miss latency
system.cpu26.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu26.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu26.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu26.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu26.icache.fast_writes                     0                       # number of fast writes performed
system.cpu26.icache.cache_copies                    0                       # number of cache copies performed
system.cpu26.icache.ReadReq_mshr_hits::cpu26.inst           11                       # number of ReadReq MSHR hits
system.cpu26.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu26.icache.demand_mshr_hits::cpu26.inst           11                       # number of demand (read+write) MSHR hits
system.cpu26.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu26.icache.overall_mshr_hits::cpu26.inst           11                       # number of overall MSHR hits
system.cpu26.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu26.icache.ReadReq_mshr_misses::cpu26.inst           57                       # number of ReadReq MSHR misses
system.cpu26.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu26.icache.demand_mshr_misses::cpu26.inst           57                       # number of demand (read+write) MSHR misses
system.cpu26.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu26.icache.overall_mshr_misses::cpu26.inst           57                       # number of overall MSHR misses
system.cpu26.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu26.icache.ReadReq_mshr_miss_latency::cpu26.inst      1826749                       # number of ReadReq MSHR miss cycles
system.cpu26.icache.ReadReq_mshr_miss_latency::total      1826749                       # number of ReadReq MSHR miss cycles
system.cpu26.icache.demand_mshr_miss_latency::cpu26.inst      1826749                       # number of demand (read+write) MSHR miss cycles
system.cpu26.icache.demand_mshr_miss_latency::total      1826749                       # number of demand (read+write) MSHR miss cycles
system.cpu26.icache.overall_mshr_miss_latency::cpu26.inst      1826749                       # number of overall MSHR miss cycles
system.cpu26.icache.overall_mshr_miss_latency::total      1826749                       # number of overall MSHR miss cycles
system.cpu26.icache.ReadReq_mshr_miss_rate::cpu26.inst     0.003232                       # mshr miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_mshr_miss_rate::total     0.003232                       # mshr miss rate for ReadReq accesses
system.cpu26.icache.demand_mshr_miss_rate::cpu26.inst     0.003232                       # mshr miss rate for demand accesses
system.cpu26.icache.demand_mshr_miss_rate::total     0.003232                       # mshr miss rate for demand accesses
system.cpu26.icache.overall_mshr_miss_rate::cpu26.inst     0.003232                       # mshr miss rate for overall accesses
system.cpu26.icache.overall_mshr_miss_rate::total     0.003232                       # mshr miss rate for overall accesses
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::cpu26.inst 32048.228070                       # average ReadReq mshr miss latency
system.cpu26.icache.ReadReq_avg_mshr_miss_latency::total 32048.228070                       # average ReadReq mshr miss latency
system.cpu26.icache.demand_avg_mshr_miss_latency::cpu26.inst 32048.228070                       # average overall mshr miss latency
system.cpu26.icache.demand_avg_mshr_miss_latency::total 32048.228070                       # average overall mshr miss latency
system.cpu26.icache.overall_avg_mshr_miss_latency::cpu26.inst 32048.228070                       # average overall mshr miss latency
system.cpu26.icache.overall_avg_mshr_miss_latency::total 32048.228070                       # average overall mshr miss latency
system.cpu26.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu27.branchPred.lookups                 21908                       # Number of BP lookups
system.cpu27.branchPred.condPredicted           21593                       # Number of conditional branches predicted
system.cpu27.branchPred.condIncorrect             255                       # Number of conditional branches incorrect
system.cpu27.branchPred.BTBLookups              16524                       # Number of BTB lookups
system.cpu27.branchPred.BTBHits                 15066                       # Number of BTB hits
system.cpu27.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu27.branchPred.BTBHitPct           91.176471                       # BTB Hit Percentage
system.cpu27.branchPred.usedRAS                    94                       # Number of times the RAS was used to get a target.
system.cpu27.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu27.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.inst_hits                          0                       # ITB inst hits
system.cpu27.dtb.inst_misses                        0                       # ITB inst misses
system.cpu27.dtb.read_hits                          0                       # DTB read hits
system.cpu27.dtb.read_misses                        0                       # DTB read misses
system.cpu27.dtb.write_hits                         0                       # DTB write hits
system.cpu27.dtb.write_misses                       0                       # DTB write misses
system.cpu27.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.read_accesses                      0                       # DTB read accesses
system.cpu27.dtb.write_accesses                     0                       # DTB write accesses
system.cpu27.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.dtb.hits                               0                       # DTB hits
system.cpu27.dtb.misses                             0                       # DTB misses
system.cpu27.dtb.accesses                           0                       # DTB accesses
system.cpu27.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.itb.walker.walks                       0                       # Table walker walks requested
system.cpu27.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.inst_hits                          0                       # ITB inst hits
system.cpu27.itb.inst_misses                        0                       # ITB inst misses
system.cpu27.itb.read_hits                          0                       # DTB read hits
system.cpu27.itb.read_misses                        0                       # DTB read misses
system.cpu27.itb.write_hits                         0                       # DTB write hits
system.cpu27.itb.write_misses                       0                       # DTB write misses
system.cpu27.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu27.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu27.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu27.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu27.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.read_accesses                      0                       # DTB read accesses
system.cpu27.itb.write_accesses                     0                       # DTB write accesses
system.cpu27.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.itb.hits                               0                       # DTB hits
system.cpu27.itb.misses                             0                       # DTB misses
system.cpu27.itb.accesses                           0                       # DTB accesses
system.cpu27.numCycles                          59192                       # number of cpu cycles simulated
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.fetch.icacheStallCycles            18469                       # Number of cycles fetch is stalled on an Icache miss
system.cpu27.fetch.Insts                       183444                       # Number of instructions fetch has processed
system.cpu27.fetch.Branches                     21908                       # Number of branches that fetch encountered
system.cpu27.fetch.predictedBranches            15160                       # Number of branches that fetch has predicted taken
system.cpu27.fetch.Cycles                       38414                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu27.fetch.SquashCycles                   541                       # Number of cycles fetch has spent squashing
system.cpu27.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu27.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu27.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu27.fetch.CacheLines                   17628                       # Number of cache lines fetched
system.cpu27.fetch.IcacheSquashes                  68                       # Number of outstanding Icache misses that were squashed
system.cpu27.fetch.rateDist::samples            57161                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::mean            3.231154                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::stdev           3.736676                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::0                  31870     55.75%     55.75% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::1                    562      0.98%     56.74% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::2                    198      0.35%     57.08% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::3                    236      0.41%     57.50% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::4                    389      0.68%     58.18% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::5                    208      0.36%     58.54% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::6                    284      0.50%     59.04% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::7                   8582     15.01%     74.05% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::8                  14832     25.95%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.rateDist::total              57161                       # Number of instructions fetched each cycle (Total)
system.cpu27.fetch.branchRate                0.370118                       # Number of branch fetches per cycle
system.cpu27.fetch.rate                      3.099135                       # Number of inst fetches per cycle
system.cpu27.decode.IdleCycles                  17273                       # Number of cycles decode is idle
system.cpu27.decode.BlockedCycles               15583                       # Number of cycles decode is blocked
system.cpu27.decode.RunCycles                   22053                       # Number of cycles decode is running
system.cpu27.decode.UnblockCycles                2011                       # Number of cycles decode is unblocking
system.cpu27.decode.SquashCycles                  240                       # Number of cycles decode is squashing
system.cpu27.decode.BranchResolved                136                       # Number of times decode resolved a branch
system.cpu27.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu27.decode.DecodedInsts               182286                       # Number of instructions handled by decode
system.cpu27.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu27.rename.SquashCycles                  240                       # Number of cycles rename is squashing
system.cpu27.rename.IdleCycles                  18025                       # Number of cycles rename is idle
system.cpu27.rename.BlockCycles                  8882                       # Number of cycles rename is blocking
system.cpu27.rename.serializeStallCycles          805                       # count of cycles rename stalled for serializing inst
system.cpu27.rename.RunCycles                   23023                       # Number of cycles rename is running
system.cpu27.rename.UnblockCycles                6185                       # Number of cycles rename is unblocking
system.cpu27.rename.RenamedInsts               180786                       # Number of instructions processed by rename
system.cpu27.rename.ROBFullEvents                  27                       # Number of times rename has blocked due to ROB full
system.cpu27.rename.IQFullEvents                 4618                       # Number of times rename has blocked due to IQ full
system.cpu27.rename.LQFullEvents                  878                       # Number of times rename has blocked due to LQ full
system.cpu27.rename.RenamedOperands            266422                       # Number of destination operands rename has renamed
system.cpu27.rename.RenameLookups              888305                       # Number of register rename lookups that rename has made
system.cpu27.rename.int_rename_lookups         284574                       # Number of integer rename lookups
system.cpu27.rename.CommittedMaps              259791                       # Number of HB maps that are committed
system.cpu27.rename.UndoneMaps                   6616                       # Number of HB maps that are undone due to squashing
system.cpu27.rename.serializingInsts               19                       # count of serializing insts renamed
system.cpu27.rename.tempSerializingInsts           18                       # count of temporary serializing insts renamed
system.cpu27.rename.skidInsts                   11238                       # count of insts added to the skid buffer
system.cpu27.memDep0.insertedLoads              40805                       # Number of loads inserted to the mem dependence unit.
system.cpu27.memDep0.insertedStores               949                       # Number of stores inserted to the mem dependence unit.
system.cpu27.memDep0.conflictingLoads             351                       # Number of conflicting loads.
system.cpu27.memDep0.conflictingStores             33                       # Number of conflicting stores.
system.cpu27.iq.iqInstsAdded                   179166                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu27.iq.iqNonSpecInstsAdded                33                       # Number of non-speculative instructions added to the IQ
system.cpu27.iq.iqInstsIssued                  185179                       # Number of instructions issued
system.cpu27.iq.iqSquashedInstsIssued              83                       # Number of squashed instructions issued
system.cpu27.iq.iqSquashedInstsExamined          3763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu27.iq.iqSquashedOperandsExamined        10705                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu27.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.cpu27.iq.issued_per_cycle::samples        57161                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::mean       3.239604                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::stdev      2.785134                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::0             10302     18.02%     18.02% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::1             11974     20.95%     38.97% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::2              3482      6.09%     45.06% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::3             11606     20.30%     65.37% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::4              3225      5.64%     71.01% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::5              1278      2.24%     73.24% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::6              1929      3.37%     76.62% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::7              6361     11.13%     87.75% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::8              7004     12.25%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu27.iq.issued_per_cycle::total         57161                       # Number of insts issued each cycle
system.cpu27.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntAlu                  5656     44.79%     44.79% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntMult                 5425     42.96%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::IntDiv                     0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatAdd                   0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCmp                   0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatCvt                   0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatMult                  0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatDiv                   0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::FloatSqrt                  0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAdd                    0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAddAcc                 0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdAlu                    0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCmp                    0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdCvt                    0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMisc                   0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMult                   0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdMultAcc                0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShift                  0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdShiftAcc               0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdSqrt                   0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAdd               0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatAlu               0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCmp               0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatCvt               0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatDiv               0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMisc              0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMult              0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::SimdFloatSqrt              0      0.00%     87.76% # attempts to use FU when none available
system.cpu27.iq.fu_full::MemRead                 1520     12.04%     99.79% # attempts to use FU when none available
system.cpu27.iq.fu_full::MemWrite                  26      0.21%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu27.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IntAlu              111822     60.39%     60.39% # Type of FU issued
system.cpu27.iq.FU_type_0::IntMult              24580     13.27%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::IntDiv                   0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatAdd                 0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCmp                 0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatCvt                 0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatMult                0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatDiv                 0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::FloatSqrt                0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAdd                  0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAddAcc               0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdAlu                  0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCmp                  0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdCvt                  0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMisc                 0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMult                 0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdMultAcc              0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShift                0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdSqrt                 0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMult            0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.66% # Type of FU issued
system.cpu27.iq.FU_type_0::MemRead              48026     25.93%     99.59% # Type of FU issued
system.cpu27.iq.FU_type_0::MemWrite               751      0.41%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu27.iq.FU_type_0::total               185179                       # Type of FU issued
system.cpu27.iq.rate                         3.128446                       # Inst issue rate
system.cpu27.iq.fu_busy_cnt                     12627                       # FU busy when requested
system.cpu27.iq.fu_busy_rate                 0.068188                       # FU busy rate (busy events/executed inst)
system.cpu27.iq.int_inst_queue_reads           440229                       # Number of integer instruction queue reads
system.cpu27.iq.int_inst_queue_writes          182974                       # Number of integer instruction queue writes
system.cpu27.iq.int_inst_queue_wakeup_accesses       176893                       # Number of integer instruction queue wakeup accesses
system.cpu27.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu27.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu27.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu27.iq.int_alu_accesses               197806                       # Number of integer alu accesses
system.cpu27.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu27.iew.lsq.thread0.forwLoads             20                       # Number of loads that had data forwarded from stores
system.cpu27.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu27.iew.lsq.thread0.squashedLoads         1057                       # Number of loads squashed
system.cpu27.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu27.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu27.iew.lsq.thread0.squashedStores          370                       # Number of stores squashed
system.cpu27.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu27.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu27.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu27.iew.lsq.thread0.cacheBlocked         7413                       # Number of times an access to memory failed due to the cache being blocked
system.cpu27.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu27.iew.iewSquashCycles                  240                       # Number of cycles IEW is squashing
system.cpu27.iew.iewBlockCycles                  4524                       # Number of cycles IEW is blocking
system.cpu27.iew.iewUnblockCycles                1020                       # Number of cycles IEW is unblocking
system.cpu27.iew.iewDispatchedInsts            179202                       # Number of instructions dispatched to IQ
system.cpu27.iew.iewDispSquashedInsts              68                       # Number of squashed instructions skipped by dispatch
system.cpu27.iew.iewDispLoadInsts               40805                       # Number of dispatched load instructions
system.cpu27.iew.iewDispStoreInsts                949                       # Number of dispatched store instructions
system.cpu27.iew.iewDispNonSpecInsts               12                       # Number of dispatched non-speculative instructions
system.cpu27.iew.iewIQFullEvents                   44                       # Number of times the IQ has become full, causing a stall
system.cpu27.iew.iewLSQFullEvents                 570                       # Number of times the LSQ has become full, causing a stall
system.cpu27.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu27.iew.predictedTakenIncorrect          144                       # Number of branches that were predicted taken incorrectly
system.cpu27.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu27.iew.branchMispredicts                232                       # Number of branch mispredicts detected at execute
system.cpu27.iew.iewExecutedInsts              184811                       # Number of executed instructions
system.cpu27.iew.iewExecLoadInsts               47854                       # Number of load instructions executed
system.cpu27.iew.iewExecSquashedInsts             368                       # Number of squashed instructions skipped in execute
system.cpu27.iew.exec_swp                           0                       # number of swp insts executed
system.cpu27.iew.exec_nop                           3                       # number of nop insts executed
system.cpu27.iew.exec_refs                      48566                       # number of memory reference insts executed
system.cpu27.iew.exec_branches                  21140                       # Number of branches executed
system.cpu27.iew.exec_stores                      712                       # Number of stores executed
system.cpu27.iew.exec_rate                   3.122229                       # Inst execution rate
system.cpu27.iew.wb_sent                       176939                       # cumulative count of insts sent to commit
system.cpu27.iew.wb_count                      176893                       # cumulative count of insts written-back
system.cpu27.iew.wb_producers                  142691                       # num instructions producing a value
system.cpu27.iew.wb_consumers                  215727                       # num instructions consuming a value
system.cpu27.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu27.iew.wb_rate                     2.988461                       # insts written-back per cycle
system.cpu27.iew.wb_fanout                   0.661442                       # average fanout of values written-back
system.cpu27.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu27.commit.commitSquashedInsts          3700                       # The number of squashed insts skipped by commit
system.cpu27.commit.commitNonSpecStalls            26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu27.commit.branchMispredicts             225                       # The number of times a branch was mispredicted
system.cpu27.commit.committed_per_cycle::samples        56601                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::mean     3.099521                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::stdev     3.247969                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::0        15872     28.04%     28.04% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::1        15948     28.18%     56.22% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::2         2031      3.59%     59.81% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::3          839      1.48%     61.29% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::4          173      0.31%     61.59% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::5         6696     11.83%     73.42% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::6          182      0.32%     73.75% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::7         1235      2.18%     75.93% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::8        13625     24.07%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu27.commit.committed_per_cycle::total        56601                       # Number of insts commited each cycle
system.cpu27.commit.committedInsts             175041                       # Number of instructions committed
system.cpu27.commit.committedOps               175436                       # Number of ops (including micro ops) committed
system.cpu27.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu27.commit.refs                        40327                       # Number of memory references committed
system.cpu27.commit.loads                       39748                       # Number of loads committed
system.cpu27.commit.membars                        16                       # Number of memory barriers committed
system.cpu27.commit.branches                    20933                       # Number of branches committed
system.cpu27.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu27.commit.int_insts                  154551                       # Number of committed integer instructions.
system.cpu27.commit.function_calls                 32                       # Number of function calls committed.
system.cpu27.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IntAlu         110530     63.00%     63.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IntMult         24579     14.01%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::IntDiv              0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatAdd            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCmp            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatCvt            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatMult            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatDiv            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::FloatSqrt            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAdd             0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAddAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdAlu             0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCmp             0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdCvt             0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMisc            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMult            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdMultAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShift            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdShiftAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdSqrt            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAdd            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatAlu            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCmp            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatCvt            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatDiv            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMisc            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMult            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.01% # Class of committed instruction
system.cpu27.commit.op_class_0::MemRead         39748     22.66%     99.67% # Class of committed instruction
system.cpu27.commit.op_class_0::MemWrite          579      0.33%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu27.commit.op_class_0::total          175436                       # Class of committed instruction
system.cpu27.commit.bw_lim_events               13625                       # number cycles where commit BW limit reached
system.cpu27.rob.rob_reads                     222034                       # The number of ROB reads
system.cpu27.rob.rob_writes                    358908                       # The number of ROB writes
system.cpu27.timesIdled                            23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu27.idleCycles                          2031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu27.quiesceCycles                     240419                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu27.committedInsts                    175041                       # Number of Instructions Simulated
system.cpu27.committedOps                      175436                       # Number of Ops (including micro ops) Simulated
system.cpu27.cpi                             0.338161                       # CPI: Cycles Per Instruction
system.cpu27.cpi_total                       0.338161                       # CPI: Total CPI of All Threads
system.cpu27.ipc                             2.957173                       # IPC: Instructions Per Cycle
system.cpu27.ipc_total                       2.957173                       # IPC: Total IPC of All Threads
system.cpu27.int_regfile_reads                 288202                       # number of integer regfile reads
system.cpu27.int_regfile_writes                136231                       # number of integer regfile writes
system.cpu27.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu27.cc_regfile_reads                  674370                       # number of cc regfile reads
system.cpu27.cc_regfile_writes                 125430                       # number of cc regfile writes
system.cpu27.misc_regfile_reads                 47878                       # number of misc regfile reads
system.cpu27.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu27.dcache.tags.replacements             341                       # number of replacements
system.cpu27.dcache.tags.tagsinuse          78.247027                       # Cycle average of tags in use
system.cpu27.dcache.tags.total_refs             38640                       # Total number of references to valid blocks.
system.cpu27.dcache.tags.sampled_refs             900                       # Sample count of references to valid blocks.
system.cpu27.dcache.tags.avg_refs           42.933333                       # Average number of references to valid blocks.
system.cpu27.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu27.dcache.tags.occ_blocks::cpu27.data    78.247027                       # Average occupied blocks per requestor
system.cpu27.dcache.tags.occ_percent::cpu27.data     0.076413                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_percent::total     0.076413                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_task_id_blocks::1024          559                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu27.dcache.tags.occ_task_id_percent::1024     0.545898                       # Percentage of cache occupancy per task id
system.cpu27.dcache.tags.tag_accesses           82858                       # Number of tag accesses
system.cpu27.dcache.tags.data_accesses          82858                       # Number of data accesses
system.cpu27.dcache.ReadReq_hits::cpu27.data        38335                       # number of ReadReq hits
system.cpu27.dcache.ReadReq_hits::total         38335                       # number of ReadReq hits
system.cpu27.dcache.WriteReq_hits::cpu27.data          298                       # number of WriteReq hits
system.cpu27.dcache.WriteReq_hits::total          298                       # number of WriteReq hits
system.cpu27.dcache.SoftPFReq_hits::cpu27.data            2                       # number of SoftPFReq hits
system.cpu27.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu27.dcache.demand_hits::cpu27.data        38633                       # number of demand (read+write) hits
system.cpu27.dcache.demand_hits::total          38633                       # number of demand (read+write) hits
system.cpu27.dcache.overall_hits::cpu27.data        38635                       # number of overall hits
system.cpu27.dcache.overall_hits::total         38635                       # number of overall hits
system.cpu27.dcache.ReadReq_misses::cpu27.data         2053                       # number of ReadReq misses
system.cpu27.dcache.ReadReq_misses::total         2053                       # number of ReadReq misses
system.cpu27.dcache.WriteReq_misses::cpu27.data          274                       # number of WriteReq misses
system.cpu27.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu27.dcache.SoftPFReq_misses::cpu27.data            4                       # number of SoftPFReq misses
system.cpu27.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu27.dcache.LoadLockedReq_misses::cpu27.data            5                       # number of LoadLockedReq misses
system.cpu27.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu27.dcache.StoreCondReq_misses::cpu27.data            3                       # number of StoreCondReq misses
system.cpu27.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu27.dcache.demand_misses::cpu27.data         2327                       # number of demand (read+write) misses
system.cpu27.dcache.demand_misses::total         2327                       # number of demand (read+write) misses
system.cpu27.dcache.overall_misses::cpu27.data         2331                       # number of overall misses
system.cpu27.dcache.overall_misses::total         2331                       # number of overall misses
system.cpu27.dcache.ReadReq_miss_latency::cpu27.data     61276243                       # number of ReadReq miss cycles
system.cpu27.dcache.ReadReq_miss_latency::total     61276243                       # number of ReadReq miss cycles
system.cpu27.dcache.WriteReq_miss_latency::cpu27.data      9077500                       # number of WriteReq miss cycles
system.cpu27.dcache.WriteReq_miss_latency::total      9077500                       # number of WriteReq miss cycles
system.cpu27.dcache.LoadLockedReq_miss_latency::cpu27.data        41996                       # number of LoadLockedReq miss cycles
system.cpu27.dcache.LoadLockedReq_miss_latency::total        41996                       # number of LoadLockedReq miss cycles
system.cpu27.dcache.StoreCondReq_miss_latency::cpu27.data        15000                       # number of StoreCondReq miss cycles
system.cpu27.dcache.StoreCondReq_miss_latency::total        15000                       # number of StoreCondReq miss cycles
system.cpu27.dcache.demand_miss_latency::cpu27.data     70353743                       # number of demand (read+write) miss cycles
system.cpu27.dcache.demand_miss_latency::total     70353743                       # number of demand (read+write) miss cycles
system.cpu27.dcache.overall_miss_latency::cpu27.data     70353743                       # number of overall miss cycles
system.cpu27.dcache.overall_miss_latency::total     70353743                       # number of overall miss cycles
system.cpu27.dcache.ReadReq_accesses::cpu27.data        40388                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.ReadReq_accesses::total        40388                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::cpu27.data          572                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::total          572                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::cpu27.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::cpu27.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::cpu27.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.demand_accesses::cpu27.data        40960                       # number of demand (read+write) accesses
system.cpu27.dcache.demand_accesses::total        40960                       # number of demand (read+write) accesses
system.cpu27.dcache.overall_accesses::cpu27.data        40966                       # number of overall (read+write) accesses
system.cpu27.dcache.overall_accesses::total        40966                       # number of overall (read+write) accesses
system.cpu27.dcache.ReadReq_miss_rate::cpu27.data     0.050832                       # miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_miss_rate::total     0.050832                       # miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_miss_rate::cpu27.data     0.479021                       # miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_miss_rate::total     0.479021                       # miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::cpu27.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::cpu27.data            1                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::cpu27.data            1                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.demand_miss_rate::cpu27.data     0.056812                       # miss rate for demand accesses
system.cpu27.dcache.demand_miss_rate::total     0.056812                       # miss rate for demand accesses
system.cpu27.dcache.overall_miss_rate::cpu27.data     0.056901                       # miss rate for overall accesses
system.cpu27.dcache.overall_miss_rate::total     0.056901                       # miss rate for overall accesses
system.cpu27.dcache.ReadReq_avg_miss_latency::cpu27.data 29847.171456                       # average ReadReq miss latency
system.cpu27.dcache.ReadReq_avg_miss_latency::total 29847.171456                       # average ReadReq miss latency
system.cpu27.dcache.WriteReq_avg_miss_latency::cpu27.data 33129.562044                       # average WriteReq miss latency
system.cpu27.dcache.WriteReq_avg_miss_latency::total 33129.562044                       # average WriteReq miss latency
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::cpu27.data  8399.200000                       # average LoadLockedReq miss latency
system.cpu27.dcache.LoadLockedReq_avg_miss_latency::total  8399.200000                       # average LoadLockedReq miss latency
system.cpu27.dcache.StoreCondReq_avg_miss_latency::cpu27.data         5000                       # average StoreCondReq miss latency
system.cpu27.dcache.StoreCondReq_avg_miss_latency::total         5000                       # average StoreCondReq miss latency
system.cpu27.dcache.demand_avg_miss_latency::cpu27.data 30233.666953                       # average overall miss latency
system.cpu27.dcache.demand_avg_miss_latency::total 30233.666953                       # average overall miss latency
system.cpu27.dcache.overall_avg_miss_latency::cpu27.data 30181.785929                       # average overall miss latency
system.cpu27.dcache.overall_avg_miss_latency::total 30181.785929                       # average overall miss latency
system.cpu27.dcache.blocked_cycles::no_mshrs        12461                       # number of cycles access was blocked
system.cpu27.dcache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_mshrs             504                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_mshrs    24.724206                       # average number of cycles each access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu27.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu27.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu27.dcache.writebacks::writebacks          132                       # number of writebacks
system.cpu27.dcache.writebacks::total             132                       # number of writebacks
system.cpu27.dcache.ReadReq_mshr_hits::cpu27.data         1283                       # number of ReadReq MSHR hits
system.cpu27.dcache.ReadReq_mshr_hits::total         1283                       # number of ReadReq MSHR hits
system.cpu27.dcache.WriteReq_mshr_hits::cpu27.data          141                       # number of WriteReq MSHR hits
system.cpu27.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu27.dcache.demand_mshr_hits::cpu27.data         1424                       # number of demand (read+write) MSHR hits
system.cpu27.dcache.demand_mshr_hits::total         1424                       # number of demand (read+write) MSHR hits
system.cpu27.dcache.overall_mshr_hits::cpu27.data         1424                       # number of overall MSHR hits
system.cpu27.dcache.overall_mshr_hits::total         1424                       # number of overall MSHR hits
system.cpu27.dcache.ReadReq_mshr_misses::cpu27.data          770                       # number of ReadReq MSHR misses
system.cpu27.dcache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu27.dcache.WriteReq_mshr_misses::cpu27.data          133                       # number of WriteReq MSHR misses
system.cpu27.dcache.WriteReq_mshr_misses::total          133                       # number of WriteReq MSHR misses
system.cpu27.dcache.SoftPFReq_mshr_misses::cpu27.data            3                       # number of SoftPFReq MSHR misses
system.cpu27.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu27.dcache.LoadLockedReq_mshr_misses::cpu27.data            5                       # number of LoadLockedReq MSHR misses
system.cpu27.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu27.dcache.StoreCondReq_mshr_misses::cpu27.data            3                       # number of StoreCondReq MSHR misses
system.cpu27.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu27.dcache.demand_mshr_misses::cpu27.data          903                       # number of demand (read+write) MSHR misses
system.cpu27.dcache.demand_mshr_misses::total          903                       # number of demand (read+write) MSHR misses
system.cpu27.dcache.overall_mshr_misses::cpu27.data          906                       # number of overall MSHR misses
system.cpu27.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu27.dcache.ReadReq_mshr_miss_latency::cpu27.data     29066502                       # number of ReadReq MSHR miss cycles
system.cpu27.dcache.ReadReq_mshr_miss_latency::total     29066502                       # number of ReadReq MSHR miss cycles
system.cpu27.dcache.WriteReq_mshr_miss_latency::cpu27.data      3439500                       # number of WriteReq MSHR miss cycles
system.cpu27.dcache.WriteReq_mshr_miss_latency::total      3439500                       # number of WriteReq MSHR miss cycles
system.cpu27.dcache.SoftPFReq_mshr_miss_latency::cpu27.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu27.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::cpu27.data        33504                       # number of LoadLockedReq MSHR miss cycles
system.cpu27.dcache.LoadLockedReq_mshr_miss_latency::total        33504                       # number of LoadLockedReq MSHR miss cycles
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::cpu27.data        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu27.dcache.StoreCondReq_mshr_miss_latency::total        10500                       # number of StoreCondReq MSHR miss cycles
system.cpu27.dcache.demand_mshr_miss_latency::cpu27.data     32506002                       # number of demand (read+write) MSHR miss cycles
system.cpu27.dcache.demand_mshr_miss_latency::total     32506002                       # number of demand (read+write) MSHR miss cycles
system.cpu27.dcache.overall_mshr_miss_latency::cpu27.data     32522502                       # number of overall MSHR miss cycles
system.cpu27.dcache.overall_mshr_miss_latency::total     32522502                       # number of overall MSHR miss cycles
system.cpu27.dcache.ReadReq_mshr_miss_rate::cpu27.data     0.019065                       # mshr miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_mshr_miss_rate::total     0.019065                       # mshr miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_mshr_miss_rate::cpu27.data     0.232517                       # mshr miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_mshr_miss_rate::total     0.232517                       # mshr miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_mshr_miss_rate::cpu27.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::cpu27.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::cpu27.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu27.dcache.demand_mshr_miss_rate::cpu27.data     0.022046                       # mshr miss rate for demand accesses
system.cpu27.dcache.demand_mshr_miss_rate::total     0.022046                       # mshr miss rate for demand accesses
system.cpu27.dcache.overall_mshr_miss_rate::cpu27.data     0.022116                       # mshr miss rate for overall accesses
system.cpu27.dcache.overall_mshr_miss_rate::total     0.022116                       # mshr miss rate for overall accesses
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::cpu27.data 37748.703896                       # average ReadReq mshr miss latency
system.cpu27.dcache.ReadReq_avg_mshr_miss_latency::total 37748.703896                       # average ReadReq mshr miss latency
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::cpu27.data 25860.902256                       # average WriteReq mshr miss latency
system.cpu27.dcache.WriteReq_avg_mshr_miss_latency::total 25860.902256                       # average WriteReq mshr miss latency
system.cpu27.dcache.SoftPFReq_avg_mshr_miss_latency::cpu27.data         5500                       # average SoftPFReq mshr miss latency
system.cpu27.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu27.data  6700.800000                       # average LoadLockedReq mshr miss latency
system.cpu27.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6700.800000                       # average LoadLockedReq mshr miss latency
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::cpu27.data         3500                       # average StoreCondReq mshr miss latency
system.cpu27.dcache.StoreCondReq_avg_mshr_miss_latency::total         3500                       # average StoreCondReq mshr miss latency
system.cpu27.dcache.demand_avg_mshr_miss_latency::cpu27.data 35997.787375                       # average overall mshr miss latency
system.cpu27.dcache.demand_avg_mshr_miss_latency::total 35997.787375                       # average overall mshr miss latency
system.cpu27.dcache.overall_avg_mshr_miss_latency::cpu27.data 35896.801325                       # average overall mshr miss latency
system.cpu27.dcache.overall_avg_mshr_miss_latency::total 35896.801325                       # average overall mshr miss latency
system.cpu27.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu27.icache.tags.replacements               0                       # number of replacements
system.cpu27.icache.tags.tagsinuse           9.537936                       # Cycle average of tags in use
system.cpu27.icache.tags.total_refs             17559                       # Total number of references to valid blocks.
system.cpu27.icache.tags.sampled_refs              57                       # Sample count of references to valid blocks.
system.cpu27.icache.tags.avg_refs          308.052632                       # Average number of references to valid blocks.
system.cpu27.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu27.icache.tags.occ_blocks::cpu27.inst     9.537936                       # Average occupied blocks per requestor
system.cpu27.icache.tags.occ_percent::cpu27.inst     0.018629                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_percent::total     0.018629                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu27.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu27.icache.tags.tag_accesses           35313                       # Number of tag accesses
system.cpu27.icache.tags.data_accesses          35313                       # Number of data accesses
system.cpu27.icache.ReadReq_hits::cpu27.inst        17559                       # number of ReadReq hits
system.cpu27.icache.ReadReq_hits::total         17559                       # number of ReadReq hits
system.cpu27.icache.demand_hits::cpu27.inst        17559                       # number of demand (read+write) hits
system.cpu27.icache.demand_hits::total          17559                       # number of demand (read+write) hits
system.cpu27.icache.overall_hits::cpu27.inst        17559                       # number of overall hits
system.cpu27.icache.overall_hits::total         17559                       # number of overall hits
system.cpu27.icache.ReadReq_misses::cpu27.inst           69                       # number of ReadReq misses
system.cpu27.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu27.icache.demand_misses::cpu27.inst           69                       # number of demand (read+write) misses
system.cpu27.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu27.icache.overall_misses::cpu27.inst           69                       # number of overall misses
system.cpu27.icache.overall_misses::total           69                       # number of overall misses
system.cpu27.icache.ReadReq_miss_latency::cpu27.inst      2450250                       # number of ReadReq miss cycles
system.cpu27.icache.ReadReq_miss_latency::total      2450250                       # number of ReadReq miss cycles
system.cpu27.icache.demand_miss_latency::cpu27.inst      2450250                       # number of demand (read+write) miss cycles
system.cpu27.icache.demand_miss_latency::total      2450250                       # number of demand (read+write) miss cycles
system.cpu27.icache.overall_miss_latency::cpu27.inst      2450250                       # number of overall miss cycles
system.cpu27.icache.overall_miss_latency::total      2450250                       # number of overall miss cycles
system.cpu27.icache.ReadReq_accesses::cpu27.inst        17628                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.ReadReq_accesses::total        17628                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.demand_accesses::cpu27.inst        17628                       # number of demand (read+write) accesses
system.cpu27.icache.demand_accesses::total        17628                       # number of demand (read+write) accesses
system.cpu27.icache.overall_accesses::cpu27.inst        17628                       # number of overall (read+write) accesses
system.cpu27.icache.overall_accesses::total        17628                       # number of overall (read+write) accesses
system.cpu27.icache.ReadReq_miss_rate::cpu27.inst     0.003914                       # miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_miss_rate::total     0.003914                       # miss rate for ReadReq accesses
system.cpu27.icache.demand_miss_rate::cpu27.inst     0.003914                       # miss rate for demand accesses
system.cpu27.icache.demand_miss_rate::total     0.003914                       # miss rate for demand accesses
system.cpu27.icache.overall_miss_rate::cpu27.inst     0.003914                       # miss rate for overall accesses
system.cpu27.icache.overall_miss_rate::total     0.003914                       # miss rate for overall accesses
system.cpu27.icache.ReadReq_avg_miss_latency::cpu27.inst 35510.869565                       # average ReadReq miss latency
system.cpu27.icache.ReadReq_avg_miss_latency::total 35510.869565                       # average ReadReq miss latency
system.cpu27.icache.demand_avg_miss_latency::cpu27.inst 35510.869565                       # average overall miss latency
system.cpu27.icache.demand_avg_miss_latency::total 35510.869565                       # average overall miss latency
system.cpu27.icache.overall_avg_miss_latency::cpu27.inst 35510.869565                       # average overall miss latency
system.cpu27.icache.overall_avg_miss_latency::total 35510.869565                       # average overall miss latency
system.cpu27.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu27.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu27.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu27.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu27.icache.fast_writes                     0                       # number of fast writes performed
system.cpu27.icache.cache_copies                    0                       # number of cache copies performed
system.cpu27.icache.ReadReq_mshr_hits::cpu27.inst           12                       # number of ReadReq MSHR hits
system.cpu27.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu27.icache.demand_mshr_hits::cpu27.inst           12                       # number of demand (read+write) MSHR hits
system.cpu27.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu27.icache.overall_mshr_hits::cpu27.inst           12                       # number of overall MSHR hits
system.cpu27.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu27.icache.ReadReq_mshr_misses::cpu27.inst           57                       # number of ReadReq MSHR misses
system.cpu27.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu27.icache.demand_mshr_misses::cpu27.inst           57                       # number of demand (read+write) MSHR misses
system.cpu27.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu27.icache.overall_mshr_misses::cpu27.inst           57                       # number of overall MSHR misses
system.cpu27.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu27.icache.ReadReq_mshr_miss_latency::cpu27.inst      1791250                       # number of ReadReq MSHR miss cycles
system.cpu27.icache.ReadReq_mshr_miss_latency::total      1791250                       # number of ReadReq MSHR miss cycles
system.cpu27.icache.demand_mshr_miss_latency::cpu27.inst      1791250                       # number of demand (read+write) MSHR miss cycles
system.cpu27.icache.demand_mshr_miss_latency::total      1791250                       # number of demand (read+write) MSHR miss cycles
system.cpu27.icache.overall_mshr_miss_latency::cpu27.inst      1791250                       # number of overall MSHR miss cycles
system.cpu27.icache.overall_mshr_miss_latency::total      1791250                       # number of overall MSHR miss cycles
system.cpu27.icache.ReadReq_mshr_miss_rate::cpu27.inst     0.003233                       # mshr miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_mshr_miss_rate::total     0.003233                       # mshr miss rate for ReadReq accesses
system.cpu27.icache.demand_mshr_miss_rate::cpu27.inst     0.003233                       # mshr miss rate for demand accesses
system.cpu27.icache.demand_mshr_miss_rate::total     0.003233                       # mshr miss rate for demand accesses
system.cpu27.icache.overall_mshr_miss_rate::cpu27.inst     0.003233                       # mshr miss rate for overall accesses
system.cpu27.icache.overall_mshr_miss_rate::total     0.003233                       # mshr miss rate for overall accesses
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::cpu27.inst 31425.438596                       # average ReadReq mshr miss latency
system.cpu27.icache.ReadReq_avg_mshr_miss_latency::total 31425.438596                       # average ReadReq mshr miss latency
system.cpu27.icache.demand_avg_mshr_miss_latency::cpu27.inst 31425.438596                       # average overall mshr miss latency
system.cpu27.icache.demand_avg_mshr_miss_latency::total 31425.438596                       # average overall mshr miss latency
system.cpu27.icache.overall_avg_mshr_miss_latency::cpu27.inst 31425.438596                       # average overall mshr miss latency
system.cpu27.icache.overall_avg_mshr_miss_latency::total 31425.438596                       # average overall mshr miss latency
system.cpu27.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu28.branchPred.lookups                 20990                       # Number of BP lookups
system.cpu28.branchPred.condPredicted           20715                       # Number of conditional branches predicted
system.cpu28.branchPred.condIncorrect             260                       # Number of conditional branches incorrect
system.cpu28.branchPred.BTBLookups              16137                       # Number of BTB lookups
system.cpu28.branchPred.BTBHits                 14570                       # Number of BTB hits
system.cpu28.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu28.branchPred.BTBHitPct           90.289397                       # BTB Hit Percentage
system.cpu28.branchPred.usedRAS                    82                       # Number of times the RAS was used to get a target.
system.cpu28.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu28.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.inst_hits                          0                       # ITB inst hits
system.cpu28.dtb.inst_misses                        0                       # ITB inst misses
system.cpu28.dtb.read_hits                          0                       # DTB read hits
system.cpu28.dtb.read_misses                        0                       # DTB read misses
system.cpu28.dtb.write_hits                         0                       # DTB write hits
system.cpu28.dtb.write_misses                       0                       # DTB write misses
system.cpu28.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.read_accesses                      0                       # DTB read accesses
system.cpu28.dtb.write_accesses                     0                       # DTB write accesses
system.cpu28.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.dtb.hits                               0                       # DTB hits
system.cpu28.dtb.misses                             0                       # DTB misses
system.cpu28.dtb.accesses                           0                       # DTB accesses
system.cpu28.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.itb.walker.walks                       0                       # Table walker walks requested
system.cpu28.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.inst_hits                          0                       # ITB inst hits
system.cpu28.itb.inst_misses                        0                       # ITB inst misses
system.cpu28.itb.read_hits                          0                       # DTB read hits
system.cpu28.itb.read_misses                        0                       # DTB read misses
system.cpu28.itb.write_hits                         0                       # DTB write hits
system.cpu28.itb.write_misses                       0                       # DTB write misses
system.cpu28.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu28.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu28.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu28.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu28.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.read_accesses                      0                       # DTB read accesses
system.cpu28.itb.write_accesses                     0                       # DTB write accesses
system.cpu28.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.itb.hits                               0                       # DTB hits
system.cpu28.itb.misses                             0                       # DTB misses
system.cpu28.itb.accesses                           0                       # DTB accesses
system.cpu28.numCycles                          58659                       # number of cpu cycles simulated
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.fetch.icacheStallCycles            18352                       # Number of cycles fetch is stalled on an Icache miss
system.cpu28.fetch.Insts                       179578                       # Number of instructions fetch has processed
system.cpu28.fetch.Branches                     20990                       # Number of branches that fetch encountered
system.cpu28.fetch.predictedBranches            14652                       # Number of branches that fetch has predicted taken
system.cpu28.fetch.Cycles                       37913                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu28.fetch.SquashCycles                   549                       # Number of cycles fetch has spent squashing
system.cpu28.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu28.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu28.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu28.fetch.CacheLines                   17479                       # Number of cache lines fetched
system.cpu28.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu28.fetch.rateDist::samples            56547                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::mean            3.194953                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::stdev           3.734189                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::0                  31912     56.43%     56.43% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::1                    450      0.80%     57.23% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::2                    184      0.33%     57.56% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::3                    219      0.39%     57.94% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::4                    384      0.68%     58.62% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::5                    232      0.41%     59.03% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::6                    244      0.43%     59.46% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::7                   8346     14.76%     74.22% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::8                  14576     25.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.rateDist::total              56547                       # Number of instructions fetched each cycle (Total)
system.cpu28.fetch.branchRate                0.357831                       # Number of branch fetches per cycle
system.cpu28.fetch.rate                      3.061389                       # Number of inst fetches per cycle
system.cpu28.decode.IdleCycles                  17149                       # Number of cycles decode is idle
system.cpu28.decode.BlockedCycles               15604                       # Number of cycles decode is blocked
system.cpu28.decode.RunCycles                   21613                       # Number of cycles decode is running
system.cpu28.decode.UnblockCycles                1935                       # Number of cycles decode is unblocking
system.cpu28.decode.SquashCycles                  245                       # Number of cycles decode is squashing
system.cpu28.decode.BranchResolved                104                       # Number of times decode resolved a branch
system.cpu28.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu28.decode.DecodedInsts               178261                       # Number of instructions handled by decode
system.cpu28.decode.SquashedInsts                 114                       # Number of squashed instructions handled by decode
system.cpu28.rename.SquashCycles                  245                       # Number of cycles rename is squashing
system.cpu28.rename.IdleCycles                  17926                       # Number of cycles rename is idle
system.cpu28.rename.BlockCycles                  8808                       # Number of cycles rename is blocking
system.cpu28.rename.serializeStallCycles         1206                       # count of cycles rename stalled for serializing inst
system.cpu28.rename.RunCycles                   22574                       # Number of cycles rename is running
system.cpu28.rename.UnblockCycles                5787                       # Number of cycles rename is unblocking
system.cpu28.rename.RenamedInsts               176717                       # Number of instructions processed by rename
system.cpu28.rename.ROBFullEvents                  21                       # Number of times rename has blocked due to ROB full
system.cpu28.rename.IQFullEvents                 4443                       # Number of times rename has blocked due to IQ full
system.cpu28.rename.LQFullEvents                  802                       # Number of times rename has blocked due to LQ full
system.cpu28.rename.RenamedOperands            259217                       # Number of destination operands rename has renamed
system.cpu28.rename.RenameLookups              868575                       # Number of register rename lookups that rename has made
system.cpu28.rename.int_rename_lookups         278984                       # Number of integer rename lookups
system.cpu28.rename.CommittedMaps              253718                       # Number of HB maps that are committed
system.cpu28.rename.UndoneMaps                   5484                       # Number of HB maps that are undone due to squashing
system.cpu28.rename.serializingInsts               19                       # count of serializing insts renamed
system.cpu28.rename.tempSerializingInsts           19                       # count of temporary serializing insts renamed
system.cpu28.rename.skidInsts                   10664                       # count of insts added to the skid buffer
system.cpu28.memDep0.insertedLoads              40289                       # Number of loads inserted to the mem dependence unit.
system.cpu28.memDep0.insertedStores               874                       # Number of stores inserted to the mem dependence unit.
system.cpu28.memDep0.conflictingLoads             360                       # Number of conflicting loads.
system.cpu28.memDep0.conflictingStores             25                       # Number of conflicting stores.
system.cpu28.iq.iqInstsAdded                   175231                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu28.iq.iqNonSpecInstsAdded                43                       # Number of non-speculative instructions added to the IQ
system.cpu28.iq.iqInstsIssued                  181436                       # Number of instructions issued
system.cpu28.iq.iqSquashedInstsIssued              57                       # Number of squashed instructions issued
system.cpu28.iq.iqSquashedInstsExamined          3079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu28.iq.iqSquashedOperandsExamined         9164                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu28.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu28.iq.issued_per_cycle::samples        56547                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::mean       3.208588                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::stdev      2.777647                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::0             10539     18.64%     18.64% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::1             11577     20.47%     39.11% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::2              3103      5.49%     44.60% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::3             12529     22.16%     66.76% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::4              2612      4.62%     71.37% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::5              1306      2.31%     73.68% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::6              2124      3.76%     77.44% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::7              5712     10.10%     87.54% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::8              7045     12.46%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu28.iq.issued_per_cycle::total         56547                       # Number of insts issued each cycle
system.cpu28.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntAlu                  4548     37.57%     37.57% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntMult                 5993     49.51%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::IntDiv                     0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatAdd                   0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCmp                   0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatCvt                   0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatMult                  0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatDiv                   0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::FloatSqrt                  0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAdd                    0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAddAcc                 0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdAlu                    0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCmp                    0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdCvt                    0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMisc                   0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMult                   0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdMultAcc                0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShift                  0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdShiftAcc               0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdSqrt                   0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAdd               0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatAlu               0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCmp               0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatCvt               0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatDiv               0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMisc              0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMult              0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::SimdFloatSqrt              0      0.00%     87.09% # attempts to use FU when none available
system.cpu28.iq.fu_full::MemRead                 1544     12.76%     99.84% # attempts to use FU when none available
system.cpu28.iq.fu_full::MemWrite                  19      0.16%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu28.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IntAlu              108719     59.92%     59.92% # Type of FU issued
system.cpu28.iq.FU_type_0::IntMult              24580     13.55%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::IntDiv                   0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatAdd                 0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCmp                 0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatCvt                 0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatMult                0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatDiv                 0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::FloatSqrt                0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAdd                  0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAddAcc               0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdAlu                  0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCmp                  0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdCvt                  0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMisc                 0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMult                 0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdMultAcc              0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShift                0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdSqrt                 0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMult            0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.47% # Type of FU issued
system.cpu28.iq.FU_type_0::MemRead              47474     26.17%     99.63% # Type of FU issued
system.cpu28.iq.FU_type_0::MemWrite               663      0.37%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu28.iq.FU_type_0::total               181436                       # Type of FU issued
system.cpu28.iq.rate                         3.093063                       # Inst issue rate
system.cpu28.iq.fu_busy_cnt                     12104                       # FU busy when requested
system.cpu28.iq.fu_busy_rate                 0.066712                       # FU busy rate (busy events/executed inst)
system.cpu28.iq.int_inst_queue_reads           431580                       # Number of integer instruction queue reads
system.cpu28.iq.int_inst_queue_writes          178365                       # Number of integer instruction queue writes
system.cpu28.iq.int_inst_queue_wakeup_accesses       173322                       # Number of integer instruction queue wakeup accesses
system.cpu28.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu28.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu28.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu28.iq.int_alu_accesses               193540                       # Number of integer alu accesses
system.cpu28.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu28.iew.lsq.thread0.forwLoads             20                       # Number of loads that had data forwarded from stores
system.cpu28.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu28.iew.lsq.thread0.squashedLoads          951                       # Number of loads squashed
system.cpu28.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu28.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu28.iew.lsq.thread0.squashedStores          292                       # Number of stores squashed
system.cpu28.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu28.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu28.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu28.iew.lsq.thread0.cacheBlocked         7422                       # Number of times an access to memory failed due to the cache being blocked
system.cpu28.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu28.iew.iewSquashCycles                  245                       # Number of cycles IEW is squashing
system.cpu28.iew.iewBlockCycles                  4174                       # Number of cycles IEW is blocking
system.cpu28.iew.iewUnblockCycles                1623                       # Number of cycles IEW is unblocking
system.cpu28.iew.iewDispatchedInsts            175277                       # Number of instructions dispatched to IQ
system.cpu28.iew.iewDispSquashedInsts             103                       # Number of squashed instructions skipped by dispatch
system.cpu28.iew.iewDispLoadInsts               40289                       # Number of dispatched load instructions
system.cpu28.iew.iewDispStoreInsts                874                       # Number of dispatched store instructions
system.cpu28.iew.iewDispNonSpecInsts               19                       # Number of dispatched non-speculative instructions
system.cpu28.iew.iewIQFullEvents                   56                       # Number of times the IQ has become full, causing a stall
system.cpu28.iew.iewLSQFullEvents                1229                       # Number of times the LSQ has become full, causing a stall
system.cpu28.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu28.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly
system.cpu28.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu28.iew.branchMispredicts                235                       # Number of branch mispredicts detected at execute
system.cpu28.iew.iewExecutedInsts              181165                       # Number of executed instructions
system.cpu28.iew.iewExecLoadInsts               47340                       # Number of load instructions executed
system.cpu28.iew.iewExecSquashedInsts             271                       # Number of squashed instructions skipped in execute
system.cpu28.iew.exec_swp                           0                       # number of swp insts executed
system.cpu28.iew.exec_nop                           3                       # number of nop insts executed
system.cpu28.iew.exec_refs                      47993                       # number of memory reference insts executed
system.cpu28.iew.exec_branches                  20279                       # Number of branches executed
system.cpu28.iew.exec_stores                      653                       # Number of stores executed
system.cpu28.iew.exec_rate                   3.088443                       # Inst execution rate
system.cpu28.iew.wb_sent                       173366                       # cumulative count of insts sent to commit
system.cpu28.iew.wb_count                      173322                       # cumulative count of insts written-back
system.cpu28.iew.wb_producers                  140804                       # num instructions producing a value
system.cpu28.iew.wb_consumers                  211214                       # num instructions consuming a value
system.cpu28.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu28.iew.wb_rate                     2.954738                       # insts written-back per cycle
system.cpu28.iew.wb_fanout                   0.666641                       # average fanout of values written-back
system.cpu28.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu28.commit.commitSquashedInsts          3011                       # The number of squashed insts skipped by commit
system.cpu28.commit.commitNonSpecStalls            33                       # The number of times commit has been forced to stall to communicate backwards
system.cpu28.commit.branchMispredicts             231                       # The number of times a branch was mispredicted
system.cpu28.commit.committed_per_cycle::samples        56072                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::mean     3.070962                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::stdev     3.247587                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::0        16087     28.69%     28.69% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::1        15777     28.14%     56.83% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::2         1866      3.33%     60.15% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::3          789      1.41%     61.56% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::4          170      0.30%     61.87% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::5         6596     11.76%     73.63% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::6          200      0.36%     73.99% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::7         1237      2.21%     76.19% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::8        13350     23.81%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu28.commit.committed_per_cycle::total        56072                       # Number of insts commited each cycle
system.cpu28.commit.committedInsts             171809                       # Number of instructions committed
system.cpu28.commit.committedOps               172195                       # Number of ops (including micro ops) committed
system.cpu28.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu28.commit.refs                        39920                       # Number of memory references committed
system.cpu28.commit.loads                       39338                       # Number of loads committed
system.cpu28.commit.membars                        15                       # Number of memory barriers committed
system.cpu28.commit.branches                    20124                       # Number of branches committed
system.cpu28.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu28.commit.int_insts                  152118                       # Number of committed integer instructions.
system.cpu28.commit.function_calls                 31                       # Number of function calls committed.
system.cpu28.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IntAlu         107696     62.54%     62.54% # Class of committed instruction
system.cpu28.commit.op_class_0::IntMult         24579     14.27%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::IntDiv              0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatAdd            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCmp            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatCvt            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatMult            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatDiv            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::FloatSqrt            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAdd             0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAddAcc            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdAlu             0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCmp             0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdCvt             0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMisc            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMult            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdMultAcc            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShift            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdShiftAcc            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdSqrt            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAdd            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatAlu            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCmp            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatCvt            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatDiv            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMisc            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMult            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction
system.cpu28.commit.op_class_0::MemRead         39338     22.85%     99.66% # Class of committed instruction
system.cpu28.commit.op_class_0::MemWrite          582      0.34%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu28.commit.op_class_0::total          172195                       # Class of committed instruction
system.cpu28.commit.bw_lim_events               13350                       # number cycles where commit BW limit reached
system.cpu28.rob.rob_reads                     217850                       # The number of ROB reads
system.cpu28.rob.rob_writes                    350970                       # The number of ROB writes
system.cpu28.timesIdled                            26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu28.idleCycles                          2112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu28.quiesceCycles                     240952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu28.committedInsts                    171809                       # Number of Instructions Simulated
system.cpu28.committedOps                      172195                       # Number of Ops (including micro ops) Simulated
system.cpu28.cpi                             0.341420                       # CPI: Cycles Per Instruction
system.cpu28.cpi_total                       0.341420                       # CPI: Total CPI of All Threads
system.cpu28.ipc                             2.928945                       # IPC: Instructions Per Cycle
system.cpu28.ipc_total                       2.928945                       # IPC: Total IPC of All Threads
system.cpu28.int_regfile_reads                 283301                       # number of integer regfile reads
system.cpu28.int_regfile_writes                134769                       # number of integer regfile writes
system.cpu28.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu28.cc_regfile_reads                  662133                       # number of cc regfile reads
system.cpu28.cc_regfile_writes                 120468                       # number of cc regfile writes
system.cpu28.misc_regfile_reads                 47376                       # number of misc regfile reads
system.cpu28.misc_regfile_writes                   51                       # number of misc regfile writes
system.cpu28.dcache.tags.replacements             351                       # number of replacements
system.cpu28.dcache.tags.tagsinuse          77.219433                       # Cycle average of tags in use
system.cpu28.dcache.tags.total_refs             38081                       # Total number of references to valid blocks.
system.cpu28.dcache.tags.sampled_refs             908                       # Sample count of references to valid blocks.
system.cpu28.dcache.tags.avg_refs           41.939427                       # Average number of references to valid blocks.
system.cpu28.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu28.dcache.tags.occ_blocks::cpu28.data    77.219433                       # Average occupied blocks per requestor
system.cpu28.dcache.tags.occ_percent::cpu28.data     0.075410                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_percent::total     0.075410                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_task_id_blocks::1024          557                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
system.cpu28.dcache.tags.occ_task_id_percent::1024     0.543945                       # Percentage of cache occupancy per task id
system.cpu28.dcache.tags.tag_accesses           81854                       # Number of tag accesses
system.cpu28.dcache.tags.data_accesses          81854                       # Number of data accesses
system.cpu28.dcache.ReadReq_hits::cpu28.data        37777                       # number of ReadReq hits
system.cpu28.dcache.ReadReq_hits::total         37777                       # number of ReadReq hits
system.cpu28.dcache.WriteReq_hits::cpu28.data          297                       # number of WriteReq hits
system.cpu28.dcache.WriteReq_hits::total          297                       # number of WriteReq hits
system.cpu28.dcache.SoftPFReq_hits::cpu28.data            2                       # number of SoftPFReq hits
system.cpu28.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu28.dcache.LoadLockedReq_hits::cpu28.data            2                       # number of LoadLockedReq hits
system.cpu28.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu28.dcache.demand_hits::cpu28.data        38074                       # number of demand (read+write) hits
system.cpu28.dcache.demand_hits::total          38074                       # number of demand (read+write) hits
system.cpu28.dcache.overall_hits::cpu28.data        38076                       # number of overall hits
system.cpu28.dcache.overall_hits::total         38076                       # number of overall hits
system.cpu28.dcache.ReadReq_misses::cpu28.data         2095                       # number of ReadReq misses
system.cpu28.dcache.ReadReq_misses::total         2095                       # number of ReadReq misses
system.cpu28.dcache.WriteReq_misses::cpu28.data          270                       # number of WriteReq misses
system.cpu28.dcache.WriteReq_misses::total          270                       # number of WriteReq misses
system.cpu28.dcache.SoftPFReq_misses::cpu28.data            4                       # number of SoftPFReq misses
system.cpu28.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu28.dcache.LoadLockedReq_misses::cpu28.data           11                       # number of LoadLockedReq misses
system.cpu28.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu28.dcache.StoreCondReq_misses::cpu28.data            5                       # number of StoreCondReq misses
system.cpu28.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu28.dcache.demand_misses::cpu28.data         2365                       # number of demand (read+write) misses
system.cpu28.dcache.demand_misses::total         2365                       # number of demand (read+write) misses
system.cpu28.dcache.overall_misses::cpu28.data         2369                       # number of overall misses
system.cpu28.dcache.overall_misses::total         2369                       # number of overall misses
system.cpu28.dcache.ReadReq_miss_latency::cpu28.data     56908746                       # number of ReadReq miss cycles
system.cpu28.dcache.ReadReq_miss_latency::total     56908746                       # number of ReadReq miss cycles
system.cpu28.dcache.WriteReq_miss_latency::cpu28.data      8761246                       # number of WriteReq miss cycles
system.cpu28.dcache.WriteReq_miss_latency::total      8761246                       # number of WriteReq miss cycles
system.cpu28.dcache.LoadLockedReq_miss_latency::cpu28.data       124989                       # number of LoadLockedReq miss cycles
system.cpu28.dcache.LoadLockedReq_miss_latency::total       124989                       # number of LoadLockedReq miss cycles
system.cpu28.dcache.StoreCondReq_miss_latency::cpu28.data        12500                       # number of StoreCondReq miss cycles
system.cpu28.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu28.dcache.StoreCondFailReq_miss_latency::cpu28.data        40999                       # number of StoreCondFailReq miss cycles
system.cpu28.dcache.StoreCondFailReq_miss_latency::total        40999                       # number of StoreCondFailReq miss cycles
system.cpu28.dcache.demand_miss_latency::cpu28.data     65669992                       # number of demand (read+write) miss cycles
system.cpu28.dcache.demand_miss_latency::total     65669992                       # number of demand (read+write) miss cycles
system.cpu28.dcache.overall_miss_latency::cpu28.data     65669992                       # number of overall miss cycles
system.cpu28.dcache.overall_miss_latency::total     65669992                       # number of overall miss cycles
system.cpu28.dcache.ReadReq_accesses::cpu28.data        39872                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.ReadReq_accesses::total        39872                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::cpu28.data          567                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::total          567                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::cpu28.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::cpu28.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::cpu28.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.demand_accesses::cpu28.data        40439                       # number of demand (read+write) accesses
system.cpu28.dcache.demand_accesses::total        40439                       # number of demand (read+write) accesses
system.cpu28.dcache.overall_accesses::cpu28.data        40445                       # number of overall (read+write) accesses
system.cpu28.dcache.overall_accesses::total        40445                       # number of overall (read+write) accesses
system.cpu28.dcache.ReadReq_miss_rate::cpu28.data     0.052543                       # miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_miss_rate::total     0.052543                       # miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_miss_rate::cpu28.data     0.476190                       # miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_miss_rate::total     0.476190                       # miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::cpu28.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::cpu28.data     0.846154                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::total     0.846154                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::cpu28.data            1                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.demand_miss_rate::cpu28.data     0.058483                       # miss rate for demand accesses
system.cpu28.dcache.demand_miss_rate::total     0.058483                       # miss rate for demand accesses
system.cpu28.dcache.overall_miss_rate::cpu28.data     0.058573                       # miss rate for overall accesses
system.cpu28.dcache.overall_miss_rate::total     0.058573                       # miss rate for overall accesses
system.cpu28.dcache.ReadReq_avg_miss_latency::cpu28.data 27164.079236                       # average ReadReq miss latency
system.cpu28.dcache.ReadReq_avg_miss_latency::total 27164.079236                       # average ReadReq miss latency
system.cpu28.dcache.WriteReq_avg_miss_latency::cpu28.data 32449.059259                       # average WriteReq miss latency
system.cpu28.dcache.WriteReq_avg_miss_latency::total 32449.059259                       # average WriteReq miss latency
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::cpu28.data 11362.636364                       # average LoadLockedReq miss latency
system.cpu28.dcache.LoadLockedReq_avg_miss_latency::total 11362.636364                       # average LoadLockedReq miss latency
system.cpu28.dcache.StoreCondReq_avg_miss_latency::cpu28.data         2500                       # average StoreCondReq miss latency
system.cpu28.dcache.StoreCondReq_avg_miss_latency::total         2500                       # average StoreCondReq miss latency
system.cpu28.dcache.StoreCondFailReq_avg_miss_latency::cpu28.data          inf                       # average StoreCondFailReq miss latency
system.cpu28.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu28.dcache.demand_avg_miss_latency::cpu28.data 27767.438478                       # average overall miss latency
system.cpu28.dcache.demand_avg_miss_latency::total 27767.438478                       # average overall miss latency
system.cpu28.dcache.overall_avg_miss_latency::cpu28.data 27720.553820                       # average overall miss latency
system.cpu28.dcache.overall_avg_miss_latency::total 27720.553820                       # average overall miss latency
system.cpu28.dcache.blocked_cycles::no_mshrs        11660                       # number of cycles access was blocked
system.cpu28.dcache.blocked_cycles::no_targets          106                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_mshrs             503                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_mshrs    23.180915                       # average number of cycles each access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu28.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu28.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu28.dcache.writebacks::writebacks          130                       # number of writebacks
system.cpu28.dcache.writebacks::total             130                       # number of writebacks
system.cpu28.dcache.ReadReq_mshr_hits::cpu28.data         1313                       # number of ReadReq MSHR hits
system.cpu28.dcache.ReadReq_mshr_hits::total         1313                       # number of ReadReq MSHR hits
system.cpu28.dcache.WriteReq_mshr_hits::cpu28.data          139                       # number of WriteReq MSHR hits
system.cpu28.dcache.WriteReq_mshr_hits::total          139                       # number of WriteReq MSHR hits
system.cpu28.dcache.demand_mshr_hits::cpu28.data         1452                       # number of demand (read+write) MSHR hits
system.cpu28.dcache.demand_mshr_hits::total         1452                       # number of demand (read+write) MSHR hits
system.cpu28.dcache.overall_mshr_hits::cpu28.data         1452                       # number of overall MSHR hits
system.cpu28.dcache.overall_mshr_hits::total         1452                       # number of overall MSHR hits
system.cpu28.dcache.ReadReq_mshr_misses::cpu28.data          782                       # number of ReadReq MSHR misses
system.cpu28.dcache.ReadReq_mshr_misses::total          782                       # number of ReadReq MSHR misses
system.cpu28.dcache.WriteReq_mshr_misses::cpu28.data          131                       # number of WriteReq MSHR misses
system.cpu28.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu28.dcache.SoftPFReq_mshr_misses::cpu28.data            3                       # number of SoftPFReq MSHR misses
system.cpu28.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu28.dcache.LoadLockedReq_mshr_misses::cpu28.data           11                       # number of LoadLockedReq MSHR misses
system.cpu28.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu28.dcache.StoreCondReq_mshr_misses::cpu28.data            5                       # number of StoreCondReq MSHR misses
system.cpu28.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu28.dcache.demand_mshr_misses::cpu28.data          913                       # number of demand (read+write) MSHR misses
system.cpu28.dcache.demand_mshr_misses::total          913                       # number of demand (read+write) MSHR misses
system.cpu28.dcache.overall_mshr_misses::cpu28.data          916                       # number of overall MSHR misses
system.cpu28.dcache.overall_mshr_misses::total          916                       # number of overall MSHR misses
system.cpu28.dcache.ReadReq_mshr_miss_latency::cpu28.data     26933001                       # number of ReadReq MSHR miss cycles
system.cpu28.dcache.ReadReq_mshr_miss_latency::total     26933001                       # number of ReadReq MSHR miss cycles
system.cpu28.dcache.WriteReq_mshr_miss_latency::cpu28.data      3522746                       # number of WriteReq MSHR miss cycles
system.cpu28.dcache.WriteReq_mshr_miss_latency::total      3522746                       # number of WriteReq MSHR miss cycles
system.cpu28.dcache.SoftPFReq_mshr_miss_latency::cpu28.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu28.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::cpu28.data       105511                       # number of LoadLockedReq MSHR miss cycles
system.cpu28.dcache.LoadLockedReq_mshr_miss_latency::total       105511                       # number of LoadLockedReq MSHR miss cycles
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::cpu28.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu28.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu28.dcache.StoreCondFailReq_mshr_miss_latency::cpu28.data        37001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu28.dcache.StoreCondFailReq_mshr_miss_latency::total        37001                       # number of StoreCondFailReq MSHR miss cycles
system.cpu28.dcache.demand_mshr_miss_latency::cpu28.data     30455747                       # number of demand (read+write) MSHR miss cycles
system.cpu28.dcache.demand_mshr_miss_latency::total     30455747                       # number of demand (read+write) MSHR miss cycles
system.cpu28.dcache.overall_mshr_miss_latency::cpu28.data     30472247                       # number of overall MSHR miss cycles
system.cpu28.dcache.overall_mshr_miss_latency::total     30472247                       # number of overall MSHR miss cycles
system.cpu28.dcache.ReadReq_mshr_miss_rate::cpu28.data     0.019613                       # mshr miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_mshr_miss_rate::total     0.019613                       # mshr miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_mshr_miss_rate::cpu28.data     0.231041                       # mshr miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_mshr_miss_rate::total     0.231041                       # mshr miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_mshr_miss_rate::cpu28.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::cpu28.data     0.846154                       # mshr miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::cpu28.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu28.dcache.demand_mshr_miss_rate::cpu28.data     0.022577                       # mshr miss rate for demand accesses
system.cpu28.dcache.demand_mshr_miss_rate::total     0.022577                       # mshr miss rate for demand accesses
system.cpu28.dcache.overall_mshr_miss_rate::cpu28.data     0.022648                       # mshr miss rate for overall accesses
system.cpu28.dcache.overall_mshr_miss_rate::total     0.022648                       # mshr miss rate for overall accesses
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::cpu28.data 34441.177749                       # average ReadReq mshr miss latency
system.cpu28.dcache.ReadReq_avg_mshr_miss_latency::total 34441.177749                       # average ReadReq mshr miss latency
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::cpu28.data 26891.190840                       # average WriteReq mshr miss latency
system.cpu28.dcache.WriteReq_avg_mshr_miss_latency::total 26891.190840                       # average WriteReq mshr miss latency
system.cpu28.dcache.SoftPFReq_avg_mshr_miss_latency::cpu28.data         5500                       # average SoftPFReq mshr miss latency
system.cpu28.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu28.data  9591.909091                       # average LoadLockedReq mshr miss latency
system.cpu28.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9591.909091                       # average LoadLockedReq mshr miss latency
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::cpu28.data         1600                       # average StoreCondReq mshr miss latency
system.cpu28.dcache.StoreCondReq_avg_mshr_miss_latency::total         1600                       # average StoreCondReq mshr miss latency
system.cpu28.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu28.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu28.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu28.dcache.demand_avg_mshr_miss_latency::cpu28.data 33357.882804                       # average overall mshr miss latency
system.cpu28.dcache.demand_avg_mshr_miss_latency::total 33357.882804                       # average overall mshr miss latency
system.cpu28.dcache.overall_avg_mshr_miss_latency::cpu28.data 33266.645197                       # average overall mshr miss latency
system.cpu28.dcache.overall_avg_mshr_miss_latency::total 33266.645197                       # average overall mshr miss latency
system.cpu28.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu28.icache.tags.replacements               0                       # number of replacements
system.cpu28.icache.tags.tagsinuse           9.262925                       # Cycle average of tags in use
system.cpu28.icache.tags.total_refs             17411                       # Total number of references to valid blocks.
system.cpu28.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu28.icache.tags.avg_refs          310.910714                       # Average number of references to valid blocks.
system.cpu28.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu28.icache.tags.occ_blocks::cpu28.inst     9.262925                       # Average occupied blocks per requestor
system.cpu28.icache.tags.occ_percent::cpu28.inst     0.018092                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_percent::total     0.018092                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu28.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu28.icache.tags.tag_accesses           35014                       # Number of tag accesses
system.cpu28.icache.tags.data_accesses          35014                       # Number of data accesses
system.cpu28.icache.ReadReq_hits::cpu28.inst        17411                       # number of ReadReq hits
system.cpu28.icache.ReadReq_hits::total         17411                       # number of ReadReq hits
system.cpu28.icache.demand_hits::cpu28.inst        17411                       # number of demand (read+write) hits
system.cpu28.icache.demand_hits::total          17411                       # number of demand (read+write) hits
system.cpu28.icache.overall_hits::cpu28.inst        17411                       # number of overall hits
system.cpu28.icache.overall_hits::total         17411                       # number of overall hits
system.cpu28.icache.ReadReq_misses::cpu28.inst           68                       # number of ReadReq misses
system.cpu28.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu28.icache.demand_misses::cpu28.inst           68                       # number of demand (read+write) misses
system.cpu28.icache.demand_misses::total           68                       # number of demand (read+write) misses
system.cpu28.icache.overall_misses::cpu28.inst           68                       # number of overall misses
system.cpu28.icache.overall_misses::total           68                       # number of overall misses
system.cpu28.icache.ReadReq_miss_latency::cpu28.inst      2284500                       # number of ReadReq miss cycles
system.cpu28.icache.ReadReq_miss_latency::total      2284500                       # number of ReadReq miss cycles
system.cpu28.icache.demand_miss_latency::cpu28.inst      2284500                       # number of demand (read+write) miss cycles
system.cpu28.icache.demand_miss_latency::total      2284500                       # number of demand (read+write) miss cycles
system.cpu28.icache.overall_miss_latency::cpu28.inst      2284500                       # number of overall miss cycles
system.cpu28.icache.overall_miss_latency::total      2284500                       # number of overall miss cycles
system.cpu28.icache.ReadReq_accesses::cpu28.inst        17479                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.ReadReq_accesses::total        17479                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.demand_accesses::cpu28.inst        17479                       # number of demand (read+write) accesses
system.cpu28.icache.demand_accesses::total        17479                       # number of demand (read+write) accesses
system.cpu28.icache.overall_accesses::cpu28.inst        17479                       # number of overall (read+write) accesses
system.cpu28.icache.overall_accesses::total        17479                       # number of overall (read+write) accesses
system.cpu28.icache.ReadReq_miss_rate::cpu28.inst     0.003890                       # miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_miss_rate::total     0.003890                       # miss rate for ReadReq accesses
system.cpu28.icache.demand_miss_rate::cpu28.inst     0.003890                       # miss rate for demand accesses
system.cpu28.icache.demand_miss_rate::total     0.003890                       # miss rate for demand accesses
system.cpu28.icache.overall_miss_rate::cpu28.inst     0.003890                       # miss rate for overall accesses
system.cpu28.icache.overall_miss_rate::total     0.003890                       # miss rate for overall accesses
system.cpu28.icache.ReadReq_avg_miss_latency::cpu28.inst 33595.588235                       # average ReadReq miss latency
system.cpu28.icache.ReadReq_avg_miss_latency::total 33595.588235                       # average ReadReq miss latency
system.cpu28.icache.demand_avg_miss_latency::cpu28.inst 33595.588235                       # average overall miss latency
system.cpu28.icache.demand_avg_miss_latency::total 33595.588235                       # average overall miss latency
system.cpu28.icache.overall_avg_miss_latency::cpu28.inst 33595.588235                       # average overall miss latency
system.cpu28.icache.overall_avg_miss_latency::total 33595.588235                       # average overall miss latency
system.cpu28.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu28.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu28.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu28.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu28.icache.fast_writes                     0                       # number of fast writes performed
system.cpu28.icache.cache_copies                    0                       # number of cache copies performed
system.cpu28.icache.ReadReq_mshr_hits::cpu28.inst           12                       # number of ReadReq MSHR hits
system.cpu28.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu28.icache.demand_mshr_hits::cpu28.inst           12                       # number of demand (read+write) MSHR hits
system.cpu28.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu28.icache.overall_mshr_hits::cpu28.inst           12                       # number of overall MSHR hits
system.cpu28.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu28.icache.ReadReq_mshr_misses::cpu28.inst           56                       # number of ReadReq MSHR misses
system.cpu28.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu28.icache.demand_mshr_misses::cpu28.inst           56                       # number of demand (read+write) MSHR misses
system.cpu28.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu28.icache.overall_mshr_misses::cpu28.inst           56                       # number of overall MSHR misses
system.cpu28.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu28.icache.ReadReq_mshr_miss_latency::cpu28.inst      2018500                       # number of ReadReq MSHR miss cycles
system.cpu28.icache.ReadReq_mshr_miss_latency::total      2018500                       # number of ReadReq MSHR miss cycles
system.cpu28.icache.demand_mshr_miss_latency::cpu28.inst      2018500                       # number of demand (read+write) MSHR miss cycles
system.cpu28.icache.demand_mshr_miss_latency::total      2018500                       # number of demand (read+write) MSHR miss cycles
system.cpu28.icache.overall_mshr_miss_latency::cpu28.inst      2018500                       # number of overall MSHR miss cycles
system.cpu28.icache.overall_mshr_miss_latency::total      2018500                       # number of overall MSHR miss cycles
system.cpu28.icache.ReadReq_mshr_miss_rate::cpu28.inst     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_mshr_miss_rate::total     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu28.icache.demand_mshr_miss_rate::cpu28.inst     0.003204                       # mshr miss rate for demand accesses
system.cpu28.icache.demand_mshr_miss_rate::total     0.003204                       # mshr miss rate for demand accesses
system.cpu28.icache.overall_mshr_miss_rate::cpu28.inst     0.003204                       # mshr miss rate for overall accesses
system.cpu28.icache.overall_mshr_miss_rate::total     0.003204                       # mshr miss rate for overall accesses
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::cpu28.inst 36044.642857                       # average ReadReq mshr miss latency
system.cpu28.icache.ReadReq_avg_mshr_miss_latency::total 36044.642857                       # average ReadReq mshr miss latency
system.cpu28.icache.demand_avg_mshr_miss_latency::cpu28.inst 36044.642857                       # average overall mshr miss latency
system.cpu28.icache.demand_avg_mshr_miss_latency::total 36044.642857                       # average overall mshr miss latency
system.cpu28.icache.overall_avg_mshr_miss_latency::cpu28.inst 36044.642857                       # average overall mshr miss latency
system.cpu28.icache.overall_avg_mshr_miss_latency::total 36044.642857                       # average overall mshr miss latency
system.cpu28.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu29.branchPred.lookups                 20364                       # Number of BP lookups
system.cpu29.branchPred.condPredicted           20096                       # Number of conditional branches predicted
system.cpu29.branchPred.condIncorrect             266                       # Number of conditional branches incorrect
system.cpu29.branchPred.BTBLookups              15061                       # Number of BTB lookups
system.cpu29.branchPred.BTBHits                 14276                       # Number of BTB hits
system.cpu29.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu29.branchPred.BTBHitPct           94.787863                       # BTB Hit Percentage
system.cpu29.branchPred.usedRAS                    76                       # Number of times the RAS was used to get a target.
system.cpu29.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu29.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.inst_hits                          0                       # ITB inst hits
system.cpu29.dtb.inst_misses                        0                       # ITB inst misses
system.cpu29.dtb.read_hits                          0                       # DTB read hits
system.cpu29.dtb.read_misses                        0                       # DTB read misses
system.cpu29.dtb.write_hits                         0                       # DTB write hits
system.cpu29.dtb.write_misses                       0                       # DTB write misses
system.cpu29.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.read_accesses                      0                       # DTB read accesses
system.cpu29.dtb.write_accesses                     0                       # DTB write accesses
system.cpu29.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.dtb.hits                               0                       # DTB hits
system.cpu29.dtb.misses                             0                       # DTB misses
system.cpu29.dtb.accesses                           0                       # DTB accesses
system.cpu29.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.itb.walker.walks                       0                       # Table walker walks requested
system.cpu29.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.inst_hits                          0                       # ITB inst hits
system.cpu29.itb.inst_misses                        0                       # ITB inst misses
system.cpu29.itb.read_hits                          0                       # DTB read hits
system.cpu29.itb.read_misses                        0                       # DTB read misses
system.cpu29.itb.write_hits                         0                       # DTB write hits
system.cpu29.itb.write_misses                       0                       # DTB write misses
system.cpu29.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu29.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu29.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu29.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu29.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.read_accesses                      0                       # DTB read accesses
system.cpu29.itb.write_accesses                     0                       # DTB write accesses
system.cpu29.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.itb.hits                               0                       # DTB hits
system.cpu29.itb.misses                             0                       # DTB misses
system.cpu29.itb.accesses                           0                       # DTB accesses
system.cpu29.numCycles                          58125                       # number of cpu cycles simulated
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.fetch.icacheStallCycles            18315                       # Number of cycles fetch is stalled on an Icache miss
system.cpu29.fetch.Insts                       177117                       # Number of instructions fetch has processed
system.cpu29.fetch.Branches                     20364                       # Number of branches that fetch encountered
system.cpu29.fetch.predictedBranches            14352                       # Number of branches that fetch has predicted taken
system.cpu29.fetch.Cycles                       37484                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu29.fetch.SquashCycles                   563                       # Number of cycles fetch has spent squashing
system.cpu29.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu29.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu29.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu29.fetch.CacheLines                   17478                       # Number of cache lines fetched
system.cpu29.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu29.fetch.rateDist::samples            56088                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::mean            3.177578                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::stdev           3.732591                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::0                  31864     56.81%     56.81% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::1                    352      0.63%     57.44% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::2                    182      0.32%     57.76% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::3                    215      0.38%     58.15% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::4                    380      0.68%     58.82% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::5                    220      0.39%     59.22% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::6                    249      0.44%     59.66% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::7                   8259     14.73%     74.38% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::8                  14367     25.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.rateDist::total              56088                       # Number of instructions fetched each cycle (Total)
system.cpu29.fetch.branchRate                0.350348                       # Number of branch fetches per cycle
system.cpu29.fetch.rate                      3.047174                       # Number of inst fetches per cycle
system.cpu29.decode.IdleCycles                  17231                       # Number of cycles decode is idle
system.cpu29.decode.BlockedCycles               15269                       # Number of cycles decode is blocked
system.cpu29.decode.RunCycles                   21432                       # Number of cycles decode is running
system.cpu29.decode.UnblockCycles                1902                       # Number of cycles decode is unblocking
system.cpu29.decode.SquashCycles                  253                       # Number of cycles decode is squashing
system.cpu29.decode.BranchResolved                111                       # Number of times decode resolved a branch
system.cpu29.decode.BranchMispred                  30                       # Number of times decode detected a branch misprediction
system.cpu29.decode.DecodedInsts               176434                       # Number of instructions handled by decode
system.cpu29.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu29.rename.SquashCycles                  253                       # Number of cycles rename is squashing
system.cpu29.rename.IdleCycles                  17998                       # Number of cycles rename is idle
system.cpu29.rename.BlockCycles                  8878                       # Number of cycles rename is blocking
system.cpu29.rename.serializeStallCycles          980                       # count of cycles rename stalled for serializing inst
system.cpu29.rename.RunCycles                   22346                       # Number of cycles rename is running
system.cpu29.rename.UnblockCycles                5632                       # Number of cycles rename is unblocking
system.cpu29.rename.RenamedInsts               174765                       # Number of instructions processed by rename
system.cpu29.rename.ROBFullEvents                  21                       # Number of times rename has blocked due to ROB full
system.cpu29.rename.IQFullEvents                 4463                       # Number of times rename has blocked due to IQ full
system.cpu29.rename.LQFullEvents                  573                       # Number of times rename has blocked due to LQ full
system.cpu29.rename.RenamedOperands            255214                       # Number of destination operands rename has renamed
system.cpu29.rename.RenameLookups              859056                       # Number of register rename lookups that rename has made
system.cpu29.rename.int_rename_lookups         276419                       # Number of integer rename lookups
system.cpu29.rename.CommittedMaps              249073                       # Number of HB maps that are committed
system.cpu29.rename.UndoneMaps                   6138                       # Number of HB maps that are undone due to squashing
system.cpu29.rename.serializingInsts               19                       # count of serializing insts renamed
system.cpu29.rename.tempSerializingInsts           17                       # count of temporary serializing insts renamed
system.cpu29.rename.skidInsts                   10425                       # count of insts added to the skid buffer
system.cpu29.memDep0.insertedLoads              40076                       # Number of loads inserted to the mem dependence unit.
system.cpu29.memDep0.insertedStores               910                       # Number of stores inserted to the mem dependence unit.
system.cpu29.memDep0.conflictingLoads             379                       # Number of conflicting loads.
system.cpu29.memDep0.conflictingStores             21                       # Number of conflicting stores.
system.cpu29.iq.iqInstsAdded                   173000                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu29.iq.iqNonSpecInstsAdded                40                       # Number of non-speculative instructions added to the IQ
system.cpu29.iq.iqInstsIssued                  179085                       # Number of instructions issued
system.cpu29.iq.iqSquashedInstsIssued              63                       # Number of squashed instructions issued
system.cpu29.iq.iqSquashedInstsExamined          3355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu29.iq.iqSquashedOperandsExamined        10238                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu29.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu29.iq.issued_per_cycle::samples        56088                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::mean       3.192929                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::stdev      2.769283                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::0             10344     18.44%     18.44% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::1             11800     21.04%     39.48% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::2              2948      5.26%     44.74% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::3             12404     22.12%     66.85% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::4              2772      4.94%     71.79% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::5              1249      2.23%     74.02% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::6              2222      3.96%     77.98% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::7              5280      9.41%     87.40% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::8              7069     12.60%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu29.iq.issued_per_cycle::total         56088                       # Number of insts issued each cycle
system.cpu29.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntAlu                  3776     33.71%     33.71% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntMult                 5857     52.29%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IntDiv                     0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatAdd                   0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCmp                   0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatCvt                   0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatMult                  0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatDiv                   0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::FloatSqrt                  0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAdd                    0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAddAcc                 0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdAlu                    0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCmp                    0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdCvt                    0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMisc                   0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMult                   0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdMultAcc                0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShift                  0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdShiftAcc               0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdSqrt                   0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAdd               0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatAlu               0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCmp               0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatCvt               0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatDiv               0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMisc              0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMult              0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::SimdFloatSqrt              0      0.00%     86.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::MemRead                 1549     13.83%     99.83% # attempts to use FU when none available
system.cpu29.iq.fu_full::MemWrite                  19      0.17%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu29.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IntAlu              106597     59.52%     59.52% # Type of FU issued
system.cpu29.iq.FU_type_0::IntMult              24580     13.73%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::IntDiv                   0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatAdd                 0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCmp                 0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatCvt                 0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatMult                0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatDiv                 0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::FloatSqrt                0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAdd                  0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAddAcc               0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdAlu                  0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCmp                  0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdCvt                  0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMisc                 0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMult                 0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdMultAcc              0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShift                0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdSqrt                 0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMult            0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.25% # Type of FU issued
system.cpu29.iq.FU_type_0::MemRead              47231     26.37%     99.62% # Type of FU issued
system.cpu29.iq.FU_type_0::MemWrite               677      0.38%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu29.iq.FU_type_0::total               179085                       # Type of FU issued
system.cpu29.iq.rate                         3.081032                       # Inst issue rate
system.cpu29.iq.fu_busy_cnt                     11201                       # FU busy when requested
system.cpu29.iq.fu_busy_rate                 0.062546                       # FU busy rate (busy events/executed inst)
system.cpu29.iq.int_inst_queue_reads           425522                       # Number of integer instruction queue reads
system.cpu29.iq.int_inst_queue_writes          176408                       # Number of integer instruction queue writes
system.cpu29.iq.int_inst_queue_wakeup_accesses       170852                       # Number of integer instruction queue wakeup accesses
system.cpu29.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu29.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu29.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu29.iq.int_alu_accesses               190286                       # Number of integer alu accesses
system.cpu29.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu29.iew.lsq.thread0.forwLoads             24                       # Number of loads that had data forwarded from stores
system.cpu29.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu29.iew.lsq.thread0.squashedLoads         1056                       # Number of loads squashed
system.cpu29.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu29.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu29.iew.lsq.thread0.squashedStores          343                       # Number of stores squashed
system.cpu29.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu29.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu29.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu29.iew.lsq.thread0.cacheBlocked         7408                       # Number of times an access to memory failed due to the cache being blocked
system.cpu29.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu29.iew.iewSquashCycles                  253                       # Number of cycles IEW is squashing
system.cpu29.iew.iewBlockCycles                  4198                       # Number of cycles IEW is blocking
system.cpu29.iew.iewUnblockCycles                1585                       # Number of cycles IEW is unblocking
system.cpu29.iew.iewDispatchedInsts            173043                       # Number of instructions dispatched to IQ
system.cpu29.iew.iewDispSquashedInsts              67                       # Number of squashed instructions skipped by dispatch
system.cpu29.iew.iewDispLoadInsts               40076                       # Number of dispatched load instructions
system.cpu29.iew.iewDispStoreInsts                910                       # Number of dispatched store instructions
system.cpu29.iew.iewDispNonSpecInsts               17                       # Number of dispatched non-speculative instructions
system.cpu29.iew.iewIQFullEvents                   52                       # Number of times the IQ has become full, causing a stall
system.cpu29.iew.iewLSQFullEvents                1183                       # Number of times the LSQ has become full, causing a stall
system.cpu29.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu29.iew.predictedTakenIncorrect          145                       # Number of branches that were predicted taken incorrectly
system.cpu29.iew.predictedNotTakenIncorrect          101                       # Number of branches that were predicted not taken incorrectly
system.cpu29.iew.branchMispredicts                246                       # Number of branch mispredicts detected at execute
system.cpu29.iew.iewExecutedInsts              178744                       # Number of executed instructions
system.cpu29.iew.iewExecLoadInsts               47075                       # Number of load instructions executed
system.cpu29.iew.iewExecSquashedInsts             341                       # Number of squashed instructions skipped in execute
system.cpu29.iew.exec_swp                           0                       # number of swp insts executed
system.cpu29.iew.exec_nop                           3                       # number of nop insts executed
system.cpu29.iew.exec_refs                      47726                       # number of memory reference insts executed
system.cpu29.iew.exec_branches                  19652                       # Number of branches executed
system.cpu29.iew.exec_stores                      651                       # Number of stores executed
system.cpu29.iew.exec_rate                   3.075166                       # Inst execution rate
system.cpu29.iew.wb_sent                       170899                       # cumulative count of insts sent to commit
system.cpu29.iew.wb_count                      170852                       # cumulative count of insts written-back
system.cpu29.iew.wb_producers                  138847                       # num instructions producing a value
system.cpu29.iew.wb_consumers                  207552                       # num instructions consuming a value
system.cpu29.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu29.iew.wb_rate                     2.939389                       # insts written-back per cycle
system.cpu29.iew.wb_fanout                   0.668975                       # average fanout of values written-back
system.cpu29.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu29.commit.commitSquashedInsts          3296                       # The number of squashed insts skipped by commit
system.cpu29.commit.commitNonSpecStalls            30                       # The number of times commit has been forced to stall to communicate backwards
system.cpu29.commit.branchMispredicts             238                       # The number of times a branch was mispredicted
system.cpu29.commit.committed_per_cycle::samples        55592                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::mean     3.052328                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::stdev     3.222862                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::0        15610     28.08%     28.08% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::1        16070     28.91%     56.99% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::2         1816      3.27%     60.25% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::3          791      1.42%     61.68% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::4          248      0.45%     62.12% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::5         6749     12.14%     74.26% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::6          178      0.32%     74.58% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::7         1235      2.22%     76.80% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::8        12895     23.20%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu29.commit.committed_per_cycle::total        55592                       # Number of insts commited each cycle
system.cpu29.commit.committedInsts             169319                       # Number of instructions committed
system.cpu29.commit.committedOps               169685                       # Number of ops (including micro ops) committed
system.cpu29.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu29.commit.refs                        39587                       # Number of memory references committed
system.cpu29.commit.loads                       39020                       # Number of loads committed
system.cpu29.commit.membars                        15                       # Number of memory barriers committed
system.cpu29.commit.branches                    19504                       # Number of branches committed
system.cpu29.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu29.commit.int_insts                  150224                       # Number of committed integer instructions.
system.cpu29.commit.function_calls                 29                       # Number of function calls committed.
system.cpu29.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IntAlu         105519     62.19%     62.19% # Class of committed instruction
system.cpu29.commit.op_class_0::IntMult         24579     14.49%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::IntDiv              0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatAdd            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCmp            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatCvt            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatMult            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatDiv            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::FloatSqrt            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAdd             0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAddAcc            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdAlu             0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCmp             0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdCvt             0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMisc            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMult            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdMultAcc            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShift            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdShiftAcc            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdSqrt            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAdd            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatAlu            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCmp            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatCvt            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatDiv            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMisc            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMult            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.67% # Class of committed instruction
system.cpu29.commit.op_class_0::MemRead         39020     23.00%     99.67% # Class of committed instruction
system.cpu29.commit.op_class_0::MemWrite          567      0.33%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu29.commit.op_class_0::total          169685                       # Class of committed instruction
system.cpu29.commit.bw_lim_events               12895                       # number cycles where commit BW limit reached
system.cpu29.rob.rob_reads                     215613                       # The number of ROB reads
system.cpu29.rob.rob_writes                    346533                       # The number of ROB writes
system.cpu29.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu29.idleCycles                          2037                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu29.quiesceCycles                     241486                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu29.committedInsts                    169319                       # Number of Instructions Simulated
system.cpu29.committedOps                      169685                       # Number of Ops (including micro ops) Simulated
system.cpu29.cpi                             0.343287                       # CPI: Cycles Per Instruction
system.cpu29.cpi_total                       0.343287                       # CPI: Total CPI of All Threads
system.cpu29.ipc                             2.913015                       # IPC: Instructions Per Cycle
system.cpu29.ipc_total                       2.913015                       # IPC: Total IPC of All Threads
system.cpu29.int_regfile_reads                 280002                       # number of integer regfile reads
system.cpu29.int_regfile_writes                133848                       # number of integer regfile writes
system.cpu29.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu29.cc_regfile_reads                  653919                       # number of cc regfile reads
system.cpu29.cc_regfile_writes                 116727                       # number of cc regfile writes
system.cpu29.misc_regfile_reads                 47028                       # number of misc regfile reads
system.cpu29.misc_regfile_writes                   44                       # number of misc regfile writes
system.cpu29.dcache.tags.replacements             341                       # number of replacements
system.cpu29.dcache.tags.tagsinuse          76.892136                       # Cycle average of tags in use
system.cpu29.dcache.tags.total_refs             37874                       # Total number of references to valid blocks.
system.cpu29.dcache.tags.sampled_refs             897                       # Sample count of references to valid blocks.
system.cpu29.dcache.tags.avg_refs           42.222965                       # Average number of references to valid blocks.
system.cpu29.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu29.dcache.tags.occ_blocks::cpu29.data    76.892136                       # Average occupied blocks per requestor
system.cpu29.dcache.tags.occ_percent::cpu29.data     0.075090                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_percent::total     0.075090                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu29.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu29.dcache.tags.tag_accesses           81302                       # Number of tag accesses
system.cpu29.dcache.tags.data_accesses          81302                       # Number of data accesses
system.cpu29.dcache.ReadReq_hits::cpu29.data        37581                       # number of ReadReq hits
system.cpu29.dcache.ReadReq_hits::total         37581                       # number of ReadReq hits
system.cpu29.dcache.WriteReq_hits::cpu29.data          286                       # number of WriteReq hits
system.cpu29.dcache.WriteReq_hits::total          286                       # number of WriteReq hits
system.cpu29.dcache.SoftPFReq_hits::cpu29.data            2                       # number of SoftPFReq hits
system.cpu29.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu29.dcache.LoadLockedReq_hits::cpu29.data            2                       # number of LoadLockedReq hits
system.cpu29.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu29.dcache.demand_hits::cpu29.data        37867                       # number of demand (read+write) hits
system.cpu29.dcache.demand_hits::total          37867                       # number of demand (read+write) hits
system.cpu29.dcache.overall_hits::cpu29.data        37869                       # number of overall hits
system.cpu29.dcache.overall_hits::total         37869                       # number of overall hits
system.cpu29.dcache.ReadReq_misses::cpu29.data         2033                       # number of ReadReq misses
system.cpu29.dcache.ReadReq_misses::total         2033                       # number of ReadReq misses
system.cpu29.dcache.WriteReq_misses::cpu29.data          268                       # number of WriteReq misses
system.cpu29.dcache.WriteReq_misses::total          268                       # number of WriteReq misses
system.cpu29.dcache.SoftPFReq_misses::cpu29.data            4                       # number of SoftPFReq misses
system.cpu29.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu29.dcache.LoadLockedReq_misses::cpu29.data           10                       # number of LoadLockedReq misses
system.cpu29.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu29.dcache.StoreCondReq_misses::cpu29.data            6                       # number of StoreCondReq misses
system.cpu29.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu29.dcache.demand_misses::cpu29.data         2301                       # number of demand (read+write) misses
system.cpu29.dcache.demand_misses::total         2301                       # number of demand (read+write) misses
system.cpu29.dcache.overall_misses::cpu29.data         2305                       # number of overall misses
system.cpu29.dcache.overall_misses::total         2305                       # number of overall misses
system.cpu29.dcache.ReadReq_miss_latency::cpu29.data     57855498                       # number of ReadReq miss cycles
system.cpu29.dcache.ReadReq_miss_latency::total     57855498                       # number of ReadReq miss cycles
system.cpu29.dcache.WriteReq_miss_latency::cpu29.data     10076495                       # number of WriteReq miss cycles
system.cpu29.dcache.WriteReq_miss_latency::total     10076495                       # number of WriteReq miss cycles
system.cpu29.dcache.LoadLockedReq_miss_latency::cpu29.data       102935                       # number of LoadLockedReq miss cycles
system.cpu29.dcache.LoadLockedReq_miss_latency::total       102935                       # number of LoadLockedReq miss cycles
system.cpu29.dcache.StoreCondReq_miss_latency::cpu29.data        12000                       # number of StoreCondReq miss cycles
system.cpu29.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu29.dcache.StoreCondFailReq_miss_latency::cpu29.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu29.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu29.dcache.demand_miss_latency::cpu29.data     67931993                       # number of demand (read+write) miss cycles
system.cpu29.dcache.demand_miss_latency::total     67931993                       # number of demand (read+write) miss cycles
system.cpu29.dcache.overall_miss_latency::cpu29.data     67931993                       # number of overall miss cycles
system.cpu29.dcache.overall_miss_latency::total     67931993                       # number of overall miss cycles
system.cpu29.dcache.ReadReq_accesses::cpu29.data        39614                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.ReadReq_accesses::total        39614                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::cpu29.data          554                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::total          554                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::cpu29.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::cpu29.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::cpu29.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.demand_accesses::cpu29.data        40168                       # number of demand (read+write) accesses
system.cpu29.dcache.demand_accesses::total        40168                       # number of demand (read+write) accesses
system.cpu29.dcache.overall_accesses::cpu29.data        40174                       # number of overall (read+write) accesses
system.cpu29.dcache.overall_accesses::total        40174                       # number of overall (read+write) accesses
system.cpu29.dcache.ReadReq_miss_rate::cpu29.data     0.051320                       # miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_miss_rate::total     0.051320                       # miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_miss_rate::cpu29.data     0.483755                       # miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_miss_rate::total     0.483755                       # miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::cpu29.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::cpu29.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::cpu29.data            1                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.demand_miss_rate::cpu29.data     0.057284                       # miss rate for demand accesses
system.cpu29.dcache.demand_miss_rate::total     0.057284                       # miss rate for demand accesses
system.cpu29.dcache.overall_miss_rate::cpu29.data     0.057375                       # miss rate for overall accesses
system.cpu29.dcache.overall_miss_rate::total     0.057375                       # miss rate for overall accesses
system.cpu29.dcache.ReadReq_avg_miss_latency::cpu29.data 28458.188883                       # average ReadReq miss latency
system.cpu29.dcache.ReadReq_avg_miss_latency::total 28458.188883                       # average ReadReq miss latency
system.cpu29.dcache.WriteReq_avg_miss_latency::cpu29.data 37598.861940                       # average WriteReq miss latency
system.cpu29.dcache.WriteReq_avg_miss_latency::total 37598.861940                       # average WriteReq miss latency
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::cpu29.data 10293.500000                       # average LoadLockedReq miss latency
system.cpu29.dcache.LoadLockedReq_avg_miss_latency::total 10293.500000                       # average LoadLockedReq miss latency
system.cpu29.dcache.StoreCondReq_avg_miss_latency::cpu29.data         2000                       # average StoreCondReq miss latency
system.cpu29.dcache.StoreCondReq_avg_miss_latency::total         2000                       # average StoreCondReq miss latency
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::cpu29.data          inf                       # average StoreCondFailReq miss latency
system.cpu29.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu29.dcache.demand_avg_miss_latency::cpu29.data 29522.813125                       # average overall miss latency
system.cpu29.dcache.demand_avg_miss_latency::total 29522.813125                       # average overall miss latency
system.cpu29.dcache.overall_avg_miss_latency::cpu29.data 29471.580477                       # average overall miss latency
system.cpu29.dcache.overall_avg_miss_latency::total 29471.580477                       # average overall miss latency
system.cpu29.dcache.blocked_cycles::no_mshrs        11782                       # number of cycles access was blocked
system.cpu29.dcache.blocked_cycles::no_targets          100                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_mshrs             503                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_mshrs    23.423459                       # average number of cycles each access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_targets          100                       # average number of cycles each access was blocked
system.cpu29.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu29.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu29.dcache.writebacks::writebacks          122                       # number of writebacks
system.cpu29.dcache.writebacks::total             122                       # number of writebacks
system.cpu29.dcache.ReadReq_mshr_hits::cpu29.data         1260                       # number of ReadReq MSHR hits
system.cpu29.dcache.ReadReq_mshr_hits::total         1260                       # number of ReadReq MSHR hits
system.cpu29.dcache.WriteReq_mshr_hits::cpu29.data          138                       # number of WriteReq MSHR hits
system.cpu29.dcache.WriteReq_mshr_hits::total          138                       # number of WriteReq MSHR hits
system.cpu29.dcache.demand_mshr_hits::cpu29.data         1398                       # number of demand (read+write) MSHR hits
system.cpu29.dcache.demand_mshr_hits::total         1398                       # number of demand (read+write) MSHR hits
system.cpu29.dcache.overall_mshr_hits::cpu29.data         1398                       # number of overall MSHR hits
system.cpu29.dcache.overall_mshr_hits::total         1398                       # number of overall MSHR hits
system.cpu29.dcache.ReadReq_mshr_misses::cpu29.data          773                       # number of ReadReq MSHR misses
system.cpu29.dcache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu29.dcache.WriteReq_mshr_misses::cpu29.data          130                       # number of WriteReq MSHR misses
system.cpu29.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu29.dcache.SoftPFReq_mshr_misses::cpu29.data            3                       # number of SoftPFReq MSHR misses
system.cpu29.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu29.dcache.LoadLockedReq_mshr_misses::cpu29.data           10                       # number of LoadLockedReq MSHR misses
system.cpu29.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu29.dcache.StoreCondReq_mshr_misses::cpu29.data            6                       # number of StoreCondReq MSHR misses
system.cpu29.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu29.dcache.demand_mshr_misses::cpu29.data          903                       # number of demand (read+write) MSHR misses
system.cpu29.dcache.demand_mshr_misses::total          903                       # number of demand (read+write) MSHR misses
system.cpu29.dcache.overall_mshr_misses::cpu29.data          906                       # number of overall MSHR misses
system.cpu29.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu29.dcache.ReadReq_mshr_miss_latency::cpu29.data     27407001                       # number of ReadReq MSHR miss cycles
system.cpu29.dcache.ReadReq_mshr_miss_latency::total     27407001                       # number of ReadReq MSHR miss cycles
system.cpu29.dcache.WriteReq_mshr_miss_latency::cpu29.data      3878495                       # number of WriteReq MSHR miss cycles
system.cpu29.dcache.WriteReq_mshr_miss_latency::total      3878495                       # number of WriteReq MSHR miss cycles
system.cpu29.dcache.SoftPFReq_mshr_miss_latency::cpu29.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu29.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::cpu29.data        83065                       # number of LoadLockedReq MSHR miss cycles
system.cpu29.dcache.LoadLockedReq_mshr_miss_latency::total        83065                       # number of LoadLockedReq MSHR miss cycles
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::cpu29.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu29.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::cpu29.data        11500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu29.dcache.StoreCondFailReq_mshr_miss_latency::total        11500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu29.dcache.demand_mshr_miss_latency::cpu29.data     31285496                       # number of demand (read+write) MSHR miss cycles
system.cpu29.dcache.demand_mshr_miss_latency::total     31285496                       # number of demand (read+write) MSHR miss cycles
system.cpu29.dcache.overall_mshr_miss_latency::cpu29.data     31301996                       # number of overall MSHR miss cycles
system.cpu29.dcache.overall_mshr_miss_latency::total     31301996                       # number of overall MSHR miss cycles
system.cpu29.dcache.ReadReq_mshr_miss_rate::cpu29.data     0.019513                       # mshr miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_mshr_miss_rate::total     0.019513                       # mshr miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_mshr_miss_rate::cpu29.data     0.234657                       # mshr miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_mshr_miss_rate::total     0.234657                       # mshr miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_mshr_miss_rate::cpu29.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::cpu29.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::cpu29.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu29.dcache.demand_mshr_miss_rate::cpu29.data     0.022481                       # mshr miss rate for demand accesses
system.cpu29.dcache.demand_mshr_miss_rate::total     0.022481                       # mshr miss rate for demand accesses
system.cpu29.dcache.overall_mshr_miss_rate::cpu29.data     0.022552                       # mshr miss rate for overall accesses
system.cpu29.dcache.overall_mshr_miss_rate::total     0.022552                       # mshr miss rate for overall accesses
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::cpu29.data 35455.369987                       # average ReadReq mshr miss latency
system.cpu29.dcache.ReadReq_avg_mshr_miss_latency::total 35455.369987                       # average ReadReq mshr miss latency
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::cpu29.data 29834.576923                       # average WriteReq mshr miss latency
system.cpu29.dcache.WriteReq_avg_mshr_miss_latency::total 29834.576923                       # average WriteReq mshr miss latency
system.cpu29.dcache.SoftPFReq_avg_mshr_miss_latency::cpu29.data         5500                       # average SoftPFReq mshr miss latency
system.cpu29.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu29.data  8306.500000                       # average LoadLockedReq mshr miss latency
system.cpu29.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8306.500000                       # average LoadLockedReq mshr miss latency
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::cpu29.data         1250                       # average StoreCondReq mshr miss latency
system.cpu29.dcache.StoreCondReq_avg_mshr_miss_latency::total         1250                       # average StoreCondReq mshr miss latency
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu29.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu29.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu29.dcache.demand_avg_mshr_miss_latency::cpu29.data 34646.174972                       # average overall mshr miss latency
system.cpu29.dcache.demand_avg_mshr_miss_latency::total 34646.174972                       # average overall mshr miss latency
system.cpu29.dcache.overall_avg_mshr_miss_latency::cpu29.data 34549.664459                       # average overall mshr miss latency
system.cpu29.dcache.overall_avg_mshr_miss_latency::total 34549.664459                       # average overall mshr miss latency
system.cpu29.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu29.icache.tags.replacements               0                       # number of replacements
system.cpu29.icache.tags.tagsinuse           8.718749                       # Cycle average of tags in use
system.cpu29.icache.tags.total_refs             17411                       # Total number of references to valid blocks.
system.cpu29.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu29.icache.tags.avg_refs          316.563636                       # Average number of references to valid blocks.
system.cpu29.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu29.icache.tags.occ_blocks::cpu29.inst     8.718749                       # Average occupied blocks per requestor
system.cpu29.icache.tags.occ_percent::cpu29.inst     0.017029                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_percent::total     0.017029                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu29.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu29.icache.tags.tag_accesses           35011                       # Number of tag accesses
system.cpu29.icache.tags.data_accesses          35011                       # Number of data accesses
system.cpu29.icache.ReadReq_hits::cpu29.inst        17411                       # number of ReadReq hits
system.cpu29.icache.ReadReq_hits::total         17411                       # number of ReadReq hits
system.cpu29.icache.demand_hits::cpu29.inst        17411                       # number of demand (read+write) hits
system.cpu29.icache.demand_hits::total          17411                       # number of demand (read+write) hits
system.cpu29.icache.overall_hits::cpu29.inst        17411                       # number of overall hits
system.cpu29.icache.overall_hits::total         17411                       # number of overall hits
system.cpu29.icache.ReadReq_misses::cpu29.inst           67                       # number of ReadReq misses
system.cpu29.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu29.icache.demand_misses::cpu29.inst           67                       # number of demand (read+write) misses
system.cpu29.icache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu29.icache.overall_misses::cpu29.inst           67                       # number of overall misses
system.cpu29.icache.overall_misses::total           67                       # number of overall misses
system.cpu29.icache.ReadReq_miss_latency::cpu29.inst      2248995                       # number of ReadReq miss cycles
system.cpu29.icache.ReadReq_miss_latency::total      2248995                       # number of ReadReq miss cycles
system.cpu29.icache.demand_miss_latency::cpu29.inst      2248995                       # number of demand (read+write) miss cycles
system.cpu29.icache.demand_miss_latency::total      2248995                       # number of demand (read+write) miss cycles
system.cpu29.icache.overall_miss_latency::cpu29.inst      2248995                       # number of overall miss cycles
system.cpu29.icache.overall_miss_latency::total      2248995                       # number of overall miss cycles
system.cpu29.icache.ReadReq_accesses::cpu29.inst        17478                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.ReadReq_accesses::total        17478                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.demand_accesses::cpu29.inst        17478                       # number of demand (read+write) accesses
system.cpu29.icache.demand_accesses::total        17478                       # number of demand (read+write) accesses
system.cpu29.icache.overall_accesses::cpu29.inst        17478                       # number of overall (read+write) accesses
system.cpu29.icache.overall_accesses::total        17478                       # number of overall (read+write) accesses
system.cpu29.icache.ReadReq_miss_rate::cpu29.inst     0.003833                       # miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_miss_rate::total     0.003833                       # miss rate for ReadReq accesses
system.cpu29.icache.demand_miss_rate::cpu29.inst     0.003833                       # miss rate for demand accesses
system.cpu29.icache.demand_miss_rate::total     0.003833                       # miss rate for demand accesses
system.cpu29.icache.overall_miss_rate::cpu29.inst     0.003833                       # miss rate for overall accesses
system.cpu29.icache.overall_miss_rate::total     0.003833                       # miss rate for overall accesses
system.cpu29.icache.ReadReq_avg_miss_latency::cpu29.inst 33567.089552                       # average ReadReq miss latency
system.cpu29.icache.ReadReq_avg_miss_latency::total 33567.089552                       # average ReadReq miss latency
system.cpu29.icache.demand_avg_miss_latency::cpu29.inst 33567.089552                       # average overall miss latency
system.cpu29.icache.demand_avg_miss_latency::total 33567.089552                       # average overall miss latency
system.cpu29.icache.overall_avg_miss_latency::cpu29.inst 33567.089552                       # average overall miss latency
system.cpu29.icache.overall_avg_miss_latency::total 33567.089552                       # average overall miss latency
system.cpu29.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu29.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu29.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu29.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu29.icache.fast_writes                     0                       # number of fast writes performed
system.cpu29.icache.cache_copies                    0                       # number of cache copies performed
system.cpu29.icache.ReadReq_mshr_hits::cpu29.inst           12                       # number of ReadReq MSHR hits
system.cpu29.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu29.icache.demand_mshr_hits::cpu29.inst           12                       # number of demand (read+write) MSHR hits
system.cpu29.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu29.icache.overall_mshr_hits::cpu29.inst           12                       # number of overall MSHR hits
system.cpu29.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu29.icache.ReadReq_mshr_misses::cpu29.inst           55                       # number of ReadReq MSHR misses
system.cpu29.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu29.icache.demand_mshr_misses::cpu29.inst           55                       # number of demand (read+write) MSHR misses
system.cpu29.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu29.icache.overall_mshr_misses::cpu29.inst           55                       # number of overall MSHR misses
system.cpu29.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu29.icache.ReadReq_mshr_miss_latency::cpu29.inst      1626005                       # number of ReadReq MSHR miss cycles
system.cpu29.icache.ReadReq_mshr_miss_latency::total      1626005                       # number of ReadReq MSHR miss cycles
system.cpu29.icache.demand_mshr_miss_latency::cpu29.inst      1626005                       # number of demand (read+write) MSHR miss cycles
system.cpu29.icache.demand_mshr_miss_latency::total      1626005                       # number of demand (read+write) MSHR miss cycles
system.cpu29.icache.overall_mshr_miss_latency::cpu29.inst      1626005                       # number of overall MSHR miss cycles
system.cpu29.icache.overall_mshr_miss_latency::total      1626005                       # number of overall MSHR miss cycles
system.cpu29.icache.ReadReq_mshr_miss_rate::cpu29.inst     0.003147                       # mshr miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_mshr_miss_rate::total     0.003147                       # mshr miss rate for ReadReq accesses
system.cpu29.icache.demand_mshr_miss_rate::cpu29.inst     0.003147                       # mshr miss rate for demand accesses
system.cpu29.icache.demand_mshr_miss_rate::total     0.003147                       # mshr miss rate for demand accesses
system.cpu29.icache.overall_mshr_miss_rate::cpu29.inst     0.003147                       # mshr miss rate for overall accesses
system.cpu29.icache.overall_mshr_miss_rate::total     0.003147                       # mshr miss rate for overall accesses
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::cpu29.inst 29563.727273                       # average ReadReq mshr miss latency
system.cpu29.icache.ReadReq_avg_mshr_miss_latency::total 29563.727273                       # average ReadReq mshr miss latency
system.cpu29.icache.demand_avg_mshr_miss_latency::cpu29.inst 29563.727273                       # average overall mshr miss latency
system.cpu29.icache.demand_avg_mshr_miss_latency::total 29563.727273                       # average overall mshr miss latency
system.cpu29.icache.overall_avg_mshr_miss_latency::cpu29.inst 29563.727273                       # average overall mshr miss latency
system.cpu29.icache.overall_avg_mshr_miss_latency::total 29563.727273                       # average overall mshr miss latency
system.cpu29.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu30.branchPred.lookups                 19050                       # Number of BP lookups
system.cpu30.branchPred.condPredicted           18806                       # Number of conditional branches predicted
system.cpu30.branchPred.condIncorrect             258                       # Number of conditional branches incorrect
system.cpu30.branchPred.BTBLookups              13987                       # Number of BTB lookups
system.cpu30.branchPred.BTBHits                 13624                       # Number of BTB hits
system.cpu30.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu30.branchPred.BTBHitPct           97.404733                       # BTB Hit Percentage
system.cpu30.branchPred.usedRAS                    71                       # Number of times the RAS was used to get a target.
system.cpu30.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu30.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.inst_hits                          0                       # ITB inst hits
system.cpu30.dtb.inst_misses                        0                       # ITB inst misses
system.cpu30.dtb.read_hits                          0                       # DTB read hits
system.cpu30.dtb.read_misses                        0                       # DTB read misses
system.cpu30.dtb.write_hits                         0                       # DTB write hits
system.cpu30.dtb.write_misses                       0                       # DTB write misses
system.cpu30.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.read_accesses                      0                       # DTB read accesses
system.cpu30.dtb.write_accesses                     0                       # DTB write accesses
system.cpu30.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.dtb.hits                               0                       # DTB hits
system.cpu30.dtb.misses                             0                       # DTB misses
system.cpu30.dtb.accesses                           0                       # DTB accesses
system.cpu30.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.itb.walker.walks                       0                       # Table walker walks requested
system.cpu30.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.inst_hits                          0                       # ITB inst hits
system.cpu30.itb.inst_misses                        0                       # ITB inst misses
system.cpu30.itb.read_hits                          0                       # DTB read hits
system.cpu30.itb.read_misses                        0                       # DTB read misses
system.cpu30.itb.write_hits                         0                       # DTB write hits
system.cpu30.itb.write_misses                       0                       # DTB write misses
system.cpu30.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu30.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu30.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu30.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu30.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.read_accesses                      0                       # DTB read accesses
system.cpu30.itb.write_accesses                     0                       # DTB write accesses
system.cpu30.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.itb.hits                               0                       # DTB hits
system.cpu30.itb.misses                             0                       # DTB misses
system.cpu30.itb.accesses                           0                       # DTB accesses
system.cpu30.numCycles                          57591                       # number of cpu cycles simulated
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.fetch.icacheStallCycles            18269                       # Number of cycles fetch is stalled on an Icache miss
system.cpu30.fetch.Insts                       171807                       # Number of instructions fetch has processed
system.cpu30.fetch.Branches                     19050                       # Number of branches that fetch encountered
system.cpu30.fetch.predictedBranches            13695                       # Number of branches that fetch has predicted taken
system.cpu30.fetch.Cycles                       36963                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu30.fetch.SquashCycles                   545                       # Number of cycles fetch has spent squashing
system.cpu30.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu30.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu30.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu30.fetch.CacheLines                   17437                       # Number of cache lines fetched
system.cpu30.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu30.fetch.rateDist::samples            55512                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::mean            3.113453                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::stdev           3.716265                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::0                  31969     57.59%     57.59% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::1                    350      0.63%     58.22% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::2                    182      0.33%     58.55% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::3                    212      0.38%     58.93% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::4                    374      0.67%     59.60% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::5                    209      0.38%     59.98% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::6                    254      0.46%     60.44% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::7                   8277     14.91%     75.35% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::8                  13685     24.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.rateDist::total              55512                       # Number of instructions fetched each cycle (Total)
system.cpu30.fetch.branchRate                0.330781                       # Number of branch fetches per cycle
system.cpu30.fetch.rate                      2.983227                       # Number of inst fetches per cycle
system.cpu30.decode.IdleCycles                  17100                       # Number of cycles decode is idle
system.cpu30.decode.BlockedCycles               15508                       # Number of cycles decode is blocked
system.cpu30.decode.RunCycles                   20813                       # Number of cycles decode is running
system.cpu30.decode.UnblockCycles                1846                       # Number of cycles decode is unblocking
system.cpu30.decode.SquashCycles                  244                       # Number of cycles decode is squashing
system.cpu30.decode.BranchResolved                 99                       # Number of times decode resolved a branch
system.cpu30.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu30.decode.DecodedInsts               171095                       # Number of instructions handled by decode
system.cpu30.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu30.rename.SquashCycles                  244                       # Number of cycles rename is squashing
system.cpu30.rename.IdleCycles                  17829                       # Number of cycles rename is idle
system.cpu30.rename.BlockCycles                  8842                       # Number of cycles rename is blocking
system.cpu30.rename.serializeStallCycles         1215                       # count of cycles rename stalled for serializing inst
system.cpu30.rename.RunCycles                   21696                       # Number of cycles rename is running
system.cpu30.rename.UnblockCycles                5685                       # Number of cycles rename is unblocking
system.cpu30.rename.RenamedInsts               169510                       # Number of instructions processed by rename
system.cpu30.rename.ROBFullEvents                  26                       # Number of times rename has blocked due to ROB full
system.cpu30.rename.IQFullEvents                 4451                       # Number of times rename has blocked due to IQ full
system.cpu30.rename.LQFullEvents                  647                       # Number of times rename has blocked due to LQ full
system.cpu30.rename.RenamedOperands            245488                       # Number of destination operands rename has renamed
system.cpu30.rename.RenameLookups              833464                       # Number of register rename lookups that rename has made
system.cpu30.rename.int_rename_lookups         269233                       # Number of integer rename lookups
system.cpu30.rename.CommittedMaps              239275                       # Number of HB maps that are committed
system.cpu30.rename.UndoneMaps                   6198                       # Number of HB maps that are undone due to squashing
system.cpu30.rename.serializingInsts               21                       # count of serializing insts renamed
system.cpu30.rename.tempSerializingInsts           20                       # count of temporary serializing insts renamed
system.cpu30.rename.skidInsts                   10330                       # count of insts added to the skid buffer
system.cpu30.memDep0.insertedLoads              39428                       # Number of loads inserted to the mem dependence unit.
system.cpu30.memDep0.insertedStores               895                       # Number of stores inserted to the mem dependence unit.
system.cpu30.memDep0.conflictingLoads             385                       # Number of conflicting loads.
system.cpu30.memDep0.conflictingStores             32                       # Number of conflicting stores.
system.cpu30.iq.iqInstsAdded                   167807                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu30.iq.iqNonSpecInstsAdded                39                       # Number of non-speculative instructions added to the IQ
system.cpu30.iq.iqInstsIssued                  173957                       # Number of instructions issued
system.cpu30.iq.iqSquashedInstsIssued              66                       # Number of squashed instructions issued
system.cpu30.iq.iqSquashedInstsExamined          3374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu30.iq.iqSquashedOperandsExamined        10139                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu30.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.cpu30.iq.issued_per_cycle::samples        55512                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::mean       3.133683                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::stdev      2.754022                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::0             10405     18.74%     18.74% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::1             11957     21.54%     40.28% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::2              2977      5.36%     45.65% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::3             12263     22.09%     67.74% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::4              2890      5.21%     72.94% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::5              1199      2.16%     75.10% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::6              2078      3.74%     78.85% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::7              4710      8.48%     87.33% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::8              7033     12.67%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu30.iq.issued_per_cycle::total         55512                       # Number of insts issued each cycle
system.cpu30.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntAlu                  3322     30.86%     30.86% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntMult                 5862     54.45%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::IntDiv                     0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatAdd                   0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCmp                   0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatCvt                   0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatMult                  0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatDiv                   0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::FloatSqrt                  0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAdd                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAddAcc                 0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdAlu                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCmp                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdCvt                    0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMisc                   0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMult                   0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdMultAcc                0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShift                  0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdShiftAcc               0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdSqrt                   0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAdd               0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatAlu               0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCmp               0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatCvt               0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatDiv               0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMisc              0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMult              0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::SimdFloatSqrt              0      0.00%     85.31% # attempts to use FU when none available
system.cpu30.iq.fu_full::MemRead                 1563     14.52%     99.82% # attempts to use FU when none available
system.cpu30.iq.fu_full::MemWrite                  19      0.18%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu30.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IntAlu              102067     58.67%     58.67% # Type of FU issued
system.cpu30.iq.FU_type_0::IntMult              24580     14.13%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::IntDiv                   0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatAdd                 0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCmp                 0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatCvt                 0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatMult                0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatDiv                 0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::FloatSqrt                0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAdd                  0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAddAcc               0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdAlu                  0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCmp                  0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdCvt                  0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMisc                 0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMult                 0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdMultAcc              0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShift                0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdSqrt                 0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMult            0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.80% # Type of FU issued
system.cpu30.iq.FU_type_0::MemRead              46639     26.81%     99.61% # Type of FU issued
system.cpu30.iq.FU_type_0::MemWrite               671      0.39%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu30.iq.FU_type_0::total               173957                       # Type of FU issued
system.cpu30.iq.rate                         3.020559                       # Inst issue rate
system.cpu30.iq.fu_busy_cnt                     10766                       # FU busy when requested
system.cpu30.iq.fu_busy_rate                 0.061889                       # FU busy rate (busy events/executed inst)
system.cpu30.iq.int_inst_queue_reads           414258                       # Number of integer instruction queue reads
system.cpu30.iq.int_inst_queue_writes          171232                       # Number of integer instruction queue writes
system.cpu30.iq.int_inst_queue_wakeup_accesses       165750                       # Number of integer instruction queue wakeup accesses
system.cpu30.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu30.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu30.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu30.iq.int_alu_accesses               184723                       # Number of integer alu accesses
system.cpu30.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu30.iew.lsq.thread0.forwLoads             23                       # Number of loads that had data forwarded from stores
system.cpu30.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu30.iew.lsq.thread0.squashedLoads         1058                       # Number of loads squashed
system.cpu30.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu30.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu30.iew.lsq.thread0.squashedStores          324                       # Number of stores squashed
system.cpu30.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu30.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu30.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu30.iew.lsq.thread0.cacheBlocked         7463                       # Number of times an access to memory failed due to the cache being blocked
system.cpu30.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu30.iew.iewSquashCycles                  244                       # Number of cycles IEW is squashing
system.cpu30.iew.iewBlockCycles                  4151                       # Number of cycles IEW is blocking
system.cpu30.iew.iewUnblockCycles                1645                       # Number of cycles IEW is unblocking
system.cpu30.iew.iewDispatchedInsts            167849                       # Number of instructions dispatched to IQ
system.cpu30.iew.iewDispSquashedInsts              44                       # Number of squashed instructions skipped by dispatch
system.cpu30.iew.iewDispLoadInsts               39428                       # Number of dispatched load instructions
system.cpu30.iew.iewDispStoreInsts                895                       # Number of dispatched store instructions
system.cpu30.iew.iewDispNonSpecInsts               20                       # Number of dispatched non-speculative instructions
system.cpu30.iew.iewIQFullEvents                   64                       # Number of times the IQ has become full, causing a stall
system.cpu30.iew.iewLSQFullEvents                1231                       # Number of times the LSQ has become full, causing a stall
system.cpu30.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu30.iew.predictedTakenIncorrect          144                       # Number of branches that were predicted taken incorrectly
system.cpu30.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu30.iew.branchMispredicts                237                       # Number of branch mispredicts detected at execute
system.cpu30.iew.iewExecutedInsts              173694                       # Number of executed instructions
system.cpu30.iew.iewExecLoadInsts               46483                       # Number of load instructions executed
system.cpu30.iew.iewExecSquashedInsts             263                       # Number of squashed instructions skipped in execute
system.cpu30.iew.exec_swp                           0                       # number of swp insts executed
system.cpu30.iew.exec_nop                           3                       # number of nop insts executed
system.cpu30.iew.exec_refs                      47135                       # number of memory reference insts executed
system.cpu30.iew.exec_branches                  18359                       # Number of branches executed
system.cpu30.iew.exec_stores                      652                       # Number of stores executed
system.cpu30.iew.exec_rate                   3.015992                       # Inst execution rate
system.cpu30.iew.wb_sent                       165794                       # cumulative count of insts sent to commit
system.cpu30.iew.wb_count                      165750                       # cumulative count of insts written-back
system.cpu30.iew.wb_producers                  134986                       # num instructions producing a value
system.cpu30.iew.wb_consumers                  199966                       # num instructions consuming a value
system.cpu30.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu30.iew.wb_rate                     2.878054                       # insts written-back per cycle
system.cpu30.iew.wb_fanout                   0.675045                       # average fanout of values written-back
system.cpu30.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu30.commit.commitSquashedInsts          3306                       # The number of squashed insts skipped by commit
system.cpu30.commit.commitNonSpecStalls            34                       # The number of times commit has been forced to stall to communicate backwards
system.cpu30.commit.branchMispredicts             230                       # The number of times a branch was mispredicted
system.cpu30.commit.committed_per_cycle::samples        55021                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::mean     2.989259                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::stdev     3.203525                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::0        15848     28.80%     28.80% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::1        16032     29.14%     57.94% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::2         1712      3.11%     61.05% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::3          705      1.28%     62.33% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::4          221      0.40%     62.74% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::5         6853     12.46%     75.19% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::6          165      0.30%     75.49% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::7         1118      2.03%     77.52% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::8        12367     22.48%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu30.commit.committed_per_cycle::total        55021                       # Number of insts commited each cycle
system.cpu30.commit.committedInsts             164106                       # Number of instructions committed
system.cpu30.commit.committedOps               164472                       # Number of ops (including micro ops) committed
system.cpu30.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu30.commit.refs                        38941                       # Number of memory references committed
system.cpu30.commit.loads                       38370                       # Number of loads committed
system.cpu30.commit.membars                        15                       # Number of memory barriers committed
system.cpu30.commit.branches                    18200                       # Number of branches committed
system.cpu30.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu30.commit.int_insts                  146315                       # Number of committed integer instructions.
system.cpu30.commit.function_calls                 29                       # Number of function calls committed.
system.cpu30.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IntAlu         100952     61.38%     61.38% # Class of committed instruction
system.cpu30.commit.op_class_0::IntMult         24579     14.94%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::IntDiv              0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatAdd            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCmp            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatCvt            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatMult            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatDiv            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::FloatSqrt            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAdd             0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAddAcc            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdAlu             0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCmp             0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdCvt             0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMisc            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMult            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdMultAcc            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShift            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdShiftAcc            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdSqrt            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAdd            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatAlu            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCmp            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatCvt            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatDiv            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMisc            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMult            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.32% # Class of committed instruction
system.cpu30.commit.op_class_0::MemRead         38370     23.33%     99.65% # Class of committed instruction
system.cpu30.commit.op_class_0::MemWrite          571      0.35%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu30.commit.op_class_0::total          164472                       # Class of committed instruction
system.cpu30.commit.bw_lim_events               12367                       # number cycles where commit BW limit reached
system.cpu30.rob.rob_reads                     210367                       # The number of ROB reads
system.cpu30.rob.rob_writes                    336131                       # The number of ROB writes
system.cpu30.timesIdled                            25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu30.idleCycles                          2079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu30.quiesceCycles                     242020                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu30.committedInsts                    164106                       # Number of Instructions Simulated
system.cpu30.committedOps                      164472                       # Number of Ops (including micro ops) Simulated
system.cpu30.cpi                             0.350938                       # CPI: Cycles Per Instruction
system.cpu30.cpi_total                       0.350938                       # CPI: Total CPI of All Threads
system.cpu30.ipc                             2.849508                       # IPC: Instructions Per Cycle
system.cpu30.ipc_total                       2.849508                       # IPC: Total IPC of All Threads
system.cpu30.int_regfile_reads                 273015                       # number of integer regfile reads
system.cpu30.int_regfile_writes                131975                       # number of integer regfile writes
system.cpu30.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu30.cc_regfile_reads                  636852                       # number of cc regfile reads
system.cpu30.cc_regfile_writes                 108990                       # number of cc regfile writes
system.cpu30.misc_regfile_reads                 46397                       # number of misc regfile reads
system.cpu30.misc_regfile_writes                   59                       # number of misc regfile writes
system.cpu30.dcache.tags.replacements             339                       # number of replacements
system.cpu30.dcache.tags.tagsinuse          76.793108                       # Cycle average of tags in use
system.cpu30.dcache.tags.total_refs             37230                       # Total number of references to valid blocks.
system.cpu30.dcache.tags.sampled_refs             895                       # Sample count of references to valid blocks.
system.cpu30.dcache.tags.avg_refs           41.597765                       # Average number of references to valid blocks.
system.cpu30.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu30.dcache.tags.occ_blocks::cpu30.data    76.793108                       # Average occupied blocks per requestor
system.cpu30.dcache.tags.occ_percent::cpu30.data     0.074993                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_percent::total     0.074993                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_task_id_blocks::1024          556                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.cpu30.dcache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu30.dcache.tags.tag_accesses           80030                       # Number of tag accesses
system.cpu30.dcache.tags.data_accesses          80030                       # Number of data accesses
system.cpu30.dcache.ReadReq_hits::cpu30.data        36937                       # number of ReadReq hits
system.cpu30.dcache.ReadReq_hits::total         36937                       # number of ReadReq hits
system.cpu30.dcache.WriteReq_hits::cpu30.data          286                       # number of WriteReq hits
system.cpu30.dcache.WriteReq_hits::total          286                       # number of WriteReq hits
system.cpu30.dcache.SoftPFReq_hits::cpu30.data            2                       # number of SoftPFReq hits
system.cpu30.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu30.dcache.demand_hits::cpu30.data        37223                       # number of demand (read+write) hits
system.cpu30.dcache.demand_hits::total          37223                       # number of demand (read+write) hits
system.cpu30.dcache.overall_hits::cpu30.data        37225                       # number of overall hits
system.cpu30.dcache.overall_hits::total         37225                       # number of overall hits
system.cpu30.dcache.ReadReq_misses::cpu30.data         2035                       # number of ReadReq misses
system.cpu30.dcache.ReadReq_misses::total         2035                       # number of ReadReq misses
system.cpu30.dcache.WriteReq_misses::cpu30.data          268                       # number of WriteReq misses
system.cpu30.dcache.WriteReq_misses::total          268                       # number of WriteReq misses
system.cpu30.dcache.SoftPFReq_misses::cpu30.data            4                       # number of SoftPFReq misses
system.cpu30.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu30.dcache.LoadLockedReq_misses::cpu30.data           15                       # number of LoadLockedReq misses
system.cpu30.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu30.dcache.StoreCondReq_misses::cpu30.data            7                       # number of StoreCondReq misses
system.cpu30.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu30.dcache.demand_misses::cpu30.data         2303                       # number of demand (read+write) misses
system.cpu30.dcache.demand_misses::total         2303                       # number of demand (read+write) misses
system.cpu30.dcache.overall_misses::cpu30.data         2307                       # number of overall misses
system.cpu30.dcache.overall_misses::total         2307                       # number of overall misses
system.cpu30.dcache.ReadReq_miss_latency::cpu30.data     57194500                       # number of ReadReq miss cycles
system.cpu30.dcache.ReadReq_miss_latency::total     57194500                       # number of ReadReq miss cycles
system.cpu30.dcache.WriteReq_miss_latency::cpu30.data      8920242                       # number of WriteReq miss cycles
system.cpu30.dcache.WriteReq_miss_latency::total      8920242                       # number of WriteReq miss cycles
system.cpu30.dcache.LoadLockedReq_miss_latency::cpu30.data       187954                       # number of LoadLockedReq miss cycles
system.cpu30.dcache.LoadLockedReq_miss_latency::total       187954                       # number of LoadLockedReq miss cycles
system.cpu30.dcache.StoreCondReq_miss_latency::cpu30.data        12500                       # number of StoreCondReq miss cycles
system.cpu30.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu30.dcache.StoreCondFailReq_miss_latency::cpu30.data        34998                       # number of StoreCondFailReq miss cycles
system.cpu30.dcache.StoreCondFailReq_miss_latency::total        34998                       # number of StoreCondFailReq miss cycles
system.cpu30.dcache.demand_miss_latency::cpu30.data     66114742                       # number of demand (read+write) miss cycles
system.cpu30.dcache.demand_miss_latency::total     66114742                       # number of demand (read+write) miss cycles
system.cpu30.dcache.overall_miss_latency::cpu30.data     66114742                       # number of overall miss cycles
system.cpu30.dcache.overall_miss_latency::total     66114742                       # number of overall miss cycles
system.cpu30.dcache.ReadReq_accesses::cpu30.data        38972                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.ReadReq_accesses::total        38972                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::cpu30.data          554                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::total          554                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::cpu30.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::cpu30.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::cpu30.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.demand_accesses::cpu30.data        39526                       # number of demand (read+write) accesses
system.cpu30.dcache.demand_accesses::total        39526                       # number of demand (read+write) accesses
system.cpu30.dcache.overall_accesses::cpu30.data        39532                       # number of overall (read+write) accesses
system.cpu30.dcache.overall_accesses::total        39532                       # number of overall (read+write) accesses
system.cpu30.dcache.ReadReq_miss_rate::cpu30.data     0.052217                       # miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_miss_rate::total     0.052217                       # miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_miss_rate::cpu30.data     0.483755                       # miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_miss_rate::total     0.483755                       # miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::cpu30.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::cpu30.data            1                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::cpu30.data            1                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.demand_miss_rate::cpu30.data     0.058265                       # miss rate for demand accesses
system.cpu30.dcache.demand_miss_rate::total     0.058265                       # miss rate for demand accesses
system.cpu30.dcache.overall_miss_rate::cpu30.data     0.058358                       # miss rate for overall accesses
system.cpu30.dcache.overall_miss_rate::total     0.058358                       # miss rate for overall accesses
system.cpu30.dcache.ReadReq_avg_miss_latency::cpu30.data 28105.405405                       # average ReadReq miss latency
system.cpu30.dcache.ReadReq_avg_miss_latency::total 28105.405405                       # average ReadReq miss latency
system.cpu30.dcache.WriteReq_avg_miss_latency::cpu30.data 33284.485075                       # average WriteReq miss latency
system.cpu30.dcache.WriteReq_avg_miss_latency::total 33284.485075                       # average WriteReq miss latency
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::cpu30.data 12530.266667                       # average LoadLockedReq miss latency
system.cpu30.dcache.LoadLockedReq_avg_miss_latency::total 12530.266667                       # average LoadLockedReq miss latency
system.cpu30.dcache.StoreCondReq_avg_miss_latency::cpu30.data  1785.714286                       # average StoreCondReq miss latency
system.cpu30.dcache.StoreCondReq_avg_miss_latency::total  1785.714286                       # average StoreCondReq miss latency
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::cpu30.data          inf                       # average StoreCondFailReq miss latency
system.cpu30.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu30.dcache.demand_avg_miss_latency::cpu30.data 28708.094659                       # average overall miss latency
system.cpu30.dcache.demand_avg_miss_latency::total 28708.094659                       # average overall miss latency
system.cpu30.dcache.overall_avg_miss_latency::cpu30.data 28658.319029                       # average overall miss latency
system.cpu30.dcache.overall_avg_miss_latency::total 28658.319029                       # average overall miss latency
system.cpu30.dcache.blocked_cycles::no_mshrs        11768                       # number of cycles access was blocked
system.cpu30.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_mshrs             506                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_mshrs    23.256917                       # average number of cycles each access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu30.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu30.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu30.dcache.writebacks::writebacks          122                       # number of writebacks
system.cpu30.dcache.writebacks::total             122                       # number of writebacks
system.cpu30.dcache.ReadReq_mshr_hits::cpu30.data         1264                       # number of ReadReq MSHR hits
system.cpu30.dcache.ReadReq_mshr_hits::total         1264                       # number of ReadReq MSHR hits
system.cpu30.dcache.WriteReq_mshr_hits::cpu30.data          138                       # number of WriteReq MSHR hits
system.cpu30.dcache.WriteReq_mshr_hits::total          138                       # number of WriteReq MSHR hits
system.cpu30.dcache.demand_mshr_hits::cpu30.data         1402                       # number of demand (read+write) MSHR hits
system.cpu30.dcache.demand_mshr_hits::total         1402                       # number of demand (read+write) MSHR hits
system.cpu30.dcache.overall_mshr_hits::cpu30.data         1402                       # number of overall MSHR hits
system.cpu30.dcache.overall_mshr_hits::total         1402                       # number of overall MSHR hits
system.cpu30.dcache.ReadReq_mshr_misses::cpu30.data          771                       # number of ReadReq MSHR misses
system.cpu30.dcache.ReadReq_mshr_misses::total          771                       # number of ReadReq MSHR misses
system.cpu30.dcache.WriteReq_mshr_misses::cpu30.data          130                       # number of WriteReq MSHR misses
system.cpu30.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu30.dcache.SoftPFReq_mshr_misses::cpu30.data            3                       # number of SoftPFReq MSHR misses
system.cpu30.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu30.dcache.LoadLockedReq_mshr_misses::cpu30.data           15                       # number of LoadLockedReq MSHR misses
system.cpu30.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu30.dcache.StoreCondReq_mshr_misses::cpu30.data            7                       # number of StoreCondReq MSHR misses
system.cpu30.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu30.dcache.demand_mshr_misses::cpu30.data          901                       # number of demand (read+write) MSHR misses
system.cpu30.dcache.demand_mshr_misses::total          901                       # number of demand (read+write) MSHR misses
system.cpu30.dcache.overall_mshr_misses::cpu30.data          904                       # number of overall MSHR misses
system.cpu30.dcache.overall_mshr_misses::total          904                       # number of overall MSHR misses
system.cpu30.dcache.ReadReq_mshr_miss_latency::cpu30.data     27367500                       # number of ReadReq MSHR miss cycles
system.cpu30.dcache.ReadReq_mshr_miss_latency::total     27367500                       # number of ReadReq MSHR miss cycles
system.cpu30.dcache.WriteReq_mshr_miss_latency::cpu30.data      3519493                       # number of WriteReq MSHR miss cycles
system.cpu30.dcache.WriteReq_mshr_miss_latency::total      3519493                       # number of WriteReq MSHR miss cycles
system.cpu30.dcache.SoftPFReq_mshr_miss_latency::cpu30.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu30.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::cpu30.data       156546                       # number of LoadLockedReq MSHR miss cycles
system.cpu30.dcache.LoadLockedReq_mshr_miss_latency::total       156546                       # number of LoadLockedReq MSHR miss cycles
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::cpu30.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu30.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::cpu30.data        28002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu30.dcache.StoreCondFailReq_mshr_miss_latency::total        28002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu30.dcache.demand_mshr_miss_latency::cpu30.data     30886993                       # number of demand (read+write) MSHR miss cycles
system.cpu30.dcache.demand_mshr_miss_latency::total     30886993                       # number of demand (read+write) MSHR miss cycles
system.cpu30.dcache.overall_mshr_miss_latency::cpu30.data     30903493                       # number of overall MSHR miss cycles
system.cpu30.dcache.overall_mshr_miss_latency::total     30903493                       # number of overall MSHR miss cycles
system.cpu30.dcache.ReadReq_mshr_miss_rate::cpu30.data     0.019783                       # mshr miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_mshr_miss_rate::total     0.019783                       # mshr miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_mshr_miss_rate::cpu30.data     0.234657                       # mshr miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_mshr_miss_rate::total     0.234657                       # mshr miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_mshr_miss_rate::cpu30.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::cpu30.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::cpu30.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu30.dcache.demand_mshr_miss_rate::cpu30.data     0.022795                       # mshr miss rate for demand accesses
system.cpu30.dcache.demand_mshr_miss_rate::total     0.022795                       # mshr miss rate for demand accesses
system.cpu30.dcache.overall_mshr_miss_rate::cpu30.data     0.022868                       # mshr miss rate for overall accesses
system.cpu30.dcache.overall_mshr_miss_rate::total     0.022868                       # mshr miss rate for overall accesses
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::cpu30.data 35496.108949                       # average ReadReq mshr miss latency
system.cpu30.dcache.ReadReq_avg_mshr_miss_latency::total 35496.108949                       # average ReadReq mshr miss latency
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::cpu30.data 27073.023077                       # average WriteReq mshr miss latency
system.cpu30.dcache.WriteReq_avg_mshr_miss_latency::total 27073.023077                       # average WriteReq mshr miss latency
system.cpu30.dcache.SoftPFReq_avg_mshr_miss_latency::cpu30.data         5500                       # average SoftPFReq mshr miss latency
system.cpu30.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu30.data 10436.400000                       # average LoadLockedReq mshr miss latency
system.cpu30.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10436.400000                       # average LoadLockedReq mshr miss latency
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::cpu30.data  1142.857143                       # average StoreCondReq mshr miss latency
system.cpu30.dcache.StoreCondReq_avg_mshr_miss_latency::total  1142.857143                       # average StoreCondReq mshr miss latency
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu30.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu30.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu30.dcache.demand_avg_mshr_miss_latency::cpu30.data 34280.791343                       # average overall mshr miss latency
system.cpu30.dcache.demand_avg_mshr_miss_latency::total 34280.791343                       # average overall mshr miss latency
system.cpu30.dcache.overall_avg_mshr_miss_latency::cpu30.data 34185.279867                       # average overall mshr miss latency
system.cpu30.dcache.overall_avg_mshr_miss_latency::total 34185.279867                       # average overall mshr miss latency
system.cpu30.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu30.icache.tags.replacements               0                       # number of replacements
system.cpu30.icache.tags.tagsinuse           8.653938                       # Cycle average of tags in use
system.cpu30.icache.tags.total_refs             17371                       # Total number of references to valid blocks.
system.cpu30.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu30.icache.tags.avg_refs          315.836364                       # Average number of references to valid blocks.
system.cpu30.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu30.icache.tags.occ_blocks::cpu30.inst     8.653938                       # Average occupied blocks per requestor
system.cpu30.icache.tags.occ_percent::cpu30.inst     0.016902                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_percent::total     0.016902                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu30.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu30.icache.tags.tag_accesses           34929                       # Number of tag accesses
system.cpu30.icache.tags.data_accesses          34929                       # Number of data accesses
system.cpu30.icache.ReadReq_hits::cpu30.inst        17371                       # number of ReadReq hits
system.cpu30.icache.ReadReq_hits::total         17371                       # number of ReadReq hits
system.cpu30.icache.demand_hits::cpu30.inst        17371                       # number of demand (read+write) hits
system.cpu30.icache.demand_hits::total          17371                       # number of demand (read+write) hits
system.cpu30.icache.overall_hits::cpu30.inst        17371                       # number of overall hits
system.cpu30.icache.overall_hits::total         17371                       # number of overall hits
system.cpu30.icache.ReadReq_misses::cpu30.inst           66                       # number of ReadReq misses
system.cpu30.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu30.icache.demand_misses::cpu30.inst           66                       # number of demand (read+write) misses
system.cpu30.icache.demand_misses::total           66                       # number of demand (read+write) misses
system.cpu30.icache.overall_misses::cpu30.inst           66                       # number of overall misses
system.cpu30.icache.overall_misses::total           66                       # number of overall misses
system.cpu30.icache.ReadReq_miss_latency::cpu30.inst      1958499                       # number of ReadReq miss cycles
system.cpu30.icache.ReadReq_miss_latency::total      1958499                       # number of ReadReq miss cycles
system.cpu30.icache.demand_miss_latency::cpu30.inst      1958499                       # number of demand (read+write) miss cycles
system.cpu30.icache.demand_miss_latency::total      1958499                       # number of demand (read+write) miss cycles
system.cpu30.icache.overall_miss_latency::cpu30.inst      1958499                       # number of overall miss cycles
system.cpu30.icache.overall_miss_latency::total      1958499                       # number of overall miss cycles
system.cpu30.icache.ReadReq_accesses::cpu30.inst        17437                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.ReadReq_accesses::total        17437                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.demand_accesses::cpu30.inst        17437                       # number of demand (read+write) accesses
system.cpu30.icache.demand_accesses::total        17437                       # number of demand (read+write) accesses
system.cpu30.icache.overall_accesses::cpu30.inst        17437                       # number of overall (read+write) accesses
system.cpu30.icache.overall_accesses::total        17437                       # number of overall (read+write) accesses
system.cpu30.icache.ReadReq_miss_rate::cpu30.inst     0.003785                       # miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_miss_rate::total     0.003785                       # miss rate for ReadReq accesses
system.cpu30.icache.demand_miss_rate::cpu30.inst     0.003785                       # miss rate for demand accesses
system.cpu30.icache.demand_miss_rate::total     0.003785                       # miss rate for demand accesses
system.cpu30.icache.overall_miss_rate::cpu30.inst     0.003785                       # miss rate for overall accesses
system.cpu30.icache.overall_miss_rate::total     0.003785                       # miss rate for overall accesses
system.cpu30.icache.ReadReq_avg_miss_latency::cpu30.inst 29674.227273                       # average ReadReq miss latency
system.cpu30.icache.ReadReq_avg_miss_latency::total 29674.227273                       # average ReadReq miss latency
system.cpu30.icache.demand_avg_miss_latency::cpu30.inst 29674.227273                       # average overall miss latency
system.cpu30.icache.demand_avg_miss_latency::total 29674.227273                       # average overall miss latency
system.cpu30.icache.overall_avg_miss_latency::cpu30.inst 29674.227273                       # average overall miss latency
system.cpu30.icache.overall_avg_miss_latency::total 29674.227273                       # average overall miss latency
system.cpu30.icache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu30.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu30.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu30.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu30.icache.fast_writes                     0                       # number of fast writes performed
system.cpu30.icache.cache_copies                    0                       # number of cache copies performed
system.cpu30.icache.ReadReq_mshr_hits::cpu30.inst           11                       # number of ReadReq MSHR hits
system.cpu30.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu30.icache.demand_mshr_hits::cpu30.inst           11                       # number of demand (read+write) MSHR hits
system.cpu30.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu30.icache.overall_mshr_hits::cpu30.inst           11                       # number of overall MSHR hits
system.cpu30.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu30.icache.ReadReq_mshr_misses::cpu30.inst           55                       # number of ReadReq MSHR misses
system.cpu30.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu30.icache.demand_mshr_misses::cpu30.inst           55                       # number of demand (read+write) MSHR misses
system.cpu30.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu30.icache.overall_mshr_misses::cpu30.inst           55                       # number of overall MSHR misses
system.cpu30.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu30.icache.ReadReq_mshr_miss_latency::cpu30.inst      1653001                       # number of ReadReq MSHR miss cycles
system.cpu30.icache.ReadReq_mshr_miss_latency::total      1653001                       # number of ReadReq MSHR miss cycles
system.cpu30.icache.demand_mshr_miss_latency::cpu30.inst      1653001                       # number of demand (read+write) MSHR miss cycles
system.cpu30.icache.demand_mshr_miss_latency::total      1653001                       # number of demand (read+write) MSHR miss cycles
system.cpu30.icache.overall_mshr_miss_latency::cpu30.inst      1653001                       # number of overall MSHR miss cycles
system.cpu30.icache.overall_mshr_miss_latency::total      1653001                       # number of overall MSHR miss cycles
system.cpu30.icache.ReadReq_mshr_miss_rate::cpu30.inst     0.003154                       # mshr miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_mshr_miss_rate::total     0.003154                       # mshr miss rate for ReadReq accesses
system.cpu30.icache.demand_mshr_miss_rate::cpu30.inst     0.003154                       # mshr miss rate for demand accesses
system.cpu30.icache.demand_mshr_miss_rate::total     0.003154                       # mshr miss rate for demand accesses
system.cpu30.icache.overall_mshr_miss_rate::cpu30.inst     0.003154                       # mshr miss rate for overall accesses
system.cpu30.icache.overall_mshr_miss_rate::total     0.003154                       # mshr miss rate for overall accesses
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::cpu30.inst 30054.563636                       # average ReadReq mshr miss latency
system.cpu30.icache.ReadReq_avg_mshr_miss_latency::total 30054.563636                       # average ReadReq mshr miss latency
system.cpu30.icache.demand_avg_mshr_miss_latency::cpu30.inst 30054.563636                       # average overall mshr miss latency
system.cpu30.icache.demand_avg_mshr_miss_latency::total 30054.563636                       # average overall mshr miss latency
system.cpu30.icache.overall_avg_mshr_miss_latency::cpu30.inst 30054.563636                       # average overall mshr miss latency
system.cpu30.icache.overall_avg_mshr_miss_latency::total 30054.563636                       # average overall mshr miss latency
system.cpu30.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu31.branchPred.lookups                 18922                       # Number of BP lookups
system.cpu31.branchPred.condPredicted           18611                       # Number of conditional branches predicted
system.cpu31.branchPred.condIncorrect             258                       # Number of conditional branches incorrect
system.cpu31.branchPred.BTBLookups              13859                       # Number of BTB lookups
system.cpu31.branchPred.BTBHits                 13493                       # Number of BTB hits
system.cpu31.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu31.branchPred.BTBHitPct           97.359117                       # BTB Hit Percentage
system.cpu31.branchPred.usedRAS                   113                       # Number of times the RAS was used to get a target.
system.cpu31.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu31.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.inst_hits                          0                       # ITB inst hits
system.cpu31.dtb.inst_misses                        0                       # ITB inst misses
system.cpu31.dtb.read_hits                          0                       # DTB read hits
system.cpu31.dtb.read_misses                        0                       # DTB read misses
system.cpu31.dtb.write_hits                         0                       # DTB write hits
system.cpu31.dtb.write_misses                       0                       # DTB write misses
system.cpu31.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.read_accesses                      0                       # DTB read accesses
system.cpu31.dtb.write_accesses                     0                       # DTB write accesses
system.cpu31.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.dtb.hits                               0                       # DTB hits
system.cpu31.dtb.misses                             0                       # DTB misses
system.cpu31.dtb.accesses                           0                       # DTB accesses
system.cpu31.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.itb.walker.walks                       0                       # Table walker walks requested
system.cpu31.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.inst_hits                          0                       # ITB inst hits
system.cpu31.itb.inst_misses                        0                       # ITB inst misses
system.cpu31.itb.read_hits                          0                       # DTB read hits
system.cpu31.itb.read_misses                        0                       # DTB read misses
system.cpu31.itb.write_hits                         0                       # DTB write hits
system.cpu31.itb.write_misses                       0                       # DTB write misses
system.cpu31.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu31.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu31.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu31.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu31.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.read_accesses                      0                       # DTB read accesses
system.cpu31.itb.write_accesses                     0                       # DTB write accesses
system.cpu31.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.itb.hits                               0                       # DTB hits
system.cpu31.itb.misses                             0                       # DTB misses
system.cpu31.itb.accesses                           0                       # DTB accesses
system.cpu31.numCycles                          57202                       # number of cpu cycles simulated
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.fetch.icacheStallCycles            18339                       # Number of cycles fetch is stalled on an Icache miss
system.cpu31.fetch.Insts                       170381                       # Number of instructions fetch has processed
system.cpu31.fetch.Branches                     18922                       # Number of branches that fetch encountered
system.cpu31.fetch.predictedBranches            13606                       # Number of branches that fetch has predicted taken
system.cpu31.fetch.Cycles                       36352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu31.fetch.SquashCycles                   541                       # Number of cycles fetch has spent squashing
system.cpu31.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu31.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu31.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu31.fetch.CacheLines                   17448                       # Number of cache lines fetched
system.cpu31.fetch.IcacheSquashes                  74                       # Number of outstanding Icache misses that were squashed
system.cpu31.fetch.rateDist::samples            54969                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::mean            3.119758                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::stdev           3.714684                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::0                  31524     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::1                    396      0.72%     58.07% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::2                    246      0.45%     58.52% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::3                    203      0.37%     58.89% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::4                    342      0.62%     59.51% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::5                    226      0.41%     59.92% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::6                    271      0.49%     60.41% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::7                   8219     14.95%     75.36% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::8                  13542     24.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.rateDist::total              54969                       # Number of instructions fetched each cycle (Total)
system.cpu31.fetch.branchRate                0.330793                       # Number of branch fetches per cycle
system.cpu31.fetch.rate                      2.978585                       # Number of inst fetches per cycle
system.cpu31.decode.IdleCycles                  17233                       # Number of cycles decode is idle
system.cpu31.decode.BlockedCycles               14973                       # Number of cycles decode is blocked
system.cpu31.decode.RunCycles                   20738                       # Number of cycles decode is running
system.cpu31.decode.UnblockCycles                1785                       # Number of cycles decode is unblocking
system.cpu31.decode.SquashCycles                  239                       # Number of cycles decode is squashing
system.cpu31.decode.BranchResolved                101                       # Number of times decode resolved a branch
system.cpu31.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu31.decode.DecodedInsts               169733                       # Number of instructions handled by decode
system.cpu31.decode.SquashedInsts                 113                       # Number of squashed instructions handled by decode
system.cpu31.rename.SquashCycles                  239                       # Number of cycles rename is squashing
system.cpu31.rename.IdleCycles                  17949                       # Number of cycles rename is idle
system.cpu31.rename.BlockCycles                  8489                       # Number of cycles rename is blocking
system.cpu31.rename.serializeStallCycles         1160                       # count of cycles rename stalled for serializing inst
system.cpu31.rename.RunCycles                   21619                       # Number of cycles rename is running
system.cpu31.rename.UnblockCycles                5512                       # Number of cycles rename is unblocking
system.cpu31.rename.RenamedInsts               168342                       # Number of instructions processed by rename
system.cpu31.rename.ROBFullEvents                  15                       # Number of times rename has blocked due to ROB full
system.cpu31.rename.IQFullEvents                 4407                       # Number of times rename has blocked due to IQ full
system.cpu31.rename.LQFullEvents                  670                       # Number of times rename has blocked due to LQ full
system.cpu31.rename.RenamedOperands            243866                       # Number of destination operands rename has renamed
system.cpu31.rename.RenameLookups              827790                       # Number of register rename lookups that rename has made
system.cpu31.rename.int_rename_lookups         267480                       # Number of integer rename lookups
system.cpu31.rename.CommittedMaps              238462                       # Number of HB maps that are committed
system.cpu31.rename.UndoneMaps                   5389                       # Number of HB maps that are undone due to squashing
system.cpu31.rename.serializingInsts               18                       # count of serializing insts renamed
system.cpu31.rename.tempSerializingInsts           19                       # count of temporary serializing insts renamed
system.cpu31.rename.skidInsts                    9865                       # count of insts added to the skid buffer
system.cpu31.memDep0.insertedLoads              39267                       # Number of loads inserted to the mem dependence unit.
system.cpu31.memDep0.insertedStores               815                       # Number of stores inserted to the mem dependence unit.
system.cpu31.memDep0.conflictingLoads             328                       # Number of conflicting loads.
system.cpu31.memDep0.conflictingStores             25                       # Number of conflicting stores.
system.cpu31.iq.iqInstsAdded                   166825                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu31.iq.iqNonSpecInstsAdded                43                       # Number of non-speculative instructions added to the IQ
system.cpu31.iq.iqInstsIssued                  173375                       # Number of instructions issued
system.cpu31.iq.iqSquashedInstsIssued              55                       # Number of squashed instructions issued
system.cpu31.iq.iqSquashedInstsExamined          2837                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu31.iq.iqSquashedOperandsExamined         8612                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu31.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.cpu31.iq.issued_per_cycle::samples        54969                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::mean       3.154050                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::stdev      2.756568                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::0             10244     18.64%     18.64% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::1             11748     21.37%     40.01% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::2              2707      4.92%     44.93% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::3             12351     22.47%     67.40% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::4              2974      5.41%     72.81% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::5              1182      2.15%     74.96% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::6              2033      3.70%     78.66% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::7              4684      8.52%     87.18% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::8              7046     12.82%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu31.iq.issued_per_cycle::total         54969                       # Number of insts issued each cycle
system.cpu31.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntAlu                  3303     30.47%     30.47% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntMult                 5883     54.27%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::IntDiv                     0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatAdd                   0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCmp                   0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatCvt                   0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatMult                  0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatDiv                   0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::FloatSqrt                  0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAdd                    0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAddAcc                 0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdAlu                    0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCmp                    0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdCvt                    0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMisc                   0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMult                   0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdMultAcc                0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShift                  0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdShiftAcc               0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdSqrt                   0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAdd               0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatAlu               0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCmp               0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatCvt               0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatDiv               0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMisc              0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMult              0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::SimdFloatSqrt              0      0.00%     84.73% # attempts to use FU when none available
system.cpu31.iq.fu_full::MemRead                 1636     15.09%     99.82% # attempts to use FU when none available
system.cpu31.iq.fu_full::MemWrite                  19      0.18%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu31.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IntAlu              101483     58.53%     58.53% # Type of FU issued
system.cpu31.iq.FU_type_0::IntMult              24580     14.18%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::IntDiv                   0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatAdd                 0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCmp                 0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatCvt                 0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatMult                0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatDiv                 0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::FloatSqrt                0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAdd                  0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAddAcc               0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdAlu                  0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCmp                  0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdCvt                  0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMisc                 0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMult                 0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdMultAcc              0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShift                0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdSqrt                 0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMult            0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.71% # Type of FU issued
system.cpu31.iq.FU_type_0::MemRead              46684     26.93%     99.64% # Type of FU issued
system.cpu31.iq.FU_type_0::MemWrite               628      0.36%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu31.iq.FU_type_0::total               173375                       # Type of FU issued
system.cpu31.iq.rate                         3.030925                       # Inst issue rate
system.cpu31.iq.fu_busy_cnt                     10841                       # FU busy when requested
system.cpu31.iq.fu_busy_rate                 0.062529                       # FU busy rate (busy events/executed inst)
system.cpu31.iq.int_inst_queue_reads           412615                       # Number of integer instruction queue reads
system.cpu31.iq.int_inst_queue_writes          169716                       # Number of integer instruction queue writes
system.cpu31.iq.int_inst_queue_wakeup_accesses       165025                       # Number of integer instruction queue wakeup accesses
system.cpu31.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu31.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu31.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu31.iq.int_alu_accesses               184216                       # Number of integer alu accesses
system.cpu31.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu31.iew.lsq.thread0.forwLoads             17                       # Number of loads that had data forwarded from stores
system.cpu31.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu31.iew.lsq.thread0.squashedLoads          958                       # Number of loads squashed
system.cpu31.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu31.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu31.iew.lsq.thread0.squashedStores          246                       # Number of stores squashed
system.cpu31.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu31.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu31.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu31.iew.lsq.thread0.cacheBlocked         7548                       # Number of times an access to memory failed due to the cache being blocked
system.cpu31.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu31.iew.iewSquashCycles                  239                       # Number of cycles IEW is squashing
system.cpu31.iew.iewBlockCycles                  4127                       # Number of cycles IEW is blocking
system.cpu31.iew.iewUnblockCycles                1417                       # Number of cycles IEW is unblocking
system.cpu31.iew.iewDispatchedInsts            166871                       # Number of instructions dispatched to IQ
system.cpu31.iew.iewDispSquashedInsts              43                       # Number of squashed instructions skipped by dispatch
system.cpu31.iew.iewDispLoadInsts               39267                       # Number of dispatched load instructions
system.cpu31.iew.iewDispStoreInsts                815                       # Number of dispatched store instructions
system.cpu31.iew.iewDispNonSpecInsts               16                       # Number of dispatched non-speculative instructions
system.cpu31.iew.iewIQFullEvents                   62                       # Number of times the IQ has become full, causing a stall
system.cpu31.iew.iewLSQFullEvents                1029                       # Number of times the LSQ has become full, causing a stall
system.cpu31.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.cpu31.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly
system.cpu31.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu31.iew.branchMispredicts                236                       # Number of branch mispredicts detected at execute
system.cpu31.iew.iewExecutedInsts              173057                       # Number of executed instructions
system.cpu31.iew.iewExecLoadInsts               46500                       # Number of load instructions executed
system.cpu31.iew.iewExecSquashedInsts             318                       # Number of squashed instructions skipped in execute
system.cpu31.iew.exec_swp                           0                       # number of swp insts executed
system.cpu31.iew.exec_nop                           3                       # number of nop insts executed
system.cpu31.iew.exec_refs                      47114                       # number of memory reference insts executed
system.cpu31.iew.exec_branches                  18196                       # Number of branches executed
system.cpu31.iew.exec_stores                      614                       # Number of stores executed
system.cpu31.iew.exec_rate                   3.025366                       # Inst execution rate
system.cpu31.iew.wb_sent                       165085                       # cumulative count of insts sent to commit
system.cpu31.iew.wb_count                      165025                       # cumulative count of insts written-back
system.cpu31.iew.wb_producers                  134419                       # num instructions producing a value
system.cpu31.iew.wb_consumers                  199026                       # num instructions consuming a value
system.cpu31.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu31.iew.wb_rate                     2.884952                       # insts written-back per cycle
system.cpu31.iew.wb_fanout                   0.675384                       # average fanout of values written-back
system.cpu31.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu31.commit.commitSquashedInsts          2767                       # The number of squashed insts skipped by commit
system.cpu31.commit.commitNonSpecStalls            28                       # The number of times commit has been forced to stall to communicate backwards
system.cpu31.commit.branchMispredicts             227                       # The number of times a branch was mispredicted
system.cpu31.commit.committed_per_cycle::samples        54550                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::mean     3.006984                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::stdev     3.198626                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::0        15338     28.12%     28.12% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::1        16150     29.61%     57.72% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::2         1667      3.06%     60.78% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::3          698      1.28%     62.06% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::4          192      0.35%     62.41% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::5         6967     12.77%     75.18% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::6          186      0.34%     75.52% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::7         1082      1.98%     77.51% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::8        12270     22.49%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu31.commit.committed_per_cycle::total        54550                       # Number of insts commited each cycle
system.cpu31.commit.committedInsts             163661                       # Number of instructions committed
system.cpu31.commit.committedOps               164031                       # Number of ops (including micro ops) committed
system.cpu31.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu31.commit.refs                        38878                       # Number of memory references committed
system.cpu31.commit.loads                       38309                       # Number of loads committed
system.cpu31.commit.membars                        15                       # Number of memory barriers committed
system.cpu31.commit.branches                    18087                       # Number of branches committed
system.cpu31.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu31.commit.int_insts                  145987                       # Number of committed integer instructions.
system.cpu31.commit.function_calls                 29                       # Number of function calls committed.
system.cpu31.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IntAlu         100574     61.31%     61.31% # Class of committed instruction
system.cpu31.commit.op_class_0::IntMult         24579     14.98%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::IntDiv              0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatCvt            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatMult            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatDiv            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::FloatSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAdd             0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAddAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdAlu             0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCmp             0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdCvt             0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMisc            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMult            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShift            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdShiftAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAdd            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatAlu            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCmp            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatCvt            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatDiv            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMisc            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMult            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.30% # Class of committed instruction
system.cpu31.commit.op_class_0::MemRead         38309     23.35%     99.65% # Class of committed instruction
system.cpu31.commit.op_class_0::MemWrite          569      0.35%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu31.commit.op_class_0::total          164031                       # Class of committed instruction
system.cpu31.commit.bw_lim_events               12270                       # number cycles where commit BW limit reached
system.cpu31.rob.rob_reads                     209000                       # The number of ROB reads
system.cpu31.rob.rob_writes                    334097                       # The number of ROB writes
system.cpu31.timesIdled                            29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu31.idleCycles                          2233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu31.quiesceCycles                     242409                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu31.committedInsts                    163661                       # Number of Instructions Simulated
system.cpu31.committedOps                      164031                       # Number of Ops (including micro ops) Simulated
system.cpu31.cpi                             0.349515                       # CPI: Cycles Per Instruction
system.cpu31.cpi_total                       0.349515                       # CPI: Total CPI of All Threads
system.cpu31.ipc                             2.861106                       # IPC: Instructions Per Cycle
system.cpu31.ipc_total                       2.861106                       # IPC: Total IPC of All Threads
system.cpu31.int_regfile_reads                 272218                       # number of integer regfile reads
system.cpu31.int_regfile_writes                131697                       # number of integer regfile writes
system.cpu31.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu31.cc_regfile_reads                  634752                       # number of cc regfile reads
system.cpu31.cc_regfile_writes                 108081                       # number of cc regfile writes
system.cpu31.misc_regfile_reads                 49953                       # number of misc regfile reads
system.cpu31.misc_regfile_writes                   29                       # number of misc regfile writes
system.cpu31.dcache.tags.replacements             352                       # number of replacements
system.cpu31.dcache.tags.tagsinuse          76.886583                       # Cycle average of tags in use
system.cpu31.dcache.tags.total_refs             37175                       # Total number of references to valid blocks.
system.cpu31.dcache.tags.sampled_refs             910                       # Sample count of references to valid blocks.
system.cpu31.dcache.tags.avg_refs           40.851648                       # Average number of references to valid blocks.
system.cpu31.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu31.dcache.tags.occ_blocks::cpu31.data    76.886583                       # Average occupied blocks per requestor
system.cpu31.dcache.tags.occ_percent::cpu31.data     0.075085                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_percent::total     0.075085                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_task_id_blocks::1024          558                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu31.dcache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu31.dcache.tags.tag_accesses           79918                       # Number of tag accesses
system.cpu31.dcache.tags.data_accesses          79918                       # Number of data accesses
system.cpu31.dcache.ReadReq_hits::cpu31.data        36882                       # number of ReadReq hits
system.cpu31.dcache.ReadReq_hits::total         36882                       # number of ReadReq hits
system.cpu31.dcache.WriteReq_hits::cpu31.data          285                       # number of WriteReq hits
system.cpu31.dcache.WriteReq_hits::total          285                       # number of WriteReq hits
system.cpu31.dcache.SoftPFReq_hits::cpu31.data            2                       # number of SoftPFReq hits
system.cpu31.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu31.dcache.LoadLockedReq_hits::cpu31.data            2                       # number of LoadLockedReq hits
system.cpu31.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu31.dcache.demand_hits::cpu31.data        37167                       # number of demand (read+write) hits
system.cpu31.dcache.demand_hits::total          37167                       # number of demand (read+write) hits
system.cpu31.dcache.overall_hits::cpu31.data        37169                       # number of overall hits
system.cpu31.dcache.overall_hits::total         37169                       # number of overall hits
system.cpu31.dcache.ReadReq_misses::cpu31.data         2038                       # number of ReadReq misses
system.cpu31.dcache.ReadReq_misses::total         2038                       # number of ReadReq misses
system.cpu31.dcache.WriteReq_misses::cpu31.data          274                       # number of WriteReq misses
system.cpu31.dcache.WriteReq_misses::total          274                       # number of WriteReq misses
system.cpu31.dcache.SoftPFReq_misses::cpu31.data            4                       # number of SoftPFReq misses
system.cpu31.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu31.dcache.LoadLockedReq_misses::cpu31.data            6                       # number of LoadLockedReq misses
system.cpu31.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu31.dcache.StoreCondReq_misses::cpu31.data            5                       # number of StoreCondReq misses
system.cpu31.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu31.dcache.demand_misses::cpu31.data         2312                       # number of demand (read+write) misses
system.cpu31.dcache.demand_misses::total         2312                       # number of demand (read+write) misses
system.cpu31.dcache.overall_misses::cpu31.data         2316                       # number of overall misses
system.cpu31.dcache.overall_misses::total         2316                       # number of overall misses
system.cpu31.dcache.ReadReq_miss_latency::cpu31.data     54994987                       # number of ReadReq miss cycles
system.cpu31.dcache.ReadReq_miss_latency::total     54994987                       # number of ReadReq miss cycles
system.cpu31.dcache.WriteReq_miss_latency::cpu31.data      8147494                       # number of WriteReq miss cycles
system.cpu31.dcache.WriteReq_miss_latency::total      8147494                       # number of WriteReq miss cycles
system.cpu31.dcache.LoadLockedReq_miss_latency::cpu31.data        61482                       # number of LoadLockedReq miss cycles
system.cpu31.dcache.LoadLockedReq_miss_latency::total        61482                       # number of LoadLockedReq miss cycles
system.cpu31.dcache.StoreCondReq_miss_latency::cpu31.data        12000                       # number of StoreCondReq miss cycles
system.cpu31.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu31.dcache.StoreCondFailReq_miss_latency::cpu31.data        26998                       # number of StoreCondFailReq miss cycles
system.cpu31.dcache.StoreCondFailReq_miss_latency::total        26998                       # number of StoreCondFailReq miss cycles
system.cpu31.dcache.demand_miss_latency::cpu31.data     63142481                       # number of demand (read+write) miss cycles
system.cpu31.dcache.demand_miss_latency::total     63142481                       # number of demand (read+write) miss cycles
system.cpu31.dcache.overall_miss_latency::cpu31.data     63142481                       # number of overall miss cycles
system.cpu31.dcache.overall_miss_latency::total     63142481                       # number of overall miss cycles
system.cpu31.dcache.ReadReq_accesses::cpu31.data        38920                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.ReadReq_accesses::total        38920                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::cpu31.data          559                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::total          559                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::cpu31.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::cpu31.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::cpu31.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.demand_accesses::cpu31.data        39479                       # number of demand (read+write) accesses
system.cpu31.dcache.demand_accesses::total        39479                       # number of demand (read+write) accesses
system.cpu31.dcache.overall_accesses::cpu31.data        39485                       # number of overall (read+write) accesses
system.cpu31.dcache.overall_accesses::total        39485                       # number of overall (read+write) accesses
system.cpu31.dcache.ReadReq_miss_rate::cpu31.data     0.052364                       # miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_miss_rate::total     0.052364                       # miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_miss_rate::cpu31.data     0.490161                       # miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_miss_rate::total     0.490161                       # miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::cpu31.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::cpu31.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::cpu31.data            1                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.demand_miss_rate::cpu31.data     0.058563                       # miss rate for demand accesses
system.cpu31.dcache.demand_miss_rate::total     0.058563                       # miss rate for demand accesses
system.cpu31.dcache.overall_miss_rate::cpu31.data     0.058655                       # miss rate for overall accesses
system.cpu31.dcache.overall_miss_rate::total     0.058655                       # miss rate for overall accesses
system.cpu31.dcache.ReadReq_avg_miss_latency::cpu31.data 26984.782630                       # average ReadReq miss latency
system.cpu31.dcache.ReadReq_avg_miss_latency::total 26984.782630                       # average ReadReq miss latency
system.cpu31.dcache.WriteReq_avg_miss_latency::cpu31.data 29735.379562                       # average WriteReq miss latency
system.cpu31.dcache.WriteReq_avg_miss_latency::total 29735.379562                       # average WriteReq miss latency
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::cpu31.data        10247                       # average LoadLockedReq miss latency
system.cpu31.dcache.LoadLockedReq_avg_miss_latency::total        10247                       # average LoadLockedReq miss latency
system.cpu31.dcache.StoreCondReq_avg_miss_latency::cpu31.data         2400                       # average StoreCondReq miss latency
system.cpu31.dcache.StoreCondReq_avg_miss_latency::total         2400                       # average StoreCondReq miss latency
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::cpu31.data          inf                       # average StoreCondFailReq miss latency
system.cpu31.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu31.dcache.demand_avg_miss_latency::cpu31.data 27310.761678                       # average overall miss latency
system.cpu31.dcache.demand_avg_miss_latency::total 27310.761678                       # average overall miss latency
system.cpu31.dcache.overall_avg_miss_latency::cpu31.data 27263.592832                       # average overall miss latency
system.cpu31.dcache.overall_avg_miss_latency::total 27263.592832                       # average overall miss latency
system.cpu31.dcache.blocked_cycles::no_mshrs        11581                       # number of cycles access was blocked
system.cpu31.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_mshrs             512                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_mshrs    22.619141                       # average number of cycles each access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu31.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu31.dcache.writebacks::writebacks          134                       # number of writebacks
system.cpu31.dcache.writebacks::total             134                       # number of writebacks
system.cpu31.dcache.ReadReq_mshr_hits::cpu31.data         1259                       # number of ReadReq MSHR hits
system.cpu31.dcache.ReadReq_mshr_hits::total         1259                       # number of ReadReq MSHR hits
system.cpu31.dcache.WriteReq_mshr_hits::cpu31.data          140                       # number of WriteReq MSHR hits
system.cpu31.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu31.dcache.demand_mshr_hits::cpu31.data         1399                       # number of demand (read+write) MSHR hits
system.cpu31.dcache.demand_mshr_hits::total         1399                       # number of demand (read+write) MSHR hits
system.cpu31.dcache.overall_mshr_hits::cpu31.data         1399                       # number of overall MSHR hits
system.cpu31.dcache.overall_mshr_hits::total         1399                       # number of overall MSHR hits
system.cpu31.dcache.ReadReq_mshr_misses::cpu31.data          779                       # number of ReadReq MSHR misses
system.cpu31.dcache.ReadReq_mshr_misses::total          779                       # number of ReadReq MSHR misses
system.cpu31.dcache.WriteReq_mshr_misses::cpu31.data          134                       # number of WriteReq MSHR misses
system.cpu31.dcache.WriteReq_mshr_misses::total          134                       # number of WriteReq MSHR misses
system.cpu31.dcache.SoftPFReq_mshr_misses::cpu31.data            3                       # number of SoftPFReq MSHR misses
system.cpu31.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu31.dcache.LoadLockedReq_mshr_misses::cpu31.data            6                       # number of LoadLockedReq MSHR misses
system.cpu31.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu31.dcache.StoreCondReq_mshr_misses::cpu31.data            5                       # number of StoreCondReq MSHR misses
system.cpu31.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu31.dcache.demand_mshr_misses::cpu31.data          913                       # number of demand (read+write) MSHR misses
system.cpu31.dcache.demand_mshr_misses::total          913                       # number of demand (read+write) MSHR misses
system.cpu31.dcache.overall_mshr_misses::cpu31.data          916                       # number of overall MSHR misses
system.cpu31.dcache.overall_mshr_misses::total          916                       # number of overall MSHR misses
system.cpu31.dcache.ReadReq_mshr_miss_latency::cpu31.data     26682003                       # number of ReadReq MSHR miss cycles
system.cpu31.dcache.ReadReq_mshr_miss_latency::total     26682003                       # number of ReadReq MSHR miss cycles
system.cpu31.dcache.WriteReq_mshr_miss_latency::cpu31.data      3330994                       # number of WriteReq MSHR miss cycles
system.cpu31.dcache.WriteReq_mshr_miss_latency::total      3330994                       # number of WriteReq MSHR miss cycles
system.cpu31.dcache.SoftPFReq_mshr_miss_latency::cpu31.data        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu31.dcache.SoftPFReq_mshr_miss_latency::total        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::cpu31.data        50518                       # number of LoadLockedReq MSHR miss cycles
system.cpu31.dcache.LoadLockedReq_mshr_miss_latency::total        50518                       # number of LoadLockedReq MSHR miss cycles
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::cpu31.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu31.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::cpu31.data        22002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu31.dcache.StoreCondFailReq_mshr_miss_latency::total        22002                       # number of StoreCondFailReq MSHR miss cycles
system.cpu31.dcache.demand_mshr_miss_latency::cpu31.data     30012997                       # number of demand (read+write) MSHR miss cycles
system.cpu31.dcache.demand_mshr_miss_latency::total     30012997                       # number of demand (read+write) MSHR miss cycles
system.cpu31.dcache.overall_mshr_miss_latency::cpu31.data     30030497                       # number of overall MSHR miss cycles
system.cpu31.dcache.overall_mshr_miss_latency::total     30030497                       # number of overall MSHR miss cycles
system.cpu31.dcache.ReadReq_mshr_miss_rate::cpu31.data     0.020015                       # mshr miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_mshr_miss_rate::total     0.020015                       # mshr miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_mshr_miss_rate::cpu31.data     0.239714                       # mshr miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_mshr_miss_rate::total     0.239714                       # mshr miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_mshr_miss_rate::cpu31.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::cpu31.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::cpu31.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu31.dcache.demand_mshr_miss_rate::cpu31.data     0.023126                       # mshr miss rate for demand accesses
system.cpu31.dcache.demand_mshr_miss_rate::total     0.023126                       # mshr miss rate for demand accesses
system.cpu31.dcache.overall_mshr_miss_rate::cpu31.data     0.023199                       # mshr miss rate for overall accesses
system.cpu31.dcache.overall_mshr_miss_rate::total     0.023199                       # mshr miss rate for overall accesses
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::cpu31.data 34251.608472                       # average ReadReq mshr miss latency
system.cpu31.dcache.ReadReq_avg_mshr_miss_latency::total 34251.608472                       # average ReadReq mshr miss latency
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::cpu31.data 24858.164179                       # average WriteReq mshr miss latency
system.cpu31.dcache.WriteReq_avg_mshr_miss_latency::total 24858.164179                       # average WriteReq mshr miss latency
system.cpu31.dcache.SoftPFReq_avg_mshr_miss_latency::cpu31.data  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu31.dcache.SoftPFReq_avg_mshr_miss_latency::total  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu31.data  8419.666667                       # average LoadLockedReq mshr miss latency
system.cpu31.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8419.666667                       # average LoadLockedReq mshr miss latency
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::cpu31.data         1500                       # average StoreCondReq mshr miss latency
system.cpu31.dcache.StoreCondReq_avg_mshr_miss_latency::total         1500                       # average StoreCondReq mshr miss latency
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu31.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu31.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu31.dcache.demand_avg_mshr_miss_latency::cpu31.data 32872.943045                       # average overall mshr miss latency
system.cpu31.dcache.demand_avg_mshr_miss_latency::total 32872.943045                       # average overall mshr miss latency
system.cpu31.dcache.overall_avg_mshr_miss_latency::cpu31.data 32784.385371                       # average overall mshr miss latency
system.cpu31.dcache.overall_avg_mshr_miss_latency::total 32784.385371                       # average overall mshr miss latency
system.cpu31.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu31.icache.tags.replacements               0                       # number of replacements
system.cpu31.icache.tags.tagsinuse           8.517403                       # Cycle average of tags in use
system.cpu31.icache.tags.total_refs             17384                       # Total number of references to valid blocks.
system.cpu31.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu31.icache.tags.avg_refs          310.428571                       # Average number of references to valid blocks.
system.cpu31.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu31.icache.tags.occ_blocks::cpu31.inst     8.517403                       # Average occupied blocks per requestor
system.cpu31.icache.tags.occ_percent::cpu31.inst     0.016636                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_percent::total     0.016636                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu31.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu31.icache.tags.tag_accesses           34952                       # Number of tag accesses
system.cpu31.icache.tags.data_accesses          34952                       # Number of data accesses
system.cpu31.icache.ReadReq_hits::cpu31.inst        17384                       # number of ReadReq hits
system.cpu31.icache.ReadReq_hits::total         17384                       # number of ReadReq hits
system.cpu31.icache.demand_hits::cpu31.inst        17384                       # number of demand (read+write) hits
system.cpu31.icache.demand_hits::total          17384                       # number of demand (read+write) hits
system.cpu31.icache.overall_hits::cpu31.inst        17384                       # number of overall hits
system.cpu31.icache.overall_hits::total         17384                       # number of overall hits
system.cpu31.icache.ReadReq_misses::cpu31.inst           64                       # number of ReadReq misses
system.cpu31.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu31.icache.demand_misses::cpu31.inst           64                       # number of demand (read+write) misses
system.cpu31.icache.demand_misses::total           64                       # number of demand (read+write) misses
system.cpu31.icache.overall_misses::cpu31.inst           64                       # number of overall misses
system.cpu31.icache.overall_misses::total           64                       # number of overall misses
system.cpu31.icache.ReadReq_miss_latency::cpu31.inst      3356750                       # number of ReadReq miss cycles
system.cpu31.icache.ReadReq_miss_latency::total      3356750                       # number of ReadReq miss cycles
system.cpu31.icache.demand_miss_latency::cpu31.inst      3356750                       # number of demand (read+write) miss cycles
system.cpu31.icache.demand_miss_latency::total      3356750                       # number of demand (read+write) miss cycles
system.cpu31.icache.overall_miss_latency::cpu31.inst      3356750                       # number of overall miss cycles
system.cpu31.icache.overall_miss_latency::total      3356750                       # number of overall miss cycles
system.cpu31.icache.ReadReq_accesses::cpu31.inst        17448                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.ReadReq_accesses::total        17448                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.demand_accesses::cpu31.inst        17448                       # number of demand (read+write) accesses
system.cpu31.icache.demand_accesses::total        17448                       # number of demand (read+write) accesses
system.cpu31.icache.overall_accesses::cpu31.inst        17448                       # number of overall (read+write) accesses
system.cpu31.icache.overall_accesses::total        17448                       # number of overall (read+write) accesses
system.cpu31.icache.ReadReq_miss_rate::cpu31.inst     0.003668                       # miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_miss_rate::total     0.003668                       # miss rate for ReadReq accesses
system.cpu31.icache.demand_miss_rate::cpu31.inst     0.003668                       # miss rate for demand accesses
system.cpu31.icache.demand_miss_rate::total     0.003668                       # miss rate for demand accesses
system.cpu31.icache.overall_miss_rate::cpu31.inst     0.003668                       # miss rate for overall accesses
system.cpu31.icache.overall_miss_rate::total     0.003668                       # miss rate for overall accesses
system.cpu31.icache.ReadReq_avg_miss_latency::cpu31.inst 52449.218750                       # average ReadReq miss latency
system.cpu31.icache.ReadReq_avg_miss_latency::total 52449.218750                       # average ReadReq miss latency
system.cpu31.icache.demand_avg_miss_latency::cpu31.inst 52449.218750                       # average overall miss latency
system.cpu31.icache.demand_avg_miss_latency::total 52449.218750                       # average overall miss latency
system.cpu31.icache.overall_avg_miss_latency::cpu31.inst 52449.218750                       # average overall miss latency
system.cpu31.icache.overall_avg_miss_latency::total 52449.218750                       # average overall miss latency
system.cpu31.icache.blocked_cycles::no_mshrs          715                       # number of cycles access was blocked
system.cpu31.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.icache.avg_blocked_cycles::no_mshrs          715                       # average number of cycles each access was blocked
system.cpu31.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.icache.fast_writes                     0                       # number of fast writes performed
system.cpu31.icache.cache_copies                    0                       # number of cache copies performed
system.cpu31.icache.ReadReq_mshr_hits::cpu31.inst            8                       # number of ReadReq MSHR hits
system.cpu31.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu31.icache.demand_mshr_hits::cpu31.inst            8                       # number of demand (read+write) MSHR hits
system.cpu31.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu31.icache.overall_mshr_hits::cpu31.inst            8                       # number of overall MSHR hits
system.cpu31.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu31.icache.ReadReq_mshr_misses::cpu31.inst           56                       # number of ReadReq MSHR misses
system.cpu31.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu31.icache.demand_mshr_misses::cpu31.inst           56                       # number of demand (read+write) MSHR misses
system.cpu31.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu31.icache.overall_mshr_misses::cpu31.inst           56                       # number of overall MSHR misses
system.cpu31.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu31.icache.ReadReq_mshr_miss_latency::cpu31.inst      3199250                       # number of ReadReq MSHR miss cycles
system.cpu31.icache.ReadReq_mshr_miss_latency::total      3199250                       # number of ReadReq MSHR miss cycles
system.cpu31.icache.demand_mshr_miss_latency::cpu31.inst      3199250                       # number of demand (read+write) MSHR miss cycles
system.cpu31.icache.demand_mshr_miss_latency::total      3199250                       # number of demand (read+write) MSHR miss cycles
system.cpu31.icache.overall_mshr_miss_latency::cpu31.inst      3199250                       # number of overall MSHR miss cycles
system.cpu31.icache.overall_mshr_miss_latency::total      3199250                       # number of overall MSHR miss cycles
system.cpu31.icache.ReadReq_mshr_miss_rate::cpu31.inst     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_mshr_miss_rate::total     0.003210                       # mshr miss rate for ReadReq accesses
system.cpu31.icache.demand_mshr_miss_rate::cpu31.inst     0.003210                       # mshr miss rate for demand accesses
system.cpu31.icache.demand_mshr_miss_rate::total     0.003210                       # mshr miss rate for demand accesses
system.cpu31.icache.overall_mshr_miss_rate::cpu31.inst     0.003210                       # mshr miss rate for overall accesses
system.cpu31.icache.overall_mshr_miss_rate::total     0.003210                       # mshr miss rate for overall accesses
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::cpu31.inst 57129.464286                       # average ReadReq mshr miss latency
system.cpu31.icache.ReadReq_avg_mshr_miss_latency::total 57129.464286                       # average ReadReq mshr miss latency
system.cpu31.icache.demand_avg_mshr_miss_latency::cpu31.inst 57129.464286                       # average overall mshr miss latency
system.cpu31.icache.demand_avg_mshr_miss_latency::total 57129.464286                       # average overall mshr miss latency
system.cpu31.icache.overall_avg_mshr_miss_latency::cpu31.inst 57129.464286                       # average overall mshr miss latency
system.cpu31.icache.overall_avg_mshr_miss_latency::total 57129.464286                       # average overall mshr miss latency
system.cpu31.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                        16                       # number of replacements
system.l2.tags.tagsinuse                   847.253780                       # Cycle average of tags in use
system.l2.tags.total_refs                        7534                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1502                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.015979                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      323.232448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      415.396425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      100.475276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst        3.857152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        1.589811                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.236877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.643565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        0.176753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.174965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu17.inst        1.104249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu26.inst        0.178575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu31.inst        0.187685                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.009864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.012677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.003066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.000118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu17.inst       0.000034                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu26.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu31.inst       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.025856                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1486                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          663                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          550                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.045349                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    144542                       # Number of tag accesses
system.l2.tags.data_accesses                   144542                       # Number of data accesses
system.l2.ReadReq_hits::cpu00.inst                107                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu00.data                318                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.inst                 31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu01.data                124                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.inst                 39                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu02.data                131                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.inst                 41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu03.data                 75                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.inst                 43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu04.data                 21                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu05.data                 42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.inst                 50                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu06.data                 24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu07.data                 25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu08.data                 14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu09.data                 19                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu10.data                 24                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.inst                 53                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu11.data                 15                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu12.data                 28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu13.data                 17                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu14.data                 28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu15.data                 31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.inst                 49                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu16.data                 40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu17.inst                 47                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu17.data                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu18.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu18.data                 15                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu19.inst                 56                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu19.data                 35                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu20.inst                 57                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu20.data                 26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu21.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu21.data                106                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu22.inst                 58                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu22.data                 88                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu23.inst                 57                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu23.data                 32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu24.inst                 57                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu24.data                 15                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu25.inst                 56                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu25.data                 15                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu26.inst                 56                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu26.data                 29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu27.inst                 56                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu27.data                 25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu28.inst                 56                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu28.data                 26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu29.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu29.data                 14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu30.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu30.data                 14                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu31.inst                 55                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu31.data                 30                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3172                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6335                       # number of Writeback hits
system.l2.Writeback_hits::total                  6335                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu00.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               73                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               94                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              104                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data              109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data              118                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data              119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data              122                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data              121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu16.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu17.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu18.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu19.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu20.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu21.data              124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu22.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu23.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu24.data              125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu25.data              127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu26.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu27.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu28.data              124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu29.data              123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu30.data              123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu31.data              126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4778                       # number of ReadExReq hits
system.l2.demand_hits::cpu00.inst                 107                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                1424                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                  31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 196                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                  39                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 204                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                  41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 169                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                  43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 125                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 157                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                  50                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 133                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 143                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 133                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 141                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 145                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                  53                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 138                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 153                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 142                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 153                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 156                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::cpu16.data                 165                       # number of demand (read+write) hits
system.l2.demand_hits::cpu17.inst                  47                       # number of demand (read+write) hits
system.l2.demand_hits::cpu17.data                 157                       # number of demand (read+write) hits
system.l2.demand_hits::cpu18.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu18.data                 141                       # number of demand (read+write) hits
system.l2.demand_hits::cpu19.inst                  56                       # number of demand (read+write) hits
system.l2.demand_hits::cpu19.data                 160                       # number of demand (read+write) hits
system.l2.demand_hits::cpu20.inst                  57                       # number of demand (read+write) hits
system.l2.demand_hits::cpu20.data                 152                       # number of demand (read+write) hits
system.l2.demand_hits::cpu21.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu21.data                 230                       # number of demand (read+write) hits
system.l2.demand_hits::cpu22.inst                  58                       # number of demand (read+write) hits
system.l2.demand_hits::cpu22.data                 213                       # number of demand (read+write) hits
system.l2.demand_hits::cpu23.inst                  57                       # number of demand (read+write) hits
system.l2.demand_hits::cpu23.data                 158                       # number of demand (read+write) hits
system.l2.demand_hits::cpu24.inst                  57                       # number of demand (read+write) hits
system.l2.demand_hits::cpu24.data                 140                       # number of demand (read+write) hits
system.l2.demand_hits::cpu25.inst                  56                       # number of demand (read+write) hits
system.l2.demand_hits::cpu25.data                 142                       # number of demand (read+write) hits
system.l2.demand_hits::cpu26.inst                  56                       # number of demand (read+write) hits
system.l2.demand_hits::cpu26.data                 155                       # number of demand (read+write) hits
system.l2.demand_hits::cpu27.inst                  56                       # number of demand (read+write) hits
system.l2.demand_hits::cpu27.data                 151                       # number of demand (read+write) hits
system.l2.demand_hits::cpu28.inst                  56                       # number of demand (read+write) hits
system.l2.demand_hits::cpu28.data                 150                       # number of demand (read+write) hits
system.l2.demand_hits::cpu29.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu29.data                 137                       # number of demand (read+write) hits
system.l2.demand_hits::cpu30.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu30.data                 137                       # number of demand (read+write) hits
system.l2.demand_hits::cpu31.inst                  55                       # number of demand (read+write) hits
system.l2.demand_hits::cpu31.data                 156                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7950                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst                107                       # number of overall hits
system.l2.overall_hits::cpu00.data               1424                       # number of overall hits
system.l2.overall_hits::cpu01.inst                 31                       # number of overall hits
system.l2.overall_hits::cpu01.data                196                       # number of overall hits
system.l2.overall_hits::cpu02.inst                 39                       # number of overall hits
system.l2.overall_hits::cpu02.data                204                       # number of overall hits
system.l2.overall_hits::cpu03.inst                 41                       # number of overall hits
system.l2.overall_hits::cpu03.data                169                       # number of overall hits
system.l2.overall_hits::cpu04.inst                 43                       # number of overall hits
system.l2.overall_hits::cpu04.data                125                       # number of overall hits
system.l2.overall_hits::cpu05.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu05.data                157                       # number of overall hits
system.l2.overall_hits::cpu06.inst                 50                       # number of overall hits
system.l2.overall_hits::cpu06.data                133                       # number of overall hits
system.l2.overall_hits::cpu07.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu07.data                143                       # number of overall hits
system.l2.overall_hits::cpu08.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu08.data                133                       # number of overall hits
system.l2.overall_hits::cpu09.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu09.data                141                       # number of overall hits
system.l2.overall_hits::cpu10.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu10.data                145                       # number of overall hits
system.l2.overall_hits::cpu11.inst                 53                       # number of overall hits
system.l2.overall_hits::cpu11.data                138                       # number of overall hits
system.l2.overall_hits::cpu12.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu12.data                153                       # number of overall hits
system.l2.overall_hits::cpu13.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu13.data                142                       # number of overall hits
system.l2.overall_hits::cpu14.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu14.data                153                       # number of overall hits
system.l2.overall_hits::cpu15.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu15.data                156                       # number of overall hits
system.l2.overall_hits::cpu16.inst                 49                       # number of overall hits
system.l2.overall_hits::cpu16.data                165                       # number of overall hits
system.l2.overall_hits::cpu17.inst                 47                       # number of overall hits
system.l2.overall_hits::cpu17.data                157                       # number of overall hits
system.l2.overall_hits::cpu18.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu18.data                141                       # number of overall hits
system.l2.overall_hits::cpu19.inst                 56                       # number of overall hits
system.l2.overall_hits::cpu19.data                160                       # number of overall hits
system.l2.overall_hits::cpu20.inst                 57                       # number of overall hits
system.l2.overall_hits::cpu20.data                152                       # number of overall hits
system.l2.overall_hits::cpu21.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu21.data                230                       # number of overall hits
system.l2.overall_hits::cpu22.inst                 58                       # number of overall hits
system.l2.overall_hits::cpu22.data                213                       # number of overall hits
system.l2.overall_hits::cpu23.inst                 57                       # number of overall hits
system.l2.overall_hits::cpu23.data                158                       # number of overall hits
system.l2.overall_hits::cpu24.inst                 57                       # number of overall hits
system.l2.overall_hits::cpu24.data                140                       # number of overall hits
system.l2.overall_hits::cpu25.inst                 56                       # number of overall hits
system.l2.overall_hits::cpu25.data                142                       # number of overall hits
system.l2.overall_hits::cpu26.inst                 56                       # number of overall hits
system.l2.overall_hits::cpu26.data                155                       # number of overall hits
system.l2.overall_hits::cpu27.inst                 56                       # number of overall hits
system.l2.overall_hits::cpu27.data                151                       # number of overall hits
system.l2.overall_hits::cpu28.inst                 56                       # number of overall hits
system.l2.overall_hits::cpu28.data                150                       # number of overall hits
system.l2.overall_hits::cpu29.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu29.data                137                       # number of overall hits
system.l2.overall_hits::cpu30.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu30.data                137                       # number of overall hits
system.l2.overall_hits::cpu31.inst                 55                       # number of overall hits
system.l2.overall_hits::cpu31.data                156                       # number of overall hits
system.l2.overall_hits::total                    7950                       # number of overall hits
system.l2.ReadReq_misses::cpu00.inst              552                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu00.data              141                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.inst               27                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu01.data                2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.inst               14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu02.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.inst               18                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu03.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.inst               14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu04.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu05.inst                3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu06.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu07.data                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu08.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu09.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu10.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu11.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu12.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu13.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu14.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu15.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu16.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu17.inst                8                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu26.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu27.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu31.inst                1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   852                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu00.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  6                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           1771                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data              6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu16.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu17.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu18.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu19.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu20.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu21.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu22.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu23.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu24.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu25.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu26.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu27.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu28.data              5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu29.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu30.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu31.data              4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1898                       # number of ReadExReq misses
system.l2.demand_misses::cpu00.inst               552                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              1912                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst                27                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                 3                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data                 6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu16.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu17.inst                 8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu17.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu18.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu19.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu20.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu21.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu22.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu23.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu24.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu25.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu26.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu26.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu27.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu27.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu28.data                 5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu29.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu30.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu31.inst                 1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu31.data                 4                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2750                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst              552                       # number of overall misses
system.l2.overall_misses::cpu00.data             1912                       # number of overall misses
system.l2.overall_misses::cpu01.inst               27                       # number of overall misses
system.l2.overall_misses::cpu01.data                6                       # number of overall misses
system.l2.overall_misses::cpu02.inst               14                       # number of overall misses
system.l2.overall_misses::cpu02.data                5                       # number of overall misses
system.l2.overall_misses::cpu03.inst               18                       # number of overall misses
system.l2.overall_misses::cpu03.data                5                       # number of overall misses
system.l2.overall_misses::cpu04.inst               14                       # number of overall misses
system.l2.overall_misses::cpu04.data                5                       # number of overall misses
system.l2.overall_misses::cpu05.inst                3                       # number of overall misses
system.l2.overall_misses::cpu05.data                4                       # number of overall misses
system.l2.overall_misses::cpu06.inst                8                       # number of overall misses
system.l2.overall_misses::cpu06.data                4                       # number of overall misses
system.l2.overall_misses::cpu07.data                5                       # number of overall misses
system.l2.overall_misses::cpu08.inst                8                       # number of overall misses
system.l2.overall_misses::cpu08.data                4                       # number of overall misses
system.l2.overall_misses::cpu09.inst                8                       # number of overall misses
system.l2.overall_misses::cpu09.data                4                       # number of overall misses
system.l2.overall_misses::cpu10.inst                1                       # number of overall misses
system.l2.overall_misses::cpu10.data                4                       # number of overall misses
system.l2.overall_misses::cpu11.inst                1                       # number of overall misses
system.l2.overall_misses::cpu11.data                4                       # number of overall misses
system.l2.overall_misses::cpu12.inst                8                       # number of overall misses
system.l2.overall_misses::cpu12.data                6                       # number of overall misses
system.l2.overall_misses::cpu13.inst                8                       # number of overall misses
system.l2.overall_misses::cpu13.data                4                       # number of overall misses
system.l2.overall_misses::cpu14.inst                8                       # number of overall misses
system.l2.overall_misses::cpu14.data                4                       # number of overall misses
system.l2.overall_misses::cpu15.inst                8                       # number of overall misses
system.l2.overall_misses::cpu15.data                4                       # number of overall misses
system.l2.overall_misses::cpu16.inst                8                       # number of overall misses
system.l2.overall_misses::cpu16.data                4                       # number of overall misses
system.l2.overall_misses::cpu17.inst                8                       # number of overall misses
system.l2.overall_misses::cpu17.data                4                       # number of overall misses
system.l2.overall_misses::cpu18.data                4                       # number of overall misses
system.l2.overall_misses::cpu19.data                4                       # number of overall misses
system.l2.overall_misses::cpu20.data                4                       # number of overall misses
system.l2.overall_misses::cpu21.data                4                       # number of overall misses
system.l2.overall_misses::cpu22.data                4                       # number of overall misses
system.l2.overall_misses::cpu23.data                4                       # number of overall misses
system.l2.overall_misses::cpu24.data                4                       # number of overall misses
system.l2.overall_misses::cpu25.data                4                       # number of overall misses
system.l2.overall_misses::cpu26.inst                1                       # number of overall misses
system.l2.overall_misses::cpu26.data                4                       # number of overall misses
system.l2.overall_misses::cpu27.inst                1                       # number of overall misses
system.l2.overall_misses::cpu27.data                4                       # number of overall misses
system.l2.overall_misses::cpu28.data                5                       # number of overall misses
system.l2.overall_misses::cpu29.data                4                       # number of overall misses
system.l2.overall_misses::cpu30.data                4                       # number of overall misses
system.l2.overall_misses::cpu31.inst                1                       # number of overall misses
system.l2.overall_misses::cpu31.data                4                       # number of overall misses
system.l2.overall_misses::total                  2750                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu00.inst     42259250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu00.data     11949500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.inst      2438000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu01.data       194500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.inst      1230500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu02.data       107500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.inst      1536250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu03.data       108000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.inst      1237500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu04.data       108500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu05.inst       276500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu06.inst       626500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu07.data        39500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu08.inst       641500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu09.inst       646500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu10.inst        87500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu11.inst        87000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu12.inst       666500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu13.inst       659499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu14.inst       660500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu15.inst       669500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu16.inst       651500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu17.inst       733500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu26.inst       131500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu27.inst        34500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu31.inst        96750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        67878249                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data    133625000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data       967250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data      1085750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data       907500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data       946500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data      1069500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data       915500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      1080500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data       760750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data       713000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data       933750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data      1031250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data       669500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data       527500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data       849500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data       897000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu16.data       720500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu17.data       420250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu18.data      1094500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu19.data      1275500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu20.data      1337248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu21.data      1337998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu22.data      1286750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu23.data      1332248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu24.data      1287250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu25.data      1328750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu26.data      1178000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu27.data      1266000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu28.data      1037000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu29.data      1167500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu30.data      1050000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu31.data       849500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     164948744                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu00.inst     42259250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data    145574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst      2438000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data      1161750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      1230500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data      1193250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      1536250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data      1015500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      1237500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data      1055000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst       276500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data      1069500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst       626500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data       915500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data      1120000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst       641500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data       760750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst       646500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data       713000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst        87500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data       933750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst        87000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data      1031250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst       666500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data       669500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst       659499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data       527500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst       660500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data       849500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst       669500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data       897000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.inst       651500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu16.data       720500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu17.inst       733500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu17.data       420250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu18.data      1094500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu19.data      1275500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu20.data      1337248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu21.data      1337998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu22.data      1286750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu23.data      1332248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu24.data      1287250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu25.data      1328750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu26.inst       131500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu26.data      1178000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu27.inst        34500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu27.data      1266000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu28.data      1037000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu29.data      1167500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu30.data      1050000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu31.inst        96750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu31.data       849500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        232826993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst     42259250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data    145574500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst      2438000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data      1161750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      1230500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data      1193250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      1536250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data      1015500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      1237500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data      1055000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst       276500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data      1069500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst       626500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data       915500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data      1120000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst       641500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data       760750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst       646500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data       713000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst        87500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data       933750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst        87000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data      1031250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst       666500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data       669500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst       659499                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data       527500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst       660500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data       849500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst       669500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data       897000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.inst       651500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu16.data       720500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu17.inst       733500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu17.data       420250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu18.data      1094500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu19.data      1275500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu20.data      1337248                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu21.data      1337998                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu22.data      1286750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu23.data      1332248                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu24.data      1287250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu25.data      1328750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu26.inst       131500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu26.data      1178000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu27.inst        34500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu27.data      1266000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu28.data      1037000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu29.data      1167500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu30.data      1050000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu31.inst        96750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu31.data       849500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       232826993                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu00.inst            659                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu00.data            459                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.inst             58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu01.data            126                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu02.data            132                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.inst             59                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu03.data             76                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu04.data             22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.inst             53                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu05.data             42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.inst             58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu06.data             24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu07.data             26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu08.data             14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu09.data             19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu10.data             24                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.inst             54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu11.data             15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu12.data             28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu13.data             17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu14.data             28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu15.data             31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu16.data             40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu17.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu17.data             32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu18.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu18.data             15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu19.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu19.data             35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu20.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu20.data             26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu21.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu21.data            106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu22.inst             58                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu22.data             88                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu23.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu23.data             32                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu24.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu24.data             15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu25.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu25.data             15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu26.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu26.data             29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu27.inst             57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu27.data             25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu28.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu28.data             26                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu29.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu29.data             14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu30.inst             55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu30.data             14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu31.inst             56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu31.data             30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4024                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6335                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6335                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         2877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data           76                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data           77                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data           98                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          123                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu16.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu17.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu18.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu19.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu20.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu21.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu22.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu23.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu24.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu25.data          131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu26.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu27.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu28.data          129                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu29.data          127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu30.data          127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu31.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6676                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst             659                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data            3336                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst              58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             202                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             209                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst              59                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             174                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data             130                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst              53                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             161                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst              58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             137                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             148                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             137                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             145                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             149                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst              54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             142                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             159                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             146                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             157                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             160                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu16.data             169                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu17.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu17.data             161                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu18.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu18.data             145                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu19.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu19.data             164                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu20.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu20.data             156                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu21.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu21.data             234                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu22.inst              58                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu22.data             217                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu23.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu23.data             162                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu24.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu24.data             144                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu25.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu25.data             146                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu26.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu26.data             159                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu27.inst              57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu27.data             155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu28.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu28.data             155                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu29.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu29.data             141                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu30.inst              55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu30.data             141                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu31.inst              56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu31.data             160                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10700                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst            659                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data           3336                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst             58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            202                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            209                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst             59                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            174                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data            130                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst             53                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            161                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst             58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            137                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            148                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            137                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            145                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            149                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst             54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            142                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            159                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            146                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            157                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            160                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu16.data            169                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu17.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu17.data            161                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu18.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu18.data            145                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu19.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu19.data            164                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu20.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu20.data            156                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu21.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu21.data            234                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu22.inst             58                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu22.data            217                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu23.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu23.data            162                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu24.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu24.data            144                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu25.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu25.data            146                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu26.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu26.data            159                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu27.inst             57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu27.data            155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu28.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu28.data            155                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu29.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu29.data            141                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu30.inst             55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu30.data            141                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu31.inst             56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu31.data            160                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10700                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu00.inst      0.837633                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu00.data      0.307190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.inst      0.465517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu01.data      0.015873                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.inst      0.264151                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu02.data      0.007576                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.inst      0.305085                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu03.data      0.013158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.inst      0.245614                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu04.data      0.045455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu05.inst      0.056604                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu06.inst      0.137931                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu07.data      0.038462                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu08.inst      0.140351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu09.inst      0.140351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu10.inst      0.017857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu11.inst      0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu12.inst      0.145455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu13.inst      0.140351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu14.inst      0.140351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu15.inst      0.145455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu16.inst      0.140351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu17.inst      0.145455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu26.inst      0.017544                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu27.inst      0.017544                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu31.inst      0.017857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.211730                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.615572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.052632                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.051948                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.040816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.033613                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.035398                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.032787                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.032520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.031746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.032000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.031496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.045802                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu16.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu17.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu18.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu19.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu20.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu21.data     0.031250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu22.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu23.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu24.data     0.031008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu25.data     0.030534                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu26.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu27.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu28.data     0.038760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu29.data     0.031496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu30.data     0.031496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu31.data     0.030769                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.284302                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.837633                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.573141                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.465517                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.029703                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.264151                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.023923                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.305085                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.028736                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.245614                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.038462                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.056604                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.024845                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.137931                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.029197                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.033784                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.140351                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.029197                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.140351                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.027586                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.017857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.026846                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.028169                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.145455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.037736                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.140351                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.027397                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.140351                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.025478                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.145455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.025000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.inst       0.140351                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu16.data       0.023669                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu17.inst       0.145455                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu17.data       0.024845                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu18.data       0.027586                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu19.data       0.024390                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu20.data       0.025641                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu21.data       0.017094                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu22.data       0.018433                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu23.data       0.024691                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu24.data       0.027778                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu25.data       0.027397                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu26.inst       0.017544                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu26.data       0.025157                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu27.inst       0.017544                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu27.data       0.025806                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu28.data       0.032258                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu29.data       0.028369                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu30.data       0.028369                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu31.inst       0.017857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu31.data       0.025000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.257009                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.837633                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.573141                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.465517                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.029703                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.264151                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.023923                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.305085                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.028736                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.245614                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.038462                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.056604                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.024845                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.137931                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.029197                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.033784                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.140351                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.029197                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.140351                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.027586                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.017857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.026846                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.028169                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.145455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.037736                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.140351                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.027397                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.140351                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.025478                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.145455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.025000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.inst      0.140351                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu16.data      0.023669                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu17.inst      0.145455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu17.data      0.024845                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu18.data      0.027586                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu19.data      0.024390                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu20.data      0.025641                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu21.data      0.017094                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu22.data      0.018433                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu23.data      0.024691                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu24.data      0.027778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu25.data      0.027397                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu26.inst      0.017544                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu26.data      0.025157                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu27.inst      0.017544                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu27.data      0.025806                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu28.data      0.032258                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu29.data      0.028369                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu30.data      0.028369                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu31.inst      0.017857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu31.data      0.025000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.257009                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu00.inst 76556.612319                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu00.data 84748.226950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.inst 90296.296296                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu01.data        97250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.inst 87892.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu02.data       107500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.inst 85347.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu03.data       108000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.inst 88392.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu04.data       108500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu05.inst 92166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu06.inst 78312.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu07.data        39500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu08.inst 80187.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu09.inst 80812.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu10.inst        87500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu11.inst        87000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu12.inst 83312.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu13.inst 82437.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu14.inst 82562.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu15.inst 83687.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu16.inst 81437.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu17.inst 91687.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu26.inst       131500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu27.inst        34500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu31.inst        96750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79669.306338                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 75451.722191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 241812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 271437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       226875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data       236625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data       267375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data       228875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data       270125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 190187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data       178250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 233437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 257812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 111583.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data       131875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data       212375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data       224250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu16.data       180125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu17.data 105062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu18.data       273625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu19.data       318875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu20.data       334312                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu21.data 334499.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu22.data 321687.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu23.data       333062                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu24.data 321812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu25.data 332187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu26.data       294500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu27.data       316500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu28.data       207400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu29.data       291875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu30.data       262500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu31.data       212375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86906.609062                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 76556.612319                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 76137.290795                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 90296.296296                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data       193625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 87892.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data       238650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 85347.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data       203100                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 88392.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data       211000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 92166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data       267375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 78312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data       228875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data       224000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 80187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 190187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 80812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data       178250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst        87500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 233437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst        87000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 257812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 83312.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 111583.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 82437.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data       131875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 82562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data       212375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 83687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data       224250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.inst 81437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu16.data       180125                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu17.inst 91687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu17.data 105062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu18.data       273625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu19.data       318875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu20.data       334312                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu21.data 334499.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu22.data 321687.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu23.data       333062                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu24.data 321812.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu25.data 332187.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu26.inst       131500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu26.data       294500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu27.inst        34500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu27.data       316500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu28.data       207400                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu29.data       291875                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu30.data       262500                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu31.inst        96750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu31.data       212375                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84664.361091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 76556.612319                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 76137.290795                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 90296.296296                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data       193625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 87892.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data       238650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 85347.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data       203100                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 88392.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data       211000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 92166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data       267375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 78312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data       228875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data       224000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 80187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 190187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 80812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data       178250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst        87500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 233437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst        87000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 257812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 83312.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 111583.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 82437.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data       131875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 82562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data       212375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 83687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data       224250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.inst 81437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu16.data       180125                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu17.inst 91687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu17.data 105062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu18.data       273625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu19.data       318875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu20.data       334312                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu21.data 334499.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu22.data 321687.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu23.data       333062                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu24.data 321812.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu25.data 332187.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu26.inst       131500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu26.data       294500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu27.inst        34500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu27.data       316500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu28.data       207400                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu29.data       291875                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu30.data       262500                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu31.inst        96750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu31.data       212375                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84664.361091                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                723                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1021                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         8                       # number of cycles access was blocked
system.l2.blocked::no_targets                       8                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      90.375000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   127.625000                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   16                       # number of writebacks
system.l2.writebacks::total                        16                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu00.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu00.data            15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.inst            11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu01.data             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.inst            14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu02.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.inst            18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu03.data             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu04.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu06.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu08.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu09.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu10.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu11.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu12.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu13.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu14.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu15.inst             7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu16.inst             8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu17.inst             2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu27.inst             1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                138                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu16.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu17.inst              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu27.inst              1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 138                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu16.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu17.inst             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu27.inst             1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                138                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu00.inst          551                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu00.data          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu01.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.inst            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu04.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu05.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu07.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu15.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu17.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu26.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu31.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              714                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             6                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         1771                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data            6                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu16.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu17.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu18.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu19.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu20.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu21.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu22.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu23.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu24.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu25.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu26.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu27.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu28.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu29.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu30.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu31.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1898                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst          551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         1897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu16.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu17.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu17.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu18.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu19.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu20.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu21.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu22.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu23.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu24.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu25.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu26.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu26.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu27.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu28.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu29.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu30.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu31.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu31.data            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2612                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst          551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         1897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu16.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu17.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu17.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu18.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu19.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu20.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu21.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu22.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu23.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu24.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu25.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu26.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu26.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu27.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu28.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu29.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu30.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu31.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu31.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2612                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu00.inst     35390500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu00.data      9323500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu01.inst      1201500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.inst       666000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu04.data        96500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu05.inst       238000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu07.data        27500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu15.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu17.inst       535500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu26.inst       119500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu31.inst        83750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     47738500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       105506                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       105506                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data    111535000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data       917750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data      1035250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data       858000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data       894500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data      1017500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data       865000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      1030500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data       709750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data       662500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data       882750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data       980250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data       593000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data       476000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data       799000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data       847000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu16.data       669000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu17.data       369250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu18.data      1043500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu19.data      1224000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu20.data      1285250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu21.data      1286000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu22.data      1235750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu23.data      1280250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu24.data      1236250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu25.data      1277250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu26.data      1127500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu27.data      1215000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu28.data       973000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu29.data      1115500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu30.data      1000000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu31.data       799000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    141240250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst     35390500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data    120858500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst      1201500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data       917750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data      1035250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data       858000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst       666000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data       991000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       238000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data      1017500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data       865000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data      1058000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data       709750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data       662500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data       882750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data       980250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data       593000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data       476000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data       799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data       847000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu16.data       669000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu17.inst       535500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu17.data       369250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu18.data      1043500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu19.data      1224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu20.data      1285250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu21.data      1286000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu22.data      1235750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu23.data      1280250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu24.data      1236250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu25.data      1277250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu26.inst       119500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu26.data      1127500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu27.data      1215000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu28.data       973000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu29.data      1115500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu30.data      1000000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu31.inst        83750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu31.data       799000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    188978750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst     35390500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data    120858500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst      1201500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data       917750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data      1035250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data       858000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst       666000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data       991000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       238000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data      1017500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data       865000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data      1058000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data       709750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data       662500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data       882750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data       980250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data       593000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data       476000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data       799000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data       847000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu16.data       669000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu17.inst       535500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu17.data       369250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu18.data      1043500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu19.data      1224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu20.data      1285250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu21.data      1286000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu22.data      1235750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu23.data      1280250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu24.data      1236250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu25.data      1277250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu26.inst       119500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu26.data      1127500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu27.data      1215000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu28.data       973000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu29.data      1115500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu30.data      1000000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu31.inst        83750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu31.data       799000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    188978750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu00.inst     0.836115                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu00.data     0.274510                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu01.inst     0.275862                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.inst     0.122807                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu04.data     0.045455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu05.inst     0.056604                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu07.data     0.038462                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu15.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu17.inst     0.109091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu26.inst     0.017544                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu31.inst     0.017857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.177435                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.615572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.052632                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.051948                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.040816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.033613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.035398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.032787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.032520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.031746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.032000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.031496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.045802                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu16.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu17.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu18.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu19.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu20.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu21.data     0.031250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu22.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu23.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu24.data     0.031008                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu25.data     0.030534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu26.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu27.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu28.data     0.038760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu29.data     0.031496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu30.data     0.031496                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu31.data     0.030769                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.284302                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.836115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.568645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.275862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.019802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.019139                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.022989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.122807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.038462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.056604                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.024845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.029197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.033784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.029197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.027586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.026846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.028169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.037736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.027397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.025478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.025000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu16.data     0.023669                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu17.inst     0.109091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu17.data     0.024845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu18.data     0.027586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu19.data     0.024390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu20.data     0.025641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu21.data     0.017094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu22.data     0.018433                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu23.data     0.024691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu24.data     0.027778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu25.data     0.027397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu26.inst     0.017544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu26.data     0.025157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu27.data     0.025806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu28.data     0.032258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu29.data     0.028369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu30.data     0.028369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu31.inst     0.017857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu31.data     0.025000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.244112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.836115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.568645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.275862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.019802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.019139                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.022989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.122807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.038462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.056604                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.024845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.029197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.033784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.029197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.027586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.026846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.028169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.037736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.027397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.025478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.025000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu16.data     0.023669                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu17.inst     0.109091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu17.data     0.024845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu18.data     0.027586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu19.data     0.024390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu20.data     0.025641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu21.data     0.017094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu22.data     0.018433                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu23.data     0.024691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu24.data     0.027778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu25.data     0.027397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu26.inst     0.017544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu26.data     0.025157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu27.data     0.025806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu28.data     0.032258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu29.data     0.028369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu30.data     0.028369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu31.inst     0.017857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu31.data     0.025000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.244112                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.inst 64229.582577                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu00.data 73996.031746                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu01.inst 75093.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.inst 95142.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu04.data        96500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu05.inst 79333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu07.data        27500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu15.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu17.inst        89250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu26.inst       119500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu31.inst        83750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 66860.644258                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 17584.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17584.333333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 62978.543196                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 229437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 258812.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data       214500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data       223625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data       254375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data       216250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data       257625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 177437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data       165625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 220687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 245062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 98833.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data       119000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data       199750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data       211750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu16.data       167250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu17.data 92312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu18.data       260875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu19.data       306000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu20.data 321312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu21.data       321500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu22.data 308937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu23.data 320062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu24.data 309062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu25.data 319312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu26.data       281875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu27.data       303750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu28.data       194600                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu29.data       278875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu30.data       250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu31.data       199750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74415.305585                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 64229.582577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 63710.332103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 75093.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 229437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 258812.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data       214500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 95142.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data       198200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 79333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data       254375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data       216250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data       211600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 177437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data       165625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 220687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 245062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 98833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data       119000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data       199750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data       211750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu16.data       167250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu17.inst        89250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu17.data 92312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu18.data       260875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu19.data       306000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu20.data 321312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu21.data       321500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu22.data 308937.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu23.data 320062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu24.data 309062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu25.data 319312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu26.inst       119500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu26.data       281875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu27.data       303750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu28.data       194600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu29.data       278875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu30.data       250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu31.inst        83750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu31.data       199750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72350.210567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 64229.582577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 63710.332103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 75093.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 229437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 258812.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data       214500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 95142.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data       198200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 79333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data       254375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data       216250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data       211600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 177437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data       165625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 220687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 245062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 98833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data       119000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data       199750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data       211750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu16.data       167250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu17.inst        89250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu17.data 92312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu18.data       260875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu19.data       306000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu20.data 321312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu21.data       321500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu22.data 308937.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu23.data 320062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu24.data 309062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu25.data 319312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu26.inst       119500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu26.data       281875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu27.data       303750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu28.data       194600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu29.data       278875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu30.data       250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu31.inst        83750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu31.data       199750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72350.210567                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 713                       # Transaction distribution
system.membus.trans_dist::ReadResp                712                       # Transaction distribution
system.membus.trans_dist::Writeback                16                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               39                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1899                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1898                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       168064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  168064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              128                       # Total snoops (count)
system.membus.snoop_fanout::samples              2761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2761                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2997253                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13814491                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              27384                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             27365                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           17                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6335                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              41                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            95                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            136                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          194                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          194                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6744                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6744                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         8826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         1236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         1197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         1152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1183                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side         1260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side         1240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side         1198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dcache.mem_side::system.l2.cpu_side         1230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dcache.mem_side::system.l2.cpu_side         1221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.dcache.mem_side::system.l2.cpu_side         1337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.icache.mem_side::system.l2.cpu_side          116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.dcache.mem_side::system.l2.cpu_side         1332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.dcache.mem_side::system.l2.cpu_side         1238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.dcache.mem_side::system.l2.cpu_side         1214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.dcache.mem_side::system.l2.cpu_side         1189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.dcache.mem_side::system.l2.cpu_side         1237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.dcache.mem_side::system.l2.cpu_side         1201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.dcache.mem_side::system.l2.cpu_side         1217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.dcache.mem_side::system.l2.cpu_side         1185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.dcache.mem_side::system.l2.cpu_side         1189                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.dcache.mem_side::system.l2.cpu_side         1221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 51501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        42048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side       348736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        23680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        24512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side         3776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        20480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side        15168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        19328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        16128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        17024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        16448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        17152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        17728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        16896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        18752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        17344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        18624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        19072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side        20160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side        19264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side        17280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dcache.mem_side::system.l2.cpu_side        19456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dcache.mem_side::system.l2.cpu_side        18560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.dcache.mem_side::system.l2.cpu_side        27648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.icache.mem_side::system.l2.cpu_side         3712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.dcache.mem_side::system.l2.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.dcache.mem_side::system.l2.cpu_side        19392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.dcache.mem_side::system.l2.cpu_side        17152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.dcache.mem_side::system.l2.cpu_side        17408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.dcache.mem_side::system.l2.cpu_side        18624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.dcache.mem_side::system.l2.cpu_side        18368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.dcache.mem_side::system.l2.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.dcache.mem_side::system.l2.cpu_side        16832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.dcache.mem_side::system.l2.cpu_side        16832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.dcache.mem_side::system.l2.cpu_side        18816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1090112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23748                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            40809                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  63                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::49                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::50                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::51                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::52                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::53                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::54                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::55                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::56                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::57                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::58                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::59                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::60                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::61                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::62                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::63                 40809    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::64                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             63                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             63                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              40809                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           26745983                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             17.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1088248                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5434491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             93947                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1306167                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             85982                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           1283168                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            96180                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          1316918                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            88439                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          1379368                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            80997                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          1402938                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            89939                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          1390410                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            83495                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          1409384                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy            88446                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy          1412137                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy            88951                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy          1370982                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer40.occupancy            85488                       # Layer occupancy (ticks)
system.tol2bus.respLayer40.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer41.occupancy          1426648                       # Layer occupancy (ticks)
system.tol2bus.respLayer41.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy            82486                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy          1408108                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer48.occupancy            85470                       # Layer occupancy (ticks)
system.tol2bus.respLayer48.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer49.occupancy          1445379                       # Layer occupancy (ticks)
system.tol2bus.respLayer49.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer52.occupancy            88461                       # Layer occupancy (ticks)
system.tol2bus.respLayer52.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer53.occupancy          1436337                       # Layer occupancy (ticks)
system.tol2bus.respLayer53.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer56.occupancy            88466                       # Layer occupancy (ticks)
system.tol2bus.respLayer56.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer57.occupancy          1424420                       # Layer occupancy (ticks)
system.tol2bus.respLayer57.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer60.occupancy            85467                       # Layer occupancy (ticks)
system.tol2bus.respLayer60.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer61.occupancy          1364492                       # Layer occupancy (ticks)
system.tol2bus.respLayer61.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer64.occupancy            88959                       # Layer occupancy (ticks)
system.tol2bus.respLayer64.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer65.occupancy          1423607                       # Layer occupancy (ticks)
system.tol2bus.respLayer65.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer68.occupancy            83487                       # Layer occupancy (ticks)
system.tol2bus.respLayer68.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer69.occupancy          1412134                       # Layer occupancy (ticks)
system.tol2bus.respLayer69.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer72.occupancy            83494                       # Layer occupancy (ticks)
system.tol2bus.respLayer72.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer73.occupancy          1394448                       # Layer occupancy (ticks)
system.tol2bus.respLayer73.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer76.occupancy            84000                       # Layer occupancy (ticks)
system.tol2bus.respLayer76.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer77.occupancy          1390419                       # Layer occupancy (ticks)
system.tol2bus.respLayer77.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer80.occupancy            85501                       # Layer occupancy (ticks)
system.tol2bus.respLayer80.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer81.occupancy          1403178                       # Layer occupancy (ticks)
system.tol2bus.respLayer81.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer84.occupancy            82500                       # Layer occupancy (ticks)
system.tol2bus.respLayer84.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer85.occupancy          1355249                       # Layer occupancy (ticks)
system.tol2bus.respLayer85.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer88.occupancy            87251                       # Layer occupancy (ticks)
system.tol2bus.respLayer88.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer89.occupancy          1398194                       # Layer occupancy (ticks)
system.tol2bus.respLayer89.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer92.occupancy            85999                       # Layer occupancy (ticks)
system.tol2bus.respLayer92.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer93.occupancy          1405167                       # Layer occupancy (ticks)
system.tol2bus.respLayer93.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer96.occupancy            85500                       # Layer occupancy (ticks)
system.tol2bus.respLayer96.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer97.occupancy          1423420                       # Layer occupancy (ticks)
system.tol2bus.respLayer97.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer100.occupancy           84251                       # Layer occupancy (ticks)
system.tol2bus.respLayer100.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer101.occupancy         1375220                       # Layer occupancy (ticks)
system.tol2bus.respLayer101.utilization           0.9                       # Layer utilization (%)
system.tol2bus.respLayer104.occupancy           85751                       # Layer occupancy (ticks)
system.tol2bus.respLayer104.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer105.occupancy         1422923                       # Layer occupancy (ticks)
system.tol2bus.respLayer105.utilization           0.9                       # Layer utilization (%)
system.tol2bus.respLayer108.occupancy           86250                       # Layer occupancy (ticks)
system.tol2bus.respLayer108.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer109.occupancy         1368994                       # Layer occupancy (ticks)
system.tol2bus.respLayer109.utilization           0.9                       # Layer utilization (%)
system.tol2bus.respLayer112.occupancy           84000                       # Layer occupancy (ticks)
system.tol2bus.respLayer112.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer113.occupancy         1397237                       # Layer occupancy (ticks)
system.tol2bus.respLayer113.utilization           0.9                       # Layer utilization (%)
system.tol2bus.respLayer116.occupancy           83995                       # Layer occupancy (ticks)
system.tol2bus.respLayer116.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer117.occupancy         1382934                       # Layer occupancy (ticks)
system.tol2bus.respLayer117.utilization           0.9                       # Layer utilization (%)
system.tol2bus.respLayer120.occupancy           82999                       # Layer occupancy (ticks)
system.tol2bus.respLayer120.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer121.occupancy         1390452                       # Layer occupancy (ticks)
system.tol2bus.respLayer121.utilization           0.9                       # Layer utilization (%)
system.tol2bus.respLayer124.occupancy           84250                       # Layer occupancy (ticks)
system.tol2bus.respLayer124.utilization           0.1                       # Layer utilization (%)
system.tol2bus.respLayer125.occupancy         1389477                       # Layer occupancy (ticks)
system.tol2bus.respLayer125.utilization           0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
