// Seed: 1979568543
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input wand id_2,
    input wor id_3
);
  assign id_1 = -1'd0;
  wire id_5 = 1'b0;
  assign id_1 = id_0;
endmodule
module module_1 (
    output wor   id_0,
    input  tri   id_1,
    output logic id_2
);
  always @(posedge 1'b0) begin : LABEL_0
    id_2 <= -1'h0;
  end
  always force id_0 = 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_0 = 1;
endmodule
module module_2 (
    input tri1 id_0,
    input wand id_1,
    output tri id_2,
    output supply0 id_3,
    output tri0 id_4,
    output tri1 id_5,
    input uwire id_6,
    output wor id_7
);
  assign id_5 = id_0;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_6,
      id_0
  );
  assign modCall_1.id_3 = 0;
endmodule
