$date
	Mon Nov 13 16:37:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testBench $end
$var wire 2 ! pos_recieved [1:0] $end
$var reg 4 " in_supply [3:0] $end
$scope module top_module_0 $end
$var wire 4 # in [3:0] $end
$var reg 2 $ pos [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#100
b1 "
b1 #
#200
b1 !
b1 $
b10 "
b10 #
#300
b0 !
b0 $
b11 "
b11 #
#400
b10 !
b10 $
b100 "
b100 #
#500
b0 !
b0 $
b101 "
b101 #
#600
b1 !
b1 $
b110 "
b110 #
#700
b0 !
b0 $
b111 "
b111 #
#800
b11 !
b11 $
b1000 "
b1000 #
#900
b0 !
b0 $
b1001 "
b1001 #
#1000
b1 !
b1 $
b1010 "
b1010 #
#1100
b0 !
b0 $
b1011 "
b1011 #
#1200
b10 !
b10 $
b1100 "
b1100 #
#1300
b0 !
b0 $
b1101 "
b1101 #
#1400
b1 !
b1 $
b1110 "
b1110 #
#1500
b0 !
b0 $
b1111 "
b1111 #
#1600
b0 "
b0 #
#1700
b1101 "
b1101 #
#1800
b1 !
b1 $
b1110 "
b1110 #
#1900
b0 !
b0 $
b1111 "
b1111 #
