$date
	Mon Sep 11 21:55:03 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! n_out $end
$var reg 1 " e_in $end
$var reg 1 # t_in $end
$var reg 1 $ y_in $end
$scope module bb1 $end
$var wire 1 % e $end
$var wire 1 ! n $end
$var wire 1 & t $end
$var wire 1 ' w01 $end
$var wire 1 ( w02 $end
$var wire 1 ) w12 $end
$var wire 1 * w16 $end
$var wire 1 + w17 $end
$var wire 1 , w22 $end
$var wire 1 - w31 $end
$var wire 1 . w32 $end
$var wire 1 / w38 $end
$var wire 1 0 w46 $end
$var wire 1 1 w47 $end
$var wire 1 2 w59 $end
$var wire 1 3 w62 $end
$var wire 1 4 w64 $end
$var wire 1 5 w70 $end
$var wire 1 6 w71 $end
$var wire 1 7 w76 $end
$var wire 1 8 w78 $end
$var wire 1 9 w80 $end
$var wire 1 : w83 $end
$var wire 1 ; w88 $end
$var wire 1 < w93 $end
$var wire 1 = w94 $end
$var wire 1 > w97 $end
$var wire 1 ? y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0?
1>
1=
1<
0;
1:
19
18
07
06
15
04
03
12
01
10
1/
1.
1-
1,
0+
1*
0)
1(
0'
0&
0%
0$
0#
0"
1!
$end
#10
0!
0(
0,
02
09
0>
0=
0.
14
08
1#
1&
#20
1>
1=
1-
1/
1.
04
18
00
0'
05
0#
0&
1$
1?
#30
0<
0-
0/
0>
1;
1'
0=
16
0.
14
08
1#
1&
#40
1,
1!
12
13
1-
1/
19
1+
0:
1>
0*
1.
04
18
06
10
0'
15
1"
1%
0#
0&
0$
0?
#50
1(
1!
1<
03
0;
0+
0.
14
08
1#
1&
#60
0!
0(
0,
02
1-
1/
09
1.
04
18
00
0'
05
0#
0&
1$
1?
#70
0<
0-
0/
1;
1'
16
0.
14
08
1#
1&
#80
