// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "11/29/2025 02:09:17"

// 
// Device: Altera 5CEBA2F17A7 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	clk,
	reset,
	serial_in,
	serial_ready_in,
	serial_valid_in,
	serial_out,
	serial_rden_out,
	serial_wren_out);
input 	clk;
input 	reset;
input 	[7:0] serial_in;
input 	serial_ready_in;
input 	serial_valid_in;
output 	[7:0] serial_out;
output 	serial_rden_out;
output 	serial_wren_out;

// Design Ports Information
// serial_out[0]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[1]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[2]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[3]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[4]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[5]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[6]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_out[7]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_rden_out	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_wren_out	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_ready_in	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_valid_in	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[0]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[2]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[3]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[1]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[5]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[6]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// serial_in[7]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \reset~input_o ;
wire \pc_adder|Add0~1_sumout ;
wire \pc_adder|Add0~2 ;
wire \pc_adder|Add0~5_sumout ;
wire \pc_adder|Add0~6 ;
wire \pc_adder|Add0~9_sumout ;
wire \pc_adder|Add0~10 ;
wire \pc_adder|Add0~13_sumout ;
wire \instruction_memory|rom~8_combout ;
wire \pc_adder|Add0~14 ;
wire \pc_adder|Add0~17_sumout ;
wire \pc_adder|Add0~18 ;
wire \pc_adder|Add0~21_sumout ;
wire \pc_adder|Add0~22 ;
wire \pc_adder|Add0~25_sumout ;
wire \pc_adder|Add0~26 ;
wire \pc_adder|Add0~29_sumout ;
wire \instruction_memory|out~2_combout ;
wire \instruction_memory|rom~2_combout ;
wire \instruction_memory|rom~3_combout ;
wire \instruction_memory|rom~1_combout ;
wire \instruction_memory|out~1_combout ;
wire \CU|WideOr2~0_combout ;
wire \write_reg_mux|y[4]~2_combout ;
wire \instruction_memory|rom~0_combout ;
wire \instruction_memory|out~0_combout ;
wire \write_reg_mux|y[1]~1_combout ;
wire \instruction_memory|rom~10_combout ;
wire \register_file|always0~0_combout ;
wire \register_file|regs~0_combout ;
wire \write_reg_mux|y[3]~0_combout ;
wire \register_file|r_data2[0]~1_combout ;
wire \instruction_memory|rom~4_combout ;
wire \instruction_memory|rom~6_combout ;
wire \instruction_memory|rom~5_combout ;
wire \alu_unit|O_out[26]~0_combout ;
wire \instruction_memory|rom~13_combout ;
wire \alu_unit|O_out[26]~1_combout ;
wire \alu_unit|O_out[26]~2_combout ;
wire \instruction_memory|rom~7_combout ;
wire \CU|ALUOp[1]~0_combout ;
wire \instruction_memory|rom~12_combout ;
wire \CU|ALUOp[0]~1_combout ;
wire \instruction_memory|rom~9_combout ;
wire \instruction_memory|out~3_combout ;
wire \~GND~combout ;
wire \CU|Decoder0~0_combout ;
wire \register_file|regs~2_combout ;
wire \register_file|r_data2[5]~25_combout ;
wire \register_file|regs_rtl_0_bypass[17]~feeder_combout ;
wire \register_file|r_data2[2]~19_combout ;
wire \register_file|regs~1_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a31 ;
wire \register_file|r_data2[31]~3_combout ;
wire \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ;
wire \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ;
wire \write_data_mux|y[31]~7_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a30 ;
wire \register_file|r_data2[30]~8_combout ;
wire \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ;
wire \register_file|regs~3_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a30 ;
wire \register_file|r_data1[30]~9_combout ;
wire \alu_b_mux|y[30]~5_combout ;
wire \alu_unit|O_out[30]~9_combout ;
wire \register_file|r_data1[30]~41_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a28 ;
wire \register_file|r_data1[28]~20_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a27 ;
wire \register_file|r_data1[27]~13_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a26 ;
wire \register_file|r_data1[26]~15_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a25 ;
wire \register_file|r_data1[25]~4_combout ;
wire \alu_b_mux|y[25]~2_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a24 ;
wire \register_file|r_data1[24]~2_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a23 ;
wire \register_file|r_data1[23]~7_combout ;
wire \alu_b_mux|y[23]~4_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a22 ;
wire \register_file|r_data1[22]~42_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a21 ;
wire \register_file|r_data1[21]~11_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a20 ;
wire \register_file|r_data1[20]~43_combout ;
wire \alu_b_mux|y[20]~6_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a19 ;
wire \register_file|r_data1[19]~48_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a18 ;
wire \register_file|r_data1[18]~47_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a18 ;
wire \register_file|r_data2[18]~17_combout ;
wire \alu_b_mux|y[18]~14_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a17 ;
wire \register_file|r_data2[17]~14_combout ;
wire \alu_b_mux|y[17]~11_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a16 ;
wire \register_file|r_data1[16]~44_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a16 ;
wire \register_file|r_data2[16]~13_combout ;
wire \alu_b_mux|y[16]~10_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a15 ;
wire \register_file|r_data1[15]~40_combout ;
wire \register_file|r_data2[15]~36_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a15 ;
wire \alu_b_mux|y[15]~22_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a14 ;
wire \register_file|r_data2[14]~33_combout ;
wire \alu_b_mux|y[14]~20_combout ;
wire \register_file|r_data2[13]~34_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a13 ;
wire \alu_b_mux|y[13]~21_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a12 ;
wire \register_file|r_data1[12]~39_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a11 ;
wire \register_file|r_data2[11]~31_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a10 ;
wire \register_file|r_data2[10]~32_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a9 ;
wire \register_file|r_data2[9]~29_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a8 ;
wire \register_file|r_data2[8]~30_combout ;
wire \register_file|r_data1[7]~50_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a7 ;
wire \alu_b_mux|y[7]~25_combout ;
wire \register_file|r_data2[6]~38_combout ;
wire \instruction_memory|rom~11_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a6 ;
wire \alu_b_mux|y[6]~24_combout ;
wire \register_file|r_data1[6]~49_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a5 ;
wire \register_file|r_data1[5]~29_combout ;
wire \register_file|r_data2[4]~37_combout ;
wire \alu_b_mux|y[4]~23_combout ;
wire \register_file|r_data2[3]~20_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a3 ;
wire \alu_b_mux|y[3]~17_combout ;
wire \alu_b_mux|y[2]~16_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a1 ;
wire \register_file|r_data1[1]~26_combout ;
wire \register_file|r_data2[1]~39_combout ;
wire \alu_unit|AdderInputB[1]~0_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \register_file|r_data1[0]~27_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \alu_b_mux|y[0]~18_combout ;
wire \alu_unit|_~74 ;
wire \alu_unit|_~75 ;
wire \alu_unit|_~82 ;
wire \alu_unit|_~83 ;
wire \alu_unit|_~66 ;
wire \alu_unit|_~67 ;
wire \alu_unit|_~70 ;
wire \alu_unit|_~71 ;
wire \alu_unit|_~86 ;
wire \alu_unit|_~87 ;
wire \alu_unit|_~90 ;
wire \alu_unit|_~91 ;
wire \alu_unit|_~94 ;
wire \alu_unit|_~95 ;
wire \alu_unit|_~98 ;
wire \alu_unit|_~99 ;
wire \alu_unit|_~106 ;
wire \alu_unit|_~107 ;
wire \alu_unit|_~102 ;
wire \alu_unit|_~103 ;
wire \alu_unit|_~114 ;
wire \alu_unit|_~115 ;
wire \alu_unit|_~110 ;
wire \alu_unit|_~111 ;
wire \alu_unit|_~126 ;
wire \alu_unit|_~127 ;
wire \alu_unit|_~122 ;
wire \alu_unit|_~123 ;
wire \alu_unit|_~118 ;
wire \alu_unit|_~119 ;
wire \alu_unit|_~78 ;
wire \alu_unit|_~79 ;
wire \alu_unit|_~42 ;
wire \alu_unit|_~43 ;
wire \alu_unit|_~46 ;
wire \alu_unit|_~47 ;
wire \alu_unit|_~58 ;
wire \alu_unit|_~59 ;
wire \alu_unit|_~62 ;
wire \alu_unit|_~63 ;
wire \alu_unit|_~26 ;
wire \alu_unit|_~27 ;
wire \alu_unit|_~30 ;
wire \alu_unit|_~31 ;
wire \alu_unit|_~18 ;
wire \alu_unit|_~19 ;
wire \alu_unit|_~22 ;
wire \alu_unit|_~23 ;
wire \alu_unit|_~10 ;
wire \alu_unit|_~11 ;
wire \alu_unit|_~14 ;
wire \alu_unit|_~15 ;
wire \alu_unit|_~34 ;
wire \alu_unit|_~35 ;
wire \alu_unit|_~38 ;
wire \alu_unit|_~39 ;
wire \alu_unit|_~50 ;
wire \alu_unit|_~51 ;
wire \alu_unit|_~54 ;
wire \alu_unit|_~55 ;
wire \alu_unit|_~5_sumout ;
wire \alu_unit|O_out[30]~35_combout ;
wire \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 ;
wire \write_data_mux|y[30]~12_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a28 ;
wire \register_file|r_data2[28]~16_combout ;
wire \alu_b_mux|y[28]~13_combout ;
wire \alu_unit|_~49_sumout ;
wire \register_file|r_data1[28]~21_combout ;
wire \alu_unit|O_out[28]~17_combout ;
wire \alu_unit|O_out[28]~42_combout ;
wire \register_file|r_data2[3]~23_combout ;
wire \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ;
wire \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ;
wire \write_data_mux|y[28]~20_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a27 ;
wire \register_file|r_data2[27]~11_combout ;
wire \alu_b_mux|y[27]~8_combout ;
wire \register_file|r_data1[27]~14_combout ;
wire \alu_unit|O_out[27]~12_combout ;
wire \alu_unit|_~37_sumout ;
wire \alu_unit|O_out[27]~37_combout ;
wire \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ;
wire \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ;
wire \write_data_mux|y[27]~15_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a25 ;
wire \register_file|r_data2[25]~5_combout ;
wire \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ;
wire \register_file|r_data1[25]~5_combout ;
wire \alu_unit|O_out[25]~6_combout ;
wire \alu_unit|_~13_sumout ;
wire \alu_unit|O_out[25]~32_combout ;
wire \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ;
wire \write_data_mux|y[25]~9_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a23 ;
wire \register_file|r_data2[23]~7_combout ;
wire \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ;
wire \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ;
wire \register_file|r_data1[23]~8_combout ;
wire \alu_unit|O_out[23]~8_combout ;
wire \alu_unit|_~21_sumout ;
wire \alu_unit|O_out[23]~34_combout ;
wire \write_data_mux|y[23]~11_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a22 ;
wire \register_file|r_data2[22]~6_combout ;
wire \alu_b_mux|y[22]~3_combout ;
wire \register_file|r_data1[22]~6_combout ;
wire \alu_unit|O_out[22]~7_combout ;
wire \alu_unit|_~17_sumout ;
wire \alu_unit|O_out[22]~33_combout ;
wire \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ;
wire \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ;
wire \write_data_mux|y[22]~10_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a21 ;
wire \register_file|r_data2[21]~10_combout ;
wire \alu_b_mux|y[21]~7_combout ;
wire \register_file|r_data1[21]~12_combout ;
wire \alu_unit|O_out[21]~11_combout ;
wire \alu_unit|_~29_sumout ;
wire \alu_unit|O_out[21]~36_combout ;
wire \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ;
wire \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ;
wire \write_data_mux|y[21]~14_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a20 ;
wire \register_file|r_data2[20]~9_combout ;
wire \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 ;
wire \alu_unit|_~25_sumout ;
wire \register_file|r_data1[20]~10_combout ;
wire \alu_unit|O_out[20]~10_combout ;
wire \alu_unit|O_out[20]~30_combout ;
wire \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 ;
wire \write_data_mux|y[20]~13_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a19 ;
wire \register_file|r_data2[19]~18_combout ;
wire \alu_b_mux|y[19]~15_combout ;
wire \register_file|r_data1[19]~23_combout ;
wire \alu_unit|O_out[19]~19_combout ;
wire \alu_unit|_~61_sumout ;
wire \alu_unit|O_out[19]~44_combout ;
wire \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ;
wire \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ;
wire \write_data_mux|y[19]~22_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a2 ;
wire \register_file|r_data2[2]~22_combout ;
wire \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 ;
wire \register_file|r_data1[18]~22_combout ;
wire \alu_unit|O_out[18]~18_combout ;
wire \alu_unit|_~57_sumout ;
wire \alu_unit|O_out[18]~43_combout ;
wire \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ;
wire \write_data_mux|y[18]~21_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a17 ;
wire \register_file|r_data1[17]~45_combout ;
wire \alu_unit|_~45_sumout ;
wire \register_file|r_data1[17]~18_combout ;
wire \alu_unit|O_out[17]~15_combout ;
wire \alu_unit|O_out[17]~40_combout ;
wire \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ;
wire \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ;
wire \write_data_mux|y[17]~18_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a11 ;
wire \register_file|r_data1[11]~35_combout ;
wire \alu_unit|O_out[11]~53_combout ;
wire \alu_unit|_~109_sumout ;
wire \alu_unit|O_out[11]~54_combout ;
wire \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 ;
wire \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 ;
wire \register_file|r_data1[16]~17_combout ;
wire \alu_unit|O_out[16]~14_combout ;
wire \alu_unit|_~41_sumout ;
wire \alu_unit|O_out[16]~39_combout ;
wire \write_data_mux|y[16]~17_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a9 ;
wire \register_file|r_data1[9]~33_combout ;
wire \alu_unit|O_out[9]~49_combout ;
wire \alu_unit|_~101_sumout ;
wire \alu_unit|O_out[9]~50_combout ;
wire \register_file|r_data2[15]~42_combout ;
wire \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ;
wire \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ;
wire \alu_unit|_~77_sumout ;
wire \alu_unit|Equal4~0_combout ;
wire \alu_unit|Equal3~0_combout ;
wire \alu_unit|Equal2~0_combout ;
wire \write_data_mux|y[12]~44_combout ;
wire \write_data_mux|y[15]~52_combout ;
wire \write_data_mux|y[15]~53_combout ;
wire \data_mem|Equal0~6_combout ;
wire \data_mem|Equal0~0_combout ;
wire \alu_b_mux|y[31]~0_combout ;
wire \alu_unit|_~6 ;
wire \alu_unit|_~7 ;
wire \alu_unit|_~1_sumout ;
wire \data_mem|Equal0~1_combout ;
wire \data_mem|Equal0~2_combout ;
wire \data_mem|Equal0~3_combout ;
wire \data_mem|Equal0~11_combout ;
wire \write_data_mux|y[15]~54_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a14 ;
wire \register_file|r_data1[14]~37_combout ;
wire \alu_unit|_~117_sumout ;
wire \write_data_mux|y[14]~45_combout ;
wire \write_data_mux|y[14]~46_combout ;
wire \register_file|r_data2[5]~26_combout ;
wire \register_file|r_data2[6]~27_combout ;
wire \register_file|r_data2[7]~28_combout ;
wire \register_file|r_data2[13]~41_combout ;
wire \register_file|r_data2[14]~40_combout ;
wire \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ;
wire \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ;
wire \write_data_mux|y[14]~47_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a13 ;
wire \register_file|r_data1[13]~38_combout ;
wire \alu_unit|_~121_sumout ;
wire \write_data_mux|y[13]~55_combout ;
wire \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ;
wire \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ;
wire \write_data_mux|y[13]~48_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a12 ;
wire \register_file|r_data2[12]~35_combout ;
wire \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \write_data_mux|y[12]~49_combout ;
wire \alu_unit|_~125_sumout ;
wire \write_data_mux|y[12]~50_combout ;
wire \write_data_mux|y[12]~51_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a8 ;
wire \register_file|r_data1[8]~34_combout ;
wire \alu_unit|_~105_sumout ;
wire \alu_unit|O_out[8]~51_combout ;
wire \alu_unit|O_out[8]~52_combout ;
wire \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 ;
wire \alu_unit|_~9_sumout ;
wire \alu_unit|O_out[24]~31_combout ;
wire \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 ;
wire \write_data_mux|y[24]~8_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a24 ;
wire \register_file|r_data2[24]~4_combout ;
wire \alu_b_mux|y[24]~1_combout ;
wire \register_file|r_data1[24]~3_combout ;
wire \alu_unit|O_out[24]~5_combout ;
wire \data_mem|Equal0~8_combout ;
wire \data_mem|data_seg|mem3~0_combout ;
wire \alu_unit|_~81_sumout ;
wire \data_mem|data_seg|mem3~1_combout ;
wire \alu_unit|O_out~26_combout ;
wire \register_file|r_data1[29]~19_combout ;
wire \alu_unit|O_out~27_combout ;
wire \alu_unit|O_out~24_combout ;
wire \alu_unit|O_out~28_combout ;
wire \alu_unit|O_out~29_combout ;
wire \alu_unit|_~73_sumout ;
wire \alu_unit|O_out~25_combout ;
wire \alu_unit|LessThan1~20_combout ;
wire \alu_unit|LessThan1~24_combout ;
wire \alu_unit|LessThan1~22_combout ;
wire \alu_unit|LessThan1~23_combout ;
wire \alu_unit|LessThan1~21_combout ;
wire \alu_unit|LessThan1~19_combout ;
wire \alu_unit|LessThan1~25_combout ;
wire \alu_unit|LessThan1~26_combout ;
wire \alu_unit|LessThan1~17_combout ;
wire \alu_unit|LessThan1~18_combout ;
wire \alu_unit|LessThan1~38_combout ;
wire \alu_unit|LessThan1~36_combout ;
wire \alu_unit|LessThan1~37_combout ;
wire \alu_unit|LessThan1~39_combout ;
wire \alu_unit|LessThan1~35_combout ;
wire \alu_unit|LessThan1~34_combout ;
wire \alu_unit|LessThan1~40_combout ;
wire \alu_unit|LessThan1~41_combout ;
wire \alu_unit|LessThan1~27_combout ;
wire \alu_unit|LessThan1~30_combout ;
wire \alu_unit|LessThan1~28_combout ;
wire \alu_unit|LessThan1~29_combout ;
wire \alu_unit|LessThan1~31_combout ;
wire \alu_unit|LessThan1~32_combout ;
wire \alu_unit|LessThan1~33_combout ;
wire \alu_unit|LessThan1~7_combout ;
wire \alu_unit|LessThan1~3_combout ;
wire \alu_unit|LessThan1~6_combout ;
wire \register_file|r_data1[5]~30_combout ;
wire \alu_unit|LessThan1~2_combout ;
wire \alu_unit|LessThan1~8_combout ;
wire \alu_unit|LessThan1~14_combout ;
wire \alu_unit|LessThan1~15_combout ;
wire \alu_unit|LessThan1~4_combout ;
wire \alu_unit|LessThan1~5_combout ;
wire \alu_unit|LessThan1~9_combout ;
wire \alu_unit|LessThan1~10_combout ;
wire \alu_unit|LessThan1~0_combout ;
wire \alu_unit|LessThan1~1_combout ;
wire \alu_unit|LessThan1~11_combout ;
wire \alu_unit|LessThan1~12_combout ;
wire \alu_unit|LessThan1~13_combout ;
wire \alu_unit|LessThan1~16_combout ;
wire \alu_unit|LessThan1~42_combout ;
wire \register_file|r_data1[26]~16_combout ;
wire \alu_unit|LessThan1~44_combout ;
wire \alu_unit|LessThan1~43_combout ;
wire \alu_unit|LessThan1~46_combout ;
wire \alu_unit|LessThan1~47_combout ;
wire \alu_unit|LessThan1~45_combout ;
wire \alu_unit|LessThan1~48_combout ;
wire \alu_unit|LessThan1~49_combout ;
wire \data_mem|data_seg|mem3~2_combout ;
wire \data_mem|data_seg|mem3~3_combout ;
wire \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ;
wire \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ;
wire \write_data_mux|y[11]~42_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a10 ;
wire \register_file|r_data1[10]~36_combout ;
wire \alu_unit|_~113_sumout ;
wire \alu_unit|O_out[10]~55_combout ;
wire \alu_unit|O_out[10]~56_combout ;
wire \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 ;
wire \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ;
wire \write_data_mux|y[10]~43_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a29 ;
wire \register_file|r_data1[29]~46_combout ;
wire \alu_unit|_~53_sumout ;
wire \alu_unit|O_out[29]~41_combout ;
wire \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ;
wire \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ;
wire \write_data_mux|y[29]~19_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a29 ;
wire \register_file|r_data2[29]~15_combout ;
wire \alu_b_mux|y[29]~12_combout ;
wire \alu_unit|O_out[29]~16_combout ;
wire \data_mem|Equal2~6_combout ;
wire \data_mem|Equal2~7_combout ;
wire \data_mem|Equal2~0_combout ;
wire \data_mem|Equal2~9_combout ;
wire \data_mem|Equal2~1_combout ;
wire \data_mem|Equal2~4_combout ;
wire \alu_unit|_~33_sumout ;
wire \data_mem|Equal2~5_combout ;
wire \data_mem|Equal1~0_combout ;
wire \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 ;
wire \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 ;
wire \write_data_mux|y[9]~40_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a7 ;
wire \register_file|r_data1[7]~28_combout ;
wire \alu_unit|_~97_sumout ;
wire \alu_unit|O_out[7]~57_combout ;
wire \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ;
wire \alu_unit|O_out[26]~38_combout ;
wire \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ;
wire \write_data_mux|y[26]~16_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a26 ;
wire \register_file|r_data2[26]~12_combout ;
wire \alu_b_mux|y[26]~9_combout ;
wire \alu_unit|O_out[26]~13_combout ;
wire \data_mem|Equal0~4_combout ;
wire \data_mem|Equal0~5_combout ;
wire \write_data_mux|y[0]~6_combout ;
wire \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ;
wire \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 ;
wire \write_data_mux|y[8]~41_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a6 ;
wire \register_file|r_data1[6]~31_combout ;
wire \alu_unit|_~93_sumout ;
wire \alu_unit|O_out[6]~61_combout ;
wire \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ;
wire \data_mem|Equal2~10_combout ;
wire \write_data_mux|y[2]~24_combout ;
wire \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ;
wire \serial_in[7]~input_o ;
wire \write_data_mux|y[7]~38_combout ;
wire \write_data_mux|y[7]~39_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a4 ;
wire \register_file|r_data2[4]~24_combout ;
wire \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ;
wire \serial_in[6]~input_o ;
wire \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 ;
wire \write_data_mux|y[6]~36_combout ;
wire \write_data_mux|y[6]~37_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a5 ;
wire \alu_b_mux|y[5]~19_combout ;
wire \alu_unit|_~89_sumout ;
wire \alu_unit|O_out[5]~65_combout ;
wire \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ;
wire \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 ;
wire \serial_in[5]~input_o ;
wire \write_data_mux|y[5]~34_combout ;
wire \write_data_mux|y[5]~35_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a4 ;
wire \register_file|r_data1[4]~32_combout ;
wire \alu_unit|O_out[4]~47_combout ;
wire \alu_unit|_~85_sumout ;
wire \alu_unit|O_out[4]~48_combout ;
wire \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \serial_in[4]~input_o ;
wire \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \write_data_mux|y[4]~32_combout ;
wire \write_data_mux|y[4]~33_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a3 ;
wire \register_file|r_data1[3]~25_combout ;
wire \alu_unit|O_out[3]~22_combout ;
wire \alu_unit|_~69_sumout ;
wire \alu_unit|O_out[3]~23_combout ;
wire \write_data_mux|y[7]~23_combout ;
wire \data_mem|Equal0~9_combout ;
wire \data_mem|Equal0~10_combout ;
wire \write_data_mux|y[2]~26_combout ;
wire \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ;
wire \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ;
wire \serial_in[3]~input_o ;
wire \write_data_mux|y[3]~28_combout ;
wire \write_data_mux|y[3]~29_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a2 ;
wire \register_file|r_data1[2]~24_combout ;
wire \alu_unit|_~65_sumout ;
wire \alu_unit|O_out[2]~20_combout ;
wire \alu_unit|O_out[2]~21_combout ;
wire \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ;
wire \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 ;
wire \serial_in[2]~input_o ;
wire \write_data_mux|y[2]~25_combout ;
wire \write_data_mux|y[2]~27_combout ;
wire \register_file|regs_rtl_1|auto_generated|ram_block1a1 ;
wire \register_file|r_data2[1]~21_combout ;
wire \alu_unit|O_out[1]~45_combout ;
wire \alu_unit|O_out[1]~46_combout ;
wire \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \serial_in[1]~input_o ;
wire \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \write_data_mux|y[1]~30_combout ;
wire \write_data_mux|y[1]~31_combout ;
wire \register_file|regs_rtl_0|auto_generated|ram_block1a31 ;
wire \register_file|r_data1[31]~0_combout ;
wire \register_file|r_data1[31]~1_combout ;
wire \alu_unit|O_out[31]~3_combout ;
wire \alu_unit|O_out[31]~4_combout ;
wire \data_mem|Equal2~2_combout ;
wire \data_mem|Equal2~8_combout ;
wire \data_mem|stack_seg|mem3~0_combout ;
wire \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \serial_in[0]~input_o ;
wire \serial_ready_in~input_o ;
wire \serial_valid_in~input_o ;
wire \write_data_mux|y[0]~3_combout ;
wire \write_data_mux|y[0]~0_combout ;
wire \write_data_mux|y[0]~4_combout ;
wire \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \data_mem|Equal0~7_combout ;
wire \write_data_mux|y[0]~2_combout ;
wire \write_data_mux|y[0]~1_combout ;
wire \write_data_mux|y[0]~5_combout ;
wire \register_file|r_data2[0]~0_combout ;
wire \register_file|r_data2[0]~2_combout ;
wire \data_mem|ser|sbyte[0]~feeder_combout ;
wire \data_mem|Equal2~3_combout ;
wire \data_mem|ser|sbyte~0_combout ;
wire \data_mem|ser|sbyte[3]~1_combout ;
wire \data_mem|ser|sbyte[7]~feeder_combout ;
wire \data_mem|ser|sbyte~2_combout ;
wire \data_mem|ser|write_en~q ;
wire [7:0] \data_mem|ser|sbyte ;
wire [31:0] \pc|pc_out ;
wire [31:0] \instruction_memory|out ;
wire [0:42] \register_file|regs_rtl_0_bypass ;
wire [0:42] \register_file|regs_rtl_1_bypass ;

wire [39:0] \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [9:0] \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [9:0] \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [9:0] \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [9:0] \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [9:0] \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [9:0] \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;

assign \register_file|regs_rtl_1|auto_generated|ram_block1a0~portbdataout  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a1  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a2  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a3  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a4  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a5  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a6  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a7  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a8  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a9  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a10  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a11  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a12  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a13  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a14  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a15  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a16  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a17  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a18  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a19  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a20  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a21  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a22  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a23  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a24  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a25  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a26  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a27  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a28  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a29  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a30  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \register_file|regs_rtl_1|auto_generated|ram_block1a31  = \register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \register_file|regs_rtl_0|auto_generated|ram_block1a0~portbdataout  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a1  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a2  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a3  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a4  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a5  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a6  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a7  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a8  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a9  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a10  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a11  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a12  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a13  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a14  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a15  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a16  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a17  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a18  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a19  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a20  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a21  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a22  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a23  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a24  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a25  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a26  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a27  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a28  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a29  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a30  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \register_file|regs_rtl_0|auto_generated|ram_block1a31  = \register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];

assign \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];

assign \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];
assign \data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [9];

assign \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];
assign \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [9];

assign \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];
assign \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [4];
assign \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [5];
assign \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [6];
assign \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [7];
assign \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [8];
assign \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6  = \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [9];

assign \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];
assign \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [4];
assign \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [5];
assign \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [6];
assign \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [7];
assign \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [8];
assign \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6  = \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [9];

assign \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4~portbdataout  = \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7  = \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

assign \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4~portbdataout  = \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7  = \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \serial_out[0]~output (
	.i(\data_mem|ser|sbyte [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[0]),
	.obar());
// synopsys translate_off
defparam \serial_out[0]~output .bus_hold = "false";
defparam \serial_out[0]~output .open_drain_output = "false";
defparam \serial_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \serial_out[1]~output (
	.i(\data_mem|ser|sbyte [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[1]),
	.obar());
// synopsys translate_off
defparam \serial_out[1]~output .bus_hold = "false";
defparam \serial_out[1]~output .open_drain_output = "false";
defparam \serial_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N22
cyclonev_io_obuf \serial_out[2]~output (
	.i(\data_mem|ser|sbyte [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[2]),
	.obar());
// synopsys translate_off
defparam \serial_out[2]~output .bus_hold = "false";
defparam \serial_out[2]~output .open_drain_output = "false";
defparam \serial_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \serial_out[3]~output (
	.i(\data_mem|ser|sbyte [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[3]),
	.obar());
// synopsys translate_off
defparam \serial_out[3]~output .bus_hold = "false";
defparam \serial_out[3]~output .open_drain_output = "false";
defparam \serial_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \serial_out[4]~output (
	.i(\data_mem|ser|sbyte [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[4]),
	.obar());
// synopsys translate_off
defparam \serial_out[4]~output .bus_hold = "false";
defparam \serial_out[4]~output .open_drain_output = "false";
defparam \serial_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \serial_out[5]~output (
	.i(\data_mem|ser|sbyte [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[5]),
	.obar());
// synopsys translate_off
defparam \serial_out[5]~output .bus_hold = "false";
defparam \serial_out[5]~output .open_drain_output = "false";
defparam \serial_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \serial_out[6]~output (
	.i(\data_mem|ser|sbyte [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[6]),
	.obar());
// synopsys translate_off
defparam \serial_out[6]~output .bus_hold = "false";
defparam \serial_out[6]~output .open_drain_output = "false";
defparam \serial_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \serial_out[7]~output (
	.i(\data_mem|ser|sbyte [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_out[7]),
	.obar());
// synopsys translate_off
defparam \serial_out[7]~output .bus_hold = "false";
defparam \serial_out[7]~output .open_drain_output = "false";
defparam \serial_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \serial_rden_out~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_rden_out),
	.obar());
// synopsys translate_off
defparam \serial_rden_out~output .bus_hold = "false";
defparam \serial_rden_out~output .open_drain_output = "false";
defparam \serial_rden_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N22
cyclonev_io_obuf \serial_wren_out~output (
	.i(\data_mem|ser|write_en~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(serial_wren_out),
	.obar());
// synopsys translate_off
defparam \serial_wren_out~output .bus_hold = "false";
defparam \serial_wren_out~output .open_drain_output = "false";
defparam \serial_wren_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X54_Y18_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N61
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y15_N35
dffeas \pc|pc_out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_adder|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_out[3] .is_wysiwyg = "true";
defparam \pc|pc_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N30
cyclonev_lcell_comb \pc_adder|Add0~1 (
// Equation(s):
// \pc_adder|Add0~1_sumout  = SUM(( \pc|pc_out [2] ) + ( VCC ) + ( !VCC ))
// \pc_adder|Add0~2  = CARRY(( \pc|pc_out [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|pc_out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~1_sumout ),
	.cout(\pc_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~1 .extended_lut = "off";
defparam \pc_adder|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \pc_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y15_N32
dffeas \pc|pc_out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_adder|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_out[2] .is_wysiwyg = "true";
defparam \pc|pc_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N33
cyclonev_lcell_comb \pc_adder|Add0~5 (
// Equation(s):
// \pc_adder|Add0~5_sumout  = SUM(( \pc|pc_out [3] ) + ( GND ) + ( \pc_adder|Add0~2  ))
// \pc_adder|Add0~6  = CARRY(( \pc|pc_out [3] ) + ( GND ) + ( \pc_adder|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|pc_out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~5_sumout ),
	.cout(\pc_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~5 .extended_lut = "off";
defparam \pc_adder|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y15_N41
dffeas \pc|pc_out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_adder|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_out[5] .is_wysiwyg = "true";
defparam \pc|pc_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N36
cyclonev_lcell_comb \pc_adder|Add0~9 (
// Equation(s):
// \pc_adder|Add0~9_sumout  = SUM(( \pc|pc_out [4] ) + ( GND ) + ( \pc_adder|Add0~6  ))
// \pc_adder|Add0~10  = CARRY(( \pc|pc_out [4] ) + ( GND ) + ( \pc_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|pc_out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~9_sumout ),
	.cout(\pc_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~9 .extended_lut = "off";
defparam \pc_adder|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y15_N38
dffeas \pc|pc_out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_adder|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_out[4] .is_wysiwyg = "true";
defparam \pc|pc_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N39
cyclonev_lcell_comb \pc_adder|Add0~13 (
// Equation(s):
// \pc_adder|Add0~13_sumout  = SUM(( \pc|pc_out [5] ) + ( GND ) + ( \pc_adder|Add0~10  ))
// \pc_adder|Add0~14  = CARRY(( \pc|pc_out [5] ) + ( GND ) + ( \pc_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|pc_out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~13_sumout ),
	.cout(\pc_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~13 .extended_lut = "off";
defparam \pc_adder|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N54
cyclonev_lcell_comb \instruction_memory|rom~8 (
// Equation(s):
// \instruction_memory|rom~8_combout  = ( \pc_adder|Add0~1_sumout  & ( (!\pc_adder|Add0~13_sumout  & !\pc_adder|Add0~9_sumout ) ) ) # ( !\pc_adder|Add0~1_sumout  & ( (!\pc_adder|Add0~13_sumout  & (!\pc_adder|Add0~5_sumout  $ (!\pc_adder|Add0~9_sumout ))) ) )

	.dataa(!\pc_adder|Add0~5_sumout ),
	.datab(!\pc_adder|Add0~13_sumout ),
	.datac(!\pc_adder|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_adder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~8 .extended_lut = "off";
defparam \instruction_memory|rom~8 .lut_mask = 64'h48484848C0C0C0C0;
defparam \instruction_memory|rom~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y15_N44
dffeas \pc|pc_out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_adder|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_out[6] .is_wysiwyg = "true";
defparam \pc|pc_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N42
cyclonev_lcell_comb \pc_adder|Add0~17 (
// Equation(s):
// \pc_adder|Add0~17_sumout  = SUM(( \pc|pc_out [6] ) + ( GND ) + ( \pc_adder|Add0~14  ))
// \pc_adder|Add0~18  = CARRY(( \pc|pc_out [6] ) + ( GND ) + ( \pc_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|pc_out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~17_sumout ),
	.cout(\pc_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~17 .extended_lut = "off";
defparam \pc_adder|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y15_N53
dffeas \pc|pc_out[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_adder|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_out[9] .is_wysiwyg = "true";
defparam \pc|pc_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N45
cyclonev_lcell_comb \pc_adder|Add0~21 (
// Equation(s):
// \pc_adder|Add0~21_sumout  = SUM(( \pc|pc_out [7] ) + ( GND ) + ( \pc_adder|Add0~18  ))
// \pc_adder|Add0~22  = CARRY(( \pc|pc_out [7] ) + ( GND ) + ( \pc_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|pc_out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~21_sumout ),
	.cout(\pc_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~21 .extended_lut = "off";
defparam \pc_adder|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y15_N47
dffeas \pc|pc_out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_adder|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_out[7] .is_wysiwyg = "true";
defparam \pc|pc_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N48
cyclonev_lcell_comb \pc_adder|Add0~25 (
// Equation(s):
// \pc_adder|Add0~25_sumout  = SUM(( \pc|pc_out [8] ) + ( GND ) + ( \pc_adder|Add0~22  ))
// \pc_adder|Add0~26  = CARRY(( \pc|pc_out [8] ) + ( GND ) + ( \pc_adder|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|pc_out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~25_sumout ),
	.cout(\pc_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~25 .extended_lut = "off";
defparam \pc_adder|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y15_N50
dffeas \pc|pc_out[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\pc_adder|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\reset~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_out[8] .is_wysiwyg = "true";
defparam \pc|pc_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N51
cyclonev_lcell_comb \pc_adder|Add0~29 (
// Equation(s):
// \pc_adder|Add0~29_sumout  = SUM(( \pc|pc_out [9] ) + ( GND ) + ( \pc_adder|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|pc_out [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_adder|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_adder|Add0~29 .extended_lut = "off";
defparam \pc_adder|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N24
cyclonev_lcell_comb \instruction_memory|out~2 (
// Equation(s):
// \instruction_memory|out~2_combout  = ( !\pc_adder|Add0~21_sumout  & ( !\pc_adder|Add0~25_sumout  & ( (\instruction_memory|rom~8_combout  & (!\pc_adder|Add0~17_sumout  & (!\reset~input_o  & !\pc_adder|Add0~29_sumout ))) ) ) )

	.dataa(!\instruction_memory|rom~8_combout ),
	.datab(!\pc_adder|Add0~17_sumout ),
	.datac(!\reset~input_o ),
	.datad(!\pc_adder|Add0~29_sumout ),
	.datae(!\pc_adder|Add0~21_sumout ),
	.dataf(!\pc_adder|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|out~2 .extended_lut = "off";
defparam \instruction_memory|out~2 .lut_mask = 64'h4000000000000000;
defparam \instruction_memory|out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y15_N26
dffeas \instruction_memory|out[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_memory|out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|out[21] .is_wysiwyg = "true";
defparam \instruction_memory|out[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y16_N27
cyclonev_lcell_comb \instruction_memory|rom~2 (
// Equation(s):
// \instruction_memory|rom~2_combout  = ( !\pc_adder|Add0~29_sumout  & ( !\pc_adder|Add0~21_sumout  & ( !\pc_adder|Add0~25_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_adder|Add0~25_sumout ),
	.datad(gnd),
	.datae(!\pc_adder|Add0~29_sumout ),
	.dataf(!\pc_adder|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~2 .extended_lut = "off";
defparam \instruction_memory|rom~2 .lut_mask = 64'hF0F0000000000000;
defparam \instruction_memory|rom~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N36
cyclonev_lcell_comb \instruction_memory|rom~3 (
// Equation(s):
// \instruction_memory|rom~3_combout  = ( \instruction_memory|rom~2_combout  & ( \pc_adder|Add0~9_sumout  & ( (!\pc_adder|Add0~17_sumout  & (((\pc_adder|Add0~13_sumout ) # (\pc_adder|Add0~5_sumout )) # (\pc_adder|Add0~1_sumout ))) # (\pc_adder|Add0~17_sumout 
//  & (((!\pc_adder|Add0~13_sumout )))) ) ) ) # ( \instruction_memory|rom~2_combout  & ( !\pc_adder|Add0~9_sumout  & ( (!\pc_adder|Add0~17_sumout  & (((!\pc_adder|Add0~1_sumout  & !\pc_adder|Add0~5_sumout )) # (\pc_adder|Add0~13_sumout ))) # 
// (\pc_adder|Add0~17_sumout  & ((!\pc_adder|Add0~1_sumout ) # ((!\pc_adder|Add0~5_sumout ) # (!\pc_adder|Add0~13_sumout )))) ) ) )

	.dataa(!\pc_adder|Add0~1_sumout ),
	.datab(!\pc_adder|Add0~5_sumout ),
	.datac(!\pc_adder|Add0~17_sumout ),
	.datad(!\pc_adder|Add0~13_sumout ),
	.datae(!\instruction_memory|rom~2_combout ),
	.dataf(!\pc_adder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~3 .extended_lut = "off";
defparam \instruction_memory|rom~3 .lut_mask = 64'h00008FFE00007FF0;
defparam \instruction_memory|rom~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N38
dffeas \instruction_memory|out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_memory|rom~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|out[5] .is_wysiwyg = "true";
defparam \instruction_memory|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N57
cyclonev_lcell_comb \instruction_memory|rom~1 (
// Equation(s):
// \instruction_memory|rom~1_combout  = ( \pc_adder|Add0~17_sumout  & ( (\pc_adder|Add0~13_sumout  & \pc_adder|Add0~9_sumout ) ) ) # ( !\pc_adder|Add0~17_sumout  & ( (!\pc_adder|Add0~13_sumout  & ((!\pc_adder|Add0~5_sumout ) # (!\pc_adder|Add0~9_sumout ))) ) 
// )

	.dataa(!\pc_adder|Add0~5_sumout ),
	.datab(!\pc_adder|Add0~13_sumout ),
	.datac(gnd),
	.datad(!\pc_adder|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\pc_adder|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~1 .extended_lut = "off";
defparam \instruction_memory|rom~1 .lut_mask = 64'hCC88CC8800330033;
defparam \instruction_memory|rom~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N42
cyclonev_lcell_comb \instruction_memory|out~1 (
// Equation(s):
// \instruction_memory|out~1_combout  = ( !\reset~input_o  & ( !\instruction_memory|rom~1_combout  & ( (!\pc_adder|Add0~21_sumout  & (!\pc_adder|Add0~25_sumout  & (!\pc_adder|Add0~29_sumout  & !\pc_adder|Add0~1_sumout ))) ) ) )

	.dataa(!\pc_adder|Add0~21_sumout ),
	.datab(!\pc_adder|Add0~25_sumout ),
	.datac(!\pc_adder|Add0~29_sumout ),
	.datad(!\pc_adder|Add0~1_sumout ),
	.datae(!\reset~input_o ),
	.dataf(!\instruction_memory|rom~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|out~1 .extended_lut = "off";
defparam \instruction_memory|out~1 .lut_mask = 64'h8000000000000000;
defparam \instruction_memory|out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N20
dffeas \instruction_memory|out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|out~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|out[2] .is_wysiwyg = "true";
defparam \instruction_memory|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N45
cyclonev_lcell_comb \CU|WideOr2~0 (
// Equation(s):
// \CU|WideOr2~0_combout  = ( !\instruction_memory|out [2] & ( !\instruction_memory|out [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instruction_memory|out [5]),
	.datae(gnd),
	.dataf(!\instruction_memory|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU|WideOr2~0 .extended_lut = "off";
defparam \CU|WideOr2~0 .lut_mask = 64'hFF00FF0000000000;
defparam \CU|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N48
cyclonev_lcell_comb \write_reg_mux|y[4]~2 (
// Equation(s):
// \write_reg_mux|y[4]~2_combout  = ( \CU|WideOr2~0_combout  & ( \instruction_memory|out [21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory|out [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CU|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg_mux|y[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg_mux|y[4]~2 .extended_lut = "off";
defparam \write_reg_mux|y[4]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \write_reg_mux|y[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N2
dffeas \register_file|regs_rtl_1_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_reg_mux|y[4]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y16_N12
cyclonev_lcell_comb \instruction_memory|rom~0 (
// Equation(s):
// \instruction_memory|rom~0_combout  = ( \pc_adder|Add0~13_sumout  & ( \pc_adder|Add0~1_sumout  & ( (\pc_adder|Add0~5_sumout ) # (\pc_adder|Add0~9_sumout ) ) ) ) # ( \pc_adder|Add0~13_sumout  & ( !\pc_adder|Add0~1_sumout  & ( \pc_adder|Add0~9_sumout  ) ) )

	.dataa(!\pc_adder|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\pc_adder|Add0~5_sumout ),
	.datad(gnd),
	.datae(!\pc_adder|Add0~13_sumout ),
	.dataf(!\pc_adder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~0 .extended_lut = "off";
defparam \instruction_memory|rom~0 .lut_mask = 64'h0000555500005F5F;
defparam \instruction_memory|rom~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y16_N33
cyclonev_lcell_comb \instruction_memory|out~0 (
// Equation(s):
// \instruction_memory|out~0_combout  = ( !\pc_adder|Add0~29_sumout  & ( \instruction_memory|rom~0_combout  & ( (!\reset~input_o  & (!\pc_adder|Add0~17_sumout  & (!\pc_adder|Add0~25_sumout  & !\pc_adder|Add0~21_sumout ))) ) ) ) # ( !\pc_adder|Add0~29_sumout  
// & ( !\instruction_memory|rom~0_combout  & ( (!\reset~input_o  & (!\pc_adder|Add0~25_sumout  & !\pc_adder|Add0~21_sumout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\pc_adder|Add0~17_sumout ),
	.datac(!\pc_adder|Add0~25_sumout ),
	.datad(!\pc_adder|Add0~21_sumout ),
	.datae(!\pc_adder|Add0~29_sumout ),
	.dataf(!\instruction_memory|rom~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|out~0 .extended_lut = "off";
defparam \instruction_memory|out~0 .lut_mask = 64'hA000000080000000;
defparam \instruction_memory|out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N38
dffeas \instruction_memory|out[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|out[11] .is_wysiwyg = "true";
defparam \instruction_memory|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N21
cyclonev_lcell_comb \write_reg_mux|y[1]~1 (
// Equation(s):
// \write_reg_mux|y[1]~1_combout  = ( !\CU|WideOr2~0_combout  & ( \instruction_memory|out [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CU|WideOr2~0_combout ),
	.dataf(!\instruction_memory|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg_mux|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg_mux|y[1]~1 .extended_lut = "off";
defparam \write_reg_mux|y[1]~1 .lut_mask = 64'h00000000FFFF0000;
defparam \write_reg_mux|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N25
dffeas \register_file|regs_rtl_1_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_reg_mux|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y16_N53
dffeas \register_file|regs_rtl_1_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_reg_mux|y[4]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y16_N5
dffeas \register_file|regs_rtl_1_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N42
cyclonev_lcell_comb \instruction_memory|rom~10 (
// Equation(s):
// \instruction_memory|rom~10_combout  = ( !\pc_adder|Add0~1_sumout  & ( !\pc_adder|Add0~13_sumout  & ( (!\pc_adder|Add0~17_sumout  & (!\pc_adder|Add0~5_sumout  & (\instruction_memory|rom~2_combout  & !\pc_adder|Add0~9_sumout ))) ) ) )

	.dataa(!\pc_adder|Add0~17_sumout ),
	.datab(!\pc_adder|Add0~5_sumout ),
	.datac(!\instruction_memory|rom~2_combout ),
	.datad(!\pc_adder|Add0~9_sumout ),
	.datae(!\pc_adder|Add0~1_sumout ),
	.dataf(!\pc_adder|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~10 .extended_lut = "off";
defparam \instruction_memory|rom~10 .lut_mask = 64'h0800000000000000;
defparam \instruction_memory|rom~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N44
dffeas \instruction_memory|out[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_memory|rom~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|out[22] .is_wysiwyg = "true";
defparam \instruction_memory|out[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N0
cyclonev_lcell_comb \register_file|always0~0 (
// Equation(s):
// \register_file|always0~0_combout  = ( \instruction_memory|out [21] & ( \instruction_memory|out [5] & ( (\instruction_memory|out [11] & !\instruction_memory|out [2]) ) ) ) # ( !\instruction_memory|out [21] & ( \instruction_memory|out [5] & ( 
// (\instruction_memory|out [11] & !\instruction_memory|out [2]) ) ) ) # ( \instruction_memory|out [21] & ( !\instruction_memory|out [5] & ( (!\instruction_memory|out [2]) # (\instruction_memory|out [11]) ) ) ) # ( !\instruction_memory|out [21] & ( 
// !\instruction_memory|out [5] & ( (!\instruction_memory|out [2] & ((\instruction_memory|out [22]))) # (\instruction_memory|out [2] & (\instruction_memory|out [11])) ) ) )

	.dataa(!\instruction_memory|out [11]),
	.datab(!\instruction_memory|out [22]),
	.datac(!\instruction_memory|out [2]),
	.datad(gnd),
	.datae(!\instruction_memory|out [21]),
	.dataf(!\instruction_memory|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|always0~0 .extended_lut = "off";
defparam \register_file|always0~0 .lut_mask = 64'h3535F5F550505050;
defparam \register_file|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N35
dffeas \register_file|regs_rtl_1_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N45
cyclonev_lcell_comb \register_file|regs~0 (
// Equation(s):
// \register_file|regs~0_combout  = ( \register_file|regs_rtl_1_bypass [4] & ( \register_file|regs_rtl_1_bypass [0] & ( (!\register_file|regs_rtl_1_bypass [9] & (\register_file|regs_rtl_1_bypass [3] & !\register_file|regs_rtl_1_bypass [5])) ) ) ) # ( 
// !\register_file|regs_rtl_1_bypass [4] & ( \register_file|regs_rtl_1_bypass [0] & ( (!\register_file|regs_rtl_1_bypass [9] & (!\register_file|regs_rtl_1_bypass [3] & !\register_file|regs_rtl_1_bypass [5])) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [9]),
	.datab(gnd),
	.datac(!\register_file|regs_rtl_1_bypass [3]),
	.datad(!\register_file|regs_rtl_1_bypass [5]),
	.datae(!\register_file|regs_rtl_1_bypass [4]),
	.dataf(!\register_file|regs_rtl_1_bypass [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|regs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|regs~0 .extended_lut = "off";
defparam \register_file|regs~0 .lut_mask = 64'h00000000A0000A00;
defparam \register_file|regs~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N20
dffeas \register_file|regs_rtl_1_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N27
cyclonev_lcell_comb \write_reg_mux|y[3]~0 (
// Equation(s):
// \write_reg_mux|y[3]~0_combout  = ( \instruction_memory|out [22] & ( (\instruction_memory|out [11]) # (\CU|WideOr2~0_combout ) ) ) # ( !\instruction_memory|out [22] & ( (!\CU|WideOr2~0_combout  & \instruction_memory|out [11]) ) )

	.dataa(!\CU|WideOr2~0_combout ),
	.datab(gnd),
	.datac(!\instruction_memory|out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory|out [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_reg_mux|y[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_reg_mux|y[3]~0 .extended_lut = "off";
defparam \write_reg_mux|y[3]~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \write_reg_mux|y[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N50
dffeas \register_file|regs_rtl_1_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_reg_mux|y[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N57
cyclonev_lcell_comb \register_file|r_data2[0]~1 (
// Equation(s):
// \register_file|r_data2[0]~1_combout  = ( \register_file|regs_rtl_1_bypass [7] & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [8]))) ) ) # ( !\register_file|regs_rtl_1_bypass [7] & ( 
// (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (\register_file|regs_rtl_1_bypass [8]))) ) )

	.dataa(gnd),
	.datab(!\register_file|regs~0_combout ),
	.datac(!\register_file|regs_rtl_1_bypass [8]),
	.datad(!\instruction_memory|out [11]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_1_bypass [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[0]~1 .extended_lut = "off";
defparam \register_file|r_data2[0]~1 .lut_mask = 64'h00CF00CF00FC00FC;
defparam \register_file|r_data2[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N0
cyclonev_lcell_comb \instruction_memory|rom~4 (
// Equation(s):
// \instruction_memory|rom~4_combout  = ( \pc_adder|Add0~13_sumout  & ( \pc_adder|Add0~1_sumout  & ( (\instruction_memory|rom~2_combout  & ((!\pc_adder|Add0~17_sumout ) # ((!\pc_adder|Add0~5_sumout  & !\pc_adder|Add0~9_sumout )))) ) ) ) # ( 
// !\pc_adder|Add0~13_sumout  & ( \pc_adder|Add0~1_sumout  & ( (\instruction_memory|rom~2_combout  & ((!\pc_adder|Add0~9_sumout  $ (\pc_adder|Add0~17_sumout )) # (\pc_adder|Add0~5_sumout ))) ) ) ) # ( !\pc_adder|Add0~13_sumout  & ( !\pc_adder|Add0~1_sumout  
// & ( (\instruction_memory|rom~2_combout  & (!\pc_adder|Add0~17_sumout  & (!\pc_adder|Add0~5_sumout  $ (!\pc_adder|Add0~9_sumout )))) ) ) )

	.dataa(!\pc_adder|Add0~5_sumout ),
	.datab(!\instruction_memory|rom~2_combout ),
	.datac(!\pc_adder|Add0~9_sumout ),
	.datad(!\pc_adder|Add0~17_sumout ),
	.datae(!\pc_adder|Add0~13_sumout ),
	.dataf(!\pc_adder|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~4 .extended_lut = "off";
defparam \instruction_memory|rom~4 .lut_mask = 64'h1200000031133320;
defparam \instruction_memory|rom~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y16_N53
dffeas \instruction_memory|out[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|rom~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|out[29] .is_wysiwyg = "true";
defparam \instruction_memory|out[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N30
cyclonev_lcell_comb \instruction_memory|rom~6 (
// Equation(s):
// \instruction_memory|rom~6_combout  = ( \pc_adder|Add0~1_sumout  & ( \pc_adder|Add0~13_sumout  & ( (!\pc_adder|Add0~17_sumout  & (\instruction_memory|rom~2_combout  & ((!\pc_adder|Add0~5_sumout ) # (!\pc_adder|Add0~9_sumout )))) ) ) ) # ( 
// !\pc_adder|Add0~1_sumout  & ( \pc_adder|Add0~13_sumout  & ( (\instruction_memory|rom~2_combout  & ((!\pc_adder|Add0~17_sumout ) # (!\pc_adder|Add0~9_sumout ))) ) ) ) # ( \pc_adder|Add0~1_sumout  & ( !\pc_adder|Add0~13_sumout  & ( 
// (\instruction_memory|rom~2_combout  & ((!\pc_adder|Add0~17_sumout  & (!\pc_adder|Add0~5_sumout  & \pc_adder|Add0~9_sumout )) # (\pc_adder|Add0~17_sumout  & (\pc_adder|Add0~5_sumout )))) ) ) ) # ( !\pc_adder|Add0~1_sumout  & ( !\pc_adder|Add0~13_sumout  & 
// ( (\instruction_memory|rom~2_combout  & (((\pc_adder|Add0~5_sumout  & \pc_adder|Add0~9_sumout )) # (\pc_adder|Add0~17_sumout ))) ) ) )

	.dataa(!\pc_adder|Add0~17_sumout ),
	.datab(!\pc_adder|Add0~5_sumout ),
	.datac(!\instruction_memory|rom~2_combout ),
	.datad(!\pc_adder|Add0~9_sumout ),
	.datae(!\pc_adder|Add0~1_sumout ),
	.dataf(!\pc_adder|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~6 .extended_lut = "off";
defparam \instruction_memory|rom~6 .lut_mask = 64'h050701090F0A0A08;
defparam \instruction_memory|rom~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N32
dffeas \instruction_memory|out[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_memory|rom~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|out[27] .is_wysiwyg = "true";
defparam \instruction_memory|out[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N42
cyclonev_lcell_comb \instruction_memory|rom~5 (
// Equation(s):
// \instruction_memory|rom~5_combout  = ( !\pc_adder|Add0~5_sumout  & ( (\pc_adder|Add0~17_sumout  & (!\pc_adder|Add0~13_sumout  & (\pc_adder|Add0~1_sumout  & \instruction_memory|rom~2_combout ))) ) )

	.dataa(!\pc_adder|Add0~17_sumout ),
	.datab(!\pc_adder|Add0~13_sumout ),
	.datac(!\pc_adder|Add0~1_sumout ),
	.datad(!\instruction_memory|rom~2_combout ),
	.datae(gnd),
	.dataf(!\pc_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~5 .extended_lut = "off";
defparam \instruction_memory|rom~5 .lut_mask = 64'h0004000400000000;
defparam \instruction_memory|rom~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y16_N11
dffeas \instruction_memory|out[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|rom~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|out[28] .is_wysiwyg = "true";
defparam \instruction_memory|out[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N36
cyclonev_lcell_comb \alu_unit|O_out[26]~0 (
// Equation(s):
// \alu_unit|O_out[26]~0_combout  = ( \instruction_memory|out [28] & ( (!\instruction_memory|out [5] & !\instruction_memory|out [2]) ) ) # ( !\instruction_memory|out [28] & ( (!\instruction_memory|out [5] & (!\instruction_memory|out [2] & 
// ((!\instruction_memory|out [29]) # (\instruction_memory|out [27])))) ) )

	.dataa(!\instruction_memory|out [29]),
	.datab(!\instruction_memory|out [27]),
	.datac(!\instruction_memory|out [5]),
	.datad(!\instruction_memory|out [2]),
	.datae(gnd),
	.dataf(!\instruction_memory|out [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[26]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[26]~0 .extended_lut = "off";
defparam \alu_unit|O_out[26]~0 .lut_mask = 64'hB000B000F000F000;
defparam \alu_unit|O_out[26]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N6
cyclonev_lcell_comb \instruction_memory|rom~13 (
// Equation(s):
// \instruction_memory|rom~13_combout  = ( \instruction_memory|rom~2_combout  & ( \pc_adder|Add0~9_sumout  & ( (!\pc_adder|Add0~13_sumout  & (((!\pc_adder|Add0~1_sumout  & \pc_adder|Add0~17_sumout )) # (\pc_adder|Add0~5_sumout ))) # (\pc_adder|Add0~13_sumout 
//  & (!\pc_adder|Add0~17_sumout  & ((!\pc_adder|Add0~1_sumout ) # (!\pc_adder|Add0~5_sumout )))) ) ) ) # ( \instruction_memory|rom~2_combout  & ( !\pc_adder|Add0~9_sumout  & ( (!\pc_adder|Add0~17_sumout  & (((\pc_adder|Add0~13_sumout )))) # 
// (\pc_adder|Add0~17_sumout  & ((!\pc_adder|Add0~1_sumout ) # ((!\pc_adder|Add0~5_sumout ) # (!\pc_adder|Add0~13_sumout )))) ) ) )

	.dataa(!\pc_adder|Add0~1_sumout ),
	.datab(!\pc_adder|Add0~5_sumout ),
	.datac(!\pc_adder|Add0~17_sumout ),
	.datad(!\pc_adder|Add0~13_sumout ),
	.datae(!\instruction_memory|rom~2_combout ),
	.dataf(!\pc_adder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~13 .extended_lut = "off";
defparam \instruction_memory|rom~13 .lut_mask = 64'h00000FFE00003BE0;
defparam \instruction_memory|rom~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N8
dffeas \instruction_memory|out[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_memory|rom~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|out[26] .is_wysiwyg = "true";
defparam \instruction_memory|out[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N48
cyclonev_lcell_comb \alu_unit|O_out[26]~1 (
// Equation(s):
// \alu_unit|O_out[26]~1_combout  = ( !\instruction_memory|out [2] & ( \instruction_memory|out [29] & ( (!\instruction_memory|out [5] & (!\instruction_memory|out [28] & ((\instruction_memory|out [26]) # (\instruction_memory|out [27])))) ) ) )

	.dataa(!\instruction_memory|out [5]),
	.datab(!\instruction_memory|out [27]),
	.datac(!\instruction_memory|out [26]),
	.datad(!\instruction_memory|out [28]),
	.datae(!\instruction_memory|out [2]),
	.dataf(!\instruction_memory|out [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[26]~1 .extended_lut = "off";
defparam \alu_unit|O_out[26]~1 .lut_mask = 64'h000000002A000000;
defparam \alu_unit|O_out[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N18
cyclonev_lcell_comb \alu_unit|O_out[26]~2 (
// Equation(s):
// \alu_unit|O_out[26]~2_combout  = ( !\alu_unit|O_out[26]~1_combout  & ( !\alu_unit|O_out[26]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_unit|O_out[26]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|O_out[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[26]~2 .extended_lut = "off";
defparam \alu_unit|O_out[26]~2 .lut_mask = 64'hFF00FF0000000000;
defparam \alu_unit|O_out[26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N12
cyclonev_lcell_comb \instruction_memory|rom~7 (
// Equation(s):
// \instruction_memory|rom~7_combout  = ( \instruction_memory|rom~2_combout  & ( \pc_adder|Add0~9_sumout  & ( (!\pc_adder|Add0~5_sumout  & ((!\pc_adder|Add0~1_sumout  & (!\pc_adder|Add0~17_sumout  & !\pc_adder|Add0~13_sumout )) # (\pc_adder|Add0~1_sumout  & 
// (!\pc_adder|Add0~17_sumout  $ (!\pc_adder|Add0~13_sumout ))))) ) ) ) # ( \instruction_memory|rom~2_combout  & ( !\pc_adder|Add0~9_sumout  & ( (!\pc_adder|Add0~13_sumout  & (((\pc_adder|Add0~5_sumout  & !\pc_adder|Add0~17_sumout )) # 
// (\pc_adder|Add0~1_sumout ))) ) ) )

	.dataa(!\pc_adder|Add0~1_sumout ),
	.datab(!\pc_adder|Add0~5_sumout ),
	.datac(!\pc_adder|Add0~17_sumout ),
	.datad(!\pc_adder|Add0~13_sumout ),
	.datae(!\instruction_memory|rom~2_combout ),
	.dataf(!\pc_adder|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~7 .extended_lut = "off";
defparam \instruction_memory|rom~7 .lut_mask = 64'h0000750000008440;
defparam \instruction_memory|rom~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N14
dffeas \instruction_memory|out[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_memory|rom~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|out[25] .is_wysiwyg = "true";
defparam \instruction_memory|out[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N24
cyclonev_lcell_comb \CU|ALUOp[1]~0 (
// Equation(s):
// \CU|ALUOp[1]~0_combout  = ( !\instruction_memory|out [5] & ( \instruction_memory|out [25] & ( !\instruction_memory|out [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory|out [2]),
	.datad(gnd),
	.datae(!\instruction_memory|out [5]),
	.dataf(!\instruction_memory|out [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU|ALUOp[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU|ALUOp[1]~0 .extended_lut = "off";
defparam \CU|ALUOp[1]~0 .lut_mask = 64'h00000000F0F00000;
defparam \CU|ALUOp[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N12
cyclonev_lcell_comb \instruction_memory|rom~12 (
// Equation(s):
// \instruction_memory|rom~12_combout  = ( \pc_adder|Add0~1_sumout  & ( \pc_adder|Add0~13_sumout  & ( (!\pc_adder|Add0~17_sumout  & (!\pc_adder|Add0~5_sumout  & (\instruction_memory|rom~2_combout  & \pc_adder|Add0~9_sumout ))) ) ) ) # ( 
// \pc_adder|Add0~1_sumout  & ( !\pc_adder|Add0~13_sumout  & ( (\instruction_memory|rom~2_combout  & ((!\pc_adder|Add0~17_sumout  & (\pc_adder|Add0~5_sumout  & \pc_adder|Add0~9_sumout )) # (\pc_adder|Add0~17_sumout  & ((!\pc_adder|Add0~9_sumout ))))) ) ) )

	.dataa(!\pc_adder|Add0~17_sumout ),
	.datab(!\pc_adder|Add0~5_sumout ),
	.datac(!\instruction_memory|rom~2_combout ),
	.datad(!\pc_adder|Add0~9_sumout ),
	.datae(!\pc_adder|Add0~1_sumout ),
	.dataf(!\pc_adder|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~12 .extended_lut = "off";
defparam \instruction_memory|rom~12 .lut_mask = 64'h0000050200000008;
defparam \instruction_memory|rom~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y16_N14
dffeas \instruction_memory|out[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\instruction_memory|rom~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|out[24] .is_wysiwyg = "true";
defparam \instruction_memory|out[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N57
cyclonev_lcell_comb \CU|ALUOp[0]~1 (
// Equation(s):
// \CU|ALUOp[0]~1_combout  = ( !\instruction_memory|out [5] & ( (\instruction_memory|out [24] & !\instruction_memory|out [2]) ) )

	.dataa(gnd),
	.datab(!\instruction_memory|out [24]),
	.datac(gnd),
	.datad(!\instruction_memory|out [2]),
	.datae(gnd),
	.dataf(!\instruction_memory|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU|ALUOp[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU|ALUOp[0]~1 .extended_lut = "off";
defparam \CU|ALUOp[0]~1 .lut_mask = 64'h3300330000000000;
defparam \CU|ALUOp[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N15
cyclonev_lcell_comb \instruction_memory|rom~9 (
// Equation(s):
// \instruction_memory|rom~9_combout  = ( \pc_adder|Add0~9_sumout  & ( \pc_adder|Add0~13_sumout  & ( (!\pc_adder|Add0~1_sumout  & !\pc_adder|Add0~17_sumout ) ) ) ) # ( !\pc_adder|Add0~9_sumout  & ( \pc_adder|Add0~13_sumout  & ( !\pc_adder|Add0~1_sumout  ) ) 
// ) # ( \pc_adder|Add0~9_sumout  & ( !\pc_adder|Add0~13_sumout  & ( !\pc_adder|Add0~1_sumout  ) ) ) # ( !\pc_adder|Add0~9_sumout  & ( !\pc_adder|Add0~13_sumout  & ( (!\pc_adder|Add0~17_sumout  & (\pc_adder|Add0~5_sumout )) # (\pc_adder|Add0~17_sumout  & 
// ((!\pc_adder|Add0~1_sumout ))) ) ) )

	.dataa(!\pc_adder|Add0~5_sumout ),
	.datab(!\pc_adder|Add0~1_sumout ),
	.datac(!\pc_adder|Add0~17_sumout ),
	.datad(gnd),
	.datae(!\pc_adder|Add0~9_sumout ),
	.dataf(!\pc_adder|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~9 .extended_lut = "off";
defparam \instruction_memory|rom~9 .lut_mask = 64'h5C5CCCCCCCCCC0C0;
defparam \instruction_memory|rom~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N21
cyclonev_lcell_comb \instruction_memory|out~3 (
// Equation(s):
// \instruction_memory|out~3_combout  = ( !\pc_adder|Add0~21_sumout  & ( !\pc_adder|Add0~25_sumout  & ( (!\reset~input_o  & (!\pc_adder|Add0~29_sumout  & \instruction_memory|rom~9_combout )) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\pc_adder|Add0~29_sumout ),
	.datac(!\instruction_memory|rom~9_combout ),
	.datad(gnd),
	.datae(!\pc_adder|Add0~21_sumout ),
	.dataf(!\pc_adder|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|out~3 .extended_lut = "off";
defparam \instruction_memory|out~3 .lut_mask = 64'h0808000000000000;
defparam \instruction_memory|out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y15_N17
dffeas \instruction_memory|out[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|out[15] .is_wysiwyg = "true";
defparam \instruction_memory|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N36
cyclonev_lcell_comb \CU|Decoder0~0 (
// Equation(s):
// \CU|Decoder0~0_combout  = (\instruction_memory|out [2] & !\instruction_memory|out [5])

	.dataa(gnd),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CU|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CU|Decoder0~0 .extended_lut = "off";
defparam \CU|Decoder0~0 .lut_mask = 64'h3030303030303030;
defparam \CU|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N17
dffeas \register_file|regs_rtl_1_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y15_N50
dffeas \register_file|regs_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y15_N17
dffeas \register_file|regs_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_reg_mux|y[4]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y15_N17
dffeas \register_file|regs_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|always0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y15_N41
dffeas \register_file|regs_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y15_N59
dffeas \register_file|regs_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_reg_mux|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y15_N32
dffeas \register_file|regs_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_reg_mux|y[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N12
cyclonev_lcell_comb \register_file|regs~2 (
// Equation(s):
// \register_file|regs~2_combout  = ( !\register_file|regs_rtl_0_bypass [3] & ( !\register_file|regs_rtl_0_bypass [7] & ( (\register_file|regs_rtl_0_bypass [0] & (!\register_file|regs_rtl_0_bypass [5] $ (\register_file|regs_rtl_0_bypass [6]))) ) ) )

	.dataa(gnd),
	.datab(!\register_file|regs_rtl_0_bypass [5]),
	.datac(!\register_file|regs_rtl_0_bypass [0]),
	.datad(!\register_file|regs_rtl_0_bypass [6]),
	.datae(!\register_file|regs_rtl_0_bypass [3]),
	.dataf(!\register_file|regs_rtl_0_bypass [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|regs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|regs~2 .extended_lut = "off";
defparam \register_file|regs~2 .lut_mask = 64'h0C03000000000000;
defparam \register_file|regs~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y15_N26
dffeas \register_file|regs_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_reg_mux|y[4]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y15_N23
dffeas \register_file|regs_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[2]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y15_N2
dffeas \register_file|regs_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y15_N34
dffeas \register_file|regs_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[4]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y16_N41
dffeas \register_file|regs_rtl_1_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[5]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N39
cyclonev_lcell_comb \register_file|r_data2[5]~25 (
// Equation(s):
// \register_file|r_data2[5]~25_combout  = ( \register_file|regs~0_combout  & ( (\instruction_memory|out [11] & (\register_file|regs_rtl_1_bypass [16] & (!\register_file|regs_rtl_1_bypass [8] $ (\register_file|regs_rtl_1_bypass [7])))) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [8]),
	.datab(!\instruction_memory|out [11]),
	.datac(!\register_file|regs_rtl_1_bypass [7]),
	.datad(!\register_file|regs_rtl_1_bypass [16]),
	.datae(gnd),
	.dataf(!\register_file|regs~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[5]~25 .extended_lut = "off";
defparam \register_file|r_data2[5]~25 .lut_mask = 64'h0000000000210021;
defparam \register_file|r_data2[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y16_N56
dffeas \register_file|regs_rtl_1_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[4]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N27
cyclonev_lcell_comb \register_file|regs_rtl_0_bypass[17]~feeder (
// Equation(s):
// \register_file|regs_rtl_0_bypass[17]~feeder_combout  = ( \write_data_mux|y[6]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data_mux|y[6]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|regs_rtl_0_bypass[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[17]~feeder .extended_lut = "off";
defparam \register_file|regs_rtl_0_bypass[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \register_file|regs_rtl_0_bypass[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y15_N29
dffeas \register_file|regs_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\register_file|regs_rtl_0_bypass[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y15_N44
dffeas \register_file|regs_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[7]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y13_N35
dffeas \register_file|regs_rtl_0_bypass[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[29]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y14_N38
dffeas \register_file|regs_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[10]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y15_N11
dffeas \register_file|regs_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y14_N38
dffeas \register_file|regs_rtl_1_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[12]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N11
dffeas \register_file|regs_rtl_0_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[13]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y14_N7
dffeas \register_file|regs_rtl_0_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y15_N14
dffeas \register_file|regs_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y14_N41
dffeas \register_file|regs_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[11]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y15_N59
dffeas \register_file|regs_rtl_0_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[17]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y16_N56
dffeas \register_file|regs_rtl_1_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[2]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N27
cyclonev_lcell_comb \register_file|r_data2[2]~19 (
// Equation(s):
// \register_file|r_data2[2]~19_combout  = ( \register_file|regs_rtl_1_bypass [13] & ( \register_file|regs_rtl_1_bypass [7] & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & \register_file|regs_rtl_1_bypass [8])) ) ) ) # ( 
// \register_file|regs_rtl_1_bypass [13] & ( !\register_file|regs_rtl_1_bypass [7] & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & !\register_file|regs_rtl_1_bypass [8])) ) ) )

	.dataa(!\instruction_memory|out [11]),
	.datab(!\register_file|regs~0_combout ),
	.datac(!\register_file|regs_rtl_1_bypass [8]),
	.datad(gnd),
	.datae(!\register_file|regs_rtl_1_bypass [13]),
	.dataf(!\register_file|regs_rtl_1_bypass [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[2]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[2]~19 .extended_lut = "off";
defparam \register_file|r_data2[2]~19 .lut_mask = 64'h0000101000000101;
defparam \register_file|r_data2[2]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y14_N41
dffeas \register_file|regs_rtl_1_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[19]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y16_N59
dffeas \register_file|regs_rtl_1_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[20]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y16_N26
dffeas \register_file|regs_rtl_1_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[21]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y17_N50
dffeas \register_file|regs_rtl_1_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[22]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y17_N53
dffeas \register_file|regs_rtl_1_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[23]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y17_N29
dffeas \register_file|regs_rtl_1_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[25]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y16_N29
dffeas \register_file|regs_rtl_1_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[27]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y16_N50
dffeas \register_file|regs_rtl_1_bypass[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[28]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y16_N44
dffeas \register_file|regs_rtl_1_bypass[41] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[30]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N30
cyclonev_lcell_comb \register_file|regs~1 (
// Equation(s):
// \register_file|regs~1_combout  = ( \register_file|regs_rtl_1_bypass [7] & ( (\register_file|regs~0_combout  & \register_file|regs_rtl_1_bypass [8]) ) ) # ( !\register_file|regs_rtl_1_bypass [7] & ( (\register_file|regs~0_combout  & 
// !\register_file|regs_rtl_1_bypass [8]) ) )

	.dataa(gnd),
	.datab(!\register_file|regs~0_combout ),
	.datac(gnd),
	.datad(!\register_file|regs_rtl_1_bypass [8]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_1_bypass [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|regs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|regs~1 .extended_lut = "off";
defparam \register_file|regs~1 .lut_mask = 64'h3300330000330033;
defparam \register_file|regs~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y16_N20
dffeas \register_file|regs_rtl_1_bypass[42] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[31]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y16_N0
cyclonev_ram_block \register_file|regs_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\register_file|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\register_file|always0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\write_data_mux|y[31]~7_combout ,\write_data_mux|y[30]~12_combout ,\write_data_mux|y[29]~19_combout ,\write_data_mux|y[28]~20_combout ,\write_data_mux|y[27]~15_combout ,\write_data_mux|y[26]~16_combout ,\write_data_mux|y[25]~9_combout ,
\write_data_mux|y[24]~8_combout ,\write_data_mux|y[23]~11_combout ,\write_data_mux|y[22]~10_combout ,\write_data_mux|y[21]~14_combout ,\write_data_mux|y[20]~13_combout ,\write_data_mux|y[19]~22_combout ,\write_data_mux|y[18]~21_combout ,
\write_data_mux|y[17]~18_combout ,\write_data_mux|y[16]~17_combout ,\write_data_mux|y[15]~54_combout ,\write_data_mux|y[14]~47_combout ,\write_data_mux|y[13]~48_combout ,\write_data_mux|y[12]~51_combout ,\write_data_mux|y[11]~42_combout ,
\write_data_mux|y[10]~43_combout ,\write_data_mux|y[9]~40_combout ,\write_data_mux|y[8]~41_combout ,\write_data_mux|y[7]~39_combout ,\write_data_mux|y[6]~37_combout ,\write_data_mux|y[5]~35_combout ,\write_data_mux|y[4]~33_combout ,
\write_data_mux|y[3]~29_combout ,\write_data_mux|y[2]~27_combout ,\write_data_mux|y[1]~31_combout ,\write_data_mux|y[0]~5_combout }),
	.portaaddr({\write_reg_mux|y[4]~2_combout ,\write_reg_mux|y[3]~0_combout ,\write_reg_mux|y[4]~2_combout ,\write_reg_mux|y[1]~1_combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\instruction_memory|out~0_combout ,\~GND~combout ,\instruction_memory|out~0_combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "register:register_file|altsyncram:regs_rtl_1|altsyncram_6ji1:auto_generated|ALTSYNCRAM";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \register_file|regs_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X1_Y16_N18
cyclonev_lcell_comb \register_file|r_data2[31]~3 (
// Equation(s):
// \register_file|r_data2[31]~3_combout  = ( \register_file|regs_rtl_1_bypass [42] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a31  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [42] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a31  & ( (\instruction_memory|out [11] & !\register_file|regs~1_combout ) ) ) ) # ( \register_file|regs_rtl_1_bypass [42] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a31  & ( 
// (\instruction_memory|out [11] & \register_file|regs~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory|out [11]),
	.datac(!\register_file|regs~1_combout ),
	.datad(gnd),
	.datae(!\register_file|regs_rtl_1_bypass [42]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[31]~3 .extended_lut = "off";
defparam \register_file|r_data2[31]~3 .lut_mask = 64'h0000030330303333;
defparam \register_file|r_data2[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y18_N0
cyclonev_ram_block \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\data_mem|stack_seg|mem3~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\data_mem|stack_seg|mem3~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\register_file|r_data2[31]~3_combout ,\register_file|r_data2[30]~8_combout ,\register_file|r_data2[27]~11_combout ,\register_file|r_data2[25]~5_combout ,\register_file|r_data2[24]~4_combout ,\register_file|r_data2[23]~7_combout ,
\register_file|r_data2[22]~6_combout ,\register_file|r_data2[21]~10_combout ,\register_file|r_data2[20]~9_combout ,\register_file|r_data2[0]~2_combout }),
	.portaaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/coe181.ram0_async_memory_ea4acf6d.hdl.mif";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:data_mem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_0do1:auto_generated|ALTSYNCRAM";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5A";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "D6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5";
// synopsys translate_on

// Location: M10K_X3_Y14_N0
cyclonev_ram_block \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\data_mem|data_seg|mem3~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\data_mem|data_seg|mem3~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\register_file|r_data2[31]~3_combout ,\register_file|r_data2[30]~8_combout ,\register_file|r_data2[27]~11_combout ,\register_file|r_data2[25]~5_combout ,\register_file|r_data2[24]~4_combout ,\register_file|r_data2[23]~7_combout ,
\register_file|r_data2[22]~6_combout ,\register_file|r_data2[21]~10_combout ,\register_file|r_data2[20]~9_combout ,\register_file|r_data2[0]~2_combout }),
	.portaaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/coe181.ram0_async_memory_9d7ce1cf.hdl.mif";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:data_mem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_obo1:auto_generated|ALTSYNCRAM";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 10;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 10;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5A";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "D6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5";
// synopsys translate_on

// Location: LABCELL_X1_Y16_N36
cyclonev_lcell_comb \write_data_mux|y[31]~7 (
// Equation(s):
// \write_data_mux|y[31]~7_combout  = ( \data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((!\CU|Decoder0~0_combout  & ((!\alu_unit|O_out[31]~4_combout ))) # (\CU|Decoder0~0_combout  & 
// (\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ))) # (\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((!\alu_unit|O_out[31]~4_combout  & 
// !\CU|Decoder0~0_combout )) # (\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( \data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (!\CU|Decoder0~0_combout  & ((!\alu_unit|O_out[31]~4_combout ))) # 
// (\CU|Decoder0~0_combout  & (\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 )) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (!\alu_unit|O_out[31]~4_combout  & !\CU|Decoder0~0_combout ) ) ) )

	.dataa(!\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\alu_unit|O_out[31]~4_combout ),
	.datac(!\CU|Decoder0~0_combout ),
	.datad(!\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\data_mem|Equal1~0_combout ),
	.dataf(!\write_data_mux|y[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[31]~7 .extended_lut = "off";
defparam \write_data_mux|y[31]~7 .lut_mask = 64'hC0C0C5C5C0FFC5FF;
defparam \write_data_mux|y[31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y16_N42
cyclonev_lcell_comb \register_file|r_data2[30]~8 (
// Equation(s):
// \register_file|r_data2[30]~8_combout  = ( \register_file|regs_rtl_1_bypass [41] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a30  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [41] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a30  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [8] $ (!\register_file|regs_rtl_1_bypass [7])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [41] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a30  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [8] $ (\register_file|regs_rtl_1_bypass [7])))) ) ) )

	.dataa(!\instruction_memory|out [11]),
	.datab(!\register_file|regs_rtl_1_bypass [8]),
	.datac(!\register_file|regs_rtl_1_bypass [7]),
	.datad(!\register_file|regs~0_combout ),
	.datae(!\register_file|regs_rtl_1_bypass [41]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[30]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[30]~8 .extended_lut = "off";
defparam \register_file|r_data2[30]~8 .lut_mask = 64'h0000004155145555;
defparam \register_file|r_data2[30]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N15
cyclonev_lcell_comb \register_file|regs~3 (
// Equation(s):
// \register_file|regs~3_combout  = ( \register_file|regs_rtl_0_bypass [10] & ( (\register_file|regs~2_combout  & \register_file|regs_rtl_0_bypass [9]) ) ) # ( !\register_file|regs_rtl_0_bypass [10] & ( (\register_file|regs~2_combout  & 
// !\register_file|regs_rtl_0_bypass [9]) ) )

	.dataa(!\register_file|regs~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\register_file|regs_rtl_0_bypass [9]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0_bypass [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|regs~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|regs~3 .extended_lut = "off";
defparam \register_file|regs~3 .lut_mask = 64'h5500550000550055;
defparam \register_file|regs~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y16_N2
dffeas \register_file|regs_rtl_0_bypass[41] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[30]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y15_N0
cyclonev_ram_block \register_file|regs_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\register_file|always0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\register_file|always0~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\write_data_mux|y[31]~7_combout ,\write_data_mux|y[30]~12_combout ,\write_data_mux|y[29]~19_combout ,\write_data_mux|y[28]~20_combout ,\write_data_mux|y[27]~15_combout ,\write_data_mux|y[26]~16_combout ,\write_data_mux|y[25]~9_combout ,
\write_data_mux|y[24]~8_combout ,\write_data_mux|y[23]~11_combout ,\write_data_mux|y[22]~10_combout ,\write_data_mux|y[21]~14_combout ,\write_data_mux|y[20]~13_combout ,\write_data_mux|y[19]~22_combout ,\write_data_mux|y[18]~21_combout ,
\write_data_mux|y[17]~18_combout ,\write_data_mux|y[16]~17_combout ,\write_data_mux|y[15]~54_combout ,\write_data_mux|y[14]~47_combout ,\write_data_mux|y[13]~48_combout ,\write_data_mux|y[12]~51_combout ,\write_data_mux|y[11]~42_combout ,
\write_data_mux|y[10]~43_combout ,\write_data_mux|y[9]~40_combout ,\write_data_mux|y[8]~41_combout ,\write_data_mux|y[7]~39_combout ,\write_data_mux|y[6]~37_combout ,\write_data_mux|y[5]~35_combout ,\write_data_mux|y[4]~33_combout ,
\write_data_mux|y[3]~29_combout ,\write_data_mux|y[2]~27_combout ,\write_data_mux|y[1]~31_combout ,\write_data_mux|y[0]~5_combout }),
	.portaaddr({\write_reg_mux|y[4]~2_combout ,\write_reg_mux|y[3]~0_combout ,\write_reg_mux|y[4]~2_combout ,\write_reg_mux|y[1]~1_combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\instruction_memory|out~3_combout ,\~GND~combout ,\instruction_memory|out~3_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\register_file|regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "register:register_file|altsyncram:regs_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \register_file|regs_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N51
cyclonev_lcell_comb \register_file|r_data1[30]~9 (
// Equation(s):
// \register_file|r_data1[30]~9_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a30  & ( (\instruction_memory|out [15] & ((!\register_file|regs~3_combout ) # (\register_file|regs_rtl_0_bypass [41]))) ) ) # ( 
// !\register_file|regs_rtl_0|auto_generated|ram_block1a30  & ( (\instruction_memory|out [15] & (\register_file|regs~3_combout  & \register_file|regs_rtl_0_bypass [41])) ) )

	.dataa(!\instruction_memory|out [15]),
	.datab(gnd),
	.datac(!\register_file|regs~3_combout ),
	.datad(!\register_file|regs_rtl_0_bypass [41]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[30]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[30]~9 .extended_lut = "off";
defparam \register_file|r_data1[30]~9 .lut_mask = 64'h0005000550555055;
defparam \register_file|r_data1[30]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N0
cyclonev_lcell_comb \alu_b_mux|y[30]~5 (
// Equation(s):
// \alu_b_mux|y[30]~5_combout  = ( \register_file|r_data2[30]~8_combout  & ( \instruction_memory|out [21] ) ) # ( !\register_file|r_data2[30]~8_combout  & ( \instruction_memory|out [21] & ( !\CU|WideOr2~0_combout  ) ) ) # ( 
// \register_file|r_data2[30]~8_combout  & ( !\instruction_memory|out [21] & ( \CU|WideOr2~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\register_file|r_data2[30]~8_combout ),
	.dataf(!\instruction_memory|out [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[30]~5 .extended_lut = "off";
defparam \alu_b_mux|y[30]~5 .lut_mask = 64'h00003333CCCCFFFF;
defparam \alu_b_mux|y[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N57
cyclonev_lcell_comb \alu_unit|O_out[30]~9 (
// Equation(s):
// \alu_unit|O_out[30]~9_combout  = ( \register_file|r_data1[30]~9_combout  & ( \alu_b_mux|y[30]~5_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// !\CU|ALUOp[1]~0_combout )) ) ) ) # ( !\register_file|r_data1[30]~9_combout  & ( \alu_b_mux|y[30]~5_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[0]~1_combout  $ (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( 
// \register_file|r_data1[30]~9_combout  & ( !\alu_b_mux|y[30]~5_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[0]~1_combout  $ 
// (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( !\register_file|r_data1[30]~9_combout  & ( !\alu_b_mux|y[30]~5_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (\CU|ALUOp[0]~1_combout  & \CU|ALUOp[1]~0_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[26]~1_combout ),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\CU|ALUOp[0]~1_combout ),
	.datad(!\CU|ALUOp[1]~0_combout ),
	.datae(!\register_file|r_data1[30]~9_combout ),
	.dataf(!\alu_b_mux|y[30]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[30]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[30]~9 .extended_lut = "off";
defparam \alu_unit|O_out[30]~9 .lut_mask = 64'h0004266204406622;
defparam \alu_unit|O_out[30]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N21
cyclonev_lcell_comb \register_file|r_data1[30]~41 (
// Equation(s):
// \register_file|r_data1[30]~41_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a30  & ( (!\register_file|regs~3_combout ) # (\register_file|regs_rtl_0_bypass [41]) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a30  & ( 
// (\register_file|regs~3_combout  & \register_file|regs_rtl_0_bypass [41]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register_file|regs~3_combout ),
	.datad(!\register_file|regs_rtl_0_bypass [41]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[30]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[30]~41 .extended_lut = "off";
defparam \register_file|r_data1[30]~41 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \register_file|r_data1[30]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y15_N25
dffeas \register_file|regs_rtl_0_bypass[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[28]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N0
cyclonev_lcell_comb \register_file|r_data1[28]~20 (
// Equation(s):
// \register_file|r_data1[28]~20_combout  = ( \register_file|regs_rtl_0_bypass [39] & ( ((\register_file|regs~2_combout  & (!\register_file|regs_rtl_0_bypass [10] $ (\register_file|regs_rtl_0_bypass [9])))) # 
// (\register_file|regs_rtl_0|auto_generated|ram_block1a28 ) ) ) # ( !\register_file|regs_rtl_0_bypass [39] & ( (\register_file|regs_rtl_0|auto_generated|ram_block1a28  & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [10] $ 
// (!\register_file|regs_rtl_0_bypass [9])))) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs~2_combout ),
	.datac(!\register_file|regs_rtl_0_bypass [9]),
	.datad(!\register_file|regs_rtl_0|auto_generated|ram_block1a28 ),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0_bypass [39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[28]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[28]~20 .extended_lut = "off";
defparam \register_file|r_data1[28]~20 .lut_mask = 64'h00DE00DE21FF21FF;
defparam \register_file|r_data1[28]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y14_N34
dffeas \register_file|regs_rtl_0_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[27]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N54
cyclonev_lcell_comb \register_file|r_data1[27]~13 (
// Equation(s):
// \register_file|r_data1[27]~13_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a27  & ( \register_file|regs_rtl_0_bypass [10] & ( ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [9])) # 
// (\register_file|regs_rtl_0_bypass [38]) ) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a27  & ( \register_file|regs_rtl_0_bypass [10] & ( (\register_file|regs_rtl_0_bypass [38] & (\register_file|regs~2_combout  & 
// \register_file|regs_rtl_0_bypass [9])) ) ) ) # ( \register_file|regs_rtl_0|auto_generated|ram_block1a27  & ( !\register_file|regs_rtl_0_bypass [10] & ( ((!\register_file|regs~2_combout ) # (\register_file|regs_rtl_0_bypass [9])) # 
// (\register_file|regs_rtl_0_bypass [38]) ) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a27  & ( !\register_file|regs_rtl_0_bypass [10] & ( (\register_file|regs_rtl_0_bypass [38] & (\register_file|regs~2_combout  & 
// !\register_file|regs_rtl_0_bypass [9])) ) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [38]),
	.datab(gnd),
	.datac(!\register_file|regs~2_combout ),
	.datad(!\register_file|regs_rtl_0_bypass [9]),
	.datae(!\register_file|regs_rtl_0|auto_generated|ram_block1a27 ),
	.dataf(!\register_file|regs_rtl_0_bypass [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[27]~13 .extended_lut = "off";
defparam \register_file|r_data1[27]~13 .lut_mask = 64'h0500F5FF0005FFF5;
defparam \register_file|r_data1[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y14_N50
dffeas \register_file|regs_rtl_0_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[26]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y14_N42
cyclonev_lcell_comb \register_file|r_data1[26]~15 (
// Equation(s):
// \register_file|r_data1[26]~15_combout  = ( \register_file|regs~2_combout  & ( \register_file|regs_rtl_0|auto_generated|ram_block1a26  & ( (!\register_file|regs_rtl_0_bypass [9] $ (!\register_file|regs_rtl_0_bypass [10])) # 
// (\register_file|regs_rtl_0_bypass [37]) ) ) ) # ( !\register_file|regs~2_combout  & ( \register_file|regs_rtl_0|auto_generated|ram_block1a26  ) ) # ( \register_file|regs~2_combout  & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a26  & ( 
// (\register_file|regs_rtl_0_bypass [37] & (!\register_file|regs_rtl_0_bypass [9] $ (\register_file|regs_rtl_0_bypass [10]))) ) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [37]),
	.datab(!\register_file|regs_rtl_0_bypass [9]),
	.datac(gnd),
	.datad(!\register_file|regs_rtl_0_bypass [10]),
	.datae(!\register_file|regs~2_combout ),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[26]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[26]~15 .extended_lut = "off";
defparam \register_file|r_data1[26]~15 .lut_mask = 64'h00004411FFFF77DD;
defparam \register_file|r_data1[26]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y17_N19
dffeas \register_file|regs_rtl_0_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[25]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N45
cyclonev_lcell_comb \register_file|r_data1[25]~4 (
// Equation(s):
// \register_file|r_data1[25]~4_combout  = ( \register_file|regs_rtl_0_bypass [36] & ( ((\register_file|regs~2_combout  & (!\register_file|regs_rtl_0_bypass [10] $ (\register_file|regs_rtl_0_bypass [9])))) # 
// (\register_file|regs_rtl_0|auto_generated|ram_block1a25 ) ) ) # ( !\register_file|regs_rtl_0_bypass [36] & ( (\register_file|regs_rtl_0|auto_generated|ram_block1a25  & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [10] $ 
// (!\register_file|regs_rtl_0_bypass [9])))) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs~2_combout ),
	.datac(!\register_file|regs_rtl_0_bypass [9]),
	.datad(!\register_file|regs_rtl_0|auto_generated|ram_block1a25 ),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0_bypass [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[25]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[25]~4 .extended_lut = "off";
defparam \register_file|r_data1[25]~4 .lut_mask = 64'h00DE00DE21FF21FF;
defparam \register_file|r_data1[25]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N27
cyclonev_lcell_comb \alu_b_mux|y[25]~2 (
// Equation(s):
// \alu_b_mux|y[25]~2_combout  = ( \register_file|r_data2[25]~5_combout  & ( ((!\instruction_memory|out [2] & !\instruction_memory|out [5])) # (\instruction_memory|out [21]) ) ) # ( !\register_file|r_data2[25]~5_combout  & ( (\instruction_memory|out [21] & 
// ((\instruction_memory|out [5]) # (\instruction_memory|out [2]))) ) )

	.dataa(gnd),
	.datab(!\instruction_memory|out [21]),
	.datac(!\instruction_memory|out [2]),
	.datad(!\instruction_memory|out [5]),
	.datae(gnd),
	.dataf(!\register_file|r_data2[25]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[25]~2 .extended_lut = "off";
defparam \alu_b_mux|y[25]~2 .lut_mask = 64'h03330333F333F333;
defparam \alu_b_mux|y[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y17_N13
dffeas \register_file|regs_rtl_0_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N42
cyclonev_lcell_comb \register_file|r_data1[24]~2 (
// Equation(s):
// \register_file|r_data1[24]~2_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a24  & ( (!\register_file|regs~2_combout ) # ((!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])) # 
// (\register_file|regs_rtl_0_bypass [35])) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a24  & ( (\register_file|regs~2_combout  & (\register_file|regs_rtl_0_bypass [35] & (!\register_file|regs_rtl_0_bypass [10] $ 
// (\register_file|regs_rtl_0_bypass [9])))) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs~2_combout ),
	.datac(!\register_file|regs_rtl_0_bypass [35]),
	.datad(!\register_file|regs_rtl_0_bypass [9]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[24]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[24]~2 .extended_lut = "off";
defparam \register_file|r_data1[24]~2 .lut_mask = 64'h02010201DFEFDFEF;
defparam \register_file|r_data1[24]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y17_N2
dffeas \register_file|regs_rtl_0_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[23]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N9
cyclonev_lcell_comb \register_file|r_data1[23]~7 (
// Equation(s):
// \register_file|r_data1[23]~7_combout  = ( \register_file|regs~2_combout  & ( \register_file|regs_rtl_0_bypass [10] & ( (!\register_file|regs_rtl_0_bypass [9] & ((\register_file|regs_rtl_0|auto_generated|ram_block1a23 ))) # 
// (\register_file|regs_rtl_0_bypass [9] & (\register_file|regs_rtl_0_bypass [34])) ) ) ) # ( !\register_file|regs~2_combout  & ( \register_file|regs_rtl_0_bypass [10] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a23  ) ) ) # ( 
// \register_file|regs~2_combout  & ( !\register_file|regs_rtl_0_bypass [10] & ( (!\register_file|regs_rtl_0_bypass [9] & (\register_file|regs_rtl_0_bypass [34])) # (\register_file|regs_rtl_0_bypass [9] & 
// ((\register_file|regs_rtl_0|auto_generated|ram_block1a23 ))) ) ) ) # ( !\register_file|regs~2_combout  & ( !\register_file|regs_rtl_0_bypass [10] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a23  ) ) )

	.dataa(gnd),
	.datab(!\register_file|regs_rtl_0_bypass [34]),
	.datac(!\register_file|regs_rtl_0_bypass [9]),
	.datad(!\register_file|regs_rtl_0|auto_generated|ram_block1a23 ),
	.datae(!\register_file|regs~2_combout ),
	.dataf(!\register_file|regs_rtl_0_bypass [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[23]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[23]~7 .extended_lut = "off";
defparam \register_file|r_data1[23]~7 .lut_mask = 64'h00FF303F00FF03F3;
defparam \register_file|r_data1[23]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N0
cyclonev_lcell_comb \alu_b_mux|y[23]~4 (
// Equation(s):
// \alu_b_mux|y[23]~4_combout  = ( \register_file|r_data2[23]~7_combout  & ( ((!\instruction_memory|out [2] & !\instruction_memory|out [5])) # (\instruction_memory|out [21]) ) ) # ( !\register_file|r_data2[23]~7_combout  & ( (\instruction_memory|out [21] & 
// ((\instruction_memory|out [5]) # (\instruction_memory|out [2]))) ) )

	.dataa(!\instruction_memory|out [21]),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data2[23]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[23]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[23]~4 .extended_lut = "off";
defparam \alu_b_mux|y[23]~4 .lut_mask = 64'h15151515D5D5D5D5;
defparam \alu_b_mux|y[23]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y17_N11
dffeas \register_file|regs_rtl_0_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[22]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N12
cyclonev_lcell_comb \register_file|r_data1[22]~42 (
// Equation(s):
// \register_file|r_data1[22]~42_combout  = ( \register_file|regs~3_combout  & ( \register_file|regs_rtl_0_bypass [33] ) ) # ( !\register_file|regs~3_combout  & ( \register_file|regs_rtl_0|auto_generated|ram_block1a22  ) )

	.dataa(gnd),
	.datab(!\register_file|regs_rtl_0|auto_generated|ram_block1a22 ),
	.datac(!\register_file|regs_rtl_0_bypass [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|regs~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[22]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[22]~42 .extended_lut = "off";
defparam \register_file|r_data1[22]~42 .lut_mask = 64'h333333330F0F0F0F;
defparam \register_file|r_data1[22]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y15_N22
dffeas \register_file|regs_rtl_0_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[21]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N24
cyclonev_lcell_comb \register_file|r_data1[21]~11 (
// Equation(s):
// \register_file|r_data1[21]~11_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a21  & ( (!\register_file|regs~2_combout ) # ((!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])) # 
// (\register_file|regs_rtl_0_bypass [32])) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a21  & ( (\register_file|regs~2_combout  & (\register_file|regs_rtl_0_bypass [32] & (!\register_file|regs_rtl_0_bypass [10] $ 
// (\register_file|regs_rtl_0_bypass [9])))) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs~2_combout ),
	.datac(!\register_file|regs_rtl_0_bypass [32]),
	.datad(!\register_file|regs_rtl_0_bypass [9]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[21]~11 .extended_lut = "off";
defparam \register_file|r_data1[21]~11 .lut_mask = 64'h02010201DFEFDFEF;
defparam \register_file|r_data1[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y14_N26
dffeas \register_file|regs_rtl_0_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[20]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N18
cyclonev_lcell_comb \register_file|r_data1[20]~43 (
// Equation(s):
// \register_file|r_data1[20]~43_combout  = ( \register_file|regs_rtl_0_bypass [10] & ( (!\register_file|regs~2_combout  & (\register_file|regs_rtl_0|auto_generated|ram_block1a20 )) # (\register_file|regs~2_combout  & ((!\register_file|regs_rtl_0_bypass [9] 
// & (\register_file|regs_rtl_0|auto_generated|ram_block1a20 )) # (\register_file|regs_rtl_0_bypass [9] & ((\register_file|regs_rtl_0_bypass [31]))))) ) ) # ( !\register_file|regs_rtl_0_bypass [10] & ( (!\register_file|regs~2_combout  & 
// (\register_file|regs_rtl_0|auto_generated|ram_block1a20 )) # (\register_file|regs~2_combout  & ((!\register_file|regs_rtl_0_bypass [9] & ((\register_file|regs_rtl_0_bypass [31]))) # (\register_file|regs_rtl_0_bypass [9] & 
// (\register_file|regs_rtl_0|auto_generated|ram_block1a20 )))) ) )

	.dataa(!\register_file|regs_rtl_0|auto_generated|ram_block1a20 ),
	.datab(!\register_file|regs_rtl_0_bypass [31]),
	.datac(!\register_file|regs~2_combout ),
	.datad(!\register_file|regs_rtl_0_bypass [9]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0_bypass [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[20]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[20]~43 .extended_lut = "off";
defparam \register_file|r_data1[20]~43 .lut_mask = 64'h5355535555535553;
defparam \register_file|r_data1[20]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N24
cyclonev_lcell_comb \alu_b_mux|y[20]~6 (
// Equation(s):
// \alu_b_mux|y[20]~6_combout  = ( \register_file|r_data2[20]~9_combout  & ( ((!\instruction_memory|out [2] & !\instruction_memory|out [5])) # (\instruction_memory|out [21]) ) ) # ( !\register_file|r_data2[20]~9_combout  & ( (\instruction_memory|out [21] & 
// ((\instruction_memory|out [5]) # (\instruction_memory|out [2]))) ) )

	.dataa(gnd),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [5]),
	.datad(!\instruction_memory|out [21]),
	.datae(gnd),
	.dataf(!\register_file|r_data2[20]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[20]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[20]~6 .extended_lut = "off";
defparam \alu_b_mux|y[20]~6 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \alu_b_mux|y[20]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y14_N20
dffeas \register_file|regs_rtl_0_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[19]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N48
cyclonev_lcell_comb \register_file|r_data1[19]~48 (
// Equation(s):
// \register_file|r_data1[19]~48_combout  = ( \register_file|regs~2_combout  & ( (!\register_file|regs_rtl_0|auto_generated|ram_block1a19  & (\register_file|regs_rtl_0_bypass [30] & (!\register_file|regs_rtl_0_bypass [9] $ (\register_file|regs_rtl_0_bypass 
// [10])))) # (\register_file|regs_rtl_0|auto_generated|ram_block1a19  & ((!\register_file|regs_rtl_0_bypass [9] $ (!\register_file|regs_rtl_0_bypass [10])) # (\register_file|regs_rtl_0_bypass [30]))) ) ) # ( !\register_file|regs~2_combout  & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a19  ) )

	.dataa(!\register_file|regs_rtl_0|auto_generated|ram_block1a19 ),
	.datab(!\register_file|regs_rtl_0_bypass [9]),
	.datac(!\register_file|regs_rtl_0_bypass [10]),
	.datad(!\register_file|regs_rtl_0_bypass [30]),
	.datae(!\register_file|regs~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[19]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[19]~48 .extended_lut = "off";
defparam \register_file|r_data1[19]~48 .lut_mask = 64'h555514D7555514D7;
defparam \register_file|r_data1[19]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y13_N23
dffeas \register_file|regs_rtl_0_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[18]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N3
cyclonev_lcell_comb \register_file|r_data1[18]~47 (
// Equation(s):
// \register_file|r_data1[18]~47_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a18  & ( (!\register_file|regs~2_combout ) # ((!\register_file|regs_rtl_0_bypass [9] $ (!\register_file|regs_rtl_0_bypass [10])) # 
// (\register_file|regs_rtl_0_bypass [29])) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a18  & ( (\register_file|regs~2_combout  & (\register_file|regs_rtl_0_bypass [29] & (!\register_file|regs_rtl_0_bypass [9] $ 
// (\register_file|regs_rtl_0_bypass [10])))) ) )

	.dataa(!\register_file|regs~2_combout ),
	.datab(!\register_file|regs_rtl_0_bypass [9]),
	.datac(!\register_file|regs_rtl_0_bypass [10]),
	.datad(!\register_file|regs_rtl_0_bypass [29]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[18]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[18]~47 .extended_lut = "off";
defparam \register_file|r_data1[18]~47 .lut_mask = 64'h00410041BEFFBEFF;
defparam \register_file|r_data1[18]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y14_N38
dffeas \register_file|regs_rtl_1_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[18]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y14_N36
cyclonev_lcell_comb \register_file|r_data2[18]~17 (
// Equation(s):
// \register_file|r_data2[18]~17_combout  = ( \register_file|regs_rtl_1_bypass [29] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a18  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [29] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a18  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [29] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a18  & ( (\register_file|regs~0_combout  & (\instruction_memory|out [11] & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs~0_combout ),
	.datab(!\instruction_memory|out [11]),
	.datac(!\register_file|regs_rtl_1_bypass [7]),
	.datad(!\register_file|regs_rtl_1_bypass [8]),
	.datae(!\register_file|regs_rtl_1_bypass [29]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[18]~17 .extended_lut = "off";
defparam \register_file|r_data2[18]~17 .lut_mask = 64'h0000100123323333;
defparam \register_file|r_data2[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N54
cyclonev_lcell_comb \alu_b_mux|y[18]~14 (
// Equation(s):
// \alu_b_mux|y[18]~14_combout  = ( \register_file|r_data2[18]~17_combout  & ( ((!\instruction_memory|out [2] & !\instruction_memory|out [5])) # (\instruction_memory|out [21]) ) ) # ( !\register_file|r_data2[18]~17_combout  & ( (\instruction_memory|out [21] 
// & ((\instruction_memory|out [5]) # (\instruction_memory|out [2]))) ) )

	.dataa(gnd),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [5]),
	.datad(!\instruction_memory|out [21]),
	.datae(gnd),
	.dataf(!\register_file|r_data2[18]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[18]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[18]~14 .extended_lut = "off";
defparam \alu_b_mux|y[18]~14 .lut_mask = 64'h003F003FC0FFC0FF;
defparam \alu_b_mux|y[18]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y14_N11
dffeas \register_file|regs_rtl_1_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[17]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N9
cyclonev_lcell_comb \register_file|r_data2[17]~14 (
// Equation(s):
// \register_file|r_data2[17]~14_combout  = ( \register_file|regs_rtl_1_bypass [28] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a17  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [28] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a17  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [28] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a17  & ( (\register_file|regs~0_combout  & (\instruction_memory|out [11] & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs_rtl_1_bypass [8]),
	.datac(!\register_file|regs~0_combout ),
	.datad(!\instruction_memory|out [11]),
	.datae(!\register_file|regs_rtl_1_bypass [28]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[17]~14 .extended_lut = "off";
defparam \register_file|r_data2[17]~14 .lut_mask = 64'h0000000900F600FF;
defparam \register_file|r_data2[17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N39
cyclonev_lcell_comb \alu_b_mux|y[17]~11 (
// Equation(s):
// \alu_b_mux|y[17]~11_combout  = ( \register_file|r_data2[17]~14_combout  & ( ((!\instruction_memory|out [2] & !\instruction_memory|out [5])) # (\instruction_memory|out [21]) ) ) # ( !\register_file|r_data2[17]~14_combout  & ( (\instruction_memory|out [21] 
// & ((\instruction_memory|out [5]) # (\instruction_memory|out [2]))) ) )

	.dataa(gnd),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [21]),
	.datad(!\instruction_memory|out [5]),
	.datae(gnd),
	.dataf(!\register_file|r_data2[17]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[17]~11 .extended_lut = "off";
defparam \alu_b_mux|y[17]~11 .lut_mask = 64'h030F030FCF0FCF0F;
defparam \alu_b_mux|y[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y15_N2
dffeas \register_file|regs_rtl_0_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[16]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N0
cyclonev_lcell_comb \register_file|r_data1[16]~44 (
// Equation(s):
// \register_file|r_data1[16]~44_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a16  & ( (!\register_file|regs~2_combout ) # ((!\register_file|regs_rtl_0_bypass [9] $ (!\register_file|regs_rtl_0_bypass [10])) # 
// (\register_file|regs_rtl_0_bypass [27])) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a16  & ( (\register_file|regs~2_combout  & (\register_file|regs_rtl_0_bypass [27] & (!\register_file|regs_rtl_0_bypass [9] $ 
// (\register_file|regs_rtl_0_bypass [10])))) ) )

	.dataa(!\register_file|regs~2_combout ),
	.datab(!\register_file|regs_rtl_0_bypass [9]),
	.datac(!\register_file|regs_rtl_0_bypass [10]),
	.datad(!\register_file|regs_rtl_0_bypass [27]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[16]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[16]~44 .extended_lut = "off";
defparam \register_file|r_data1[16]~44 .lut_mask = 64'h00410041BEFFBEFF;
defparam \register_file|r_data1[16]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y14_N14
dffeas \register_file|regs_rtl_1_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[16]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y14_N12
cyclonev_lcell_comb \register_file|r_data2[16]~13 (
// Equation(s):
// \register_file|r_data2[16]~13_combout  = ( \register_file|regs_rtl_1_bypass [27] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a16  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [27] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a16  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [27] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a16  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\instruction_memory|out [11]),
	.datac(!\register_file|regs~0_combout ),
	.datad(!\register_file|regs_rtl_1_bypass [8]),
	.datae(!\register_file|regs_rtl_1_bypass [27]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[16]~13 .extended_lut = "off";
defparam \register_file|r_data2[16]~13 .lut_mask = 64'h0000020131323333;
defparam \register_file|r_data2[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N57
cyclonev_lcell_comb \alu_b_mux|y[16]~10 (
// Equation(s):
// \alu_b_mux|y[16]~10_combout  = ( \register_file|r_data2[16]~13_combout  & ( ((!\instruction_memory|out [2] & !\instruction_memory|out [5])) # (\instruction_memory|out [21]) ) ) # ( !\register_file|r_data2[16]~13_combout  & ( (\instruction_memory|out [21] 
// & ((\instruction_memory|out [5]) # (\instruction_memory|out [2]))) ) )

	.dataa(!\instruction_memory|out [21]),
	.datab(gnd),
	.datac(!\instruction_memory|out [2]),
	.datad(!\instruction_memory|out [5]),
	.datae(gnd),
	.dataf(!\register_file|r_data2[16]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[16]~10 .extended_lut = "off";
defparam \alu_b_mux|y[16]~10 .lut_mask = 64'h05550555F555F555;
defparam \alu_b_mux|y[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y14_N49
dffeas \register_file|regs_rtl_0_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[15]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N54
cyclonev_lcell_comb \register_file|r_data1[15]~40 (
// Equation(s):
// \register_file|r_data1[15]~40_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a15  & ( (!\register_file|regs~2_combout ) # ((!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])) # 
// (\register_file|regs_rtl_0_bypass [26])) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a15  & ( (\register_file|regs~2_combout  & (\register_file|regs_rtl_0_bypass [26] & (!\register_file|regs_rtl_0_bypass [10] $ 
// (\register_file|regs_rtl_0_bypass [9])))) ) )

	.dataa(!\register_file|regs~2_combout ),
	.datab(!\register_file|regs_rtl_0_bypass [10]),
	.datac(!\register_file|regs_rtl_0_bypass [9]),
	.datad(!\register_file|regs_rtl_0_bypass [26]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[15]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[15]~40 .extended_lut = "off";
defparam \register_file|r_data1[15]~40 .lut_mask = 64'h00410041BEFFBEFF;
defparam \register_file|r_data1[15]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y14_N7
dffeas \register_file|regs_rtl_1_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[15]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N6
cyclonev_lcell_comb \register_file|r_data2[15]~36 (
// Equation(s):
// \register_file|r_data2[15]~36_combout  = ( \register_file|regs_rtl_1_bypass [8] & ( (\register_file|regs~0_combout  & (\register_file|regs_rtl_1_bypass [7] & (\instruction_memory|out [11] & \register_file|regs_rtl_1_bypass [26]))) ) ) # ( 
// !\register_file|regs_rtl_1_bypass [8] & ( (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [7] & (\instruction_memory|out [11] & \register_file|regs_rtl_1_bypass [26]))) ) )

	.dataa(!\register_file|regs~0_combout ),
	.datab(!\register_file|regs_rtl_1_bypass [7]),
	.datac(!\instruction_memory|out [11]),
	.datad(!\register_file|regs_rtl_1_bypass [26]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_1_bypass [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[15]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[15]~36 .extended_lut = "off";
defparam \register_file|r_data2[15]~36 .lut_mask = 64'h0004000400010001;
defparam \register_file|r_data2[15]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N6
cyclonev_lcell_comb \alu_b_mux|y[15]~22 (
// Equation(s):
// \alu_b_mux|y[15]~22_combout  = ( \register_file|r_data2[15]~36_combout  & ( \register_file|regs_rtl_1|auto_generated|ram_block1a15  & ( ((!\instruction_memory|out [2] & !\instruction_memory|out [5])) # (\instruction_memory|out [21]) ) ) ) # ( 
// !\register_file|r_data2[15]~36_combout  & ( \register_file|regs_rtl_1|auto_generated|ram_block1a15  & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & (\register_file|r_data2[0]~1_combout )) # (\instruction_memory|out [5] & 
// ((\instruction_memory|out [21]))))) # (\instruction_memory|out [2] & (((\instruction_memory|out [21])))) ) ) ) # ( \register_file|r_data2[15]~36_combout  & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a15  & ( ((!\instruction_memory|out [2] & 
// !\instruction_memory|out [5])) # (\instruction_memory|out [21]) ) ) ) # ( !\register_file|r_data2[15]~36_combout  & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a15  & ( (\instruction_memory|out [21] & ((\instruction_memory|out [5]) # 
// (\instruction_memory|out [2]))) ) ) )

	.dataa(!\instruction_memory|out [2]),
	.datab(!\register_file|r_data2[0]~1_combout ),
	.datac(!\instruction_memory|out [5]),
	.datad(!\instruction_memory|out [21]),
	.datae(!\register_file|r_data2[15]~36_combout ),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[15]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[15]~22 .extended_lut = "off";
defparam \alu_b_mux|y[15]~22 .lut_mask = 64'h005FA0FF207FA0FF;
defparam \alu_b_mux|y[15]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y16_N7
dffeas \register_file|regs_rtl_1_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y16_N6
cyclonev_lcell_comb \register_file|r_data2[14]~33 (
// Equation(s):
// \register_file|r_data2[14]~33_combout  = ( \register_file|regs_rtl_1_bypass [25] & ( \instruction_memory|out [11] & ( (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8]))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs_rtl_1_bypass [8]),
	.datac(!\register_file|regs~0_combout ),
	.datad(gnd),
	.datae(!\register_file|regs_rtl_1_bypass [25]),
	.dataf(!\instruction_memory|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[14]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[14]~33 .extended_lut = "off";
defparam \register_file|r_data2[14]~33 .lut_mask = 64'h0000000000000909;
defparam \register_file|r_data2[14]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N21
cyclonev_lcell_comb \alu_b_mux|y[14]~20 (
// Equation(s):
// \alu_b_mux|y[14]~20_combout  = ( \register_file|r_data2[0]~1_combout  & ( \instruction_memory|out [2] & ( \instruction_memory|out [22] ) ) ) # ( !\register_file|r_data2[0]~1_combout  & ( \instruction_memory|out [2] & ( \instruction_memory|out [22] ) ) ) # 
// ( \register_file|r_data2[0]~1_combout  & ( !\instruction_memory|out [2] & ( (!\instruction_memory|out [5] & (((\register_file|r_data2[14]~33_combout ) # (\register_file|regs_rtl_1|auto_generated|ram_block1a14 )))) # (\instruction_memory|out [5] & 
// (\instruction_memory|out [22])) ) ) ) # ( !\register_file|r_data2[0]~1_combout  & ( !\instruction_memory|out [2] & ( (!\instruction_memory|out [5] & ((\register_file|r_data2[14]~33_combout ))) # (\instruction_memory|out [5] & (\instruction_memory|out 
// [22])) ) ) )

	.dataa(!\instruction_memory|out [5]),
	.datab(!\instruction_memory|out [22]),
	.datac(!\register_file|regs_rtl_1|auto_generated|ram_block1a14 ),
	.datad(!\register_file|r_data2[14]~33_combout ),
	.datae(!\register_file|r_data2[0]~1_combout ),
	.dataf(!\instruction_memory|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[14]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[14]~20 .extended_lut = "off";
defparam \alu_b_mux|y[14]~20 .lut_mask = 64'h11BB1BBB33333333;
defparam \alu_b_mux|y[14]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y14_N29
dffeas \register_file|regs_rtl_1_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[13]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N9
cyclonev_lcell_comb \register_file|r_data2[13]~34 (
// Equation(s):
// \register_file|r_data2[13]~34_combout  = ( \instruction_memory|out [11] & ( (\register_file|regs~0_combout  & (\register_file|regs_rtl_1_bypass [24] & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) )

	.dataa(!\register_file|regs~0_combout ),
	.datab(!\register_file|regs_rtl_1_bypass [7]),
	.datac(!\register_file|regs_rtl_1_bypass [8]),
	.datad(!\register_file|regs_rtl_1_bypass [24]),
	.datae(gnd),
	.dataf(!\instruction_memory|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[13]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[13]~34 .extended_lut = "off";
defparam \register_file|r_data2[13]~34 .lut_mask = 64'h0000000000410041;
defparam \register_file|r_data2[13]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N9
cyclonev_lcell_comb \alu_b_mux|y[13]~21 (
// Equation(s):
// \alu_b_mux|y[13]~21_combout  = ( \register_file|r_data2[13]~34_combout  & ( \register_file|regs_rtl_1|auto_generated|ram_block1a13  & ( ((!\instruction_memory|out [2] & !\instruction_memory|out [5])) # (\instruction_memory|out [21]) ) ) ) # ( 
// !\register_file|r_data2[13]~34_combout  & ( \register_file|regs_rtl_1|auto_generated|ram_block1a13  & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & (\register_file|r_data2[0]~1_combout )) # (\instruction_memory|out [5] & 
// ((\instruction_memory|out [21]))))) # (\instruction_memory|out [2] & (((\instruction_memory|out [21])))) ) ) ) # ( \register_file|r_data2[13]~34_combout  & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a13  & ( ((!\instruction_memory|out [2] & 
// !\instruction_memory|out [5])) # (\instruction_memory|out [21]) ) ) ) # ( !\register_file|r_data2[13]~34_combout  & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a13  & ( (\instruction_memory|out [21] & ((\instruction_memory|out [5]) # 
// (\instruction_memory|out [2]))) ) ) )

	.dataa(!\instruction_memory|out [2]),
	.datab(!\register_file|r_data2[0]~1_combout ),
	.datac(!\instruction_memory|out [21]),
	.datad(!\instruction_memory|out [5]),
	.datae(!\register_file|r_data2[13]~34_combout ),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[13]~21 .extended_lut = "off";
defparam \alu_b_mux|y[13]~21 .lut_mask = 64'h050FAF0F270FAF0F;
defparam \alu_b_mux|y[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y15_N50
dffeas \register_file|regs_rtl_0_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[12]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N48
cyclonev_lcell_comb \register_file|r_data1[12]~39 (
// Equation(s):
// \register_file|r_data1[12]~39_combout  = ( \register_file|regs_rtl_0_bypass [23] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a12  & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0_bypass [23] & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a12  & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [9] $ (!\register_file|regs_rtl_0_bypass [10])))) ) ) ) # ( 
// \register_file|regs_rtl_0_bypass [23] & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a12  & ( (\instruction_memory|out [15] & (\register_file|regs~2_combout  & (!\register_file|regs_rtl_0_bypass [9] $ (\register_file|regs_rtl_0_bypass [10])))) ) 
// ) )

	.dataa(!\register_file|regs_rtl_0_bypass [9]),
	.datab(!\register_file|regs_rtl_0_bypass [10]),
	.datac(!\instruction_memory|out [15]),
	.datad(!\register_file|regs~2_combout ),
	.datae(!\register_file|regs_rtl_0_bypass [23]),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[12]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[12]~39 .extended_lut = "off";
defparam \register_file|r_data1[12]~39 .lut_mask = 64'h000000090F060F0F;
defparam \register_file|r_data1[12]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y14_N1
dffeas \register_file|regs_rtl_1_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[11]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N6
cyclonev_lcell_comb \register_file|r_data2[11]~31 (
// Equation(s):
// \register_file|r_data2[11]~31_combout  = ( \register_file|regs_rtl_1_bypass [22] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a11  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [22] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a11  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [22] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a11  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs_rtl_1_bypass [8]),
	.datac(!\instruction_memory|out [11]),
	.datad(!\register_file|regs~0_combout ),
	.datae(!\register_file|regs_rtl_1_bypass [22]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[11]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[11]~31 .extended_lut = "off";
defparam \register_file|r_data2[11]~31 .lut_mask = 64'h000000090F060F0F;
defparam \register_file|r_data2[11]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y17_N46
dffeas \register_file|regs_rtl_1_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[10]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N12
cyclonev_lcell_comb \register_file|r_data2[10]~32 (
// Equation(s):
// \register_file|r_data2[10]~32_combout  = ( \register_file|regs_rtl_1_bypass [21] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a10  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [21] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a10  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [8] $ (!\register_file|regs_rtl_1_bypass [7])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [21] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a10  & ( (\register_file|regs~0_combout  & (\instruction_memory|out [11] & (!\register_file|regs_rtl_1_bypass [8] $ (\register_file|regs_rtl_1_bypass [7])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [8]),
	.datab(!\register_file|regs_rtl_1_bypass [7]),
	.datac(!\register_file|regs~0_combout ),
	.datad(!\instruction_memory|out [11]),
	.datae(!\register_file|regs_rtl_1_bypass [21]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[10]~32 .extended_lut = "off";
defparam \register_file|r_data2[10]~32 .lut_mask = 64'h0000000900F600FF;
defparam \register_file|r_data2[10]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y17_N46
dffeas \register_file|regs_rtl_1_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[9]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N30
cyclonev_lcell_comb \register_file|r_data2[9]~29 (
// Equation(s):
// \register_file|r_data2[9]~29_combout  = ( \register_file|regs_rtl_1_bypass [20] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a9  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [20] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a9  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [8] $ (!\register_file|regs_rtl_1_bypass [7])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [20] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a9  & ( (\register_file|regs~0_combout  & (\instruction_memory|out [11] & (!\register_file|regs_rtl_1_bypass [8] $ (\register_file|regs_rtl_1_bypass [7])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [8]),
	.datab(!\register_file|regs_rtl_1_bypass [7]),
	.datac(!\register_file|regs~0_combout ),
	.datad(!\instruction_memory|out [11]),
	.datae(!\register_file|regs_rtl_1_bypass [20]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[9]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[9]~29 .extended_lut = "off";
defparam \register_file|r_data2[9]~29 .lut_mask = 64'h0000000900F600FF;
defparam \register_file|r_data2[9]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y17_N37
dffeas \register_file|regs_rtl_1_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N15
cyclonev_lcell_comb \register_file|r_data2[8]~30 (
// Equation(s):
// \register_file|r_data2[8]~30_combout  = ( \register_file|regs_rtl_1_bypass [19] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a8  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [19] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a8  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [8] $ (!\register_file|regs_rtl_1_bypass [7])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [19] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a8  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [8] $ (\register_file|regs_rtl_1_bypass [7])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [8]),
	.datab(!\register_file|regs_rtl_1_bypass [7]),
	.datac(!\instruction_memory|out [11]),
	.datad(!\register_file|regs~0_combout ),
	.datae(!\register_file|regs_rtl_1_bypass [19]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[8]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[8]~30 .extended_lut = "off";
defparam \register_file|r_data2[8]~30 .lut_mask = 64'h000000090F060F0F;
defparam \register_file|r_data2[8]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N27
cyclonev_lcell_comb \register_file|r_data1[7]~50 (
// Equation(s):
// \register_file|r_data1[7]~50_combout  = ( \register_file|regs_rtl_0_bypass [9] & ( (!\register_file|regs_rtl_0_bypass [10] & (((\register_file|regs_rtl_0|auto_generated|ram_block1a7 )))) # (\register_file|regs_rtl_0_bypass [10] & 
// ((!\register_file|regs~2_combout  & ((\register_file|regs_rtl_0|auto_generated|ram_block1a7 ))) # (\register_file|regs~2_combout  & (\register_file|regs_rtl_0_bypass [18])))) ) ) # ( !\register_file|regs_rtl_0_bypass [9] & ( 
// (!\register_file|regs_rtl_0_bypass [10] & ((!\register_file|regs~2_combout  & ((\register_file|regs_rtl_0|auto_generated|ram_block1a7 ))) # (\register_file|regs~2_combout  & (\register_file|regs_rtl_0_bypass [18])))) # (\register_file|regs_rtl_0_bypass 
// [10] & (((\register_file|regs_rtl_0|auto_generated|ram_block1a7 )))) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs~2_combout ),
	.datac(!\register_file|regs_rtl_0_bypass [18]),
	.datad(!\register_file|regs_rtl_0|auto_generated|ram_block1a7 ),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0_bypass [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[7]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[7]~50 .extended_lut = "off";
defparam \register_file|r_data1[7]~50 .lut_mask = 64'h02DF02DF01EF01EF;
defparam \register_file|r_data1[7]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y16_N23
dffeas \register_file|regs_rtl_1_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[7]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N18
cyclonev_lcell_comb \alu_b_mux|y[7]~25 (
// Equation(s):
// \alu_b_mux|y[7]~25_combout  = ( \register_file|regs_rtl_1_bypass [18] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a7  & ( (\instruction_memory|out [11] & (!\instruction_memory|out [5] & !\instruction_memory|out [2])) ) ) ) # ( 
// !\register_file|regs_rtl_1_bypass [18] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a7  & ( (!\register_file|regs~1_combout  & (\instruction_memory|out [11] & (!\instruction_memory|out [5] & !\instruction_memory|out [2]))) ) ) ) # ( 
// \register_file|regs_rtl_1_bypass [18] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a7  & ( (\register_file|regs~1_combout  & (\instruction_memory|out [11] & (!\instruction_memory|out [5] & !\instruction_memory|out [2]))) ) ) )

	.dataa(!\register_file|regs~1_combout ),
	.datab(!\instruction_memory|out [11]),
	.datac(!\instruction_memory|out [5]),
	.datad(!\instruction_memory|out [2]),
	.datae(!\register_file|regs_rtl_1_bypass [18]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[7]~25 .extended_lut = "off";
defparam \alu_b_mux|y[7]~25 .lut_mask = 64'h0000100020003000;
defparam \alu_b_mux|y[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N8
dffeas \register_file|regs_rtl_1_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[6]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N39
cyclonev_lcell_comb \register_file|r_data2[6]~38 (
// Equation(s):
// \register_file|r_data2[6]~38_combout  = ( \register_file|regs_rtl_1_bypass [7] & ( (\instruction_memory|out [11] & (\register_file|regs_rtl_1_bypass [17] & (\register_file|regs_rtl_1_bypass [8] & \register_file|regs~0_combout ))) ) ) # ( 
// !\register_file|regs_rtl_1_bypass [7] & ( (\instruction_memory|out [11] & (\register_file|regs_rtl_1_bypass [17] & (!\register_file|regs_rtl_1_bypass [8] & \register_file|regs~0_combout ))) ) )

	.dataa(!\instruction_memory|out [11]),
	.datab(!\register_file|regs_rtl_1_bypass [17]),
	.datac(!\register_file|regs_rtl_1_bypass [8]),
	.datad(!\register_file|regs~0_combout ),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_1_bypass [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[6]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[6]~38 .extended_lut = "off";
defparam \register_file|r_data2[6]~38 .lut_mask = 64'h0010001000010001;
defparam \register_file|r_data2[6]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N21
cyclonev_lcell_comb \instruction_memory|rom~11 (
// Equation(s):
// \instruction_memory|rom~11_combout  = ( \pc_adder|Add0~1_sumout  & ( \pc_adder|Add0~13_sumout  & ( (\instruction_memory|rom~2_combout  & ((!\pc_adder|Add0~17_sumout  & ((!\pc_adder|Add0~5_sumout ) # (!\pc_adder|Add0~9_sumout ))) # 
// (\pc_adder|Add0~17_sumout  & (!\pc_adder|Add0~5_sumout  & !\pc_adder|Add0~9_sumout )))) ) ) ) # ( \pc_adder|Add0~1_sumout  & ( !\pc_adder|Add0~13_sumout  & ( (\instruction_memory|rom~2_combout  & ((\pc_adder|Add0~9_sumout ) # (\pc_adder|Add0~17_sumout ))) 
// ) ) )

	.dataa(!\pc_adder|Add0~17_sumout ),
	.datab(!\pc_adder|Add0~5_sumout ),
	.datac(!\pc_adder|Add0~9_sumout ),
	.datad(!\instruction_memory|rom~2_combout ),
	.datae(!\pc_adder|Add0~1_sumout ),
	.dataf(!\pc_adder|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instruction_memory|rom~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instruction_memory|rom~11 .extended_lut = "off";
defparam \instruction_memory|rom~11 .lut_mask = 64'h0000005F000000E8;
defparam \instruction_memory|rom~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y16_N5
dffeas \instruction_memory|out[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\instruction_memory|rom~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction_memory|out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \instruction_memory|out[30] .is_wysiwyg = "true";
defparam \instruction_memory|out[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N0
cyclonev_lcell_comb \alu_b_mux|y[6]~24 (
// Equation(s):
// \alu_b_mux|y[6]~24_combout  = ( \instruction_memory|out [30] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a6  & ( (((\instruction_memory|out [2]) # (\instruction_memory|out [5])) # (\register_file|r_data2[0]~1_combout )) # 
// (\register_file|r_data2[6]~38_combout ) ) ) ) # ( !\instruction_memory|out [30] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a6  & ( (!\instruction_memory|out [5] & (!\instruction_memory|out [2] & ((\register_file|r_data2[0]~1_combout ) # 
// (\register_file|r_data2[6]~38_combout )))) ) ) ) # ( \instruction_memory|out [30] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a6  & ( ((\instruction_memory|out [2]) # (\instruction_memory|out [5])) # (\register_file|r_data2[6]~38_combout ) ) ) 
// ) # ( !\instruction_memory|out [30] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a6  & ( (\register_file|r_data2[6]~38_combout  & (!\instruction_memory|out [5] & !\instruction_memory|out [2])) ) ) )

	.dataa(!\register_file|r_data2[6]~38_combout ),
	.datab(!\register_file|r_data2[0]~1_combout ),
	.datac(!\instruction_memory|out [5]),
	.datad(!\instruction_memory|out [2]),
	.datae(!\instruction_memory|out [30]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[6]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[6]~24 .extended_lut = "off";
defparam \alu_b_mux|y[6]~24 .lut_mask = 64'h50005FFF70007FFF;
defparam \alu_b_mux|y[6]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N18
cyclonev_lcell_comb \register_file|r_data1[6]~49 (
// Equation(s):
// \register_file|r_data1[6]~49_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a6  & ( (!\register_file|regs~2_combout ) # ((!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])) # 
// (\register_file|regs_rtl_0_bypass [17])) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a6  & ( (\register_file|regs~2_combout  & (\register_file|regs_rtl_0_bypass [17] & (!\register_file|regs_rtl_0_bypass [10] $ 
// (\register_file|regs_rtl_0_bypass [9])))) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs~2_combout ),
	.datac(!\register_file|regs_rtl_0_bypass [9]),
	.datad(!\register_file|regs_rtl_0_bypass [17]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[6]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[6]~49 .extended_lut = "off";
defparam \register_file|r_data1[6]~49 .lut_mask = 64'h00210021DEFFDEFF;
defparam \register_file|r_data1[6]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y15_N47
dffeas \register_file|regs_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[5]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N3
cyclonev_lcell_comb \register_file|r_data1[5]~29 (
// Equation(s):
// \register_file|r_data1[5]~29_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a5  & ( (!\register_file|regs~2_combout ) # ((!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])) # 
// (\register_file|regs_rtl_0_bypass [16])) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a5  & ( (\register_file|regs~2_combout  & (\register_file|regs_rtl_0_bypass [16] & (!\register_file|regs_rtl_0_bypass [10] $ 
// (\register_file|regs_rtl_0_bypass [9])))) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs~2_combout ),
	.datac(!\register_file|regs_rtl_0_bypass [16]),
	.datad(!\register_file|regs_rtl_0_bypass [9]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[5]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[5]~29 .extended_lut = "off";
defparam \register_file|r_data1[5]~29 .lut_mask = 64'h02010201DFEFDFEF;
defparam \register_file|r_data1[5]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N24
cyclonev_lcell_comb \register_file|r_data2[4]~37 (
// Equation(s):
// \register_file|r_data2[4]~37_combout  = ( \register_file|regs_rtl_1_bypass [8] & ( (\register_file|regs_rtl_1_bypass [15] & (\register_file|regs_rtl_1_bypass [7] & (\register_file|regs~0_combout  & \instruction_memory|out [11]))) ) ) # ( 
// !\register_file|regs_rtl_1_bypass [8] & ( (\register_file|regs_rtl_1_bypass [15] & (!\register_file|regs_rtl_1_bypass [7] & (\register_file|regs~0_combout  & \instruction_memory|out [11]))) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [15]),
	.datab(!\register_file|regs_rtl_1_bypass [7]),
	.datac(!\register_file|regs~0_combout ),
	.datad(!\instruction_memory|out [11]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_1_bypass [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[4]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[4]~37 .extended_lut = "off";
defparam \register_file|r_data2[4]~37 .lut_mask = 64'h0004000400010001;
defparam \register_file|r_data2[4]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N48
cyclonev_lcell_comb \alu_b_mux|y[4]~23 (
// Equation(s):
// \alu_b_mux|y[4]~23_combout  = ( \register_file|regs_rtl_1|auto_generated|ram_block1a4  & ( \register_file|r_data2[4]~37_combout  & ( ((!\instruction_memory|out [5] & !\instruction_memory|out [2])) # (\instruction_memory|out [28]) ) ) ) # ( 
// !\register_file|regs_rtl_1|auto_generated|ram_block1a4  & ( \register_file|r_data2[4]~37_combout  & ( ((!\instruction_memory|out [5] & !\instruction_memory|out [2])) # (\instruction_memory|out [28]) ) ) ) # ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a4  & ( !\register_file|r_data2[4]~37_combout  & ( (!\instruction_memory|out [5] & ((!\instruction_memory|out [2] & (\register_file|r_data2[0]~1_combout )) # (\instruction_memory|out [2] & 
// ((\instruction_memory|out [28]))))) # (\instruction_memory|out [5] & (((\instruction_memory|out [28])))) ) ) ) # ( !\register_file|regs_rtl_1|auto_generated|ram_block1a4  & ( !\register_file|r_data2[4]~37_combout  & ( (\instruction_memory|out [28] & 
// ((\instruction_memory|out [2]) # (\instruction_memory|out [5]))) ) ) )

	.dataa(!\instruction_memory|out [5]),
	.datab(!\register_file|r_data2[0]~1_combout ),
	.datac(!\instruction_memory|out [2]),
	.datad(!\instruction_memory|out [28]),
	.datae(!\register_file|regs_rtl_1|auto_generated|ram_block1a4 ),
	.dataf(!\register_file|r_data2[4]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[4]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[4]~23 .extended_lut = "off";
defparam \alu_b_mux|y[4]~23 .lut_mask = 64'h005F207FA0FFA0FF;
defparam \alu_b_mux|y[4]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y17_N22
dffeas \register_file|regs_rtl_1_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[3]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N36
cyclonev_lcell_comb \register_file|r_data2[3]~20 (
// Equation(s):
// \register_file|r_data2[3]~20_combout  = ( \register_file|regs_rtl_1_bypass [14] & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [8] $ (\register_file|regs_rtl_1_bypass [7])))) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [8]),
	.datab(!\instruction_memory|out [11]),
	.datac(!\register_file|regs~0_combout ),
	.datad(!\register_file|regs_rtl_1_bypass [7]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_1_bypass [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[3]~20 .extended_lut = "off";
defparam \register_file|r_data2[3]~20 .lut_mask = 64'h0000000002010201;
defparam \register_file|r_data2[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N6
cyclonev_lcell_comb \alu_b_mux|y[3]~17 (
// Equation(s):
// \alu_b_mux|y[3]~17_combout  = ( \register_file|regs_rtl_1|auto_generated|ram_block1a3  & ( \instruction_memory|out [5] & ( \instruction_memory|out [27] ) ) ) # ( !\register_file|regs_rtl_1|auto_generated|ram_block1a3  & ( \instruction_memory|out [5] & ( 
// \instruction_memory|out [27] ) ) ) # ( \register_file|regs_rtl_1|auto_generated|ram_block1a3  & ( !\instruction_memory|out [5] & ( (!\instruction_memory|out [2] & (((\register_file|r_data2[0]~1_combout )) # (\register_file|r_data2[3]~20_combout ))) # 
// (\instruction_memory|out [2] & (((\instruction_memory|out [27])))) ) ) ) # ( !\register_file|regs_rtl_1|auto_generated|ram_block1a3  & ( !\instruction_memory|out [5] & ( (!\instruction_memory|out [2] & (\register_file|r_data2[3]~20_combout )) # 
// (\instruction_memory|out [2] & ((\instruction_memory|out [27]))) ) ) )

	.dataa(!\register_file|r_data2[3]~20_combout ),
	.datab(!\register_file|r_data2[0]~1_combout ),
	.datac(!\instruction_memory|out [27]),
	.datad(!\instruction_memory|out [2]),
	.datae(!\register_file|regs_rtl_1|auto_generated|ram_block1a3 ),
	.dataf(!\instruction_memory|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[3]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[3]~17 .extended_lut = "off";
defparam \alu_b_mux|y[3]~17 .lut_mask = 64'h550F770F0F0F0F0F;
defparam \alu_b_mux|y[3]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N12
cyclonev_lcell_comb \alu_b_mux|y[2]~16 (
// Equation(s):
// \alu_b_mux|y[2]~16_combout  = ( \register_file|regs_rtl_1|auto_generated|ram_block1a2  & ( \instruction_memory|out [2] & ( \instruction_memory|out [26] ) ) ) # ( !\register_file|regs_rtl_1|auto_generated|ram_block1a2  & ( \instruction_memory|out [2] & ( 
// \instruction_memory|out [26] ) ) ) # ( \register_file|regs_rtl_1|auto_generated|ram_block1a2  & ( !\instruction_memory|out [2] & ( (!\instruction_memory|out [5] & (((\register_file|r_data2[2]~19_combout ) # (\register_file|r_data2[0]~1_combout )))) # 
// (\instruction_memory|out [5] & (\instruction_memory|out [26])) ) ) ) # ( !\register_file|regs_rtl_1|auto_generated|ram_block1a2  & ( !\instruction_memory|out [2] & ( (!\instruction_memory|out [5] & ((\register_file|r_data2[2]~19_combout ))) # 
// (\instruction_memory|out [5] & (\instruction_memory|out [26])) ) ) )

	.dataa(!\instruction_memory|out [26]),
	.datab(!\instruction_memory|out [5]),
	.datac(!\register_file|r_data2[0]~1_combout ),
	.datad(!\register_file|r_data2[2]~19_combout ),
	.datae(!\register_file|regs_rtl_1|auto_generated|ram_block1a2 ),
	.dataf(!\instruction_memory|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[2]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[2]~16 .extended_lut = "off";
defparam \alu_b_mux|y[2]~16 .lut_mask = 64'h11DD1DDD55555555;
defparam \alu_b_mux|y[2]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y16_N52
dffeas \register_file|regs_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[1]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N36
cyclonev_lcell_comb \register_file|r_data1[1]~26 (
// Equation(s):
// \register_file|r_data1[1]~26_combout  = ( \register_file|regs_rtl_0_bypass [12] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a1  & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0_bypass [12] & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a1  & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])))) ) ) ) # ( \register_file|regs_rtl_0_bypass 
// [12] & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a1  & ( (\register_file|regs~2_combout  & (\instruction_memory|out [15] & (!\register_file|regs_rtl_0_bypass [10] $ (\register_file|regs_rtl_0_bypass [9])))) ) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs~2_combout ),
	.datac(!\register_file|regs_rtl_0_bypass [9]),
	.datad(!\instruction_memory|out [15]),
	.datae(!\register_file|regs_rtl_0_bypass [12]),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[1]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[1]~26 .extended_lut = "off";
defparam \register_file|r_data1[1]~26 .lut_mask = 64'h0000002100DE00FF;
defparam \register_file|r_data1[1]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N21
cyclonev_lcell_comb \register_file|r_data2[1]~39 (
// Equation(s):
// \register_file|r_data2[1]~39_combout  = ( \register_file|regs_rtl_1_bypass [12] & ( (\register_file|regs~0_combout  & (\instruction_memory|out [11] & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs~0_combout ),
	.datac(!\register_file|regs_rtl_1_bypass [8]),
	.datad(!\instruction_memory|out [11]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_1_bypass [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[1]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[1]~39 .extended_lut = "off";
defparam \register_file|r_data2[1]~39 .lut_mask = 64'h0000000000210021;
defparam \register_file|r_data2[1]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N57
cyclonev_lcell_comb \alu_unit|AdderInputB[1]~0 (
// Equation(s):
// \alu_unit|AdderInputB[1]~0_combout  = ( \register_file|r_data2[1]~39_combout  & ( \register_file|regs_rtl_1|auto_generated|ram_block1a1  & ( !\instruction_memory|out [25] $ (((\instruction_memory|out [5]) # (\instruction_memory|out [2]))) ) ) ) # ( 
// !\register_file|r_data2[1]~39_combout  & ( \register_file|regs_rtl_1|auto_generated|ram_block1a1  & ( !\instruction_memory|out [25] $ ((((!\register_file|r_data2[0]~1_combout ) # (\instruction_memory|out [5])) # (\instruction_memory|out [2]))) ) ) ) # ( 
// \register_file|r_data2[1]~39_combout  & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a1  & ( !\instruction_memory|out [25] $ (((\instruction_memory|out [5]) # (\instruction_memory|out [2]))) ) ) ) # ( !\register_file|r_data2[1]~39_combout  & ( 
// !\register_file|regs_rtl_1|auto_generated|ram_block1a1  & ( \instruction_memory|out [25] ) ) )

	.dataa(!\instruction_memory|out [2]),
	.datab(!\instruction_memory|out [25]),
	.datac(!\register_file|r_data2[0]~1_combout ),
	.datad(!\instruction_memory|out [5]),
	.datae(!\register_file|r_data2[1]~39_combout ),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|AdderInputB[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|AdderInputB[1]~0 .extended_lut = "off";
defparam \alu_unit|AdderInputB[1]~0 .lut_mask = 64'h3333993339339933;
defparam \alu_unit|AdderInputB[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y13_N58
dffeas \register_file|regs_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N33
cyclonev_lcell_comb \register_file|r_data1[0]~27 (
// Equation(s):
// \register_file|r_data1[0]~27_combout  = ( \register_file|regs_rtl_0_bypass [11] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0_bypass [11] & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [9] $ (!\register_file|regs_rtl_0_bypass [10])))) ) ) ) # ( 
// \register_file|regs_rtl_0_bypass [11] & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\instruction_memory|out [15] & (\register_file|regs~2_combout  & (!\register_file|regs_rtl_0_bypass [9] $ (\register_file|regs_rtl_0_bypass 
// [10])))) ) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [9]),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|regs~2_combout ),
	.datad(!\register_file|regs_rtl_0_bypass [10]),
	.datae(!\register_file|regs_rtl_0_bypass [11]),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[0]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[0]~27 .extended_lut = "off";
defparam \register_file|r_data1[0]~27 .lut_mask = 64'h0000020131323333;
defparam \register_file|r_data1[0]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N9
cyclonev_lcell_comb \alu_b_mux|y[0]~18 (
// Equation(s):
// \alu_b_mux|y[0]~18_combout  = ( \register_file|r_data2[0]~0_combout  & ( \register_file|regs_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( ((!\instruction_memory|out [2] & !\instruction_memory|out [5])) # (\instruction_memory|out [24]) ) ) ) # ( 
// !\register_file|r_data2[0]~0_combout  & ( \register_file|regs_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & (\register_file|r_data2[0]~1_combout )) # (\instruction_memory|out [5] & 
// ((\instruction_memory|out [24]))))) # (\instruction_memory|out [2] & (((\instruction_memory|out [24])))) ) ) ) # ( \register_file|r_data2[0]~0_combout  & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( ((!\instruction_memory|out 
// [2] & !\instruction_memory|out [5])) # (\instruction_memory|out [24]) ) ) ) # ( !\register_file|r_data2[0]~0_combout  & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( (\instruction_memory|out [24] & ((\instruction_memory|out 
// [5]) # (\instruction_memory|out [2]))) ) ) )

	.dataa(!\register_file|r_data2[0]~1_combout ),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [24]),
	.datad(!\instruction_memory|out [5]),
	.datae(!\register_file|r_data2[0]~0_combout ),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[0]~18 .extended_lut = "off";
defparam \alu_b_mux|y[0]~18 .lut_mask = 64'h030FCF0F470FCF0F;
defparam \alu_b_mux|y[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N30
cyclonev_lcell_comb \alu_unit|_~73 (
// Equation(s):
// \alu_unit|_~73_sumout  = SUM(( !\register_file|r_data1[0]~27_combout  $ (!\alu_b_mux|y[0]~18_combout ) ) + ( !VCC ) + ( !VCC ))
// \alu_unit|_~74  = CARRY(( !\register_file|r_data1[0]~27_combout  $ (!\alu_b_mux|y[0]~18_combout ) ) + ( !VCC ) + ( !VCC ))
// \alu_unit|_~75  = SHARE((!\alu_b_mux|y[0]~18_combout  & (\CU|WideOr2~0_combout  & (\instruction_memory|out [25]))) # (\alu_b_mux|y[0]~18_combout  & (((\register_file|r_data1[0]~27_combout )))))

	.dataa(!\CU|WideOr2~0_combout ),
	.datab(!\instruction_memory|out [25]),
	.datac(!\register_file|r_data1[0]~27_combout ),
	.datad(!\alu_b_mux|y[0]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_unit|_~73_sumout ),
	.cout(\alu_unit|_~74 ),
	.shareout(\alu_unit|_~75 ));
// synopsys translate_off
defparam \alu_unit|_~73 .extended_lut = "off";
defparam \alu_unit|_~73 .lut_mask = 64'h0000110F00000FF0;
defparam \alu_unit|_~73 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N33
cyclonev_lcell_comb \alu_unit|_~81 (
// Equation(s):
// \alu_unit|_~81_sumout  = SUM(( !\register_file|r_data1[1]~26_combout  $ (!\alu_unit|AdderInputB[1]~0_combout ) ) + ( \alu_unit|_~75  ) + ( \alu_unit|_~74  ))
// \alu_unit|_~82  = CARRY(( !\register_file|r_data1[1]~26_combout  $ (!\alu_unit|AdderInputB[1]~0_combout ) ) + ( \alu_unit|_~75  ) + ( \alu_unit|_~74  ))
// \alu_unit|_~83  = SHARE((\register_file|r_data1[1]~26_combout  & \alu_unit|AdderInputB[1]~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register_file|r_data1[1]~26_combout ),
	.datad(!\alu_unit|AdderInputB[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~74 ),
	.sharein(\alu_unit|_~75 ),
	.combout(),
	.sumout(\alu_unit|_~81_sumout ),
	.cout(\alu_unit|_~82 ),
	.shareout(\alu_unit|_~83 ));
// synopsys translate_off
defparam \alu_unit|_~81 .extended_lut = "off";
defparam \alu_unit|_~81 .lut_mask = 64'h0000000F00000FF0;
defparam \alu_unit|_~81 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N36
cyclonev_lcell_comb \alu_unit|_~65 (
// Equation(s):
// \alu_unit|_~65_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[2]~16_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[2]~24_combout )))) ) + ( \alu_unit|_~83  ) + ( \alu_unit|_~82  ))
// \alu_unit|_~66  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[2]~16_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[2]~24_combout )))) ) + ( \alu_unit|_~83  ) + ( \alu_unit|_~82  ))
// \alu_unit|_~67  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[2]~24_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[2]~16_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|r_data1[2]~24_combout ),
	.datad(!\alu_b_mux|y[2]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~82 ),
	.sharein(\alu_unit|_~83 ),
	.combout(),
	.sumout(\alu_unit|_~65_sumout ),
	.cout(\alu_unit|_~66 ),
	.shareout(\alu_unit|_~67 ));
// synopsys translate_off
defparam \alu_unit|_~65 .extended_lut = "off";
defparam \alu_unit|_~65 .lut_mask = 64'h00000102000056A9;
defparam \alu_unit|_~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N39
cyclonev_lcell_comb \alu_unit|_~69 (
// Equation(s):
// \alu_unit|_~69_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[3]~17_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[3]~25_combout )))) ) + ( \alu_unit|_~67  ) + ( \alu_unit|_~66  ))
// \alu_unit|_~70  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[3]~17_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[3]~25_combout )))) ) + ( \alu_unit|_~67  ) + ( \alu_unit|_~66  ))
// \alu_unit|_~71  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[3]~25_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[3]~17_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|r_data1[3]~25_combout ),
	.datad(!\alu_b_mux|y[3]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~66 ),
	.sharein(\alu_unit|_~67 ),
	.combout(),
	.sumout(\alu_unit|_~69_sumout ),
	.cout(\alu_unit|_~70 ),
	.shareout(\alu_unit|_~71 ));
// synopsys translate_off
defparam \alu_unit|_~69 .extended_lut = "off";
defparam \alu_unit|_~69 .lut_mask = 64'h00000102000056A9;
defparam \alu_unit|_~69 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N42
cyclonev_lcell_comb \alu_unit|_~85 (
// Equation(s):
// \alu_unit|_~85_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[4]~23_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[4]~32_combout )))) ) + ( \alu_unit|_~71  ) + ( \alu_unit|_~70  ))
// \alu_unit|_~86  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[4]~23_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[4]~32_combout )))) ) + ( \alu_unit|_~71  ) + ( \alu_unit|_~70  ))
// \alu_unit|_~87  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[4]~32_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[4]~23_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\alu_b_mux|y[4]~23_combout ),
	.datad(!\register_file|r_data1[4]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~70 ),
	.sharein(\alu_unit|_~71 ),
	.combout(),
	.sumout(\alu_unit|_~85_sumout ),
	.cout(\alu_unit|_~86 ),
	.shareout(\alu_unit|_~87 ));
// synopsys translate_off
defparam \alu_unit|_~85 .extended_lut = "off";
defparam \alu_unit|_~85 .lut_mask = 64'h0000001200005A69;
defparam \alu_unit|_~85 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N45
cyclonev_lcell_comb \alu_unit|_~89 (
// Equation(s):
// \alu_unit|_~89_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[5]~19_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[5]~29_combout )))) ) + ( \alu_unit|_~87  ) + ( \alu_unit|_~86  ))
// \alu_unit|_~90  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[5]~19_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[5]~29_combout )))) ) + ( \alu_unit|_~87  ) + ( \alu_unit|_~86  ))
// \alu_unit|_~91  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[5]~29_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[5]~19_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|r_data1[5]~29_combout ),
	.datad(!\alu_b_mux|y[5]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~86 ),
	.sharein(\alu_unit|_~87 ),
	.combout(),
	.sumout(\alu_unit|_~89_sumout ),
	.cout(\alu_unit|_~90 ),
	.shareout(\alu_unit|_~91 ));
// synopsys translate_off
defparam \alu_unit|_~89 .extended_lut = "off";
defparam \alu_unit|_~89 .lut_mask = 64'h00000102000056A9;
defparam \alu_unit|_~89 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N48
cyclonev_lcell_comb \alu_unit|_~93 (
// Equation(s):
// \alu_unit|_~93_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[6]~24_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[6]~49_combout )))) ) + ( \alu_unit|_~91  ) + ( \alu_unit|_~90  ))
// \alu_unit|_~94  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[6]~24_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[6]~49_combout )))) ) + ( \alu_unit|_~91  ) + ( \alu_unit|_~90  ))
// \alu_unit|_~95  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[6]~49_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[6]~24_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\alu_b_mux|y[6]~24_combout ),
	.datad(!\register_file|r_data1[6]~49_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~90 ),
	.sharein(\alu_unit|_~91 ),
	.combout(),
	.sumout(\alu_unit|_~93_sumout ),
	.cout(\alu_unit|_~94 ),
	.shareout(\alu_unit|_~95 ));
// synopsys translate_off
defparam \alu_unit|_~93 .extended_lut = "off";
defparam \alu_unit|_~93 .lut_mask = 64'h0000001200005A69;
defparam \alu_unit|_~93 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N51
cyclonev_lcell_comb \alu_unit|_~97 (
// Equation(s):
// \alu_unit|_~97_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[7]~25_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[7]~50_combout )))) ) + ( \alu_unit|_~95  ) + ( \alu_unit|_~94  ))
// \alu_unit|_~98  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[7]~25_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[7]~50_combout )))) ) + ( \alu_unit|_~95  ) + ( \alu_unit|_~94  ))
// \alu_unit|_~99  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[7]~50_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[7]~25_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|r_data1[7]~50_combout ),
	.datad(!\alu_b_mux|y[7]~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~94 ),
	.sharein(\alu_unit|_~95 ),
	.combout(),
	.sumout(\alu_unit|_~97_sumout ),
	.cout(\alu_unit|_~98 ),
	.shareout(\alu_unit|_~99 ));
// synopsys translate_off
defparam \alu_unit|_~97 .extended_lut = "off";
defparam \alu_unit|_~97 .lut_mask = 64'h00000102000056A9;
defparam \alu_unit|_~97 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N54
cyclonev_lcell_comb \alu_unit|_~105 (
// Equation(s):
// \alu_unit|_~105_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\register_file|r_data1[8]~34_combout  $ (((\CU|WideOr2~0_combout  & \register_file|r_data2[8]~30_combout )))) ) + ( \alu_unit|_~99  ) + ( \alu_unit|_~98  ))
// \alu_unit|_~106  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\register_file|r_data1[8]~34_combout  $ (((\CU|WideOr2~0_combout  & \register_file|r_data2[8]~30_combout )))) ) + ( \alu_unit|_~99  ) + ( \alu_unit|_~98  ))
// \alu_unit|_~107  = SHARE((\register_file|r_data1[8]~34_combout  & (!\CU|ALUOp[1]~0_combout  $ (((!\CU|WideOr2~0_combout ) # (!\register_file|r_data2[8]~30_combout ))))))

	.dataa(!\CU|WideOr2~0_combout ),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\register_file|r_data2[8]~30_combout ),
	.datad(!\register_file|r_data1[8]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~98 ),
	.sharein(\alu_unit|_~99 ),
	.combout(),
	.sumout(\alu_unit|_~105_sumout ),
	.cout(\alu_unit|_~106 ),
	.shareout(\alu_unit|_~107 ));
// synopsys translate_off
defparam \alu_unit|_~105 .extended_lut = "off";
defparam \alu_unit|_~105 .lut_mask = 64'h00000036000036C9;
defparam \alu_unit|_~105 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N57
cyclonev_lcell_comb \alu_unit|_~101 (
// Equation(s):
// \alu_unit|_~101_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\register_file|r_data1[9]~33_combout  $ (((\CU|WideOr2~0_combout  & \register_file|r_data2[9]~29_combout )))) ) + ( \alu_unit|_~107  ) + ( \alu_unit|_~106  ))
// \alu_unit|_~102  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\register_file|r_data1[9]~33_combout  $ (((\CU|WideOr2~0_combout  & \register_file|r_data2[9]~29_combout )))) ) + ( \alu_unit|_~107  ) + ( \alu_unit|_~106  ))
// \alu_unit|_~103  = SHARE((\register_file|r_data1[9]~33_combout  & (!\CU|ALUOp[1]~0_combout  $ (((!\CU|WideOr2~0_combout ) # (!\register_file|r_data2[9]~29_combout ))))))

	.dataa(!\CU|WideOr2~0_combout ),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\register_file|r_data2[9]~29_combout ),
	.datad(!\register_file|r_data1[9]~33_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~106 ),
	.sharein(\alu_unit|_~107 ),
	.combout(),
	.sumout(\alu_unit|_~101_sumout ),
	.cout(\alu_unit|_~102 ),
	.shareout(\alu_unit|_~103 ));
// synopsys translate_off
defparam \alu_unit|_~101 .extended_lut = "off";
defparam \alu_unit|_~101 .lut_mask = 64'h00000036000036C9;
defparam \alu_unit|_~101 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N0
cyclonev_lcell_comb \alu_unit|_~113 (
// Equation(s):
// \alu_unit|_~113_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\register_file|r_data1[10]~36_combout  $ (((\CU|WideOr2~0_combout  & \register_file|r_data2[10]~32_combout )))) ) + ( \alu_unit|_~103  ) + ( \alu_unit|_~102  ))
// \alu_unit|_~114  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\register_file|r_data1[10]~36_combout  $ (((\CU|WideOr2~0_combout  & \register_file|r_data2[10]~32_combout )))) ) + ( \alu_unit|_~103  ) + ( \alu_unit|_~102  ))
// \alu_unit|_~115  = SHARE((\register_file|r_data1[10]~36_combout  & (!\CU|ALUOp[1]~0_combout  $ (((!\CU|WideOr2~0_combout ) # (!\register_file|r_data2[10]~32_combout ))))))

	.dataa(!\CU|WideOr2~0_combout ),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\register_file|r_data1[10]~36_combout ),
	.datad(!\register_file|r_data2[10]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~102 ),
	.sharein(\alu_unit|_~103 ),
	.combout(),
	.sumout(\alu_unit|_~113_sumout ),
	.cout(\alu_unit|_~114 ),
	.shareout(\alu_unit|_~115 ));
// synopsys translate_off
defparam \alu_unit|_~113 .extended_lut = "off";
defparam \alu_unit|_~113 .lut_mask = 64'h0000030600003C69;
defparam \alu_unit|_~113 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N3
cyclonev_lcell_comb \alu_unit|_~109 (
// Equation(s):
// \alu_unit|_~109_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\register_file|r_data1[11]~35_combout  $ (((\CU|WideOr2~0_combout  & \register_file|r_data2[11]~31_combout )))) ) + ( \alu_unit|_~115  ) + ( \alu_unit|_~114  ))
// \alu_unit|_~110  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\register_file|r_data1[11]~35_combout  $ (((\CU|WideOr2~0_combout  & \register_file|r_data2[11]~31_combout )))) ) + ( \alu_unit|_~115  ) + ( \alu_unit|_~114  ))
// \alu_unit|_~111  = SHARE((\register_file|r_data1[11]~35_combout  & (!\CU|ALUOp[1]~0_combout  $ (((!\CU|WideOr2~0_combout ) # (!\register_file|r_data2[11]~31_combout ))))))

	.dataa(!\CU|WideOr2~0_combout ),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\register_file|r_data1[11]~35_combout ),
	.datad(!\register_file|r_data2[11]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~114 ),
	.sharein(\alu_unit|_~115 ),
	.combout(),
	.sumout(\alu_unit|_~109_sumout ),
	.cout(\alu_unit|_~110 ),
	.shareout(\alu_unit|_~111 ));
// synopsys translate_off
defparam \alu_unit|_~109 .extended_lut = "off";
defparam \alu_unit|_~109 .lut_mask = 64'h0000030600003C69;
defparam \alu_unit|_~109 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N6
cyclonev_lcell_comb \alu_unit|_~125 (
// Equation(s):
// \alu_unit|_~125_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\register_file|r_data1[12]~39_combout  $ (((\CU|WideOr2~0_combout  & \register_file|r_data2[12]~35_combout )))) ) + ( \alu_unit|_~111  ) + ( \alu_unit|_~110  ))
// \alu_unit|_~126  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\register_file|r_data1[12]~39_combout  $ (((\CU|WideOr2~0_combout  & \register_file|r_data2[12]~35_combout )))) ) + ( \alu_unit|_~111  ) + ( \alu_unit|_~110  ))
// \alu_unit|_~127  = SHARE((\register_file|r_data1[12]~39_combout  & (!\CU|ALUOp[1]~0_combout  $ (((!\CU|WideOr2~0_combout ) # (!\register_file|r_data2[12]~35_combout ))))))

	.dataa(!\CU|WideOr2~0_combout ),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\register_file|r_data2[12]~35_combout ),
	.datad(!\register_file|r_data1[12]~39_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~110 ),
	.sharein(\alu_unit|_~111 ),
	.combout(),
	.sumout(\alu_unit|_~125_sumout ),
	.cout(\alu_unit|_~126 ),
	.shareout(\alu_unit|_~127 ));
// synopsys translate_off
defparam \alu_unit|_~125 .extended_lut = "off";
defparam \alu_unit|_~125 .lut_mask = 64'h00000036000036C9;
defparam \alu_unit|_~125 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N9
cyclonev_lcell_comb \alu_unit|_~121 (
// Equation(s):
// \alu_unit|_~121_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\register_file|r_data1[13]~38_combout  $ (\alu_b_mux|y[13]~21_combout )) ) + ( \alu_unit|_~127  ) + ( \alu_unit|_~126  ))
// \alu_unit|_~122  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\register_file|r_data1[13]~38_combout  $ (\alu_b_mux|y[13]~21_combout )) ) + ( \alu_unit|_~127  ) + ( \alu_unit|_~126  ))
// \alu_unit|_~123  = SHARE((\register_file|r_data1[13]~38_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[13]~21_combout ))))

	.dataa(gnd),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\register_file|r_data1[13]~38_combout ),
	.datad(!\alu_b_mux|y[13]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~126 ),
	.sharein(\alu_unit|_~127 ),
	.combout(),
	.sumout(\alu_unit|_~121_sumout ),
	.cout(\alu_unit|_~122 ),
	.shareout(\alu_unit|_~123 ));
// synopsys translate_off
defparam \alu_unit|_~121 .extended_lut = "off";
defparam \alu_unit|_~121 .lut_mask = 64'h0000030C00003CC3;
defparam \alu_unit|_~121 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N12
cyclonev_lcell_comb \alu_unit|_~117 (
// Equation(s):
// \alu_unit|_~117_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[14]~20_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[14]~37_combout )))) ) + ( \alu_unit|_~123  ) + ( \alu_unit|_~122  ))
// \alu_unit|_~118  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[14]~20_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[14]~37_combout )))) ) + ( \alu_unit|_~123  ) + ( \alu_unit|_~122  ))
// \alu_unit|_~119  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[14]~37_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[14]~20_combout )))))

	.dataa(!\instruction_memory|out [15]),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\alu_b_mux|y[14]~20_combout ),
	.datad(!\register_file|r_data1[14]~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~122 ),
	.sharein(\alu_unit|_~123 ),
	.combout(),
	.sumout(\alu_unit|_~117_sumout ),
	.cout(\alu_unit|_~118 ),
	.shareout(\alu_unit|_~119 ));
// synopsys translate_off
defparam \alu_unit|_~117 .extended_lut = "off";
defparam \alu_unit|_~117 .lut_mask = 64'h0000001400003C69;
defparam \alu_unit|_~117 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N15
cyclonev_lcell_comb \alu_unit|_~77 (
// Equation(s):
// \alu_unit|_~77_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[15]~22_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[15]~40_combout )))) ) + ( \alu_unit|_~119  ) + ( \alu_unit|_~118  ))
// \alu_unit|_~78  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[15]~22_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[15]~40_combout )))) ) + ( \alu_unit|_~119  ) + ( \alu_unit|_~118  ))
// \alu_unit|_~79  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[15]~40_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[15]~22_combout )))))

	.dataa(!\instruction_memory|out [15]),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\register_file|r_data1[15]~40_combout ),
	.datad(!\alu_b_mux|y[15]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~118 ),
	.sharein(\alu_unit|_~119 ),
	.combout(),
	.sumout(\alu_unit|_~77_sumout ),
	.cout(\alu_unit|_~78 ),
	.shareout(\alu_unit|_~79 ));
// synopsys translate_off
defparam \alu_unit|_~77 .extended_lut = "off";
defparam \alu_unit|_~77 .lut_mask = 64'h00000104000036C9;
defparam \alu_unit|_~77 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N18
cyclonev_lcell_comb \alu_unit|_~41 (
// Equation(s):
// \alu_unit|_~41_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[16]~10_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[16]~44_combout )))) ) + ( \alu_unit|_~79  ) + ( \alu_unit|_~78  ))
// \alu_unit|_~42  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[16]~10_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[16]~44_combout )))) ) + ( \alu_unit|_~79  ) + ( \alu_unit|_~78  ))
// \alu_unit|_~43  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[16]~44_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[16]~10_combout )))))

	.dataa(!\instruction_memory|out [15]),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\register_file|r_data1[16]~44_combout ),
	.datad(!\alu_b_mux|y[16]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~78 ),
	.sharein(\alu_unit|_~79 ),
	.combout(),
	.sumout(\alu_unit|_~41_sumout ),
	.cout(\alu_unit|_~42 ),
	.shareout(\alu_unit|_~43 ));
// synopsys translate_off
defparam \alu_unit|_~41 .extended_lut = "off";
defparam \alu_unit|_~41 .lut_mask = 64'h00000104000036C9;
defparam \alu_unit|_~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N21
cyclonev_lcell_comb \alu_unit|_~45 (
// Equation(s):
// \alu_unit|_~45_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[17]~11_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[17]~45_combout )))) ) + ( \alu_unit|_~43  ) + ( \alu_unit|_~42  ))
// \alu_unit|_~46  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[17]~11_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[17]~45_combout )))) ) + ( \alu_unit|_~43  ) + ( \alu_unit|_~42  ))
// \alu_unit|_~47  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[17]~45_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[17]~11_combout )))))

	.dataa(!\instruction_memory|out [15]),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\register_file|r_data1[17]~45_combout ),
	.datad(!\alu_b_mux|y[17]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~42 ),
	.sharein(\alu_unit|_~43 ),
	.combout(),
	.sumout(\alu_unit|_~45_sumout ),
	.cout(\alu_unit|_~46 ),
	.shareout(\alu_unit|_~47 ));
// synopsys translate_off
defparam \alu_unit|_~45 .extended_lut = "off";
defparam \alu_unit|_~45 .lut_mask = 64'h00000104000036C9;
defparam \alu_unit|_~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N24
cyclonev_lcell_comb \alu_unit|_~57 (
// Equation(s):
// \alu_unit|_~57_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[18]~14_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[18]~47_combout )))) ) + ( \alu_unit|_~47  ) + ( \alu_unit|_~46  ))
// \alu_unit|_~58  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[18]~14_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[18]~47_combout )))) ) + ( \alu_unit|_~47  ) + ( \alu_unit|_~46  ))
// \alu_unit|_~59  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[18]~47_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[18]~14_combout )))))

	.dataa(!\instruction_memory|out [15]),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\register_file|r_data1[18]~47_combout ),
	.datad(!\alu_b_mux|y[18]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~46 ),
	.sharein(\alu_unit|_~47 ),
	.combout(),
	.sumout(\alu_unit|_~57_sumout ),
	.cout(\alu_unit|_~58 ),
	.shareout(\alu_unit|_~59 ));
// synopsys translate_off
defparam \alu_unit|_~57 .extended_lut = "off";
defparam \alu_unit|_~57 .lut_mask = 64'h00000104000036C9;
defparam \alu_unit|_~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N27
cyclonev_lcell_comb \alu_unit|_~61 (
// Equation(s):
// \alu_unit|_~61_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[19]~15_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[19]~48_combout )))) ) + ( \alu_unit|_~59  ) + ( \alu_unit|_~58  ))
// \alu_unit|_~62  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[19]~15_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[19]~48_combout )))) ) + ( \alu_unit|_~59  ) + ( \alu_unit|_~58  ))
// \alu_unit|_~63  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[19]~48_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[19]~15_combout )))))

	.dataa(!\instruction_memory|out [15]),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\alu_b_mux|y[19]~15_combout ),
	.datad(!\register_file|r_data1[19]~48_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~58 ),
	.sharein(\alu_unit|_~59 ),
	.combout(),
	.sumout(\alu_unit|_~61_sumout ),
	.cout(\alu_unit|_~62 ),
	.shareout(\alu_unit|_~63 ));
// synopsys translate_off
defparam \alu_unit|_~61 .extended_lut = "off";
defparam \alu_unit|_~61 .lut_mask = 64'h0000001400003C69;
defparam \alu_unit|_~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N0
cyclonev_lcell_comb \alu_unit|_~25 (
// Equation(s):
// \alu_unit|_~25_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[20]~6_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[20]~43_combout )))) ) + ( \alu_unit|_~63  ) + ( \alu_unit|_~62  ))
// \alu_unit|_~26  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[20]~6_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[20]~43_combout )))) ) + ( \alu_unit|_~63  ) + ( \alu_unit|_~62  ))
// \alu_unit|_~27  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[20]~43_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[20]~6_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|r_data1[20]~43_combout ),
	.datad(!\alu_b_mux|y[20]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~62 ),
	.sharein(\alu_unit|_~63 ),
	.combout(),
	.sumout(\alu_unit|_~25_sumout ),
	.cout(\alu_unit|_~26 ),
	.shareout(\alu_unit|_~27 ));
// synopsys translate_off
defparam \alu_unit|_~25 .extended_lut = "off";
defparam \alu_unit|_~25 .lut_mask = 64'h00000102000056A9;
defparam \alu_unit|_~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N3
cyclonev_lcell_comb \alu_unit|_~29 (
// Equation(s):
// \alu_unit|_~29_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[21]~7_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[21]~11_combout )))) ) + ( \alu_unit|_~27  ) + ( \alu_unit|_~26  ))
// \alu_unit|_~30  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[21]~7_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[21]~11_combout )))) ) + ( \alu_unit|_~27  ) + ( \alu_unit|_~26  ))
// \alu_unit|_~31  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[21]~11_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[21]~7_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\alu_b_mux|y[21]~7_combout ),
	.datad(!\register_file|r_data1[21]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~26 ),
	.sharein(\alu_unit|_~27 ),
	.combout(),
	.sumout(\alu_unit|_~29_sumout ),
	.cout(\alu_unit|_~30 ),
	.shareout(\alu_unit|_~31 ));
// synopsys translate_off
defparam \alu_unit|_~29 .extended_lut = "off";
defparam \alu_unit|_~29 .lut_mask = 64'h0000001200005A69;
defparam \alu_unit|_~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N6
cyclonev_lcell_comb \alu_unit|_~17 (
// Equation(s):
// \alu_unit|_~17_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[22]~3_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[22]~42_combout )))) ) + ( \alu_unit|_~31  ) + ( \alu_unit|_~30  ))
// \alu_unit|_~18  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[22]~3_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[22]~42_combout )))) ) + ( \alu_unit|_~31  ) + ( \alu_unit|_~30  ))
// \alu_unit|_~19  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[22]~42_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[22]~3_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|r_data1[22]~42_combout ),
	.datad(!\alu_b_mux|y[22]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~30 ),
	.sharein(\alu_unit|_~31 ),
	.combout(),
	.sumout(\alu_unit|_~17_sumout ),
	.cout(\alu_unit|_~18 ),
	.shareout(\alu_unit|_~19 ));
// synopsys translate_off
defparam \alu_unit|_~17 .extended_lut = "off";
defparam \alu_unit|_~17 .lut_mask = 64'h00000102000056A9;
defparam \alu_unit|_~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N9
cyclonev_lcell_comb \alu_unit|_~21 (
// Equation(s):
// \alu_unit|_~21_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[23]~4_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[23]~7_combout )))) ) + ( \alu_unit|_~19  ) + ( \alu_unit|_~18  ))
// \alu_unit|_~22  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[23]~4_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[23]~7_combout )))) ) + ( \alu_unit|_~19  ) + ( \alu_unit|_~18  ))
// \alu_unit|_~23  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[23]~7_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[23]~4_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|r_data1[23]~7_combout ),
	.datad(!\alu_b_mux|y[23]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~18 ),
	.sharein(\alu_unit|_~19 ),
	.combout(),
	.sumout(\alu_unit|_~21_sumout ),
	.cout(\alu_unit|_~22 ),
	.shareout(\alu_unit|_~23 ));
// synopsys translate_off
defparam \alu_unit|_~21 .extended_lut = "off";
defparam \alu_unit|_~21 .lut_mask = 64'h00000102000056A9;
defparam \alu_unit|_~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N12
cyclonev_lcell_comb \alu_unit|_~9 (
// Equation(s):
// \alu_unit|_~9_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[24]~1_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[24]~2_combout )))) ) + ( \alu_unit|_~23  ) + ( \alu_unit|_~22  ))
// \alu_unit|_~10  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[24]~1_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[24]~2_combout )))) ) + ( \alu_unit|_~23  ) + ( \alu_unit|_~22  ))
// \alu_unit|_~11  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[24]~2_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[24]~1_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|r_data1[24]~2_combout ),
	.datad(!\alu_b_mux|y[24]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~22 ),
	.sharein(\alu_unit|_~23 ),
	.combout(),
	.sumout(\alu_unit|_~9_sumout ),
	.cout(\alu_unit|_~10 ),
	.shareout(\alu_unit|_~11 ));
// synopsys translate_off
defparam \alu_unit|_~9 .extended_lut = "off";
defparam \alu_unit|_~9 .lut_mask = 64'h00000102000056A9;
defparam \alu_unit|_~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N15
cyclonev_lcell_comb \alu_unit|_~13 (
// Equation(s):
// \alu_unit|_~13_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[25]~2_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[25]~4_combout )))) ) + ( \alu_unit|_~11  ) + ( \alu_unit|_~10  ))
// \alu_unit|_~14  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[25]~2_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[25]~4_combout )))) ) + ( \alu_unit|_~11  ) + ( \alu_unit|_~10  ))
// \alu_unit|_~15  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[25]~4_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[25]~2_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|r_data1[25]~4_combout ),
	.datad(!\alu_b_mux|y[25]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~10 ),
	.sharein(\alu_unit|_~11 ),
	.combout(),
	.sumout(\alu_unit|_~13_sumout ),
	.cout(\alu_unit|_~14 ),
	.shareout(\alu_unit|_~15 ));
// synopsys translate_off
defparam \alu_unit|_~13 .extended_lut = "off";
defparam \alu_unit|_~13 .lut_mask = 64'h00000102000056A9;
defparam \alu_unit|_~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N18
cyclonev_lcell_comb \alu_unit|_~33 (
// Equation(s):
// \alu_unit|_~33_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[26]~9_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[26]~15_combout )))) ) + ( \alu_unit|_~15  ) + ( \alu_unit|_~14  ))
// \alu_unit|_~34  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[26]~9_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[26]~15_combout )))) ) + ( \alu_unit|_~15  ) + ( \alu_unit|_~14  ))
// \alu_unit|_~35  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[26]~15_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[26]~9_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\alu_b_mux|y[26]~9_combout ),
	.datad(!\register_file|r_data1[26]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~14 ),
	.sharein(\alu_unit|_~15 ),
	.combout(),
	.sumout(\alu_unit|_~33_sumout ),
	.cout(\alu_unit|_~34 ),
	.shareout(\alu_unit|_~35 ));
// synopsys translate_off
defparam \alu_unit|_~33 .extended_lut = "off";
defparam \alu_unit|_~33 .lut_mask = 64'h0000001200005A69;
defparam \alu_unit|_~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N21
cyclonev_lcell_comb \alu_unit|_~37 (
// Equation(s):
// \alu_unit|_~37_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[27]~8_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[27]~13_combout )))) ) + ( \alu_unit|_~35  ) + ( \alu_unit|_~34  ))
// \alu_unit|_~38  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[27]~8_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[27]~13_combout )))) ) + ( \alu_unit|_~35  ) + ( \alu_unit|_~34  ))
// \alu_unit|_~39  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[27]~13_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[27]~8_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|r_data1[27]~13_combout ),
	.datad(!\alu_b_mux|y[27]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~34 ),
	.sharein(\alu_unit|_~35 ),
	.combout(),
	.sumout(\alu_unit|_~37_sumout ),
	.cout(\alu_unit|_~38 ),
	.shareout(\alu_unit|_~39 ));
// synopsys translate_off
defparam \alu_unit|_~37 .extended_lut = "off";
defparam \alu_unit|_~37 .lut_mask = 64'h00000102000056A9;
defparam \alu_unit|_~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N24
cyclonev_lcell_comb \alu_unit|_~49 (
// Equation(s):
// \alu_unit|_~49_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[28]~13_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[28]~20_combout )))) ) + ( \alu_unit|_~39  ) + ( \alu_unit|_~38  ))
// \alu_unit|_~50  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[28]~13_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[28]~20_combout )))) ) + ( \alu_unit|_~39  ) + ( \alu_unit|_~38  ))
// \alu_unit|_~51  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[28]~20_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[28]~13_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\alu_b_mux|y[28]~13_combout ),
	.datad(!\register_file|r_data1[28]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~38 ),
	.sharein(\alu_unit|_~39 ),
	.combout(),
	.sumout(\alu_unit|_~49_sumout ),
	.cout(\alu_unit|_~50 ),
	.shareout(\alu_unit|_~51 ));
// synopsys translate_off
defparam \alu_unit|_~49 .extended_lut = "off";
defparam \alu_unit|_~49 .lut_mask = 64'h0000001200005A69;
defparam \alu_unit|_~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N27
cyclonev_lcell_comb \alu_unit|_~53 (
// Equation(s):
// \alu_unit|_~53_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[29]~12_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[29]~46_combout )))) ) + ( \alu_unit|_~51  ) + ( \alu_unit|_~50  ))
// \alu_unit|_~54  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[29]~12_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[29]~46_combout )))) ) + ( \alu_unit|_~51  ) + ( \alu_unit|_~50  ))
// \alu_unit|_~55  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[29]~46_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[29]~12_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\alu_b_mux|y[29]~12_combout ),
	.datad(!\register_file|r_data1[29]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~50 ),
	.sharein(\alu_unit|_~51 ),
	.combout(),
	.sumout(\alu_unit|_~53_sumout ),
	.cout(\alu_unit|_~54 ),
	.shareout(\alu_unit|_~55 ));
// synopsys translate_off
defparam \alu_unit|_~53 .extended_lut = "off";
defparam \alu_unit|_~53 .lut_mask = 64'h0000001200005A69;
defparam \alu_unit|_~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N30
cyclonev_lcell_comb \alu_unit|_~5 (
// Equation(s):
// \alu_unit|_~5_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[30]~5_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[30]~41_combout )))) ) + ( \alu_unit|_~55  ) + ( \alu_unit|_~54  ))
// \alu_unit|_~6  = CARRY(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[30]~5_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[30]~41_combout )))) ) + ( \alu_unit|_~55  ) + ( \alu_unit|_~54  ))
// \alu_unit|_~7  = SHARE((\instruction_memory|out [15] & (\register_file|r_data1[30]~41_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[30]~5_combout )))))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\alu_b_mux|y[30]~5_combout ),
	.datad(!\register_file|r_data1[30]~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~54 ),
	.sharein(\alu_unit|_~55 ),
	.combout(),
	.sumout(\alu_unit|_~5_sumout ),
	.cout(\alu_unit|_~6 ),
	.shareout(\alu_unit|_~7 ));
// synopsys translate_off
defparam \alu_unit|_~5 .extended_lut = "off";
defparam \alu_unit|_~5 .lut_mask = 64'h0000001200005A69;
defparam \alu_unit|_~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N39
cyclonev_lcell_comb \alu_unit|O_out[30]~35 (
// Equation(s):
// \alu_unit|O_out[30]~35_combout  = ( \alu_unit|_~5_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & !\alu_unit|O_out[30]~9_combout ) ) ) # ( !\alu_unit|_~5_sumout  & ( !\alu_unit|O_out[30]~9_combout  ) )

	.dataa(!\alu_unit|O_out[26]~2_combout ),
	.datab(gnd),
	.datac(!\alu_unit|O_out[30]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|_~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[30]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[30]~35 .extended_lut = "off";
defparam \alu_unit|O_out[30]~35 .lut_mask = 64'hF0F0F0F0A0A0A0A0;
defparam \alu_unit|O_out[30]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y16_N0
cyclonev_lcell_comb \write_data_mux|y[30]~12 (
// Equation(s):
// \write_data_mux|y[30]~12_combout  = ( \data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((!\CU|Decoder0~0_combout  & ((!\alu_unit|O_out[30]~35_combout ))) # (\CU|Decoder0~0_combout  & 
// (\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ))) # (\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 ) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((!\CU|Decoder0~0_combout  & 
// !\alu_unit|O_out[30]~35_combout )) # (\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 ) ) ) ) # ( \data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (!\CU|Decoder0~0_combout  & ((!\alu_unit|O_out[30]~35_combout ))) # 
// (\CU|Decoder0~0_combout  & (\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 )) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (!\CU|Decoder0~0_combout  & !\alu_unit|O_out[30]~35_combout ) ) ) )

	.dataa(!\CU|Decoder0~0_combout ),
	.datab(!\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\alu_unit|O_out[30]~35_combout ),
	.datad(!\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\data_mem|Equal1~0_combout ),
	.dataf(!\write_data_mux|y[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[30]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[30]~12 .extended_lut = "off";
defparam \write_data_mux|y[30]~12 .lut_mask = 64'hA0A0B1B1A0FFB1FF;
defparam \write_data_mux|y[30]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y16_N48
cyclonev_lcell_comb \register_file|r_data2[28]~16 (
// Equation(s):
// \register_file|r_data2[28]~16_combout  = ( \register_file|regs_rtl_1_bypass [39] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a28  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [39] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a28  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [39] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a28  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs_rtl_1_bypass [8]),
	.datac(!\instruction_memory|out [11]),
	.datad(!\register_file|regs~0_combout ),
	.datae(!\register_file|regs_rtl_1_bypass [39]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[28]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[28]~16 .extended_lut = "off";
defparam \register_file|r_data2[28]~16 .lut_mask = 64'h000000090F060F0F;
defparam \register_file|r_data2[28]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N48
cyclonev_lcell_comb \alu_b_mux|y[28]~13 (
// Equation(s):
// \alu_b_mux|y[28]~13_combout  = ( \instruction_memory|out [21] & ( \register_file|r_data2[28]~16_combout  ) ) # ( !\instruction_memory|out [21] & ( \register_file|r_data2[28]~16_combout  & ( \CU|WideOr2~0_combout  ) ) ) # ( \instruction_memory|out [21] & ( 
// !\register_file|r_data2[28]~16_combout  & ( !\CU|WideOr2~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\instruction_memory|out [21]),
	.dataf(!\register_file|r_data2[28]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[28]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[28]~13 .extended_lut = "off";
defparam \alu_b_mux|y[28]~13 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \alu_b_mux|y[28]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N57
cyclonev_lcell_comb \register_file|r_data1[28]~21 (
// Equation(s):
// \register_file|r_data1[28]~21_combout  = (\instruction_memory|out [15] & \register_file|r_data1[28]~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory|out [15]),
	.datad(!\register_file|r_data1[28]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[28]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[28]~21 .extended_lut = "off";
defparam \register_file|r_data1[28]~21 .lut_mask = 64'h000F000F000F000F;
defparam \register_file|r_data1[28]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N27
cyclonev_lcell_comb \alu_unit|O_out[28]~17 (
// Equation(s):
// \alu_unit|O_out[28]~17_combout  = ( \alu_b_mux|y[28]~13_combout  & ( \register_file|r_data1[28]~21_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// !\CU|ALUOp[1]~0_combout )) ) ) ) # ( !\alu_b_mux|y[28]~13_combout  & ( \register_file|r_data1[28]~21_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// (!\CU|ALUOp[0]~1_combout  $ (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( \alu_b_mux|y[28]~13_combout  & ( !\register_file|r_data1[28]~21_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[0]~1_combout  $ 
// (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( !\alu_b_mux|y[28]~13_combout  & ( !\register_file|r_data1[28]~21_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (\CU|ALUOp[0]~1_combout  & \CU|ALUOp[1]~0_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[26]~1_combout ),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\CU|ALUOp[0]~1_combout ),
	.datad(!\CU|ALUOp[1]~0_combout ),
	.datae(!\alu_b_mux|y[28]~13_combout ),
	.dataf(!\register_file|r_data1[28]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[28]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[28]~17 .extended_lut = "off";
defparam \alu_unit|O_out[28]~17 .lut_mask = 64'h0004044026626622;
defparam \alu_unit|O_out[28]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N0
cyclonev_lcell_comb \alu_unit|O_out[28]~42 (
// Equation(s):
// \alu_unit|O_out[28]~42_combout  = ( !\alu_unit|O_out[28]~17_combout  & ( (!\alu_unit|O_out[26]~2_combout ) # (!\alu_unit|_~49_sumout ) ) )

	.dataa(gnd),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(!\alu_unit|_~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|O_out[28]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[28]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[28]~42 .extended_lut = "off";
defparam \alu_unit|O_out[28]~42 .lut_mask = 64'hFCFCFCFC00000000;
defparam \alu_unit|O_out[28]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N27
cyclonev_lcell_comb \register_file|r_data2[3]~23 (
// Equation(s):
// \register_file|r_data2[3]~23_combout  = ( \register_file|r_data2[3]~20_combout  ) # ( !\register_file|r_data2[3]~20_combout  & ( (\register_file|r_data2[0]~1_combout  & \register_file|regs_rtl_1|auto_generated|ram_block1a3 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register_file|r_data2[0]~1_combout ),
	.datad(!\register_file|regs_rtl_1|auto_generated|ram_block1a3 ),
	.datae(gnd),
	.dataf(!\register_file|r_data2[3]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[3]~23 .extended_lut = "off";
defparam \register_file|r_data2[3]~23 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \register_file|r_data2[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y13_N0
cyclonev_ram_block \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\data_mem|data_seg|mem3~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\data_mem|data_seg|mem3~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\register_file|r_data2[29]~15_combout ,\register_file|r_data2[28]~16_combout ,\register_file|r_data2[26]~12_combout ,\register_file|r_data2[19]~18_combout ,\register_file|r_data2[18]~17_combout ,\register_file|r_data2[17]~14_combout ,
\register_file|r_data2[16]~13_combout ,\register_file|r_data2[3]~23_combout ,\register_file|r_data2[2]~22_combout ,\register_file|r_data2[1]~21_combout }),
	.portaaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .init_file = "db/coe181.ram0_async_memory_9d7ce1cf.hdl.mif";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "data_memory:data_mem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_obo1:auto_generated|ALTSYNCRAM";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 10;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 10;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "BBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBB";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "AEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAE";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "EBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEB";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "BAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBA";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "EEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEE";
// synopsys translate_on

// Location: M10K_X3_Y12_N0
cyclonev_ram_block \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\data_mem|stack_seg|mem3~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\data_mem|stack_seg|mem3~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\register_file|r_data2[29]~15_combout ,\register_file|r_data2[28]~16_combout ,\register_file|r_data2[26]~12_combout ,\register_file|r_data2[19]~18_combout ,\register_file|r_data2[18]~17_combout ,\register_file|r_data2[17]~14_combout ,
\register_file|r_data2[16]~13_combout ,\register_file|r_data2[3]~23_combout ,\register_file|r_data2[2]~22_combout ,\register_file|r_data2[1]~21_combout }),
	.portaaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .init_file = "db/coe181.ram0_async_memory_ea4acf6d.hdl.mif";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "data_memory:data_mem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_0do1:auto_generated|ALTSYNCRAM";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 10;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 10;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "BBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBB";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "AEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAE";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "EBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEB";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "BAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBA";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "EEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEEBBAEE";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N36
cyclonev_lcell_comb \write_data_mux|y[28]~20 (
// Equation(s):
// \write_data_mux|y[28]~20_combout  = ( \write_data_mux|y[0]~6_combout  & ( \data_mem|Equal1~0_combout  & ( ((!\CU|Decoder0~0_combout  & (!\alu_unit|O_out[28]~42_combout )) # (\CU|Decoder0~0_combout  & 
// ((\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 )))) # (\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( \data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & 
// (!\alu_unit|O_out[28]~42_combout )) # (\CU|Decoder0~0_combout  & ((\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( \write_data_mux|y[0]~6_combout  & ( !\data_mem|Equal1~0_combout  & ( ((!\CU|Decoder0~0_combout  & 
// !\alu_unit|O_out[28]~42_combout )) # (\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( !\data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & !\alu_unit|O_out[28]~42_combout ) ) ) )

	.dataa(!\CU|Decoder0~0_combout ),
	.datab(!\alu_unit|O_out[28]~42_combout ),
	.datac(!\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\write_data_mux|y[0]~6_combout ),
	.dataf(!\data_mem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[28]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[28]~20 .extended_lut = "off";
defparam \write_data_mux|y[28]~20 .lut_mask = 64'h88888F8F88DD8FDF;
defparam \write_data_mux|y[28]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y16_N27
cyclonev_lcell_comb \register_file|r_data2[27]~11 (
// Equation(s):
// \register_file|r_data2[27]~11_combout  = ( \register_file|regs_rtl_1_bypass [38] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a27  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [38] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a27  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [38] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a27  & ( (\register_file|regs~0_combout  & (\instruction_memory|out [11] & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs_rtl_1_bypass [8]),
	.datac(!\register_file|regs~0_combout ),
	.datad(!\instruction_memory|out [11]),
	.datae(!\register_file|regs_rtl_1_bypass [38]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[27]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[27]~11 .extended_lut = "off";
defparam \register_file|r_data2[27]~11 .lut_mask = 64'h0000000900F600FF;
defparam \register_file|r_data2[27]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N54
cyclonev_lcell_comb \alu_b_mux|y[27]~8 (
// Equation(s):
// \alu_b_mux|y[27]~8_combout  = ( \register_file|r_data2[27]~11_combout  & ( (\instruction_memory|out [21]) # (\CU|WideOr2~0_combout ) ) ) # ( !\register_file|r_data2[27]~11_combout  & ( (!\CU|WideOr2~0_combout  & \instruction_memory|out [21]) ) )

	.dataa(gnd),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(!\instruction_memory|out [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data2[27]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[27]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[27]~8 .extended_lut = "off";
defparam \alu_b_mux|y[27]~8 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \alu_b_mux|y[27]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N48
cyclonev_lcell_comb \register_file|r_data1[27]~14 (
// Equation(s):
// \register_file|r_data1[27]~14_combout  = ( \register_file|r_data1[27]~13_combout  & ( \instruction_memory|out [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory|out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data1[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[27]~14 .extended_lut = "off";
defparam \register_file|r_data1[27]~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \register_file|r_data1[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N12
cyclonev_lcell_comb \alu_unit|O_out[27]~12 (
// Equation(s):
// \alu_unit|O_out[27]~12_combout  = ( \alu_b_mux|y[27]~8_combout  & ( \register_file|r_data1[27]~14_combout  & ( (!\alu_unit|O_out[26]~1_combout  & ((\alu_unit|O_out[26]~0_combout ))) # (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[1]~0_combout  & 
// !\alu_unit|O_out[26]~0_combout )) ) ) ) # ( !\alu_b_mux|y[27]~8_combout  & ( \register_file|r_data1[27]~14_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (((\alu_unit|O_out[26]~0_combout )))) # (\alu_unit|O_out[26]~1_combout  & 
// (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[0]~1_combout  $ (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( \alu_b_mux|y[27]~8_combout  & ( !\register_file|r_data1[27]~14_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// (!\CU|ALUOp[0]~1_combout  $ (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( !\alu_b_mux|y[27]~8_combout  & ( !\register_file|r_data1[27]~14_combout  & ( (\CU|ALUOp[0]~1_combout  & (\CU|ALUOp[1]~0_combout  & (\alu_unit|O_out[26]~1_combout  & 
// !\alu_unit|O_out[26]~0_combout ))) ) ) )

	.dataa(!\CU|ALUOp[0]~1_combout ),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\alu_unit|O_out[26]~1_combout ),
	.datad(!\alu_unit|O_out[26]~0_combout ),
	.datae(!\alu_b_mux|y[27]~8_combout ),
	.dataf(!\register_file|r_data1[27]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[27]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[27]~12 .extended_lut = "off";
defparam \alu_unit|O_out[27]~12 .lut_mask = 64'h0100060006F00CF0;
defparam \alu_unit|O_out[27]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N0
cyclonev_lcell_comb \alu_unit|O_out[27]~37 (
// Equation(s):
// \alu_unit|O_out[27]~37_combout  = ( !\alu_unit|O_out[27]~12_combout  & ( \alu_unit|_~37_sumout  & ( !\alu_unit|O_out[26]~2_combout  ) ) ) # ( !\alu_unit|O_out[27]~12_combout  & ( !\alu_unit|_~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|O_out[26]~2_combout ),
	.datad(gnd),
	.datae(!\alu_unit|O_out[27]~12_combout ),
	.dataf(!\alu_unit|_~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[27]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[27]~37 .extended_lut = "off";
defparam \alu_unit|O_out[27]~37 .lut_mask = 64'hFFFF0000F0F00000;
defparam \alu_unit|O_out[27]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y14_N33
cyclonev_lcell_comb \write_data_mux|y[27]~15 (
// Equation(s):
// \write_data_mux|y[27]~15_combout  = ( \data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((!\CU|Decoder0~0_combout  & (!\alu_unit|O_out[27]~37_combout )) # (\CU|Decoder0~0_combout  & 
// ((\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 )))) # (\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((!\alu_unit|O_out[27]~37_combout  & 
// !\CU|Decoder0~0_combout )) # (\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( \data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (!\CU|Decoder0~0_combout  & (!\alu_unit|O_out[27]~37_combout )) # 
// (\CU|Decoder0~0_combout  & ((\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ))) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (!\alu_unit|O_out[27]~37_combout  & !\CU|Decoder0~0_combout ) ) ) )

	.dataa(!\alu_unit|O_out[27]~37_combout ),
	.datab(!\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\CU|Decoder0~0_combout ),
	.datad(!\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\data_mem|Equal1~0_combout ),
	.dataf(!\write_data_mux|y[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[27]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[27]~15 .extended_lut = "off";
defparam \write_data_mux|y[27]~15 .lut_mask = 64'hA0A0A0AFB3B3B3BF;
defparam \write_data_mux|y[27]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N27
cyclonev_lcell_comb \register_file|r_data2[25]~5 (
// Equation(s):
// \register_file|r_data2[25]~5_combout  = ( \register_file|regs_rtl_1_bypass [36] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a25  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [36] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a25  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [36] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a25  & ( (\register_file|regs~0_combout  & (\instruction_memory|out [11] & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs~0_combout ),
	.datac(!\register_file|regs_rtl_1_bypass [8]),
	.datad(!\instruction_memory|out [11]),
	.datae(!\register_file|regs_rtl_1_bypass [36]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[25]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[25]~5 .extended_lut = "off";
defparam \register_file|r_data2[25]~5 .lut_mask = 64'h0000002100DE00FF;
defparam \register_file|r_data2[25]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N9
cyclonev_lcell_comb \register_file|r_data1[25]~5 (
// Equation(s):
// \register_file|r_data1[25]~5_combout  = ( \register_file|r_data1[25]~4_combout  & ( \instruction_memory|out [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory|out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data1[25]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[25]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[25]~5 .extended_lut = "off";
defparam \register_file|r_data1[25]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \register_file|r_data1[25]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N27
cyclonev_lcell_comb \alu_unit|O_out[25]~6 (
// Equation(s):
// \alu_unit|O_out[25]~6_combout  = ( \alu_b_mux|y[25]~2_combout  & ( \register_file|r_data1[25]~5_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// !\CU|ALUOp[1]~0_combout )) ) ) ) # ( !\alu_b_mux|y[25]~2_combout  & ( \register_file|r_data1[25]~5_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// (!\CU|ALUOp[1]~0_combout  $ (!\CU|ALUOp[0]~1_combout )))) ) ) ) # ( \alu_b_mux|y[25]~2_combout  & ( !\register_file|r_data1[25]~5_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[1]~0_combout  $ 
// (!\CU|ALUOp[0]~1_combout )))) ) ) ) # ( !\alu_b_mux|y[25]~2_combout  & ( !\register_file|r_data1[25]~5_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (\CU|ALUOp[1]~0_combout  & \CU|ALUOp[0]~1_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[26]~1_combout ),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\CU|ALUOp[1]~0_combout ),
	.datad(!\CU|ALUOp[0]~1_combout ),
	.datae(!\alu_b_mux|y[25]~2_combout ),
	.dataf(!\register_file|r_data1[25]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[25]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[25]~6 .extended_lut = "off";
defparam \alu_unit|O_out[25]~6 .lut_mask = 64'h0004044026626262;
defparam \alu_unit|O_out[25]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N12
cyclonev_lcell_comb \alu_unit|O_out[25]~32 (
// Equation(s):
// \alu_unit|O_out[25]~32_combout  = ( \alu_unit|_~13_sumout  & ( (!\alu_unit|O_out[25]~6_combout  & !\alu_unit|O_out[26]~2_combout ) ) ) # ( !\alu_unit|_~13_sumout  & ( !\alu_unit|O_out[25]~6_combout  ) )

	.dataa(!\alu_unit|O_out[25]~6_combout ),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|_~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[25]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[25]~32 .extended_lut = "off";
defparam \alu_unit|O_out[25]~32 .lut_mask = 64'hAAAAAAAA88888888;
defparam \alu_unit|O_out[25]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N18
cyclonev_lcell_comb \write_data_mux|y[25]~9 (
// Equation(s):
// \write_data_mux|y[25]~9_combout  = ( \write_data_mux|y[0]~6_combout  & ( \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  ) ) # ( !\write_data_mux|y[0]~6_combout  & ( \data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\CU|Decoder0~0_combout  & (((!\alu_unit|O_out[25]~32_combout )))) # (\CU|Decoder0~0_combout  & (\data_mem|Equal1~0_combout  & (\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( \write_data_mux|y[0]~6_combout  & ( 
// !\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  & ( (!\CU|Decoder0~0_combout  & (((!\alu_unit|O_out[25]~32_combout )))) # (\CU|Decoder0~0_combout  & (\data_mem|Equal1~0_combout  & (\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ))) 
// ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( !\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  & ( (!\CU|Decoder0~0_combout  & (((!\alu_unit|O_out[25]~32_combout )))) # (\CU|Decoder0~0_combout  & (\data_mem|Equal1~0_combout  & 
// (\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ))) ) ) )

	.dataa(!\data_mem|Equal1~0_combout ),
	.datab(!\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\CU|Decoder0~0_combout ),
	.datad(!\alu_unit|O_out[25]~32_combout ),
	.datae(!\write_data_mux|y[0]~6_combout ),
	.dataf(!\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[25]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[25]~9 .extended_lut = "off";
defparam \write_data_mux|y[25]~9 .lut_mask = 64'hF101F101F101FFFF;
defparam \write_data_mux|y[25]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N51
cyclonev_lcell_comb \register_file|r_data2[23]~7 (
// Equation(s):
// \register_file|r_data2[23]~7_combout  = ( \register_file|regs_rtl_1_bypass [34] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a23  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [34] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a23  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [34] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a23  & ( (\register_file|regs~0_combout  & (\instruction_memory|out [11] & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs~0_combout ),
	.datac(!\register_file|regs_rtl_1_bypass [8]),
	.datad(!\instruction_memory|out [11]),
	.datae(!\register_file|regs_rtl_1_bypass [34]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[23]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[23]~7 .extended_lut = "off";
defparam \register_file|r_data2[23]~7 .lut_mask = 64'h0000002100DE00FF;
defparam \register_file|r_data2[23]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N18
cyclonev_lcell_comb \register_file|r_data1[23]~8 (
// Equation(s):
// \register_file|r_data1[23]~8_combout  = ( \register_file|r_data1[23]~7_combout  & ( \instruction_memory|out [15] ) )

	.dataa(gnd),
	.datab(!\instruction_memory|out [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data1[23]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[23]~8 .extended_lut = "off";
defparam \register_file|r_data1[23]~8 .lut_mask = 64'h0000000033333333;
defparam \register_file|r_data1[23]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N18
cyclonev_lcell_comb \alu_unit|O_out[23]~8 (
// Equation(s):
// \alu_unit|O_out[23]~8_combout  = ( \alu_b_mux|y[23]~4_combout  & ( \register_file|r_data1[23]~8_combout  & ( (!\alu_unit|O_out[26]~1_combout  & ((\alu_unit|O_out[26]~0_combout ))) # (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[1]~0_combout  & 
// !\alu_unit|O_out[26]~0_combout )) ) ) ) # ( !\alu_b_mux|y[23]~4_combout  & ( \register_file|r_data1[23]~8_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (((\alu_unit|O_out[26]~0_combout )))) # (\alu_unit|O_out[26]~1_combout  & 
// (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[0]~1_combout  $ (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( \alu_b_mux|y[23]~4_combout  & ( !\register_file|r_data1[23]~8_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// (!\CU|ALUOp[0]~1_combout  $ (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( !\alu_b_mux|y[23]~4_combout  & ( !\register_file|r_data1[23]~8_combout  & ( (\CU|ALUOp[0]~1_combout  & (\CU|ALUOp[1]~0_combout  & (\alu_unit|O_out[26]~1_combout  & 
// !\alu_unit|O_out[26]~0_combout ))) ) ) )

	.dataa(!\CU|ALUOp[0]~1_combout ),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\alu_unit|O_out[26]~1_combout ),
	.datad(!\alu_unit|O_out[26]~0_combout ),
	.datae(!\alu_b_mux|y[23]~4_combout ),
	.dataf(!\register_file|r_data1[23]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[23]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[23]~8 .extended_lut = "off";
defparam \alu_unit|O_out[23]~8 .lut_mask = 64'h0100060006F00CF0;
defparam \alu_unit|O_out[23]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N30
cyclonev_lcell_comb \alu_unit|O_out[23]~34 (
// Equation(s):
// \alu_unit|O_out[23]~34_combout  = ( \alu_unit|_~21_sumout  & ( (!\alu_unit|O_out[23]~8_combout  & !\alu_unit|O_out[26]~2_combout ) ) ) # ( !\alu_unit|_~21_sumout  & ( !\alu_unit|O_out[23]~8_combout  ) )

	.dataa(!\alu_unit|O_out[23]~8_combout ),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|_~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[23]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[23]~34 .extended_lut = "off";
defparam \alu_unit|O_out[23]~34 .lut_mask = 64'hAAAAAAAA88888888;
defparam \alu_unit|O_out[23]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N36
cyclonev_lcell_comb \write_data_mux|y[23]~11 (
// Equation(s):
// \write_data_mux|y[23]~11_combout  = ( \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  & ( \alu_unit|O_out[23]~34_combout  & ( ((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  & (\CU|Decoder0~0_combout  & \data_mem|Equal1~0_combout 
// ))) # (\write_data_mux|y[0]~6_combout ) ) ) ) # ( !\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  & ( \alu_unit|O_out[23]~34_combout  & ( (\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  & (\CU|Decoder0~0_combout  & 
// \data_mem|Equal1~0_combout )) ) ) ) # ( \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  & ( !\alu_unit|O_out[23]~34_combout  & ( (!\CU|Decoder0~0_combout ) # (((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  & 
// \data_mem|Equal1~0_combout )) # (\write_data_mux|y[0]~6_combout )) ) ) ) # ( !\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  & ( !\alu_unit|O_out[23]~34_combout  & ( (!\CU|Decoder0~0_combout ) # 
// ((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  & \data_mem|Equal1~0_combout )) ) ) )

	.dataa(!\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\CU|Decoder0~0_combout ),
	.datac(!\write_data_mux|y[0]~6_combout ),
	.datad(!\data_mem|Equal1~0_combout ),
	.datae(!\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\alu_unit|O_out[23]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[23]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[23]~11 .extended_lut = "off";
defparam \write_data_mux|y[23]~11 .lut_mask = 64'hCCDDCFDF00110F1F;
defparam \write_data_mux|y[23]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N48
cyclonev_lcell_comb \register_file|r_data2[22]~6 (
// Equation(s):
// \register_file|r_data2[22]~6_combout  = ( \register_file|regs_rtl_1_bypass [33] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a22  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [33] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a22  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [33] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a22  & ( (\register_file|regs~0_combout  & (\instruction_memory|out [11] & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs~0_combout ),
	.datac(!\instruction_memory|out [11]),
	.datad(!\register_file|regs_rtl_1_bypass [8]),
	.datae(!\register_file|regs_rtl_1_bypass [33]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[22]~6 .extended_lut = "off";
defparam \register_file|r_data2[22]~6 .lut_mask = 64'h000002010D0E0F0F;
defparam \register_file|r_data2[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N6
cyclonev_lcell_comb \alu_b_mux|y[22]~3 (
// Equation(s):
// \alu_b_mux|y[22]~3_combout  = ( \register_file|r_data2[22]~6_combout  & ( ((!\instruction_memory|out [5] & !\instruction_memory|out [2])) # (\instruction_memory|out [21]) ) ) # ( !\register_file|r_data2[22]~6_combout  & ( (\instruction_memory|out [21] & 
// ((\instruction_memory|out [2]) # (\instruction_memory|out [5]))) ) )

	.dataa(!\instruction_memory|out [5]),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data2[22]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[22]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[22]~3 .extended_lut = "off";
defparam \alu_b_mux|y[22]~3 .lut_mask = 64'h070707078F8F8F8F;
defparam \alu_b_mux|y[22]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N45
cyclonev_lcell_comb \register_file|r_data1[22]~6 (
// Equation(s):
// \register_file|r_data1[22]~6_combout  = ( \instruction_memory|out [15] & ( \register_file|regs~3_combout  & ( \register_file|regs_rtl_0_bypass [33] ) ) ) # ( \instruction_memory|out [15] & ( !\register_file|regs~3_combout  & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a22  ) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [33]),
	.datab(gnd),
	.datac(!\register_file|regs_rtl_0|auto_generated|ram_block1a22 ),
	.datad(gnd),
	.datae(!\instruction_memory|out [15]),
	.dataf(!\register_file|regs~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[22]~6 .extended_lut = "off";
defparam \register_file|r_data1[22]~6 .lut_mask = 64'h00000F0F00005555;
defparam \register_file|r_data1[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N21
cyclonev_lcell_comb \alu_unit|O_out[22]~7 (
// Equation(s):
// \alu_unit|O_out[22]~7_combout  = ( \alu_b_mux|y[22]~3_combout  & ( \register_file|r_data1[22]~6_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[1]~0_combout  & \alu_unit|O_out[26]~1_combout )) # (\alu_unit|O_out[26]~0_combout  & 
// ((!\alu_unit|O_out[26]~1_combout ))) ) ) ) # ( !\alu_b_mux|y[22]~3_combout  & ( \register_file|r_data1[22]~6_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[0]~1_combout  $ (!\CU|ALUOp[1]~0_combout )))) # 
// (\alu_unit|O_out[26]~0_combout  & (((!\alu_unit|O_out[26]~1_combout )))) ) ) ) # ( \alu_b_mux|y[22]~3_combout  & ( !\register_file|r_data1[22]~6_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[0]~1_combout  $ 
// (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( !\alu_b_mux|y[22]~3_combout  & ( !\register_file|r_data1[22]~6_combout  & ( (\CU|ALUOp[0]~1_combout  & (\CU|ALUOp[1]~0_combout  & (!\alu_unit|O_out[26]~0_combout  & \alu_unit|O_out[26]~1_combout ))) ) ) )

	.dataa(!\CU|ALUOp[0]~1_combout ),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\alu_unit|O_out[26]~0_combout ),
	.datad(!\alu_unit|O_out[26]~1_combout ),
	.datae(!\alu_b_mux|y[22]~3_combout ),
	.dataf(!\register_file|r_data1[22]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[22]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[22]~7 .extended_lut = "off";
defparam \alu_unit|O_out[22]~7 .lut_mask = 64'h001000600F600FC0;
defparam \alu_unit|O_out[22]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N45
cyclonev_lcell_comb \alu_unit|O_out[22]~33 (
// Equation(s):
// \alu_unit|O_out[22]~33_combout  = ( \alu_unit|_~17_sumout  & ( (!\alu_unit|O_out[22]~7_combout  & !\alu_unit|O_out[26]~2_combout ) ) ) # ( !\alu_unit|_~17_sumout  & ( !\alu_unit|O_out[22]~7_combout  ) )

	.dataa(!\alu_unit|O_out[22]~7_combout ),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|_~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[22]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[22]~33 .extended_lut = "off";
defparam \alu_unit|O_out[22]~33 .lut_mask = 64'hAAAAAAAA88888888;
defparam \alu_unit|O_out[22]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N9
cyclonev_lcell_comb \write_data_mux|y[22]~10 (
// Equation(s):
// \write_data_mux|y[22]~10_combout  = ( \write_data_mux|y[0]~6_combout  & ( \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6  ) ) # ( !\write_data_mux|y[0]~6_combout  & ( \data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6  & ( 
// (!\CU|Decoder0~0_combout  & (((!\alu_unit|O_out[22]~33_combout )))) # (\CU|Decoder0~0_combout  & (\data_mem|Equal1~0_combout  & ((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 )))) ) ) ) # ( \write_data_mux|y[0]~6_combout  & ( 
// !\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6  & ( (!\CU|Decoder0~0_combout  & (((!\alu_unit|O_out[22]~33_combout )))) # (\CU|Decoder0~0_combout  & (\data_mem|Equal1~0_combout  & ((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 
// )))) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( !\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6  & ( (!\CU|Decoder0~0_combout  & (((!\alu_unit|O_out[22]~33_combout )))) # (\CU|Decoder0~0_combout  & (\data_mem|Equal1~0_combout  & 
// ((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 )))) ) ) )

	.dataa(!\data_mem|Equal1~0_combout ),
	.datab(!\alu_unit|O_out[22]~33_combout ),
	.datac(!\CU|Decoder0~0_combout ),
	.datad(!\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\write_data_mux|y[0]~6_combout ),
	.dataf(!\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[22]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[22]~10 .extended_lut = "off";
defparam \write_data_mux|y[22]~10 .lut_mask = 64'hC0C5C0C5C0C5FFFF;
defparam \write_data_mux|y[22]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y16_N24
cyclonev_lcell_comb \register_file|r_data2[21]~10 (
// Equation(s):
// \register_file|r_data2[21]~10_combout  = ( \register_file|regs_rtl_1_bypass [32] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a21  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [32] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a21  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [32] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a21  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs_rtl_1_bypass [8]),
	.datac(!\instruction_memory|out [11]),
	.datad(!\register_file|regs~0_combout ),
	.datae(!\register_file|regs_rtl_1_bypass [32]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[21]~10 .extended_lut = "off";
defparam \register_file|r_data2[21]~10 .lut_mask = 64'h000000090F060F0F;
defparam \register_file|r_data2[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N15
cyclonev_lcell_comb \alu_b_mux|y[21]~7 (
// Equation(s):
// \alu_b_mux|y[21]~7_combout  = ( \register_file|r_data2[21]~10_combout  & ( ((!\instruction_memory|out [5] & !\instruction_memory|out [2])) # (\instruction_memory|out [21]) ) ) # ( !\register_file|r_data2[21]~10_combout  & ( (\instruction_memory|out [21] & 
// ((\instruction_memory|out [2]) # (\instruction_memory|out [5]))) ) )

	.dataa(!\instruction_memory|out [5]),
	.datab(gnd),
	.datac(!\instruction_memory|out [2]),
	.datad(!\instruction_memory|out [21]),
	.datae(gnd),
	.dataf(!\register_file|r_data2[21]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[21]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[21]~7 .extended_lut = "off";
defparam \alu_b_mux|y[21]~7 .lut_mask = 64'h005F005FA0FFA0FF;
defparam \alu_b_mux|y[21]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N9
cyclonev_lcell_comb \register_file|r_data1[21]~12 (
// Equation(s):
// \register_file|r_data1[21]~12_combout  = ( \register_file|r_data1[21]~11_combout  & ( \instruction_memory|out [15] ) )

	.dataa(!\instruction_memory|out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data1[21]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[21]~12 .extended_lut = "off";
defparam \register_file|r_data1[21]~12 .lut_mask = 64'h0000000055555555;
defparam \register_file|r_data1[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N24
cyclonev_lcell_comb \alu_unit|O_out[21]~11 (
// Equation(s):
// \alu_unit|O_out[21]~11_combout  = ( \alu_b_mux|y[21]~7_combout  & ( \register_file|r_data1[21]~12_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[1]~0_combout  & \alu_unit|O_out[26]~1_combout )) # (\alu_unit|O_out[26]~0_combout  & 
// ((!\alu_unit|O_out[26]~1_combout ))) ) ) ) # ( !\alu_b_mux|y[21]~7_combout  & ( \register_file|r_data1[21]~12_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\CU|ALUOp[0]~1_combout )))) # 
// (\alu_unit|O_out[26]~0_combout  & (((!\alu_unit|O_out[26]~1_combout )))) ) ) ) # ( \alu_b_mux|y[21]~7_combout  & ( !\register_file|r_data1[21]~12_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[1]~0_combout  $ 
// (!\CU|ALUOp[0]~1_combout )))) ) ) ) # ( !\alu_b_mux|y[21]~7_combout  & ( !\register_file|r_data1[21]~12_combout  & ( (\CU|ALUOp[1]~0_combout  & (!\alu_unit|O_out[26]~0_combout  & (\CU|ALUOp[0]~1_combout  & \alu_unit|O_out[26]~1_combout ))) ) ) )

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\CU|ALUOp[0]~1_combout ),
	.datad(!\alu_unit|O_out[26]~1_combout ),
	.datae(!\alu_b_mux|y[21]~7_combout ),
	.dataf(!\register_file|r_data1[21]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[21]~11 .extended_lut = "off";
defparam \alu_unit|O_out[21]~11 .lut_mask = 64'h0004004833483388;
defparam \alu_unit|O_out[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N36
cyclonev_lcell_comb \alu_unit|O_out[21]~36 (
// Equation(s):
// \alu_unit|O_out[21]~36_combout  = ( \alu_unit|_~29_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & !\alu_unit|O_out[21]~11_combout ) ) ) # ( !\alu_unit|_~29_sumout  & ( !\alu_unit|O_out[21]~11_combout  ) )

	.dataa(!\alu_unit|O_out[26]~2_combout ),
	.datab(gnd),
	.datac(!\alu_unit|O_out[21]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|_~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[21]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[21]~36 .extended_lut = "off";
defparam \alu_unit|O_out[21]~36 .lut_mask = 64'hF0F0F0F0A0A0A0A0;
defparam \alu_unit|O_out[21]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N45
cyclonev_lcell_comb \write_data_mux|y[21]~14 (
// Equation(s):
// \write_data_mux|y[21]~14_combout  = ( \write_data_mux|y[0]~6_combout  & ( \data_mem|Equal1~0_combout  & ( ((!\CU|Decoder0~0_combout  & (!\alu_unit|O_out[21]~36_combout )) # (\CU|Decoder0~0_combout  & 
// ((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 )))) # (\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( \data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & 
// (!\alu_unit|O_out[21]~36_combout )) # (\CU|Decoder0~0_combout  & ((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ))) ) ) ) # ( \write_data_mux|y[0]~6_combout  & ( !\data_mem|Equal1~0_combout  & ( ((!\CU|Decoder0~0_combout  & 
// !\alu_unit|O_out[21]~36_combout )) # (\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( !\data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & !\alu_unit|O_out[21]~36_combout ) ) ) )

	.dataa(!\CU|Decoder0~0_combout ),
	.datab(!\alu_unit|O_out[21]~36_combout ),
	.datac(!\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ),
	.datae(!\write_data_mux|y[0]~6_combout ),
	.dataf(!\data_mem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[21]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[21]~14 .extended_lut = "off";
defparam \write_data_mux|y[21]~14 .lut_mask = 64'h888888FF8D8D8DFF;
defparam \write_data_mux|y[21]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y16_N57
cyclonev_lcell_comb \register_file|r_data2[20]~9 (
// Equation(s):
// \register_file|r_data2[20]~9_combout  = ( \register_file|regs_rtl_1_bypass [31] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a20  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [31] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a20  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [31] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a20  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\instruction_memory|out [11]),
	.datac(!\register_file|regs_rtl_1_bypass [8]),
	.datad(!\register_file|regs~0_combout ),
	.datae(!\register_file|regs_rtl_1_bypass [31]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[20]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[20]~9 .extended_lut = "off";
defparam \register_file|r_data2[20]~9 .lut_mask = 64'h0000002133123333;
defparam \register_file|r_data2[20]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N27
cyclonev_lcell_comb \register_file|r_data1[20]~10 (
// Equation(s):
// \register_file|r_data1[20]~10_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a20  & ( \register_file|regs_rtl_0_bypass [31] & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a20  & ( 
// \register_file|regs_rtl_0_bypass [31] & ( (\register_file|regs~2_combout  & (\instruction_memory|out [15] & (!\register_file|regs_rtl_0_bypass [10] $ (\register_file|regs_rtl_0_bypass [9])))) ) ) ) # ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a20  & ( !\register_file|regs_rtl_0_bypass [31] & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass 
// [9])))) ) ) )

	.dataa(!\register_file|regs~2_combout ),
	.datab(!\register_file|regs_rtl_0_bypass [10]),
	.datac(!\register_file|regs_rtl_0_bypass [9]),
	.datad(!\instruction_memory|out [15]),
	.datae(!\register_file|regs_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\register_file|regs_rtl_0_bypass [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[20]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[20]~10 .extended_lut = "off";
defparam \register_file|r_data1[20]~10 .lut_mask = 64'h000000BE004100FF;
defparam \register_file|r_data1[20]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N36
cyclonev_lcell_comb \alu_unit|O_out[20]~10 (
// Equation(s):
// \alu_unit|O_out[20]~10_combout  = ( \alu_b_mux|y[20]~6_combout  & ( \register_file|r_data1[20]~10_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[1]~0_combout  & \alu_unit|O_out[26]~1_combout )) # (\alu_unit|O_out[26]~0_combout  & 
// ((!\alu_unit|O_out[26]~1_combout ))) ) ) ) # ( !\alu_b_mux|y[20]~6_combout  & ( \register_file|r_data1[20]~10_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\CU|ALUOp[0]~1_combout )))) # 
// (\alu_unit|O_out[26]~0_combout  & (((!\alu_unit|O_out[26]~1_combout )))) ) ) ) # ( \alu_b_mux|y[20]~6_combout  & ( !\register_file|r_data1[20]~10_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[1]~0_combout  $ 
// (!\CU|ALUOp[0]~1_combout )))) ) ) ) # ( !\alu_b_mux|y[20]~6_combout  & ( !\register_file|r_data1[20]~10_combout  & ( (\CU|ALUOp[1]~0_combout  & (!\alu_unit|O_out[26]~0_combout  & (\CU|ALUOp[0]~1_combout  & \alu_unit|O_out[26]~1_combout ))) ) ) )

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\CU|ALUOp[0]~1_combout ),
	.datad(!\alu_unit|O_out[26]~1_combout ),
	.datae(!\alu_b_mux|y[20]~6_combout ),
	.dataf(!\register_file|r_data1[20]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[20]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[20]~10 .extended_lut = "off";
defparam \alu_unit|O_out[20]~10 .lut_mask = 64'h0004004833483388;
defparam \alu_unit|O_out[20]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N48
cyclonev_lcell_comb \alu_unit|O_out[20]~30 (
// Equation(s):
// \alu_unit|O_out[20]~30_combout  = ( \alu_unit|O_out[26]~2_combout  & ( (!\alu_unit|_~25_sumout  & !\alu_unit|O_out[20]~10_combout ) ) ) # ( !\alu_unit|O_out[26]~2_combout  & ( !\alu_unit|O_out[20]~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|_~25_sumout ),
	.datad(!\alu_unit|O_out[20]~10_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|O_out[26]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[20]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[20]~30 .extended_lut = "off";
defparam \alu_unit|O_out[20]~30 .lut_mask = 64'hFF00FF00F000F000;
defparam \alu_unit|O_out[20]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y14_N24
cyclonev_lcell_comb \write_data_mux|y[20]~13 (
// Equation(s):
// \write_data_mux|y[20]~13_combout  = ( \data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((!\CU|Decoder0~0_combout  & (!\alu_unit|O_out[20]~30_combout )) # (\CU|Decoder0~0_combout  & 
// ((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 )))) # (\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 ) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((!\CU|Decoder0~0_combout  & 
// !\alu_unit|O_out[20]~30_combout )) # (\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 ) ) ) ) # ( \data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (!\CU|Decoder0~0_combout  & (!\alu_unit|O_out[20]~30_combout )) # 
// (\CU|Decoder0~0_combout  & ((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 ))) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (!\CU|Decoder0~0_combout  & !\alu_unit|O_out[20]~30_combout ) ) ) )

	.dataa(!\CU|Decoder0~0_combout ),
	.datab(!\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\alu_unit|O_out[20]~30_combout ),
	.datad(!\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\data_mem|Equal1~0_combout ),
	.dataf(!\write_data_mux|y[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[20]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[20]~13 .extended_lut = "off";
defparam \write_data_mux|y[20]~13 .lut_mask = 64'hA0A0A0F5B3B3B3F7;
defparam \write_data_mux|y[20]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y14_N39
cyclonev_lcell_comb \register_file|r_data2[19]~18 (
// Equation(s):
// \register_file|r_data2[19]~18_combout  = ( \register_file|regs_rtl_1_bypass [30] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a19  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [30] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a19  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [8] $ (!\register_file|regs_rtl_1_bypass [7])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [30] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a19  & ( (\register_file|regs~0_combout  & (\instruction_memory|out [11] & (!\register_file|regs_rtl_1_bypass [8] $ (\register_file|regs_rtl_1_bypass [7])))) ) ) )

	.dataa(!\register_file|regs~0_combout ),
	.datab(!\instruction_memory|out [11]),
	.datac(!\register_file|regs_rtl_1_bypass [8]),
	.datad(!\register_file|regs_rtl_1_bypass [7]),
	.datae(!\register_file|regs_rtl_1_bypass [30]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[19]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[19]~18 .extended_lut = "off";
defparam \register_file|r_data2[19]~18 .lut_mask = 64'h0000100123323333;
defparam \register_file|r_data2[19]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N27
cyclonev_lcell_comb \alu_b_mux|y[19]~15 (
// Equation(s):
// \alu_b_mux|y[19]~15_combout  = ( \instruction_memory|out [2] & ( \register_file|r_data2[19]~18_combout  & ( \instruction_memory|out [21] ) ) ) # ( !\instruction_memory|out [2] & ( \register_file|r_data2[19]~18_combout  & ( (!\instruction_memory|out [5]) # 
// (\instruction_memory|out [21]) ) ) ) # ( \instruction_memory|out [2] & ( !\register_file|r_data2[19]~18_combout  & ( \instruction_memory|out [21] ) ) ) # ( !\instruction_memory|out [2] & ( !\register_file|r_data2[19]~18_combout  & ( 
// (\instruction_memory|out [5] & \instruction_memory|out [21]) ) ) )

	.dataa(!\instruction_memory|out [5]),
	.datab(gnd),
	.datac(!\instruction_memory|out [21]),
	.datad(gnd),
	.datae(!\instruction_memory|out [2]),
	.dataf(!\register_file|r_data2[19]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[19]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[19]~15 .extended_lut = "off";
defparam \alu_b_mux|y[19]~15 .lut_mask = 64'h05050F0FAFAF0F0F;
defparam \alu_b_mux|y[19]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N15
cyclonev_lcell_comb \register_file|r_data1[19]~23 (
// Equation(s):
// \register_file|r_data1[19]~23_combout  = ( \register_file|regs_rtl_0_bypass [30] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a19  & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0_bypass [30] & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a19  & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])))) ) ) ) # ( 
// \register_file|regs_rtl_0_bypass [30] & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a19  & ( (\register_file|regs~2_combout  & (\instruction_memory|out [15] & (!\register_file|regs_rtl_0_bypass [10] $ (\register_file|regs_rtl_0_bypass [9])))) ) 
// ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs_rtl_0_bypass [9]),
	.datac(!\register_file|regs~2_combout ),
	.datad(!\instruction_memory|out [15]),
	.datae(!\register_file|regs_rtl_0_bypass [30]),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[19]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[19]~23 .extended_lut = "off";
defparam \register_file|r_data1[19]~23 .lut_mask = 64'h0000000900F600FF;
defparam \register_file|r_data1[19]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N39
cyclonev_lcell_comb \alu_unit|O_out[19]~19 (
// Equation(s):
// \alu_unit|O_out[19]~19_combout  = ( \alu_b_mux|y[19]~15_combout  & ( \register_file|r_data1[19]~23_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[1]~0_combout  & \alu_unit|O_out[26]~1_combout )) # (\alu_unit|O_out[26]~0_combout  & 
// ((!\alu_unit|O_out[26]~1_combout ))) ) ) ) # ( !\alu_b_mux|y[19]~15_combout  & ( \register_file|r_data1[19]~23_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\CU|ALUOp[0]~1_combout )))) # 
// (\alu_unit|O_out[26]~0_combout  & (((!\alu_unit|O_out[26]~1_combout )))) ) ) ) # ( \alu_b_mux|y[19]~15_combout  & ( !\register_file|r_data1[19]~23_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[1]~0_combout  
// $ (!\CU|ALUOp[0]~1_combout )))) ) ) ) # ( !\alu_b_mux|y[19]~15_combout  & ( !\register_file|r_data1[19]~23_combout  & ( (\CU|ALUOp[1]~0_combout  & (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & \CU|ALUOp[0]~1_combout ))) ) ) )

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\alu_unit|O_out[26]~1_combout ),
	.datad(!\CU|ALUOp[0]~1_combout ),
	.datae(!\alu_b_mux|y[19]~15_combout ),
	.dataf(!\register_file|r_data1[19]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[19]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[19]~19 .extended_lut = "off";
defparam \alu_unit|O_out[19]~19 .lut_mask = 64'h0004040834383838;
defparam \alu_unit|O_out[19]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N21
cyclonev_lcell_comb \alu_unit|O_out[19]~44 (
// Equation(s):
// \alu_unit|O_out[19]~44_combout  = ( \alu_unit|_~61_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & !\alu_unit|O_out[19]~19_combout ) ) ) # ( !\alu_unit|_~61_sumout  & ( !\alu_unit|O_out[19]~19_combout  ) )

	.dataa(gnd),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(!\alu_unit|O_out[19]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|_~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[19]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[19]~44 .extended_lut = "off";
defparam \alu_unit|O_out[19]~44 .lut_mask = 64'hF0F0F0F0C0C0C0C0;
defparam \alu_unit|O_out[19]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y14_N18
cyclonev_lcell_comb \write_data_mux|y[19]~22 (
// Equation(s):
// \write_data_mux|y[19]~22_combout  = ( \data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((!\CU|Decoder0~0_combout  & (!\alu_unit|O_out[19]~44_combout )) # (\CU|Decoder0~0_combout  & 
// ((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 )))) # (\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((!\alu_unit|O_out[19]~44_combout  & 
// !\CU|Decoder0~0_combout )) # (\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( \data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (!\CU|Decoder0~0_combout  & (!\alu_unit|O_out[19]~44_combout )) # 
// (\CU|Decoder0~0_combout  & ((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ))) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (!\alu_unit|O_out[19]~44_combout  & !\CU|Decoder0~0_combout ) ) ) )

	.dataa(!\alu_unit|O_out[19]~44_combout ),
	.datab(!\CU|Decoder0~0_combout ),
	.datac(!\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\data_mem|Equal1~0_combout ),
	.dataf(!\write_data_mux|y[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[19]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[19]~22 .extended_lut = "off";
defparam \write_data_mux|y[19]~22 .lut_mask = 64'h888888BB8F8F8FBF;
defparam \write_data_mux|y[19]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N39
cyclonev_lcell_comb \register_file|r_data2[2]~22 (
// Equation(s):
// \register_file|r_data2[2]~22_combout  = ( \register_file|regs_rtl_1|auto_generated|ram_block1a2  & ( (\register_file|r_data2[2]~19_combout ) # (\register_file|r_data2[0]~1_combout ) ) ) # ( !\register_file|regs_rtl_1|auto_generated|ram_block1a2  & ( 
// \register_file|r_data2[2]~19_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register_file|r_data2[0]~1_combout ),
	.datad(!\register_file|r_data2[2]~19_combout ),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[2]~22 .extended_lut = "off";
defparam \register_file|r_data2[2]~22 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \register_file|r_data2[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N6
cyclonev_lcell_comb \register_file|r_data1[18]~22 (
// Equation(s):
// \register_file|r_data1[18]~22_combout  = ( \register_file|regs_rtl_0_bypass [29] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a18  & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0_bypass [29] & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a18  & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [9] $ (!\register_file|regs_rtl_0_bypass [10])))) ) ) ) # ( 
// \register_file|regs_rtl_0_bypass [29] & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a18  & ( (\instruction_memory|out [15] & (\register_file|regs~2_combout  & (!\register_file|regs_rtl_0_bypass [9] $ (\register_file|regs_rtl_0_bypass [10])))) ) 
// ) )

	.dataa(!\register_file|regs_rtl_0_bypass [9]),
	.datab(!\register_file|regs_rtl_0_bypass [10]),
	.datac(!\instruction_memory|out [15]),
	.datad(!\register_file|regs~2_combout ),
	.datae(!\register_file|regs_rtl_0_bypass [29]),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[18]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[18]~22 .extended_lut = "off";
defparam \register_file|r_data1[18]~22 .lut_mask = 64'h000000090F060F0F;
defparam \register_file|r_data1[18]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N27
cyclonev_lcell_comb \alu_unit|O_out[18]~18 (
// Equation(s):
// \alu_unit|O_out[18]~18_combout  = ( \alu_b_mux|y[18]~14_combout  & ( \register_file|r_data1[18]~22_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[1]~0_combout  & \alu_unit|O_out[26]~1_combout )) # (\alu_unit|O_out[26]~0_combout  & 
// ((!\alu_unit|O_out[26]~1_combout ))) ) ) ) # ( !\alu_b_mux|y[18]~14_combout  & ( \register_file|r_data1[18]~22_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\CU|ALUOp[0]~1_combout )))) # 
// (\alu_unit|O_out[26]~0_combout  & (((!\alu_unit|O_out[26]~1_combout )))) ) ) ) # ( \alu_b_mux|y[18]~14_combout  & ( !\register_file|r_data1[18]~22_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[1]~0_combout  
// $ (!\CU|ALUOp[0]~1_combout )))) ) ) ) # ( !\alu_b_mux|y[18]~14_combout  & ( !\register_file|r_data1[18]~22_combout  & ( (\CU|ALUOp[1]~0_combout  & (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & \CU|ALUOp[0]~1_combout ))) ) ) )

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\alu_unit|O_out[26]~1_combout ),
	.datad(!\CU|ALUOp[0]~1_combout ),
	.datae(!\alu_b_mux|y[18]~14_combout ),
	.dataf(!\register_file|r_data1[18]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[18]~18 .extended_lut = "off";
defparam \alu_unit|O_out[18]~18 .lut_mask = 64'h0004040834383838;
defparam \alu_unit|O_out[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N18
cyclonev_lcell_comb \alu_unit|O_out[18]~43 (
// Equation(s):
// \alu_unit|O_out[18]~43_combout  = ( \alu_unit|_~57_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & !\alu_unit|O_out[18]~18_combout ) ) ) # ( !\alu_unit|_~57_sumout  & ( !\alu_unit|O_out[18]~18_combout  ) )

	.dataa(gnd),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(!\alu_unit|O_out[18]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|_~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[18]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[18]~43 .extended_lut = "off";
defparam \alu_unit|O_out[18]~43 .lut_mask = 64'hF0F0F0F0C0C0C0C0;
defparam \alu_unit|O_out[18]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N21
cyclonev_lcell_comb \write_data_mux|y[18]~21 (
// Equation(s):
// \write_data_mux|y[18]~21_combout  = ( \write_data_mux|y[0]~6_combout  & ( \data_mem|Equal1~0_combout  & ( ((!\CU|Decoder0~0_combout  & ((!\alu_unit|O_out[18]~43_combout ))) # (\CU|Decoder0~0_combout  & 
// (\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 ))) # (\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( \data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & 
// ((!\alu_unit|O_out[18]~43_combout ))) # (\CU|Decoder0~0_combout  & (\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 )) ) ) ) # ( \write_data_mux|y[0]~6_combout  & ( !\data_mem|Equal1~0_combout  & ( ((!\CU|Decoder0~0_combout  & 
// !\alu_unit|O_out[18]~43_combout )) # (\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( !\data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & !\alu_unit|O_out[18]~43_combout ) ) ) )

	.dataa(!\CU|Decoder0~0_combout ),
	.datab(!\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\alu_unit|O_out[18]~43_combout ),
	.datad(!\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\write_data_mux|y[0]~6_combout ),
	.dataf(!\data_mem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[18]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[18]~21 .extended_lut = "off";
defparam \write_data_mux|y[18]~21 .lut_mask = 64'hA0A0A0FFB1B1B1FF;
defparam \write_data_mux|y[18]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N6
cyclonev_lcell_comb \register_file|r_data1[17]~45 (
// Equation(s):
// \register_file|r_data1[17]~45_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a17  & ( ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9]))) # 
// (\register_file|regs_rtl_0_bypass [28]) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a17  & ( (\register_file|regs_rtl_0_bypass [28] & (\register_file|regs~2_combout  & (!\register_file|regs_rtl_0_bypass [10] $ 
// (\register_file|regs_rtl_0_bypass [9])))) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [28]),
	.datab(!\register_file|regs_rtl_0_bypass [10]),
	.datac(!\register_file|regs~2_combout ),
	.datad(!\register_file|regs_rtl_0_bypass [9]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[17]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[17]~45 .extended_lut = "off";
defparam \register_file|r_data1[17]~45 .lut_mask = 64'h04010401F7FDF7FD;
defparam \register_file|r_data1[17]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N48
cyclonev_lcell_comb \register_file|r_data1[17]~18 (
// Equation(s):
// \register_file|r_data1[17]~18_combout  = ( \register_file|regs_rtl_0_bypass [28] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a17  & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0_bypass [28] & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a17  & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [9] $ (!\register_file|regs_rtl_0_bypass [10])))) ) ) ) # ( 
// \register_file|regs_rtl_0_bypass [28] & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a17  & ( (\register_file|regs~2_combout  & (\instruction_memory|out [15] & (!\register_file|regs_rtl_0_bypass [9] $ (\register_file|regs_rtl_0_bypass [10])))) ) 
// ) )

	.dataa(!\register_file|regs_rtl_0_bypass [9]),
	.datab(!\register_file|regs_rtl_0_bypass [10]),
	.datac(!\register_file|regs~2_combout ),
	.datad(!\instruction_memory|out [15]),
	.datae(!\register_file|regs_rtl_0_bypass [28]),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[17]~18 .extended_lut = "off";
defparam \register_file|r_data1[17]~18 .lut_mask = 64'h0000000900F600FF;
defparam \register_file|r_data1[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N21
cyclonev_lcell_comb \alu_unit|O_out[17]~15 (
// Equation(s):
// \alu_unit|O_out[17]~15_combout  = ( \alu_b_mux|y[17]~11_combout  & ( \register_file|r_data1[17]~18_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// !\CU|ALUOp[1]~0_combout )) ) ) ) # ( !\alu_b_mux|y[17]~11_combout  & ( \register_file|r_data1[17]~18_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// (!\CU|ALUOp[0]~1_combout  $ (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( \alu_b_mux|y[17]~11_combout  & ( !\register_file|r_data1[17]~18_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[0]~1_combout  $ 
// (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( !\alu_b_mux|y[17]~11_combout  & ( !\register_file|r_data1[17]~18_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (\CU|ALUOp[0]~1_combout  & \CU|ALUOp[1]~0_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[26]~1_combout ),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\CU|ALUOp[0]~1_combout ),
	.datad(!\CU|ALUOp[1]~0_combout ),
	.datae(!\alu_b_mux|y[17]~11_combout ),
	.dataf(!\register_file|r_data1[17]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[17]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[17]~15 .extended_lut = "off";
defparam \alu_unit|O_out[17]~15 .lut_mask = 64'h0004044026626622;
defparam \alu_unit|O_out[17]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N51
cyclonev_lcell_comb \alu_unit|O_out[17]~40 (
// Equation(s):
// \alu_unit|O_out[17]~40_combout  = (!\alu_unit|O_out[17]~15_combout  & ((!\alu_unit|_~45_sumout ) # (!\alu_unit|O_out[26]~2_combout )))

	.dataa(!\alu_unit|_~45_sumout ),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(gnd),
	.datad(!\alu_unit|O_out[17]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[17]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[17]~40 .extended_lut = "off";
defparam \alu_unit|O_out[17]~40 .lut_mask = 64'hEE00EE00EE00EE00;
defparam \alu_unit|O_out[17]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N57
cyclonev_lcell_comb \write_data_mux|y[17]~18 (
// Equation(s):
// \write_data_mux|y[17]~18_combout  = ( \write_data_mux|y[0]~6_combout  & ( \data_mem|Equal1~0_combout  & ( ((!\CU|Decoder0~0_combout  & (!\alu_unit|O_out[17]~40_combout )) # (\CU|Decoder0~0_combout  & 
// ((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 )))) # (\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( \data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & 
// (!\alu_unit|O_out[17]~40_combout )) # (\CU|Decoder0~0_combout  & ((\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ))) ) ) ) # ( \write_data_mux|y[0]~6_combout  & ( !\data_mem|Equal1~0_combout  & ( ((!\alu_unit|O_out[17]~40_combout  & 
// !\CU|Decoder0~0_combout )) # (\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( !\data_mem|Equal1~0_combout  & ( (!\alu_unit|O_out[17]~40_combout  & !\CU|Decoder0~0_combout ) ) ) )

	.dataa(!\alu_unit|O_out[17]~40_combout ),
	.datab(!\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\CU|Decoder0~0_combout ),
	.datad(!\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\write_data_mux|y[0]~6_combout ),
	.dataf(!\data_mem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[17]~18 .extended_lut = "off";
defparam \write_data_mux|y[17]~18 .lut_mask = 64'hA0A0A0FFA3A3A3FF;
defparam \write_data_mux|y[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N39
cyclonev_lcell_comb \register_file|r_data1[11]~35 (
// Equation(s):
// \register_file|r_data1[11]~35_combout  = ( \register_file|regs_rtl_0_bypass [22] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a11  & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0_bypass [22] & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a11  & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [9] $ (!\register_file|regs_rtl_0_bypass [10])))) ) ) ) # ( 
// \register_file|regs_rtl_0_bypass [22] & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a11  & ( (\register_file|regs~2_combout  & (\instruction_memory|out [15] & (!\register_file|regs_rtl_0_bypass [9] $ (\register_file|regs_rtl_0_bypass [10])))) ) 
// ) )

	.dataa(!\register_file|regs~2_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|regs_rtl_0_bypass [9]),
	.datad(!\register_file|regs_rtl_0_bypass [10]),
	.datae(!\register_file|regs_rtl_0_bypass [22]),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[11]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[11]~35 .extended_lut = "off";
defparam \register_file|r_data1[11]~35 .lut_mask = 64'h0000100123323333;
defparam \register_file|r_data1[11]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N48
cyclonev_lcell_comb \alu_unit|O_out[11]~53 (
// Equation(s):
// \alu_unit|O_out[11]~53_combout  = ( \register_file|r_data1[11]~35_combout  & ( (\CU|WideOr2~0_combout  & (!\instruction_memory|out [25] $ (((!\instruction_memory|out [24] & !\register_file|r_data2[11]~31_combout ))))) ) ) # ( 
// !\register_file|r_data1[11]~35_combout  & ( (\CU|WideOr2~0_combout  & ((!\instruction_memory|out [24] & (\instruction_memory|out [25] & \register_file|r_data2[11]~31_combout )) # (\instruction_memory|out [24] & (!\instruction_memory|out [25] $ 
// (!\register_file|r_data2[11]~31_combout ))))) ) )

	.dataa(!\instruction_memory|out [24]),
	.datab(!\instruction_memory|out [25]),
	.datac(!\register_file|r_data2[11]~31_combout ),
	.datad(!\CU|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data1[11]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[11]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[11]~53 .extended_lut = "off";
defparam \alu_unit|O_out[11]~53 .lut_mask = 64'h00160016006C006C;
defparam \alu_unit|O_out[11]~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N54
cyclonev_lcell_comb \alu_unit|O_out[11]~54 (
// Equation(s):
// \alu_unit|O_out[11]~54_combout  = ( \alu_unit|_~109_sumout  & ( (!\alu_unit|O_out[26]~0_combout  & ((!\alu_unit|O_out[26]~1_combout ) # ((\alu_unit|O_out[11]~53_combout )))) # (\alu_unit|O_out[26]~0_combout  & (!\alu_unit|O_out[26]~1_combout  & 
// (\register_file|r_data1[11]~35_combout ))) ) ) # ( !\alu_unit|_~109_sumout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & ((\alu_unit|O_out[11]~53_combout )))) # (\alu_unit|O_out[26]~0_combout  & (!\alu_unit|O_out[26]~1_combout  
// & (\register_file|r_data1[11]~35_combout ))) ) )

	.dataa(!\alu_unit|O_out[26]~0_combout ),
	.datab(!\alu_unit|O_out[26]~1_combout ),
	.datac(!\register_file|r_data1[11]~35_combout ),
	.datad(!\alu_unit|O_out[11]~53_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[11]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[11]~54 .extended_lut = "off";
defparam \alu_unit|O_out[11]~54 .lut_mask = 64'h042604268CAE8CAE;
defparam \alu_unit|O_out[11]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N51
cyclonev_lcell_comb \register_file|r_data1[16]~17 (
// Equation(s):
// \register_file|r_data1[16]~17_combout  = ( \register_file|regs_rtl_0_bypass [27] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a16  & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0_bypass [27] & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a16  & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [9] $ (!\register_file|regs_rtl_0_bypass [10])))) ) ) ) # ( 
// \register_file|regs_rtl_0_bypass [27] & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a16  & ( (\instruction_memory|out [15] & (\register_file|regs~2_combout  & (!\register_file|regs_rtl_0_bypass [9] $ (\register_file|regs_rtl_0_bypass [10])))) ) 
// ) )

	.dataa(!\register_file|regs_rtl_0_bypass [9]),
	.datab(!\register_file|regs_rtl_0_bypass [10]),
	.datac(!\instruction_memory|out [15]),
	.datad(!\register_file|regs~2_combout ),
	.datae(!\register_file|regs_rtl_0_bypass [27]),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[16]~17 .extended_lut = "off";
defparam \register_file|r_data1[16]~17 .lut_mask = 64'h000000090F060F0F;
defparam \register_file|r_data1[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N18
cyclonev_lcell_comb \alu_unit|O_out[16]~14 (
// Equation(s):
// \alu_unit|O_out[16]~14_combout  = ( \alu_b_mux|y[16]~10_combout  & ( \register_file|r_data1[16]~17_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// !\CU|ALUOp[1]~0_combout )) ) ) ) # ( !\alu_b_mux|y[16]~10_combout  & ( \register_file|r_data1[16]~17_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// (!\CU|ALUOp[1]~0_combout  $ (!\CU|ALUOp[0]~1_combout )))) ) ) ) # ( \alu_b_mux|y[16]~10_combout  & ( !\register_file|r_data1[16]~17_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[1]~0_combout  $ 
// (!\CU|ALUOp[0]~1_combout )))) ) ) ) # ( !\alu_b_mux|y[16]~10_combout  & ( !\register_file|r_data1[16]~17_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (\CU|ALUOp[1]~0_combout  & \CU|ALUOp[0]~1_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[26]~1_combout ),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\CU|ALUOp[1]~0_combout ),
	.datad(!\CU|ALUOp[0]~1_combout ),
	.datae(!\alu_b_mux|y[16]~10_combout ),
	.dataf(!\register_file|r_data1[16]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[16]~14 .extended_lut = "off";
defparam \alu_unit|O_out[16]~14 .lut_mask = 64'h0004044026626262;
defparam \alu_unit|O_out[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N36
cyclonev_lcell_comb \alu_unit|O_out[16]~39 (
// Equation(s):
// \alu_unit|O_out[16]~39_combout  = ( \alu_unit|O_out[26]~2_combout  & ( (!\alu_unit|O_out[16]~14_combout  & !\alu_unit|_~41_sumout ) ) ) # ( !\alu_unit|O_out[26]~2_combout  & ( !\alu_unit|O_out[16]~14_combout  ) )

	.dataa(!\alu_unit|O_out[16]~14_combout ),
	.datab(!\alu_unit|_~41_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|O_out[26]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[16]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[16]~39 .extended_lut = "off";
defparam \alu_unit|O_out[16]~39 .lut_mask = 64'hAAAAAAAA88888888;
defparam \alu_unit|O_out[16]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N0
cyclonev_lcell_comb \write_data_mux|y[16]~17 (
// Equation(s):
// \write_data_mux|y[16]~17_combout  = ( \write_data_mux|y[0]~6_combout  & ( \data_mem|Equal1~0_combout  & ( ((!\CU|Decoder0~0_combout  & ((!\alu_unit|O_out[16]~39_combout ))) # (\CU|Decoder0~0_combout  & 
// (\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 ))) # (\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( \data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & 
// ((!\alu_unit|O_out[16]~39_combout ))) # (\CU|Decoder0~0_combout  & (\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 )) ) ) ) # ( \write_data_mux|y[0]~6_combout  & ( !\data_mem|Equal1~0_combout  & ( ((!\CU|Decoder0~0_combout  & 
// !\alu_unit|O_out[16]~39_combout )) # (\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( !\data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & !\alu_unit|O_out[16]~39_combout ) ) ) )

	.dataa(!\data_mem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 ),
	.datab(!\data_mem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 ),
	.datac(!\CU|Decoder0~0_combout ),
	.datad(!\alu_unit|O_out[16]~39_combout ),
	.datae(!\write_data_mux|y[0]~6_combout ),
	.dataf(!\data_mem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[16]~17 .extended_lut = "off";
defparam \write_data_mux|y[16]~17 .lut_mask = 64'hF000F555F303F757;
defparam \write_data_mux|y[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N54
cyclonev_lcell_comb \register_file|r_data1[9]~33 (
// Equation(s):
// \register_file|r_data1[9]~33_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a9  & ( \register_file|regs~2_combout  & ( (\instruction_memory|out [15] & ((!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])) # 
// (\register_file|regs_rtl_0_bypass [20]))) ) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a9  & ( \register_file|regs~2_combout  & ( (\register_file|regs_rtl_0_bypass [20] & (\instruction_memory|out [15] & (!\register_file|regs_rtl_0_bypass 
// [10] $ (\register_file|regs_rtl_0_bypass [9])))) ) ) ) # ( \register_file|regs_rtl_0|auto_generated|ram_block1a9  & ( !\register_file|regs~2_combout  & ( \instruction_memory|out [15] ) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs_rtl_0_bypass [20]),
	.datac(!\register_file|regs_rtl_0_bypass [9]),
	.datad(!\instruction_memory|out [15]),
	.datae(!\register_file|regs_rtl_0|auto_generated|ram_block1a9 ),
	.dataf(!\register_file|regs~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[9]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[9]~33 .extended_lut = "off";
defparam \register_file|r_data1[9]~33 .lut_mask = 64'h000000FF0021007B;
defparam \register_file|r_data1[9]~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N18
cyclonev_lcell_comb \alu_unit|O_out[9]~49 (
// Equation(s):
// \alu_unit|O_out[9]~49_combout  = ( \register_file|r_data2[9]~29_combout  & ( (\CU|WideOr2~0_combout  & (!\instruction_memory|out [25] $ (((!\instruction_memory|out [24] & !\register_file|r_data1[9]~33_combout ))))) ) ) # ( 
// !\register_file|r_data2[9]~29_combout  & ( (\CU|WideOr2~0_combout  & ((!\instruction_memory|out [24] & (\instruction_memory|out [25] & \register_file|r_data1[9]~33_combout )) # (\instruction_memory|out [24] & (!\instruction_memory|out [25] $ 
// (!\register_file|r_data1[9]~33_combout ))))) ) )

	.dataa(!\CU|WideOr2~0_combout ),
	.datab(!\instruction_memory|out [24]),
	.datac(!\instruction_memory|out [25]),
	.datad(!\register_file|r_data1[9]~33_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data2[9]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[9]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[9]~49 .extended_lut = "off";
defparam \alu_unit|O_out[9]~49 .lut_mask = 64'h0114011414501450;
defparam \alu_unit|O_out[9]~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N0
cyclonev_lcell_comb \alu_unit|O_out[9]~50 (
// Equation(s):
// \alu_unit|O_out[9]~50_combout  = ( \alu_unit|_~101_sumout  & ( (!\alu_unit|O_out[26]~0_combout  & ((!\alu_unit|O_out[26]~1_combout ) # ((\alu_unit|O_out[9]~49_combout )))) # (\alu_unit|O_out[26]~0_combout  & (!\alu_unit|O_out[26]~1_combout  & 
// ((\register_file|r_data1[9]~33_combout )))) ) ) # ( !\alu_unit|_~101_sumout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[9]~49_combout ))) # (\alu_unit|O_out[26]~0_combout  & (!\alu_unit|O_out[26]~1_combout  & 
// ((\register_file|r_data1[9]~33_combout )))) ) )

	.dataa(!\alu_unit|O_out[26]~0_combout ),
	.datab(!\alu_unit|O_out[26]~1_combout ),
	.datac(!\alu_unit|O_out[9]~49_combout ),
	.datad(!\register_file|r_data1[9]~33_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[9]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[9]~50 .extended_lut = "off";
defparam \alu_unit|O_out[9]~50 .lut_mask = 64'h024602468ACE8ACE;
defparam \alu_unit|O_out[9]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N54
cyclonev_lcell_comb \register_file|r_data2[15]~42 (
// Equation(s):
// \register_file|r_data2[15]~42_combout  = ( \register_file|regs_rtl_1_bypass [26] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a15  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [26] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a15  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [26] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a15  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\instruction_memory|out [11]),
	.datab(!\register_file|regs_rtl_1_bypass [7]),
	.datac(!\register_file|regs~0_combout ),
	.datad(!\register_file|regs_rtl_1_bypass [8]),
	.datae(!\register_file|regs_rtl_1_bypass [26]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[15]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[15]~42 .extended_lut = "off";
defparam \register_file|r_data2[15]~42 .lut_mask = 64'h0000040151545555;
defparam \register_file|r_data2[15]~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y14_N0
cyclonev_ram_block \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\data_mem|data_seg|mem3~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\data_mem|data_seg|mem3~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\register_file|r_data2[15]~42_combout ,\register_file|r_data2[12]~35_combout }),
	.portaaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .init_file = "db/coe181.ram1_async_memory_9d7ce1cf.hdl.mif";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "data_memory:data_mem|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_pbo1:auto_generated|ALTSYNCRAM";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 10;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 10;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "00802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "80200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "20080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "08020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008";
defparam \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "02008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802";
// synopsys translate_on

// Location: M10K_X11_Y15_N0
cyclonev_ram_block \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\data_mem|stack_seg|mem3~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\data_mem|stack_seg|mem3~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\register_file|r_data2[15]~42_combout ,\register_file|r_data2[12]~35_combout }),
	.portaaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .init_file = "db/coe181.ram1_async_memory_ea4acf6d.hdl.mif";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "data_memory:data_mem|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_1do1:auto_generated|ALTSYNCRAM";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 10;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 10;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "00802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "80200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "20080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "08020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008";
defparam \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "02008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802008020080200802";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N39
cyclonev_lcell_comb \alu_unit|Equal4~0 (
// Equation(s):
// \alu_unit|Equal4~0_combout  = ( \instruction_memory|out [27] & ( (\instruction_memory|out [29] & (\CU|WideOr2~0_combout  & !\instruction_memory|out [28])) ) )

	.dataa(!\instruction_memory|out [29]),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(gnd),
	.datad(!\instruction_memory|out [28]),
	.datae(gnd),
	.dataf(!\instruction_memory|out [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Equal4~0 .extended_lut = "off";
defparam \alu_unit|Equal4~0 .lut_mask = 64'h0000000011001100;
defparam \alu_unit|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N6
cyclonev_lcell_comb \alu_unit|Equal3~0 (
// Equation(s):
// \alu_unit|Equal3~0_combout  = ( \instruction_memory|out [26] & ( (!\instruction_memory|out [27] & (\CU|WideOr2~0_combout  & (\instruction_memory|out [29] & !\instruction_memory|out [28]))) ) )

	.dataa(!\instruction_memory|out [27]),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(!\instruction_memory|out [29]),
	.datad(!\instruction_memory|out [28]),
	.datae(gnd),
	.dataf(!\instruction_memory|out [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Equal3~0 .extended_lut = "off";
defparam \alu_unit|Equal3~0 .lut_mask = 64'h0000000002000200;
defparam \alu_unit|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N9
cyclonev_lcell_comb \alu_unit|Equal2~0 (
// Equation(s):
// \alu_unit|Equal2~0_combout  = ( \instruction_memory|out [29] & ( (\CU|WideOr2~0_combout  & (((\instruction_memory|out [26]) # (\instruction_memory|out [28])) # (\instruction_memory|out [27]))) ) ) # ( !\instruction_memory|out [29] & ( 
// \CU|WideOr2~0_combout  ) )

	.dataa(!\instruction_memory|out [27]),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(!\instruction_memory|out [28]),
	.datad(!\instruction_memory|out [26]),
	.datae(gnd),
	.dataf(!\instruction_memory|out [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|Equal2~0 .extended_lut = "off";
defparam \alu_unit|Equal2~0 .lut_mask = 64'h3333333313331333;
defparam \alu_unit|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N18
cyclonev_lcell_comb \write_data_mux|y[12]~44 (
// Equation(s):
// \write_data_mux|y[12]~44_combout  = ( \alu_unit|Equal2~0_combout  & ( (\alu_unit|Equal3~0_combout ) # (\alu_unit|Equal4~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|Equal4~0_combout ),
	.datad(!\alu_unit|Equal3~0_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[12]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[12]~44 .extended_lut = "off";
defparam \write_data_mux|y[12]~44 .lut_mask = 64'h000000000FFF0FFF;
defparam \write_data_mux|y[12]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N33
cyclonev_lcell_comb \write_data_mux|y[15]~52 (
// Equation(s):
// \write_data_mux|y[15]~52_combout  = ( \alu_b_mux|y[15]~22_combout  & ( !\CU|ALUOp[1]~0_combout  $ (((!\CU|ALUOp[0]~1_combout  & ((!\instruction_memory|out [15]) # (!\register_file|r_data1[15]~40_combout ))))) ) ) # ( !\alu_b_mux|y[15]~22_combout  & ( 
// (!\CU|ALUOp[1]~0_combout  & (\CU|ALUOp[0]~1_combout  & (\instruction_memory|out [15] & \register_file|r_data1[15]~40_combout ))) # (\CU|ALUOp[1]~0_combout  & (!\CU|ALUOp[0]~1_combout  $ (((!\instruction_memory|out [15]) # 
// (!\register_file|r_data1[15]~40_combout ))))) ) )

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\CU|ALUOp[0]~1_combout ),
	.datac(!\instruction_memory|out [15]),
	.datad(!\register_file|r_data1[15]~40_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|y[15]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[15]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[15]~52 .extended_lut = "off";
defparam \write_data_mux|y[15]~52 .lut_mask = 64'h11161116666A666A;
defparam \write_data_mux|y[15]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N42
cyclonev_lcell_comb \write_data_mux|y[15]~53 (
// Equation(s):
// \write_data_mux|y[15]~53_combout  = ( \instruction_memory|out [15] & ( \write_data_mux|y[15]~52_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (((\write_data_mux|y[12]~44_combout ) # (\alu_unit|_~77_sumout )))) # (\alu_unit|O_out[26]~0_combout  & 
// (\register_file|r_data1[15]~40_combout  & ((!\write_data_mux|y[12]~44_combout )))) ) ) ) # ( !\instruction_memory|out [15] & ( \write_data_mux|y[15]~52_combout  & ( (!\alu_unit|O_out[26]~0_combout  & ((\write_data_mux|y[12]~44_combout ) # 
// (\alu_unit|_~77_sumout ))) ) ) ) # ( \instruction_memory|out [15] & ( !\write_data_mux|y[15]~52_combout  & ( (!\write_data_mux|y[12]~44_combout  & ((!\alu_unit|O_out[26]~0_combout  & ((\alu_unit|_~77_sumout ))) # (\alu_unit|O_out[26]~0_combout  & 
// (\register_file|r_data1[15]~40_combout )))) ) ) ) # ( !\instruction_memory|out [15] & ( !\write_data_mux|y[15]~52_combout  & ( (\alu_unit|_~77_sumout  & (!\alu_unit|O_out[26]~0_combout  & !\write_data_mux|y[12]~44_combout )) ) ) )

	.dataa(!\register_file|r_data1[15]~40_combout ),
	.datab(!\alu_unit|_~77_sumout ),
	.datac(!\alu_unit|O_out[26]~0_combout ),
	.datad(!\write_data_mux|y[12]~44_combout ),
	.datae(!\instruction_memory|out [15]),
	.dataf(!\write_data_mux|y[15]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[15]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[15]~53 .extended_lut = "off";
defparam \write_data_mux|y[15]~53 .lut_mask = 64'h3000350030F035F0;
defparam \write_data_mux|y[15]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N42
cyclonev_lcell_comb \data_mem|Equal0~6 (
// Equation(s):
// \data_mem|Equal0~6_combout  = ( \alu_unit|_~21_sumout  & ( (!\alu_unit|O_out[22]~7_combout  & (!\alu_unit|O_out[26]~2_combout  & !\alu_unit|O_out[23]~8_combout )) ) ) # ( !\alu_unit|_~21_sumout  & ( (!\alu_unit|O_out[22]~7_combout  & 
// (!\alu_unit|O_out[23]~8_combout  & ((!\alu_unit|O_out[26]~2_combout ) # (!\alu_unit|_~17_sumout )))) ) )

	.dataa(!\alu_unit|O_out[22]~7_combout ),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(!\alu_unit|O_out[23]~8_combout ),
	.datad(!\alu_unit|_~17_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal0~6 .extended_lut = "off";
defparam \data_mem|Equal0~6 .lut_mask = 64'hA080A08080808080;
defparam \data_mem|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N51
cyclonev_lcell_comb \data_mem|Equal0~0 (
// Equation(s):
// \data_mem|Equal0~0_combout  = ( \alu_unit|O_out[26]~2_combout  & ( (!\alu_unit|_~25_sumout  & (!\alu_unit|O_out[20]~10_combout  & (!\alu_unit|O_out[21]~11_combout  & !\alu_unit|_~29_sumout ))) ) ) # ( !\alu_unit|O_out[26]~2_combout  & ( 
// (!\alu_unit|O_out[20]~10_combout  & !\alu_unit|O_out[21]~11_combout ) ) )

	.dataa(!\alu_unit|_~25_sumout ),
	.datab(!\alu_unit|O_out[20]~10_combout ),
	.datac(!\alu_unit|O_out[21]~11_combout ),
	.datad(!\alu_unit|_~29_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|O_out[26]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal0~0 .extended_lut = "off";
defparam \data_mem|Equal0~0 .lut_mask = 64'hC0C0C0C080008000;
defparam \data_mem|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N36
cyclonev_lcell_comb \alu_b_mux|y[31]~0 (
// Equation(s):
// \alu_b_mux|y[31]~0_combout  = ( \instruction_memory|out [21] & ( (!\CU|WideOr2~0_combout ) # (\register_file|r_data2[31]~3_combout ) ) ) # ( !\instruction_memory|out [21] & ( (\CU|WideOr2~0_combout  & \register_file|r_data2[31]~3_combout ) ) )

	.dataa(gnd),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(!\register_file|r_data2[31]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory|out [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[31]~0 .extended_lut = "off";
defparam \alu_b_mux|y[31]~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \alu_b_mux|y[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N33
cyclonev_lcell_comb \alu_unit|_~1 (
// Equation(s):
// \alu_unit|_~1_sumout  = SUM(( !\CU|ALUOp[1]~0_combout  $ (!\alu_b_mux|y[31]~0_combout  $ (((\instruction_memory|out [15] & \register_file|r_data1[31]~0_combout )))) ) + ( \alu_unit|_~7  ) + ( \alu_unit|_~6  ))

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|r_data1[31]~0_combout ),
	.datad(!\alu_b_mux|y[31]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_unit|_~6 ),
	.sharein(\alu_unit|_~7 ),
	.combout(),
	.sumout(\alu_unit|_~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|_~1 .extended_lut = "off";
defparam \alu_unit|_~1 .lut_mask = 64'h00000000000056A9;
defparam \alu_unit|_~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N42
cyclonev_lcell_comb \data_mem|Equal0~1 (
// Equation(s):
// \data_mem|Equal0~1_combout  = ( !\alu_unit|O_out[31]~3_combout  & ( \alu_unit|_~1_sumout  & ( (\data_mem|Equal0~0_combout  & (!\alu_unit|O_out[30]~9_combout  & !\alu_unit|O_out[26]~2_combout )) ) ) ) # ( !\alu_unit|O_out[31]~3_combout  & ( 
// !\alu_unit|_~1_sumout  & ( (\data_mem|Equal0~0_combout  & (!\alu_unit|O_out[30]~9_combout  & ((!\alu_unit|O_out[26]~2_combout ) # (!\alu_unit|_~5_sumout )))) ) ) )

	.dataa(!\data_mem|Equal0~0_combout ),
	.datab(!\alu_unit|O_out[30]~9_combout ),
	.datac(!\alu_unit|O_out[26]~2_combout ),
	.datad(!\alu_unit|_~5_sumout ),
	.datae(!\alu_unit|O_out[31]~3_combout ),
	.dataf(!\alu_unit|_~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal0~1 .extended_lut = "off";
defparam \data_mem|Equal0~1 .lut_mask = 64'h4440000040400000;
defparam \data_mem|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N3
cyclonev_lcell_comb \data_mem|Equal0~2 (
// Equation(s):
// \data_mem|Equal0~2_combout  = ( \alu_unit|_~57_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & (!\alu_unit|O_out[19]~19_combout  & !\alu_unit|O_out[18]~18_combout )) ) ) # ( !\alu_unit|_~57_sumout  & ( (!\alu_unit|O_out[19]~19_combout  & 
// (!\alu_unit|O_out[18]~18_combout  & ((!\alu_unit|_~61_sumout ) # (!\alu_unit|O_out[26]~2_combout )))) ) )

	.dataa(!\alu_unit|_~61_sumout ),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(!\alu_unit|O_out[19]~19_combout ),
	.datad(!\alu_unit|O_out[18]~18_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal0~2 .extended_lut = "off";
defparam \data_mem|Equal0~2 .lut_mask = 64'hE000E000C000C000;
defparam \data_mem|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N30
cyclonev_lcell_comb \data_mem|Equal0~3 (
// Equation(s):
// \data_mem|Equal0~3_combout  = ( \alu_unit|_~53_sumout  & ( \alu_unit|_~49_sumout  & ( (!\alu_unit|O_out[29]~16_combout  & (\alu_unit|O_out[28]~17_combout  & (\data_mem|Equal0~2_combout  & !\alu_unit|O_out[26]~2_combout ))) ) ) ) # ( !\alu_unit|_~53_sumout 
//  & ( \alu_unit|_~49_sumout  & ( (!\alu_unit|O_out[29]~16_combout  & (\data_mem|Equal0~2_combout  & ((\alu_unit|O_out[26]~2_combout ) # (\alu_unit|O_out[28]~17_combout )))) ) ) ) # ( \alu_unit|_~53_sumout  & ( !\alu_unit|_~49_sumout  & ( 
// (!\alu_unit|O_out[29]~16_combout  & (\alu_unit|O_out[28]~17_combout  & (\data_mem|Equal0~2_combout  & !\alu_unit|O_out[26]~2_combout ))) ) ) ) # ( !\alu_unit|_~53_sumout  & ( !\alu_unit|_~49_sumout  & ( (!\alu_unit|O_out[29]~16_combout  & 
// (\alu_unit|O_out[28]~17_combout  & \data_mem|Equal0~2_combout )) ) ) )

	.dataa(!\alu_unit|O_out[29]~16_combout ),
	.datab(!\alu_unit|O_out[28]~17_combout ),
	.datac(!\data_mem|Equal0~2_combout ),
	.datad(!\alu_unit|O_out[26]~2_combout ),
	.datae(!\alu_unit|_~53_sumout ),
	.dataf(!\alu_unit|_~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal0~3 .extended_lut = "off";
defparam \data_mem|Equal0~3 .lut_mask = 64'h02020200020A0200;
defparam \data_mem|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N18
cyclonev_lcell_comb \data_mem|Equal0~11 (
// Equation(s):
// \data_mem|Equal0~11_combout  = ( \data_mem|Equal0~3_combout  & ( (\data_mem|Equal0~5_combout  & (\data_mem|Equal0~6_combout  & (\data_mem|Equal0~8_combout  & \data_mem|Equal0~1_combout ))) ) )

	.dataa(!\data_mem|Equal0~5_combout ),
	.datab(!\data_mem|Equal0~6_combout ),
	.datac(!\data_mem|Equal0~8_combout ),
	.datad(!\data_mem|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\data_mem|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal0~11 .extended_lut = "off";
defparam \data_mem|Equal0~11 .lut_mask = 64'h0000000000010001;
defparam \data_mem|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N48
cyclonev_lcell_comb \write_data_mux|y[15]~54 (
// Equation(s):
// \write_data_mux|y[15]~54_combout  = ( \data_mem|Equal1~0_combout  & ( \data_mem|Equal0~11_combout  & ( (!\CU|Decoder0~0_combout  & (((\write_data_mux|y[15]~53_combout )))) # (\CU|Decoder0~0_combout  & 
// (((\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 )) # (\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ))) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( \data_mem|Equal0~11_combout  & ( (!\CU|Decoder0~0_combout  & 
// ((\write_data_mux|y[15]~53_combout ))) # (\CU|Decoder0~0_combout  & (\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 )) ) ) ) # ( \data_mem|Equal1~0_combout  & ( !\data_mem|Equal0~11_combout  & ( (!\CU|Decoder0~0_combout  & 
// ((\write_data_mux|y[15]~53_combout ))) # (\CU|Decoder0~0_combout  & (\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 )) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( !\data_mem|Equal0~11_combout  & ( (!\CU|Decoder0~0_combout  & 
// \write_data_mux|y[15]~53_combout ) ) ) )

	.dataa(!\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\CU|Decoder0~0_combout ),
	.datac(!\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\write_data_mux|y[15]~53_combout ),
	.datae(!\data_mem|Equal1~0_combout ),
	.dataf(!\data_mem|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[15]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[15]~54 .extended_lut = "off";
defparam \write_data_mux|y[15]~54 .lut_mask = 64'h00CC03CF11DD13DF;
defparam \write_data_mux|y[15]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N0
cyclonev_lcell_comb \register_file|r_data1[14]~37 (
// Equation(s):
// \register_file|r_data1[14]~37_combout  = ( \register_file|regs~2_combout  & ( \register_file|regs_rtl_0|auto_generated|ram_block1a14  & ( (!\register_file|regs_rtl_0_bypass [9] $ (!\register_file|regs_rtl_0_bypass [10])) # 
// (\register_file|regs_rtl_0_bypass [25]) ) ) ) # ( !\register_file|regs~2_combout  & ( \register_file|regs_rtl_0|auto_generated|ram_block1a14  ) ) # ( \register_file|regs~2_combout  & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a14  & ( 
// (\register_file|regs_rtl_0_bypass [25] & (!\register_file|regs_rtl_0_bypass [9] $ (\register_file|regs_rtl_0_bypass [10]))) ) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [9]),
	.datab(gnd),
	.datac(!\register_file|regs_rtl_0_bypass [25]),
	.datad(!\register_file|regs_rtl_0_bypass [10]),
	.datae(!\register_file|regs~2_combout ),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[14]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[14]~37 .extended_lut = "off";
defparam \register_file|r_data1[14]~37 .lut_mask = 64'h00000A05FFFF5FAF;
defparam \register_file|r_data1[14]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N30
cyclonev_lcell_comb \write_data_mux|y[14]~45 (
// Equation(s):
// \write_data_mux|y[14]~45_combout  = ( \alu_b_mux|y[14]~20_combout  & ( !\CU|ALUOp[1]~0_combout  $ (((!\CU|ALUOp[0]~1_combout  & ((!\register_file|r_data1[14]~37_combout ) # (!\instruction_memory|out [15]))))) ) ) # ( !\alu_b_mux|y[14]~20_combout  & ( 
// (!\CU|ALUOp[1]~0_combout  & (\CU|ALUOp[0]~1_combout  & (\register_file|r_data1[14]~37_combout  & \instruction_memory|out [15]))) # (\CU|ALUOp[1]~0_combout  & (!\CU|ALUOp[0]~1_combout  $ (((!\register_file|r_data1[14]~37_combout ) # 
// (!\instruction_memory|out [15]))))) ) )

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\CU|ALUOp[0]~1_combout ),
	.datac(!\register_file|r_data1[14]~37_combout ),
	.datad(!\instruction_memory|out [15]),
	.datae(gnd),
	.dataf(!\alu_b_mux|y[14]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[14]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[14]~45 .extended_lut = "off";
defparam \write_data_mux|y[14]~45 .lut_mask = 64'h11161116666A666A;
defparam \write_data_mux|y[14]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N24
cyclonev_lcell_comb \write_data_mux|y[14]~46 (
// Equation(s):
// \write_data_mux|y[14]~46_combout  = ( \instruction_memory|out [15] & ( \alu_unit|O_out[26]~0_combout  & ( (\register_file|r_data1[14]~37_combout  & !\write_data_mux|y[12]~44_combout ) ) ) ) # ( \instruction_memory|out [15] & ( 
// !\alu_unit|O_out[26]~0_combout  & ( (!\write_data_mux|y[12]~44_combout  & (\alu_unit|_~117_sumout )) # (\write_data_mux|y[12]~44_combout  & ((\write_data_mux|y[14]~45_combout ))) ) ) ) # ( !\instruction_memory|out [15] & ( !\alu_unit|O_out[26]~0_combout  
// & ( (!\write_data_mux|y[12]~44_combout  & (\alu_unit|_~117_sumout )) # (\write_data_mux|y[12]~44_combout  & ((\write_data_mux|y[14]~45_combout ))) ) ) )

	.dataa(!\register_file|r_data1[14]~37_combout ),
	.datab(!\write_data_mux|y[12]~44_combout ),
	.datac(!\alu_unit|_~117_sumout ),
	.datad(!\write_data_mux|y[14]~45_combout ),
	.datae(!\instruction_memory|out [15]),
	.dataf(!\alu_unit|O_out[26]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[14]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[14]~46 .extended_lut = "off";
defparam \write_data_mux|y[14]~46 .lut_mask = 64'h0C3F0C3F00004444;
defparam \write_data_mux|y[14]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N54
cyclonev_lcell_comb \register_file|r_data2[5]~26 (
// Equation(s):
// \register_file|r_data2[5]~26_combout  = ( \register_file|regs_rtl_1|auto_generated|ram_block1a5  & ( (\register_file|r_data2[0]~1_combout ) # (\register_file|r_data2[5]~25_combout ) ) ) # ( !\register_file|regs_rtl_1|auto_generated|ram_block1a5  & ( 
// \register_file|r_data2[5]~25_combout  ) )

	.dataa(!\register_file|r_data2[5]~25_combout ),
	.datab(gnd),
	.datac(!\register_file|r_data2[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[5]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[5]~26 .extended_lut = "off";
defparam \register_file|r_data2[5]~26 .lut_mask = 64'h555555555F5F5F5F;
defparam \register_file|r_data2[5]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N51
cyclonev_lcell_comb \register_file|r_data2[6]~27 (
// Equation(s):
// \register_file|r_data2[6]~27_combout  = ( \instruction_memory|out [11] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a6  & ( ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8]))) # 
// (\register_file|regs_rtl_1_bypass [17]) ) ) ) # ( \instruction_memory|out [11] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a6  & ( (\register_file|regs_rtl_1_bypass [17] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass 
// [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs_rtl_1_bypass [8]),
	.datac(!\register_file|regs_rtl_1_bypass [17]),
	.datad(!\register_file|regs~0_combout ),
	.datae(!\instruction_memory|out [11]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[6]~27 .extended_lut = "off";
defparam \register_file|r_data2[6]~27 .lut_mask = 64'h000000090000FF6F;
defparam \register_file|r_data2[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N33
cyclonev_lcell_comb \register_file|r_data2[7]~28 (
// Equation(s):
// \register_file|r_data2[7]~28_combout  = ( \register_file|regs_rtl_1_bypass [18] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a7  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [18] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a7  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [8] $ (!\register_file|regs_rtl_1_bypass [7])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [18] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a7  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [8] $ (\register_file|regs_rtl_1_bypass [7])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [8]),
	.datab(!\register_file|regs_rtl_1_bypass [7]),
	.datac(!\instruction_memory|out [11]),
	.datad(!\register_file|regs~0_combout ),
	.datae(!\register_file|regs_rtl_1_bypass [18]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[7]~28 .extended_lut = "off";
defparam \register_file|r_data2[7]~28 .lut_mask = 64'h000000090F060F0F;
defparam \register_file|r_data2[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N42
cyclonev_lcell_comb \register_file|r_data2[13]~41 (
// Equation(s):
// \register_file|r_data2[13]~41_combout  = ( \register_file|regs_rtl_1_bypass [24] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a13  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [24] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a13  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [24] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a13  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\instruction_memory|out [11]),
	.datab(!\register_file|regs_rtl_1_bypass [7]),
	.datac(!\register_file|regs~0_combout ),
	.datad(!\register_file|regs_rtl_1_bypass [8]),
	.datae(!\register_file|regs_rtl_1_bypass [24]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[13]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[13]~41 .extended_lut = "off";
defparam \register_file|r_data2[13]~41 .lut_mask = 64'h0000040151545555;
defparam \register_file|r_data2[13]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y16_N45
cyclonev_lcell_comb \register_file|r_data2[14]~40 (
// Equation(s):
// \register_file|r_data2[14]~40_combout  = ( \register_file|regs_rtl_1_bypass [25] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a14  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [25] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a14  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [8] $ (!\register_file|regs_rtl_1_bypass [7])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [25] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a14  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [8] $ (\register_file|regs_rtl_1_bypass [7])))) ) ) )

	.dataa(!\instruction_memory|out [11]),
	.datab(!\register_file|regs_rtl_1_bypass [8]),
	.datac(!\register_file|regs~0_combout ),
	.datad(!\register_file|regs_rtl_1_bypass [7]),
	.datae(!\register_file|regs_rtl_1_bypass [25]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[14]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[14]~40 .extended_lut = "off";
defparam \register_file|r_data2[14]~40 .lut_mask = 64'h0000040151545555;
defparam \register_file|r_data2[14]~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y17_N0
cyclonev_ram_block \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\data_mem|data_seg|mem3~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\data_mem|data_seg|mem3~3_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\register_file|r_data2[14]~40_combout ,\register_file|r_data2[13]~41_combout ,\register_file|r_data2[11]~31_combout ,\register_file|r_data2[10]~32_combout ,\register_file|r_data2[9]~29_combout ,\register_file|r_data2[8]~30_combout ,
\register_file|r_data2[7]~28_combout ,\register_file|r_data2[6]~27_combout ,\register_file|r_data2[5]~26_combout ,\register_file|r_data2[4]~24_combout }),
	.portaaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .init_file = "db/coe181.ram0_async_memory_9d7ce1cf.hdl.mif";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "data_memory:data_mem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_obo1:auto_generated|ALTSYNCRAM";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 10;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 10;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA76";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "9DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769D";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "A769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA7";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "69DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769";
defparam \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA";
// synopsys translate_on

// Location: M10K_X3_Y11_N0
cyclonev_ram_block \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\data_mem|stack_seg|mem3~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(!\clk~inputCLKENA0_outclk ),
	.ena0(\data_mem|stack_seg|mem3~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\register_file|r_data2[14]~40_combout ,\register_file|r_data2[13]~41_combout ,\register_file|r_data2[11]~31_combout ,\register_file|r_data2[10]~32_combout ,\register_file|r_data2[9]~29_combout ,\register_file|r_data2[8]~30_combout ,
\register_file|r_data2[7]~28_combout ,\register_file|r_data2[6]~27_combout ,\register_file|r_data2[5]~26_combout ,\register_file|r_data2[4]~24_combout }),
	.portaaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(10'b0000000000),
	.portbaddr({\alu_unit|O_out[11]~54_combout ,\alu_unit|O_out[10]~56_combout ,\alu_unit|O_out[9]~50_combout ,\alu_unit|O_out[8]~52_combout ,\alu_unit|O_out[7]~57_combout ,\alu_unit|O_out[6]~61_combout ,\alu_unit|O_out[5]~65_combout ,\alu_unit|O_out[4]~48_combout ,
\alu_unit|O_out[3]~23_combout ,\alu_unit|O_out[2]~21_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .init_file = "db/coe181.ram0_async_memory_ea4acf6d.hdl.mif";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "data_memory:data_mem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_0do1:auto_generated|ALTSYNCRAM";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 10;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 10;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA76";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "9DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769D";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "A769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA7";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "69DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769";
defparam \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA769DA";
// synopsys translate_on

// Location: LABCELL_X2_Y14_N6
cyclonev_lcell_comb \write_data_mux|y[14]~47 (
// Equation(s):
// \write_data_mux|y[14]~47_combout  = ( \data_mem|Equal0~11_combout  & ( \data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & (\write_data_mux|y[14]~46_combout )) # (\CU|Decoder0~0_combout  & 
// (((\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ) # (\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 )))) ) ) ) # ( !\data_mem|Equal0~11_combout  & ( \data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & 
// (\write_data_mux|y[14]~46_combout )) # (\CU|Decoder0~0_combout  & ((\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) # ( \data_mem|Equal0~11_combout  & ( !\data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & 
// (\write_data_mux|y[14]~46_combout )) # (\CU|Decoder0~0_combout  & ((\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ))) ) ) ) # ( !\data_mem|Equal0~11_combout  & ( !\data_mem|Equal1~0_combout  & ( (\write_data_mux|y[14]~46_combout  & 
// !\CU|Decoder0~0_combout ) ) ) )

	.dataa(!\write_data_mux|y[14]~46_combout ),
	.datab(!\CU|Decoder0~0_combout ),
	.datac(!\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\data_mem|Equal0~11_combout ),
	.dataf(!\data_mem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[14]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[14]~47 .extended_lut = "off";
defparam \write_data_mux|y[14]~47 .lut_mask = 64'h4444474744774777;
defparam \write_data_mux|y[14]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N9
cyclonev_lcell_comb \register_file|r_data1[13]~38 (
// Equation(s):
// \register_file|r_data1[13]~38_combout  = ( \register_file|regs_rtl_0_bypass [24] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a13  & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0_bypass [24] & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a13  & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [9] $ (!\register_file|regs_rtl_0_bypass [10])))) ) ) ) # ( 
// \register_file|regs_rtl_0_bypass [24] & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a13  & ( (\register_file|regs~2_combout  & (\instruction_memory|out [15] & (!\register_file|regs_rtl_0_bypass [9] $ (\register_file|regs_rtl_0_bypass [10])))) ) 
// ) )

	.dataa(!\register_file|regs_rtl_0_bypass [9]),
	.datab(!\register_file|regs_rtl_0_bypass [10]),
	.datac(!\register_file|regs~2_combout ),
	.datad(!\instruction_memory|out [15]),
	.datae(!\register_file|regs_rtl_0_bypass [24]),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[13]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[13]~38 .extended_lut = "off";
defparam \register_file|r_data1[13]~38 .lut_mask = 64'h0000000900F600FF;
defparam \register_file|r_data1[13]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N12
cyclonev_lcell_comb \write_data_mux|y[13]~55 (
// Equation(s):
// \write_data_mux|y[13]~55_combout  = ( !\write_data_mux|y[12]~44_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (((\alu_unit|_~121_sumout )))) # (\alu_unit|O_out[26]~0_combout  & ((((\register_file|r_data1[13]~38_combout ))))) ) ) # ( 
// \write_data_mux|y[12]~44_combout  & ( (!\alu_unit|O_out[26]~0_combout  & ((!\CU|ALUOp[0]~1_combout  & ((!\CU|ALUOp[1]~0_combout  & (\register_file|r_data1[13]~38_combout  & \alu_b_mux|y[13]~21_combout )) # (\CU|ALUOp[1]~0_combout  & 
// (!\register_file|r_data1[13]~38_combout  $ (!\alu_b_mux|y[13]~21_combout ))))) # (\CU|ALUOp[0]~1_combout  & (!\CU|ALUOp[1]~0_combout  $ (((!\register_file|r_data1[13]~38_combout  & !\alu_b_mux|y[13]~21_combout ))))))) ) )

	.dataa(!\alu_unit|O_out[26]~0_combout ),
	.datab(!\CU|ALUOp[0]~1_combout ),
	.datac(!\CU|ALUOp[1]~0_combout ),
	.datad(!\register_file|r_data1[13]~38_combout ),
	.datae(!\write_data_mux|y[12]~44_combout ),
	.dataf(!\alu_b_mux|y[13]~21_combout ),
	.datag(!\alu_unit|_~121_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[13]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[13]~55 .extended_lut = "on";
defparam \write_data_mux|y[13]~55 .lut_mask = 64'h0A5F02280A5F28A0;
defparam \write_data_mux|y[13]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N27
cyclonev_lcell_comb \write_data_mux|y[13]~48 (
// Equation(s):
// \write_data_mux|y[13]~48_combout  = ( \data_mem|Equal1~0_combout  & ( \data_mem|Equal0~11_combout  & ( (!\CU|Decoder0~0_combout  & (\write_data_mux|y[13]~55_combout )) # (\CU|Decoder0~0_combout  & 
// (((\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ) # (\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 )))) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( \data_mem|Equal0~11_combout  & ( (!\CU|Decoder0~0_combout  & 
// (\write_data_mux|y[13]~55_combout )) # (\CU|Decoder0~0_combout  & ((\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ))) ) ) ) # ( \data_mem|Equal1~0_combout  & ( !\data_mem|Equal0~11_combout  & ( (!\CU|Decoder0~0_combout  & 
// (\write_data_mux|y[13]~55_combout )) # (\CU|Decoder0~0_combout  & ((\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ))) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( !\data_mem|Equal0~11_combout  & ( (\write_data_mux|y[13]~55_combout  & 
// !\CU|Decoder0~0_combout ) ) ) )

	.dataa(!\write_data_mux|y[13]~55_combout ),
	.datab(!\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\CU|Decoder0~0_combout ),
	.datad(!\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ),
	.datae(!\data_mem|Equal1~0_combout ),
	.dataf(!\data_mem|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[13]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[13]~48 .extended_lut = "off";
defparam \write_data_mux|y[13]~48 .lut_mask = 64'h5050505F5353535F;
defparam \write_data_mux|y[13]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N57
cyclonev_lcell_comb \register_file|r_data2[12]~35 (
// Equation(s):
// \register_file|r_data2[12]~35_combout  = ( \register_file|regs_rtl_1_bypass [23] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a12  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [23] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a12  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [23] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a12  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\instruction_memory|out [11]),
	.datab(!\register_file|regs_rtl_1_bypass [7]),
	.datac(!\register_file|regs_rtl_1_bypass [8]),
	.datad(!\register_file|regs~0_combout ),
	.datae(!\register_file|regs_rtl_1_bypass [23]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[12]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[12]~35 .extended_lut = "off";
defparam \register_file|r_data2[12]~35 .lut_mask = 64'h0000004155145555;
defparam \register_file|r_data2[12]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N12
cyclonev_lcell_comb \write_data_mux|y[12]~49 (
// Equation(s):
// \write_data_mux|y[12]~49_combout  = ( \instruction_memory|out [25] & ( \register_file|r_data1[12]~39_combout  & ( (!\register_file|r_data2[12]~35_combout  & (!\instruction_memory|out [24] & \CU|WideOr2~0_combout )) ) ) ) # ( !\instruction_memory|out [25] 
// & ( \register_file|r_data1[12]~39_combout  & ( (\CU|WideOr2~0_combout  & ((\instruction_memory|out [24]) # (\register_file|r_data2[12]~35_combout ))) ) ) ) # ( \instruction_memory|out [25] & ( !\register_file|r_data1[12]~39_combout  & ( 
// (\CU|WideOr2~0_combout  & (!\register_file|r_data2[12]~35_combout  $ (!\instruction_memory|out [24]))) ) ) ) # ( !\instruction_memory|out [25] & ( !\register_file|r_data1[12]~39_combout  & ( (\register_file|r_data2[12]~35_combout  & 
// (\instruction_memory|out [24] & \CU|WideOr2~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\register_file|r_data2[12]~35_combout ),
	.datac(!\instruction_memory|out [24]),
	.datad(!\CU|WideOr2~0_combout ),
	.datae(!\instruction_memory|out [25]),
	.dataf(!\register_file|r_data1[12]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[12]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[12]~49 .extended_lut = "off";
defparam \write_data_mux|y[12]~49 .lut_mask = 64'h0003003C003F00C0;
defparam \write_data_mux|y[12]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N18
cyclonev_lcell_comb \write_data_mux|y[12]~50 (
// Equation(s):
// \write_data_mux|y[12]~50_combout  = ( \write_data_mux|y[12]~44_combout  & ( (\write_data_mux|y[12]~49_combout  & !\alu_unit|O_out[26]~0_combout ) ) ) # ( !\write_data_mux|y[12]~44_combout  & ( (!\alu_unit|O_out[26]~0_combout  & ((\alu_unit|_~125_sumout 
// ))) # (\alu_unit|O_out[26]~0_combout  & (\register_file|r_data1[12]~39_combout )) ) )

	.dataa(!\register_file|r_data1[12]~39_combout ),
	.datab(!\write_data_mux|y[12]~49_combout ),
	.datac(!\alu_unit|O_out[26]~0_combout ),
	.datad(!\alu_unit|_~125_sumout ),
	.datae(gnd),
	.dataf(!\write_data_mux|y[12]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[12]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[12]~50 .extended_lut = "off";
defparam \write_data_mux|y[12]~50 .lut_mask = 64'h05F505F530303030;
defparam \write_data_mux|y[12]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N36
cyclonev_lcell_comb \write_data_mux|y[12]~51 (
// Equation(s):
// \write_data_mux|y[12]~51_combout  = ( \data_mem|Equal1~0_combout  & ( \data_mem|Equal0~11_combout  & ( (!\CU|Decoder0~0_combout  & (((\write_data_mux|y[12]~50_combout )))) # (\CU|Decoder0~0_combout  & 
// (((\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4~portbdataout ))) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( \data_mem|Equal0~11_combout  & ( 
// (!\CU|Decoder0~0_combout  & ((\write_data_mux|y[12]~50_combout ))) # (\CU|Decoder0~0_combout  & (\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4~portbdataout )) ) ) ) # ( \data_mem|Equal1~0_combout  & ( !\data_mem|Equal0~11_combout  & ( 
// (!\CU|Decoder0~0_combout  & ((\write_data_mux|y[12]~50_combout ))) # (\CU|Decoder0~0_combout  & (\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4~portbdataout )) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( !\data_mem|Equal0~11_combout  & ( 
// (!\CU|Decoder0~0_combout  & \write_data_mux|y[12]~50_combout ) ) ) )

	.dataa(!\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(!\CU|Decoder0~0_combout ),
	.datac(!\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\write_data_mux|y[12]~50_combout ),
	.datae(!\data_mem|Equal1~0_combout ),
	.dataf(!\data_mem|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[12]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[12]~51 .extended_lut = "off";
defparam \write_data_mux|y[12]~51 .lut_mask = 64'h00CC11DD03CF13DF;
defparam \write_data_mux|y[12]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N9
cyclonev_lcell_comb \register_file|r_data1[8]~34 (
// Equation(s):
// \register_file|r_data1[8]~34_combout  = ( \register_file|regs_rtl_0_bypass [19] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a8  & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0_bypass [19] & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a8  & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])))) ) ) ) # ( \register_file|regs_rtl_0_bypass 
// [19] & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a8  & ( (\register_file|regs~2_combout  & (\instruction_memory|out [15] & (!\register_file|regs_rtl_0_bypass [10] $ (\register_file|regs_rtl_0_bypass [9])))) ) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs~2_combout ),
	.datac(!\instruction_memory|out [15]),
	.datad(!\register_file|regs_rtl_0_bypass [9]),
	.datae(!\register_file|regs_rtl_0_bypass [19]),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[8]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[8]~34 .extended_lut = "off";
defparam \register_file|r_data1[8]~34 .lut_mask = 64'h000002010D0E0F0F;
defparam \register_file|r_data1[8]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N21
cyclonev_lcell_comb \alu_unit|O_out[8]~51 (
// Equation(s):
// \alu_unit|O_out[8]~51_combout  = ( \register_file|r_data2[8]~30_combout  & ( (\CU|WideOr2~0_combout  & (!\instruction_memory|out [25] $ (((!\instruction_memory|out [24] & !\register_file|r_data1[8]~34_combout ))))) ) ) # ( 
// !\register_file|r_data2[8]~30_combout  & ( (\CU|WideOr2~0_combout  & ((!\instruction_memory|out [24] & (\instruction_memory|out [25] & \register_file|r_data1[8]~34_combout )) # (\instruction_memory|out [24] & (!\instruction_memory|out [25] $ 
// (!\register_file|r_data1[8]~34_combout ))))) ) )

	.dataa(!\CU|WideOr2~0_combout ),
	.datab(!\instruction_memory|out [24]),
	.datac(!\instruction_memory|out [25]),
	.datad(!\register_file|r_data1[8]~34_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data2[8]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[8]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[8]~51 .extended_lut = "off";
defparam \alu_unit|O_out[8]~51 .lut_mask = 64'h0114011414501450;
defparam \alu_unit|O_out[8]~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N3
cyclonev_lcell_comb \alu_unit|O_out[8]~52 (
// Equation(s):
// \alu_unit|O_out[8]~52_combout  = ( \alu_unit|O_out[8]~51_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (((\alu_unit|_~105_sumout )) # (\alu_unit|O_out[26]~1_combout ))) # (\alu_unit|O_out[26]~0_combout  & (!\alu_unit|O_out[26]~1_combout  & 
// (\register_file|r_data1[8]~34_combout ))) ) ) # ( !\alu_unit|O_out[8]~51_combout  & ( (!\alu_unit|O_out[26]~1_combout  & ((!\alu_unit|O_out[26]~0_combout  & ((\alu_unit|_~105_sumout ))) # (\alu_unit|O_out[26]~0_combout  & 
// (\register_file|r_data1[8]~34_combout )))) ) )

	.dataa(!\alu_unit|O_out[26]~0_combout ),
	.datab(!\alu_unit|O_out[26]~1_combout ),
	.datac(!\register_file|r_data1[8]~34_combout ),
	.datad(!\alu_unit|_~105_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|O_out[8]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[8]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[8]~52 .extended_lut = "off";
defparam \alu_unit|O_out[8]~52 .lut_mask = 64'h048C048C26AE26AE;
defparam \alu_unit|O_out[8]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N51
cyclonev_lcell_comb \alu_unit|O_out[24]~31 (
// Equation(s):
// \alu_unit|O_out[24]~31_combout  = (!\alu_unit|O_out[24]~5_combout  & ((!\alu_unit|O_out[26]~2_combout ) # (!\alu_unit|_~9_sumout )))

	.dataa(!\alu_unit|O_out[26]~2_combout ),
	.datab(!\alu_unit|O_out[24]~5_combout ),
	.datac(gnd),
	.datad(!\alu_unit|_~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[24]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[24]~31 .extended_lut = "off";
defparam \alu_unit|O_out[24]~31 .lut_mask = 64'hCC88CC88CC88CC88;
defparam \alu_unit|O_out[24]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N33
cyclonev_lcell_comb \write_data_mux|y[24]~8 (
// Equation(s):
// \write_data_mux|y[24]~8_combout  = ( \CU|Decoder0~0_combout  & ( \data_mem|Equal1~0_combout  & ( ((\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0  & \write_data_mux|y[0]~6_combout )) # (\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 
// ) ) ) ) # ( !\CU|Decoder0~0_combout  & ( \data_mem|Equal1~0_combout  & ( (!\alu_unit|O_out[24]~31_combout ) # ((\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0  & \write_data_mux|y[0]~6_combout )) ) ) ) # ( \CU|Decoder0~0_combout  & ( 
// !\data_mem|Equal1~0_combout  & ( (\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0  & \write_data_mux|y[0]~6_combout ) ) ) ) # ( !\CU|Decoder0~0_combout  & ( !\data_mem|Equal1~0_combout  & ( (!\alu_unit|O_out[24]~31_combout ) # 
// ((\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0  & \write_data_mux|y[0]~6_combout )) ) ) )

	.dataa(!\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 ),
	.datab(!\alu_unit|O_out[24]~31_combout ),
	.datac(!\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 ),
	.datad(!\write_data_mux|y[0]~6_combout ),
	.datae(!\CU|Decoder0~0_combout ),
	.dataf(!\data_mem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[24]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[24]~8 .extended_lut = "off";
defparam \write_data_mux|y[24]~8 .lut_mask = 64'hCCDD0055CCDD0F5F;
defparam \write_data_mux|y[24]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y17_N26
dffeas \register_file|regs_rtl_1_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[24]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N24
cyclonev_lcell_comb \register_file|r_data2[24]~4 (
// Equation(s):
// \register_file|r_data2[24]~4_combout  = ( \register_file|regs_rtl_1_bypass [35] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a24  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [35] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a24  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [35] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a24  & ( (\register_file|regs~0_combout  & (\instruction_memory|out [11] & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs~0_combout ),
	.datac(!\instruction_memory|out [11]),
	.datad(!\register_file|regs_rtl_1_bypass [8]),
	.datae(!\register_file|regs_rtl_1_bypass [35]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[24]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[24]~4 .extended_lut = "off";
defparam \register_file|r_data2[24]~4 .lut_mask = 64'h000002010D0E0F0F;
defparam \register_file|r_data2[24]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N12
cyclonev_lcell_comb \alu_b_mux|y[24]~1 (
// Equation(s):
// \alu_b_mux|y[24]~1_combout  = ( \instruction_memory|out [21] & ( \register_file|r_data2[24]~4_combout  ) ) # ( !\instruction_memory|out [21] & ( \register_file|r_data2[24]~4_combout  & ( (!\instruction_memory|out [2] & !\instruction_memory|out [5]) ) ) ) 
// # ( \instruction_memory|out [21] & ( !\register_file|r_data2[24]~4_combout  & ( (\instruction_memory|out [5]) # (\instruction_memory|out [2]) ) ) )

	.dataa(gnd),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [5]),
	.datad(gnd),
	.datae(!\instruction_memory|out [21]),
	.dataf(!\register_file|r_data2[24]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[24]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[24]~1 .extended_lut = "off";
defparam \alu_b_mux|y[24]~1 .lut_mask = 64'h00003F3FC0C0FFFF;
defparam \alu_b_mux|y[24]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N21
cyclonev_lcell_comb \register_file|r_data1[24]~3 (
// Equation(s):
// \register_file|r_data1[24]~3_combout  = ( \register_file|r_data1[24]~2_combout  & ( \instruction_memory|out [15] ) )

	.dataa(gnd),
	.datab(!\instruction_memory|out [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data1[24]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[24]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[24]~3 .extended_lut = "off";
defparam \register_file|r_data1[24]~3 .lut_mask = 64'h0000000033333333;
defparam \register_file|r_data1[24]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N24
cyclonev_lcell_comb \alu_unit|O_out[24]~5 (
// Equation(s):
// \alu_unit|O_out[24]~5_combout  = ( \alu_b_mux|y[24]~1_combout  & ( \register_file|r_data1[24]~3_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// !\CU|ALUOp[1]~0_combout )) ) ) ) # ( !\alu_b_mux|y[24]~1_combout  & ( \register_file|r_data1[24]~3_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// (!\CU|ALUOp[0]~1_combout  $ (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( \alu_b_mux|y[24]~1_combout  & ( !\register_file|r_data1[24]~3_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[0]~1_combout  $ 
// (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( !\alu_b_mux|y[24]~1_combout  & ( !\register_file|r_data1[24]~3_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (\CU|ALUOp[0]~1_combout  & \CU|ALUOp[1]~0_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[26]~1_combout ),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\CU|ALUOp[0]~1_combout ),
	.datad(!\CU|ALUOp[1]~0_combout ),
	.datae(!\alu_b_mux|y[24]~1_combout ),
	.dataf(!\register_file|r_data1[24]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[24]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[24]~5 .extended_lut = "off";
defparam \alu_unit|O_out[24]~5 .lut_mask = 64'h0004044026626622;
defparam \alu_unit|O_out[24]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N48
cyclonev_lcell_comb \data_mem|Equal0~8 (
// Equation(s):
// \data_mem|Equal0~8_combout  = ( \alu_unit|_~13_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & (!\alu_unit|O_out[24]~5_combout  & !\alu_unit|O_out[25]~6_combout )) ) ) # ( !\alu_unit|_~13_sumout  & ( (!\alu_unit|O_out[24]~5_combout  & 
// (!\alu_unit|O_out[25]~6_combout  & ((!\alu_unit|O_out[26]~2_combout ) # (!\alu_unit|_~9_sumout )))) ) )

	.dataa(!\alu_unit|O_out[26]~2_combout ),
	.datab(!\alu_unit|O_out[24]~5_combout ),
	.datac(!\alu_unit|O_out[25]~6_combout ),
	.datad(!\alu_unit|_~9_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal0~8 .extended_lut = "off";
defparam \data_mem|Equal0~8 .lut_mask = 64'hC080C08080808080;
defparam \data_mem|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N54
cyclonev_lcell_comb \data_mem|data_seg|mem3~0 (
// Equation(s):
// \data_mem|data_seg|mem3~0_combout  = ( \instruction_memory|out [2] & ( (!\reset~input_o  & \instruction_memory|out [5]) ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\instruction_memory|out [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instruction_memory|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|data_seg|mem3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|data_seg|mem3~0 .extended_lut = "off";
defparam \data_mem|data_seg|mem3~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \data_mem|data_seg|mem3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N54
cyclonev_lcell_comb \data_mem|data_seg|mem3~1 (
// Equation(s):
// \data_mem|data_seg|mem3~1_combout  = ( \register_file|r_data1[1]~26_combout  & ( \alu_unit|_~81_sumout  & ( (\alu_unit|O_out[26]~1_combout  & (\data_mem|data_seg|mem3~0_combout  & ((!\alu_unit|O_out[1]~45_combout ) # (\alu_unit|O_out[26]~0_combout )))) ) 
// ) ) # ( !\register_file|r_data1[1]~26_combout  & ( \alu_unit|_~81_sumout  & ( (\data_mem|data_seg|mem3~0_combout  & (((\alu_unit|O_out[26]~1_combout  & !\alu_unit|O_out[1]~45_combout )) # (\alu_unit|O_out[26]~0_combout ))) ) ) ) # ( 
// \register_file|r_data1[1]~26_combout  & ( !\alu_unit|_~81_sumout  & ( (\data_mem|data_seg|mem3~0_combout  & ((!\alu_unit|O_out[26]~0_combout  & ((!\alu_unit|O_out[26]~1_combout ) # (!\alu_unit|O_out[1]~45_combout ))) # (\alu_unit|O_out[26]~0_combout  & 
// (\alu_unit|O_out[26]~1_combout )))) ) ) ) # ( !\register_file|r_data1[1]~26_combout  & ( !\alu_unit|_~81_sumout  & ( (\data_mem|data_seg|mem3~0_combout  & (((!\alu_unit|O_out[26]~1_combout ) # (!\alu_unit|O_out[1]~45_combout )) # 
// (\alu_unit|O_out[26]~0_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[26]~0_combout ),
	.datab(!\alu_unit|O_out[26]~1_combout ),
	.datac(!\alu_unit|O_out[1]~45_combout ),
	.datad(!\data_mem|data_seg|mem3~0_combout ),
	.datae(!\register_file|r_data1[1]~26_combout ),
	.dataf(!\alu_unit|_~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|data_seg|mem3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|data_seg|mem3~1 .extended_lut = "off";
defparam \data_mem|data_seg|mem3~1 .lut_mask = 64'h00FD00B900750031;
defparam \data_mem|data_seg|mem3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N3
cyclonev_lcell_comb \alu_unit|O_out~26 (
// Equation(s):
// \alu_unit|O_out~26_combout  = ( \register_file|r_data1[0]~27_combout  & ( (\alu_unit|Equal3~0_combout  & (!\CU|ALUOp[1]~0_combout  $ (((!\CU|ALUOp[0]~1_combout  & !\alu_b_mux|y[0]~18_combout ))))) ) ) # ( !\register_file|r_data1[0]~27_combout  & ( 
// (\alu_unit|Equal3~0_combout  & ((!\CU|ALUOp[1]~0_combout  & (\CU|ALUOp[0]~1_combout  & \alu_b_mux|y[0]~18_combout )) # (\CU|ALUOp[1]~0_combout  & (!\CU|ALUOp[0]~1_combout  $ (!\alu_b_mux|y[0]~18_combout ))))) ) )

	.dataa(!\CU|ALUOp[1]~0_combout ),
	.datab(!\alu_unit|Equal3~0_combout ),
	.datac(!\CU|ALUOp[0]~1_combout ),
	.datad(!\alu_b_mux|y[0]~18_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data1[0]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out~26 .extended_lut = "off";
defparam \alu_unit|O_out~26 .lut_mask = 64'h0112011212221222;
defparam \alu_unit|O_out~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N36
cyclonev_lcell_comb \register_file|r_data1[29]~19 (
// Equation(s):
// \register_file|r_data1[29]~19_combout  = ( \register_file|regs~3_combout  & ( (\register_file|regs_rtl_0_bypass [40] & \instruction_memory|out [15]) ) ) # ( !\register_file|regs~3_combout  & ( (\instruction_memory|out [15] & 
// \register_file|regs_rtl_0|auto_generated|ram_block1a29 ) ) )

	.dataa(gnd),
	.datab(!\register_file|regs_rtl_0_bypass [40]),
	.datac(!\instruction_memory|out [15]),
	.datad(!\register_file|regs_rtl_0|auto_generated|ram_block1a29 ),
	.datae(gnd),
	.dataf(!\register_file|regs~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[29]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[29]~19 .extended_lut = "off";
defparam \register_file|r_data1[29]~19 .lut_mask = 64'h000F000F03030303;
defparam \register_file|r_data1[29]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N9
cyclonev_lcell_comb \alu_unit|O_out~27 (
// Equation(s):
// \alu_unit|O_out~27_combout  = ( !\register_file|r_data1[29]~19_combout  & ( \alu_b_mux|y[29]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_b_mux|y[29]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data1[29]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out~27 .extended_lut = "off";
defparam \alu_unit|O_out~27 .lut_mask = 64'h0F0F0F0F00000000;
defparam \alu_unit|O_out~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N0
cyclonev_lcell_comb \alu_unit|O_out~24 (
// Equation(s):
// \alu_unit|O_out~24_combout  = ( \alu_b_mux|y[31]~0_combout  & ( (!\alu_unit|Equal3~0_combout  & (\register_file|r_data1[31]~1_combout  & \alu_unit|Equal4~0_combout )) ) ) # ( !\alu_b_mux|y[31]~0_combout  & ( (!\alu_unit|Equal3~0_combout  & 
// (!\register_file|r_data1[31]~1_combout  & \alu_unit|Equal4~0_combout )) ) )

	.dataa(gnd),
	.datab(!\alu_unit|Equal3~0_combout ),
	.datac(!\register_file|r_data1[31]~1_combout ),
	.datad(!\alu_unit|Equal4~0_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|y[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out~24 .extended_lut = "off";
defparam \alu_unit|O_out~24 .lut_mask = 64'h00C000C0000C000C;
defparam \alu_unit|O_out~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N36
cyclonev_lcell_comb \alu_unit|O_out~28 (
// Equation(s):
// \alu_unit|O_out~28_combout  = ( \alu_unit|Equal4~0_combout  & ( \register_file|r_data1[31]~1_combout  & ( (!\CU|ALUOp[0]~1_combout  & (!\alu_b_mux|y[31]~0_combout  & !\alu_unit|Equal3~0_combout )) ) ) ) # ( !\alu_unit|Equal4~0_combout  & ( 
// \register_file|r_data1[31]~1_combout  & ( (\register_file|r_data1[0]~27_combout  & !\alu_unit|Equal3~0_combout ) ) ) ) # ( \alu_unit|Equal4~0_combout  & ( !\register_file|r_data1[31]~1_combout  & ( (\CU|ALUOp[0]~1_combout  & (\alu_b_mux|y[31]~0_combout  & 
// !\alu_unit|Equal3~0_combout )) ) ) ) # ( !\alu_unit|Equal4~0_combout  & ( !\register_file|r_data1[31]~1_combout  & ( (\register_file|r_data1[0]~27_combout  & !\alu_unit|Equal3~0_combout ) ) ) )

	.dataa(!\register_file|r_data1[0]~27_combout ),
	.datab(!\CU|ALUOp[0]~1_combout ),
	.datac(!\alu_b_mux|y[31]~0_combout ),
	.datad(!\alu_unit|Equal3~0_combout ),
	.datae(!\alu_unit|Equal4~0_combout ),
	.dataf(!\register_file|r_data1[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out~28 .extended_lut = "off";
defparam \alu_unit|O_out~28 .lut_mask = 64'h550003005500C000;
defparam \alu_unit|O_out~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N42
cyclonev_lcell_comb \alu_unit|O_out~29 (
// Equation(s):
// \alu_unit|O_out~29_combout  = ( !\alu_unit|O_out~28_combout  & ( \alu_b_mux|y[30]~5_combout  & ( (!\alu_unit|O_out~26_combout  & ((!\alu_unit|O_out~24_combout ) # ((!\alu_unit|O_out~27_combout  & \register_file|r_data1[30]~9_combout )))) ) ) ) # ( 
// !\alu_unit|O_out~28_combout  & ( !\alu_b_mux|y[30]~5_combout  & ( (!\alu_unit|O_out~26_combout  & ((!\alu_unit|O_out~27_combout ) # ((!\alu_unit|O_out~24_combout ) # (\register_file|r_data1[30]~9_combout )))) ) ) )

	.dataa(!\alu_unit|O_out~26_combout ),
	.datab(!\alu_unit|O_out~27_combout ),
	.datac(!\alu_unit|O_out~24_combout ),
	.datad(!\register_file|r_data1[30]~9_combout ),
	.datae(!\alu_unit|O_out~28_combout ),
	.dataf(!\alu_b_mux|y[30]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out~29 .extended_lut = "off";
defparam \alu_unit|O_out~29 .lut_mask = 64'hA8AA0000A0A80000;
defparam \alu_unit|O_out~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N12
cyclonev_lcell_comb \alu_unit|O_out~25 (
// Equation(s):
// \alu_unit|O_out~25_combout  = ( \register_file|r_data1[29]~19_combout  & ( (\alu_b_mux|y[29]~12_combout  & (\alu_unit|O_out~24_combout  & (!\register_file|r_data1[30]~9_combout  $ (\alu_b_mux|y[30]~5_combout )))) ) ) # ( 
// !\register_file|r_data1[29]~19_combout  & ( (!\alu_b_mux|y[29]~12_combout  & (\alu_unit|O_out~24_combout  & (!\register_file|r_data1[30]~9_combout  $ (\alu_b_mux|y[30]~5_combout )))) ) )

	.dataa(!\register_file|r_data1[30]~9_combout ),
	.datab(!\alu_b_mux|y[29]~12_combout ),
	.datac(!\alu_b_mux|y[30]~5_combout ),
	.datad(!\alu_unit|O_out~24_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data1[29]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out~25 .extended_lut = "off";
defparam \alu_unit|O_out~25 .lut_mask = 64'h0084008400210021;
defparam \alu_unit|O_out~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N51
cyclonev_lcell_comb \alu_unit|LessThan1~20 (
// Equation(s):
// \alu_unit|LessThan1~20_combout  = ( \register_file|r_data1[16]~17_combout  & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & ((!\register_file|r_data2[16]~13_combout ))) # (\instruction_memory|out [5] & (!\instruction_memory|out 
// [21])))) # (\instruction_memory|out [2] & (!\instruction_memory|out [21])) ) ) # ( !\register_file|r_data1[16]~17_combout  & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & ((\register_file|r_data2[16]~13_combout ))) # 
// (\instruction_memory|out [5] & (\instruction_memory|out [21])))) # (\instruction_memory|out [2] & (\instruction_memory|out [21])) ) )

	.dataa(!\instruction_memory|out [21]),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [5]),
	.datad(!\register_file|r_data2[16]~13_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data1[16]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~20 .extended_lut = "off";
defparam \alu_unit|LessThan1~20 .lut_mask = 64'h15D515D5EA2AEA2A;
defparam \alu_unit|LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N30
cyclonev_lcell_comb \alu_unit|LessThan1~24 (
// Equation(s):
// \alu_unit|LessThan1~24_combout  = ( \register_file|r_data1[21]~11_combout  & ( \register_file|r_data2[21]~10_combout  & ( !\instruction_memory|out [15] $ (((!\instruction_memory|out [21] & ((\instruction_memory|out [2]) # (\instruction_memory|out [5]))))) 
// ) ) ) # ( !\register_file|r_data1[21]~11_combout  & ( \register_file|r_data2[21]~10_combout  & ( ((!\instruction_memory|out [5] & !\instruction_memory|out [2])) # (\instruction_memory|out [21]) ) ) ) # ( \register_file|r_data1[21]~11_combout  & ( 
// !\register_file|r_data2[21]~10_combout  & ( !\instruction_memory|out [15] $ (((!\instruction_memory|out [21]) # ((!\instruction_memory|out [5] & !\instruction_memory|out [2])))) ) ) ) # ( !\register_file|r_data1[21]~11_combout  & ( 
// !\register_file|r_data2[21]~10_combout  & ( (\instruction_memory|out [21] & ((\instruction_memory|out [2]) # (\instruction_memory|out [5]))) ) ) )

	.dataa(!\instruction_memory|out [21]),
	.datab(!\instruction_memory|out [15]),
	.datac(!\instruction_memory|out [5]),
	.datad(!\instruction_memory|out [2]),
	.datae(!\register_file|r_data1[21]~11_combout ),
	.dataf(!\register_file|r_data2[21]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~24 .extended_lut = "off";
defparam \alu_unit|LessThan1~24 .lut_mask = 64'h05553666F555C666;
defparam \alu_unit|LessThan1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N36
cyclonev_lcell_comb \alu_unit|LessThan1~22 (
// Equation(s):
// \alu_unit|LessThan1~22_combout  = ( \register_file|r_data1[19]~23_combout  & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & (!\register_file|r_data2[19]~18_combout )) # (\instruction_memory|out [5] & ((!\instruction_memory|out 
// [21]))))) # (\instruction_memory|out [2] & (((!\instruction_memory|out [21])))) ) ) # ( !\register_file|r_data1[19]~23_combout  & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & (\register_file|r_data2[19]~18_combout )) # 
// (\instruction_memory|out [5] & ((\instruction_memory|out [21]))))) # (\instruction_memory|out [2] & (((\instruction_memory|out [21])))) ) )

	.dataa(!\register_file|r_data2[19]~18_combout ),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [21]),
	.datad(!\instruction_memory|out [5]),
	.datae(gnd),
	.dataf(!\register_file|r_data1[19]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~22 .extended_lut = "off";
defparam \alu_unit|LessThan1~22 .lut_mask = 64'h470F470FB8F0B8F0;
defparam \alu_unit|LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N57
cyclonev_lcell_comb \alu_unit|LessThan1~23 (
// Equation(s):
// \alu_unit|LessThan1~23_combout  = ( \register_file|r_data2[20]~9_combout  & ( !\register_file|r_data1[20]~10_combout  $ (((!\instruction_memory|out [21] & ((\instruction_memory|out [5]) # (\instruction_memory|out [2]))))) ) ) # ( 
// !\register_file|r_data2[20]~9_combout  & ( !\register_file|r_data1[20]~10_combout  $ (((!\instruction_memory|out [21]) # ((!\instruction_memory|out [2] & !\instruction_memory|out [5])))) ) )

	.dataa(!\instruction_memory|out [21]),
	.datab(!\instruction_memory|out [2]),
	.datac(!\register_file|r_data1[20]~10_combout ),
	.datad(!\instruction_memory|out [5]),
	.datae(gnd),
	.dataf(!\register_file|r_data2[20]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~23 .extended_lut = "off";
defparam \alu_unit|LessThan1~23 .lut_mask = 64'h1E5A1E5AD25AD25A;
defparam \alu_unit|LessThan1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N45
cyclonev_lcell_comb \alu_unit|LessThan1~21 (
// Equation(s):
// \alu_unit|LessThan1~21_combout  = ( \register_file|r_data1[17]~18_combout  & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & ((!\register_file|r_data2[17]~14_combout ))) # (\instruction_memory|out [5] & (!\instruction_memory|out 
// [21])))) # (\instruction_memory|out [2] & (!\instruction_memory|out [21])) ) ) # ( !\register_file|r_data1[17]~18_combout  & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & ((\register_file|r_data2[17]~14_combout ))) # 
// (\instruction_memory|out [5] & (\instruction_memory|out [21])))) # (\instruction_memory|out [2] & (\instruction_memory|out [21])) ) )

	.dataa(!\instruction_memory|out [21]),
	.datab(!\instruction_memory|out [2]),
	.datac(!\register_file|r_data2[17]~14_combout ),
	.datad(!\instruction_memory|out [5]),
	.datae(gnd),
	.dataf(!\register_file|r_data1[17]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~21 .extended_lut = "off";
defparam \alu_unit|LessThan1~21 .lut_mask = 64'h1D551D55E2AAE2AA;
defparam \alu_unit|LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N48
cyclonev_lcell_comb \alu_unit|LessThan1~19 (
// Equation(s):
// \alu_unit|LessThan1~19_combout  = ( \register_file|r_data1[18]~22_combout  & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & ((!\register_file|r_data2[18]~17_combout ))) # (\instruction_memory|out [5] & (!\instruction_memory|out 
// [21])))) # (\instruction_memory|out [2] & (!\instruction_memory|out [21])) ) ) # ( !\register_file|r_data1[18]~22_combout  & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & ((\register_file|r_data2[18]~17_combout ))) # 
// (\instruction_memory|out [5] & (\instruction_memory|out [21])))) # (\instruction_memory|out [2] & (\instruction_memory|out [21])) ) )

	.dataa(!\instruction_memory|out [21]),
	.datab(!\instruction_memory|out [2]),
	.datac(!\register_file|r_data2[18]~17_combout ),
	.datad(!\instruction_memory|out [5]),
	.datae(gnd),
	.dataf(!\register_file|r_data1[18]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~19 .extended_lut = "off";
defparam \alu_unit|LessThan1~19 .lut_mask = 64'h1D551D55E2AAE2AA;
defparam \alu_unit|LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N0
cyclonev_lcell_comb \alu_unit|LessThan1~25 (
// Equation(s):
// \alu_unit|LessThan1~25_combout  = ( !\alu_unit|LessThan1~21_combout  & ( !\alu_unit|LessThan1~19_combout  & ( (!\alu_unit|LessThan1~20_combout  & (!\alu_unit|LessThan1~24_combout  & (!\alu_unit|LessThan1~22_combout  & !\alu_unit|LessThan1~23_combout ))) ) 
// ) )

	.dataa(!\alu_unit|LessThan1~20_combout ),
	.datab(!\alu_unit|LessThan1~24_combout ),
	.datac(!\alu_unit|LessThan1~22_combout ),
	.datad(!\alu_unit|LessThan1~23_combout ),
	.datae(!\alu_unit|LessThan1~21_combout ),
	.dataf(!\alu_unit|LessThan1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~25 .extended_lut = "off";
defparam \alu_unit|LessThan1~25 .lut_mask = 64'h8000000000000000;
defparam \alu_unit|LessThan1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N12
cyclonev_lcell_comb \alu_unit|LessThan1~26 (
// Equation(s):
// \alu_unit|LessThan1~26_combout  = ( \alu_b_mux|y[15]~22_combout  & ( (\instruction_memory|out [15] & (\register_file|r_data1[15]~40_combout  & \alu_unit|LessThan1~25_combout )) ) ) # ( !\alu_b_mux|y[15]~22_combout  & ( (\alu_unit|LessThan1~25_combout  & 
// ((!\instruction_memory|out [15]) # (!\register_file|r_data1[15]~40_combout ))) ) )

	.dataa(gnd),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|r_data1[15]~40_combout ),
	.datad(!\alu_unit|LessThan1~25_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|y[15]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~26 .extended_lut = "off";
defparam \alu_unit|LessThan1~26 .lut_mask = 64'h00FC00FC00030003;
defparam \alu_unit|LessThan1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N57
cyclonev_lcell_comb \alu_unit|LessThan1~17 (
// Equation(s):
// \alu_unit|LessThan1~17_combout  = ( !\register_file|r_data1[12]~39_combout  & ( (\register_file|r_data2[12]~35_combout  & \CU|WideOr2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register_file|r_data2[12]~35_combout ),
	.datad(!\CU|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data1[12]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~17 .extended_lut = "off";
defparam \alu_unit|LessThan1~17 .lut_mask = 64'h000F000F00000000;
defparam \alu_unit|LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N48
cyclonev_lcell_comb \alu_unit|LessThan1~18 (
// Equation(s):
// \alu_unit|LessThan1~18_combout  = ( \instruction_memory|out [15] & ( \register_file|r_data1[13]~38_combout  & ( (!\register_file|r_data1[14]~37_combout  & (!\alu_b_mux|y[14]~20_combout  & ((!\alu_b_mux|y[13]~21_combout ) # (!\alu_unit|LessThan1~17_combout 
// )))) # (\register_file|r_data1[14]~37_combout  & ((!\alu_b_mux|y[13]~21_combout ) # ((!\alu_unit|LessThan1~17_combout ) # (!\alu_b_mux|y[14]~20_combout )))) ) ) ) # ( !\instruction_memory|out [15] & ( \register_file|r_data1[13]~38_combout  & ( 
// (!\alu_b_mux|y[14]~20_combout  & ((!\alu_b_mux|y[13]~21_combout ) # (!\alu_unit|LessThan1~17_combout ))) ) ) ) # ( \instruction_memory|out [15] & ( !\register_file|r_data1[13]~38_combout  & ( (!\register_file|r_data1[14]~37_combout  & 
// (!\alu_b_mux|y[13]~21_combout  & (!\alu_unit|LessThan1~17_combout  & !\alu_b_mux|y[14]~20_combout ))) # (\register_file|r_data1[14]~37_combout  & ((!\alu_b_mux|y[14]~20_combout ) # ((!\alu_b_mux|y[13]~21_combout  & !\alu_unit|LessThan1~17_combout )))) ) ) 
// ) # ( !\instruction_memory|out [15] & ( !\register_file|r_data1[13]~38_combout  & ( (!\alu_b_mux|y[13]~21_combout  & (!\alu_unit|LessThan1~17_combout  & !\alu_b_mux|y[14]~20_combout )) ) ) )

	.dataa(!\register_file|r_data1[14]~37_combout ),
	.datab(!\alu_b_mux|y[13]~21_combout ),
	.datac(!\alu_unit|LessThan1~17_combout ),
	.datad(!\alu_b_mux|y[14]~20_combout ),
	.datae(!\instruction_memory|out [15]),
	.dataf(!\register_file|r_data1[13]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~18 .extended_lut = "off";
defparam \alu_unit|LessThan1~18 .lut_mask = 64'hC000D540FC00FD54;
defparam \alu_unit|LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N3
cyclonev_lcell_comb \alu_unit|LessThan1~38 (
// Equation(s):
// \alu_unit|LessThan1~38_combout  = ( \register_file|r_data2[24]~4_combout  & ( \register_file|r_data1[24]~2_combout  & ( !\instruction_memory|out [15] $ (((!\instruction_memory|out [21] & ((\instruction_memory|out [2]) # (\instruction_memory|out [5]))))) ) 
// ) ) # ( !\register_file|r_data2[24]~4_combout  & ( \register_file|r_data1[24]~2_combout  & ( !\instruction_memory|out [15] $ (((!\instruction_memory|out [21]) # ((!\instruction_memory|out [5] & !\instruction_memory|out [2])))) ) ) ) # ( 
// \register_file|r_data2[24]~4_combout  & ( !\register_file|r_data1[24]~2_combout  & ( ((!\instruction_memory|out [5] & !\instruction_memory|out [2])) # (\instruction_memory|out [21]) ) ) ) # ( !\register_file|r_data2[24]~4_combout  & ( 
// !\register_file|r_data1[24]~2_combout  & ( (\instruction_memory|out [21] & ((\instruction_memory|out [2]) # (\instruction_memory|out [5]))) ) ) )

	.dataa(!\instruction_memory|out [5]),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [21]),
	.datad(!\instruction_memory|out [15]),
	.datae(!\register_file|r_data2[24]~4_combout ),
	.dataf(!\register_file|r_data1[24]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~38 .extended_lut = "off";
defparam \alu_unit|LessThan1~38 .lut_mask = 64'h07078F8F07F88F70;
defparam \alu_unit|LessThan1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N57
cyclonev_lcell_comb \alu_unit|LessThan1~36 (
// Equation(s):
// \alu_unit|LessThan1~36_combout  = ( \register_file|r_data1[28]~20_combout  & ( \instruction_memory|out [15] & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & ((!\register_file|r_data2[28]~16_combout ))) # (\instruction_memory|out [5] & 
// (!\instruction_memory|out [21])))) # (\instruction_memory|out [2] & (!\instruction_memory|out [21])) ) ) ) # ( !\register_file|r_data1[28]~20_combout  & ( \instruction_memory|out [15] & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & 
// ((\register_file|r_data2[28]~16_combout ))) # (\instruction_memory|out [5] & (\instruction_memory|out [21])))) # (\instruction_memory|out [2] & (\instruction_memory|out [21])) ) ) ) # ( \register_file|r_data1[28]~20_combout  & ( !\instruction_memory|out 
// [15] & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & ((\register_file|r_data2[28]~16_combout ))) # (\instruction_memory|out [5] & (\instruction_memory|out [21])))) # (\instruction_memory|out [2] & (\instruction_memory|out [21])) ) ) ) 
// # ( !\register_file|r_data1[28]~20_combout  & ( !\instruction_memory|out [15] & ( (!\instruction_memory|out [2] & ((!\instruction_memory|out [5] & ((\register_file|r_data2[28]~16_combout ))) # (\instruction_memory|out [5] & (\instruction_memory|out 
// [21])))) # (\instruction_memory|out [2] & (\instruction_memory|out [21])) ) ) )

	.dataa(!\instruction_memory|out [2]),
	.datab(!\instruction_memory|out [21]),
	.datac(!\register_file|r_data2[28]~16_combout ),
	.datad(!\instruction_memory|out [5]),
	.datae(!\register_file|r_data1[28]~20_combout ),
	.dataf(!\instruction_memory|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~36 .extended_lut = "off";
defparam \alu_unit|LessThan1~36 .lut_mask = 64'h1B331B331B33E4CC;
defparam \alu_unit|LessThan1~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N54
cyclonev_lcell_comb \alu_unit|LessThan1~37 (
// Equation(s):
// \alu_unit|LessThan1~37_combout  = ( \instruction_memory|out [2] & ( \register_file|r_data1[23]~7_combout  & ( !\instruction_memory|out [15] $ (!\instruction_memory|out [21]) ) ) ) # ( !\instruction_memory|out [2] & ( \register_file|r_data1[23]~7_combout  
// & ( !\instruction_memory|out [15] $ (((!\instruction_memory|out [5] & (!\register_file|r_data2[23]~7_combout )) # (\instruction_memory|out [5] & ((!\instruction_memory|out [21]))))) ) ) ) # ( \instruction_memory|out [2] & ( 
// !\register_file|r_data1[23]~7_combout  & ( \instruction_memory|out [21] ) ) ) # ( !\instruction_memory|out [2] & ( !\register_file|r_data1[23]~7_combout  & ( (!\instruction_memory|out [5] & (\register_file|r_data2[23]~7_combout )) # 
// (\instruction_memory|out [5] & ((\instruction_memory|out [21]))) ) ) )

	.dataa(!\instruction_memory|out [5]),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|r_data2[23]~7_combout ),
	.datad(!\instruction_memory|out [21]),
	.datae(!\instruction_memory|out [2]),
	.dataf(!\register_file|r_data1[23]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~37 .extended_lut = "off";
defparam \alu_unit|LessThan1~37 .lut_mask = 64'h0A5F00FF396C33CC;
defparam \alu_unit|LessThan1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N30
cyclonev_lcell_comb \alu_unit|LessThan1~39 (
// Equation(s):
// \alu_unit|LessThan1~39_combout  = ( \register_file|r_data2[25]~5_combout  & ( \register_file|r_data1[25]~4_combout  & ( !\instruction_memory|out [15] $ (((!\instruction_memory|out [21] & ((\instruction_memory|out [2]) # (\instruction_memory|out [5]))))) ) 
// ) ) # ( !\register_file|r_data2[25]~5_combout  & ( \register_file|r_data1[25]~4_combout  & ( !\instruction_memory|out [15] $ (((!\instruction_memory|out [21]) # ((!\instruction_memory|out [5] & !\instruction_memory|out [2])))) ) ) ) # ( 
// \register_file|r_data2[25]~5_combout  & ( !\register_file|r_data1[25]~4_combout  & ( ((!\instruction_memory|out [5] & !\instruction_memory|out [2])) # (\instruction_memory|out [21]) ) ) ) # ( !\register_file|r_data2[25]~5_combout  & ( 
// !\register_file|r_data1[25]~4_combout  & ( (\instruction_memory|out [21] & ((\instruction_memory|out [2]) # (\instruction_memory|out [5]))) ) ) )

	.dataa(!\instruction_memory|out [5]),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [15]),
	.datad(!\instruction_memory|out [21]),
	.datae(!\register_file|r_data2[25]~5_combout ),
	.dataf(!\register_file|r_data1[25]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~39 .extended_lut = "off";
defparam \alu_unit|LessThan1~39 .lut_mask = 64'h007788FF0F7887F0;
defparam \alu_unit|LessThan1~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N0
cyclonev_lcell_comb \alu_unit|LessThan1~35 (
// Equation(s):
// \alu_unit|LessThan1~35_combout  = ( \register_file|r_data2[27]~11_combout  & ( \register_file|r_data1[27]~13_combout  & ( !\instruction_memory|out [15] $ (((!\instruction_memory|out [21] & ((\instruction_memory|out [2]) # (\instruction_memory|out [5]))))) 
// ) ) ) # ( !\register_file|r_data2[27]~11_combout  & ( \register_file|r_data1[27]~13_combout  & ( !\instruction_memory|out [15] $ (((!\instruction_memory|out [21]) # ((!\instruction_memory|out [5] & !\instruction_memory|out [2])))) ) ) ) # ( 
// \register_file|r_data2[27]~11_combout  & ( !\register_file|r_data1[27]~13_combout  & ( ((!\instruction_memory|out [5] & !\instruction_memory|out [2])) # (\instruction_memory|out [21]) ) ) ) # ( !\register_file|r_data2[27]~11_combout  & ( 
// !\register_file|r_data1[27]~13_combout  & ( (\instruction_memory|out [21] & ((\instruction_memory|out [2]) # (\instruction_memory|out [5]))) ) ) )

	.dataa(!\instruction_memory|out [5]),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [15]),
	.datad(!\instruction_memory|out [21]),
	.datae(!\register_file|r_data2[27]~11_combout ),
	.dataf(!\register_file|r_data1[27]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~35 .extended_lut = "off";
defparam \alu_unit|LessThan1~35 .lut_mask = 64'h007788FF0F7887F0;
defparam \alu_unit|LessThan1~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N33
cyclonev_lcell_comb \alu_unit|LessThan1~34 (
// Equation(s):
// \alu_unit|LessThan1~34_combout  = ( \register_file|r_data2[26]~12_combout  & ( \register_file|r_data1[26]~15_combout  & ( !\instruction_memory|out [15] $ (((!\instruction_memory|out [21] & ((\instruction_memory|out [2]) # (\instruction_memory|out [5]))))) 
// ) ) ) # ( !\register_file|r_data2[26]~12_combout  & ( \register_file|r_data1[26]~15_combout  & ( !\instruction_memory|out [15] $ (((!\instruction_memory|out [21]) # ((!\instruction_memory|out [5] & !\instruction_memory|out [2])))) ) ) ) # ( 
// \register_file|r_data2[26]~12_combout  & ( !\register_file|r_data1[26]~15_combout  & ( ((!\instruction_memory|out [5] & !\instruction_memory|out [2])) # (\instruction_memory|out [21]) ) ) ) # ( !\register_file|r_data2[26]~12_combout  & ( 
// !\register_file|r_data1[26]~15_combout  & ( (\instruction_memory|out [21] & ((\instruction_memory|out [2]) # (\instruction_memory|out [5]))) ) ) )

	.dataa(!\instruction_memory|out [5]),
	.datab(!\instruction_memory|out [2]),
	.datac(!\instruction_memory|out [21]),
	.datad(!\instruction_memory|out [15]),
	.datae(!\register_file|r_data2[26]~12_combout ),
	.dataf(!\register_file|r_data1[26]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~34 .extended_lut = "off";
defparam \alu_unit|LessThan1~34 .lut_mask = 64'h07078F8F07F88F70;
defparam \alu_unit|LessThan1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N36
cyclonev_lcell_comb \alu_unit|LessThan1~40 (
// Equation(s):
// \alu_unit|LessThan1~40_combout  = ( !\alu_unit|LessThan1~35_combout  & ( !\alu_unit|LessThan1~34_combout  & ( (!\alu_unit|LessThan1~38_combout  & (!\alu_unit|LessThan1~36_combout  & (!\alu_unit|LessThan1~37_combout  & !\alu_unit|LessThan1~39_combout ))) ) 
// ) )

	.dataa(!\alu_unit|LessThan1~38_combout ),
	.datab(!\alu_unit|LessThan1~36_combout ),
	.datac(!\alu_unit|LessThan1~37_combout ),
	.datad(!\alu_unit|LessThan1~39_combout ),
	.datae(!\alu_unit|LessThan1~35_combout ),
	.dataf(!\alu_unit|LessThan1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~40 .extended_lut = "off";
defparam \alu_unit|LessThan1~40 .lut_mask = 64'h8000000000000000;
defparam \alu_unit|LessThan1~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N3
cyclonev_lcell_comb \alu_unit|LessThan1~41 (
// Equation(s):
// \alu_unit|LessThan1~41_combout  = ( \register_file|r_data1[22]~6_combout  & ( (\alu_unit|LessThan1~40_combout  & \alu_b_mux|y[22]~3_combout ) ) ) # ( !\register_file|r_data1[22]~6_combout  & ( (\alu_unit|LessThan1~40_combout  & !\alu_b_mux|y[22]~3_combout 
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_unit|LessThan1~40_combout ),
	.datad(!\alu_b_mux|y[22]~3_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data1[22]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~41 .extended_lut = "off";
defparam \alu_unit|LessThan1~41 .lut_mask = 64'h0F000F00000F000F;
defparam \alu_unit|LessThan1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N39
cyclonev_lcell_comb \alu_unit|LessThan1~27 (
// Equation(s):
// \alu_unit|LessThan1~27_combout  = ( \register_file|r_data1[15]~40_combout  & ( (\alu_b_mux|y[15]~22_combout  & !\instruction_memory|out [15]) ) ) # ( !\register_file|r_data1[15]~40_combout  & ( \alu_b_mux|y[15]~22_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_b_mux|y[15]~22_combout ),
	.datad(!\instruction_memory|out [15]),
	.datae(gnd),
	.dataf(!\register_file|r_data1[15]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~27 .extended_lut = "off";
defparam \alu_unit|LessThan1~27 .lut_mask = 64'h0F0F0F0F0F000F00;
defparam \alu_unit|LessThan1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N27
cyclonev_lcell_comb \alu_unit|LessThan1~30 (
// Equation(s):
// \alu_unit|LessThan1~30_combout  = ( !\register_file|r_data1[17]~18_combout  & ( \alu_b_mux|y[17]~11_combout  & ( (!\alu_unit|LessThan1~19_combout  & (!\alu_unit|LessThan1~24_combout  & (!\alu_unit|LessThan1~23_combout  & !\alu_unit|LessThan1~22_combout 
// ))) ) ) )

	.dataa(!\alu_unit|LessThan1~19_combout ),
	.datab(!\alu_unit|LessThan1~24_combout ),
	.datac(!\alu_unit|LessThan1~23_combout ),
	.datad(!\alu_unit|LessThan1~22_combout ),
	.datae(!\register_file|r_data1[17]~18_combout ),
	.dataf(!\alu_b_mux|y[17]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~30 .extended_lut = "off";
defparam \alu_unit|LessThan1~30 .lut_mask = 64'h0000000080000000;
defparam \alu_unit|LessThan1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N6
cyclonev_lcell_comb \alu_unit|LessThan1~28 (
// Equation(s):
// \alu_unit|LessThan1~28_combout  = ( !\alu_unit|LessThan1~22_combout  & ( !\register_file|r_data1[18]~22_combout  & ( (!\alu_unit|LessThan1~24_combout  & (\alu_b_mux|y[18]~14_combout  & !\alu_unit|LessThan1~23_combout )) ) ) )

	.dataa(gnd),
	.datab(!\alu_unit|LessThan1~24_combout ),
	.datac(!\alu_b_mux|y[18]~14_combout ),
	.datad(!\alu_unit|LessThan1~23_combout ),
	.datae(!\alu_unit|LessThan1~22_combout ),
	.dataf(!\register_file|r_data1[18]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~28 .extended_lut = "off";
defparam \alu_unit|LessThan1~28 .lut_mask = 64'h0C00000000000000;
defparam \alu_unit|LessThan1~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y15_N3
cyclonev_lcell_comb \alu_unit|LessThan1~29 (
// Equation(s):
// \alu_unit|LessThan1~29_combout  = ( \alu_b_mux|y[19]~15_combout  & ( \alu_b_mux|y[21]~7_combout  & ( (!\register_file|r_data1[21]~12_combout ) # ((!\register_file|r_data1[19]~23_combout  & ((!\register_file|r_data1[20]~10_combout ) # 
// (\alu_b_mux|y[20]~6_combout ))) # (\register_file|r_data1[19]~23_combout  & (!\register_file|r_data1[20]~10_combout  & \alu_b_mux|y[20]~6_combout ))) ) ) ) # ( !\alu_b_mux|y[19]~15_combout  & ( \alu_b_mux|y[21]~7_combout  & ( 
// (!\register_file|r_data1[21]~12_combout ) # ((!\register_file|r_data1[20]~10_combout  & \alu_b_mux|y[20]~6_combout )) ) ) ) # ( \alu_b_mux|y[19]~15_combout  & ( !\alu_b_mux|y[21]~7_combout  & ( (!\register_file|r_data1[21]~12_combout  & 
// ((!\register_file|r_data1[19]~23_combout  & ((!\register_file|r_data1[20]~10_combout ) # (\alu_b_mux|y[20]~6_combout ))) # (\register_file|r_data1[19]~23_combout  & (!\register_file|r_data1[20]~10_combout  & \alu_b_mux|y[20]~6_combout )))) ) ) ) # ( 
// !\alu_b_mux|y[19]~15_combout  & ( !\alu_b_mux|y[21]~7_combout  & ( (!\register_file|r_data1[20]~10_combout  & (!\register_file|r_data1[21]~12_combout  & \alu_b_mux|y[20]~6_combout )) ) ) )

	.dataa(!\register_file|r_data1[19]~23_combout ),
	.datab(!\register_file|r_data1[20]~10_combout ),
	.datac(!\register_file|r_data1[21]~12_combout ),
	.datad(!\alu_b_mux|y[20]~6_combout ),
	.datae(!\alu_b_mux|y[19]~15_combout ),
	.dataf(!\alu_b_mux|y[21]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~29 .extended_lut = "off";
defparam \alu_unit|LessThan1~29 .lut_mask = 64'h00C080E0F0FCF8FE;
defparam \alu_unit|LessThan1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N42
cyclonev_lcell_comb \alu_unit|LessThan1~31 (
// Equation(s):
// \alu_unit|LessThan1~31_combout  = ( !\register_file|r_data1[16]~17_combout  & ( (!\CU|WideOr2~0_combout  & (\instruction_memory|out [21])) # (\CU|WideOr2~0_combout  & ((\register_file|r_data2[16]~13_combout ))) ) )

	.dataa(!\instruction_memory|out [21]),
	.datab(gnd),
	.datac(!\CU|WideOr2~0_combout ),
	.datad(!\register_file|r_data2[16]~13_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data1[16]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~31 .extended_lut = "off";
defparam \alu_unit|LessThan1~31 .lut_mask = 64'h505F505F00000000;
defparam \alu_unit|LessThan1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N24
cyclonev_lcell_comb \alu_unit|LessThan1~32 (
// Equation(s):
// \alu_unit|LessThan1~32_combout  = ( !\alu_unit|LessThan1~21_combout  & ( \alu_unit|LessThan1~31_combout  & ( (!\alu_unit|LessThan1~19_combout  & (!\alu_unit|LessThan1~24_combout  & (!\alu_unit|LessThan1~22_combout  & !\alu_unit|LessThan1~23_combout ))) ) 
// ) )

	.dataa(!\alu_unit|LessThan1~19_combout ),
	.datab(!\alu_unit|LessThan1~24_combout ),
	.datac(!\alu_unit|LessThan1~22_combout ),
	.datad(!\alu_unit|LessThan1~23_combout ),
	.datae(!\alu_unit|LessThan1~21_combout ),
	.dataf(!\alu_unit|LessThan1~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~32 .extended_lut = "off";
defparam \alu_unit|LessThan1~32 .lut_mask = 64'h0000000080000000;
defparam \alu_unit|LessThan1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y12_N18
cyclonev_lcell_comb \alu_unit|LessThan1~33 (
// Equation(s):
// \alu_unit|LessThan1~33_combout  = ( !\alu_unit|LessThan1~29_combout  & ( !\alu_unit|LessThan1~32_combout  & ( (!\alu_unit|LessThan1~30_combout  & (!\alu_unit|LessThan1~28_combout  & ((!\alu_unit|LessThan1~25_combout ) # (!\alu_unit|LessThan1~27_combout 
// )))) ) ) )

	.dataa(!\alu_unit|LessThan1~25_combout ),
	.datab(!\alu_unit|LessThan1~27_combout ),
	.datac(!\alu_unit|LessThan1~30_combout ),
	.datad(!\alu_unit|LessThan1~28_combout ),
	.datae(!\alu_unit|LessThan1~29_combout ),
	.dataf(!\alu_unit|LessThan1~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~33 .extended_lut = "off";
defparam \alu_unit|LessThan1~33 .lut_mask = 64'hE000000000000000;
defparam \alu_unit|LessThan1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N54
cyclonev_lcell_comb \alu_unit|LessThan1~7 (
// Equation(s):
// \alu_unit|LessThan1~7_combout  = ( \register_file|r_data1[6]~31_combout  & ( \register_file|r_data2[7]~28_combout  & ( (!\register_file|r_data1[7]~28_combout  & \CU|WideOr2~0_combout ) ) ) ) # ( !\register_file|r_data1[6]~31_combout  & ( 
// \register_file|r_data2[7]~28_combout  & ( (!\register_file|r_data1[7]~28_combout  & (((\CU|WideOr2~0_combout )) # (\instruction_memory|out [30]))) # (\register_file|r_data1[7]~28_combout  & (((\register_file|r_data2[6]~27_combout  & \CU|WideOr2~0_combout 
// )))) ) ) ) # ( !\register_file|r_data1[6]~31_combout  & ( !\register_file|r_data2[7]~28_combout  & ( (!\register_file|r_data1[7]~28_combout  & ((!\CU|WideOr2~0_combout  & (\instruction_memory|out [30])) # (\CU|WideOr2~0_combout  & 
// ((\register_file|r_data2[6]~27_combout ))))) ) ) )

	.dataa(!\instruction_memory|out [30]),
	.datab(!\register_file|r_data1[7]~28_combout ),
	.datac(!\register_file|r_data2[6]~27_combout ),
	.datad(!\CU|WideOr2~0_combout ),
	.datae(!\register_file|r_data1[6]~31_combout ),
	.dataf(!\register_file|r_data2[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~7 .extended_lut = "off";
defparam \alu_unit|LessThan1~7 .lut_mask = 64'h440C000044CF00CC;
defparam \alu_unit|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N30
cyclonev_lcell_comb \alu_unit|LessThan1~3 (
// Equation(s):
// \alu_unit|LessThan1~3_combout  = ( \register_file|r_data2[6]~27_combout  & ( !\register_file|r_data1[6]~31_combout  $ (((!\instruction_memory|out [30] & !\CU|WideOr2~0_combout ))) ) ) # ( !\register_file|r_data2[6]~27_combout  & ( 
// !\register_file|r_data1[6]~31_combout  $ (((!\instruction_memory|out [30]) # (\CU|WideOr2~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\register_file|r_data1[6]~31_combout ),
	.datac(!\instruction_memory|out [30]),
	.datad(!\CU|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data2[6]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~3 .extended_lut = "off";
defparam \alu_unit|LessThan1~3 .lut_mask = 64'h3C333C333CCC3CCC;
defparam \alu_unit|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N12
cyclonev_lcell_comb \alu_unit|LessThan1~6 (
// Equation(s):
// \alu_unit|LessThan1~6_combout  = ( \register_file|r_data2[4]~24_combout  & ( (!\instruction_memory|out [15] & (((\instruction_memory|out [28])) # (\CU|WideOr2~0_combout ))) # (\instruction_memory|out [15] & (!\register_file|r_data1[4]~32_combout  & 
// ((\instruction_memory|out [28]) # (\CU|WideOr2~0_combout )))) ) ) # ( !\register_file|r_data2[4]~24_combout  & ( (!\CU|WideOr2~0_combout  & (\instruction_memory|out [28] & ((!\instruction_memory|out [15]) # (!\register_file|r_data1[4]~32_combout )))) ) )

	.dataa(!\instruction_memory|out [15]),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(!\register_file|r_data1[4]~32_combout ),
	.datad(!\instruction_memory|out [28]),
	.datae(gnd),
	.dataf(!\register_file|r_data2[4]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~6 .extended_lut = "off";
defparam \alu_unit|LessThan1~6 .lut_mask = 64'h00C800C832FA32FA;
defparam \alu_unit|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N45
cyclonev_lcell_comb \register_file|r_data1[5]~30 (
// Equation(s):
// \register_file|r_data1[5]~30_combout  = ( \register_file|r_data1[5]~29_combout  & ( \instruction_memory|out [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instruction_memory|out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data1[5]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[5]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[5]~30 .extended_lut = "off";
defparam \register_file|r_data1[5]~30 .lut_mask = 64'h000000000F0F0F0F;
defparam \register_file|r_data1[5]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N15
cyclonev_lcell_comb \alu_unit|LessThan1~2 (
// Equation(s):
// \alu_unit|LessThan1~2_combout  = ( \register_file|r_data2[7]~28_combout  & ( !\CU|WideOr2~0_combout  $ (!\register_file|r_data1[7]~28_combout ) ) ) # ( !\register_file|r_data2[7]~28_combout  & ( \register_file|r_data1[7]~28_combout  ) )

	.dataa(gnd),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(gnd),
	.datad(!\register_file|r_data1[7]~28_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data2[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~2 .extended_lut = "off";
defparam \alu_unit|LessThan1~2 .lut_mask = 64'h00FF00FF33CC33CC;
defparam \alu_unit|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N48
cyclonev_lcell_comb \alu_unit|LessThan1~8 (
// Equation(s):
// \alu_unit|LessThan1~8_combout  = ( \register_file|r_data1[5]~30_combout  & ( \alu_unit|LessThan1~2_combout  & ( !\alu_unit|LessThan1~7_combout  ) ) ) # ( !\register_file|r_data1[5]~30_combout  & ( \alu_unit|LessThan1~2_combout  & ( 
// !\alu_unit|LessThan1~7_combout  ) ) ) # ( \register_file|r_data1[5]~30_combout  & ( !\alu_unit|LessThan1~2_combout  & ( (!\alu_unit|LessThan1~7_combout  & (((!\alu_b_mux|y[5]~19_combout ) # (!\alu_unit|LessThan1~6_combout )) # 
// (\alu_unit|LessThan1~3_combout ))) ) ) ) # ( !\register_file|r_data1[5]~30_combout  & ( !\alu_unit|LessThan1~2_combout  & ( (!\alu_unit|LessThan1~7_combout  & (((!\alu_b_mux|y[5]~19_combout  & !\alu_unit|LessThan1~6_combout )) # 
// (\alu_unit|LessThan1~3_combout ))) ) ) )

	.dataa(!\alu_unit|LessThan1~7_combout ),
	.datab(!\alu_unit|LessThan1~3_combout ),
	.datac(!\alu_b_mux|y[5]~19_combout ),
	.datad(!\alu_unit|LessThan1~6_combout ),
	.datae(!\register_file|r_data1[5]~30_combout ),
	.dataf(!\alu_unit|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~8 .extended_lut = "off";
defparam \alu_unit|LessThan1~8 .lut_mask = 64'hA222AAA2AAAAAAAA;
defparam \alu_unit|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N21
cyclonev_lcell_comb \alu_unit|LessThan1~14 (
// Equation(s):
// \alu_unit|LessThan1~14_combout  = !\register_file|r_data1[12]~39_combout  $ (((!\register_file|r_data2[12]~35_combout ) # (!\CU|WideOr2~0_combout )))

	.dataa(!\register_file|r_data1[12]~39_combout ),
	.datab(gnd),
	.datac(!\register_file|r_data2[12]~35_combout ),
	.datad(!\CU|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~14 .extended_lut = "off";
defparam \alu_unit|LessThan1~14 .lut_mask = 64'h555A555A555A555A;
defparam \alu_unit|LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y14_N36
cyclonev_lcell_comb \alu_unit|LessThan1~15 (
// Equation(s):
// \alu_unit|LessThan1~15_combout  = ( \instruction_memory|out [15] & ( \alu_b_mux|y[14]~20_combout  & ( (!\alu_unit|LessThan1~14_combout  & (\register_file|r_data1[14]~37_combout  & (!\alu_b_mux|y[13]~21_combout  $ (\register_file|r_data1[13]~38_combout 
// )))) ) ) ) # ( \instruction_memory|out [15] & ( !\alu_b_mux|y[14]~20_combout  & ( (!\alu_unit|LessThan1~14_combout  & (!\register_file|r_data1[14]~37_combout  & (!\alu_b_mux|y[13]~21_combout  $ (\register_file|r_data1[13]~38_combout )))) ) ) ) # ( 
// !\instruction_memory|out [15] & ( !\alu_b_mux|y[14]~20_combout  & ( (!\alu_unit|LessThan1~14_combout  & (!\alu_b_mux|y[13]~21_combout  $ (\register_file|r_data1[13]~38_combout ))) ) ) )

	.dataa(!\alu_unit|LessThan1~14_combout ),
	.datab(!\alu_b_mux|y[13]~21_combout ),
	.datac(!\register_file|r_data1[14]~37_combout ),
	.datad(!\register_file|r_data1[13]~38_combout ),
	.datae(!\instruction_memory|out [15]),
	.dataf(!\alu_b_mux|y[14]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~15 .extended_lut = "off";
defparam \alu_unit|LessThan1~15 .lut_mask = 64'h8822802000000802;
defparam \alu_unit|LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N21
cyclonev_lcell_comb \alu_unit|LessThan1~4 (
// Equation(s):
// \alu_unit|LessThan1~4_combout  = ( \register_file|r_data2[4]~24_combout  & ( (!\register_file|r_data1[4]~32_combout  & (((\instruction_memory|out [28])) # (\CU|WideOr2~0_combout ))) # (\register_file|r_data1[4]~32_combout  & (!\instruction_memory|out [15] 
// $ (((!\CU|WideOr2~0_combout  & !\instruction_memory|out [28]))))) ) ) # ( !\register_file|r_data2[4]~24_combout  & ( (!\register_file|r_data1[4]~32_combout  & (!\CU|WideOr2~0_combout  & (\instruction_memory|out [28]))) # 
// (\register_file|r_data1[4]~32_combout  & (!\instruction_memory|out [15] $ (((!\instruction_memory|out [28]) # (\CU|WideOr2~0_combout ))))) ) )

	.dataa(!\register_file|r_data1[4]~32_combout ),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(!\instruction_memory|out [28]),
	.datad(!\instruction_memory|out [15]),
	.datae(gnd),
	.dataf(!\register_file|r_data2[4]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~4 .extended_lut = "off";
defparam \alu_unit|LessThan1~4 .lut_mask = 64'h0C590C593F6A3F6A;
defparam \alu_unit|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N24
cyclonev_lcell_comb \alu_unit|LessThan1~5 (
// Equation(s):
// \alu_unit|LessThan1~5_combout  = ( !\alu_unit|LessThan1~2_combout  & ( (!\alu_unit|LessThan1~4_combout  & (!\alu_unit|LessThan1~3_combout  & (!\alu_b_mux|y[5]~19_combout  $ (\register_file|r_data1[5]~30_combout )))) ) )

	.dataa(!\alu_b_mux|y[5]~19_combout ),
	.datab(!\register_file|r_data1[5]~30_combout ),
	.datac(!\alu_unit|LessThan1~4_combout ),
	.datad(!\alu_unit|LessThan1~3_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~5 .extended_lut = "off";
defparam \alu_unit|LessThan1~5 .lut_mask = 64'h9000900000000000;
defparam \alu_unit|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N30
cyclonev_lcell_comb \alu_unit|LessThan1~9 (
// Equation(s):
// \alu_unit|LessThan1~9_combout  = ( \register_file|r_data1[11]~35_combout  & ( (\register_file|r_data2[11]~31_combout  & (\CU|WideOr2~0_combout  & (!\register_file|r_data1[10]~36_combout  $ (\register_file|r_data2[10]~32_combout )))) ) ) # ( 
// !\register_file|r_data1[11]~35_combout  & ( (!\CU|WideOr2~0_combout  & (((!\register_file|r_data1[10]~36_combout )))) # (\CU|WideOr2~0_combout  & (!\register_file|r_data2[11]~31_combout  & (!\register_file|r_data1[10]~36_combout  $ 
// (\register_file|r_data2[10]~32_combout )))) ) )

	.dataa(!\register_file|r_data2[11]~31_combout ),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(!\register_file|r_data1[10]~36_combout ),
	.datad(!\register_file|r_data2[10]~32_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data1[11]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~9 .extended_lut = "off";
defparam \alu_unit|LessThan1~9 .lut_mask = 64'hE0C2E0C210011001;
defparam \alu_unit|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N0
cyclonev_lcell_comb \alu_unit|LessThan1~10 (
// Equation(s):
// \alu_unit|LessThan1~10_combout  = ( \alu_unit|LessThan1~9_combout  & ( \register_file|r_data1[8]~34_combout  & ( (\register_file|r_data2[8]~30_combout  & (\CU|WideOr2~0_combout  & (!\register_file|r_data2[9]~29_combout  $ 
// (\register_file|r_data1[9]~33_combout )))) ) ) ) # ( \alu_unit|LessThan1~9_combout  & ( !\register_file|r_data1[8]~34_combout  & ( (!\CU|WideOr2~0_combout  & (((!\register_file|r_data1[9]~33_combout )))) # (\CU|WideOr2~0_combout  & 
// (!\register_file|r_data2[8]~30_combout  & (!\register_file|r_data2[9]~29_combout  $ (\register_file|r_data1[9]~33_combout )))) ) ) )

	.dataa(!\register_file|r_data2[8]~30_combout ),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(!\register_file|r_data2[9]~29_combout ),
	.datad(!\register_file|r_data1[9]~33_combout ),
	.datae(!\alu_unit|LessThan1~9_combout ),
	.dataf(!\register_file|r_data1[8]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~10 .extended_lut = "off";
defparam \alu_unit|LessThan1~10 .lut_mask = 64'h0000EC0200001001;
defparam \alu_unit|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N30
cyclonev_lcell_comb \alu_unit|LessThan1~0 (
// Equation(s):
// \alu_unit|LessThan1~0_combout  = ( \alu_b_mux|y[0]~18_combout  & ( \register_file|r_data2[1]~21_combout  & ( (!\register_file|r_data1[0]~27_combout  & (((!\register_file|r_data1[1]~26_combout ) # (\instruction_memory|out [25])) # (\CU|WideOr2~0_combout 
// ))) # (\register_file|r_data1[0]~27_combout  & (!\register_file|r_data1[1]~26_combout  & ((\instruction_memory|out [25]) # (\CU|WideOr2~0_combout )))) ) ) ) # ( !\alu_b_mux|y[0]~18_combout  & ( \register_file|r_data2[1]~21_combout  & ( 
// (!\register_file|r_data1[1]~26_combout  & ((\instruction_memory|out [25]) # (\CU|WideOr2~0_combout ))) ) ) ) # ( \alu_b_mux|y[0]~18_combout  & ( !\register_file|r_data2[1]~21_combout  & ( (!\register_file|r_data1[0]~27_combout  & 
// ((!\register_file|r_data1[1]~26_combout ) # ((!\CU|WideOr2~0_combout  & \instruction_memory|out [25])))) # (\register_file|r_data1[0]~27_combout  & (!\CU|WideOr2~0_combout  & (\instruction_memory|out [25] & !\register_file|r_data1[1]~26_combout ))) ) ) ) 
// # ( !\alu_b_mux|y[0]~18_combout  & ( !\register_file|r_data2[1]~21_combout  & ( (!\CU|WideOr2~0_combout  & (\instruction_memory|out [25] & !\register_file|r_data1[1]~26_combout )) ) ) )

	.dataa(!\register_file|r_data1[0]~27_combout ),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(!\instruction_memory|out [25]),
	.datad(!\register_file|r_data1[1]~26_combout ),
	.datae(!\alu_b_mux|y[0]~18_combout ),
	.dataf(!\register_file|r_data2[1]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~0 .extended_lut = "off";
defparam \alu_unit|LessThan1~0 .lut_mask = 64'h0C00AE083F00BF2A;
defparam \alu_unit|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N0
cyclonev_lcell_comb \alu_unit|LessThan1~1 (
// Equation(s):
// \alu_unit|LessThan1~1_combout  = ( \instruction_memory|out [15] & ( \alu_unit|LessThan1~0_combout  & ( (!\register_file|r_data1[3]~25_combout  & (!\alu_b_mux|y[2]~16_combout  & (!\alu_b_mux|y[3]~17_combout  & \register_file|r_data1[2]~24_combout ))) # 
// (\register_file|r_data1[3]~25_combout  & ((!\alu_b_mux|y[3]~17_combout ) # ((!\alu_b_mux|y[2]~16_combout  & \register_file|r_data1[2]~24_combout )))) ) ) ) # ( \instruction_memory|out [15] & ( !\alu_unit|LessThan1~0_combout  & ( 
// (!\register_file|r_data1[3]~25_combout  & (!\alu_b_mux|y[3]~17_combout  & ((!\alu_b_mux|y[2]~16_combout ) # (\register_file|r_data1[2]~24_combout )))) # (\register_file|r_data1[3]~25_combout  & ((!\alu_b_mux|y[2]~16_combout ) # 
// ((!\alu_b_mux|y[3]~17_combout ) # (\register_file|r_data1[2]~24_combout )))) ) ) ) # ( !\instruction_memory|out [15] & ( !\alu_unit|LessThan1~0_combout  & ( (!\alu_b_mux|y[2]~16_combout  & !\alu_b_mux|y[3]~17_combout ) ) ) )

	.dataa(!\register_file|r_data1[3]~25_combout ),
	.datab(!\alu_b_mux|y[2]~16_combout ),
	.datac(!\alu_b_mux|y[3]~17_combout ),
	.datad(!\register_file|r_data1[2]~24_combout ),
	.datae(!\instruction_memory|out [15]),
	.dataf(!\alu_unit|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~1 .extended_lut = "off";
defparam \alu_unit|LessThan1~1 .lut_mask = 64'hC0C0D4F5000050D4;
defparam \alu_unit|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N33
cyclonev_lcell_comb \alu_unit|LessThan1~11 (
// Equation(s):
// \alu_unit|LessThan1~11_combout  = ( \register_file|r_data2[8]~30_combout  & ( !\register_file|r_data1[8]~34_combout  & ( \CU|WideOr2~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU|WideOr2~0_combout ),
	.datad(gnd),
	.datae(!\register_file|r_data2[8]~30_combout ),
	.dataf(!\register_file|r_data1[8]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~11 .extended_lut = "off";
defparam \alu_unit|LessThan1~11 .lut_mask = 64'h00000F0F00000000;
defparam \alu_unit|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N33
cyclonev_lcell_comb \alu_unit|LessThan1~12 (
// Equation(s):
// \alu_unit|LessThan1~12_combout  = ( \register_file|r_data2[10]~32_combout  & ( (\CU|WideOr2~0_combout  & ((!\register_file|r_data2[11]~31_combout  & (!\register_file|r_data1[11]~35_combout  & !\register_file|r_data1[10]~36_combout )) # 
// (\register_file|r_data2[11]~31_combout  & ((!\register_file|r_data1[11]~35_combout ) # (!\register_file|r_data1[10]~36_combout ))))) ) ) # ( !\register_file|r_data2[10]~32_combout  & ( (\register_file|r_data2[11]~31_combout  & (\CU|WideOr2~0_combout  & 
// !\register_file|r_data1[11]~35_combout )) ) )

	.dataa(!\register_file|r_data2[11]~31_combout ),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(!\register_file|r_data1[11]~35_combout ),
	.datad(!\register_file|r_data1[10]~36_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data2[10]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~12 .extended_lut = "off";
defparam \alu_unit|LessThan1~12 .lut_mask = 64'h1010101031103110;
defparam \alu_unit|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N36
cyclonev_lcell_comb \alu_unit|LessThan1~13 (
// Equation(s):
// \alu_unit|LessThan1~13_combout  = ( \alu_unit|LessThan1~9_combout  & ( !\alu_unit|LessThan1~12_combout  & ( (!\alu_unit|LessThan1~11_combout  & ((!\register_file|r_data2[9]~29_combout ) # ((!\CU|WideOr2~0_combout ) # (\register_file|r_data1[9]~33_combout 
// )))) # (\alu_unit|LessThan1~11_combout  & (\register_file|r_data1[9]~33_combout  & ((!\register_file|r_data2[9]~29_combout ) # (!\CU|WideOr2~0_combout )))) ) ) ) # ( !\alu_unit|LessThan1~9_combout  & ( !\alu_unit|LessThan1~12_combout  ) )

	.dataa(!\register_file|r_data2[9]~29_combout ),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(!\alu_unit|LessThan1~11_combout ),
	.datad(!\register_file|r_data1[9]~33_combout ),
	.datae(!\alu_unit|LessThan1~9_combout ),
	.dataf(!\alu_unit|LessThan1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~13 .extended_lut = "off";
defparam \alu_unit|LessThan1~13 .lut_mask = 64'hFFFFE0FE00000000;
defparam \alu_unit|LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N42
cyclonev_lcell_comb \alu_unit|LessThan1~16 (
// Equation(s):
// \alu_unit|LessThan1~16_combout  = ( \alu_unit|LessThan1~1_combout  & ( \alu_unit|LessThan1~13_combout  & ( (!\alu_unit|LessThan1~8_combout  & (\alu_unit|LessThan1~15_combout  & \alu_unit|LessThan1~10_combout )) ) ) ) # ( !\alu_unit|LessThan1~1_combout  & 
// ( \alu_unit|LessThan1~13_combout  & ( (\alu_unit|LessThan1~15_combout  & (\alu_unit|LessThan1~10_combout  & ((!\alu_unit|LessThan1~8_combout ) # (\alu_unit|LessThan1~5_combout )))) ) ) ) # ( \alu_unit|LessThan1~1_combout  & ( 
// !\alu_unit|LessThan1~13_combout  & ( \alu_unit|LessThan1~15_combout  ) ) ) # ( !\alu_unit|LessThan1~1_combout  & ( !\alu_unit|LessThan1~13_combout  & ( \alu_unit|LessThan1~15_combout  ) ) )

	.dataa(!\alu_unit|LessThan1~8_combout ),
	.datab(!\alu_unit|LessThan1~15_combout ),
	.datac(!\alu_unit|LessThan1~5_combout ),
	.datad(!\alu_unit|LessThan1~10_combout ),
	.datae(!\alu_unit|LessThan1~1_combout ),
	.dataf(!\alu_unit|LessThan1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~16 .extended_lut = "off";
defparam \alu_unit|LessThan1~16 .lut_mask = 64'h3333333300230022;
defparam \alu_unit|LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N54
cyclonev_lcell_comb \alu_unit|LessThan1~42 (
// Equation(s):
// \alu_unit|LessThan1~42_combout  = ( !\register_file|r_data1[22]~6_combout  & ( \alu_b_mux|y[22]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_b_mux|y[22]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data1[22]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~42 .extended_lut = "off";
defparam \alu_unit|LessThan1~42 .lut_mask = 64'h0F0F0F0F00000000;
defparam \alu_unit|LessThan1~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N36
cyclonev_lcell_comb \register_file|r_data1[26]~16 (
// Equation(s):
// \register_file|r_data1[26]~16_combout  = ( \instruction_memory|out [15] & ( \register_file|r_data1[26]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\register_file|r_data1[26]~15_combout ),
	.datae(gnd),
	.dataf(!\instruction_memory|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[26]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[26]~16 .extended_lut = "off";
defparam \register_file|r_data1[26]~16 .lut_mask = 64'h0000000000FF00FF;
defparam \register_file|r_data1[26]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N6
cyclonev_lcell_comb \alu_unit|LessThan1~44 (
// Equation(s):
// \alu_unit|LessThan1~44_combout  = ( \alu_b_mux|y[27]~8_combout  & ( \register_file|r_data1[26]~16_combout  & ( (!\register_file|r_data1[28]~21_combout  & ((!\register_file|r_data1[27]~14_combout ) # (\alu_b_mux|y[28]~13_combout ))) # 
// (\register_file|r_data1[28]~21_combout  & (!\register_file|r_data1[27]~14_combout  & \alu_b_mux|y[28]~13_combout )) ) ) ) # ( !\alu_b_mux|y[27]~8_combout  & ( \register_file|r_data1[26]~16_combout  & ( (!\register_file|r_data1[28]~21_combout  & 
// \alu_b_mux|y[28]~13_combout ) ) ) ) # ( \alu_b_mux|y[27]~8_combout  & ( !\register_file|r_data1[26]~16_combout  & ( (!\register_file|r_data1[28]~21_combout  & (((!\register_file|r_data1[27]~14_combout ) # (\alu_b_mux|y[28]~13_combout )) # 
// (\alu_b_mux|y[26]~9_combout ))) # (\register_file|r_data1[28]~21_combout  & (\alu_b_mux|y[28]~13_combout  & ((!\register_file|r_data1[27]~14_combout ) # (\alu_b_mux|y[26]~9_combout )))) ) ) ) # ( !\alu_b_mux|y[27]~8_combout  & ( 
// !\register_file|r_data1[26]~16_combout  & ( (!\register_file|r_data1[28]~21_combout  & (((\alu_b_mux|y[26]~9_combout  & !\register_file|r_data1[27]~14_combout )) # (\alu_b_mux|y[28]~13_combout ))) # (\register_file|r_data1[28]~21_combout  & 
// (\alu_b_mux|y[26]~9_combout  & (!\register_file|r_data1[27]~14_combout  & \alu_b_mux|y[28]~13_combout ))) ) ) )

	.dataa(!\register_file|r_data1[28]~21_combout ),
	.datab(!\alu_b_mux|y[26]~9_combout ),
	.datac(!\register_file|r_data1[27]~14_combout ),
	.datad(!\alu_b_mux|y[28]~13_combout ),
	.datae(!\alu_b_mux|y[27]~8_combout ),
	.dataf(!\register_file|r_data1[26]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~44 .extended_lut = "off";
defparam \alu_unit|LessThan1~44 .lut_mask = 64'h20BAA2FB00AAA0FA;
defparam \alu_unit|LessThan1~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N6
cyclonev_lcell_comb \alu_unit|LessThan1~43 (
// Equation(s):
// \alu_unit|LessThan1~43_combout  = ( !\alu_unit|LessThan1~34_combout  & ( (!\alu_unit|LessThan1~35_combout  & (!\register_file|r_data1[25]~5_combout  & (\alu_b_mux|y[25]~2_combout  & !\alu_unit|LessThan1~36_combout ))) ) )

	.dataa(!\alu_unit|LessThan1~35_combout ),
	.datab(!\register_file|r_data1[25]~5_combout ),
	.datac(!\alu_b_mux|y[25]~2_combout ),
	.datad(!\alu_unit|LessThan1~36_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|LessThan1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~43 .extended_lut = "off";
defparam \alu_unit|LessThan1~43 .lut_mask = 64'h0800080000000000;
defparam \alu_unit|LessThan1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N24
cyclonev_lcell_comb \alu_unit|LessThan1~46 (
// Equation(s):
// \alu_unit|LessThan1~46_combout  = ( \register_file|r_data1[23]~7_combout  & ( (!\instruction_memory|out [15] & ((!\CU|WideOr2~0_combout  & (\instruction_memory|out [21])) # (\CU|WideOr2~0_combout  & ((\register_file|r_data2[23]~7_combout ))))) ) ) # ( 
// !\register_file|r_data1[23]~7_combout  & ( (!\CU|WideOr2~0_combout  & (\instruction_memory|out [21])) # (\CU|WideOr2~0_combout  & ((\register_file|r_data2[23]~7_combout ))) ) )

	.dataa(!\instruction_memory|out [15]),
	.datab(!\instruction_memory|out [21]),
	.datac(!\register_file|r_data2[23]~7_combout ),
	.datad(!\CU|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data1[23]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~46 .extended_lut = "off";
defparam \alu_unit|LessThan1~46 .lut_mask = 64'h330F330F220A220A;
defparam \alu_unit|LessThan1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N42
cyclonev_lcell_comb \alu_unit|LessThan1~47 (
// Equation(s):
// \alu_unit|LessThan1~47_combout  = ( !\alu_unit|LessThan1~38_combout  & ( \alu_unit|LessThan1~46_combout  & ( (!\alu_unit|LessThan1~34_combout  & (!\alu_unit|LessThan1~39_combout  & (!\alu_unit|LessThan1~35_combout  & !\alu_unit|LessThan1~36_combout ))) ) 
// ) )

	.dataa(!\alu_unit|LessThan1~34_combout ),
	.datab(!\alu_unit|LessThan1~39_combout ),
	.datac(!\alu_unit|LessThan1~35_combout ),
	.datad(!\alu_unit|LessThan1~36_combout ),
	.datae(!\alu_unit|LessThan1~38_combout ),
	.dataf(!\alu_unit|LessThan1~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~47 .extended_lut = "off";
defparam \alu_unit|LessThan1~47 .lut_mask = 64'h0000000080000000;
defparam \alu_unit|LessThan1~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N45
cyclonev_lcell_comb \alu_unit|LessThan1~45 (
// Equation(s):
// \alu_unit|LessThan1~45_combout  = ( !\register_file|r_data1[24]~3_combout  & ( \alu_b_mux|y[24]~1_combout  & ( (!\alu_unit|LessThan1~34_combout  & (!\alu_unit|LessThan1~39_combout  & (!\alu_unit|LessThan1~36_combout  & !\alu_unit|LessThan1~35_combout ))) 
// ) ) )

	.dataa(!\alu_unit|LessThan1~34_combout ),
	.datab(!\alu_unit|LessThan1~39_combout ),
	.datac(!\alu_unit|LessThan1~36_combout ),
	.datad(!\alu_unit|LessThan1~35_combout ),
	.datae(!\register_file|r_data1[24]~3_combout ),
	.dataf(!\alu_b_mux|y[24]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~45 .extended_lut = "off";
defparam \alu_unit|LessThan1~45 .lut_mask = 64'h0000000080000000;
defparam \alu_unit|LessThan1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N51
cyclonev_lcell_comb \alu_unit|LessThan1~48 (
// Equation(s):
// \alu_unit|LessThan1~48_combout  = ( !\alu_unit|LessThan1~47_combout  & ( !\alu_unit|LessThan1~45_combout  & ( (!\alu_unit|LessThan1~44_combout  & (!\alu_unit|LessThan1~43_combout  & ((!\alu_unit|LessThan1~42_combout ) # (!\alu_unit|LessThan1~40_combout 
// )))) ) ) )

	.dataa(!\alu_unit|LessThan1~42_combout ),
	.datab(!\alu_unit|LessThan1~40_combout ),
	.datac(!\alu_unit|LessThan1~44_combout ),
	.datad(!\alu_unit|LessThan1~43_combout ),
	.datae(!\alu_unit|LessThan1~47_combout ),
	.dataf(!\alu_unit|LessThan1~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~48 .extended_lut = "off";
defparam \alu_unit|LessThan1~48 .lut_mask = 64'hE000000000000000;
defparam \alu_unit|LessThan1~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y12_N48
cyclonev_lcell_comb \alu_unit|LessThan1~49 (
// Equation(s):
// \alu_unit|LessThan1~49_combout  = ( \alu_unit|LessThan1~16_combout  & ( \alu_unit|LessThan1~48_combout  & ( (!\alu_unit|LessThan1~41_combout ) # ((!\alu_unit|LessThan1~26_combout  & \alu_unit|LessThan1~33_combout )) ) ) ) # ( 
// !\alu_unit|LessThan1~16_combout  & ( \alu_unit|LessThan1~48_combout  & ( (!\alu_unit|LessThan1~41_combout ) # ((\alu_unit|LessThan1~33_combout  & ((!\alu_unit|LessThan1~26_combout ) # (\alu_unit|LessThan1~18_combout )))) ) ) )

	.dataa(!\alu_unit|LessThan1~26_combout ),
	.datab(!\alu_unit|LessThan1~18_combout ),
	.datac(!\alu_unit|LessThan1~41_combout ),
	.datad(!\alu_unit|LessThan1~33_combout ),
	.datae(!\alu_unit|LessThan1~16_combout ),
	.dataf(!\alu_unit|LessThan1~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|LessThan1~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|LessThan1~49 .extended_lut = "off";
defparam \alu_unit|LessThan1~49 .lut_mask = 64'h00000000F0FBF0FA;
defparam \alu_unit|LessThan1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N36
cyclonev_lcell_comb \data_mem|data_seg|mem3~2 (
// Equation(s):
// \data_mem|data_seg|mem3~2_combout  = ( \alu_unit|O_out~25_combout  & ( \alu_unit|LessThan1~49_combout  & ( (\data_mem|data_seg|mem3~1_combout  & ((!\alu_unit|Equal2~0_combout  & ((!\alu_unit|_~73_sumout ))) # (\alu_unit|Equal2~0_combout  & 
// (\alu_unit|O_out~29_combout )))) ) ) ) # ( !\alu_unit|O_out~25_combout  & ( \alu_unit|LessThan1~49_combout  & ( (\data_mem|data_seg|mem3~1_combout  & ((!\alu_unit|Equal2~0_combout  & ((!\alu_unit|_~73_sumout ))) # (\alu_unit|Equal2~0_combout  & 
// (\alu_unit|O_out~29_combout )))) ) ) ) # ( \alu_unit|O_out~25_combout  & ( !\alu_unit|LessThan1~49_combout  & ( (!\alu_unit|Equal2~0_combout  & (\data_mem|data_seg|mem3~1_combout  & !\alu_unit|_~73_sumout )) ) ) ) # ( !\alu_unit|O_out~25_combout  & ( 
// !\alu_unit|LessThan1~49_combout  & ( (\data_mem|data_seg|mem3~1_combout  & ((!\alu_unit|Equal2~0_combout  & ((!\alu_unit|_~73_sumout ))) # (\alu_unit|Equal2~0_combout  & (\alu_unit|O_out~29_combout )))) ) ) )

	.dataa(!\alu_unit|Equal2~0_combout ),
	.datab(!\data_mem|data_seg|mem3~1_combout ),
	.datac(!\alu_unit|O_out~29_combout ),
	.datad(!\alu_unit|_~73_sumout ),
	.datae(!\alu_unit|O_out~25_combout ),
	.dataf(!\alu_unit|LessThan1~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|data_seg|mem3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|data_seg|mem3~2 .extended_lut = "off";
defparam \data_mem|data_seg|mem3~2 .lut_mask = 64'h2301220023012301;
defparam \data_mem|data_seg|mem3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N30
cyclonev_lcell_comb \data_mem|data_seg|mem3~3 (
// Equation(s):
// \data_mem|data_seg|mem3~3_combout  = ( \data_mem|data_seg|mem3~2_combout  & ( \data_mem|Equal0~3_combout  & ( (\data_mem|Equal0~8_combout  & (\data_mem|Equal0~1_combout  & (\data_mem|Equal0~5_combout  & \data_mem|Equal0~6_combout ))) ) ) )

	.dataa(!\data_mem|Equal0~8_combout ),
	.datab(!\data_mem|Equal0~1_combout ),
	.datac(!\data_mem|Equal0~5_combout ),
	.datad(!\data_mem|Equal0~6_combout ),
	.datae(!\data_mem|data_seg|mem3~2_combout ),
	.dataf(!\data_mem|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|data_seg|mem3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|data_seg|mem3~3 .extended_lut = "off";
defparam \data_mem|data_seg|mem3~3 .lut_mask = 64'h0000000000000001;
defparam \data_mem|data_seg|mem3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y14_N3
cyclonev_lcell_comb \write_data_mux|y[11]~42 (
// Equation(s):
// \write_data_mux|y[11]~42_combout  = ( \data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((!\CU|Decoder0~0_combout  & (\alu_unit|O_out[11]~54_combout )) # (\CU|Decoder0~0_combout  & 
// ((\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 )))) # (\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((\alu_unit|O_out[11]~54_combout  & 
// !\CU|Decoder0~0_combout )) # (\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( \data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (!\CU|Decoder0~0_combout  & (\alu_unit|O_out[11]~54_combout )) # 
// (\CU|Decoder0~0_combout  & ((\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ))) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (\alu_unit|O_out[11]~54_combout  & !\CU|Decoder0~0_combout ) ) ) )

	.dataa(!\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\alu_unit|O_out[11]~54_combout ),
	.datac(!\CU|Decoder0~0_combout ),
	.datad(!\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\data_mem|Equal1~0_combout ),
	.dataf(!\write_data_mux|y[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[11]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[11]~42 .extended_lut = "off";
defparam \write_data_mux|y[11]~42 .lut_mask = 64'h3030303F7575757F;
defparam \write_data_mux|y[11]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N36
cyclonev_lcell_comb \register_file|r_data1[10]~36 (
// Equation(s):
// \register_file|r_data1[10]~36_combout  = ( \register_file|regs_rtl_0_bypass [21] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a10  & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0_bypass [21] & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a10  & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])))) ) ) ) # ( 
// \register_file|regs_rtl_0_bypass [21] & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a10  & ( (\register_file|regs~2_combout  & (\instruction_memory|out [15] & (!\register_file|regs_rtl_0_bypass [10] $ (\register_file|regs_rtl_0_bypass [9])))) ) 
// ) )

	.dataa(!\register_file|regs~2_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\register_file|regs_rtl_0_bypass [10]),
	.datad(!\register_file|regs_rtl_0_bypass [9]),
	.datae(!\register_file|regs_rtl_0_bypass [21]),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[10]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[10]~36 .extended_lut = "off";
defparam \register_file|r_data1[10]~36 .lut_mask = 64'h0000100123323333;
defparam \register_file|r_data1[10]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N51
cyclonev_lcell_comb \alu_unit|O_out[10]~55 (
// Equation(s):
// \alu_unit|O_out[10]~55_combout  = ( \register_file|r_data2[10]~32_combout  & ( (\CU|WideOr2~0_combout  & (!\instruction_memory|out [25] $ (((!\instruction_memory|out [24] & !\register_file|r_data1[10]~36_combout ))))) ) ) # ( 
// !\register_file|r_data2[10]~32_combout  & ( (\CU|WideOr2~0_combout  & ((!\instruction_memory|out [24] & (\instruction_memory|out [25] & \register_file|r_data1[10]~36_combout )) # (\instruction_memory|out [24] & (!\instruction_memory|out [25] $ 
// (!\register_file|r_data1[10]~36_combout ))))) ) )

	.dataa(!\instruction_memory|out [24]),
	.datab(!\instruction_memory|out [25]),
	.datac(!\CU|WideOr2~0_combout ),
	.datad(!\register_file|r_data1[10]~36_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data2[10]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[10]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[10]~55 .extended_lut = "off";
defparam \alu_unit|O_out[10]~55 .lut_mask = 64'h01060106060C060C;
defparam \alu_unit|O_out[10]~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N57
cyclonev_lcell_comb \alu_unit|O_out[10]~56 (
// Equation(s):
// \alu_unit|O_out[10]~56_combout  = ( \alu_unit|O_out[10]~55_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (((\alu_unit|_~113_sumout )) # (\alu_unit|O_out[26]~1_combout ))) # (\alu_unit|O_out[26]~0_combout  & (!\alu_unit|O_out[26]~1_combout  & 
// (\register_file|r_data1[10]~36_combout ))) ) ) # ( !\alu_unit|O_out[10]~55_combout  & ( (!\alu_unit|O_out[26]~1_combout  & ((!\alu_unit|O_out[26]~0_combout  & ((\alu_unit|_~113_sumout ))) # (\alu_unit|O_out[26]~0_combout  & 
// (\register_file|r_data1[10]~36_combout )))) ) )

	.dataa(!\alu_unit|O_out[26]~0_combout ),
	.datab(!\alu_unit|O_out[26]~1_combout ),
	.datac(!\register_file|r_data1[10]~36_combout ),
	.datad(!\alu_unit|_~113_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|O_out[10]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[10]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[10]~56 .extended_lut = "off";
defparam \alu_unit|O_out[10]~56 .lut_mask = 64'h048C048C26AE26AE;
defparam \alu_unit|O_out[10]~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N54
cyclonev_lcell_comb \write_data_mux|y[10]~43 (
// Equation(s):
// \write_data_mux|y[10]~43_combout  = ( \CU|Decoder0~0_combout  & ( \data_mem|Equal1~0_combout  & ( ((\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2  & \write_data_mux|y[0]~6_combout )) # 
// (\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( !\CU|Decoder0~0_combout  & ( \data_mem|Equal1~0_combout  & ( ((\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2  & \write_data_mux|y[0]~6_combout )) # 
// (\alu_unit|O_out[10]~56_combout ) ) ) ) # ( \CU|Decoder0~0_combout  & ( !\data_mem|Equal1~0_combout  & ( (\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2  & \write_data_mux|y[0]~6_combout ) ) ) ) # ( !\CU|Decoder0~0_combout  & ( 
// !\data_mem|Equal1~0_combout  & ( ((\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2  & \write_data_mux|y[0]~6_combout )) # (\alu_unit|O_out[10]~56_combout ) ) ) )

	.dataa(!\alu_unit|O_out[10]~56_combout ),
	.datab(!\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\write_data_mux|y[0]~6_combout ),
	.datad(!\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\CU|Decoder0~0_combout ),
	.dataf(!\data_mem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[10]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[10]~43 .extended_lut = "off";
defparam \write_data_mux|y[10]~43 .lut_mask = 64'h57570303575703FF;
defparam \write_data_mux|y[10]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y15_N39
cyclonev_lcell_comb \register_file|r_data1[29]~46 (
// Equation(s):
// \register_file|r_data1[29]~46_combout  = ( \register_file|regs~3_combout  & ( \register_file|regs_rtl_0_bypass [40] ) ) # ( !\register_file|regs~3_combout  & ( \register_file|regs_rtl_0|auto_generated|ram_block1a29  ) )

	.dataa(gnd),
	.datab(!\register_file|regs_rtl_0_bypass [40]),
	.datac(gnd),
	.datad(!\register_file|regs_rtl_0|auto_generated|ram_block1a29 ),
	.datae(gnd),
	.dataf(!\register_file|regs~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[29]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[29]~46 .extended_lut = "off";
defparam \register_file|r_data1[29]~46 .lut_mask = 64'h00FF00FF33333333;
defparam \register_file|r_data1[29]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N57
cyclonev_lcell_comb \alu_unit|O_out[29]~41 (
// Equation(s):
// \alu_unit|O_out[29]~41_combout  = ( \alu_unit|_~53_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & !\alu_unit|O_out[29]~16_combout ) ) ) # ( !\alu_unit|_~53_sumout  & ( !\alu_unit|O_out[29]~16_combout  ) )

	.dataa(!\alu_unit|O_out[26]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_unit|O_out[29]~16_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[29]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[29]~41 .extended_lut = "off";
defparam \alu_unit|O_out[29]~41 .lut_mask = 64'hFF00FF00AA00AA00;
defparam \alu_unit|O_out[29]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N33
cyclonev_lcell_comb \write_data_mux|y[29]~19 (
// Equation(s):
// \write_data_mux|y[29]~19_combout  = ( \write_data_mux|y[0]~6_combout  & ( \data_mem|Equal1~0_combout  & ( ((!\CU|Decoder0~0_combout  & (!\alu_unit|O_out[29]~41_combout )) # (\CU|Decoder0~0_combout  & 
// ((\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 )))) # (\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( \data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & 
// (!\alu_unit|O_out[29]~41_combout )) # (\CU|Decoder0~0_combout  & ((\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ))) ) ) ) # ( \write_data_mux|y[0]~6_combout  & ( !\data_mem|Equal1~0_combout  & ( ((!\CU|Decoder0~0_combout  & 
// !\alu_unit|O_out[29]~41_combout )) # (\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( !\data_mem|Equal1~0_combout  & ( (!\CU|Decoder0~0_combout  & !\alu_unit|O_out[29]~41_combout ) ) ) )

	.dataa(!\CU|Decoder0~0_combout ),
	.datab(!\alu_unit|O_out[29]~41_combout ),
	.datac(!\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ),
	.datae(!\write_data_mux|y[0]~6_combout ),
	.dataf(!\data_mem|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[29]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[29]~19 .extended_lut = "off";
defparam \write_data_mux|y[29]~19 .lut_mask = 64'h88888F8F88DD8FDF;
defparam \write_data_mux|y[29]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y14_N56
dffeas \register_file|regs_rtl_1_bypass[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[29]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y14_N54
cyclonev_lcell_comb \register_file|r_data2[29]~15 (
// Equation(s):
// \register_file|r_data2[29]~15_combout  = ( \register_file|regs_rtl_1_bypass [40] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a29  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [40] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a29  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [40] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a29  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\instruction_memory|out [11]),
	.datac(!\register_file|regs~0_combout ),
	.datad(!\register_file|regs_rtl_1_bypass [8]),
	.datae(!\register_file|regs_rtl_1_bypass [40]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[29]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[29]~15 .extended_lut = "off";
defparam \register_file|r_data2[29]~15 .lut_mask = 64'h0000020131323333;
defparam \register_file|r_data2[29]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y13_N39
cyclonev_lcell_comb \alu_b_mux|y[29]~12 (
// Equation(s):
// \alu_b_mux|y[29]~12_combout  = ( \register_file|r_data2[29]~15_combout  & ( (\instruction_memory|out [21]) # (\CU|WideOr2~0_combout ) ) ) # ( !\register_file|r_data2[29]~15_combout  & ( (!\CU|WideOr2~0_combout  & \instruction_memory|out [21]) ) )

	.dataa(gnd),
	.datab(!\CU|WideOr2~0_combout ),
	.datac(!\instruction_memory|out [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data2[29]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[29]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[29]~12 .extended_lut = "off";
defparam \alu_b_mux|y[29]~12 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \alu_b_mux|y[29]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N24
cyclonev_lcell_comb \alu_unit|O_out[29]~16 (
// Equation(s):
// \alu_unit|O_out[29]~16_combout  = ( \alu_b_mux|y[29]~12_combout  & ( \register_file|r_data1[29]~19_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// !\CU|ALUOp[1]~0_combout )) ) ) ) # ( !\alu_b_mux|y[29]~12_combout  & ( \register_file|r_data1[29]~19_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// (!\CU|ALUOp[1]~0_combout  $ (!\CU|ALUOp[0]~1_combout )))) ) ) ) # ( \alu_b_mux|y[29]~12_combout  & ( !\register_file|r_data1[29]~19_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[1]~0_combout  $ 
// (!\CU|ALUOp[0]~1_combout )))) ) ) ) # ( !\alu_b_mux|y[29]~12_combout  & ( !\register_file|r_data1[29]~19_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (\CU|ALUOp[1]~0_combout  & \CU|ALUOp[0]~1_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[26]~1_combout ),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\CU|ALUOp[1]~0_combout ),
	.datad(!\CU|ALUOp[0]~1_combout ),
	.datae(!\alu_b_mux|y[29]~12_combout ),
	.dataf(!\register_file|r_data1[29]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[29]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[29]~16 .extended_lut = "off";
defparam \alu_unit|O_out[29]~16 .lut_mask = 64'h0004044026626262;
defparam \alu_unit|O_out[29]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N54
cyclonev_lcell_comb \data_mem|Equal2~6 (
// Equation(s):
// \data_mem|Equal2~6_combout  = ( \alu_unit|_~57_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & (\alu_unit|O_out[19]~19_combout  & ((\alu_unit|O_out[18]~18_combout )))) # (\alu_unit|O_out[26]~2_combout  & (((\alu_unit|_~61_sumout )) # 
// (\alu_unit|O_out[19]~19_combout ))) ) ) # ( !\alu_unit|_~57_sumout  & ( (\alu_unit|O_out[18]~18_combout  & (((\alu_unit|O_out[26]~2_combout  & \alu_unit|_~61_sumout )) # (\alu_unit|O_out[19]~19_combout ))) ) )

	.dataa(!\alu_unit|O_out[26]~2_combout ),
	.datab(!\alu_unit|O_out[19]~19_combout ),
	.datac(!\alu_unit|_~61_sumout ),
	.datad(!\alu_unit|O_out[18]~18_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal2~6 .extended_lut = "off";
defparam \data_mem|Equal2~6 .lut_mask = 64'h0037003715371537;
defparam \data_mem|Equal2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N12
cyclonev_lcell_comb \data_mem|Equal2~7 (
// Equation(s):
// \data_mem|Equal2~7_combout  = ( \alu_unit|_~53_sumout  & ( \alu_unit|_~49_sumout  & ( (\data_mem|Equal2~6_combout  & (((\alu_unit|O_out[29]~16_combout  & \alu_unit|O_out[28]~17_combout )) # (\alu_unit|O_out[26]~2_combout ))) ) ) ) # ( 
// !\alu_unit|_~53_sumout  & ( \alu_unit|_~49_sumout  & ( (\alu_unit|O_out[29]~16_combout  & (\data_mem|Equal2~6_combout  & ((\alu_unit|O_out[28]~17_combout ) # (\alu_unit|O_out[26]~2_combout )))) ) ) ) # ( \alu_unit|_~53_sumout  & ( !\alu_unit|_~49_sumout  
// & ( (\data_mem|Equal2~6_combout  & (\alu_unit|O_out[28]~17_combout  & ((\alu_unit|O_out[26]~2_combout ) # (\alu_unit|O_out[29]~16_combout )))) ) ) ) # ( !\alu_unit|_~53_sumout  & ( !\alu_unit|_~49_sumout  & ( (\alu_unit|O_out[29]~16_combout  & 
// (\data_mem|Equal2~6_combout  & \alu_unit|O_out[28]~17_combout )) ) ) )

	.dataa(!\alu_unit|O_out[29]~16_combout ),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(!\data_mem|Equal2~6_combout ),
	.datad(!\alu_unit|O_out[28]~17_combout ),
	.datae(!\alu_unit|_~53_sumout ),
	.dataf(!\alu_unit|_~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal2~7 .extended_lut = "off";
defparam \data_mem|Equal2~7 .lut_mask = 64'h0005000701050307;
defparam \data_mem|Equal2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N15
cyclonev_lcell_comb \data_mem|Equal2~0 (
// Equation(s):
// \data_mem|Equal2~0_combout  = ( \alu_unit|_~13_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & (\alu_unit|O_out[25]~6_combout  & (\alu_unit|O_out[24]~5_combout ))) # (\alu_unit|O_out[26]~2_combout  & (((\alu_unit|_~9_sumout ) # 
// (\alu_unit|O_out[24]~5_combout )))) ) ) # ( !\alu_unit|_~13_sumout  & ( (\alu_unit|O_out[25]~6_combout  & (((\alu_unit|O_out[26]~2_combout  & \alu_unit|_~9_sumout )) # (\alu_unit|O_out[24]~5_combout ))) ) )

	.dataa(!\alu_unit|O_out[25]~6_combout ),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(!\alu_unit|O_out[24]~5_combout ),
	.datad(!\alu_unit|_~9_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal2~0 .extended_lut = "off";
defparam \data_mem|Equal2~0 .lut_mask = 64'h0515051507370737;
defparam \data_mem|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N48
cyclonev_lcell_comb \data_mem|Equal2~9 (
// Equation(s):
// \data_mem|Equal2~9_combout  = ( !\alu_unit|O_out[20]~30_combout  & ( \alu_unit|_~5_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & (\alu_unit|O_out[30]~9_combout  & (\alu_unit|O_out[21]~11_combout ))) # (\alu_unit|O_out[26]~2_combout  & 
// (((\alu_unit|_~29_sumout ) # (\alu_unit|O_out[21]~11_combout )))) ) ) ) # ( !\alu_unit|O_out[20]~30_combout  & ( !\alu_unit|_~5_sumout  & ( (\alu_unit|O_out[30]~9_combout  & (((\alu_unit|O_out[26]~2_combout  & \alu_unit|_~29_sumout )) # 
// (\alu_unit|O_out[21]~11_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[26]~2_combout ),
	.datab(!\alu_unit|O_out[30]~9_combout ),
	.datac(!\alu_unit|O_out[21]~11_combout ),
	.datad(!\alu_unit|_~29_sumout ),
	.datae(!\alu_unit|O_out[20]~30_combout ),
	.dataf(!\alu_unit|_~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal2~9 .extended_lut = "off";
defparam \data_mem|Equal2~9 .lut_mask = 64'h0313000007570000;
defparam \data_mem|Equal2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N33
cyclonev_lcell_comb \data_mem|Equal2~1 (
// Equation(s):
// \data_mem|Equal2~1_combout  = ( \alu_unit|_~17_sumout  & ( (!\alu_unit|O_out[23]~8_combout  & (\alu_unit|O_out[26]~2_combout  & (\alu_unit|_~21_sumout ))) # (\alu_unit|O_out[23]~8_combout  & (((\alu_unit|O_out[22]~7_combout )) # 
// (\alu_unit|O_out[26]~2_combout ))) ) ) # ( !\alu_unit|_~17_sumout  & ( (\alu_unit|O_out[22]~7_combout  & (((\alu_unit|O_out[26]~2_combout  & \alu_unit|_~21_sumout )) # (\alu_unit|O_out[23]~8_combout ))) ) )

	.dataa(!\alu_unit|O_out[23]~8_combout ),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(!\alu_unit|_~21_sumout ),
	.datad(!\alu_unit|O_out[22]~7_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal2~1 .extended_lut = "off";
defparam \data_mem|Equal2~1 .lut_mask = 64'h0057005713571357;
defparam \data_mem|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N48
cyclonev_lcell_comb \data_mem|Equal2~4 (
// Equation(s):
// \data_mem|Equal2~4_combout  = ( \alu_unit|_~41_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & (((\alu_unit|O_out[16]~14_combout  & \alu_unit|O_out[17]~15_combout )))) # (\alu_unit|O_out[26]~2_combout  & (((\alu_unit|O_out[17]~15_combout )) # 
// (\alu_unit|_~45_sumout ))) ) ) # ( !\alu_unit|_~41_sumout  & ( (\alu_unit|O_out[16]~14_combout  & (((\alu_unit|_~45_sumout  & \alu_unit|O_out[26]~2_combout )) # (\alu_unit|O_out[17]~15_combout ))) ) )

	.dataa(!\alu_unit|_~45_sumout ),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(!\alu_unit|O_out[16]~14_combout ),
	.datad(!\alu_unit|O_out[17]~15_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal2~4 .extended_lut = "off";
defparam \data_mem|Equal2~4 .lut_mask = 64'h010F010F113F113F;
defparam \data_mem|Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N42
cyclonev_lcell_comb \data_mem|Equal2~5 (
// Equation(s):
// \data_mem|Equal2~5_combout  = ( \data_mem|Equal2~4_combout  & ( \alu_unit|_~33_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & (\alu_unit|O_out[27]~12_combout  & (\alu_unit|O_out[26]~13_combout ))) # (\alu_unit|O_out[26]~2_combout  & 
// (((\alu_unit|_~37_sumout )) # (\alu_unit|O_out[27]~12_combout ))) ) ) ) # ( \data_mem|Equal2~4_combout  & ( !\alu_unit|_~33_sumout  & ( (\alu_unit|O_out[26]~13_combout  & (((\alu_unit|O_out[26]~2_combout  & \alu_unit|_~37_sumout )) # 
// (\alu_unit|O_out[27]~12_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[26]~2_combout ),
	.datab(!\alu_unit|O_out[27]~12_combout ),
	.datac(!\alu_unit|O_out[26]~13_combout ),
	.datad(!\alu_unit|_~37_sumout ),
	.datae(!\data_mem|Equal2~4_combout ),
	.dataf(!\alu_unit|_~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal2~5 .extended_lut = "off";
defparam \data_mem|Equal2~5 .lut_mask = 64'h0000030700001357;
defparam \data_mem|Equal2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N54
cyclonev_lcell_comb \data_mem|Equal1~0 (
// Equation(s):
// \data_mem|Equal1~0_combout  = ( \alu_unit|O_out[31]~4_combout  & ( \data_mem|Equal2~5_combout  & ( (\data_mem|Equal2~7_combout  & (\data_mem|Equal2~0_combout  & (\data_mem|Equal2~9_combout  & \data_mem|Equal2~1_combout ))) ) ) )

	.dataa(!\data_mem|Equal2~7_combout ),
	.datab(!\data_mem|Equal2~0_combout ),
	.datac(!\data_mem|Equal2~9_combout ),
	.datad(!\data_mem|Equal2~1_combout ),
	.datae(!\alu_unit|O_out[31]~4_combout ),
	.dataf(!\data_mem|Equal2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal1~0 .extended_lut = "off";
defparam \data_mem|Equal1~0 .lut_mask = 64'h0000000000000001;
defparam \data_mem|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N42
cyclonev_lcell_comb \write_data_mux|y[9]~40 (
// Equation(s):
// \write_data_mux|y[9]~40_combout  = ( \write_data_mux|y[0]~6_combout  & ( \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1  & ( ((!\CU|Decoder0~0_combout  & ((\alu_unit|O_out[9]~50_combout ))) # (\CU|Decoder0~0_combout  & 
// (\data_mem|Equal1~0_combout ))) # (\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1  & ( (!\CU|Decoder0~0_combout  & 
// ((\alu_unit|O_out[9]~50_combout ))) # (\CU|Decoder0~0_combout  & (\data_mem|Equal1~0_combout )) ) ) ) # ( \write_data_mux|y[0]~6_combout  & ( !\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1  & ( ((\alu_unit|O_out[9]~50_combout  & 
// !\CU|Decoder0~0_combout )) # (\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( !\write_data_mux|y[0]~6_combout  & ( !\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1  & ( (\alu_unit|O_out[9]~50_combout  & 
// !\CU|Decoder0~0_combout ) ) ) )

	.dataa(!\data_mem|Equal1~0_combout ),
	.datab(!\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\alu_unit|O_out[9]~50_combout ),
	.datad(!\CU|Decoder0~0_combout ),
	.datae(!\write_data_mux|y[0]~6_combout ),
	.dataf(!\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[9]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[9]~40 .extended_lut = "off";
defparam \write_data_mux|y[9]~40 .lut_mask = 64'h0F003F330F553F77;
defparam \write_data_mux|y[9]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N6
cyclonev_lcell_comb \register_file|r_data1[7]~28 (
// Equation(s):
// \register_file|r_data1[7]~28_combout  = ( \register_file|regs_rtl_0_bypass [18] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a7  & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0_bypass [18] & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a7  & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])))) ) ) ) # ( \register_file|regs_rtl_0_bypass 
// [18] & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a7  & ( (\register_file|regs~2_combout  & (\instruction_memory|out [15] & (!\register_file|regs_rtl_0_bypass [10] $ (\register_file|regs_rtl_0_bypass [9])))) ) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs~2_combout ),
	.datac(!\register_file|regs_rtl_0_bypass [9]),
	.datad(!\instruction_memory|out [15]),
	.datae(!\register_file|regs_rtl_0_bypass [18]),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[7]~28 .extended_lut = "off";
defparam \register_file|r_data1[7]~28 .lut_mask = 64'h0000002100DE00FF;
defparam \register_file|r_data1[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N24
cyclonev_lcell_comb \alu_unit|O_out[7]~57 (
// Equation(s):
// \alu_unit|O_out[7]~57_combout  = ( !\alu_unit|O_out[26]~1_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (((\alu_unit|_~97_sumout )))) # (\alu_unit|O_out[26]~0_combout  & ((((\register_file|r_data1[7]~28_combout ))))) ) ) # ( 
// \alu_unit|O_out[26]~1_combout  & ( (!\alu_unit|O_out[26]~0_combout  & ((!\CU|ALUOp[0]~1_combout  & ((!\CU|ALUOp[1]~0_combout  & (\register_file|r_data1[7]~28_combout  & \alu_b_mux|y[7]~25_combout )) # (\CU|ALUOp[1]~0_combout  & 
// (!\register_file|r_data1[7]~28_combout  $ (!\alu_b_mux|y[7]~25_combout ))))) # (\CU|ALUOp[0]~1_combout  & (!\CU|ALUOp[1]~0_combout  $ (((!\register_file|r_data1[7]~28_combout  & !\alu_b_mux|y[7]~25_combout ))))))) ) )

	.dataa(!\alu_unit|O_out[26]~0_combout ),
	.datab(!\CU|ALUOp[0]~1_combout ),
	.datac(!\CU|ALUOp[1]~0_combout ),
	.datad(!\register_file|r_data1[7]~28_combout ),
	.datae(!\alu_unit|O_out[26]~1_combout ),
	.dataf(!\alu_b_mux|y[7]~25_combout ),
	.datag(!\alu_unit|_~97_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[7]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[7]~57 .extended_lut = "on";
defparam \alu_unit|O_out[7]~57 .lut_mask = 64'h0A5F02280A5F28A0;
defparam \alu_unit|O_out[7]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N33
cyclonev_lcell_comb \alu_unit|O_out[26]~38 (
// Equation(s):
// \alu_unit|O_out[26]~38_combout  = ( !\alu_unit|O_out[26]~13_combout  & ( \alu_unit|_~33_sumout  & ( !\alu_unit|O_out[26]~2_combout  ) ) ) # ( !\alu_unit|O_out[26]~13_combout  & ( !\alu_unit|_~33_sumout  ) )

	.dataa(!\alu_unit|O_out[26]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_unit|O_out[26]~13_combout ),
	.dataf(!\alu_unit|_~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[26]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[26]~38 .extended_lut = "off";
defparam \alu_unit|O_out[26]~38 .lut_mask = 64'hFFFF0000AAAA0000;
defparam \alu_unit|O_out[26]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y14_N48
cyclonev_lcell_comb \write_data_mux|y[26]~16 (
// Equation(s):
// \write_data_mux|y[26]~16_combout  = ( \data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((!\CU|Decoder0~0_combout  & ((!\alu_unit|O_out[26]~38_combout ))) # (\CU|Decoder0~0_combout  & 
// (\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ))) # (\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( \write_data_mux|y[0]~6_combout  & ( ((!\CU|Decoder0~0_combout  & 
// !\alu_unit|O_out[26]~38_combout )) # (\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( \data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (!\CU|Decoder0~0_combout  & ((!\alu_unit|O_out[26]~38_combout ))) # 
// (\CU|Decoder0~0_combout  & (\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 )) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( !\write_data_mux|y[0]~6_combout  & ( (!\CU|Decoder0~0_combout  & !\alu_unit|O_out[26]~38_combout ) ) ) )

	.dataa(!\data_mem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\CU|Decoder0~0_combout ),
	.datac(!\alu_unit|O_out[26]~38_combout ),
	.datad(!\data_mem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\data_mem|Equal1~0_combout ),
	.dataf(!\write_data_mux|y[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[26]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[26]~16 .extended_lut = "off";
defparam \write_data_mux|y[26]~16 .lut_mask = 64'hC0C0D1D1C0FFD1FF;
defparam \write_data_mux|y[26]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y16_N32
dffeas \register_file|regs_rtl_1_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[26]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y16_N30
cyclonev_lcell_comb \register_file|r_data2[26]~12 (
// Equation(s):
// \register_file|r_data2[26]~12_combout  = ( \register_file|regs_rtl_1_bypass [37] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a26  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [37] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a26  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [37] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a26  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs_rtl_1_bypass [8]),
	.datac(!\instruction_memory|out [11]),
	.datad(!\register_file|regs~0_combout ),
	.datae(!\register_file|regs_rtl_1_bypass [37]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[26]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[26]~12 .extended_lut = "off";
defparam \register_file|r_data2[26]~12 .lut_mask = 64'h000000090F060F0F;
defparam \register_file|r_data2[26]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y13_N51
cyclonev_lcell_comb \alu_b_mux|y[26]~9 (
// Equation(s):
// \alu_b_mux|y[26]~9_combout  = ( \register_file|r_data2[26]~12_combout  & ( (\instruction_memory|out [21]) # (\CU|WideOr2~0_combout ) ) ) # ( !\register_file|r_data2[26]~12_combout  & ( (!\CU|WideOr2~0_combout  & \instruction_memory|out [21]) ) )

	.dataa(!\CU|WideOr2~0_combout ),
	.datab(gnd),
	.datac(!\instruction_memory|out [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data2[26]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[26]~9 .extended_lut = "off";
defparam \alu_b_mux|y[26]~9 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \alu_b_mux|y[26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y13_N15
cyclonev_lcell_comb \alu_unit|O_out[26]~13 (
// Equation(s):
// \alu_unit|O_out[26]~13_combout  = ( \alu_b_mux|y[26]~9_combout  & ( \register_file|r_data1[26]~16_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[1]~0_combout  & \alu_unit|O_out[26]~1_combout )) # (\alu_unit|O_out[26]~0_combout  & 
// ((!\alu_unit|O_out[26]~1_combout ))) ) ) ) # ( !\alu_b_mux|y[26]~9_combout  & ( \register_file|r_data1[26]~16_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[0]~1_combout  $ (!\CU|ALUOp[1]~0_combout )))) # 
// (\alu_unit|O_out[26]~0_combout  & (((!\alu_unit|O_out[26]~1_combout )))) ) ) ) # ( \alu_b_mux|y[26]~9_combout  & ( !\register_file|r_data1[26]~16_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout  & (!\CU|ALUOp[0]~1_combout  $ 
// (!\CU|ALUOp[1]~0_combout )))) ) ) ) # ( !\alu_b_mux|y[26]~9_combout  & ( !\register_file|r_data1[26]~16_combout  & ( (\CU|ALUOp[0]~1_combout  & (\CU|ALUOp[1]~0_combout  & (!\alu_unit|O_out[26]~0_combout  & \alu_unit|O_out[26]~1_combout ))) ) ) )

	.dataa(!\CU|ALUOp[0]~1_combout ),
	.datab(!\CU|ALUOp[1]~0_combout ),
	.datac(!\alu_unit|O_out[26]~0_combout ),
	.datad(!\alu_unit|O_out[26]~1_combout ),
	.datae(!\alu_b_mux|y[26]~9_combout ),
	.dataf(!\register_file|r_data1[26]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[26]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[26]~13 .extended_lut = "off";
defparam \alu_unit|O_out[26]~13 .lut_mask = 64'h001000600F600FC0;
defparam \alu_unit|O_out[26]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N39
cyclonev_lcell_comb \data_mem|Equal0~4 (
// Equation(s):
// \data_mem|Equal0~4_combout  = ( \alu_unit|_~45_sumout  & ( (!\alu_unit|O_out[16]~14_combout  & (!\alu_unit|O_out[26]~2_combout  & !\alu_unit|O_out[17]~15_combout )) ) ) # ( !\alu_unit|_~45_sumout  & ( (!\alu_unit|O_out[16]~14_combout  & 
// (!\alu_unit|O_out[17]~15_combout  & ((!\alu_unit|_~41_sumout ) # (!\alu_unit|O_out[26]~2_combout )))) ) )

	.dataa(!\alu_unit|O_out[16]~14_combout ),
	.datab(!\alu_unit|_~41_sumout ),
	.datac(!\alu_unit|O_out[26]~2_combout ),
	.datad(!\alu_unit|O_out[17]~15_combout ),
	.datae(gnd),
	.dataf(!\alu_unit|_~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal0~4 .extended_lut = "off";
defparam \data_mem|Equal0~4 .lut_mask = 64'hA800A800A000A000;
defparam \data_mem|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N24
cyclonev_lcell_comb \data_mem|Equal0~5 (
// Equation(s):
// \data_mem|Equal0~5_combout  = ( \alu_unit|_~33_sumout  & ( \data_mem|Equal0~4_combout  & ( (!\alu_unit|O_out[26]~13_combout  & (!\alu_unit|O_out[26]~2_combout  & !\alu_unit|O_out[27]~12_combout )) ) ) ) # ( !\alu_unit|_~33_sumout  & ( 
// \data_mem|Equal0~4_combout  & ( (!\alu_unit|O_out[26]~13_combout  & (!\alu_unit|O_out[27]~12_combout  & ((!\alu_unit|O_out[26]~2_combout ) # (!\alu_unit|_~37_sumout )))) ) ) )

	.dataa(!\alu_unit|O_out[26]~13_combout ),
	.datab(!\alu_unit|O_out[26]~2_combout ),
	.datac(!\alu_unit|_~37_sumout ),
	.datad(!\alu_unit|O_out[27]~12_combout ),
	.datae(!\alu_unit|_~33_sumout ),
	.dataf(!\data_mem|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal0~5 .extended_lut = "off";
defparam \data_mem|Equal0~5 .lut_mask = 64'h00000000A8008800;
defparam \data_mem|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N3
cyclonev_lcell_comb \write_data_mux|y[0]~6 (
// Equation(s):
// \write_data_mux|y[0]~6_combout  = ( \data_mem|Equal0~6_combout  & ( \data_mem|Equal0~8_combout  & ( (\data_mem|Equal0~5_combout  & (\data_mem|Equal0~1_combout  & (\CU|Decoder0~0_combout  & \data_mem|Equal0~3_combout ))) ) ) )

	.dataa(!\data_mem|Equal0~5_combout ),
	.datab(!\data_mem|Equal0~1_combout ),
	.datac(!\CU|Decoder0~0_combout ),
	.datad(!\data_mem|Equal0~3_combout ),
	.datae(!\data_mem|Equal0~6_combout ),
	.dataf(!\data_mem|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[0]~6 .extended_lut = "off";
defparam \write_data_mux|y[0]~6 .lut_mask = 64'h0000000000000001;
defparam \write_data_mux|y[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N0
cyclonev_lcell_comb \write_data_mux|y[8]~41 (
// Equation(s):
// \write_data_mux|y[8]~41_combout  = ( \data_mem|Equal1~0_combout  & ( \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  & ( (((\write_data_mux|y[0]~6_combout  & \data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 )) # 
// (\alu_unit|O_out[8]~52_combout )) # (\CU|Decoder0~0_combout ) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( \data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  & ( (!\write_data_mux|y[0]~6_combout  & (!\CU|Decoder0~0_combout  & 
// ((\alu_unit|O_out[8]~52_combout )))) # (\write_data_mux|y[0]~6_combout  & (((!\CU|Decoder0~0_combout  & \alu_unit|O_out[8]~52_combout )) # (\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ))) ) ) ) # ( \data_mem|Equal1~0_combout  & ( 
// !\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  & ( (!\write_data_mux|y[0]~6_combout  & (!\CU|Decoder0~0_combout  & ((\alu_unit|O_out[8]~52_combout )))) # (\write_data_mux|y[0]~6_combout  & (((!\CU|Decoder0~0_combout  & 
// \alu_unit|O_out[8]~52_combout )) # (\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ))) ) ) ) # ( !\data_mem|Equal1~0_combout  & ( !\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  & ( (!\write_data_mux|y[0]~6_combout  & 
// (!\CU|Decoder0~0_combout  & ((\alu_unit|O_out[8]~52_combout )))) # (\write_data_mux|y[0]~6_combout  & (((!\CU|Decoder0~0_combout  & \alu_unit|O_out[8]~52_combout )) # (\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ))) ) ) )

	.dataa(!\write_data_mux|y[0]~6_combout ),
	.datab(!\CU|Decoder0~0_combout ),
	.datac(!\data_mem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ),
	.datad(!\alu_unit|O_out[8]~52_combout ),
	.datae(!\data_mem|Equal1~0_combout ),
	.dataf(!\data_mem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[8]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[8]~41 .extended_lut = "off";
defparam \write_data_mux|y[8]~41 .lut_mask = 64'h05CD05CD05CD37FF;
defparam \write_data_mux|y[8]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N12
cyclonev_lcell_comb \register_file|r_data1[6]~31 (
// Equation(s):
// \register_file|r_data1[6]~31_combout  = ( \register_file|regs_rtl_0_bypass [17] & ( \register_file|regs_rtl_0|auto_generated|ram_block1a6  & ( \instruction_memory|out [15] ) ) ) # ( !\register_file|regs_rtl_0_bypass [17] & ( 
// \register_file|regs_rtl_0|auto_generated|ram_block1a6  & ( (\instruction_memory|out [15] & ((!\register_file|regs~2_combout ) # (!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])))) ) ) ) # ( \register_file|regs_rtl_0_bypass 
// [17] & ( !\register_file|regs_rtl_0|auto_generated|ram_block1a6  & ( (\instruction_memory|out [15] & (\register_file|regs~2_combout  & (!\register_file|regs_rtl_0_bypass [10] $ (\register_file|regs_rtl_0_bypass [9])))) ) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs_rtl_0_bypass [9]),
	.datac(!\instruction_memory|out [15]),
	.datad(!\register_file|regs~2_combout ),
	.datae(!\register_file|regs_rtl_0_bypass [17]),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[6]~31 .extended_lut = "off";
defparam \register_file|r_data1[6]~31 .lut_mask = 64'h000000090F060F0F;
defparam \register_file|r_data1[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N54
cyclonev_lcell_comb \alu_unit|O_out[6]~61 (
// Equation(s):
// \alu_unit|O_out[6]~61_combout  = ( !\alu_unit|O_out[26]~1_combout  & ( ((!\alu_unit|O_out[26]~0_combout  & (\alu_unit|_~93_sumout )) # (\alu_unit|O_out[26]~0_combout  & (((\register_file|r_data1[6]~31_combout ))))) ) ) # ( \alu_unit|O_out[26]~1_combout  & 
// ( (!\alu_unit|O_out[26]~0_combout  & ((!\CU|ALUOp[0]~1_combout  & ((!\CU|ALUOp[1]~0_combout  & (\register_file|r_data1[6]~31_combout  & \alu_b_mux|y[6]~24_combout )) # (\CU|ALUOp[1]~0_combout  & (!\register_file|r_data1[6]~31_combout  $ 
// (!\alu_b_mux|y[6]~24_combout ))))) # (\CU|ALUOp[0]~1_combout  & (!\CU|ALUOp[1]~0_combout  $ (((!\register_file|r_data1[6]~31_combout  & !\alu_b_mux|y[6]~24_combout ))))))) ) )

	.dataa(!\CU|ALUOp[0]~1_combout ),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\CU|ALUOp[1]~0_combout ),
	.datad(!\register_file|r_data1[6]~31_combout ),
	.datae(!\alu_unit|O_out[26]~1_combout ),
	.dataf(!\alu_b_mux|y[6]~24_combout ),
	.datag(!\alu_unit|_~93_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[6]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[6]~61 .extended_lut = "on";
defparam \alu_unit|O_out[6]~61 .lut_mask = 64'h0C3F04480C3F48C0;
defparam \alu_unit|O_out[6]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N15
cyclonev_lcell_comb \data_mem|Equal2~10 (
// Equation(s):
// \data_mem|Equal2~10_combout  = ( \data_mem|Equal2~9_combout  & ( (\data_mem|Equal2~1_combout  & (\data_mem|Equal2~0_combout  & (\data_mem|Equal2~5_combout  & \data_mem|Equal2~7_combout ))) ) )

	.dataa(!\data_mem|Equal2~1_combout ),
	.datab(!\data_mem|Equal2~0_combout ),
	.datac(!\data_mem|Equal2~5_combout ),
	.datad(!\data_mem|Equal2~7_combout ),
	.datae(gnd),
	.dataf(!\data_mem|Equal2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal2~10 .extended_lut = "off";
defparam \data_mem|Equal2~10 .lut_mask = 64'h0000000000010001;
defparam \data_mem|Equal2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N12
cyclonev_lcell_comb \write_data_mux|y[2]~24 (
// Equation(s):
// \write_data_mux|y[2]~24_combout  = ( \data_mem|Equal2~10_combout  & ( (\CU|Decoder0~0_combout  & \alu_unit|O_out[31]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CU|Decoder0~0_combout ),
	.datad(!\alu_unit|O_out[31]~4_combout ),
	.datae(gnd),
	.dataf(!\data_mem|Equal2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[2]~24 .extended_lut = "off";
defparam \write_data_mux|y[2]~24 .lut_mask = 64'h00000000000F000F;
defparam \write_data_mux|y[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N4
cyclonev_io_ibuf \serial_in[7]~input (
	.i(serial_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[7]~input_o ));
// synopsys translate_off
defparam \serial_in[7]~input .bus_hold = "false";
defparam \serial_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N36
cyclonev_lcell_comb \write_data_mux|y[7]~38 (
// Equation(s):
// \write_data_mux|y[7]~38_combout  = ( \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7  & ( \serial_in[7]~input_o  ) ) # ( !\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7  & ( \serial_in[7]~input_o  & ( (\data_mem|Equal2~10_combout  & 
// (((!\CU|Decoder0~0_combout ) # (\write_data_mux|y[7]~23_combout )) # (\alu_unit|O_out[31]~4_combout ))) ) ) ) # ( \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7  & ( !\serial_in[7]~input_o  & ( (!\data_mem|Equal2~10_combout ) # 
// ((!\alu_unit|O_out[31]~4_combout  & (\CU|Decoder0~0_combout  & !\write_data_mux|y[7]~23_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[31]~4_combout ),
	.datab(!\CU|Decoder0~0_combout ),
	.datac(!\write_data_mux|y[7]~23_combout ),
	.datad(!\data_mem|Equal2~10_combout ),
	.datae(!\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\serial_in[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[7]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[7]~38 .extended_lut = "off";
defparam \write_data_mux|y[7]~38 .lut_mask = 64'h0000FF2000DFFFFF;
defparam \write_data_mux|y[7]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N21
cyclonev_lcell_comb \write_data_mux|y[7]~39 (
// Equation(s):
// \write_data_mux|y[7]~39_combout  = ( \write_data_mux|y[2]~24_combout  & ( \write_data_mux|y[7]~38_combout  & ( (((\alu_unit|O_out[7]~57_combout  & !\CU|Decoder0~0_combout )) # (\write_data_mux|y[2]~26_combout )) # 
// (\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\write_data_mux|y[2]~24_combout  & ( \write_data_mux|y[7]~38_combout  & ( ((\alu_unit|O_out[7]~57_combout  & !\CU|Decoder0~0_combout )) # (\write_data_mux|y[2]~26_combout ) ) ) ) # ( 
// \write_data_mux|y[2]~24_combout  & ( !\write_data_mux|y[7]~38_combout  & ( ((\alu_unit|O_out[7]~57_combout  & !\CU|Decoder0~0_combout )) # (\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( !\write_data_mux|y[2]~24_combout  & ( 
// !\write_data_mux|y[7]~38_combout  & ( (\alu_unit|O_out[7]~57_combout  & !\CU|Decoder0~0_combout ) ) ) )

	.dataa(!\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\alu_unit|O_out[7]~57_combout ),
	.datac(!\write_data_mux|y[2]~26_combout ),
	.datad(!\CU|Decoder0~0_combout ),
	.datae(!\write_data_mux|y[2]~24_combout ),
	.dataf(!\write_data_mux|y[7]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[7]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[7]~39 .extended_lut = "off";
defparam \write_data_mux|y[7]~39 .lut_mask = 64'h330077553F0F7F5F;
defparam \write_data_mux|y[7]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N45
cyclonev_lcell_comb \register_file|r_data2[4]~24 (
// Equation(s):
// \register_file|r_data2[4]~24_combout  = ( \register_file|regs_rtl_1_bypass [15] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a4  & ( \instruction_memory|out [11] ) ) ) # ( !\register_file|regs_rtl_1_bypass [15] & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a4  & ( (\instruction_memory|out [11] & ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8])))) ) ) ) # ( \register_file|regs_rtl_1_bypass 
// [15] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a4  & ( (\instruction_memory|out [11] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\instruction_memory|out [11]),
	.datab(!\register_file|regs_rtl_1_bypass [7]),
	.datac(!\register_file|regs_rtl_1_bypass [8]),
	.datad(!\register_file|regs~0_combout ),
	.datae(!\register_file|regs_rtl_1_bypass [15]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[4]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[4]~24 .extended_lut = "off";
defparam \register_file|r_data2[4]~24 .lut_mask = 64'h0000004155145555;
defparam \register_file|r_data2[4]~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N38
cyclonev_io_ibuf \serial_in[6]~input (
	.i(serial_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[6]~input_o ));
// synopsys translate_off
defparam \serial_in[6]~input .bus_hold = "false";
defparam \serial_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N21
cyclonev_lcell_comb \write_data_mux|y[6]~36 (
// Equation(s):
// \write_data_mux|y[6]~36_combout  = ( \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  & ( \alu_unit|O_out[31]~4_combout  & ( (!\data_mem|Equal2~10_combout ) # (\serial_in[6]~input_o ) ) ) ) # ( 
// !\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  & ( \alu_unit|O_out[31]~4_combout  & ( (\serial_in[6]~input_o  & \data_mem|Equal2~10_combout ) ) ) ) # ( \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  & ( 
// !\alu_unit|O_out[31]~4_combout  & ( ((!\data_mem|Equal2~10_combout ) # ((!\write_data_mux|y[7]~23_combout  & \CU|Decoder0~0_combout ))) # (\serial_in[6]~input_o ) ) ) ) # ( !\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  & ( 
// !\alu_unit|O_out[31]~4_combout  & ( (\serial_in[6]~input_o  & (\data_mem|Equal2~10_combout  & ((!\CU|Decoder0~0_combout ) # (\write_data_mux|y[7]~23_combout )))) ) ) )

	.dataa(!\serial_in[6]~input_o ),
	.datab(!\write_data_mux|y[7]~23_combout ),
	.datac(!\data_mem|Equal2~10_combout ),
	.datad(!\CU|Decoder0~0_combout ),
	.datae(!\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\alu_unit|O_out[31]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[6]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[6]~36 .extended_lut = "off";
defparam \write_data_mux|y[6]~36 .lut_mask = 64'h0501F5FD0505F5F5;
defparam \write_data_mux|y[6]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N48
cyclonev_lcell_comb \write_data_mux|y[6]~37 (
// Equation(s):
// \write_data_mux|y[6]~37_combout  = ( \write_data_mux|y[6]~36_combout  & ( \write_data_mux|y[2]~26_combout  ) ) # ( !\write_data_mux|y[6]~36_combout  & ( \write_data_mux|y[2]~26_combout  & ( (!\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6  & 
// (!\CU|Decoder0~0_combout  & ((\alu_unit|O_out[6]~61_combout )))) # (\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6  & (((!\CU|Decoder0~0_combout  & \alu_unit|O_out[6]~61_combout )) # (\write_data_mux|y[2]~24_combout ))) ) ) ) # ( 
// \write_data_mux|y[6]~36_combout  & ( !\write_data_mux|y[2]~26_combout  & ( (!\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6  & (!\CU|Decoder0~0_combout  & ((\alu_unit|O_out[6]~61_combout )))) # 
// (\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6  & (((!\CU|Decoder0~0_combout  & \alu_unit|O_out[6]~61_combout )) # (\write_data_mux|y[2]~24_combout ))) ) ) ) # ( !\write_data_mux|y[6]~36_combout  & ( !\write_data_mux|y[2]~26_combout  & ( 
// (!\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6  & (!\CU|Decoder0~0_combout  & ((\alu_unit|O_out[6]~61_combout )))) # (\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6  & (((!\CU|Decoder0~0_combout  & \alu_unit|O_out[6]~61_combout 
// )) # (\write_data_mux|y[2]~24_combout ))) ) ) )

	.dataa(!\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\CU|Decoder0~0_combout ),
	.datac(!\write_data_mux|y[2]~24_combout ),
	.datad(!\alu_unit|O_out[6]~61_combout ),
	.datae(!\write_data_mux|y[6]~36_combout ),
	.dataf(!\write_data_mux|y[2]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[6]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[6]~37 .extended_lut = "off";
defparam \write_data_mux|y[6]~37 .lut_mask = 64'h05CD05CD05CDFFFF;
defparam \write_data_mux|y[6]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y16_N42
cyclonev_lcell_comb \alu_b_mux|y[5]~19 (
// Equation(s):
// \alu_b_mux|y[5]~19_combout  = ( \instruction_memory|out [2] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a5  & ( \instruction_memory|out [29] ) ) ) # ( !\instruction_memory|out [2] & ( \register_file|regs_rtl_1|auto_generated|ram_block1a5  & ( 
// (!\instruction_memory|out [5] & (((\register_file|r_data2[0]~1_combout ) # (\register_file|r_data2[5]~25_combout )))) # (\instruction_memory|out [5] & (\instruction_memory|out [29])) ) ) ) # ( \instruction_memory|out [2] & ( 
// !\register_file|regs_rtl_1|auto_generated|ram_block1a5  & ( \instruction_memory|out [29] ) ) ) # ( !\instruction_memory|out [2] & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a5  & ( (!\instruction_memory|out [5] & 
// ((\register_file|r_data2[5]~25_combout ))) # (\instruction_memory|out [5] & (\instruction_memory|out [29])) ) ) )

	.dataa(!\instruction_memory|out [29]),
	.datab(!\register_file|r_data2[5]~25_combout ),
	.datac(!\instruction_memory|out [5]),
	.datad(!\register_file|r_data2[0]~1_combout ),
	.datae(!\instruction_memory|out [2]),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_b_mux|y[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_b_mux|y[5]~19 .extended_lut = "off";
defparam \alu_b_mux|y[5]~19 .lut_mask = 64'h3535555535F55555;
defparam \alu_b_mux|y[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N6
cyclonev_lcell_comb \alu_unit|O_out[5]~65 (
// Equation(s):
// \alu_unit|O_out[5]~65_combout  = ( !\alu_unit|O_out[26]~1_combout  & ( (!\alu_unit|O_out[26]~0_combout  & (((\alu_unit|_~89_sumout )))) # (\alu_unit|O_out[26]~0_combout  & ((((\register_file|r_data1[5]~30_combout ))))) ) ) # ( 
// \alu_unit|O_out[26]~1_combout  & ( (!\alu_unit|O_out[26]~0_combout  & ((!\CU|ALUOp[0]~1_combout  & ((!\CU|ALUOp[1]~0_combout  & (\alu_b_mux|y[5]~19_combout  & \register_file|r_data1[5]~30_combout )) # (\CU|ALUOp[1]~0_combout  & 
// (!\alu_b_mux|y[5]~19_combout  $ (!\register_file|r_data1[5]~30_combout ))))) # (\CU|ALUOp[0]~1_combout  & (!\CU|ALUOp[1]~0_combout  $ (((!\alu_b_mux|y[5]~19_combout  & !\register_file|r_data1[5]~30_combout ))))))) ) )

	.dataa(!\alu_unit|O_out[26]~0_combout ),
	.datab(!\CU|ALUOp[0]~1_combout ),
	.datac(!\CU|ALUOp[1]~0_combout ),
	.datad(!\alu_b_mux|y[5]~19_combout ),
	.datae(!\alu_unit|O_out[26]~1_combout ),
	.dataf(!\register_file|r_data1[5]~30_combout ),
	.datag(!\alu_unit|_~89_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[5]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[5]~65 .extended_lut = "on";
defparam \alu_unit|O_out[5]~65 .lut_mask = 64'h0A0A02285F5F28A0;
defparam \alu_unit|O_out[5]~65 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N21
cyclonev_io_ibuf \serial_in[5]~input (
	.i(serial_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[5]~input_o ));
// synopsys translate_off
defparam \serial_in[5]~input .bus_hold = "false";
defparam \serial_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N45
cyclonev_lcell_comb \write_data_mux|y[5]~34 (
// Equation(s):
// \write_data_mux|y[5]~34_combout  = ( \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5  & ( \serial_in[5]~input_o  ) ) # ( !\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5  & ( \serial_in[5]~input_o  & ( (\data_mem|Equal2~10_combout  & 
// (((!\CU|Decoder0~0_combout ) # (\alu_unit|O_out[31]~4_combout )) # (\write_data_mux|y[7]~23_combout ))) ) ) ) # ( \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5  & ( !\serial_in[5]~input_o  & ( (!\data_mem|Equal2~10_combout ) # 
// ((!\write_data_mux|y[7]~23_combout  & (\CU|Decoder0~0_combout  & !\alu_unit|O_out[31]~4_combout ))) ) ) )

	.dataa(!\write_data_mux|y[7]~23_combout ),
	.datab(!\data_mem|Equal2~10_combout ),
	.datac(!\CU|Decoder0~0_combout ),
	.datad(!\alu_unit|O_out[31]~4_combout ),
	.datae(!\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\serial_in[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[5]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[5]~34 .extended_lut = "off";
defparam \write_data_mux|y[5]~34 .lut_mask = 64'h0000CECC3133FFFF;
defparam \write_data_mux|y[5]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y15_N33
cyclonev_lcell_comb \write_data_mux|y[5]~35 (
// Equation(s):
// \write_data_mux|y[5]~35_combout  = ( \write_data_mux|y[2]~24_combout  & ( \write_data_mux|y[5]~34_combout  & ( (((!\CU|Decoder0~0_combout  & \alu_unit|O_out[5]~65_combout )) # (\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 )) # 
// (\write_data_mux|y[2]~26_combout ) ) ) ) # ( !\write_data_mux|y[2]~24_combout  & ( \write_data_mux|y[5]~34_combout  & ( ((!\CU|Decoder0~0_combout  & \alu_unit|O_out[5]~65_combout )) # (\write_data_mux|y[2]~26_combout ) ) ) ) # ( 
// \write_data_mux|y[2]~24_combout  & ( !\write_data_mux|y[5]~34_combout  & ( ((!\CU|Decoder0~0_combout  & \alu_unit|O_out[5]~65_combout )) # (\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ) ) ) ) # ( !\write_data_mux|y[2]~24_combout  & ( 
// !\write_data_mux|y[5]~34_combout  & ( (!\CU|Decoder0~0_combout  & \alu_unit|O_out[5]~65_combout ) ) ) )

	.dataa(!\CU|Decoder0~0_combout ),
	.datab(!\alu_unit|O_out[5]~65_combout ),
	.datac(!\write_data_mux|y[2]~26_combout ),
	.datad(!\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 ),
	.datae(!\write_data_mux|y[2]~24_combout ),
	.dataf(!\write_data_mux|y[5]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[5]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[5]~35 .extended_lut = "off";
defparam \write_data_mux|y[5]~35 .lut_mask = 64'h222222FF2F2F2FFF;
defparam \write_data_mux|y[5]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N51
cyclonev_lcell_comb \register_file|r_data1[4]~32 (
// Equation(s):
// \register_file|r_data1[4]~32_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a4  & ( (!\register_file|regs~2_combout ) # ((!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])) # 
// (\register_file|regs_rtl_0_bypass [15])) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a4  & ( (\register_file|regs~2_combout  & (\register_file|regs_rtl_0_bypass [15] & (!\register_file|regs_rtl_0_bypass [10] $ 
// (\register_file|regs_rtl_0_bypass [9])))) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs~2_combout ),
	.datac(!\register_file|regs_rtl_0_bypass [9]),
	.datad(!\register_file|regs_rtl_0_bypass [15]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[4]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[4]~32 .extended_lut = "off";
defparam \register_file|r_data1[4]~32 .lut_mask = 64'h00210021DEFFDEFF;
defparam \register_file|r_data1[4]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N6
cyclonev_lcell_comb \alu_unit|O_out[4]~47 (
// Equation(s):
// \alu_unit|O_out[4]~47_combout  = ( \alu_b_mux|y[4]~23_combout  & ( !\CU|ALUOp[1]~0_combout  $ (((!\CU|ALUOp[0]~1_combout  & ((!\instruction_memory|out [15]) # (!\register_file|r_data1[4]~32_combout ))))) ) ) # ( !\alu_b_mux|y[4]~23_combout  & ( 
// (!\CU|ALUOp[0]~1_combout  & (\instruction_memory|out [15] & (\CU|ALUOp[1]~0_combout  & \register_file|r_data1[4]~32_combout ))) # (\CU|ALUOp[0]~1_combout  & (!\CU|ALUOp[1]~0_combout  $ (((!\instruction_memory|out [15]) # 
// (!\register_file|r_data1[4]~32_combout ))))) ) )

	.dataa(!\instruction_memory|out [15]),
	.datab(!\CU|ALUOp[0]~1_combout ),
	.datac(!\CU|ALUOp[1]~0_combout ),
	.datad(!\register_file|r_data1[4]~32_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|y[4]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[4]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[4]~47 .extended_lut = "off";
defparam \alu_unit|O_out[4]~47 .lut_mask = 64'h031603163C783C78;
defparam \alu_unit|O_out[4]~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y14_N42
cyclonev_lcell_comb \alu_unit|O_out[4]~48 (
// Equation(s):
// \alu_unit|O_out[4]~48_combout  = ( \alu_unit|O_out[4]~47_combout  & ( \alu_unit|_~85_sumout  & ( (!\alu_unit|O_out[26]~0_combout ) # ((!\alu_unit|O_out[26]~1_combout  & (\register_file|r_data1[4]~32_combout  & \instruction_memory|out [15]))) ) ) ) # ( 
// !\alu_unit|O_out[4]~47_combout  & ( \alu_unit|_~85_sumout  & ( (!\alu_unit|O_out[26]~1_combout  & ((!\alu_unit|O_out[26]~0_combout ) # ((\register_file|r_data1[4]~32_combout  & \instruction_memory|out [15])))) ) ) ) # ( \alu_unit|O_out[4]~47_combout  & ( 
// !\alu_unit|_~85_sumout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[26]~1_combout )) # (\alu_unit|O_out[26]~0_combout  & (!\alu_unit|O_out[26]~1_combout  & (\register_file|r_data1[4]~32_combout  & \instruction_memory|out [15]))) ) ) ) # ( 
// !\alu_unit|O_out[4]~47_combout  & ( !\alu_unit|_~85_sumout  & ( (\alu_unit|O_out[26]~0_combout  & (!\alu_unit|O_out[26]~1_combout  & (\register_file|r_data1[4]~32_combout  & \instruction_memory|out [15]))) ) ) )

	.dataa(!\alu_unit|O_out[26]~0_combout ),
	.datab(!\alu_unit|O_out[26]~1_combout ),
	.datac(!\register_file|r_data1[4]~32_combout ),
	.datad(!\instruction_memory|out [15]),
	.datae(!\alu_unit|O_out[4]~47_combout ),
	.dataf(!\alu_unit|_~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[4]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[4]~48 .extended_lut = "off";
defparam \alu_unit|O_out[4]~48 .lut_mask = 64'h00042226888CAAAE;
defparam \alu_unit|O_out[4]~48 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y17_N38
cyclonev_io_ibuf \serial_in[4]~input (
	.i(serial_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[4]~input_o ));
// synopsys translate_off
defparam \serial_in[4]~input .bus_hold = "false";
defparam \serial_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N3
cyclonev_lcell_comb \write_data_mux|y[4]~32 (
// Equation(s):
// \write_data_mux|y[4]~32_combout  = ( \write_data_mux|y[7]~23_combout  & ( \alu_unit|O_out[31]~4_combout  & ( (!\data_mem|Equal2~10_combout  & ((\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (\data_mem|Equal2~10_combout  & 
// (\serial_in[4]~input_o )) ) ) ) # ( !\write_data_mux|y[7]~23_combout  & ( \alu_unit|O_out[31]~4_combout  & ( (!\data_mem|Equal2~10_combout  & ((\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (\data_mem|Equal2~10_combout  & 
// (\serial_in[4]~input_o )) ) ) ) # ( \write_data_mux|y[7]~23_combout  & ( !\alu_unit|O_out[31]~4_combout  & ( (!\data_mem|Equal2~10_combout  & ((\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (\data_mem|Equal2~10_combout  & 
// (\serial_in[4]~input_o )) ) ) ) # ( !\write_data_mux|y[7]~23_combout  & ( !\alu_unit|O_out[31]~4_combout  & ( (!\CU|Decoder0~0_combout  & ((!\data_mem|Equal2~10_combout  & ((\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # 
// (\data_mem|Equal2~10_combout  & (\serial_in[4]~input_o )))) # (\CU|Decoder0~0_combout  & (((\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout )))) ) ) )

	.dataa(!\serial_in[4]~input_o ),
	.datab(!\CU|Decoder0~0_combout ),
	.datac(!\data_mem|Equal2~10_combout ),
	.datad(!\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\write_data_mux|y[7]~23_combout ),
	.dataf(!\alu_unit|O_out[31]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[4]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[4]~32 .extended_lut = "off";
defparam \write_data_mux|y[4]~32 .lut_mask = 64'h04F705F505F505F5;
defparam \write_data_mux|y[4]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N3
cyclonev_lcell_comb \write_data_mux|y[4]~33 (
// Equation(s):
// \write_data_mux|y[4]~33_combout  = ( \write_data_mux|y[2]~24_combout  & ( \write_data_mux|y[4]~32_combout  & ( (((\alu_unit|O_out[4]~48_combout  & !\CU|Decoder0~0_combout )) # (\write_data_mux|y[2]~26_combout )) # 
// (\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ) ) ) ) # ( !\write_data_mux|y[2]~24_combout  & ( \write_data_mux|y[4]~32_combout  & ( ((\alu_unit|O_out[4]~48_combout  & !\CU|Decoder0~0_combout )) # 
// (\write_data_mux|y[2]~26_combout ) ) ) ) # ( \write_data_mux|y[2]~24_combout  & ( !\write_data_mux|y[4]~32_combout  & ( ((\alu_unit|O_out[4]~48_combout  & !\CU|Decoder0~0_combout )) # 
// (\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ) ) ) ) # ( !\write_data_mux|y[2]~24_combout  & ( !\write_data_mux|y[4]~32_combout  & ( (\alu_unit|O_out[4]~48_combout  & !\CU|Decoder0~0_combout ) ) ) )

	.dataa(!\alu_unit|O_out[4]~48_combout ),
	.datab(!\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(!\write_data_mux|y[2]~26_combout ),
	.datad(!\CU|Decoder0~0_combout ),
	.datae(!\write_data_mux|y[2]~24_combout ),
	.dataf(!\write_data_mux|y[4]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[4]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[4]~33 .extended_lut = "off";
defparam \write_data_mux|y[4]~33 .lut_mask = 64'h550077335F0F7F3F;
defparam \write_data_mux|y[4]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N21
cyclonev_lcell_comb \register_file|r_data1[3]~25 (
// Equation(s):
// \register_file|r_data1[3]~25_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a3  & ( (!\register_file|regs~2_combout ) # ((!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])) # 
// (\register_file|regs_rtl_0_bypass [14])) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a3  & ( (\register_file|regs~2_combout  & (\register_file|regs_rtl_0_bypass [14] & (!\register_file|regs_rtl_0_bypass [10] $ 
// (\register_file|regs_rtl_0_bypass [9])))) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs~2_combout ),
	.datac(!\register_file|regs_rtl_0_bypass [9]),
	.datad(!\register_file|regs_rtl_0_bypass [14]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[3]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[3]~25 .extended_lut = "off";
defparam \register_file|r_data1[3]~25 .lut_mask = 64'h00210021DEFFDEFF;
defparam \register_file|r_data1[3]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N48
cyclonev_lcell_comb \alu_unit|O_out[3]~22 (
// Equation(s):
// \alu_unit|O_out[3]~22_combout  = ( \alu_b_mux|y[3]~17_combout  & ( !\CU|ALUOp[1]~0_combout  $ (((!\CU|ALUOp[0]~1_combout  & ((!\instruction_memory|out [15]) # (!\register_file|r_data1[3]~25_combout ))))) ) ) # ( !\alu_b_mux|y[3]~17_combout  & ( 
// (!\CU|ALUOp[0]~1_combout  & (\instruction_memory|out [15] & (\CU|ALUOp[1]~0_combout  & \register_file|r_data1[3]~25_combout ))) # (\CU|ALUOp[0]~1_combout  & (!\CU|ALUOp[1]~0_combout  $ (((!\instruction_memory|out [15]) # 
// (!\register_file|r_data1[3]~25_combout ))))) ) )

	.dataa(!\instruction_memory|out [15]),
	.datab(!\CU|ALUOp[0]~1_combout ),
	.datac(!\CU|ALUOp[1]~0_combout ),
	.datad(!\register_file|r_data1[3]~25_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|y[3]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[3]~22 .extended_lut = "off";
defparam \alu_unit|O_out[3]~22 .lut_mask = 64'h031603163C783C78;
defparam \alu_unit|O_out[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y15_N30
cyclonev_lcell_comb \alu_unit|O_out[3]~23 (
// Equation(s):
// \alu_unit|O_out[3]~23_combout  = ( \register_file|r_data1[3]~25_combout  & ( \alu_unit|_~69_sumout  & ( (!\alu_unit|O_out[26]~0_combout  & (((!\alu_unit|O_out[26]~1_combout ) # (\alu_unit|O_out[3]~22_combout )))) # (\alu_unit|O_out[26]~0_combout  & 
// (\instruction_memory|out [15] & ((!\alu_unit|O_out[26]~1_combout )))) ) ) ) # ( !\register_file|r_data1[3]~25_combout  & ( \alu_unit|_~69_sumout  & ( (!\alu_unit|O_out[26]~0_combout  & ((!\alu_unit|O_out[26]~1_combout ) # (\alu_unit|O_out[3]~22_combout 
// ))) ) ) ) # ( \register_file|r_data1[3]~25_combout  & ( !\alu_unit|_~69_sumout  & ( (!\alu_unit|O_out[26]~0_combout  & (((\alu_unit|O_out[3]~22_combout  & \alu_unit|O_out[26]~1_combout )))) # (\alu_unit|O_out[26]~0_combout  & (\instruction_memory|out [15] 
// & ((!\alu_unit|O_out[26]~1_combout )))) ) ) ) # ( !\register_file|r_data1[3]~25_combout  & ( !\alu_unit|_~69_sumout  & ( (!\alu_unit|O_out[26]~0_combout  & (\alu_unit|O_out[3]~22_combout  & \alu_unit|O_out[26]~1_combout )) ) ) )

	.dataa(!\instruction_memory|out [15]),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\alu_unit|O_out[3]~22_combout ),
	.datad(!\alu_unit|O_out[26]~1_combout ),
	.datae(!\register_file|r_data1[3]~25_combout ),
	.dataf(!\alu_unit|_~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[3]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[3]~23 .extended_lut = "off";
defparam \alu_unit|O_out[3]~23 .lut_mask = 64'h000C110CCC0CDD0C;
defparam \alu_unit|O_out[3]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N57
cyclonev_lcell_comb \write_data_mux|y[7]~23 (
// Equation(s):
// \write_data_mux|y[7]~23_combout  = ( !\alu_unit|O_out[3]~23_combout  & ( \alu_unit|O_out[2]~21_combout  ) )

	.dataa(!\alu_unit|O_out[2]~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|O_out[3]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[7]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[7]~23 .extended_lut = "off";
defparam \write_data_mux|y[7]~23 .lut_mask = 64'h5555555500000000;
defparam \write_data_mux|y[7]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N6
cyclonev_lcell_comb \data_mem|Equal0~9 (
// Equation(s):
// \data_mem|Equal0~9_combout  = ( \alu_unit|O_out[20]~30_combout  & ( \alu_unit|_~5_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & (!\alu_unit|O_out[21]~11_combout  & !\alu_unit|O_out[30]~9_combout )) ) ) ) # ( \alu_unit|O_out[20]~30_combout  & ( 
// !\alu_unit|_~5_sumout  & ( (!\alu_unit|O_out[21]~11_combout  & (!\alu_unit|O_out[30]~9_combout  & ((!\alu_unit|O_out[26]~2_combout ) # (!\alu_unit|_~29_sumout )))) ) ) )

	.dataa(!\alu_unit|O_out[26]~2_combout ),
	.datab(!\alu_unit|_~29_sumout ),
	.datac(!\alu_unit|O_out[21]~11_combout ),
	.datad(!\alu_unit|O_out[30]~9_combout ),
	.datae(!\alu_unit|O_out[20]~30_combout ),
	.dataf(!\alu_unit|_~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal0~9 .extended_lut = "off";
defparam \data_mem|Equal0~9 .lut_mask = 64'h0000E0000000A000;
defparam \data_mem|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N21
cyclonev_lcell_comb \data_mem|Equal0~10 (
// Equation(s):
// \data_mem|Equal0~10_combout  = ( \data_mem|Equal0~3_combout  & ( (\data_mem|Equal0~5_combout  & (\data_mem|Equal0~6_combout  & \data_mem|Equal0~8_combout )) ) )

	.dataa(!\data_mem|Equal0~5_combout ),
	.datab(gnd),
	.datac(!\data_mem|Equal0~6_combout ),
	.datad(!\data_mem|Equal0~8_combout ),
	.datae(gnd),
	.dataf(!\data_mem|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal0~10 .extended_lut = "off";
defparam \data_mem|Equal0~10 .lut_mask = 64'h0000000000050005;
defparam \data_mem|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N30
cyclonev_lcell_comb \write_data_mux|y[2]~26 (
// Equation(s):
// \write_data_mux|y[2]~26_combout  = ( \alu_unit|O_out[31]~4_combout  & ( \data_mem|Equal0~10_combout  & ( (\CU|Decoder0~0_combout  & (\data_mem|Equal0~9_combout  & !\data_mem|Equal2~10_combout )) ) ) ) # ( !\alu_unit|O_out[31]~4_combout  & ( 
// \data_mem|Equal0~10_combout  & ( (\CU|Decoder0~0_combout  & (\write_data_mux|y[7]~23_combout  & \data_mem|Equal2~10_combout )) ) ) ) # ( !\alu_unit|O_out[31]~4_combout  & ( !\data_mem|Equal0~10_combout  & ( (\CU|Decoder0~0_combout  & 
// (\write_data_mux|y[7]~23_combout  & \data_mem|Equal2~10_combout )) ) ) )

	.dataa(!\CU|Decoder0~0_combout ),
	.datab(!\write_data_mux|y[7]~23_combout ),
	.datac(!\data_mem|Equal0~9_combout ),
	.datad(!\data_mem|Equal2~10_combout ),
	.datae(!\alu_unit|O_out[31]~4_combout ),
	.dataf(!\data_mem|Equal0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[2]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[2]~26 .extended_lut = "off";
defparam \write_data_mux|y[2]~26 .lut_mask = 64'h0011000000110500;
defparam \write_data_mux|y[2]~26 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N95
cyclonev_io_ibuf \serial_in[3]~input (
	.i(serial_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[3]~input_o ));
// synopsys translate_off
defparam \serial_in[3]~input .bus_hold = "false";
defparam \serial_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N42
cyclonev_lcell_comb \write_data_mux|y[3]~28 (
// Equation(s):
// \write_data_mux|y[3]~28_combout  = ( \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3  & ( \serial_in[3]~input_o  ) ) # ( !\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3  & ( \serial_in[3]~input_o  & ( (\data_mem|Equal2~10_combout  & 
// (((!\CU|Decoder0~0_combout ) # (\alu_unit|O_out[31]~4_combout )) # (\write_data_mux|y[7]~23_combout ))) ) ) ) # ( \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3  & ( !\serial_in[3]~input_o  & ( (!\data_mem|Equal2~10_combout ) # 
// ((!\write_data_mux|y[7]~23_combout  & (!\alu_unit|O_out[31]~4_combout  & \CU|Decoder0~0_combout ))) ) ) )

	.dataa(!\write_data_mux|y[7]~23_combout ),
	.datab(!\data_mem|Equal2~10_combout ),
	.datac(!\alu_unit|O_out[31]~4_combout ),
	.datad(!\CU|Decoder0~0_combout ),
	.datae(!\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\serial_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[3]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[3]~28 .extended_lut = "off";
defparam \write_data_mux|y[3]~28 .lut_mask = 64'h0000CCEC3313FFFF;
defparam \write_data_mux|y[3]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y17_N15
cyclonev_lcell_comb \write_data_mux|y[3]~29 (
// Equation(s):
// \write_data_mux|y[3]~29_combout  = ( \CU|Decoder0~0_combout  & ( \write_data_mux|y[3]~28_combout  & ( ((\write_data_mux|y[2]~24_combout  & \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 )) # (\write_data_mux|y[2]~26_combout ) ) ) ) # ( 
// !\CU|Decoder0~0_combout  & ( \write_data_mux|y[3]~28_combout  & ( (((\write_data_mux|y[2]~24_combout  & \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 )) # (\alu_unit|O_out[3]~23_combout )) # (\write_data_mux|y[2]~26_combout ) ) ) ) # ( 
// \CU|Decoder0~0_combout  & ( !\write_data_mux|y[3]~28_combout  & ( (\write_data_mux|y[2]~24_combout  & \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ) ) ) ) # ( !\CU|Decoder0~0_combout  & ( !\write_data_mux|y[3]~28_combout  & ( 
// ((\write_data_mux|y[2]~24_combout  & \data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 )) # (\alu_unit|O_out[3]~23_combout ) ) ) )

	.dataa(!\write_data_mux|y[2]~26_combout ),
	.datab(!\alu_unit|O_out[3]~23_combout ),
	.datac(!\write_data_mux|y[2]~24_combout ),
	.datad(!\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\CU|Decoder0~0_combout ),
	.dataf(!\write_data_mux|y[3]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[3]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[3]~29 .extended_lut = "off";
defparam \write_data_mux|y[3]~29 .lut_mask = 64'h333F000F777F555F;
defparam \write_data_mux|y[3]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N21
cyclonev_lcell_comb \register_file|r_data1[2]~24 (
// Equation(s):
// \register_file|r_data1[2]~24_combout  = ( \register_file|regs_rtl_0|auto_generated|ram_block1a2  & ( (!\register_file|regs~2_combout ) # ((!\register_file|regs_rtl_0_bypass [10] $ (!\register_file|regs_rtl_0_bypass [9])) # 
// (\register_file|regs_rtl_0_bypass [13])) ) ) # ( !\register_file|regs_rtl_0|auto_generated|ram_block1a2  & ( (\register_file|regs~2_combout  & (\register_file|regs_rtl_0_bypass [13] & (!\register_file|regs_rtl_0_bypass [10] $ 
// (\register_file|regs_rtl_0_bypass [9])))) ) )

	.dataa(!\register_file|regs_rtl_0_bypass [10]),
	.datab(!\register_file|regs~2_combout ),
	.datac(!\register_file|regs_rtl_0_bypass [9]),
	.datad(!\register_file|regs_rtl_0_bypass [13]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[2]~24 .extended_lut = "off";
defparam \register_file|r_data1[2]~24 .lut_mask = 64'h00210021DEFFDEFF;
defparam \register_file|r_data1[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y15_N42
cyclonev_lcell_comb \alu_unit|O_out[2]~20 (
// Equation(s):
// \alu_unit|O_out[2]~20_combout  = ( \alu_b_mux|y[2]~16_combout  & ( !\CU|ALUOp[1]~0_combout  $ (((!\CU|ALUOp[0]~1_combout  & ((!\register_file|r_data1[2]~24_combout ) # (!\instruction_memory|out [15]))))) ) ) # ( !\alu_b_mux|y[2]~16_combout  & ( 
// (!\CU|ALUOp[0]~1_combout  & (\register_file|r_data1[2]~24_combout  & (\instruction_memory|out [15] & \CU|ALUOp[1]~0_combout ))) # (\CU|ALUOp[0]~1_combout  & (!\CU|ALUOp[1]~0_combout  $ (((!\register_file|r_data1[2]~24_combout ) # (!\instruction_memory|out 
// [15]))))) ) )

	.dataa(!\register_file|r_data1[2]~24_combout ),
	.datab(!\instruction_memory|out [15]),
	.datac(!\CU|ALUOp[0]~1_combout ),
	.datad(!\CU|ALUOp[1]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_b_mux|y[2]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[2]~20 .extended_lut = "off";
defparam \alu_unit|O_out[2]~20 .lut_mask = 64'h011E011E1FE01FE0;
defparam \alu_unit|O_out[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y15_N12
cyclonev_lcell_comb \alu_unit|O_out[2]~21 (
// Equation(s):
// \alu_unit|O_out[2]~21_combout  = ( \alu_unit|_~65_sumout  & ( \alu_unit|O_out[2]~20_combout  & ( (!\alu_unit|O_out[26]~0_combout ) # ((\register_file|r_data1[2]~24_combout  & (!\alu_unit|O_out[26]~1_combout  & \instruction_memory|out [15]))) ) ) ) # ( 
// !\alu_unit|_~65_sumout  & ( \alu_unit|O_out[2]~20_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\register_file|r_data1[2]~24_combout  & (\alu_unit|O_out[26]~0_combout  & \instruction_memory|out [15]))) # (\alu_unit|O_out[26]~1_combout  & 
// (((!\alu_unit|O_out[26]~0_combout )))) ) ) ) # ( \alu_unit|_~65_sumout  & ( !\alu_unit|O_out[2]~20_combout  & ( (!\alu_unit|O_out[26]~1_combout  & ((!\alu_unit|O_out[26]~0_combout ) # ((\register_file|r_data1[2]~24_combout  & \instruction_memory|out 
// [15])))) ) ) ) # ( !\alu_unit|_~65_sumout  & ( !\alu_unit|O_out[2]~20_combout  & ( (\register_file|r_data1[2]~24_combout  & (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout  & \instruction_memory|out [15]))) ) ) )

	.dataa(!\register_file|r_data1[2]~24_combout ),
	.datab(!\alu_unit|O_out[26]~1_combout ),
	.datac(!\alu_unit|O_out[26]~0_combout ),
	.datad(!\instruction_memory|out [15]),
	.datae(!\alu_unit|_~65_sumout ),
	.dataf(!\alu_unit|O_out[2]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[2]~21 .extended_lut = "off";
defparam \alu_unit|O_out[2]~21 .lut_mask = 64'h0004C0C43034F0F4;
defparam \alu_unit|O_out[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N4
cyclonev_io_ibuf \serial_in[2]~input (
	.i(serial_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[2]~input_o ));
// synopsys translate_off
defparam \serial_in[2]~input .bus_hold = "false";
defparam \serial_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N39
cyclonev_lcell_comb \write_data_mux|y[2]~25 (
// Equation(s):
// \write_data_mux|y[2]~25_combout  = ( \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  & ( \serial_in[2]~input_o  ) ) # ( !\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  & ( \serial_in[2]~input_o  & ( (\data_mem|Equal2~10_combout  & 
// (((!\CU|Decoder0~0_combout ) # (\write_data_mux|y[7]~23_combout )) # (\alu_unit|O_out[31]~4_combout ))) ) ) ) # ( \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  & ( !\serial_in[2]~input_o  & ( (!\data_mem|Equal2~10_combout ) # 
// ((!\alu_unit|O_out[31]~4_combout  & (\CU|Decoder0~0_combout  & !\write_data_mux|y[7]~23_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[31]~4_combout ),
	.datab(!\CU|Decoder0~0_combout ),
	.datac(!\data_mem|Equal2~10_combout ),
	.datad(!\write_data_mux|y[7]~23_combout ),
	.datae(!\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 ),
	.dataf(!\serial_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[2]~25 .extended_lut = "off";
defparam \write_data_mux|y[2]~25 .lut_mask = 64'h0000F2F00D0FFFFF;
defparam \write_data_mux|y[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N48
cyclonev_lcell_comb \write_data_mux|y[2]~27 (
// Equation(s):
// \write_data_mux|y[2]~27_combout  = ( \write_data_mux|y[2]~24_combout  & ( \write_data_mux|y[2]~25_combout  & ( (((\alu_unit|O_out[2]~21_combout  & !\CU|Decoder0~0_combout )) # (\write_data_mux|y[2]~26_combout )) # 
// (\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( !\write_data_mux|y[2]~24_combout  & ( \write_data_mux|y[2]~25_combout  & ( ((\alu_unit|O_out[2]~21_combout  & !\CU|Decoder0~0_combout )) # (\write_data_mux|y[2]~26_combout ) ) ) ) # ( 
// \write_data_mux|y[2]~24_combout  & ( !\write_data_mux|y[2]~25_combout  & ( ((\alu_unit|O_out[2]~21_combout  & !\CU|Decoder0~0_combout )) # (\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( !\write_data_mux|y[2]~24_combout  & ( 
// !\write_data_mux|y[2]~25_combout  & ( (\alu_unit|O_out[2]~21_combout  & !\CU|Decoder0~0_combout ) ) ) )

	.dataa(!\alu_unit|O_out[2]~21_combout ),
	.datab(!\CU|Decoder0~0_combout ),
	.datac(!\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\write_data_mux|y[2]~26_combout ),
	.datae(!\write_data_mux|y[2]~24_combout ),
	.dataf(!\write_data_mux|y[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[2]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[2]~27 .extended_lut = "off";
defparam \write_data_mux|y[2]~27 .lut_mask = 64'h44444F4F44FF4FFF;
defparam \write_data_mux|y[2]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y14_N33
cyclonev_lcell_comb \register_file|r_data2[1]~21 (
// Equation(s):
// \register_file|r_data2[1]~21_combout  = ( \register_file|regs_rtl_1|auto_generated|ram_block1a1  & ( \instruction_memory|out [11] & ( ((!\register_file|regs~0_combout ) # (!\register_file|regs_rtl_1_bypass [7] $ (!\register_file|regs_rtl_1_bypass [8]))) # 
// (\register_file|regs_rtl_1_bypass [12]) ) ) ) # ( !\register_file|regs_rtl_1|auto_generated|ram_block1a1  & ( \instruction_memory|out [11] & ( (\register_file|regs_rtl_1_bypass [12] & (\register_file|regs~0_combout  & (!\register_file|regs_rtl_1_bypass 
// [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [12]),
	.datab(!\register_file|regs_rtl_1_bypass [7]),
	.datac(!\register_file|regs_rtl_1_bypass [8]),
	.datad(!\register_file|regs~0_combout ),
	.datae(!\register_file|regs_rtl_1|auto_generated|ram_block1a1 ),
	.dataf(!\instruction_memory|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[1]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[1]~21 .extended_lut = "off";
defparam \register_file|r_data2[1]~21 .lut_mask = 64'h000000000041FF7D;
defparam \register_file|r_data2[1]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y16_N54
cyclonev_lcell_comb \alu_unit|O_out[1]~45 (
// Equation(s):
// \alu_unit|O_out[1]~45_combout  = ( \register_file|r_data1[1]~26_combout  & ( !\instruction_memory|out [25] $ (((!\CU|WideOr2~0_combout ) # ((!\instruction_memory|out [24] & !\register_file|r_data2[1]~21_combout )))) ) ) # ( 
// !\register_file|r_data1[1]~26_combout  & ( (\CU|WideOr2~0_combout  & ((!\instruction_memory|out [24] & (\instruction_memory|out [25] & \register_file|r_data2[1]~21_combout )) # (\instruction_memory|out [24] & (!\instruction_memory|out [25] $ 
// (!\register_file|r_data2[1]~21_combout ))))) ) )

	.dataa(!\CU|WideOr2~0_combout ),
	.datab(!\instruction_memory|out [24]),
	.datac(!\instruction_memory|out [25]),
	.datad(!\register_file|r_data2[1]~21_combout ),
	.datae(gnd),
	.dataf(!\register_file|r_data1[1]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[1]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[1]~45 .extended_lut = "off";
defparam \alu_unit|O_out[1]~45 .lut_mask = 64'h011401141E5A1E5A;
defparam \alu_unit|O_out[1]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N18
cyclonev_lcell_comb \alu_unit|O_out[1]~46 (
// Equation(s):
// \alu_unit|O_out[1]~46_combout  = ( \register_file|r_data1[1]~26_combout  & ( \alu_unit|_~81_sumout  & ( (!\alu_unit|O_out[26]~1_combout ) # ((\alu_unit|O_out[1]~45_combout  & !\alu_unit|O_out[26]~0_combout )) ) ) ) # ( 
// !\register_file|r_data1[1]~26_combout  & ( \alu_unit|_~81_sumout  & ( (!\alu_unit|O_out[26]~0_combout  & ((!\alu_unit|O_out[26]~1_combout ) # (\alu_unit|O_out[1]~45_combout ))) ) ) ) # ( \register_file|r_data1[1]~26_combout  & ( !\alu_unit|_~81_sumout  & 
// ( (!\alu_unit|O_out[26]~1_combout  & ((\alu_unit|O_out[26]~0_combout ))) # (\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[1]~45_combout  & !\alu_unit|O_out[26]~0_combout )) ) ) ) # ( !\register_file|r_data1[1]~26_combout  & ( !\alu_unit|_~81_sumout  & 
// ( (\alu_unit|O_out[1]~45_combout  & (\alu_unit|O_out[26]~1_combout  & !\alu_unit|O_out[26]~0_combout )) ) ) )

	.dataa(!\alu_unit|O_out[1]~45_combout ),
	.datab(!\alu_unit|O_out[26]~1_combout ),
	.datac(!\alu_unit|O_out[26]~0_combout ),
	.datad(gnd),
	.datae(!\register_file|r_data1[1]~26_combout ),
	.dataf(!\alu_unit|_~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[1]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[1]~46 .extended_lut = "off";
defparam \alu_unit|O_out[1]~46 .lut_mask = 64'h10101C1CD0D0DCDC;
defparam \alu_unit|O_out[1]~46 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N38
cyclonev_io_ibuf \serial_in[1]~input (
	.i(serial_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[1]~input_o ));
// synopsys translate_off
defparam \serial_in[1]~input .bus_hold = "false";
defparam \serial_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X7_Y16_N12
cyclonev_lcell_comb \write_data_mux|y[1]~30 (
// Equation(s):
// \write_data_mux|y[1]~30_combout  = ( \data_mem|Equal2~10_combout  & ( \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( ((!\write_data_mux|y[7]~23_combout  & (!\alu_unit|O_out[31]~4_combout  & \CU|Decoder0~0_combout ))) # 
// (\serial_in[1]~input_o ) ) ) ) # ( !\data_mem|Equal2~10_combout  & ( \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout  ) ) # ( \data_mem|Equal2~10_combout  & ( !\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout  
// & ( (\serial_in[1]~input_o  & (((!\CU|Decoder0~0_combout ) # (\alu_unit|O_out[31]~4_combout )) # (\write_data_mux|y[7]~23_combout ))) ) ) )

	.dataa(!\write_data_mux|y[7]~23_combout ),
	.datab(!\serial_in[1]~input_o ),
	.datac(!\alu_unit|O_out[31]~4_combout ),
	.datad(!\CU|Decoder0~0_combout ),
	.datae(!\data_mem|Equal2~10_combout ),
	.dataf(!\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[1]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[1]~30 .extended_lut = "off";
defparam \write_data_mux|y[1]~30 .lut_mask = 64'h00003313FFFF33B3;
defparam \write_data_mux|y[1]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y16_N33
cyclonev_lcell_comb \write_data_mux|y[1]~31 (
// Equation(s):
// \write_data_mux|y[1]~31_combout  = ( \write_data_mux|y[2]~26_combout  & ( \write_data_mux|y[1]~30_combout  ) ) # ( !\write_data_mux|y[2]~26_combout  & ( \write_data_mux|y[1]~30_combout  & ( (!\CU|Decoder0~0_combout  & 
// (((\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout  & \write_data_mux|y[2]~24_combout )) # (\alu_unit|O_out[1]~46_combout ))) # (\CU|Decoder0~0_combout  & (((\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout  
// & \write_data_mux|y[2]~24_combout )))) ) ) ) # ( \write_data_mux|y[2]~26_combout  & ( !\write_data_mux|y[1]~30_combout  & ( (!\CU|Decoder0~0_combout  & (((\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout  & 
// \write_data_mux|y[2]~24_combout )) # (\alu_unit|O_out[1]~46_combout ))) # (\CU|Decoder0~0_combout  & (((\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout  & \write_data_mux|y[2]~24_combout )))) ) ) ) # ( 
// !\write_data_mux|y[2]~26_combout  & ( !\write_data_mux|y[1]~30_combout  & ( (!\CU|Decoder0~0_combout  & (((\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout  & \write_data_mux|y[2]~24_combout )) # (\alu_unit|O_out[1]~46_combout ))) # 
// (\CU|Decoder0~0_combout  & (((\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout  & \write_data_mux|y[2]~24_combout )))) ) ) )

	.dataa(!\CU|Decoder0~0_combout ),
	.datab(!\alu_unit|O_out[1]~46_combout ),
	.datac(!\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\write_data_mux|y[2]~24_combout ),
	.datae(!\write_data_mux|y[2]~26_combout ),
	.dataf(!\write_data_mux|y[1]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[1]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[1]~31 .extended_lut = "off";
defparam \write_data_mux|y[1]~31 .lut_mask = 64'h222F222F222FFFFF;
defparam \write_data_mux|y[1]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y16_N37
dffeas \register_file|regs_rtl_0_bypass[42] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\write_data_mux|y[31]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N15
cyclonev_lcell_comb \register_file|r_data1[31]~0 (
// Equation(s):
// \register_file|r_data1[31]~0_combout  = ( \register_file|regs_rtl_0_bypass [42] & ( (\register_file|regs~3_combout ) # (\register_file|regs_rtl_0|auto_generated|ram_block1a31 ) ) ) # ( !\register_file|regs_rtl_0_bypass [42] & ( 
// (\register_file|regs_rtl_0|auto_generated|ram_block1a31  & !\register_file|regs~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register_file|regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\register_file|regs~3_combout ),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_0_bypass [42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[31]~0 .extended_lut = "off";
defparam \register_file|r_data1[31]~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \register_file|r_data1[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y14_N33
cyclonev_lcell_comb \register_file|r_data1[31]~1 (
// Equation(s):
// \register_file|r_data1[31]~1_combout  = ( \register_file|r_data1[31]~0_combout  & ( \instruction_memory|out [15] ) )

	.dataa(!\instruction_memory|out [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data1[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data1[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data1[31]~1 .extended_lut = "off";
defparam \register_file|r_data1[31]~1 .lut_mask = 64'h0000000055555555;
defparam \register_file|r_data1[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y15_N54
cyclonev_lcell_comb \alu_unit|O_out[31]~3 (
// Equation(s):
// \alu_unit|O_out[31]~3_combout  = ( \register_file|r_data1[31]~1_combout  & ( \alu_b_mux|y[31]~0_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & 
// !\CU|ALUOp[1]~0_combout )) ) ) ) # ( !\register_file|r_data1[31]~1_combout  & ( \alu_b_mux|y[31]~0_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[1]~0_combout  $ (!\CU|ALUOp[0]~1_combout )))) ) ) ) # ( 
// \register_file|r_data1[31]~1_combout  & ( !\alu_b_mux|y[31]~0_combout  & ( (!\alu_unit|O_out[26]~1_combout  & (\alu_unit|O_out[26]~0_combout )) # (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (!\CU|ALUOp[1]~0_combout  $ 
// (!\CU|ALUOp[0]~1_combout )))) ) ) ) # ( !\register_file|r_data1[31]~1_combout  & ( !\alu_b_mux|y[31]~0_combout  & ( (\alu_unit|O_out[26]~1_combout  & (!\alu_unit|O_out[26]~0_combout  & (\CU|ALUOp[1]~0_combout  & \CU|ALUOp[0]~1_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[26]~1_combout ),
	.datab(!\alu_unit|O_out[26]~0_combout ),
	.datac(!\CU|ALUOp[1]~0_combout ),
	.datad(!\CU|ALUOp[0]~1_combout ),
	.datae(!\register_file|r_data1[31]~1_combout ),
	.dataf(!\alu_b_mux|y[31]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[31]~3 .extended_lut = "off";
defparam \alu_unit|O_out[31]~3 .lut_mask = 64'h0004266204406262;
defparam \alu_unit|O_out[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N33
cyclonev_lcell_comb \alu_unit|O_out[31]~4 (
// Equation(s):
// \alu_unit|O_out[31]~4_combout  = ( \alu_unit|_~1_sumout  & ( (!\alu_unit|O_out[26]~2_combout  & !\alu_unit|O_out[31]~3_combout ) ) ) # ( !\alu_unit|_~1_sumout  & ( !\alu_unit|O_out[31]~3_combout  ) )

	.dataa(!\alu_unit|O_out[26]~2_combout ),
	.datab(gnd),
	.datac(!\alu_unit|O_out[31]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_unit|_~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_unit|O_out[31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_unit|O_out[31]~4 .extended_lut = "off";
defparam \alu_unit|O_out[31]~4 .lut_mask = 64'hF0F0F0F0A0A0A0A0;
defparam \alu_unit|O_out[31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y13_N39
cyclonev_lcell_comb \data_mem|Equal2~2 (
// Equation(s):
// \data_mem|Equal2~2_combout  = ( \alu_unit|O_out[26]~2_combout  & ( (!\alu_unit|_~25_sumout  & (\alu_unit|O_out[20]~10_combout  & ((\alu_unit|_~29_sumout ) # (\alu_unit|O_out[21]~11_combout )))) # (\alu_unit|_~25_sumout  & (((\alu_unit|_~29_sumout ) # 
// (\alu_unit|O_out[21]~11_combout )))) ) ) # ( !\alu_unit|O_out[26]~2_combout  & ( (\alu_unit|O_out[20]~10_combout  & \alu_unit|O_out[21]~11_combout ) ) )

	.dataa(!\alu_unit|_~25_sumout ),
	.datab(!\alu_unit|O_out[20]~10_combout ),
	.datac(!\alu_unit|O_out[21]~11_combout ),
	.datad(!\alu_unit|_~29_sumout ),
	.datae(gnd),
	.dataf(!\alu_unit|O_out[26]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal2~2 .extended_lut = "off";
defparam \data_mem|Equal2~2 .lut_mask = 64'h0303030307770777;
defparam \data_mem|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N18
cyclonev_lcell_comb \data_mem|Equal2~8 (
// Equation(s):
// \data_mem|Equal2~8_combout  = ( \data_mem|Equal2~1_combout  & ( \data_mem|Equal2~2_combout  & ( ((\alu_unit|O_out[26]~2_combout  & \alu_unit|_~5_sumout )) # (\alu_unit|O_out[30]~9_combout ) ) ) )

	.dataa(!\alu_unit|O_out[26]~2_combout ),
	.datab(!\alu_unit|O_out[30]~9_combout ),
	.datac(!\alu_unit|_~5_sumout ),
	.datad(gnd),
	.datae(!\data_mem|Equal2~1_combout ),
	.dataf(!\data_mem|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal2~8 .extended_lut = "off";
defparam \data_mem|Equal2~8 .lut_mask = 64'h0000000000003737;
defparam \data_mem|Equal2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N15
cyclonev_lcell_comb \data_mem|stack_seg|mem3~0 (
// Equation(s):
// \data_mem|stack_seg|mem3~0_combout  = ( \data_mem|data_seg|mem3~2_combout  & ( \data_mem|Equal2~8_combout  & ( (\alu_unit|O_out[31]~4_combout  & (\data_mem|Equal2~0_combout  & (\data_mem|Equal2~7_combout  & \data_mem|Equal2~5_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[31]~4_combout ),
	.datab(!\data_mem|Equal2~0_combout ),
	.datac(!\data_mem|Equal2~7_combout ),
	.datad(!\data_mem|Equal2~5_combout ),
	.datae(!\data_mem|data_seg|mem3~2_combout ),
	.dataf(!\data_mem|Equal2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|stack_seg|mem3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|stack_seg|mem3~0 .extended_lut = "off";
defparam \data_mem|stack_seg|mem3~0 .lut_mask = 64'h0000000000000001;
defparam \data_mem|stack_seg|mem3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N55
cyclonev_io_ibuf \serial_in[0]~input (
	.i(serial_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_in[0]~input_o ));
// synopsys translate_off
defparam \serial_in[0]~input .bus_hold = "false";
defparam \serial_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N4
cyclonev_io_ibuf \serial_ready_in~input (
	.i(serial_ready_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_ready_in~input_o ));
// synopsys translate_off
defparam \serial_ready_in~input .bus_hold = "false";
defparam \serial_ready_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N55
cyclonev_io_ibuf \serial_valid_in~input (
	.i(serial_valid_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\serial_valid_in~input_o ));
// synopsys translate_off
defparam \serial_valid_in~input .bus_hold = "false";
defparam \serial_valid_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N24
cyclonev_lcell_comb \write_data_mux|y[0]~3 (
// Equation(s):
// \write_data_mux|y[0]~3_combout  = ( \serial_valid_in~input_o  & ( \alu_unit|O_out[3]~23_combout  & ( (!\alu_unit|O_out[2]~21_combout  & \serial_ready_in~input_o ) ) ) ) # ( !\serial_valid_in~input_o  & ( \alu_unit|O_out[3]~23_combout  & ( 
// (!\alu_unit|O_out[2]~21_combout  & \serial_ready_in~input_o ) ) ) ) # ( \serial_valid_in~input_o  & ( !\alu_unit|O_out[3]~23_combout  & ( (!\alu_unit|O_out[2]~21_combout ) # (\serial_in[0]~input_o ) ) ) ) # ( !\serial_valid_in~input_o  & ( 
// !\alu_unit|O_out[3]~23_combout  & ( (\alu_unit|O_out[2]~21_combout  & \serial_in[0]~input_o ) ) ) )

	.dataa(!\alu_unit|O_out[2]~21_combout ),
	.datab(!\serial_in[0]~input_o ),
	.datac(gnd),
	.datad(!\serial_ready_in~input_o ),
	.datae(!\serial_valid_in~input_o ),
	.dataf(!\alu_unit|O_out[3]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[0]~3 .extended_lut = "off";
defparam \write_data_mux|y[0]~3 .lut_mask = 64'h1111BBBB00AA00AA;
defparam \write_data_mux|y[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N54
cyclonev_lcell_comb \write_data_mux|y[0]~0 (
// Equation(s):
// \write_data_mux|y[0]~0_combout  = ( \alu_unit|O_out~25_combout  & ( \alu_unit|O_out~29_combout  & ( (!\CU|Decoder0~0_combout  & ((!\alu_unit|Equal2~0_combout  & (\alu_unit|_~73_sumout )) # (\alu_unit|Equal2~0_combout  & ((!\alu_unit|LessThan1~49_combout 
// ))))) ) ) ) # ( !\alu_unit|O_out~25_combout  & ( \alu_unit|O_out~29_combout  & ( (!\alu_unit|Equal2~0_combout  & (\alu_unit|_~73_sumout  & !\CU|Decoder0~0_combout )) ) ) ) # ( \alu_unit|O_out~25_combout  & ( !\alu_unit|O_out~29_combout  & ( 
// (!\CU|Decoder0~0_combout  & ((\alu_unit|_~73_sumout ) # (\alu_unit|Equal2~0_combout ))) ) ) ) # ( !\alu_unit|O_out~25_combout  & ( !\alu_unit|O_out~29_combout  & ( (!\CU|Decoder0~0_combout  & ((\alu_unit|_~73_sumout ) # (\alu_unit|Equal2~0_combout ))) ) ) 
// )

	.dataa(!\alu_unit|Equal2~0_combout ),
	.datab(!\alu_unit|_~73_sumout ),
	.datac(!\CU|Decoder0~0_combout ),
	.datad(!\alu_unit|LessThan1~49_combout ),
	.datae(!\alu_unit|O_out~25_combout ),
	.dataf(!\alu_unit|O_out~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[0]~0 .extended_lut = "off";
defparam \write_data_mux|y[0]~0 .lut_mask = 64'h7070707020207020;
defparam \write_data_mux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N24
cyclonev_lcell_comb \write_data_mux|y[0]~4 (
// Equation(s):
// \write_data_mux|y[0]~4_combout  = ( \CU|Decoder0~0_combout  & ( \data_mem|Equal2~7_combout  & ( (\data_mem|Equal2~0_combout  & (\data_mem|Equal2~5_combout  & (!\alu_unit|O_out[31]~4_combout  & \data_mem|Equal2~8_combout ))) ) ) )

	.dataa(!\data_mem|Equal2~0_combout ),
	.datab(!\data_mem|Equal2~5_combout ),
	.datac(!\alu_unit|O_out[31]~4_combout ),
	.datad(!\data_mem|Equal2~8_combout ),
	.datae(!\CU|Decoder0~0_combout ),
	.dataf(!\data_mem|Equal2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[0]~4 .extended_lut = "off";
defparam \write_data_mux|y[0]~4 .lut_mask = 64'h0000000000000010;
defparam \write_data_mux|y[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N42
cyclonev_lcell_comb \data_mem|Equal0~7 (
// Equation(s):
// \data_mem|Equal0~7_combout  = ( \alu_unit|_~9_sumout  & ( !\alu_unit|O_out[24]~5_combout  & ( (!\alu_unit|O_out[25]~6_combout  & (\data_mem|Equal0~6_combout  & !\alu_unit|O_out[26]~2_combout )) ) ) ) # ( !\alu_unit|_~9_sumout  & ( 
// !\alu_unit|O_out[24]~5_combout  & ( (!\alu_unit|O_out[25]~6_combout  & (\data_mem|Equal0~6_combout  & ((!\alu_unit|O_out[26]~2_combout ) # (!\alu_unit|_~13_sumout )))) ) ) )

	.dataa(!\alu_unit|O_out[25]~6_combout ),
	.datab(!\data_mem|Equal0~6_combout ),
	.datac(!\alu_unit|O_out[26]~2_combout ),
	.datad(!\alu_unit|_~13_sumout ),
	.datae(!\alu_unit|_~9_sumout ),
	.dataf(!\alu_unit|O_out[24]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal0~7 .extended_lut = "off";
defparam \data_mem|Equal0~7 .lut_mask = 64'h2220202000000000;
defparam \data_mem|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N0
cyclonev_lcell_comb \write_data_mux|y[0]~2 (
// Equation(s):
// \write_data_mux|y[0]~2_combout  = ( \data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \data_mem|Equal0~7_combout  & ( (\data_mem|Equal0~5_combout  & (\data_mem|Equal0~1_combout  & (\data_mem|Equal0~3_combout  & 
// \CU|Decoder0~0_combout ))) ) ) )

	.dataa(!\data_mem|Equal0~5_combout ),
	.datab(!\data_mem|Equal0~1_combout ),
	.datac(!\data_mem|Equal0~3_combout ),
	.datad(!\CU|Decoder0~0_combout ),
	.datae(!\data_mem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\data_mem|Equal0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[0]~2 .extended_lut = "off";
defparam \write_data_mux|y[0]~2 .lut_mask = 64'h0000000000000001;
defparam \write_data_mux|y[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y17_N6
cyclonev_lcell_comb \write_data_mux|y[0]~1 (
// Equation(s):
// \write_data_mux|y[0]~1_combout  = ( \data_mem|Equal2~5_combout  & ( \data_mem|Equal2~8_combout  & ( (\CU|Decoder0~0_combout  & (\data_mem|Equal2~0_combout  & (\alu_unit|O_out[31]~4_combout  & \data_mem|Equal2~7_combout ))) ) ) )

	.dataa(!\CU|Decoder0~0_combout ),
	.datab(!\data_mem|Equal2~0_combout ),
	.datac(!\alu_unit|O_out[31]~4_combout ),
	.datad(!\data_mem|Equal2~7_combout ),
	.datae(!\data_mem|Equal2~5_combout ),
	.dataf(!\data_mem|Equal2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[0]~1 .extended_lut = "off";
defparam \write_data_mux|y[0]~1 .lut_mask = 64'h0000000000000001;
defparam \write_data_mux|y[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y13_N9
cyclonev_lcell_comb \write_data_mux|y[0]~5 (
// Equation(s):
// \write_data_mux|y[0]~5_combout  = ( \write_data_mux|y[0]~2_combout  & ( \write_data_mux|y[0]~1_combout  ) ) # ( !\write_data_mux|y[0]~2_combout  & ( \write_data_mux|y[0]~1_combout  & ( (((\write_data_mux|y[0]~3_combout  & \write_data_mux|y[0]~4_combout )) 
// # (\write_data_mux|y[0]~0_combout )) # (\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( \write_data_mux|y[0]~2_combout  & ( !\write_data_mux|y[0]~1_combout  ) ) # ( !\write_data_mux|y[0]~2_combout  & ( 
// !\write_data_mux|y[0]~1_combout  & ( ((\write_data_mux|y[0]~3_combout  & \write_data_mux|y[0]~4_combout )) # (\write_data_mux|y[0]~0_combout ) ) ) )

	.dataa(!\data_mem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\write_data_mux|y[0]~3_combout ),
	.datac(!\write_data_mux|y[0]~0_combout ),
	.datad(!\write_data_mux|y[0]~4_combout ),
	.datae(!\write_data_mux|y[0]~2_combout ),
	.dataf(!\write_data_mux|y[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\write_data_mux|y[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \write_data_mux|y[0]~5 .extended_lut = "off";
defparam \write_data_mux|y[0]~5 .lut_mask = 64'h0F3FFFFF5F7FFFFF;
defparam \write_data_mux|y[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y16_N41
dffeas \register_file|regs_rtl_1_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data_mux|y[0]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register_file|regs_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \register_file|regs_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \register_file|regs_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y16_N18
cyclonev_lcell_comb \register_file|r_data2[0]~0 (
// Equation(s):
// \register_file|r_data2[0]~0_combout  = ( \register_file|regs_rtl_1_bypass [11] & ( (\register_file|regs~0_combout  & (\instruction_memory|out [11] & (!\register_file|regs_rtl_1_bypass [7] $ (\register_file|regs_rtl_1_bypass [8])))) ) )

	.dataa(!\register_file|regs_rtl_1_bypass [7]),
	.datab(!\register_file|regs~0_combout ),
	.datac(!\instruction_memory|out [11]),
	.datad(!\register_file|regs_rtl_1_bypass [8]),
	.datae(gnd),
	.dataf(!\register_file|regs_rtl_1_bypass [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[0]~0 .extended_lut = "off";
defparam \register_file|r_data2[0]~0 .lut_mask = 64'h0000000002010201;
defparam \register_file|r_data2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y16_N12
cyclonev_lcell_comb \register_file|r_data2[0]~2 (
// Equation(s):
// \register_file|r_data2[0]~2_combout  = ( \register_file|r_data2[0]~0_combout  & ( \register_file|regs_rtl_1|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\register_file|r_data2[0]~0_combout  & ( 
// \register_file|regs_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( \register_file|r_data2[0]~1_combout  ) ) ) # ( \register_file|r_data2[0]~0_combout  & ( !\register_file|regs_rtl_1|auto_generated|ram_block1a0~portbdataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\register_file|r_data2[0]~1_combout ),
	.datad(gnd),
	.datae(!\register_file|r_data2[0]~0_combout ),
	.dataf(!\register_file|regs_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register_file|r_data2[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register_file|r_data2[0]~2 .extended_lut = "off";
defparam \register_file|r_data2[0]~2 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \register_file|r_data2[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y17_N24
cyclonev_lcell_comb \data_mem|ser|sbyte[0]~feeder (
// Equation(s):
// \data_mem|ser|sbyte[0]~feeder_combout  = ( \register_file|r_data2[0]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ser|sbyte[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ser|sbyte[0]~feeder .extended_lut = "off";
defparam \data_mem|ser|sbyte[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_mem|ser|sbyte[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N24
cyclonev_lcell_comb \data_mem|Equal2~3 (
// Equation(s):
// \data_mem|Equal2~3_combout  = ( \data_mem|Equal2~1_combout  & ( \data_mem|Equal2~2_combout  & ( (\data_mem|Equal2~0_combout  & (((\alu_unit|O_out[26]~2_combout  & \alu_unit|_~5_sumout )) # (\alu_unit|O_out[30]~9_combout ))) ) ) )

	.dataa(!\alu_unit|O_out[26]~2_combout ),
	.datab(!\alu_unit|O_out[30]~9_combout ),
	.datac(!\alu_unit|_~5_sumout ),
	.datad(!\data_mem|Equal2~0_combout ),
	.datae(!\data_mem|Equal2~1_combout ),
	.dataf(!\data_mem|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|Equal2~3 .extended_lut = "off";
defparam \data_mem|Equal2~3 .lut_mask = 64'h0000000000000037;
defparam \data_mem|Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N9
cyclonev_lcell_comb \data_mem|ser|sbyte~0 (
// Equation(s):
// \data_mem|ser|sbyte~0_combout  = (\instruction_memory|out [5] & (\instruction_memory|out [2] & (\alu_unit|O_out[3]~23_combout  & \alu_unit|O_out[2]~21_combout )))

	.dataa(!\instruction_memory|out [5]),
	.datab(!\instruction_memory|out [2]),
	.datac(!\alu_unit|O_out[3]~23_combout ),
	.datad(!\alu_unit|O_out[2]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ser|sbyte~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ser|sbyte~0 .extended_lut = "off";
defparam \data_mem|ser|sbyte~0 .lut_mask = 64'h0001000100010001;
defparam \data_mem|ser|sbyte~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y17_N0
cyclonev_lcell_comb \data_mem|ser|sbyte[3]~1 (
// Equation(s):
// \data_mem|ser|sbyte[3]~1_combout  = ( \data_mem|Equal2~7_combout  & ( \data_mem|Equal2~5_combout  & ( ((\data_mem|Equal2~3_combout  & (\data_mem|ser|sbyte~0_combout  & !\alu_unit|O_out[31]~4_combout ))) # (\reset~input_o ) ) ) ) # ( 
// !\data_mem|Equal2~7_combout  & ( \data_mem|Equal2~5_combout  & ( \reset~input_o  ) ) ) # ( \data_mem|Equal2~7_combout  & ( !\data_mem|Equal2~5_combout  & ( \reset~input_o  ) ) ) # ( !\data_mem|Equal2~7_combout  & ( !\data_mem|Equal2~5_combout  & ( 
// \reset~input_o  ) ) )

	.dataa(!\data_mem|Equal2~3_combout ),
	.datab(!\data_mem|ser|sbyte~0_combout ),
	.datac(!\reset~input_o ),
	.datad(!\alu_unit|O_out[31]~4_combout ),
	.datae(!\data_mem|Equal2~7_combout ),
	.dataf(!\data_mem|Equal2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ser|sbyte[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ser|sbyte[3]~1 .extended_lut = "off";
defparam \data_mem|ser|sbyte[3]~1 .lut_mask = 64'h0F0F0F0F0F0F1F0F;
defparam \data_mem|ser|sbyte[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y17_N26
dffeas \data_mem|ser|sbyte[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ser|sbyte[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\data_mem|ser|sbyte[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ser|sbyte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ser|sbyte[0] .is_wysiwyg = "true";
defparam \data_mem|ser|sbyte[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y14_N4
dffeas \data_mem|ser|sbyte[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|r_data2[1]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\data_mem|ser|sbyte[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ser|sbyte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ser|sbyte[1] .is_wysiwyg = "true";
defparam \data_mem|ser|sbyte[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y16_N52
dffeas \data_mem|ser|sbyte[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|r_data2[2]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\data_mem|ser|sbyte[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ser|sbyte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ser|sbyte[2] .is_wysiwyg = "true";
defparam \data_mem|ser|sbyte[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y16_N46
dffeas \data_mem|ser|sbyte[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|r_data2[3]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\data_mem|ser|sbyte[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ser|sbyte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ser|sbyte[3] .is_wysiwyg = "true";
defparam \data_mem|ser|sbyte[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y14_N31
dffeas \data_mem|ser|sbyte[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|r_data2[4]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\data_mem|ser|sbyte[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ser|sbyte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ser|sbyte[4] .is_wysiwyg = "true";
defparam \data_mem|ser|sbyte[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y16_N43
dffeas \data_mem|ser|sbyte[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|r_data2[5]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\data_mem|ser|sbyte[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ser|sbyte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ser|sbyte[5] .is_wysiwyg = "true";
defparam \data_mem|ser|sbyte[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y14_N17
dffeas \data_mem|ser|sbyte[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\register_file|r_data2[6]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(\data_mem|ser|sbyte[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ser|sbyte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ser|sbyte[6] .is_wysiwyg = "true";
defparam \data_mem|ser|sbyte[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y18_N0
cyclonev_lcell_comb \data_mem|ser|sbyte[7]~feeder (
// Equation(s):
// \data_mem|ser|sbyte[7]~feeder_combout  = ( \register_file|r_data2[7]~28_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\register_file|r_data2[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ser|sbyte[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ser|sbyte[7]~feeder .extended_lut = "off";
defparam \data_mem|ser|sbyte[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \data_mem|ser|sbyte[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y18_N2
dffeas \data_mem|ser|sbyte[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ser|sbyte[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(\data_mem|ser|sbyte[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ser|sbyte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ser|sbyte[7] .is_wysiwyg = "true";
defparam \data_mem|ser|sbyte[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y17_N27
cyclonev_lcell_comb \data_mem|ser|sbyte~2 (
// Equation(s):
// \data_mem|ser|sbyte~2_combout  = ( \data_mem|Equal2~7_combout  & ( \data_mem|ser|sbyte~0_combout  & ( (\data_mem|Equal2~0_combout  & (\data_mem|Equal2~5_combout  & (\data_mem|Equal2~8_combout  & !\alu_unit|O_out[31]~4_combout ))) ) ) )

	.dataa(!\data_mem|Equal2~0_combout ),
	.datab(!\data_mem|Equal2~5_combout ),
	.datac(!\data_mem|Equal2~8_combout ),
	.datad(!\alu_unit|O_out[31]~4_combout ),
	.datae(!\data_mem|Equal2~7_combout ),
	.dataf(!\data_mem|ser|sbyte~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_mem|ser|sbyte~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_mem|ser|sbyte~2 .extended_lut = "off";
defparam \data_mem|ser|sbyte~2 .lut_mask = 64'h0000000000000100;
defparam \data_mem|ser|sbyte~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y17_N28
dffeas \data_mem|ser|write_en (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\data_mem|ser|sbyte~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_mem|ser|write_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_mem|ser|write_en .is_wysiwyg = "true";
defparam \data_mem|ser|write_en .power_up = "low";
// synopsys translate_on

endmodule
