INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/Data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/Instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/Main.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/MemOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/button_is_pressed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_is_pressed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/ioread.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ioread
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/E/SUSTECH/2_down/CS_courses/computer organization/lab/project_1/project_1.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
