/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [7:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [14:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [15:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire [23:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_1z ? celloutsig_1_2z[2] : in_data[137];
  assign celloutsig_1_11z = celloutsig_1_3z ? celloutsig_1_1z : celloutsig_1_7z[6];
  assign celloutsig_0_43z = ~celloutsig_0_5z[0];
  assign celloutsig_1_12z = ~celloutsig_1_7z[0];
  assign celloutsig_0_2z = ~in_data[73];
  assign celloutsig_0_51z = ~((celloutsig_0_18z[4] | celloutsig_0_5z[0]) & celloutsig_0_9z[8]);
  assign celloutsig_1_8z = ~((celloutsig_1_7z[2] | celloutsig_1_0z) & celloutsig_1_4z);
  assign celloutsig_0_7z = ~((celloutsig_0_43z | celloutsig_0_1z[2]) & celloutsig_0_3z[1]);
  assign celloutsig_1_9z = ~((celloutsig_1_0z | in_data[132]) & celloutsig_1_0z);
  assign celloutsig_1_19z = celloutsig_1_18z[22:1] > { celloutsig_1_16z[4:3], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_17z };
  assign celloutsig_0_13z = { celloutsig_0_9z[8:1], celloutsig_0_12z } > in_data[14:3];
  assign celloutsig_0_17z = celloutsig_0_4z[12:10] > { celloutsig_0_4z[9:8], celloutsig_0_0z };
  assign celloutsig_1_18z = celloutsig_1_7z[0] ? { celloutsig_1_13z[15:1], celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z } : { celloutsig_1_7z[7:2], celloutsig_1_5z, celloutsig_1_14z };
  assign celloutsig_0_12z = celloutsig_0_3z[2] ? { celloutsig_0_3z[3], 1'h1, celloutsig_0_3z[1], celloutsig_0_2z } : { celloutsig_0_3z[4:3], 1'h0, celloutsig_0_3z[1] };
  assign celloutsig_0_18z = celloutsig_0_1z[2] ? { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_16z } : { celloutsig_0_12z[3:1], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_17z };
  assign celloutsig_0_0z = ~^ in_data[79:77];
  assign celloutsig_1_4z = ~^ { celloutsig_1_2z[5:1], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_13z[15:9], celloutsig_1_9z } >> { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_9z = { in_data[43:38], celloutsig_0_5z, celloutsig_0_2z } >> { in_data[80:78], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_1z >> in_data[89:82];
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >>> { in_data[138:135], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[31:17] - { celloutsig_0_3z[2:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_50z = { celloutsig_0_8z[7:6], celloutsig_0_5z[0] } - celloutsig_0_30z[7:5];
  assign celloutsig_1_5z = { celloutsig_1_2z[4:2], celloutsig_1_4z, celloutsig_1_2z } - { in_data[168], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_16z = { celloutsig_1_10z[11:10], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_4z } - celloutsig_1_10z[8:3];
  assign celloutsig_0_5z = { in_data[17:14], celloutsig_0_2z } ^ { in_data[54], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_7z = in_data[116:109] ^ in_data[189:182];
  assign celloutsig_1_10z = in_data[133:122] ^ in_data[159:148];
  assign celloutsig_1_17z = celloutsig_1_14z[5:0] ^ { celloutsig_1_14z[4:0], celloutsig_1_8z };
  assign celloutsig_0_8z = celloutsig_0_4z[7:0] ^ { celloutsig_0_4z[11:5], celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[35:28] ^ in_data[10:3];
  assign celloutsig_1_0z = ~((in_data[140] & in_data[164]) | in_data[162]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[116]) | in_data[149]);
  assign celloutsig_0_14z = ~((celloutsig_0_8z[5] & in_data[95]) | in_data[16]);
  assign celloutsig_0_16z = ~((celloutsig_0_12z[2] & in_data[70]) | celloutsig_0_4z[13]);
  always_latch
    if (clkin_data[64]) celloutsig_1_13z = 16'h0000;
    else if (clkin_data[32]) celloutsig_1_13z = { in_data[179:169], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_12z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_30z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_30z = { celloutsig_0_4z[6:2], celloutsig_0_7z, celloutsig_0_5z[0], celloutsig_0_14z };
  assign { out_data[151:128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
