$date
	Wed Sep 24 15:13:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module priority4to2_tb $end
$var wire 2 ! y [1:0] $end
$var wire 1 " valid $end
$var reg 4 # w [3:0] $end
$scope module uut $end
$var wire 4 $ w [3:0] $end
$var reg 1 " valid $end
$var reg 2 % y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#10
1"
b1 #
b1 $
#20
b1 !
b1 %
b10 #
b10 $
#30
b10 !
b10 %
b100 #
b100 $
#40
b11 !
b11 %
b1000 #
b1000 $
#50
b1010 #
b1010 $
#60
b10 !
b10 %
b111 #
b111 $
#70
b1 !
b1 %
b11 #
b11 $
#80
