
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
¶
Running: %s
333*	simulator2Š
õD:/vivado/Vivado/2013.3/bin/unwrapped/win32.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot Correlator_64_test_behav --prj D:/vivado_project/Correlator/Correlator.sim/sim_1/behav/Correlator_64_test.prj work.Correlator_64_test 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
¨
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/D:/vivado/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
¾
(Analyzing VHDL file "%s" into library %s163*xsimverific2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
work2default:defaultZ10-163
Å
(Analyzing VHDL file "%s" into library %s163*xsimverific2c
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_8.vhd2default:default2
work2default:defaultZ10-163
Å
(Analyzing VHDL file "%s" into library %s163*xsimverific2c
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_4.vhd2default:default2
work2default:defaultZ10-163
Æ
(Analyzing VHDL file "%s" into library %s163*xsimverific2d
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
work2default:defaultZ10-163
Å
(Analyzing VHDL file "%s" into library %s163*xsimverific2c
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_2.vhd2default:default2
work2default:defaultZ10-163
Æ
(Analyzing VHDL file "%s" into library %s163*xsimverific2d
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
work2default:defaultZ10-163
Å
(Analyzing VHDL file "%s" into library %s163*xsimverific2c
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_1.vhd2default:default2
work2default:defaultZ10-163
Â
(Analyzing VHDL file "%s" into library %s163*xsimverific2`
LD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/Correlator_64.vhd2default:default2
work2default:defaultZ10-163
Ã
(Analyzing VHDL file "%s" into library %s163*xsimverific2a
MD:/vivado_project/Correlator/Correlator.srcs/sim_1/new/Correlator_64_test.vhd2default:default2
work2default:defaultZ10-163
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
T
Compiling %s
389*	simulator2(
package std.standard2default:defaultZ43-3505
[
Compiling %s
389*	simulator2/
package ieee.std_logic_11642default:defaultZ43-3505
\
Compiling %s
389*	simulator20
package ieee.std_logic_arith2default:defaultZ43-3505
]
Compiling %s
389*	simulator21
package ieee.std_logic_signed2default:defaultZ43-3505
„
Compiling %s
389*	simulator2X
Darchitecture behavioral of entity work.dff_logic [dff_logic_default]2default:defaultZ43-3505
”
Compiling %s
389*	simulator2h
Tarchitecture behavioral of entity work.shift_register_32 [shift_register_32_default]2default:defaultZ43-3505
’
Compiling %s
389*	simulator2f
Rarchitecture behavioral of entity work.shift_register_8 [shift_register_8_default]2default:defaultZ43-3505
’
Compiling %s
389*	simulator2f
Rarchitecture behavioral of entity work.shift_register_2 [shift_register_2_default]2default:defaultZ43-3505
”
Compiling %s
389*	simulator2h
Tarchitecture behavioral of entity work.shift_register_16 [shift_register_16_default]2default:defaultZ43-3505
’
Compiling %s
389*	simulator2f
Rarchitecture behavioral of entity work.shift_register_1 [shift_register_1_default]2default:defaultZ43-3505
’
Compiling %s
389*	simulator2f
Rarchitecture behavioral of entity work.shift_register_4 [shift_register_4_default]2default:defaultZ43-3505
Œ
Compiling %s
389*	simulator2`
Larchitecture behavioral of entity work.Correlator_64 [correlator_64_default]2default:defaultZ43-3505
y
Compiling %s
389*	simulator2M
9architecture behavioral of entity work.correlator_64_test2default:defaultZ43-3505
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
h
Built simulation snapshot %s
278*	simulator2,
Correlator_64_test_behav2default:defaultZ43-3394


End Record