Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Sep 25 13:59:19 2017
| Host         : vldmr-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file srio_example_test_timing_summary_routed.rpt -rpx srio_example_test_timing_summary_routed.rpx
| Design       : srio_example_test
| Device       : 7k325t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.773        0.000                      0                25243        0.051        0.000                      0                25243        1.700        0.000                       0                 11963  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clkp                                                                 {0.000 3.200}        6.400           156.250         
  clkfbout                                                               {0.000 3.200}        6.400           156.250         
  clkout0                                                                {0.000 3.200}        6.400           156.250         
  clkout1                                                                {0.000 12.800}       25.600          39.063          
  clkout2                                                                {0.000 6.400}        12.800          78.125          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.818        0.000                      0                  657        0.064        0.000                      0                  657       15.590        0.000                       0                   345  
sys_clkp                                                                       5.228        0.000                      0                   12        0.172        0.000                      0                   12        1.700        0.000                       0                    20  
  clkfbout                                                                                                                                                                                                                 5.151        0.000                       0                     2  
  clkout0                                                                      3.773        0.000                      0                  116        0.108        0.000                      0                  116        2.400        0.000                       0                    64  
  clkout1                                                                     18.074        0.000                      0                22697        0.051        0.000                      0                22697       11.890        0.000                       0                 10945  
  clkout2                                                                      8.735        0.000                      0                  975        0.072        0.000                      0                  975        4.800        0.000                       0                   587  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout1             9.812        0.000                      0                  128        0.124        0.000                      0                  128  
clkout1       clkout2             5.862        0.000                      0                  125        0.100        0.000                      0                  125  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clkout1                                                                  clkout1                                                                       21.181        0.000                      0                  495        0.237        0.000                      0                  495  
**async_default**                                                        clkout2                                                                  clkout1                                                                       10.688        0.000                      0                    4        0.193        0.000                      0                    4  
**async_default**                                                        clkout1                                                                  clkout2                                                                       10.415        0.000                      0                    5        0.127        0.000                      0                    5  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.797        0.000                      0                  118        0.293        0.000                      0                  118  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.549ns (11.691%)  route 4.147ns (88.309%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 37.466 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.039     8.083    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y145        LUT4 (Prop_lut4_I3_O)        0.053     8.136 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.021     9.157    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.068     9.225 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.560     9.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.481    37.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism              0.532    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X87Y137        FDCE (Setup_fdce_C_CE)      -0.360    37.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 27.818    

Slack (MET) :             27.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.549ns (11.691%)  route 4.147ns (88.309%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 37.466 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.039     8.083    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y145        LUT4 (Prop_lut4_I3_O)        0.053     8.136 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.021     9.157    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.068     9.225 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.560     9.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.481    37.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.532    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X87Y137        FDCE (Setup_fdce_C_CE)      -0.360    37.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 27.818    

Slack (MET) :             27.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.549ns (11.691%)  route 4.147ns (88.309%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 37.466 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.039     8.083    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y145        LUT4 (Prop_lut4_I3_O)        0.053     8.136 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.021     9.157    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.068     9.225 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.560     9.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.481    37.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.532    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X87Y137        FDCE (Setup_fdce_C_CE)      -0.360    37.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 27.818    

Slack (MET) :             27.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.549ns (11.691%)  route 4.147ns (88.309%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 37.466 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.039     8.083    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y145        LUT4 (Prop_lut4_I3_O)        0.053     8.136 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.021     9.157    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.068     9.225 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.560     9.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.481    37.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.532    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X87Y137        FDCE (Setup_fdce_C_CE)      -0.360    37.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 27.818    

Slack (MET) :             27.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.549ns (11.691%)  route 4.147ns (88.309%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 37.466 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.039     8.083    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y145        LUT4 (Prop_lut4_I3_O)        0.053     8.136 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.021     9.157    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.068     9.225 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.560     9.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.481    37.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.532    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X87Y137        FDCE (Setup_fdce_C_CE)      -0.360    37.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 27.818    

Slack (MET) :             27.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.549ns (11.691%)  route 4.147ns (88.309%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 37.466 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.039     8.083    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y145        LUT4 (Prop_lut4_I3_O)        0.053     8.136 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.021     9.157    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.068     9.225 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.560     9.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.481    37.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.532    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X87Y137        FDCE (Setup_fdce_C_CE)      -0.360    37.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 27.818    

Slack (MET) :             27.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.549ns (11.691%)  route 4.147ns (88.309%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 37.466 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.039     8.083    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y145        LUT4 (Prop_lut4_I3_O)        0.053     8.136 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.021     9.157    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.068     9.225 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.560     9.785    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.481    37.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.532    37.998    
                         clock uncertainty           -0.035    37.963    
    SLICE_X87Y137        FDCE (Setup_fdce_C_CE)      -0.360    37.603    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         37.603    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 27.818    

Slack (MET) :             27.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.549ns (11.943%)  route 4.048ns (88.057%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.039     8.083    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y145        LUT4 (Prop_lut4_I3_O)        0.053     8.136 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.021     9.157    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.068     9.225 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.461     9.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.532    37.999    
                         clock uncertainty           -0.035    37.964    
    SLICE_X87Y138        FDCE (Setup_fdce_C_CE)      -0.360    37.604    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         37.604    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 27.918    

Slack (MET) :             27.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.549ns (11.943%)  route 4.048ns (88.057%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.039     8.083    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y145        LUT4 (Prop_lut4_I3_O)        0.053     8.136 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.021     9.157    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.068     9.225 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.461     9.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.532    37.999    
                         clock uncertainty           -0.035    37.964    
    SLICE_X87Y138        FDCE (Setup_fdce_C_CE)      -0.360    37.604    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         37.604    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 27.918    

Slack (MET) :             27.918ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.549ns (11.943%)  route 4.048ns (88.057%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 37.467 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          1.039     8.083    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X80Y145        LUT4 (Prop_lut4_I3_O)        0.053     8.136 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_dout_next__1_i_1/O
                         net (fo=10, routed)          1.021     9.157    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][1]
    SLICE_X83Y139        LUT2 (Prop_lut2_I0_O)        0.068     9.225 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=16, routed)          0.461     9.686    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[17][0]
    SLICE_X87Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.482    37.467    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.532    37.999    
                         clock uncertainty           -0.035    37.964    
    SLICE_X87Y138        FDCE (Setup_fdce_C_CE)      -0.360    37.604    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         37.604    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 27.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.279%)  route 0.107ns (51.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.596     2.202    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y137        FDCE (Prop_fdce_C_Q)         0.100     2.302 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.107     2.409    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X86Y137        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.814     2.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X86Y137        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.479     2.213    
    SLICE_X86Y137        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.345    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.128ns (38.674%)  route 0.203ns (61.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/CLK
    SLICE_X80Y145        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y145        FDRE (Prop_fdre_C_Q)         0.100     2.303 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/Q
                         net (fo=1, routed)           0.203     2.506    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_xsdb2icon
    SLICE_X72Y144        LUT6 (Prop_lut6_I5_O)        0.028     2.534 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.000     2.534    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X72Y144        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.814     2.692    dbg_hub/inst/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X72Y144        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism             -0.300     2.392    
    SLICE_X72Y144        FDRE (Hold_fdre_C_D)         0.060     2.452    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.563%)  route 0.100ns (52.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CLK
    SLICE_X87Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDCE (Prop_fdce_C_Q)         0.091     2.294 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.100     2.395    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.480     2.214    
    SLICE_X86Y138        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.310    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.118ns (27.457%)  route 0.312ns (72.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.594     2.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y137        FDCE (Prop_fdce_C_Q)         0.118     2.318 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.312     2.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.460     2.234    
    SLICE_X86Y138        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.528    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.118ns (27.457%)  route 0.312ns (72.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.594     2.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y137        FDCE (Prop_fdce_C_Q)         0.118     2.318 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.312     2.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.460     2.234    
    SLICE_X86Y138        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.528    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.118ns (27.457%)  route 0.312ns (72.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.594     2.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y137        FDCE (Prop_fdce_C_Q)         0.118     2.318 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.312     2.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.460     2.234    
    SLICE_X86Y138        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.528    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.118ns (27.457%)  route 0.312ns (72.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.594     2.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y137        FDCE (Prop_fdce_C_Q)         0.118     2.318 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.312     2.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.460     2.234    
    SLICE_X86Y138        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.528    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.118ns (27.457%)  route 0.312ns (72.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.594     2.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y137        FDCE (Prop_fdce_C_Q)         0.118     2.318 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.312     2.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.460     2.234    
    SLICE_X86Y138        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.528    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.118ns (27.457%)  route 0.312ns (72.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.594     2.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y137        FDCE (Prop_fdce_C_Q)         0.118     2.318 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.312     2.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y138        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.460     2.234    
    SLICE_X86Y138        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     2.528    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.118ns (27.457%)  route 0.312ns (72.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.694ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.594     2.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y137        FDCE (Prop_fdce_C_Q)         0.118     2.318 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.312     2.630    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD1
    SLICE_X86Y138        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.816     2.694    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X86Y138        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.460     2.234    
    SLICE_X86Y138        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.294     2.528    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.528    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         33.000      31.400     BUFGCTRL_X0Y16  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y144   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y144   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y145   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X80Y146   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X82Y145   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X78Y146   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X78Y145   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X78Y144   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.000      32.250     SLICE_X78Y144   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y139   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y139   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         16.500      15.590     SLICE_X86Y137   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clkp
  To Clock:  sys_clkp

Setup :            0  Failing Endpoints,  Worst Slack        5.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     5.538 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.538    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y155       FDRE (Setup_fdre_C_D)        0.071    10.765    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.228ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 1.208ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y156       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.208     5.538 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.538    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y156       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y156       FDRE (Setup_fdre_C_D)        0.071    10.765    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -5.538    
  -------------------------------------------------------------------
                         slack                                  5.228    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.246ns (29.474%)  route 0.589ns (70.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y155       FDRE (Prop_fdre_C_Q)         0.246     4.576 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.589     5.164    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync1
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X145Y155       FDRE (Setup_fdre_C_D)       -0.126    10.568    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         10.568    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y156       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.226 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.226    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y156       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    10.650    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.650    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     5.235 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.235    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y155       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    10.668    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.905ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y156       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.905     5.235 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     5.235    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y156       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.026    10.668    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         10.668    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.226 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.226    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y155       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    10.664    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.896ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y156       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.896     5.226 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.226    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X142Y156       SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    10.664    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                          -5.226    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.552ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.246ns (35.536%)  route 0.446ns (64.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y155       FDRE (Prop_fdre_C_Q)         0.246     4.576 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/Q
                         net (fo=2, routed)           0.446     5.022    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync5
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/C
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X145Y155       FDRE (Setup_fdre_C_D)       -0.120    10.574    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         10.574    
                         arrival time                          -5.022    
  -------------------------------------------------------------------
                         slack                                  5.552    

Slack (MET) :             5.565ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sys_clkp rise@6.400ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.246ns (36.125%)  route 0.435ns (63.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.140ns = ( 9.540 - 6.400 ) 
    Source Clock Delay      (SCD):    4.330ns
    Clock Pessimism Removal (CPR):    1.190ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.645     4.330    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y155       FDRE (Prop_fdre_C_Q)         0.246     4.576 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/Q
                         net (fo=1, routed)           0.435     5.011    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync3
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          1.523     9.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
                         clock pessimism              1.190    10.730    
                         clock uncertainty           -0.035    10.694    
    SLICE_X145Y155       FDRE (Setup_fdre_C_D)       -0.119    10.575    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         10.575    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  5.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.219 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.219    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y155       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.047    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y156       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.219 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.219    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y156       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.047    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.224 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.224    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y155       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.050    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y156       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.224 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.224    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y156       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.050    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y156       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.224 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.224    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y156       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y156       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.042    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.100ns (32.861%)  route 0.204ns (67.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y155       FDRE (Prop_fdre_C_Q)         0.100     1.048 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg2/Q
                         net (fo=1, routed)           0.204     1.252    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync2
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
                         clock pessimism             -0.496     0.948    
    SLICE_X145Y155       FDRE (Hold_fdre_C_D)         0.044     0.992    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.100ns (32.190%)  route 0.211ns (67.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y155       FDRE (Prop_fdre_C_Q)         0.100     1.048 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/Q
                         net (fo=1, routed)           0.211     1.258    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync4
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
                         clock pessimism             -0.496     0.948    
    SLICE_X145Y155       FDRE (Hold_fdre_C_D)         0.047     0.995    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.091ns (33.216%)  route 0.183ns (66.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y155       FDRE (Prop_fdre_C_Q)         0.091     1.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/Q
                         net (fo=1, routed)           0.183     1.222    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync3
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4/C
                         clock pessimism             -0.496     0.948    
    SLICE_X145Y155       FDRE (Hold_fdre_C_D)        -0.004     0.944    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.127%)  route 0.192ns (67.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y155       FDRE (Prop_fdre_C_Q)         0.091     1.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/Q
                         net (fo=2, routed)           0.192     1.231    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync5
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X145Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6/C
                         clock pessimism             -0.496     0.948    
    SLICE_X145Y155       FDRE (Hold_fdre_C_D)        -0.003     0.945    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clkp  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sys_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clkp rise@0.000ns - sys_clkp rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.506     0.948    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       SRLC32E                                      r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y155       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.346 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.346    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clkp rise edge)
                                                      0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.711     1.444    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/refclk
    SLICE_X142Y155       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.496     0.948    
    SLICE_X142Y155       FDRE (Hold_fdre_C_D)         0.087     1.035    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.311    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clkp
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     BUFG/I                   n/a            1.600         6.400       4.800      BUFGCTRL_X0Y0       srio_ip/inst/srio_clk_inst/refclk_bufg_inst/I
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.538         6.400       4.862      IBUFDS_GTE2_X0Y0    srio_ip/inst/srio_clk_inst/u_refclk_ibufds/I
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         6.400       4.907      GTXE2_COMMON_X0Y0   srio_ip/inst/k7_v7_gtxe2_common_inst/gtxe2_common_0_i/GTREFCLK0
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X145Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X145Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         6.400       5.650      SLICE_X145Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.400       5.700      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         6.400       5.700      SLICE_X142Y156      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[127]/C
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y156      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y156      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKIN1
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y156      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y156      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y156      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y156      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.780         3.200       2.420      SLICE_X142Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/cpllpd_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y6  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.773ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.428ns (18.453%)  route 1.891ns (81.547%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.944ns = ( 14.344 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.611ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.576    10.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X134Y162       LUT6 (Prop_lut6_I2_O)        0.053    10.453 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.310    10.763    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y163       LUT6 (Prop_lut6_I5_O)        0.053    10.816 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.479    11.295    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X134Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.526    11.874    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.360    14.344    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              1.611    15.955    
                         clock uncertainty           -0.063    15.891    
    SLICE_X135Y161       FDRE (Setup_fdre_C_CE)      -0.244    15.647    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.647    
                         arrival time                         -11.874    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.428ns (18.453%)  route 1.891ns (81.547%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.944ns = ( 14.344 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.611ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.576    10.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X134Y162       LUT6 (Prop_lut6_I2_O)        0.053    10.453 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.310    10.763    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y163       LUT6 (Prop_lut6_I5_O)        0.053    10.816 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.479    11.295    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X134Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.526    11.874    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.360    14.344    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              1.611    15.955    
                         clock uncertainty           -0.063    15.891    
    SLICE_X135Y161       FDRE (Setup_fdre_C_CE)      -0.244    15.647    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.647    
                         arrival time                         -11.874    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.428ns (18.453%)  route 1.891ns (81.547%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.944ns = ( 14.344 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.611ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.576    10.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X134Y162       LUT6 (Prop_lut6_I2_O)        0.053    10.453 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.310    10.763    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y163       LUT6 (Prop_lut6_I5_O)        0.053    10.816 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.479    11.295    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X134Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.526    11.874    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.360    14.344    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              1.611    15.955    
                         clock uncertainty           -0.063    15.891    
    SLICE_X135Y161       FDRE (Setup_fdre_C_CE)      -0.244    15.647    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.647    
                         arrival time                         -11.874    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.428ns (18.453%)  route 1.891ns (81.547%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.944ns = ( 14.344 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.611ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.576    10.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X134Y162       LUT6 (Prop_lut6_I2_O)        0.053    10.453 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.310    10.763    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y163       LUT6 (Prop_lut6_I5_O)        0.053    10.816 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.479    11.295    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X134Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.526    11.874    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.360    14.344    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              1.611    15.955    
                         clock uncertainty           -0.063    15.891    
    SLICE_X135Y161       FDRE (Setup_fdre_C_CE)      -0.244    15.647    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.647    
                         arrival time                         -11.874    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.428ns (18.960%)  route 1.829ns (81.040%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 14.342 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.590ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.576    10.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X134Y162       LUT6 (Prop_lut6_I2_O)        0.053    10.453 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.310    10.763    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y163       LUT6 (Prop_lut6_I5_O)        0.053    10.816 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.479    11.295    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X134Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.464    11.812    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.358    14.342    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              1.590    15.932    
                         clock uncertainty           -0.063    15.868    
    SLICE_X135Y163       FDRE (Setup_fdre_C_CE)      -0.244    15.624    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.624    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.428ns (18.960%)  route 1.829ns (81.040%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 14.342 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.590ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.576    10.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X134Y162       LUT6 (Prop_lut6_I2_O)        0.053    10.453 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.310    10.763    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y163       LUT6 (Prop_lut6_I5_O)        0.053    10.816 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.479    11.295    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X134Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.464    11.812    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.358    14.342    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              1.590    15.932    
                         clock uncertainty           -0.063    15.868    
    SLICE_X135Y163       FDRE (Setup_fdre_C_CE)      -0.244    15.624    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.624    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.428ns (18.960%)  route 1.829ns (81.040%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 14.342 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.590ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.576    10.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X134Y162       LUT6 (Prop_lut6_I2_O)        0.053    10.453 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.310    10.763    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y163       LUT6 (Prop_lut6_I5_O)        0.053    10.816 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.479    11.295    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X134Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.464    11.812    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.358    14.342    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              1.590    15.932    
                         clock uncertainty           -0.063    15.868    
    SLICE_X135Y163       FDRE (Setup_fdre_C_CE)      -0.244    15.624    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.624    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.428ns (18.960%)  route 1.829ns (81.040%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.942ns = ( 14.342 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.590ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.576    10.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X134Y162       LUT6 (Prop_lut6_I2_O)        0.053    10.453 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.310    10.763    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y163       LUT6 (Prop_lut6_I5_O)        0.053    10.816 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.479    11.295    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X134Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.464    11.812    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.358    14.342    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              1.590    15.932    
                         clock uncertainty           -0.063    15.868    
    SLICE_X135Y163       FDRE (Setup_fdre_C_CE)      -0.244    15.624    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.624    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.428ns (19.279%)  route 1.792ns (80.721%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.943ns = ( 14.343 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.590ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.576    10.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X134Y162       LUT6 (Prop_lut6_I2_O)        0.053    10.453 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.310    10.763    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y163       LUT6 (Prop_lut6_I5_O)        0.053    10.816 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.479    11.295    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X134Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.427    11.775    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.359    14.343    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              1.590    15.933    
                         clock uncertainty           -0.063    15.869    
    SLICE_X135Y162       FDRE (Setup_fdre_C_CE)      -0.244    15.625    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout0 rise@6.400ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.428ns (19.279%)  route 1.792ns (80.721%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.943ns = ( 14.343 - 6.400 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.590ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.468     9.555    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.269     9.824 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.576    10.400    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X134Y162       LUT6 (Prop_lut6_I2_O)        0.053    10.453 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11/O
                         net (fo=1, routed)           0.310    10.763    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_11_n_0
    SLICE_X134Y163       LUT6 (Prop_lut6_I5_O)        0.053    10.816 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.479    11.295    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X134Y163       LUT2 (Prop_lut2_I0_O)        0.053    11.348 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.427    11.775    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X135Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    6.400     6.400 r  
    H6                                                0.000     6.400 r  sys_clkp (IN)
                         net (fo=0)                   0.000     6.400    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     6.400    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     8.016 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942     8.959    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     9.072 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    10.789    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.872 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.999    12.871    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.113    12.984 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          1.359    14.343    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X135Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              1.590    15.933    
                         clock uncertainty           -0.063    15.869    
    SLICE_X135Y162       FDRE (Setup_fdre_C_CE)      -0.244    15.625    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.625    
                         arrival time                         -11.775    
  -------------------------------------------------------------------
                         slack                                  3.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.588     3.195    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X133Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y163       FDRE (Prop_fdre_C_Q)         0.100     3.295 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.350    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X133Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.788     4.057    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X133Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.862     3.195    
    SLICE_X133Y163       FDRE (Hold_fdre_C_D)         0.047     3.242    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.350    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.059ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.590     3.197    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X141Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y162       FDRE (Prop_fdre_C_Q)         0.100     3.297 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.352    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X141Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.790     4.059    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X141Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.862     3.197    
    SLICE_X141Y162       FDRE (Hold_fdre_C_D)         0.047     3.244    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.244    
                         arrival time                           3.352    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.053ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.585     3.192    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X138Y169       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y169       FDRE (Prop_fdre_C_Q)         0.118     3.310 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.365    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X138Y169       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.784     4.053    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X138Y169       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.861     3.192    
    SLICE_X138Y169       FDRE (Hold_fdre_C_D)         0.042     3.234    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.365    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.129%)  route 0.055ns (31.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.061ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.591     3.198    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X138Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y161       FDRE (Prop_fdre_C_Q)         0.118     3.316 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     3.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X138Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.792     4.061    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X138Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.863     3.198    
    SLICE_X138Y161       FDRE (Hold_fdre_C_D)         0.042     3.240    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.371    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.171ns (72.698%)  route 0.064ns (27.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.589     3.196    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X136Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y163       FDRE (Prop_fdre_C_Q)         0.107     3.303 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.064     3.367    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3
    SLICE_X136Y163       LUT4 (Prop_lut4_I3_O)        0.064     3.431 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     3.431    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X136Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.789     4.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X136Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.862     3.196    
    SLICE_X136Y163       FDRE (Hold_fdre_C_D)         0.087     3.283    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.283    
                         arrival time                           3.431    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.934%)  route 0.101ns (46.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.053ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.585     3.192    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt_clk
    SLICE_X138Y169       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y169       FDRE (Prop_fdre_C_Q)         0.118     3.310 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.101     3.410    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X139Y169       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.784     4.053    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/gt_clk
    SLICE_X139Y169       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.850     3.203    
    SLICE_X139Y169       FDRE (Hold_fdre_C_D)         0.040     3.243    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.410    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.195ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.588     3.195    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X133Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y163       FDRE (Prop_fdre_C_Q)         0.091     3.286 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.109     3.394    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync2
    SLICE_X133Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.788     4.057    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/gt_clk
    SLICE_X133Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
                         clock pessimism             -0.862     3.195    
    SLICE_X133Y163       FDRE (Hold_fdre_C_D)         0.006     3.201    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.201    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.059ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.862ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.590     3.197    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X141Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y162       FDRE (Prop_fdre_C_Q)         0.091     3.288 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.109     3.396    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X141Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.790     4.059    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X141Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                         clock pessimism             -0.862     3.197    
    SLICE_X141Y162       FDRE (Hold_fdre_C_D)         0.006     3.203    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -3.203    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.978%)  route 0.144ns (55.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.058ns
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.591     3.198    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/gt_clk
    SLICE_X138Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y161       FDRE (Prop_fdre_C_Q)         0.118     3.316 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.144     3.460    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s2
    SLICE_X136Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.789     4.058    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/gt_clk
    SLICE_X136Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.849     3.209    
    SLICE_X136Y163       FDRE (Hold_fdre_C_D)         0.042     3.251    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.460    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.256%)  route 0.150ns (50.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.053ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.585     3.192    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/gt_clk
    SLICE_X138Y169       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y169       FDRE (Prop_fdre_C_Q)         0.118     3.310 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.150     3.460    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X138Y169       LUT4 (Prop_lut4_I0_O)        0.028     3.488 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     3.488    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_i_1__0_n_0
    SLICE_X138Y169       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/O
                         net (fo=62, routed)          0.784     4.053    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/gt_clk
    SLICE_X138Y169       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.861     3.192    
    SLICE_X138Y169       FDRE (Hold_fdre_C_D)         0.087     3.279    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -3.279    
                         arrival time                           3.488    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            4.000         6.400       2.400      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            4.000         6.400       2.400      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.600         6.400       4.800      BUFGCTRL_X0Y31      srio_ip/inst/srio_clk_inst/gt_clk_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0      n/a            1.249         6.400       5.151      MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X141Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X141Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X141Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            0.750         6.400       5.650      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       6.400       206.960    MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X133Y163      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X133Y163      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X133Y163      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X141Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X141Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X141Y162      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         3.200       2.800      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X141Y168      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X139Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X138Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         3.200       2.850      SLICE_X137Y169      srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/gt_rxresetfsm_i/wait_bypass_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       18.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.074ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.339ns  (logic 0.534ns (7.276%)  route 6.805ns (92.724%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.365ns = ( 33.965 - 25.600 ) 
    Source Clock Delay      (SCD):    9.684ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.597     9.684    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y139        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.269     9.953 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=83, routed)          2.441    12.394    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X91Y119        LUT6 (Prop_lut6_I1_O)        0.053    12.447 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_4__0/O
                         net (fo=6, routed)           0.968    13.414    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[7]
    SLICE_X101Y112       LUT6 (Prop_lut6_I4_O)        0.053    13.467 r  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.565    14.033    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X103Y111       LUT5 (Prop_lut5_I4_O)        0.053    14.086 f  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1/O
                         net (fo=17, routed)          0.442    14.528    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X106Y112       LUT3 (Prop_lut3_I1_O)        0.053    14.581 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=8, routed)           1.717    16.298    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/pwropt
    SLICE_X132Y92        LUT2 (Prop_lut2_I1_O)        0.053    16.351 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_8/O
                         net (fo=1, routed)           0.672    17.023    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_8
    RAMB36_X6Y18         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.782    33.965    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X6Y18         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.515    35.480    
                         clock uncertainty           -0.077    35.403    
    RAMB36_X6Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.306    35.097    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.097    
                         arrival time                         -17.023    
  -------------------------------------------------------------------
                         slack                                 18.074    

Slack (MET) :             18.139ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 0.534ns (7.347%)  route 6.735ns (92.653%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.359ns = ( 33.959 - 25.600 ) 
    Source Clock Delay      (SCD):    9.684ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.597     9.684    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y139        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.269     9.953 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=83, routed)          2.441    12.394    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X91Y119        LUT6 (Prop_lut6_I1_O)        0.053    12.447 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_4__0/O
                         net (fo=6, routed)           0.968    13.414    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[7]
    SLICE_X101Y112       LUT6 (Prop_lut6_I4_O)        0.053    13.467 r  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.565    14.033    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X103Y111       LUT5 (Prop_lut5_I4_O)        0.053    14.086 f  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1/O
                         net (fo=17, routed)          0.442    14.528    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X106Y112       LUT3 (Prop_lut3_I1_O)        0.053    14.581 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=8, routed)           1.907    16.488    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_1
    SLICE_X123Y97        LUT2 (Prop_lut2_I1_O)        0.053    16.541 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.412    16.952    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_2
    RAMB36_X4Y19         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.776    33.959    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X4Y19         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.515    35.474    
                         clock uncertainty           -0.077    35.397    
    RAMB36_X4Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.306    35.091    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.091    
                         arrival time                         -16.952    
  -------------------------------------------------------------------
                         slack                                 18.139    

Slack (MET) :             18.194ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 0.534ns (7.404%)  route 6.678ns (92.596%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.358ns = ( 33.958 - 25.600 ) 
    Source Clock Delay      (SCD):    9.684ns
    Clock Pessimism Removal (CPR):    1.515ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.597     9.684    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y139        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.269     9.953 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=83, routed)          2.441    12.394    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X91Y119        LUT6 (Prop_lut6_I1_O)        0.053    12.447 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_4__0/O
                         net (fo=6, routed)           0.968    13.414    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[7]
    SLICE_X101Y112       LUT6 (Prop_lut6_I4_O)        0.053    13.467 r  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.565    14.033    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X103Y111       LUT5 (Prop_lut5_I4_O)        0.053    14.086 f  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1/O
                         net (fo=17, routed)          0.442    14.528    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X106Y112       LUT3 (Prop_lut3_I1_O)        0.053    14.581 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=8, routed)           1.893    16.473    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt
    SLICE_X122Y92        LUT2 (Prop_lut2_I1_O)        0.053    16.526 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.370    16.896    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_9
    RAMB36_X4Y18         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.775    33.958    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X4Y18         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.515    35.473    
                         clock uncertainty           -0.077    35.396    
    RAMB36_X4Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.306    35.090    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         35.090    
                         arrival time                         -16.896    
  -------------------------------------------------------------------
                         slack                                 18.194    

Slack (MET) :             18.411ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.879ns  (logic 0.534ns (7.762%)  route 6.345ns (92.238%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.170ns = ( 33.770 - 25.600 ) 
    Source Clock Delay      (SCD):    9.684ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.597     9.684    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y139        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.269     9.953 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=83, routed)          2.441    12.394    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X91Y119        LUT6 (Prop_lut6_I1_O)        0.053    12.447 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_4__0/O
                         net (fo=6, routed)           0.968    13.414    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[7]
    SLICE_X101Y112       LUT6 (Prop_lut6_I4_O)        0.053    13.467 r  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.565    14.033    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X103Y111       LUT5 (Prop_lut5_I4_O)        0.053    14.086 f  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1/O
                         net (fo=17, routed)          0.442    14.528    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X106Y112       LUT3 (Prop_lut3_I1_O)        0.053    14.581 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=8, routed)           1.559    16.140    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/pwropt
    SLICE_X132Y107       LUT2 (Prop_lut2_I1_O)        0.053    16.193 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.370    16.563    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_3
    RAMB36_X5Y21         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.587    33.770    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X5Y21         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.587    35.357    
                         clock uncertainty           -0.077    35.280    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.306    34.974    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.974    
                         arrival time                         -16.563    
  -------------------------------------------------------------------
                         slack                                 18.411    

Slack (MET) :             18.449ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg3_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 0.481ns (7.051%)  route 6.341ns (92.949%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.889ns = ( 33.489 - 25.600 ) 
    Source Clock Delay      (SCD):    9.688ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.601     9.688    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X100Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg3_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y140       FDRE (Prop_fdre_C_Q)         0.269     9.957 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg3_reg_rep/Q
                         net (fo=97, routed)          1.462    11.419    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg3_reg_rep_n_0
    SLICE_X103Y146       LUT4 (Prop_lut4_I3_O)        0.053    11.472 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2/O
                         net (fo=93, routed)          0.941    12.413    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg1_i_2_n_0
    SLICE_X101Y139       LUT6 (Prop_lut6_I4_O)        0.053    12.466 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select_q[0]_i_2/O
                         net (fo=96, routed)          3.380    15.846    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_in_select[0]
    SLICE_X109Y151       LUT6 (Prop_lut6_I2_O)        0.053    15.899 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[41]_i_2/O
                         net (fo=1, routed)           0.557    16.456    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[41]_i_2_n_0
    SLICE_X109Y150       LUT6 (Prop_lut6_I5_O)        0.053    16.509 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[41]_i_1/O
                         net (fo=1, routed)           0.000    16.509    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[41]_i_1_n_0
    SLICE_X109Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.305    33.489    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X109Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[41]/C
                         clock pessimism              1.513    35.002    
                         clock uncertainty           -0.077    34.924    
    SLICE_X109Y150       FDRE (Setup_fdre_C_D)        0.034    34.958    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[41]
  -------------------------------------------------------------------
                         required time                         34.958    
                         arrival time                         -16.509    
  -------------------------------------------------------------------
                         slack                                 18.449    

Slack (MET) :             18.859ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg3_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.718ns  (logic 0.428ns (6.371%)  route 6.290ns (93.629%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.083ns = ( 33.683 - 25.600 ) 
    Source Clock Delay      (SCD):    9.688ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.601     9.688    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X100Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg3_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y140       FDRE (Prop_fdre_C_Q)         0.269     9.957 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg3_reg_rep/Q
                         net (fo=97, routed)          2.622    12.579    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg3_reg_rep_n_0
    SLICE_X110Y143       LUT3 (Prop_lut3_I0_O)        0.053    12.632 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[63]_i_3/O
                         net (fo=88, routed)          3.205    15.837    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[63]_i_3_n_0
    SLICE_X111Y147       LUT6 (Prop_lut6_I4_O)        0.053    15.890 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[13]_i_2/O
                         net (fo=1, routed)           0.463    16.353    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[13]_i_2_n_0
    SLICE_X110Y147       LUT6 (Prop_lut6_I5_O)        0.053    16.406 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[13]_i_1/O
                         net (fo=1, routed)           0.000    16.406    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[13]_i_1_n_0
    SLICE_X110Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.499    33.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X110Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[13]/C
                         clock pessimism              1.587    35.270    
                         clock uncertainty           -0.077    35.192    
    SLICE_X110Y147       FDRE (Setup_fdre_C_D)        0.072    35.264    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[13]
  -------------------------------------------------------------------
                         required time                         35.264    
                         arrival time                         -16.406    
  -------------------------------------------------------------------
                         slack                                 18.859    

Slack (MET) :             18.889ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 0.467ns (7.471%)  route 5.784ns (92.529%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.100ns = ( 33.700 - 25.600 ) 
    Source Clock Delay      (SCD):    9.695ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.608     9.695    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/log_clk
    SLICE_X106Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_fdre_C_Q)         0.308    10.003 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[53]/Q
                         net (fo=13, routed)          2.002    12.005    srio_rx/din_fifo[53]
    SLICE_X105Y120       LUT2 (Prop_lut2_I0_O)        0.053    12.058 r  srio_rx/rd_fifo_inferred_i_2/O
                         net (fo=1, routed)           0.457    12.515    srio_rx/rd_fifo_inferred_i_2_n_0
    SLICE_X105Y120       LUT6 (Prop_lut6_I5_O)        0.053    12.568 r  srio_rx/rd_fifo_inferred_i_1/O
                         net (fo=7, routed)           1.242    13.809    srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X129Y111       LUT3 (Prop_lut3_I2_O)        0.053    13.862 r  srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=8, routed)           2.083    15.945    srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/tmp_ram_rd_en
    RAMB36_X3Y25         RAMB36E1                                     r  srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.517    33.700    srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y25         RAMB36E1                                     r  srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.587    35.287    
                         clock uncertainty           -0.077    35.210    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.375    34.835    srio_rx/fifo_rx_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.835    
                         arrival time                         -15.945    
  -------------------------------------------------------------------
                         slack                                 18.889    

Slack (MET) :             18.896ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 0.534ns (8.352%)  route 5.859ns (91.648%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.169ns = ( 33.769 - 25.600 ) 
    Source Clock Delay      (SCD):    9.684ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.597     9.684    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y139        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.269     9.953 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=83, routed)          2.441    12.394    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X91Y119        LUT6 (Prop_lut6_I1_O)        0.053    12.447 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_4__0/O
                         net (fo=6, routed)           0.968    13.414    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[7]
    SLICE_X101Y112       LUT6 (Prop_lut6_I4_O)        0.053    13.467 r  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.565    14.033    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X103Y111       LUT5 (Prop_lut5_I4_O)        0.053    14.086 f  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1/O
                         net (fo=17, routed)          0.442    14.528    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X106Y112       LUT3 (Prop_lut3_I1_O)        0.053    14.581 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=8, routed)           1.074    15.654    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/pwropt
    SLICE_X132Y112       LUT2 (Prop_lut2_I1_O)        0.053    15.707 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.370    16.077    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_4
    RAMB36_X5Y22         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.586    33.769    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X5Y22         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.587    35.356    
                         clock uncertainty           -0.077    35.279    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.306    34.973    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.973    
                         arrival time                         -16.077    
  -------------------------------------------------------------------
                         slack                                 18.896    

Slack (MET) :             18.934ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg3_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.428ns (6.479%)  route 6.178ns (93.521%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.083ns = ( 33.683 - 25.600 ) 
    Source Clock Delay      (SCD):    9.688ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.601     9.688    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X100Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg3_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y140       FDRE (Prop_fdre_C_Q)         0.269     9.957 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg3_reg_rep/Q
                         net (fo=97, routed)          2.622    12.579    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/pipeline_vld_stg3_reg_rep_n_0
    SLICE_X110Y143       LUT3 (Prop_lut3_I0_O)        0.053    12.632 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[63]_i_3/O
                         net (fo=88, routed)          3.213    15.845    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q[63]_i_3_n_0
    SLICE_X108Y149       LUT6 (Prop_lut6_I4_O)        0.053    15.898 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[15]_i_2/O
                         net (fo=1, routed)           0.343    16.241    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[15]_i_2_n_0
    SLICE_X109Y149       LUT6 (Prop_lut6_I5_O)        0.053    16.294 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[15]_i_1/O
                         net (fo=1, routed)           0.000    16.294    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q[15]_i_1_n_0
    SLICE_X109Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.499    33.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X109Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[15]/C
                         clock pessimism              1.587    35.270    
                         clock uncertainty           -0.077    35.192    
    SLICE_X109Y149       FDRE (Setup_fdre_C_D)        0.035    35.227    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tuser_q_reg[15]
  -------------------------------------------------------------------
                         required time                         35.227    
                         arrival time                         -16.294    
  -------------------------------------------------------------------
                         slack                                 18.934    

Slack (MET) :             18.955ns  (required time - arrival time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 0.534ns (8.448%)  route 5.787ns (91.552%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 33.755 - 25.600 ) 
    Source Clock Delay      (SCD):    9.684ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.597     9.684    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X88Y139        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y139        FDRE (Prop_fdre_C_Q)         0.269     9.953 r  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=83, routed)          2.441    12.394    srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/s_daddr_o[4]
    SLICE_X91Y119        LUT6 (Prop_lut6_I1_O)        0.053    12.447 f  srio_rx/ila_ip/inst/ila_core_inst/u_ila_regs/xsdb_reg[15]_i_4__0/O
                         net (fo=6, routed)           0.968    13.414    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[7]
    SLICE_X101Y112       LUT6 (Prop_lut6_I4_O)        0.053    13.467 r  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2/O
                         net (fo=4, routed)           0.565    14.033    srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/current_state[6]_i_2_n_0
    SLICE_X103Y111       LUT5 (Prop_lut5_I4_O)        0.053    14.086 f  srio_rx/ila_ip/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1/O
                         net (fo=17, routed)          0.442    14.528    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/pwropt
    SLICE_X106Y112       LUT3 (Prop_lut3_I1_O)        0.053    14.581 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=8, routed)           0.997    15.578    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/pwropt
    SLICE_X122Y122       LUT2 (Prop_lut2_I1_O)        0.053    15.631 r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.373    16.004    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_5
    RAMB36_X4Y24         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.572    33.755    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/S_DCLK_O
    RAMB36_X4Y24         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              1.587    35.342    
                         clock uncertainty           -0.077    35.265    
    RAMB36_X4Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.306    34.959    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         34.959    
                         arrival time                         -16.004    
  -------------------------------------------------------------------
                         slack                                 18.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][167]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.107ns (50.998%)  route 0.103ns (49.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.234ns
    Source Clock Delay      (SCD):    3.299ns
    Clock Pessimism Removal (CPR):    0.888ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.692     3.299    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X122Y94        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][167]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y94        FDRE (Prop_fdre_C_Q)         0.107     3.406 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][167]/Q
                         net (fo=1, routed)           0.103     3.508    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/shifted_data_in_reg[8][178][5]
    RAMB36_X4Y18         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.966     4.234    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/out
    RAMB36_X4Y18         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.888     3.346    
    RAMB36_X4Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.111     3.457    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.457    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][139]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.299%)  route 0.155ns (56.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.241ns
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.870ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.699     3.306    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X134Y97        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y97        FDRE (Prop_fdre_C_Q)         0.118     3.424 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][139]/Q
                         net (fo=1, routed)           0.155     3.578    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/shifted_data_in_reg[8][142][12]
    RAMB36_X5Y19         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.973     4.241    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/out
    RAMB36_X5Y19         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.870     3.371    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     3.526    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.526    
                         arrival time                           3.578    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.129ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.642     3.249    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/log_clk
    SLICE_X137Y116       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y116       FDRE (Prop_fdre_C_Q)         0.100     3.349 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[38]/Q
                         net (fo=1, routed)           0.099     3.447    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIB0
    SLICE_X138Y116       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.860     4.129    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X138Y116       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
                         clock pessimism             -0.868     3.261    
    SLICE_X138Y116       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.393    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB
  -------------------------------------------------------------------
                         required time                         -3.393    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][290]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.996%)  route 0.144ns (55.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.888ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.658     3.265    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X104Y86        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][290]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y86        FDRE (Prop_fdre_C_Q)         0.118     3.383 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][290]/Q
                         net (fo=1, routed)           0.144     3.527    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][2]
    RAMB36_X3Y17         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.934     4.202    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.888     3.314    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     3.469    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][297]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.996%)  route 0.144ns (55.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.266ns
    Clock Pessimism Removal (CPR):    0.888ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.659     3.266    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X104Y87        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][297]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y87        FDRE (Prop_fdre_C_Q)         0.118     3.384 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][297]/Q
                         net (fo=1, routed)           0.144     3.528    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][8]
    RAMB36_X3Y17         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.934     4.202    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.888     3.314    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     3.469    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.528    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.127ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.640     3.247    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/log_clk
    SLICE_X137Y118       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y118       FDRE (Prop_fdre_C_Q)         0.100     3.347 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/hello_decoder_inst/LD_buft_tdata_reg[52]/Q
                         net (fo=1, routed)           0.100     3.446    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIC0
    SLICE_X138Y118       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.858     4.127    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X138Y118       RAMD32                                       r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC/CLK
                         clock pessimism             -0.868     3.259    
    SLICE_X138Y118       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.388    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMC
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.446    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][62]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.107ns (47.461%)  route 0.118ns (52.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.641     3.248    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X122Y102       FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y102       FDRE (Prop_fdre_C_Q)         0.107     3.355 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][62]/Q
                         net (fo=1, routed)           0.118     3.473    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][71][0]
    RAMB36_X4Y20         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.894     4.162    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X4Y20         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.868     3.294    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.119     3.413    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           3.473    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.128ns (31.130%)  route 0.283ns (68.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.100ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.559     3.166    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/log_clk
    SLICE_X107Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y150       FDRE (Prop_fdre_C_Q)         0.100     3.266 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/LE_lhrx_tdata_q_reg[12]/Q
                         net (fo=2, routed)           0.283     3.549    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/le_lhrx_tdata_stg1_reg[63][12]
    SLICE_X110Y144       LUT6 (Prop_lut6_I3_O)        0.028     3.577 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst/la_rx_portx_tdata[12]_i_1/O
                         net (fo=1, routed)           0.000     3.577    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/arb_rx_pipe_inst_n_220
    SLICE_X110Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.831     4.100    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/log_clk
    SLICE_X110Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[12]/C
                         clock pessimism             -0.670     3.430    
    SLICE_X110Y144       FDRE (Hold_fdre_C_D)         0.087     3.517    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/log_core_inst/log_top_inst/arb_rx_inst/la_rx_portx_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                           3.577    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (44.996%)  route 0.144ns (55.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.162ns
    Source Clock Delay      (SCD):    3.248ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.641     3.248    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X122Y102       FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y102       FDRE (Prop_fdre_C_Q)         0.118     3.366 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][57]/Q
                         net (fo=1, routed)           0.144     3.510    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][70][3]
    RAMB36_X4Y20         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.894     4.162    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X4Y20         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.868     3.294    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     3.449    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][291]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.320%)  route 0.148ns (55.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.202ns
    Source Clock Delay      (SCD):    3.265ns
    Clock Pessimism Removal (CPR):    0.888ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.658     3.265    srio_rx/ila_ip/inst/ila_core_inst/out
    SLICE_X104Y86        FDRE                                         r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][291]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y86        FDRE (Prop_fdre_C_Q)         0.118     3.383 r  srio_rx/ila_ip/inst/ila_core_inst/shifted_data_in_reg[8][291]/Q
                         net (fo=1, routed)           0.148     3.531    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/shifted_data_in_reg[8][304][3]
    RAMB36_X3Y17         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.934     4.202    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.888     3.314    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     3.469    srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -3.469    
                         arrival time                           3.531    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 12.800 }
Period(ns):         25.600
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            6.400         25.600      19.200     GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y19        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y19        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X3Y17        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X3Y17        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y20        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y20        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y18        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.495         25.600      23.105     RAMB36_X4Y18        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.495         25.600      23.105     RAMB36_X5Y21        srio_rx/ila_ip/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1    n/a            213.360       25.600      187.760    MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X134Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X134Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X134Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X134Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X134Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X134Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X134Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X134Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X138Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X138Y121      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X90Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X90Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X90Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X90Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X90Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X90Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X90Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK            n/a            0.910         12.800      11.890     SLICE_X90Y141       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X90Y142       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.910         12.800      11.890     SLICE_X90Y142       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        8.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.322ns (8.360%)  route 3.530ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 20.943 - 12.800 ) 
    Source Clock Delay      (SCD):    9.556ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.469     9.556    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X135Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y159       FDRE (Prop_fdre_C_Q)         0.269     9.825 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.771    12.596    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X147Y147       LUT1 (Prop_lut1_I0_O)        0.053    12.649 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.758    13.407    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X139Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.559    20.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X139Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[10]/C
                         clock pessimism              1.513    22.456    
                         clock uncertainty           -0.070    22.386    
    SLICE_X139Y144       FDRE (Setup_fdre_C_CE)      -0.244    22.142    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[10]
  -------------------------------------------------------------------
                         required time                         22.142    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.322ns (8.360%)  route 3.530ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 20.943 - 12.800 ) 
    Source Clock Delay      (SCD):    9.556ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.469     9.556    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X135Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y159       FDRE (Prop_fdre_C_Q)         0.269     9.825 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.771    12.596    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X147Y147       LUT1 (Prop_lut1_I0_O)        0.053    12.649 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.758    13.407    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X139Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.559    20.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X139Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[25]/C
                         clock pessimism              1.513    22.456    
                         clock uncertainty           -0.070    22.386    
    SLICE_X139Y144       FDRE (Setup_fdre_C_CE)      -0.244    22.142    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[25]
  -------------------------------------------------------------------
                         required time                         22.142    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.322ns (8.360%)  route 3.530ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 20.943 - 12.800 ) 
    Source Clock Delay      (SCD):    9.556ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.469     9.556    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X135Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y159       FDRE (Prop_fdre_C_Q)         0.269     9.825 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.771    12.596    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X147Y147       LUT1 (Prop_lut1_I0_O)        0.053    12.649 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.758    13.407    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X139Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.559    20.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X139Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[8]/C
                         clock pessimism              1.513    22.456    
                         clock uncertainty           -0.070    22.386    
    SLICE_X139Y144       FDRE (Setup_fdre_C_CE)      -0.244    22.142    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[8]
  -------------------------------------------------------------------
                         required time                         22.142    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 0.322ns (8.360%)  route 3.530ns (91.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.143ns = ( 20.943 - 12.800 ) 
    Source Clock Delay      (SCD):    9.556ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.469     9.556    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X135Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y159       FDRE (Prop_fdre_C_Q)         0.269     9.825 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.771    12.596    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X147Y147       LUT1 (Prop_lut1_I0_O)        0.053    12.649 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.758    13.407    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X139Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.559    20.943    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X139Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[9]/C
                         clock pessimism              1.513    22.456    
                         clock uncertainty           -0.070    22.386    
    SLICE_X139Y144       FDRE (Setup_fdre_C_CE)      -0.244    22.142    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[9]
  -------------------------------------------------------------------
                         required time                         22.142    
                         arrival time                         -13.407    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.322ns (8.506%)  route 3.464ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 20.944 - 12.800 ) 
    Source Clock Delay      (SCD):    9.556ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.469     9.556    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X135Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y159       FDRE (Prop_fdre_C_Q)         0.269     9.825 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.771    12.596    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X147Y147       LUT1 (Prop_lut1_I0_O)        0.053    12.649 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.692    13.341    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X143Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.560    20.944    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X143Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[12]/C
                         clock pessimism              1.513    22.457    
                         clock uncertainty           -0.070    22.387    
    SLICE_X143Y146       FDRE (Setup_fdre_C_CE)      -0.244    22.143    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[12]
  -------------------------------------------------------------------
                         required time                         22.143    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.322ns (8.506%)  route 3.464ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 20.944 - 12.800 ) 
    Source Clock Delay      (SCD):    9.556ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.469     9.556    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X135Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y159       FDRE (Prop_fdre_C_Q)         0.269     9.825 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.771    12.596    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X147Y147       LUT1 (Prop_lut1_I0_O)        0.053    12.649 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.692    13.341    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X143Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.560    20.944    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X143Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[13]/C
                         clock pessimism              1.513    22.457    
                         clock uncertainty           -0.070    22.387    
    SLICE_X143Y146       FDRE (Setup_fdre_C_CE)      -0.244    22.143    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[13]
  -------------------------------------------------------------------
                         required time                         22.143    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.322ns (8.506%)  route 3.464ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 20.944 - 12.800 ) 
    Source Clock Delay      (SCD):    9.556ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.469     9.556    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X135Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y159       FDRE (Prop_fdre_C_Q)         0.269     9.825 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.771    12.596    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X147Y147       LUT1 (Prop_lut1_I0_O)        0.053    12.649 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.692    13.341    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X143Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.560    20.944    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X143Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]/C
                         clock pessimism              1.513    22.457    
                         clock uncertainty           -0.070    22.387    
    SLICE_X143Y146       FDRE (Setup_fdre_C_CE)      -0.244    22.143    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[22]
  -------------------------------------------------------------------
                         required time                         22.143    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.322ns (8.506%)  route 3.464ns (91.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 20.944 - 12.800 ) 
    Source Clock Delay      (SCD):    9.556ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.469     9.556    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X135Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y159       FDRE (Prop_fdre_C_Q)         0.269     9.825 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.771    12.596    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X147Y147       LUT1 (Prop_lut1_I0_O)        0.053    12.649 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.692    13.341    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X143Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.560    20.944    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X143Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[23]/C
                         clock pessimism              1.513    22.457    
                         clock uncertainty           -0.070    22.387    
    SLICE_X143Y146       FDRE (Setup_fdre_C_CE)      -0.244    22.143    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[23]
  -------------------------------------------------------------------
                         required time                         22.143    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.923ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.322ns (8.787%)  route 3.343ns (91.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 20.944 - 12.800 ) 
    Source Clock Delay      (SCD):    9.556ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.469     9.556    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X135Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y159       FDRE (Prop_fdre_C_Q)         0.269     9.825 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.771    12.596    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X147Y147       LUT1 (Prop_lut1_I0_O)        0.053    12.649 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.571    13.220    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X143Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.560    20.944    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X143Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[16]/C
                         clock pessimism              1.513    22.457    
                         clock uncertainty           -0.070    22.387    
    SLICE_X143Y145       FDRE (Setup_fdre_C_CE)      -0.244    22.143    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[16]
  -------------------------------------------------------------------
                         required time                         22.143    
                         arrival time                         -13.220    
  -------------------------------------------------------------------
                         slack                                  8.923    

Slack (MET) :             8.923ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 0.322ns (8.787%)  route 3.343ns (91.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.144ns = ( 20.944 - 12.800 ) 
    Source Clock Delay      (SCD):    9.556ns
    Clock Pessimism Removal (CPR):    1.513ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.469     9.556    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_clk
    SLICE_X135Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y159       FDRE (Prop_fdre_C_Q)         0.269     9.825 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/Q
                         net (fo=292, routed)         2.771    12.596    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_rst_q
    SLICE_X147Y147       LUT1 (Prop_lut1_I0_O)        0.053    12.649 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[31]_i_1/O
                         net (fo=33, routed)          0.571    13.220    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/oplm_init_inst/p_0_in
    SLICE_X143Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.560    20.944    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X143Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[19]/C
                         clock pessimism              1.513    22.457    
                         clock uncertainty           -0.070    22.387    
    SLICE_X143Y145       FDRE (Setup_fdre_C_CE)      -0.244    22.143    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[19]
  -------------------------------------------------------------------
                         required time                         22.143    
                         arrival time                         -13.220    
  -------------------------------------------------------------------
                         slack                                  8.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[0].lane_d_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.490%)  route 0.160ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X143Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[0].lane_d_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y148       FDRE (Prop_fdre_C_Q)         0.100     3.355 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[0].lane_d_reg[0][1]/Q
                         net (fo=1, routed)           0.160     3.514    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[0].lane_d_reg[0][1]
    SLICE_X143Y151       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X143Y151       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[1]/C
                         clock pessimism             -0.670     3.394    
    SLICE_X143Y151       FDRE (Hold_fdre_C_D)         0.049     3.443    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           3.514    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.091ns (37.167%)  route 0.154ns (62.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y149       FDRE (Prop_fdre_C_Q)         0.091     3.346 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][29]/Q
                         net (fo=1, routed)           0.154     3.499    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][5]
    SLICE_X144Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[29]/C
                         clock pessimism             -0.670     3.394    
    SLICE_X144Y152       FDRE (Hold_fdre_C_D)         0.009     3.403    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.403    
                         arrival time                           3.499    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.957%)  route 0.178ns (64.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.063ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y147       FDRE (Prop_fdre_C_Q)         0.100     3.355 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][24]/Q
                         net (fo=1, routed)           0.178     3.533    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][0]
    SLICE_X145Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.794     4.063    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X145Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[24]/C
                         clock pessimism             -0.670     3.393    
    SLICE_X145Y153       FDRE (Hold_fdre_C_D)         0.043     3.436    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.436    
                         arrival time                           3.533    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.256%)  route 0.186ns (55.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X142Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y148       FDRE (Prop_fdre_C_Q)         0.118     3.373 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg[9]/Q
                         net (fo=1, routed)           0.186     3.559    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/idle1_seq_gen.idle1_reg_n_0_[9]
    SLICE_X142Y150       LUT3 (Prop_lut3_I1_O)        0.030     3.589 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d[0][9]_i_1/O
                         net (fo=1, routed)           0.000     3.589    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d[0][9]_i_1_n_0
    SLICE_X142Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X142Y150       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][9]/C
                         clock pessimism             -0.670     3.394    
    SLICE_X142Y150       FDRE (Hold_fdre_C_D)         0.096     3.490    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           3.589    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.703%)  route 0.172ns (63.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.063ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y149       FDRE (Prop_fdre_C_Q)         0.100     3.355 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][19]/Q
                         net (fo=1, routed)           0.172     3.527    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][3]
    SLICE_X145Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.794     4.063    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X145Y153       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[19]/C
                         clock pessimism             -0.670     3.393    
    SLICE_X145Y153       FDRE (Hold_fdre_C_D)         0.032     3.425    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.527    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.327%)  route 0.159ns (63.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X143Y149       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y149       FDRE (Prop_fdre_C_Q)         0.091     3.346 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][22]/Q
                         net (fo=1, routed)           0.159     3.505    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][6]
    SLICE_X144Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X144Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[22]/C
                         clock pessimism             -0.670     3.394    
    SLICE_X144Y152       FDRE (Hold_fdre_C_D)         0.005     3.399    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.399    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.063ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.863ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.593     3.200    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDPE (Prop_fdpe_C_Q)         0.100     3.300 r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[0]/Q
                         net (fo=1, routed)           0.055     3.355    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl[0]
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.794     4.063    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/C
                         clock pessimism             -0.863     3.200    
    SLICE_X133Y152       FDPE (Hold_fdpe_C_D)         0.047     3.247    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.247    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.091ns (37.001%)  route 0.155ns (62.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.064ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X145Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y148       FDRE (Prop_fdre_C_Q)         0.091     3.346 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][10]/Q
                         net (fo=1, routed)           0.155     3.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[1].lane_d_reg[0][2]
    SLICE_X145Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.795     4.064    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X145Y152       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[10]/C
                         clock pessimism             -0.670     3.394    
    SLICE_X145Y152       FDRE (Hold_fdre_C_D)        -0.006     3.388    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PPT_gttx_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charissc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.130ns (58.354%)  route 0.093ns (41.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.592     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X139Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y159       FDRE (Prop_fdre_C_Q)         0.100     3.299 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[29]/Q
                         net (fo=3, routed)           0.093     3.391    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg_n_0_[29]
    SLICE_X138Y159       LUT5 (Prop_lut5_I2_O)        0.030     3.421 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charissc[3]_i_1/O
                         net (fo=1, routed)           0.000     3.421    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/is_sc_3
    SLICE_X138Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charissc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.793     4.062    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X138Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charissc_reg[3]/C
                         clock pessimism             -0.852     3.210    
    SLICE_X138Y159       FDRE (Hold_fdre_C_D)         0.096     3.306    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charissc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.306    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charispd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.977%)  route 0.093ns (42.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.062ns
    Source Clock Delay      (SCD):    3.199ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.592     3.199    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X139Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y159       FDRE (Prop_fdre_C_Q)         0.100     3.299 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg[29]/Q
                         net (fo=3, routed)           0.093     3.391    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_data_d_reg_n_0_[29]
    SLICE_X138Y159       LUT5 (Prop_lut5_I2_O)        0.028     3.419 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charispd[3]_i_1/O
                         net (fo=1, routed)           0.000     3.419    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/is_pd_3
    SLICE_X138Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charispd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.793     4.062    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gt_pcs_clk
    SLICE_X138Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charispd_reg[3]/C
                         clock pessimism             -0.852     3.210    
    SLICE_X138Y159       FDRE (Hold_fdre_C_D)         0.087     3.297    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.charisx_gen[0].charisx_gtbytes_gen[3].PPG_gtrx_charispd_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.297    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            8.000         12.800      4.800      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            8.000         12.800      4.800      GTXE2_CHANNEL_X0Y0  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/inst/srio_gen2_0_i/gt0_srio_gen2_0_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.600         12.800      11.200     BUFGCTRL_X0Y29      srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT2       n/a            1.249         12.800      11.551     MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X124Y146      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_decode_error_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X123Y145      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane0_decode_error_cnt_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X120Y146      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X145Y153      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_d_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X144Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_d_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         12.800      12.050     SLICE_X144Y156      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_d_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2       n/a            213.360       12.800      200.560    MMCME2_ADV_X0Y6     srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X120Y146      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X120Y146      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X147Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/ccomp_freq_ctr_reg[8]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X146Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X146Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[2].lane_d_reg[0][18]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X148Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/data_switch_gen[0].ds_bytes_gen[3].lane_d_reg[0][26]/C
Low Pulse Width   Slow    FDSE/C                   n/a            0.400         6.400       6.000      SLICE_X147Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/phy_rise_edge_det_q_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X148Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X146Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         6.400       6.000      SLICE_X146Y148      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/stripe_gen[0].stripe_reg[0][5]/C
High Pulse Width  Slow    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X120Y146      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.780         6.400       5.620      SLICE_X120Y146      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[14]_srl15/CLK
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X132Y152      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_rst_q_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X116Y145      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X120Y146      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X135Y159      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/gt_pcs_rst_q_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X145Y153      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_d_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X144Y155      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_d_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X144Y156      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_d_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         6.400       6.050      SLICE_X144Y159      srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_gtregisters_inst/gtreg_gen.PPG_gtrx_chariscomma_d_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        9.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.812ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.281ns  (logic 0.435ns (19.067%)  route 1.846ns (80.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.084ns = ( 33.684 - 25.600 ) 
    Source Clock Delay      (SCD):    9.700ns = ( 22.500 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.613    22.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X120Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y146       FDRE (Prop_fdre_C_Q)         0.282    22.782 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           0.966    23.748    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X120Y146       LUT3 (Prop_lut3_I0_O)        0.153    23.901 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.880    24.781    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X121Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.500    33.684    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X121Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[16]/C
                         clock pessimism              1.351    35.035    
                         clock uncertainty           -0.197    34.837    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.244    34.593    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         34.593    
                         arrival time                         -24.781    
  -------------------------------------------------------------------
                         slack                                  9.812    

Slack (MET) :             9.812ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.281ns  (logic 0.435ns (19.067%)  route 1.846ns (80.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.084ns = ( 33.684 - 25.600 ) 
    Source Clock Delay      (SCD):    9.700ns = ( 22.500 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.613    22.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X120Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y146       FDRE (Prop_fdre_C_Q)         0.282    22.782 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           0.966    23.748    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X120Y146       LUT3 (Prop_lut3_I0_O)        0.153    23.901 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.880    24.781    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X121Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.500    33.684    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X121Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[17]/C
                         clock pessimism              1.351    35.035    
                         clock uncertainty           -0.197    34.837    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.244    34.593    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         34.593    
                         arrival time                         -24.781    
  -------------------------------------------------------------------
                         slack                                  9.812    

Slack (MET) :             9.812ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.281ns  (logic 0.435ns (19.067%)  route 1.846ns (80.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.084ns = ( 33.684 - 25.600 ) 
    Source Clock Delay      (SCD):    9.700ns = ( 22.500 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.613    22.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X120Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y146       FDRE (Prop_fdre_C_Q)         0.282    22.782 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           0.966    23.748    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X120Y146       LUT3 (Prop_lut3_I0_O)        0.153    23.901 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.880    24.781    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X121Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.500    33.684    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X121Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[18]/C
                         clock pessimism              1.351    35.035    
                         clock uncertainty           -0.197    34.837    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.244    34.593    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         34.593    
                         arrival time                         -24.781    
  -------------------------------------------------------------------
                         slack                                  9.812    

Slack (MET) :             9.812ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.281ns  (logic 0.435ns (19.067%)  route 1.846ns (80.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.084ns = ( 33.684 - 25.600 ) 
    Source Clock Delay      (SCD):    9.700ns = ( 22.500 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.613    22.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X120Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y146       FDRE (Prop_fdre_C_Q)         0.282    22.782 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           0.966    23.748    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X120Y146       LUT3 (Prop_lut3_I0_O)        0.153    23.901 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.880    24.781    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X121Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.500    33.684    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X121Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[19]/C
                         clock pessimism              1.351    35.035    
                         clock uncertainty           -0.197    34.837    
    SLICE_X121Y144       FDRE (Setup_fdre_C_CE)      -0.244    34.593    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         34.593    
                         arrival time                         -24.781    
  -------------------------------------------------------------------
                         slack                                  9.812    

Slack (MET) :             9.816ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.277ns  (logic 0.435ns (19.101%)  route 1.842ns (80.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.084ns = ( 33.684 - 25.600 ) 
    Source Clock Delay      (SCD):    9.700ns = ( 22.500 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.613    22.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X120Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y146       FDRE (Prop_fdre_C_Q)         0.282    22.782 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           0.966    23.748    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X120Y146       LUT3 (Prop_lut3_I0_O)        0.153    23.901 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.876    24.777    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X121Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.500    33.684    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X121Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[10]/C
                         clock pessimism              1.351    35.035    
                         clock uncertainty           -0.197    34.837    
    SLICE_X121Y142       FDRE (Setup_fdre_C_CE)      -0.244    34.593    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         34.593    
                         arrival time                         -24.777    
  -------------------------------------------------------------------
                         slack                                  9.816    

Slack (MET) :             9.816ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.277ns  (logic 0.435ns (19.101%)  route 1.842ns (80.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.084ns = ( 33.684 - 25.600 ) 
    Source Clock Delay      (SCD):    9.700ns = ( 22.500 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.613    22.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X120Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y146       FDRE (Prop_fdre_C_Q)         0.282    22.782 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           0.966    23.748    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X120Y146       LUT3 (Prop_lut3_I0_O)        0.153    23.901 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.876    24.777    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X121Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.500    33.684    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X121Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[11]/C
                         clock pessimism              1.351    35.035    
                         clock uncertainty           -0.197    34.837    
    SLICE_X121Y142       FDRE (Setup_fdre_C_CE)      -0.244    34.593    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[11]
  -------------------------------------------------------------------
                         required time                         34.593    
                         arrival time                         -24.777    
  -------------------------------------------------------------------
                         slack                                  9.816    

Slack (MET) :             9.816ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.277ns  (logic 0.435ns (19.101%)  route 1.842ns (80.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.084ns = ( 33.684 - 25.600 ) 
    Source Clock Delay      (SCD):    9.700ns = ( 22.500 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.613    22.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X120Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y146       FDRE (Prop_fdre_C_Q)         0.282    22.782 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           0.966    23.748    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X120Y146       LUT3 (Prop_lut3_I0_O)        0.153    23.901 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.876    24.777    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X121Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.500    33.684    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X121Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[8]/C
                         clock pessimism              1.351    35.035    
                         clock uncertainty           -0.197    34.837    
    SLICE_X121Y142       FDRE (Setup_fdre_C_CE)      -0.244    34.593    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         34.593    
                         arrival time                         -24.777    
  -------------------------------------------------------------------
                         slack                                  9.816    

Slack (MET) :             9.816ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.277ns  (logic 0.435ns (19.101%)  route 1.842ns (80.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.084ns = ( 33.684 - 25.600 ) 
    Source Clock Delay      (SCD):    9.700ns = ( 22.500 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.613    22.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X120Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y146       FDRE (Prop_fdre_C_Q)         0.282    22.782 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           0.966    23.748    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X120Y146       LUT3 (Prop_lut3_I0_O)        0.153    23.901 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.876    24.777    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X121Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.500    33.684    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X121Y142       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[9]/C
                         clock pessimism              1.351    35.035    
                         clock uncertainty           -0.197    34.837    
    SLICE_X121Y142       FDRE (Setup_fdre_C_CE)      -0.244    34.593    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         34.593    
                         arrival time                         -24.777    
  -------------------------------------------------------------------
                         slack                                  9.816    

Slack (MET) :             9.895ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.198ns  (logic 0.435ns (19.792%)  route 1.763ns (80.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.083ns = ( 33.683 - 25.600 ) 
    Source Clock Delay      (SCD):    9.700ns = ( 22.500 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.613    22.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X120Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y146       FDRE (Prop_fdre_C_Q)         0.282    22.782 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           0.966    23.748    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X120Y146       LUT3 (Prop_lut3_I0_O)        0.153    23.901 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.797    24.697    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X121Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.499    33.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X121Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[0]/C
                         clock pessimism              1.351    35.034    
                         clock uncertainty           -0.197    34.836    
    SLICE_X121Y140       FDRE (Setup_fdre_C_CE)      -0.244    34.592    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         34.592    
                         arrival time                         -24.697    
  -------------------------------------------------------------------
                         slack                                  9.895    

Slack (MET) :             9.895ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        2.198ns  (logic 0.435ns (19.792%)  route 1.763ns (80.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.083ns = ( 33.683 - 25.600 ) 
    Source Clock Delay      (SCD):    9.700ns = ( 22.500 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.613    22.500    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/gt_pcs_clk
    SLICE_X120Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y146       FDRE (Prop_fdre_C_Q)         0.282    22.782 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/n_counter_reg[15]/Q
                         net (fo=3, routed)           0.966    23.748    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_enable
    SLICE_X120Y146       LUT3 (Prop_lut3_I0_O)        0.153    23.901 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer[0]_i_2/O
                         net (fo=24, routed)          0.797    24.697    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer089_out
    SLICE_X121Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.499    33.683    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/phy_clk
    SLICE_X121Y140       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[1]/C
                         clock pessimism              1.351    35.034    
                         clock uncertainty           -0.197    34.836    
    SLICE_X121Y140       FDRE (Setup_fdre_C_CE)      -0.244    34.592    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_err_detect_inst/link_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         34.592    
                         arrival time                         -24.697    
  -------------------------------------------------------------------
                         slack                                  9.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.144ns (20.259%)  route 0.567ns (79.741%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.613     3.220    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X116Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y145       FDRE (Prop_fdre_C_Q)         0.118     3.338 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/Q
                         net (fo=3, routed)           0.567     3.904    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg[0]
    SLICE_X118Y145       LUT4 (Prop_lut4_I2_O)        0.026     3.930 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     3.930    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[7]_i_1_n_0
    SLICE_X118Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.833     4.102    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X118Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]/C
                         clock pessimism             -0.589     3.513    
                         clock uncertainty            0.197     3.710    
    SLICE_X118Y145       FDRE (Hold_fdre_C_D)         0.096     3.806    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           3.930    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.146ns (20.483%)  route 0.567ns (79.517%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    3.220ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.613     3.220    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/gt_pcs_clk
    SLICE_X116Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y145       FDRE (Prop_fdre_C_Q)         0.118     3.338 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg_reg[0]/Q
                         net (fo=3, routed)           0.567     3.904    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/lane_sync_chg[0]
    SLICE_X118Y145       LUT4 (Prop_lut4_I2_O)        0.028     3.932 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.932    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata[6]_i_1_n_0
    SLICE_X118Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.833     4.102    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/phy_clk
    SLICE_X118Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[6]/C
                         clock pessimism             -0.589     3.513    
                         clock uncertainty            0.197     3.710    
    SLICE_X118Y145       FDRE (Hold_fdre_C_D)         0.087     3.797    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/phy_cfg_top_inst/phy_cfg_reg_inst/PCR_core_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.118ns (17.955%)  route 0.539ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.028ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.559     3.166    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X114Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y158       FDRE (Prop_fdre_C_Q)         0.118     3.284 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[49]/Q
                         net (fo=1, routed)           0.539     3.823    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[49]
    SLICE_X115Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.759     4.028    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X115Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[49]/C
                         clock pessimism             -0.589     3.439    
                         clock uncertainty            0.197     3.636    
    SLICE_X115Y158       FDRE (Hold_fdre_C_D)         0.040     3.676    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[49]
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.823    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.100ns (14.787%)  route 0.576ns (85.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.583     3.190    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X123Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y166       FDRE (Prop_fdre_C_Q)         0.100     3.290 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/Q
                         net (fo=1, routed)           0.576     3.866    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[33]
    SLICE_X122Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.781     4.050    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X122Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[33]/C
                         clock pessimism             -0.589     3.461    
                         clock uncertainty            0.197     3.658    
    SLICE_X122Y166       FDRE (Hold_fdre_C_D)         0.059     3.717    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[33]
  -------------------------------------------------------------------
                         required time                         -3.717    
                         arrival time                           3.866    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.100ns (15.145%)  route 0.560ns (84.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.052ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.585     3.192    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X124Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y163       FDRE (Prop_fdre_C_Q)         0.100     3.292 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[7]/Q
                         net (fo=1, routed)           0.560     3.852    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_charisk_nx_q[7]
    SLICE_X123Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.783     4.052    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X123Y163       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[7]/C
                         clock pessimism             -0.589     3.463    
                         clock uncertainty            0.197     3.660    
    SLICE_X123Y163       FDRE (Hold_fdre_C_D)         0.043     3.703    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.703    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.118ns (17.918%)  route 0.541ns (82.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    3.191ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.584     3.191    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X122Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y165       FDRE (Prop_fdre_C_Q)         0.118     3.309 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[34]/Q
                         net (fo=1, routed)           0.541     3.849    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[34]
    SLICE_X122Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.781     4.050    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X122Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[34]/C
                         clock pessimism             -0.589     3.461    
                         clock uncertainty            0.197     3.658    
    SLICE_X122Y166       FDRE (Hold_fdre_C_D)         0.042     3.700    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[34]
  -------------------------------------------------------------------
                         required time                         -3.700    
                         arrival time                           3.849    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.139%)  route 0.561ns (84.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.055ns
    Source Clock Delay      (SCD):    3.194ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.587     3.194    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X124Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y161       FDRE (Prop_fdre_C_Q)         0.100     3.294 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[39]/Q
                         net (fo=1, routed)           0.561     3.854    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[39]
    SLICE_X123Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.786     4.055    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X123Y161       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[39]/C
                         clock pessimism             -0.589     3.466    
                         clock uncertainty            0.197     3.663    
    SLICE_X123Y161       FDRE (Hold_fdre_C_D)         0.041     3.704    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[39]
  -------------------------------------------------------------------
                         required time                         -3.704    
                         arrival time                           3.854    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.100ns (15.369%)  route 0.551ns (84.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    3.192ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.585     3.192    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X124Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y165       FDRE (Prop_fdre_C_Q)         0.100     3.292 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]/Q
                         net (fo=1, routed)           0.551     3.842    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_charisk_nx_q[4]
    SLICE_X120Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.755     4.024    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X120Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[4]/C
                         clock pessimism             -0.589     3.435    
                         clock uncertainty            0.197     3.632    
    SLICE_X120Y165       FDRE (Hold_fdre_C_D)         0.059     3.691    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_charisk_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.842    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.100ns (15.102%)  route 0.562ns (84.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.559     3.166    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X119Y160       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y160       FDRE (Prop_fdre_C_Q)         0.100     3.266 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[50]/Q
                         net (fo=1, routed)           0.562     3.828    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[50]
    SLICE_X119Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.760     4.029    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X119Y159       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[50]/C
                         clock pessimism             -0.589     3.440    
                         clock uncertainty            0.197     3.637    
    SLICE_X119Y159       FDRE (Hold_fdre_C_D)         0.038     3.675    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[50]
  -------------------------------------------------------------------
                         required time                         -3.675    
                         arrival time                           3.828    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.118ns (17.549%)  route 0.554ns (82.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.029ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.560     3.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X120Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y157       FDRE (Prop_fdre_C_Q)         0.118     3.285 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[53]/Q
                         net (fo=1, routed)           0.554     3.839    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_rx_data_nx_q[53]
    SLICE_X119Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.760     4.029    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_clk
    SLICE_X119Y157       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[53]/C
                         clock pessimism             -0.589     3.440    
                         clock uncertainty            0.197     3.637    
    SLICE_X119Y157       FDRE (Hold_fdre_C_D)         0.049     3.686    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/PPR_rx_data_reg[53]
  -------------------------------------------------------------------
                         required time                         -3.686    
                         arrival time                           3.839    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.862ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 0.282ns (4.859%)  route 5.521ns (95.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.935ns = ( 20.735 - 12.800 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X132Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y148       FDRE (Prop_fdre_C_Q)         0.282    10.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         5.521    15.560    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X123Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.351    20.735    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X123Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]/C
                         clock pessimism              1.351    22.086    
                         clock uncertainty           -0.197    21.888    
    SLICE_X123Y166       FDRE (Setup_fdre_C_R)       -0.467    21.421    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[33]
  -------------------------------------------------------------------
                         required time                         21.421    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 0.282ns (4.859%)  route 5.521ns (95.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.935ns = ( 20.735 - 12.800 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X132Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y148       FDRE (Prop_fdre_C_Q)         0.282    10.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         5.521    15.560    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X123Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.351    20.735    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X123Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]/C
                         clock pessimism              1.351    22.086    
                         clock uncertainty           -0.197    21.888    
    SLICE_X123Y166       FDRE (Setup_fdre_C_R)       -0.467    21.421    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[56]
  -------------------------------------------------------------------
                         required time                         21.421    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.803ns  (logic 0.282ns (4.859%)  route 5.521ns (95.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.935ns = ( 20.735 - 12.800 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X132Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y148       FDRE (Prop_fdre_C_Q)         0.282    10.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         5.521    15.560    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X123Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.351    20.735    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X123Y166       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]/C
                         clock pessimism              1.351    22.086    
                         clock uncertainty           -0.197    21.888    
    SLICE_X123Y166       FDRE (Setup_fdre_C_R)       -0.467    21.421    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[57]
  -------------------------------------------------------------------
                         required time                         21.421    
                         arrival time                         -15.560    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 0.282ns (5.171%)  route 5.171ns (94.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 20.685 - 12.800 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X132Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y148       FDRE (Prop_fdre_C_Q)         0.282    10.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         5.171    15.210    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X121Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.301    20.685    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X121Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]/C
                         clock pessimism              1.351    22.036    
                         clock uncertainty           -0.197    21.838    
    SLICE_X121Y165       FDRE (Setup_fdre_C_R)       -0.467    21.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[32]
  -------------------------------------------------------------------
                         required time                         21.371    
                         arrival time                         -15.210    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 0.282ns (5.171%)  route 5.171ns (94.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 20.685 - 12.800 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X132Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y148       FDRE (Prop_fdre_C_Q)         0.282    10.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         5.171    15.210    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X121Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.301    20.685    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X121Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]/C
                         clock pessimism              1.351    22.036    
                         clock uncertainty           -0.197    21.838    
    SLICE_X121Y165       FDRE (Setup_fdre_C_R)       -0.467    21.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[35]
  -------------------------------------------------------------------
                         required time                         21.371    
                         arrival time                         -15.210    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 0.282ns (5.171%)  route 5.171ns (94.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 20.685 - 12.800 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X132Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y148       FDRE (Prop_fdre_C_Q)         0.282    10.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         5.171    15.210    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X121Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.301    20.685    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X121Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[58]/C
                         clock pessimism              1.351    22.036    
                         clock uncertainty           -0.197    21.838    
    SLICE_X121Y165       FDRE (Setup_fdre_C_R)       -0.467    21.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[58]
  -------------------------------------------------------------------
                         required time                         21.371    
                         arrival time                         -15.210    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 0.282ns (5.171%)  route 5.171ns (94.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.885ns = ( 20.685 - 12.800 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X132Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y148       FDRE (Prop_fdre_C_Q)         0.282    10.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         5.171    15.210    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X121Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.301    20.685    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X121Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[60]/C
                         clock pessimism              1.351    22.036    
                         clock uncertainty           -0.197    21.838    
    SLICE_X121Y165       FDRE (Setup_fdre_C_R)       -0.467    21.371    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[60]
  -------------------------------------------------------------------
                         required time                         21.371    
                         arrival time                         -15.210    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.282ns (5.165%)  route 5.178ns (94.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.937ns = ( 20.737 - 12.800 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X132Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y148       FDRE (Prop_fdre_C_Q)         0.282    10.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         5.178    15.217    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X124Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.353    20.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X124Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]/C
                         clock pessimism              1.351    22.088    
                         clock uncertainty           -0.197    21.890    
    SLICE_X124Y165       FDRE (Setup_fdre_C_R)       -0.467    21.423    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[4]
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 0.282ns (5.165%)  route 5.178ns (94.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.937ns = ( 20.737 - 12.800 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X132Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y148       FDRE (Prop_fdre_C_Q)         0.282    10.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         5.178    15.217    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X124Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.353    20.737    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X124Y165       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[61]/C
                         clock pessimism              1.351    22.088    
                         clock uncertainty           -0.197    21.890    
    SLICE_X124Y165       FDRE (Setup_fdre_C_R)       -0.467    21.423    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_data_nx_q_reg[61]
  -------------------------------------------------------------------
                         required time                         21.423    
                         arrival time                         -15.217    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.247ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 0.282ns (5.201%)  route 5.140ns (94.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.939ns = ( 20.739 - 12.800 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_clk
    SLICE_X132Y148       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y148       FDRE (Prop_fdre_C_Q)         0.282    10.039 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_buf_inst/phy_rst_q_reg/Q
                         net (fo=374, routed)         5.140    15.178    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/phy_rst_q
    SLICE_X124Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.355    20.739    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/gt_pcs_clk
    SLICE_X124Y162       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]/C
                         clock pessimism              1.351    22.090    
                         clock uncertainty           -0.197    21.892    
    SLICE_X124Y162       FDRE (Setup_fdre_C_R)       -0.467    21.425    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_rx_inst/ppr_out_x12_gen.gt_rx_charisk_nx_q_reg[5]
  -------------------------------------------------------------------
                         required time                         21.425    
                         arrival time                         -15.178    
  -------------------------------------------------------------------
                         slack                                  6.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.128ns (19.681%)  route 0.522ns (80.319%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.647     3.254    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X143Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y144       FDRE (Prop_fdre_C_Q)         0.100     3.354 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[33]/Q
                         net (fo=1, routed)           0.522     3.876    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][33]
    SLICE_X143Y145       LUT3 (Prop_lut3_I0_O)        0.028     3.904 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[1]_i_1/O
                         net (fo=1, routed)           0.000     3.904    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[1]
    SLICE_X143Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.867     4.136    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X143Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[1]/C
                         clock pessimism             -0.589     3.547    
                         clock uncertainty            0.197     3.744    
    SLICE_X143Y145       FDRE (Hold_fdre_C_D)         0.060     3.804    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           3.904    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.128ns (19.603%)  route 0.525ns (80.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.647     3.254    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X141Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y144       FDRE (Prop_fdre_C_Q)         0.100     3.354 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[0]/Q
                         net (fo=1, routed)           0.525     3.879    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][0]
    SLICE_X141Y146       LUT3 (Prop_lut3_I1_O)        0.028     3.907 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[0]_i_1/O
                         net (fo=1, routed)           0.000     3.907    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[0]
    SLICE_X141Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.867     4.136    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X141Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[0]/C
                         clock pessimism             -0.589     3.547    
                         clock uncertainty            0.197     3.744    
    SLICE_X141Y146       FDRE (Hold_fdre_C_D)         0.060     3.804    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.804    
                         arrival time                           3.907    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_charisk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_charisk_sync_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.128ns (19.588%)  route 0.525ns (80.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.137ns
    Source Clock Delay      (SCD):    3.255ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.648     3.255    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X137Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_charisk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y147       FDRE (Prop_fdre_C_Q)         0.100     3.355 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_charisk_reg[7]/Q
                         net (fo=1, routed)           0.525     3.880    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PT_tx_charisk[7]
    SLICE_X140Y147       LUT3 (Prop_lut3_I0_O)        0.028     3.908 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/x1_sync_gen.tx_charisk_sync[3]_i_1/O
                         net (fo=1, routed)           0.000     3.908    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_charisk_reg[7]
    SLICE_X140Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_charisk_sync_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.868     4.137    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X140Y147       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_charisk_sync_reg[3]/C
                         clock pessimism             -0.589     3.548    
                         clock uncertainty            0.197     3.745    
    SLICE_X140Y147       FDRE (Hold_fdre_C_D)         0.060     3.805    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_charisk_sync_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           3.908    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.155ns (23.713%)  route 0.499ns (76.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.678     3.285    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X151Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y145       FDRE (Prop_fdre_C_Q)         0.091     3.376 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[58]/Q
                         net (fo=1, routed)           0.499     3.874    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][58]
    SLICE_X150Y145       LUT3 (Prop_lut3_I0_O)        0.064     3.938 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[26]_i_1/O
                         net (fo=1, routed)           0.000     3.938    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[26]
    SLICE_X150Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.898     4.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X150Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[26]/C
                         clock pessimism             -0.589     3.578    
                         clock uncertainty            0.197     3.775    
    SLICE_X150Y145       FDRE (Hold_fdre_C_D)         0.060     3.835    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.835    
                         arrival time                           3.938    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.146ns (22.255%)  route 0.510ns (77.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.676     3.283    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X148Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y146       FDRE (Prop_fdre_C_Q)         0.118     3.401 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[49]/Q
                         net (fo=1, routed)           0.510     3.911    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][49]
    SLICE_X150Y145       LUT3 (Prop_lut3_I0_O)        0.028     3.939 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[17]_i_1/O
                         net (fo=1, routed)           0.000     3.939    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[17]
    SLICE_X150Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.898     4.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X150Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[17]/C
                         clock pessimism             -0.589     3.578    
                         clock uncertainty            0.197     3.775    
    SLICE_X150Y145       FDRE (Hold_fdre_C_D)         0.060     3.835    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.835    
                         arrival time                           3.939    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.157ns (23.962%)  route 0.498ns (76.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.166ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.676     3.283    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X146Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y146       FDRE (Prop_fdre_C_Q)         0.091     3.374 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[47]/Q
                         net (fo=1, routed)           0.498     3.872    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][47]
    SLICE_X147Y146       LUT3 (Prop_lut3_I0_O)        0.066     3.938 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[15]_i_1/O
                         net (fo=1, routed)           0.000     3.938    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[15]
    SLICE_X147Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.897     4.166    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[15]/C
                         clock pessimism             -0.589     3.577    
                         clock uncertainty            0.197     3.774    
    SLICE_X147Y146       FDRE (Hold_fdre_C_D)         0.060     3.834    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.834    
                         arrival time                           3.938    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.128ns (19.490%)  route 0.529ns (80.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.167ns
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.678     3.285    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X151Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y145       FDRE (Prop_fdre_C_Q)         0.100     3.385 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[27]/Q
                         net (fo=1, routed)           0.529     3.913    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][27]
    SLICE_X150Y145       LUT3 (Prop_lut3_I1_O)        0.028     3.941 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[27]_i_1/O
                         net (fo=1, routed)           0.000     3.941    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[27]
    SLICE_X150Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.898     4.167    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X150Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[27]/C
                         clock pessimism             -0.589     3.578    
                         clock uncertainty            0.197     3.775    
    SLICE_X150Y145       FDRE (Hold_fdre_C_D)         0.061     3.836    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.836    
                         arrival time                           3.941    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.156ns (23.208%)  route 0.516ns (76.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.166ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.676     3.283    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X146Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y146       FDRE (Prop_fdre_C_Q)         0.091     3.374 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[56]/Q
                         net (fo=1, routed)           0.516     3.890    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][56]
    SLICE_X147Y146       LUT3 (Prop_lut3_I0_O)        0.065     3.955 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[24]_i_1/O
                         net (fo=1, routed)           0.000     3.955    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[24]
    SLICE_X147Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.897     4.166    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[24]/C
                         clock pessimism             -0.589     3.577    
                         clock uncertainty            0.197     3.774    
    SLICE_X147Y146       FDRE (Hold_fdre_C_D)         0.075     3.849    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.849    
                         arrival time                           3.955    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.129ns (19.214%)  route 0.542ns (80.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.136ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.647     3.254    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X137Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y144       FDRE (Prop_fdre_C_Q)         0.100     3.354 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[8]/Q
                         net (fo=1, routed)           0.542     3.896    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][8]
    SLICE_X139Y144       LUT3 (Prop_lut3_I1_O)        0.029     3.925 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[8]_i_1/O
                         net (fo=1, routed)           0.000     3.925    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[8]
    SLICE_X139Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.867     4.136    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X139Y144       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[8]/C
                         clock pessimism             -0.589     3.547    
                         clock uncertainty            0.197     3.744    
    SLICE_X139Y144       FDRE (Hold_fdre_C_D)         0.075     3.819    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.819    
                         arrival time                           3.925    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.157ns (23.334%)  route 0.516ns (76.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.166ns
    Source Clock Delay      (SCD):    3.283ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.676     3.283    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/phy_clk
    SLICE_X147Y145       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y145       FDRE (Prop_fdre_C_Q)         0.091     3.374 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_tx_top_inst/ollm_tx_oplm_inst/PTP_tx_data_reg[52]/Q
                         net (fo=1, routed)           0.516     3.889    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/PTP_tx_data_reg[63][52]
    SLICE_X147Y146       LUT3 (Prop_lut3_I0_O)        0.066     3.955 r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync[20]_i_1/O
                         net (fo=1, routed)           0.000     3.955    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/tx_data_sync0[20]
    SLICE_X147Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.897     4.166    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/gt_pcs_clk
    SLICE_X147Y146       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[20]/C
                         clock pessimism             -0.589     3.577    
                         clock uncertainty            0.197     3.774    
    SLICE_X147Y146       FDRE (Hold_fdre_C_D)         0.075     3.849    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_tx_inst/x1_sync_gen.tx_data_sync_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.849    
                         arrival time                           3.955    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       21.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.181ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.308ns (7.525%)  route 3.785ns (92.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 33.738 - 25.600 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X134Y145       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y145       FDPE (Prop_fdpe_C_Q)         0.308    10.065 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         3.785    13.849    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X140Y116       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.554    33.738    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X140Y116       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              1.587    35.325    
                         clock uncertainty           -0.077    35.247    
    SLICE_X140Y116       FDPE (Recov_fdpe_C_PRE)     -0.217    35.030    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         35.030    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                 21.181    

Slack (MET) :             21.181ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.308ns (7.525%)  route 3.785ns (92.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.138ns = ( 33.738 - 25.600 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X134Y145       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y145       FDPE (Prop_fdpe_C_Q)         0.308    10.065 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         3.785    13.849    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X140Y116       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.554    33.738    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X140Y116       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              1.587    35.325    
                         clock uncertainty           -0.077    35.247    
    SLICE_X140Y116       FDPE (Recov_fdpe_C_PRE)     -0.217    35.030    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         35.030    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                 21.181    

Slack (MET) :             21.319ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/d_rd_fifo_reg/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 0.269ns (6.850%)  route 3.658ns (93.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.081ns = ( 33.681 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.666     9.753    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X124Y148       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y148       FDPE (Prop_fdpe_C_Q)         0.269    10.022 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=98, routed)          3.658    13.679    srio_rx/log_rst
    SLICE_X108Y110       FDCE                                         f  srio_rx/d_rd_fifo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.497    33.681    srio_rx/log_clk
    SLICE_X108Y110       FDCE                                         r  srio_rx/d_rd_fifo_reg/C
                         clock pessimism              1.587    35.268    
                         clock uncertainty           -0.077    35.190    
    SLICE_X108Y110       FDCE (Recov_fdce_C_CLR)     -0.192    34.998    srio_rx/d_rd_fifo_reg
  -------------------------------------------------------------------
                         required time                         34.998    
                         arrival time                         -13.679    
  -------------------------------------------------------------------
                         slack                                 21.319    

Slack (MET) :             21.564ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.308ns (8.176%)  route 3.459ns (91.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 33.795 - 25.600 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X134Y145       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y145       FDPE (Prop_fdpe_C_Q)         0.308    10.065 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         3.459    13.524    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X151Y118       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.611    33.795    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/phy_clk
    SLICE_X151Y118       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              1.587    35.382    
                         clock uncertainty           -0.077    35.304    
    SLICE_X151Y118       FDPE (Recov_fdpe_C_PRE)     -0.217    35.087    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         35.087    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                 21.564    

Slack (MET) :             21.564ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 0.308ns (8.176%)  route 3.459ns (91.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.195ns = ( 33.795 - 25.600 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X134Y145       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y145       FDPE (Prop_fdpe_C_Q)         0.308    10.065 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         3.459    13.524    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X151Y118       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.611    33.795    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/phy_clk
    SLICE_X151Y118       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              1.587    35.382    
                         clock uncertainty           -0.077    35.304    
    SLICE_X151Y118       FDPE (Recov_fdpe_C_PRE)     -0.217    35.087    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         35.087    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                 21.564    

Slack (MET) :             21.565ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.308ns (8.202%)  route 3.447ns (91.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.196ns = ( 33.796 - 25.600 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X134Y145       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y145       FDPE (Prop_fdpe_C_Q)         0.308    10.065 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         3.447    13.512    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X148Y117       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.612    33.796    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X148Y117       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              1.587    35.383    
                         clock uncertainty           -0.077    35.305    
    SLICE_X148Y117       FDPE (Recov_fdpe_C_PRE)     -0.228    35.077    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         35.077    
                         arrival time                         -13.512    
  -------------------------------------------------------------------
                         slack                                 21.565    

Slack (MET) :             21.601ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.308ns (8.202%)  route 3.447ns (91.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.196ns = ( 33.796 - 25.600 ) 
    Source Clock Delay      (SCD):    9.757ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.670     9.757    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/phy_clk
    SLICE_X134Y145       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y145       FDPE (Prop_fdpe_C_Q)         0.308    10.065 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_phy_rst_q_reg/Q
                         net (fo=392, routed)         3.447    13.512    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/buf_phy_rst_q_reg
    SLICE_X148Y117       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.612    33.796    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X148Y117       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              1.587    35.383    
                         clock uncertainty           -0.077    35.305    
    SLICE_X148Y117       FDPE (Recov_fdpe_C_PRE)     -0.192    35.113    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         35.113    
                         arrival time                         -13.512    
  -------------------------------------------------------------------
                         slack                                 21.601    

Slack (MET) :             21.872ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/current_bit_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.269ns (8.149%)  route 3.032ns (91.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.071ns = ( 33.671 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.666     9.753    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X124Y148       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y148       FDPE (Prop_fdpe_C_Q)         0.269    10.022 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=98, routed)          3.032    13.053    srio_rx/log_rst
    SLICE_X100Y114       FDCE                                         f  srio_rx/current_bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.487    33.671    srio_rx/log_clk
    SLICE_X100Y114       FDCE                                         r  srio_rx/current_bit_cnt_reg[0]/C
                         clock pessimism              1.587    35.258    
                         clock uncertainty           -0.077    35.180    
    SLICE_X100Y114       FDCE (Recov_fdce_C_CLR)     -0.255    34.925    srio_rx/current_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         34.925    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                 21.872    

Slack (MET) :             21.872ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/current_bit_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.269ns (8.149%)  route 3.032ns (91.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.071ns = ( 33.671 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.666     9.753    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X124Y148       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y148       FDPE (Prop_fdpe_C_Q)         0.269    10.022 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=98, routed)          3.032    13.053    srio_rx/log_rst
    SLICE_X100Y114       FDCE                                         f  srio_rx/current_bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.487    33.671    srio_rx/log_clk
    SLICE_X100Y114       FDCE                                         r  srio_rx/current_bit_cnt_reg[1]/C
                         clock pessimism              1.587    35.258    
                         clock uncertainty           -0.077    35.180    
    SLICE_X100Y114       FDCE (Recov_fdce_C_CLR)     -0.255    34.925    srio_rx/current_bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         34.925    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                 21.872    

Slack (MET) :             21.872ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_rx/current_bit_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.600ns  (clkout1 rise@25.600ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.269ns (8.149%)  route 3.032ns (91.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.071ns = ( 33.671 - 25.600 ) 
    Source Clock Delay      (SCD):    9.753ns
    Clock Pessimism Removal (CPR):    1.587ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.666     9.753    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X124Y148       FDPE                                         r  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y148       FDPE (Prop_fdpe_C_Q)         0.269    10.022 f  srio_ip/inst/srio_rst_inst/log_rst_srl_reg[3]/Q
                         net (fo=98, routed)          3.032    13.053    srio_rx/log_rst
    SLICE_X100Y114       FDCE                                         f  srio_rx/current_bit_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.487    33.671    srio_rx/log_clk
    SLICE_X100Y114       FDCE                                         r  srio_rx/current_bit_cnt_reg[4]/C
                         clock pessimism              1.587    35.258    
                         clock uncertainty           -0.077    35.180    
    SLICE_X100Y114       FDCE (Recov_fdce_C_CLR)     -0.255    34.925    srio_rx/current_bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         34.925    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                 21.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.133%)  route 0.117ns (53.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.643     3.250    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X140Y115       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y115       FDPE (Prop_fdpe_C_Q)         0.100     3.350 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.117     3.466    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X138Y115       FDCE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.861     4.130    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/log_clk
    SLICE_X138Y115       FDCE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism             -0.850     3.280    
    SLICE_X138Y115       FDCE (Remov_fdce_C_CLR)     -0.050     3.230    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.133%)  route 0.117ns (53.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.643     3.250    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X140Y115       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y115       FDPE (Prop_fdpe_C_Q)         0.100     3.350 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.117     3.466    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X138Y115       FDCE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.861     4.130    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/log_clk
    SLICE_X138Y115       FDCE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                         clock pessimism             -0.850     3.280    
    SLICE_X138Y115       FDCE (Remov_fdce_C_CLR)     -0.050     3.230    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.133%)  route 0.117ns (53.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.643     3.250    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X140Y115       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y115       FDPE (Prop_fdpe_C_Q)         0.100     3.350 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.117     3.466    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X138Y115       FDCE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.861     4.130    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/log_clk
    SLICE_X138Y115       FDCE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism             -0.850     3.280    
    SLICE_X138Y115       FDCE (Remov_fdce_C_CLR)     -0.050     3.230    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.133%)  route 0.117ns (53.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.643     3.250    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X140Y115       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y115       FDPE (Prop_fdpe_C_Q)         0.100     3.350 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.117     3.466    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X138Y115       FDCE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.861     4.130    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/log_clk
    SLICE_X138Y115       FDCE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.850     3.280    
    SLICE_X138Y115       FDCE (Remov_fdce_C_CLR)     -0.050     3.230    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.133%)  route 0.117ns (53.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.130ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.643     3.250    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/log_clk
    SLICE_X140Y115       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y115       FDPE (Prop_fdpe_C_Q)         0.100     3.350 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.117     3.466    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X138Y115       FDCE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.861     4.130    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/log_clk
    SLICE_X138Y115       FDCE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism             -0.850     3.280    
    SLICE_X138Y115       FDCE (Remov_fdce_C_CLR)     -0.050     3.230    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/real_sync_unit.dist_ram_afifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.230    
                         arrival time                           3.466    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.840%)  route 0.113ns (53.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.160ns
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.671     3.278    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/phy_clk
    SLICE_X149Y116       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y116       FDPE (Prop_fdpe_C_Q)         0.100     3.378 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.113     3.491    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X150Y116       FDCE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.891     4.160    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/phy_clk
    SLICE_X150Y116       FDCE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.850     3.310    
    SLICE_X150Y116       FDCE (Remov_fdce_C_CLR)     -0.069     3.241    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.840%)  route 0.113ns (53.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.160ns
    Source Clock Delay      (SCD):    3.278ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.671     3.278    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/phy_clk
    SLICE_X149Y116       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y116       FDPE (Prop_fdpe_C_Q)         0.100     3.378 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=15, routed)          0.113     3.491    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X150Y116       FDCE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.891     4.160    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/phy_clk
    SLICE_X150Y116       FDCE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.850     3.310    
    SLICE_X150Y116       FDCE (Remov_fdce_C_CLR)     -0.069     3.241    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/buf_core_inst/buf_top_inst/buf_tx_inst/buf_tx_sync_unit_inst/srl16_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.277%)  route 0.107ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.603     3.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X92Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y146        FDPE (Prop_fdpe_C_Q)         0.100     3.310 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     3.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.822     4.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X92Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.867     3.224    
    SLICE_X92Y145        FDCE (Remov_fdce_C_CLR)     -0.069     3.155    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.277%)  route 0.107ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.603     3.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X92Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y146        FDPE (Prop_fdpe_C_Q)         0.100     3.310 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     3.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.822     4.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X92Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.867     3.224    
    SLICE_X92Y145        FDCE (Remov_fdce_C_CLR)     -0.069     3.155    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.277%)  route 0.107ns (51.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.091ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.867ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.603     3.210    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X92Y146        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y146        FDPE (Prop_fdpe_C_Q)         0.100     3.310 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     3.417    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X92Y145        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.822     4.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X92Y145        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.867     3.224    
    SLICE_X92Y145        FDCE (Remov_fdce_C_CLR)     -0.069     3.155    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.417    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout2
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       10.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.688ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.419ns  (logic 0.269ns (18.963%)  route 1.150ns (81.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.940ns = ( 33.540 - 25.600 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 22.359 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.472    22.359    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDPE (Prop_fdpe_C_Q)         0.269    22.628 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.150    23.777    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X138Y166       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.356    33.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X138Y166       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/C
                         clock pessimism              1.351    34.891    
                         clock uncertainty           -0.197    34.693    
    SLICE_X138Y166       FDPE (Recov_fdpe_C_PRE)     -0.228    34.465    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]
  -------------------------------------------------------------------
                         required time                         34.465    
                         arrival time                         -23.777    
  -------------------------------------------------------------------
                         slack                                 10.688    

Slack (MET) :             10.688ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.419ns  (logic 0.269ns (18.963%)  route 1.150ns (81.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.940ns = ( 33.540 - 25.600 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 22.359 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.472    22.359    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDPE (Prop_fdpe_C_Q)         0.269    22.628 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.150    23.777    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X138Y166       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.356    33.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X138Y166       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/C
                         clock pessimism              1.351    34.891    
                         clock uncertainty           -0.197    34.693    
    SLICE_X138Y166       FDPE (Recov_fdpe_C_PRE)     -0.228    34.465    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         34.465    
                         arrival time                         -23.777    
  -------------------------------------------------------------------
                         slack                                 10.688    

Slack (MET) :             10.688ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.419ns  (logic 0.269ns (18.963%)  route 1.150ns (81.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.940ns = ( 33.540 - 25.600 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 22.359 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.472    22.359    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDPE (Prop_fdpe_C_Q)         0.269    22.628 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.150    23.777    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X138Y166       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.356    33.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X138Y166       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/C
                         clock pessimism              1.351    34.891    
                         clock uncertainty           -0.197    34.693    
    SLICE_X138Y166       FDPE (Recov_fdpe_C_PRE)     -0.228    34.465    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         34.465    
                         arrival time                         -23.777    
  -------------------------------------------------------------------
                         slack                                 10.688    

Slack (MET) :             10.688ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
                            (recovery check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout1 rise@25.600ns - clkout2 rise@12.800ns)
  Data Path Delay:        1.419ns  (logic 0.269ns (18.963%)  route 1.150ns (81.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.940ns = ( 33.540 - 25.600 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 22.359 - 12.800 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684    15.484 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978    16.463    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    16.583 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952    18.535    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088    18.623 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           2.144    20.767    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.120    20.887 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.472    22.359    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDPE (Prop_fdpe_C_Q)         0.269    22.628 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           1.150    23.777    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X138Y166       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   25.600    25.600 r  
    H6                                                0.000    25.600 r  sys_clkp (IN)
                         net (fo=0)                   0.000    25.600    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    25.600 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    25.600    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    27.216 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    28.159    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    28.272 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    29.989    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    30.072 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.999    32.071    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.113    32.184 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.356    33.540    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X138Y166       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/C
                         clock pessimism              1.351    34.891    
                         clock uncertainty           -0.197    34.693    
    SLICE_X138Y166       FDPE (Recov_fdpe_C_PRE)     -0.228    34.465    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         34.465    
                         arrival time                         -23.777    
  -------------------------------------------------------------------
                         slack                                 10.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.100ns (16.513%)  route 0.506ns (83.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.593     3.200    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDPE (Prop_fdpe_C_Q)         0.100     3.300 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.506     3.805    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X138Y166       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.787     4.056    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X138Y166       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]/C
                         clock pessimism             -0.589     3.467    
                         clock uncertainty            0.197     3.664    
    SLICE_X138Y166       FDPE (Remov_fdpe_C_PRE)     -0.052     3.612    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.612    
                         arrival time                           3.805    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.100ns (16.513%)  route 0.506ns (83.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.593     3.200    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDPE (Prop_fdpe_C_Q)         0.100     3.300 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.506     3.805    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X138Y166       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.787     4.056    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X138Y166       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]/C
                         clock pessimism             -0.589     3.467    
                         clock uncertainty            0.197     3.664    
    SLICE_X138Y166       FDPE (Remov_fdpe_C_PRE)     -0.052     3.612    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.612    
                         arrival time                           3.805    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.100ns (16.513%)  route 0.506ns (83.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.593     3.200    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDPE (Prop_fdpe_C_Q)         0.100     3.300 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.506     3.805    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X138Y166       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.787     4.056    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X138Y166       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]/C
                         clock pessimism             -0.589     3.467    
                         clock uncertainty            0.197     3.664    
    SLICE_X138Y166       FDPE (Remov_fdpe_C_PRE)     -0.052     3.612    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.612    
                         arrival time                           3.805    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
                            (removal check against rising-edge clock clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.100ns (16.513%)  route 0.506ns (83.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.056ns
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.593     3.200    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y152       FDPE (Prop_fdpe_C_Q)         0.100     3.300 f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/Q
                         net (fo=7, routed)           0.506     3.805    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/gt_pcs_rst_srl_reg[3][0]
    SLICE_X138Y166       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.787     4.056    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/drpclk
    SLICE_X138Y166       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]/C
                         clock pessimism             -0.589     3.467    
                         clock uncertainty            0.197     3.664    
    SLICE_X138Y166       FDPE (Remov_fdpe_C_PRE)     -0.052     3.612    srio_ip/inst/srio_gen2_0_block_inst/srio_gt_wrapper_inst/soft_reset_in_sync_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.612    
                         arrival time                           3.805    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout1
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       10.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.415ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.399ns (22.613%)  route 1.365ns (77.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.946ns = ( 20.746 - 12.800 ) 
    Source Clock Delay      (SCD):    9.503ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.416     9.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X119Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y158       FDRE (Prop_fdre_C_Q)         0.246     9.749 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.770    10.518    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X125Y152       LUT5 (Prop_lut5_I4_O)        0.153    10.671 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.596    11.267    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X133Y152       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.362    20.746    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/C
                         clock pessimism              1.351    22.097    
                         clock uncertainty           -0.197    21.899    
    SLICE_X133Y152       FDPE (Recov_fdpe_C_PRE)     -0.217    21.682    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         21.682    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                 10.415    

Slack (MET) :             10.415ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.399ns (22.613%)  route 1.365ns (77.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.946ns = ( 20.746 - 12.800 ) 
    Source Clock Delay      (SCD):    9.503ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.416     9.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X119Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y158       FDRE (Prop_fdre_C_Q)         0.246     9.749 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.770    10.518    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X125Y152       LUT5 (Prop_lut5_I4_O)        0.153    10.671 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.596    11.267    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X133Y152       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.362    20.746    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/C
                         clock pessimism              1.351    22.097    
                         clock uncertainty           -0.197    21.899    
    SLICE_X133Y152       FDPE (Recov_fdpe_C_PRE)     -0.217    21.682    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         21.682    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                 10.415    

Slack (MET) :             10.415ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.399ns (22.613%)  route 1.365ns (77.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.946ns = ( 20.746 - 12.800 ) 
    Source Clock Delay      (SCD):    9.503ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.416     9.503    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/phy_clk
    SLICE_X119Y158       FDRE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y158       FDRE (Prop_fdre_C_Q)         0.246     9.749 f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/ollm_rx_top_inst/ollm_rx_datapath_inst/reset_device_cnt_reg[2]/Q
                         net (fo=2, routed)           0.770    10.518    srio_ip/inst/srio_rst_inst/phy_rcvd_link_reset
    SLICE_X125Y152       LUT5 (Prop_lut5_I4_O)        0.153    10.671 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.596    11.267    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X133Y152       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.362    20.746    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                         clock pessimism              1.351    22.097    
                         clock uncertainty           -0.197    21.899    
    SLICE_X133Y152       FDPE (Recov_fdpe_C_PRE)     -0.217    21.682    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         21.682    
                         arrival time                         -11.267    
  -------------------------------------------------------------------
                         slack                                 10.415    

Slack (MET) :             10.463ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.322ns (19.381%)  route 1.339ns (80.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.943ns = ( 20.743 - 12.800 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.468     9.555    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X125Y152       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y152       FDRE (Prop_fdre_C_Q)         0.269     9.824 r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/Q
                         net (fo=6, routed)           0.577    10.400    srio_ip/inst/srio_rst_inst/reset_state[1]
    SLICE_X125Y152       LUT4 (Prop_lut4_I1_O)        0.053    10.453 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.763    11.216    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X125Y151       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.359    20.743    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X125Y151       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/C
                         clock pessimism              1.351    22.094    
                         clock uncertainty           -0.197    21.896    
    SLICE_X125Y151       FDPE (Recov_fdpe_C_PRE)     -0.217    21.679    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         21.679    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                 10.463    

Slack (MET) :             10.463ns  (required time - arrival time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout2 rise@12.800ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.322ns (19.381%)  route 1.339ns (80.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.943ns = ( 20.743 - 12.800 ) 
    Source Clock Delay      (SCD):    9.555ns
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.978     3.663    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.783 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.952     5.735    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.823 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           2.144     7.967    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.120     8.087 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       1.468     9.555    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X125Y152       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y152       FDRE (Prop_fdre_C_Q)         0.269     9.824 r  srio_ip/inst/srio_rst_inst/reset_state_reg[1]/Q
                         net (fo=6, routed)           0.577    10.400    srio_ip/inst/srio_rst_inst/reset_state[1]
    SLICE_X125Y152       LUT4 (Prop_lut4_I1_O)        0.053    10.453 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.763    11.216    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X125Y151       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   12.800    12.800 r  
    H6                                                0.000    12.800 r  sys_clkp (IN)
                         net (fo=0)                   0.000    12.800    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000    12.800 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000    12.800    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616    14.416 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.942    15.359    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    15.472 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.717    17.189    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    17.272 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.999    19.271    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.113    19.384 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         1.359    20.743    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X125Y151       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/C
                         clock pessimism              1.351    22.094    
                         clock uncertainty           -0.197    21.896    
    SLICE_X125Y151       FDPE (Recov_fdpe_C_PRE)     -0.217    21.679    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         21.679    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                 10.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.155ns (29.278%)  route 0.374ns (70.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.063ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.590     3.197    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X125Y152       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y152       FDRE (Prop_fdre_C_Q)         0.091     3.288 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.097     3.384    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X125Y152       LUT5 (Prop_lut5_I1_O)        0.064     3.448 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.278     3.726    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X133Y152       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.794     4.063    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]/C
                         clock pessimism             -0.589     3.474    
                         clock uncertainty            0.197     3.671    
    SLICE_X133Y152       FDPE (Remov_fdpe_C_PRE)     -0.072     3.599    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.155ns (29.278%)  route 0.374ns (70.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.063ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.590     3.197    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X125Y152       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y152       FDRE (Prop_fdre_C_Q)         0.091     3.288 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.097     3.384    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X125Y152       LUT5 (Prop_lut5_I1_O)        0.064     3.448 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.278     3.726    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X133Y152       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.794     4.063    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]/C
                         clock pessimism             -0.589     3.474    
                         clock uncertainty            0.197     3.671    
    SLICE_X133Y152       FDPE (Remov_fdpe_C_PRE)     -0.072     3.599    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.155ns (29.278%)  route 0.374ns (70.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.063ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.590     3.197    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X125Y152       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y152       FDRE (Prop_fdre_C_Q)         0.091     3.288 r  srio_ip/inst/srio_rst_inst/reset_state_reg[3]/Q
                         net (fo=6, routed)           0.097     3.384    srio_ip/inst/srio_rst_inst/reset_state[3]
    SLICE_X125Y152       LUT5 (Prop_lut5_I1_O)        0.064     3.448 f  srio_ip/inst/srio_rst_inst/reset_condition/O
                         net (fo=24, routed)          0.278     3.726    srio_ip/inst/srio_rst_inst/AS[0]
    SLICE_X133Y152       FDPE                                         f  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.794     4.063    srio_ip/inst/srio_rst_inst/sys_clkn_0
    SLICE_X133Y152       FDPE                                         r  srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]/C
                         clock pessimism             -0.589     3.474    
                         clock uncertainty            0.197     3.671    
    SLICE_X133Y152       FDPE (Remov_fdpe_C_PRE)     -0.072     3.599    srio_ip/inst/srio_rst_inst/gt_pcs_rst_srl_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.599    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.306%)  route 0.502ns (79.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.059ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.590     3.197    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X125Y152       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y152       FDRE (Prop_fdre_C_Q)         0.100     3.297 r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/Q
                         net (fo=6, routed)           0.202     3.498    srio_ip/inst/srio_rst_inst/reset_state[0]
    SLICE_X125Y152       LUT4 (Prop_lut4_I0_O)        0.028     3.526 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.301     3.827    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X125Y151       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.790     4.059    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X125Y151       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]/C
                         clock pessimism             -0.589     3.470    
                         clock uncertainty            0.197     3.667    
    SLICE_X125Y151       FDPE (Remov_fdpe_C_PRE)     -0.072     3.595    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.595    
                         arrival time                           3.827    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@12.800ns period=25.600ns})
  Destination:            srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
                            (removal check against rising-edge clock clkout2  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.306%)  route 0.502ns (79.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.059ns
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.589ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.344     0.786    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.812 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           0.751     1.563    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.613 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.968     2.581    srio_ip/inst/srio_clk_inst/clkout1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.607 r  srio_ip/inst/srio_clk_inst/log_clk_bufg_inst/O
                         net (fo=10943, routed)       0.590     3.197    srio_ip/inst/srio_rst_inst/CLK
    SLICE_X125Y152       FDRE                                         r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y152       FDRE (Prop_fdre_C_Q)         0.100     3.297 r  srio_ip/inst/srio_rst_inst/reset_state_reg[0]/Q
                         net (fo=6, routed)           0.202     3.498    srio_ip/inst/srio_rst_inst/reset_state[0]
    SLICE_X125Y152       LUT4 (Prop_lut4_I0_O)        0.028     3.526 f  srio_ip/inst/srio_rst_inst/controlled_force_reinit/O
                         net (fo=2, routed)           0.301     3.827    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/force_reinit
    SLICE_X125Y151       FDPE                                         f  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    H6                                                0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    sys_clkp
    H6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    srio_ip/inst/srio_clk_inst/sys_clkp
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  srio_ip/inst/srio_clk_inst/u_refclk_ibufds/O
                         net (fo=18, routed)          0.381     1.114    srio_ip/inst/srio_clk_inst/refclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.144 r  srio_ip/inst/srio_clk_inst/refclk_bufg_inst/O
                         net (fo=1, routed)           1.005     2.149    srio_ip/inst/srio_clk_inst/refclk_bufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.202 r  srio_ip/inst/srio_clk_inst/srio_mmcm_inst/CLKOUT2
                         net (fo=1, routed)           1.037     3.239    srio_ip/inst/srio_clk_inst/clkout2
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.030     3.269 r  srio_ip/inst/srio_clk_inst/gt_pcs_clk_bufg_inst/O
                         net (fo=585, routed)         0.790     4.059    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/gt_pcs_clk
    SLICE_X125Y151       FDPE                                         r  srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]/C
                         clock pessimism             -0.589     3.470    
                         clock uncertainty            0.197     3.667    
    SLICE_X125Y151       FDPE (Remov_fdpe_C_PRE)     -0.072     3.595    srio_ip/inst/srio_gen2_0_block_inst/srio_gen2_v4_0_5_unifiedtop_inst/phy_core_inst/phy_top_inst/oplm_top_inst/oplm_init_inst/ug_force_reinit_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.595    
                         arrival time                           3.827    
  -------------------------------------------------------------------
                         slack                                  0.232    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.656ns (13.592%)  route 4.170ns (86.408%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.793     7.838    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y144        LUT4 (Prop_lut4_I3_O)        0.063     7.901 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.563     8.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y142        LUT2 (Prop_lut2_I0_O)        0.165     8.628 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.287     9.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X88Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.486    37.471    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X88Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]/C
                         clock pessimism              0.532    38.003    
                         clock uncertainty           -0.035    37.968    
    SLICE_X88Y142        FDCE (Recov_fdce_C_CLR)     -0.255    37.713    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         37.713    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 27.797    

Slack (MET) :             27.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.656ns (13.592%)  route 4.170ns (86.408%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.793     7.838    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y144        LUT4 (Prop_lut4_I3_O)        0.063     7.901 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.563     8.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y142        LUT2 (Prop_lut2_I0_O)        0.165     8.628 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.287     9.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X88Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.486    37.471    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X88Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]/C
                         clock pessimism              0.532    38.003    
                         clock uncertainty           -0.035    37.968    
    SLICE_X88Y142        FDCE (Recov_fdce_C_CLR)     -0.255    37.713    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         37.713    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 27.797    

Slack (MET) :             27.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.656ns (13.592%)  route 4.170ns (86.408%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.793     7.838    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y144        LUT4 (Prop_lut4_I3_O)        0.063     7.901 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.563     8.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y142        LUT2 (Prop_lut2_I0_O)        0.165     8.628 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.287     9.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X88Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.486    37.471    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X88Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]/C
                         clock pessimism              0.532    38.003    
                         clock uncertainty           -0.035    37.968    
    SLICE_X88Y142        FDCE (Recov_fdce_C_CLR)     -0.255    37.713    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         37.713    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 27.797    

Slack (MET) :             27.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.656ns (13.592%)  route 4.170ns (86.408%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.793     7.838    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y144        LUT4 (Prop_lut4_I3_O)        0.063     7.901 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.563     8.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y142        LUT2 (Prop_lut2_I0_O)        0.165     8.628 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.287     9.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X88Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.486    37.471    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X88Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]/C
                         clock pessimism              0.532    38.003    
                         clock uncertainty           -0.035    37.968    
    SLICE_X88Y142        FDCE (Recov_fdce_C_CLR)     -0.255    37.713    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         37.713    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 27.797    

Slack (MET) :             27.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.656ns (13.592%)  route 4.170ns (86.408%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.793     7.838    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y144        LUT4 (Prop_lut4_I3_O)        0.063     7.901 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.563     8.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y142        LUT2 (Prop_lut2_I0_O)        0.165     8.628 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.287     9.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X88Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.486    37.471    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X88Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism              0.532    38.003    
                         clock uncertainty           -0.035    37.968    
    SLICE_X88Y142        FDCE (Recov_fdce_C_CLR)     -0.255    37.713    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         37.713    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 27.797    

Slack (MET) :             27.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.656ns (13.592%)  route 4.170ns (86.408%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.793     7.838    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y144        LUT4 (Prop_lut4_I3_O)        0.063     7.901 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.563     8.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y142        LUT2 (Prop_lut2_I0_O)        0.165     8.628 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.287     9.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X88Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.486    37.471    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X88Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                         clock pessimism              0.532    38.003    
                         clock uncertainty           -0.035    37.968    
    SLICE_X88Y142        FDCE (Recov_fdce_C_CLR)     -0.255    37.713    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         37.713    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 27.797    

Slack (MET) :             27.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.656ns (13.592%)  route 4.170ns (86.408%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.793     7.838    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y144        LUT4 (Prop_lut4_I3_O)        0.063     7.901 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.563     8.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y142        LUT2 (Prop_lut2_I0_O)        0.165     8.628 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.287     9.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X88Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.486    37.471    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X88Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]/C
                         clock pessimism              0.532    38.003    
                         clock uncertainty           -0.035    37.968    
    SLICE_X88Y142        FDCE (Recov_fdce_C_CLR)     -0.255    37.713    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         37.713    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 27.797    

Slack (MET) :             27.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 0.656ns (13.592%)  route 4.170ns (86.408%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.793     7.838    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y144        LUT4 (Prop_lut4_I3_O)        0.063     7.901 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.563     8.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y142        LUT2 (Prop_lut2_I0_O)        0.165     8.628 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.287     9.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X88Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.486    37.471    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X88Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]/C
                         clock pessimism              0.532    38.003    
                         clock uncertainty           -0.035    37.968    
    SLICE_X88Y142        FDCE (Recov_fdce_C_CLR)     -0.255    37.713    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         37.713    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                 27.797    

Slack (MET) :             27.800ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.656ns (13.599%)  route 4.168ns (86.401%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.793     7.838    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y144        LUT4 (Prop_lut4_I3_O)        0.063     7.901 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.563     8.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y142        LUT2 (Prop_lut2_I0_O)        0.165     8.628 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.285     9.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X89Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.486    37.471    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X89Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]/C
                         clock pessimism              0.532    38.003    
                         clock uncertainty           -0.035    37.968    
    SLICE_X89Y142        FDCE (Recov_fdce_C_CLR)     -0.255    37.713    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         37.713    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 27.800    

Slack (MET) :             27.800ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.824ns  (logic 0.656ns (13.599%)  route 4.168ns (86.401%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 37.471 - 33.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.385     3.385    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     3.505 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.584     5.089    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X64Y143        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_fdre_C_Q)         0.269     5.358 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/Q
                         net (fo=1, routed)           0.559     5.917    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[2]
    SLICE_X64Y143        LUT6 (Prop_lut6_I0_O)        0.053     5.970 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.658     6.629    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X71Y144        LUT5 (Prop_lut5_I0_O)        0.053     6.682 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.310     6.991    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X73Y144        LUT4 (Prop_lut4_I1_O)        0.053     7.044 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2/O
                         net (fo=15, routed)          0.793     7.838    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ctl_reg_en[0]_i_2_n_0
    SLICE_X81Y144        LUT4 (Prop_lut4_I3_O)        0.063     7.901 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=22, routed)          0.563     8.463    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]
    SLICE_X83Y142        LUT2 (Prop_lut2_I0_O)        0.165     8.628 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.285     9.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X89Y142        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.872    35.872    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113    35.985 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         1.486    37.471    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/CLK
    SLICE_X89Y142        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]/C
                         clock pessimism              0.532    38.003    
                         clock uncertainty           -0.035    37.968    
    SLICE_X89Y142        FDCE (Recov_fdce_C_CLR)     -0.255    37.713    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         37.713    
                         arrival time                          -9.913    
  -------------------------------------------------------------------
                         slack                                 27.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.911%)  route 0.157ns (61.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.595     2.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y139        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.458    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X82Y138        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.814     2.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X82Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.477     2.215    
    SLICE_X82Y138        FDCE (Remov_fdce_C_CLR)     -0.050     2.165    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.911%)  route 0.157ns (61.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.595     2.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y139        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.458    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X82Y138        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.814     2.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X82Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.477     2.215    
    SLICE_X82Y138        FDCE (Remov_fdce_C_CLR)     -0.050     2.165    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.911%)  route 0.157ns (61.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.595     2.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y139        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.157     2.458    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X82Y138        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.814     2.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X82Y138        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.477     2.215    
    SLICE_X82Y138        FDCE (Remov_fdce_C_CLR)     -0.050     2.165    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.169%)  route 0.149ns (59.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.595     2.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y139        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     2.450    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X81Y137        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X81Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.477     2.213    
    SLICE_X81Y137        FDCE (Remov_fdce_C_CLR)     -0.069     2.144    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.169%)  route 0.149ns (59.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.595     2.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y139        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     2.450    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X81Y137        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X81Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.477     2.213    
    SLICE_X81Y137        FDCE (Remov_fdce_C_CLR)     -0.069     2.144    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.169%)  route 0.149ns (59.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.595     2.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y139        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     2.450    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X81Y137        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X81Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.477     2.213    
    SLICE_X81Y137        FDCE (Remov_fdce_C_CLR)     -0.069     2.144    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.169%)  route 0.149ns (59.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.595     2.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y139        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     2.450    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X81Y137        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X81Y137        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.477     2.213    
    SLICE_X81Y137        FDCE (Remov_fdce_C_CLR)     -0.069     2.144    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.088%)  route 0.142ns (60.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.596     2.202    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y141        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDPE (Prop_fdpe_C_Q)         0.091     2.293 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.142     2.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X82Y141        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.815     2.693    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y141        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.477     2.216    
    SLICE_X82Y141        FDPE (Remov_fdpe_C_PRE)     -0.090     2.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.169%)  route 0.149ns (59.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.595     2.201    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X80Y139        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y139        FDPE (Prop_fdpe_C_Q)         0.100     2.301 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.149     2.450    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X81Y137        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.812     2.690    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X81Y137        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.477     2.213    
    SLICE_X81Y137        FDPE (Remov_fdpe_C_PRE)     -0.072     2.141    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.627%)  route 0.151ns (62.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.580     1.580    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.606 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.597     2.203    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X84Y139        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y139        FDPE (Prop_fdpe_C_Q)         0.091     2.294 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.151     2.445    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X83Y139        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.848     1.848    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.878 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=344, routed)         0.814     2.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X83Y139        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.460     2.232    
    SLICE_X83Y139        FDPE (Remov_fdpe_C_PRE)     -0.110     2.122    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.323    





