// Seed: 964898030
module module_0 (
    input tri id_0
    , id_13,
    input wand id_1,
    input tri id_2,
    input tri0 id_3,
    output uwire id_4,
    input supply0 id_5,
    output wire id_6,
    input wire id_7,
    input tri id_8,
    input supply1 id_9,
    input tri1 id_10,
    output tri0 id_11
);
endmodule
module module_1 (
    output logic id_0,
    output wire  id_1,
    input  uwire id_2
    , id_4
);
  assign id_4 = {-1{1 == id_2}};
  always @(id_4 - 1 or posedge id_2) if (1) id_0 <= -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1
  );
  logic id_5;
  ;
endmodule
