
Kodama_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004294  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004354  08004354  00014354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800438c  0800438c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800438c  0800438c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800438c  0800438c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800438c  0800438c  0001438c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004390  08004390  00014390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004394  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  20000010  080043a0  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200001e8  080043a0  000201e8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001060d  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024e5  00000000  00000000  00030641  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e60  00000000  00000000  00032b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d68  00000000  00000000  00033988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011255  00000000  00000000  000346f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011a01  00000000  00000000  00045945  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000686d6  00000000  00000000  00057346  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000bfa1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000335c  00000000  00000000  000bfa70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800433c 	.word	0x0800433c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	0800433c 	.word	0x0800433c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 fd92 	bl	8000d4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f812 	bl	8000250 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f98c 	bl	8000548 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000230:	f000 f95a 	bl	80004e8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000234:	f000 f926 	bl	8000484 <MX_USART1_UART_Init>
  MX_ADC_Init();
 8000238:	f000 f872 	bl	8000320 <MX_ADC_Init>
  MX_TIM3_Init();
 800023c:	f000 f8cc 	bl	80003d8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc);
 8000240:	4b02      	ldr	r3, [pc, #8]	; (800024c <main+0x2c>)
 8000242:	0018      	movs	r0, r3
 8000244:	f001 f9e6 	bl	8001614 <HAL_ADCEx_Calibration_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000248:	e7fe      	b.n	8000248 <main+0x28>
 800024a:	46c0      	nop			; (mov r8, r8)
 800024c:	20000180 	.word	0x20000180

08000250 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000250:	b590      	push	{r4, r7, lr}
 8000252:	b097      	sub	sp, #92	; 0x5c
 8000254:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000256:	2428      	movs	r4, #40	; 0x28
 8000258:	193b      	adds	r3, r7, r4
 800025a:	0018      	movs	r0, r3
 800025c:	2330      	movs	r3, #48	; 0x30
 800025e:	001a      	movs	r2, r3
 8000260:	2100      	movs	r1, #0
 8000262:	f004 f862 	bl	800432a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000266:	2318      	movs	r3, #24
 8000268:	18fb      	adds	r3, r7, r3
 800026a:	0018      	movs	r0, r3
 800026c:	2310      	movs	r3, #16
 800026e:	001a      	movs	r2, r3
 8000270:	2100      	movs	r1, #0
 8000272:	f004 f85a 	bl	800432a <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000276:	1d3b      	adds	r3, r7, #4
 8000278:	0018      	movs	r0, r3
 800027a:	2314      	movs	r3, #20
 800027c:	001a      	movs	r2, r3
 800027e:	2100      	movs	r1, #0
 8000280:	f004 f853 	bl	800432a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000284:	0021      	movs	r1, r4
 8000286:	187b      	adds	r3, r7, r1
 8000288:	2212      	movs	r2, #18
 800028a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028c:	187b      	adds	r3, r7, r1
 800028e:	2201      	movs	r2, #1
 8000290:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000292:	187b      	adds	r3, r7, r1
 8000294:	2201      	movs	r2, #1
 8000296:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000298:	187b      	adds	r3, r7, r1
 800029a:	2210      	movs	r2, #16
 800029c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800029e:	187b      	adds	r3, r7, r1
 80002a0:	2210      	movs	r2, #16
 80002a2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002a4:	187b      	adds	r3, r7, r1
 80002a6:	2202      	movs	r2, #2
 80002a8:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002aa:	187b      	adds	r3, r7, r1
 80002ac:	2280      	movs	r2, #128	; 0x80
 80002ae:	0212      	lsls	r2, r2, #8
 80002b0:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80002b2:	187b      	adds	r3, r7, r1
 80002b4:	2280      	movs	r2, #128	; 0x80
 80002b6:	0352      	lsls	r2, r2, #13
 80002b8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002ba:	187b      	adds	r3, r7, r1
 80002bc:	2200      	movs	r2, #0
 80002be:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c0:	187b      	adds	r3, r7, r1
 80002c2:	0018      	movs	r0, r3
 80002c4:	f001 fed2 	bl	800206c <HAL_RCC_OscConfig>
 80002c8:	1e03      	subs	r3, r0, #0
 80002ca:	d001      	beq.n	80002d0 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80002cc:	f000 fae2 	bl	8000894 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d0:	2118      	movs	r1, #24
 80002d2:	187b      	adds	r3, r7, r1
 80002d4:	2207      	movs	r2, #7
 80002d6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	2202      	movs	r2, #2
 80002dc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002de:	187b      	adds	r3, r7, r1
 80002e0:	2200      	movs	r2, #0
 80002e2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002e4:	187b      	adds	r3, r7, r1
 80002e6:	2200      	movs	r2, #0
 80002e8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002ea:	187b      	adds	r3, r7, r1
 80002ec:	2101      	movs	r1, #1
 80002ee:	0018      	movs	r0, r3
 80002f0:	f002 f9da 	bl	80026a8 <HAL_RCC_ClockConfig>
 80002f4:	1e03      	subs	r3, r0, #0
 80002f6:	d001      	beq.n	80002fc <SystemClock_Config+0xac>
  {
    Error_Handler();
 80002f8:	f000 facc 	bl	8000894 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80002fc:	1d3b      	adds	r3, r7, #4
 80002fe:	2201      	movs	r2, #1
 8000300:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	2200      	movs	r2, #0
 8000306:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000308:	1d3b      	adds	r3, r7, #4
 800030a:	0018      	movs	r0, r3
 800030c:	f002 fb20 	bl	8002950 <HAL_RCCEx_PeriphCLKConfig>
 8000310:	1e03      	subs	r3, r0, #0
 8000312:	d001      	beq.n	8000318 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000314:	f000 fabe 	bl	8000894 <Error_Handler>
  }
}
 8000318:	46c0      	nop			; (mov r8, r8)
 800031a:	46bd      	mov	sp, r7
 800031c:	b017      	add	sp, #92	; 0x5c
 800031e:	bd90      	pop	{r4, r7, pc}

08000320 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b084      	sub	sp, #16
 8000324:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000326:	1d3b      	adds	r3, r7, #4
 8000328:	0018      	movs	r0, r3
 800032a:	230c      	movs	r3, #12
 800032c:	001a      	movs	r2, r3
 800032e:	2100      	movs	r1, #0
 8000330:	f003 fffb 	bl	800432a <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000334:	4b26      	ldr	r3, [pc, #152]	; (80003d0 <MX_ADC_Init+0xb0>)
 8000336:	4a27      	ldr	r2, [pc, #156]	; (80003d4 <MX_ADC_Init+0xb4>)
 8000338:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800033a:	4b25      	ldr	r3, [pc, #148]	; (80003d0 <MX_ADC_Init+0xb0>)
 800033c:	2200      	movs	r2, #0
 800033e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000340:	4b23      	ldr	r3, [pc, #140]	; (80003d0 <MX_ADC_Init+0xb0>)
 8000342:	2200      	movs	r2, #0
 8000344:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000346:	4b22      	ldr	r3, [pc, #136]	; (80003d0 <MX_ADC_Init+0xb0>)
 8000348:	2200      	movs	r2, #0
 800034a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800034c:	4b20      	ldr	r3, [pc, #128]	; (80003d0 <MX_ADC_Init+0xb0>)
 800034e:	2201      	movs	r2, #1
 8000350:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000352:	4b1f      	ldr	r3, [pc, #124]	; (80003d0 <MX_ADC_Init+0xb0>)
 8000354:	2204      	movs	r2, #4
 8000356:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000358:	4b1d      	ldr	r3, [pc, #116]	; (80003d0 <MX_ADC_Init+0xb0>)
 800035a:	2200      	movs	r2, #0
 800035c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800035e:	4b1c      	ldr	r3, [pc, #112]	; (80003d0 <MX_ADC_Init+0xb0>)
 8000360:	2200      	movs	r2, #0
 8000362:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000364:	4b1a      	ldr	r3, [pc, #104]	; (80003d0 <MX_ADC_Init+0xb0>)
 8000366:	2200      	movs	r2, #0
 8000368:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800036a:	4b19      	ldr	r3, [pc, #100]	; (80003d0 <MX_ADC_Init+0xb0>)
 800036c:	2200      	movs	r2, #0
 800036e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000370:	4b17      	ldr	r3, [pc, #92]	; (80003d0 <MX_ADC_Init+0xb0>)
 8000372:	22c2      	movs	r2, #194	; 0xc2
 8000374:	32ff      	adds	r2, #255	; 0xff
 8000376:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000378:	4b15      	ldr	r3, [pc, #84]	; (80003d0 <MX_ADC_Init+0xb0>)
 800037a:	2200      	movs	r2, #0
 800037c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800037e:	4b14      	ldr	r3, [pc, #80]	; (80003d0 <MX_ADC_Init+0xb0>)
 8000380:	2224      	movs	r2, #36	; 0x24
 8000382:	2100      	movs	r1, #0
 8000384:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000386:	4b12      	ldr	r3, [pc, #72]	; (80003d0 <MX_ADC_Init+0xb0>)
 8000388:	2201      	movs	r2, #1
 800038a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800038c:	4b10      	ldr	r3, [pc, #64]	; (80003d0 <MX_ADC_Init+0xb0>)
 800038e:	0018      	movs	r0, r3
 8000390:	f000 fd40 	bl	8000e14 <HAL_ADC_Init>
 8000394:	1e03      	subs	r3, r0, #0
 8000396:	d001      	beq.n	800039c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000398:	f000 fa7c 	bl	8000894 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800039c:	1d3b      	adds	r3, r7, #4
 800039e:	220a      	movs	r2, #10
 80003a0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80003a2:	1d3b      	adds	r3, r7, #4
 80003a4:	2280      	movs	r2, #128	; 0x80
 80003a6:	0152      	lsls	r2, r2, #5
 80003a8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80003aa:	1d3b      	adds	r3, r7, #4
 80003ac:	2280      	movs	r2, #128	; 0x80
 80003ae:	0552      	lsls	r2, r2, #21
 80003b0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003b2:	1d3a      	adds	r2, r7, #4
 80003b4:	4b06      	ldr	r3, [pc, #24]	; (80003d0 <MX_ADC_Init+0xb0>)
 80003b6:	0011      	movs	r1, r2
 80003b8:	0018      	movs	r0, r3
 80003ba:	f000 ffb1 	bl	8001320 <HAL_ADC_ConfigChannel>
 80003be:	1e03      	subs	r3, r0, #0
 80003c0:	d001      	beq.n	80003c6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80003c2:	f000 fa67 	bl	8000894 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80003c6:	46c0      	nop			; (mov r8, r8)
 80003c8:	46bd      	mov	sp, r7
 80003ca:	b004      	add	sp, #16
 80003cc:	bd80      	pop	{r7, pc}
 80003ce:	46c0      	nop			; (mov r8, r8)
 80003d0:	20000180 	.word	0x20000180
 80003d4:	40012400 	.word	0x40012400

080003d8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b086      	sub	sp, #24
 80003dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003de:	2308      	movs	r3, #8
 80003e0:	18fb      	adds	r3, r7, r3
 80003e2:	0018      	movs	r0, r3
 80003e4:	2310      	movs	r3, #16
 80003e6:	001a      	movs	r2, r3
 80003e8:	2100      	movs	r1, #0
 80003ea:	f003 ff9e 	bl	800432a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003ee:	003b      	movs	r3, r7
 80003f0:	0018      	movs	r0, r3
 80003f2:	2308      	movs	r3, #8
 80003f4:	001a      	movs	r2, r3
 80003f6:	2100      	movs	r1, #0
 80003f8:	f003 ff97 	bl	800432a <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80003fc:	4b1e      	ldr	r3, [pc, #120]	; (8000478 <MX_TIM3_Init+0xa0>)
 80003fe:	4a1f      	ldr	r2, [pc, #124]	; (800047c <MX_TIM3_Init+0xa4>)
 8000400:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 74;
 8000402:	4b1d      	ldr	r3, [pc, #116]	; (8000478 <MX_TIM3_Init+0xa0>)
 8000404:	224a      	movs	r2, #74	; 0x4a
 8000406:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000408:	4b1b      	ldr	r3, [pc, #108]	; (8000478 <MX_TIM3_Init+0xa0>)
 800040a:	2200      	movs	r2, #0
 800040c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 63999;
 800040e:	4b1a      	ldr	r3, [pc, #104]	; (8000478 <MX_TIM3_Init+0xa0>)
 8000410:	4a1b      	ldr	r2, [pc, #108]	; (8000480 <MX_TIM3_Init+0xa8>)
 8000412:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000414:	4b18      	ldr	r3, [pc, #96]	; (8000478 <MX_TIM3_Init+0xa0>)
 8000416:	2200      	movs	r2, #0
 8000418:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800041a:	4b17      	ldr	r3, [pc, #92]	; (8000478 <MX_TIM3_Init+0xa0>)
 800041c:	2200      	movs	r2, #0
 800041e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000420:	4b15      	ldr	r3, [pc, #84]	; (8000478 <MX_TIM3_Init+0xa0>)
 8000422:	0018      	movs	r0, r3
 8000424:	f002 fb72 	bl	8002b0c <HAL_TIM_Base_Init>
 8000428:	1e03      	subs	r3, r0, #0
 800042a:	d001      	beq.n	8000430 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800042c:	f000 fa32 	bl	8000894 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000430:	2108      	movs	r1, #8
 8000432:	187b      	adds	r3, r7, r1
 8000434:	2280      	movs	r2, #128	; 0x80
 8000436:	0152      	lsls	r2, r2, #5
 8000438:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800043a:	187a      	adds	r2, r7, r1
 800043c:	4b0e      	ldr	r3, [pc, #56]	; (8000478 <MX_TIM3_Init+0xa0>)
 800043e:	0011      	movs	r1, r2
 8000440:	0018      	movs	r0, r3
 8000442:	f002 fd43 	bl	8002ecc <HAL_TIM_ConfigClockSource>
 8000446:	1e03      	subs	r3, r0, #0
 8000448:	d001      	beq.n	800044e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800044a:	f000 fa23 	bl	8000894 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800044e:	003b      	movs	r3, r7
 8000450:	2200      	movs	r2, #0
 8000452:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000454:	003b      	movs	r3, r7
 8000456:	2200      	movs	r2, #0
 8000458:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800045a:	003a      	movs	r2, r7
 800045c:	4b06      	ldr	r3, [pc, #24]	; (8000478 <MX_TIM3_Init+0xa0>)
 800045e:	0011      	movs	r1, r2
 8000460:	0018      	movs	r0, r3
 8000462:	f002 ff37 	bl	80032d4 <HAL_TIMEx_MasterConfigSynchronization>
 8000466:	1e03      	subs	r3, r0, #0
 8000468:	d001      	beq.n	800046e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800046a:	f000 fa13 	bl	8000894 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800046e:	46c0      	nop			; (mov r8, r8)
 8000470:	46bd      	mov	sp, r7
 8000472:	b006      	add	sp, #24
 8000474:	bd80      	pop	{r7, pc}
 8000476:	46c0      	nop			; (mov r8, r8)
 8000478:	20000030 	.word	0x20000030
 800047c:	40000400 	.word	0x40000400
 8000480:	0000f9ff 	.word	0x0000f9ff

08000484 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000488:	4b14      	ldr	r3, [pc, #80]	; (80004dc <MX_USART1_UART_Init+0x58>)
 800048a:	4a15      	ldr	r2, [pc, #84]	; (80004e0 <MX_USART1_UART_Init+0x5c>)
 800048c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 31250;
 800048e:	4b13      	ldr	r3, [pc, #76]	; (80004dc <MX_USART1_UART_Init+0x58>)
 8000490:	4a14      	ldr	r2, [pc, #80]	; (80004e4 <MX_USART1_UART_Init+0x60>)
 8000492:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000494:	4b11      	ldr	r3, [pc, #68]	; (80004dc <MX_USART1_UART_Init+0x58>)
 8000496:	2200      	movs	r2, #0
 8000498:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800049a:	4b10      	ldr	r3, [pc, #64]	; (80004dc <MX_USART1_UART_Init+0x58>)
 800049c:	2200      	movs	r2, #0
 800049e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80004a0:	4b0e      	ldr	r3, [pc, #56]	; (80004dc <MX_USART1_UART_Init+0x58>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80004a6:	4b0d      	ldr	r3, [pc, #52]	; (80004dc <MX_USART1_UART_Init+0x58>)
 80004a8:	220c      	movs	r2, #12
 80004aa:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004ac:	4b0b      	ldr	r3, [pc, #44]	; (80004dc <MX_USART1_UART_Init+0x58>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004b2:	4b0a      	ldr	r3, [pc, #40]	; (80004dc <MX_USART1_UART_Init+0x58>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004b8:	4b08      	ldr	r3, [pc, #32]	; (80004dc <MX_USART1_UART_Init+0x58>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004be:	4b07      	ldr	r3, [pc, #28]	; (80004dc <MX_USART1_UART_Init+0x58>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004c4:	4b05      	ldr	r3, [pc, #20]	; (80004dc <MX_USART1_UART_Init+0x58>)
 80004c6:	0018      	movs	r0, r3
 80004c8:	f002 ff6c 	bl	80033a4 <HAL_UART_Init>
 80004cc:	1e03      	subs	r3, r0, #0
 80004ce:	d001      	beq.n	80004d4 <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 80004d0:	f000 f9e0 	bl	8000894 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80004d4:	46c0      	nop			; (mov r8, r8)
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	46c0      	nop			; (mov r8, r8)
 80004dc:	20000078 	.word	0x20000078
 80004e0:	40013800 	.word	0x40013800
 80004e4:	00007a12 	.word	0x00007a12

080004e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004ec:	4b14      	ldr	r3, [pc, #80]	; (8000540 <MX_USART2_UART_Init+0x58>)
 80004ee:	4a15      	ldr	r2, [pc, #84]	; (8000544 <MX_USART2_UART_Init+0x5c>)
 80004f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80004f2:	4b13      	ldr	r3, [pc, #76]	; (8000540 <MX_USART2_UART_Init+0x58>)
 80004f4:	2296      	movs	r2, #150	; 0x96
 80004f6:	0192      	lsls	r2, r2, #6
 80004f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004fa:	4b11      	ldr	r3, [pc, #68]	; (8000540 <MX_USART2_UART_Init+0x58>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000500:	4b0f      	ldr	r3, [pc, #60]	; (8000540 <MX_USART2_UART_Init+0x58>)
 8000502:	2200      	movs	r2, #0
 8000504:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000506:	4b0e      	ldr	r3, [pc, #56]	; (8000540 <MX_USART2_UART_Init+0x58>)
 8000508:	2200      	movs	r2, #0
 800050a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 800050c:	4b0c      	ldr	r3, [pc, #48]	; (8000540 <MX_USART2_UART_Init+0x58>)
 800050e:	2208      	movs	r2, #8
 8000510:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000512:	4b0b      	ldr	r3, [pc, #44]	; (8000540 <MX_USART2_UART_Init+0x58>)
 8000514:	2200      	movs	r2, #0
 8000516:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000518:	4b09      	ldr	r3, [pc, #36]	; (8000540 <MX_USART2_UART_Init+0x58>)
 800051a:	2200      	movs	r2, #0
 800051c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800051e:	4b08      	ldr	r3, [pc, #32]	; (8000540 <MX_USART2_UART_Init+0x58>)
 8000520:	2200      	movs	r2, #0
 8000522:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000524:	4b06      	ldr	r3, [pc, #24]	; (8000540 <MX_USART2_UART_Init+0x58>)
 8000526:	2200      	movs	r2, #0
 8000528:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800052a:	4b05      	ldr	r3, [pc, #20]	; (8000540 <MX_USART2_UART_Init+0x58>)
 800052c:	0018      	movs	r0, r3
 800052e:	f002 ff39 	bl	80033a4 <HAL_UART_Init>
 8000532:	1e03      	subs	r3, r0, #0
 8000534:	d001      	beq.n	800053a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000536:	f000 f9ad 	bl	8000894 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	200000fc 	.word	0x200000fc
 8000544:	40004400 	.word	0x40004400

08000548 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000548:	b590      	push	{r4, r7, lr}
 800054a:	b08b      	sub	sp, #44	; 0x2c
 800054c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800054e:	2414      	movs	r4, #20
 8000550:	193b      	adds	r3, r7, r4
 8000552:	0018      	movs	r0, r3
 8000554:	2314      	movs	r3, #20
 8000556:	001a      	movs	r2, r3
 8000558:	2100      	movs	r1, #0
 800055a:	f003 fee6 	bl	800432a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800055e:	4b56      	ldr	r3, [pc, #344]	; (80006b8 <MX_GPIO_Init+0x170>)
 8000560:	695a      	ldr	r2, [r3, #20]
 8000562:	4b55      	ldr	r3, [pc, #340]	; (80006b8 <MX_GPIO_Init+0x170>)
 8000564:	2180      	movs	r1, #128	; 0x80
 8000566:	0309      	lsls	r1, r1, #12
 8000568:	430a      	orrs	r2, r1
 800056a:	615a      	str	r2, [r3, #20]
 800056c:	4b52      	ldr	r3, [pc, #328]	; (80006b8 <MX_GPIO_Init+0x170>)
 800056e:	695a      	ldr	r2, [r3, #20]
 8000570:	2380      	movs	r3, #128	; 0x80
 8000572:	031b      	lsls	r3, r3, #12
 8000574:	4013      	ands	r3, r2
 8000576:	613b      	str	r3, [r7, #16]
 8000578:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800057a:	4b4f      	ldr	r3, [pc, #316]	; (80006b8 <MX_GPIO_Init+0x170>)
 800057c:	695a      	ldr	r2, [r3, #20]
 800057e:	4b4e      	ldr	r3, [pc, #312]	; (80006b8 <MX_GPIO_Init+0x170>)
 8000580:	2180      	movs	r1, #128	; 0x80
 8000582:	03c9      	lsls	r1, r1, #15
 8000584:	430a      	orrs	r2, r1
 8000586:	615a      	str	r2, [r3, #20]
 8000588:	4b4b      	ldr	r3, [pc, #300]	; (80006b8 <MX_GPIO_Init+0x170>)
 800058a:	695a      	ldr	r2, [r3, #20]
 800058c:	2380      	movs	r3, #128	; 0x80
 800058e:	03db      	lsls	r3, r3, #15
 8000590:	4013      	ands	r3, r2
 8000592:	60fb      	str	r3, [r7, #12]
 8000594:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000596:	4b48      	ldr	r3, [pc, #288]	; (80006b8 <MX_GPIO_Init+0x170>)
 8000598:	695a      	ldr	r2, [r3, #20]
 800059a:	4b47      	ldr	r3, [pc, #284]	; (80006b8 <MX_GPIO_Init+0x170>)
 800059c:	2180      	movs	r1, #128	; 0x80
 800059e:	0289      	lsls	r1, r1, #10
 80005a0:	430a      	orrs	r2, r1
 80005a2:	615a      	str	r2, [r3, #20]
 80005a4:	4b44      	ldr	r3, [pc, #272]	; (80006b8 <MX_GPIO_Init+0x170>)
 80005a6:	695a      	ldr	r2, [r3, #20]
 80005a8:	2380      	movs	r3, #128	; 0x80
 80005aa:	029b      	lsls	r3, r3, #10
 80005ac:	4013      	ands	r3, r2
 80005ae:	60bb      	str	r3, [r7, #8]
 80005b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005b2:	4b41      	ldr	r3, [pc, #260]	; (80006b8 <MX_GPIO_Init+0x170>)
 80005b4:	695a      	ldr	r2, [r3, #20]
 80005b6:	4b40      	ldr	r3, [pc, #256]	; (80006b8 <MX_GPIO_Init+0x170>)
 80005b8:	2180      	movs	r1, #128	; 0x80
 80005ba:	02c9      	lsls	r1, r1, #11
 80005bc:	430a      	orrs	r2, r1
 80005be:	615a      	str	r2, [r3, #20]
 80005c0:	4b3d      	ldr	r3, [pc, #244]	; (80006b8 <MX_GPIO_Init+0x170>)
 80005c2:	695a      	ldr	r2, [r3, #20]
 80005c4:	2380      	movs	r3, #128	; 0x80
 80005c6:	02db      	lsls	r3, r3, #11
 80005c8:	4013      	ands	r3, r2
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005ce:	2390      	movs	r3, #144	; 0x90
 80005d0:	05db      	lsls	r3, r3, #23
 80005d2:	2200      	movs	r2, #0
 80005d4:	2120      	movs	r1, #32
 80005d6:	0018      	movs	r0, r3
 80005d8:	f001 fd0f 	bl	8001ffa <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005dc:	193b      	adds	r3, r7, r4
 80005de:	2280      	movs	r2, #128	; 0x80
 80005e0:	0192      	lsls	r2, r2, #6
 80005e2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005e4:	193b      	adds	r3, r7, r4
 80005e6:	2288      	movs	r2, #136	; 0x88
 80005e8:	0352      	lsls	r2, r2, #13
 80005ea:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ec:	193b      	adds	r3, r7, r4
 80005ee:	2200      	movs	r2, #0
 80005f0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005f2:	193b      	adds	r3, r7, r4
 80005f4:	4a31      	ldr	r2, [pc, #196]	; (80006bc <MX_GPIO_Init+0x174>)
 80005f6:	0019      	movs	r1, r3
 80005f8:	0010      	movs	r0, r2
 80005fa:	f001 fb71 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80005fe:	193b      	adds	r3, r7, r4
 8000600:	2220      	movs	r2, #32
 8000602:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000604:	193b      	adds	r3, r7, r4
 8000606:	2201      	movs	r2, #1
 8000608:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060a:	193b      	adds	r3, r7, r4
 800060c:	2200      	movs	r2, #0
 800060e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000610:	193b      	adds	r3, r7, r4
 8000612:	2200      	movs	r2, #0
 8000614:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000616:	193a      	adds	r2, r7, r4
 8000618:	2390      	movs	r3, #144	; 0x90
 800061a:	05db      	lsls	r3, r3, #23
 800061c:	0011      	movs	r1, r2
 800061e:	0018      	movs	r0, r3
 8000620:	f001 fb5e 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Note1_Pin */
  GPIO_InitStruct.Pin = Note1_Pin;
 8000624:	0021      	movs	r1, r4
 8000626:	187b      	adds	r3, r7, r1
 8000628:	2210      	movs	r2, #16
 800062a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800062c:	187b      	adds	r3, r7, r1
 800062e:	2284      	movs	r2, #132	; 0x84
 8000630:	0392      	lsls	r2, r2, #14
 8000632:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	187b      	adds	r3, r7, r1
 8000636:	2200      	movs	r2, #0
 8000638:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Note1_GPIO_Port, &GPIO_InitStruct);
 800063a:	000c      	movs	r4, r1
 800063c:	187b      	adds	r3, r7, r1
 800063e:	4a1f      	ldr	r2, [pc, #124]	; (80006bc <MX_GPIO_Init+0x174>)
 8000640:	0019      	movs	r1, r3
 8000642:	0010      	movs	r0, r2
 8000644:	f001 fb4c 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Note2_Pin */
  GPIO_InitStruct.Pin = Note2_Pin;
 8000648:	0021      	movs	r1, r4
 800064a:	187b      	adds	r3, r7, r1
 800064c:	2220      	movs	r2, #32
 800064e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000650:	187b      	adds	r3, r7, r1
 8000652:	22c4      	movs	r2, #196	; 0xc4
 8000654:	0392      	lsls	r2, r2, #14
 8000656:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	187b      	adds	r3, r7, r1
 800065a:	2200      	movs	r2, #0
 800065c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Note2_GPIO_Port, &GPIO_InitStruct);
 800065e:	000c      	movs	r4, r1
 8000660:	187b      	adds	r3, r7, r1
 8000662:	4a16      	ldr	r2, [pc, #88]	; (80006bc <MX_GPIO_Init+0x174>)
 8000664:	0019      	movs	r1, r3
 8000666:	0010      	movs	r0, r2
 8000668:	f001 fb3a 	bl	8001ce0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Note3_Pin */
  GPIO_InitStruct.Pin = Note3_Pin;
 800066c:	0021      	movs	r1, r4
 800066e:	187b      	adds	r3, r7, r1
 8000670:	2201      	movs	r2, #1
 8000672:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000674:	187b      	adds	r3, r7, r1
 8000676:	22c4      	movs	r2, #196	; 0xc4
 8000678:	0392      	lsls	r2, r2, #14
 800067a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Note3_GPIO_Port, &GPIO_InitStruct);
 8000682:	187b      	adds	r3, r7, r1
 8000684:	4a0e      	ldr	r2, [pc, #56]	; (80006c0 <MX_GPIO_Init+0x178>)
 8000686:	0019      	movs	r1, r3
 8000688:	0010      	movs	r0, r2
 800068a:	f001 fb29 	bl	8001ce0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800068e:	2200      	movs	r2, #0
 8000690:	2100      	movs	r1, #0
 8000692:	2005      	movs	r0, #5
 8000694:	f001 f912 	bl	80018bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000698:	2005      	movs	r0, #5
 800069a:	f001 f924 	bl	80018e6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 1, 0);
 800069e:	2200      	movs	r2, #0
 80006a0:	2101      	movs	r1, #1
 80006a2:	2007      	movs	r0, #7
 80006a4:	f001 f90a 	bl	80018bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80006a8:	2007      	movs	r0, #7
 80006aa:	f001 f91c 	bl	80018e6 <HAL_NVIC_EnableIRQ>

}
 80006ae:	46c0      	nop			; (mov r8, r8)
 80006b0:	46bd      	mov	sp, r7
 80006b2:	b00b      	add	sp, #44	; 0x2c
 80006b4:	bd90      	pop	{r4, r7, pc}
 80006b6:	46c0      	nop			; (mov r8, r8)
 80006b8:	40021000 	.word	0x40021000
 80006bc:	48000800 	.word	0x48000800
 80006c0:	48000400 	.word	0x48000400

080006c4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80006c4:	b590      	push	{r4, r7, lr}
 80006c6:	b0a3      	sub	sp, #140	; 0x8c
 80006c8:	af20      	add	r7, sp, #128	; 0x80
 80006ca:	0002      	movs	r2, r0
 80006cc:	1dbb      	adds	r3, r7, #6
 80006ce:	801a      	strh	r2, [r3, #0]
	switch (GPIO_Pin) {
 80006d0:	1dbb      	adds	r3, r7, #6
 80006d2:	881b      	ldrh	r3, [r3, #0]
 80006d4:	2b20      	cmp	r3, #32
 80006d6:	d004      	beq.n	80006e2 <HAL_GPIO_EXTI_Callback+0x1e>
 80006d8:	dd00      	ble.n	80006dc <HAL_GPIO_EXTI_Callback+0x18>
 80006da:	e073      	b.n	80007c4 <HAL_GPIO_EXTI_Callback+0x100>
 80006dc:	2b01      	cmp	r3, #1
 80006de:	d03e      	beq.n	800075e <HAL_GPIO_EXTI_Callback+0x9a>
							Note3_state = false;
						}

			break;
		default:
			break;
 80006e0:	e070      	b.n	80007c4 <HAL_GPIO_EXTI_Callback+0x100>
			if (HAL_GPIO_ReadPin(Note2_GPIO_Port, Note2_Pin)== GPIO_PIN_SET && Note2_state != true){
 80006e2:	4b3d      	ldr	r3, [pc, #244]	; (80007d8 <HAL_GPIO_EXTI_Callback+0x114>)
 80006e4:	2120      	movs	r1, #32
 80006e6:	0018      	movs	r0, r3
 80006e8:	f001 fc6a 	bl	8001fc0 <HAL_GPIO_ReadPin>
 80006ec:	0003      	movs	r3, r0
 80006ee:	2b01      	cmp	r3, #1
 80006f0:	d118      	bne.n	8000724 <HAL_GPIO_EXTI_Callback+0x60>
 80006f2:	4b3a      	ldr	r3, [pc, #232]	; (80007dc <HAL_GPIO_EXTI_Callback+0x118>)
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	2201      	movs	r2, #1
 80006f8:	4053      	eors	r3, r2
 80006fa:	b2db      	uxtb	r3, r3
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d011      	beq.n	8000724 <HAL_GPIO_EXTI_Callback+0x60>
				srv_midi_internal_sendNote(0x3C, 0x00, 0x5A,huart1);
 8000700:	4c37      	ldr	r4, [pc, #220]	; (80007e0 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000702:	466b      	mov	r3, sp
 8000704:	0018      	movs	r0, r3
 8000706:	1d23      	adds	r3, r4, #4
 8000708:	2280      	movs	r2, #128	; 0x80
 800070a:	0019      	movs	r1, r3
 800070c:	f003 fe04 	bl	8004318 <memcpy>
 8000710:	6823      	ldr	r3, [r4, #0]
 8000712:	225a      	movs	r2, #90	; 0x5a
 8000714:	2100      	movs	r1, #0
 8000716:	203c      	movs	r0, #60	; 0x3c
 8000718:	f000 f8c2 	bl	80008a0 <srv_midi_internal_sendNote>
				Note2_state = true;
 800071c:	4b2f      	ldr	r3, [pc, #188]	; (80007dc <HAL_GPIO_EXTI_Callback+0x118>)
 800071e:	2201      	movs	r2, #1
 8000720:	701a      	strb	r2, [r3, #0]
			break;
 8000722:	e051      	b.n	80007c8 <HAL_GPIO_EXTI_Callback+0x104>
			else if (HAL_GPIO_ReadPin(Note2_GPIO_Port, Note2_Pin)== GPIO_PIN_RESET && Note2_state != false) {
 8000724:	4b2c      	ldr	r3, [pc, #176]	; (80007d8 <HAL_GPIO_EXTI_Callback+0x114>)
 8000726:	2120      	movs	r1, #32
 8000728:	0018      	movs	r0, r3
 800072a:	f001 fc49 	bl	8001fc0 <HAL_GPIO_ReadPin>
 800072e:	1e03      	subs	r3, r0, #0
 8000730:	d14a      	bne.n	80007c8 <HAL_GPIO_EXTI_Callback+0x104>
 8000732:	4b2a      	ldr	r3, [pc, #168]	; (80007dc <HAL_GPIO_EXTI_Callback+0x118>)
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d046      	beq.n	80007c8 <HAL_GPIO_EXTI_Callback+0x104>
				srv_midi_internal_sendNote(0x3C, 0x00, 0x00,huart1);
 800073a:	4c29      	ldr	r4, [pc, #164]	; (80007e0 <HAL_GPIO_EXTI_Callback+0x11c>)
 800073c:	466b      	mov	r3, sp
 800073e:	0018      	movs	r0, r3
 8000740:	1d23      	adds	r3, r4, #4
 8000742:	2280      	movs	r2, #128	; 0x80
 8000744:	0019      	movs	r1, r3
 8000746:	f003 fde7 	bl	8004318 <memcpy>
 800074a:	6823      	ldr	r3, [r4, #0]
 800074c:	2200      	movs	r2, #0
 800074e:	2100      	movs	r1, #0
 8000750:	203c      	movs	r0, #60	; 0x3c
 8000752:	f000 f8a5 	bl	80008a0 <srv_midi_internal_sendNote>
				Note2_state = false;
 8000756:	4b21      	ldr	r3, [pc, #132]	; (80007dc <HAL_GPIO_EXTI_Callback+0x118>)
 8000758:	2200      	movs	r2, #0
 800075a:	701a      	strb	r2, [r3, #0]
			break;
 800075c:	e034      	b.n	80007c8 <HAL_GPIO_EXTI_Callback+0x104>
			if (HAL_GPIO_ReadPin(Note3_GPIO_Port, Note3_Pin)== GPIO_PIN_SET){
 800075e:	4b21      	ldr	r3, [pc, #132]	; (80007e4 <HAL_GPIO_EXTI_Callback+0x120>)
 8000760:	2101      	movs	r1, #1
 8000762:	0018      	movs	r0, r3
 8000764:	f001 fc2c 	bl	8001fc0 <HAL_GPIO_ReadPin>
 8000768:	0003      	movs	r3, r0
 800076a:	2b01      	cmp	r3, #1
 800076c:	d111      	bne.n	8000792 <HAL_GPIO_EXTI_Callback+0xce>
							srv_midi_internal_sendNote(0x1A, 0x00, 0x5A,huart1);
 800076e:	4c1c      	ldr	r4, [pc, #112]	; (80007e0 <HAL_GPIO_EXTI_Callback+0x11c>)
 8000770:	466b      	mov	r3, sp
 8000772:	0018      	movs	r0, r3
 8000774:	1d23      	adds	r3, r4, #4
 8000776:	2280      	movs	r2, #128	; 0x80
 8000778:	0019      	movs	r1, r3
 800077a:	f003 fdcd 	bl	8004318 <memcpy>
 800077e:	6823      	ldr	r3, [r4, #0]
 8000780:	225a      	movs	r2, #90	; 0x5a
 8000782:	2100      	movs	r1, #0
 8000784:	201a      	movs	r0, #26
 8000786:	f000 f88b 	bl	80008a0 <srv_midi_internal_sendNote>
							Note3_state = true;
 800078a:	4b17      	ldr	r3, [pc, #92]	; (80007e8 <HAL_GPIO_EXTI_Callback+0x124>)
 800078c:	2201      	movs	r2, #1
 800078e:	701a      	strb	r2, [r3, #0]
			break;
 8000790:	e01c      	b.n	80007cc <HAL_GPIO_EXTI_Callback+0x108>
						else if (HAL_GPIO_ReadPin(Note3_GPIO_Port, Note3_Pin)== GPIO_PIN_RESET) {
 8000792:	4b14      	ldr	r3, [pc, #80]	; (80007e4 <HAL_GPIO_EXTI_Callback+0x120>)
 8000794:	2101      	movs	r1, #1
 8000796:	0018      	movs	r0, r3
 8000798:	f001 fc12 	bl	8001fc0 <HAL_GPIO_ReadPin>
 800079c:	1e03      	subs	r3, r0, #0
 800079e:	d115      	bne.n	80007cc <HAL_GPIO_EXTI_Callback+0x108>
							srv_midi_internal_sendNote(0x1A, 0x00, 0x00,huart1);
 80007a0:	4c0f      	ldr	r4, [pc, #60]	; (80007e0 <HAL_GPIO_EXTI_Callback+0x11c>)
 80007a2:	466b      	mov	r3, sp
 80007a4:	0018      	movs	r0, r3
 80007a6:	1d23      	adds	r3, r4, #4
 80007a8:	2280      	movs	r2, #128	; 0x80
 80007aa:	0019      	movs	r1, r3
 80007ac:	f003 fdb4 	bl	8004318 <memcpy>
 80007b0:	6823      	ldr	r3, [r4, #0]
 80007b2:	2200      	movs	r2, #0
 80007b4:	2100      	movs	r1, #0
 80007b6:	201a      	movs	r0, #26
 80007b8:	f000 f872 	bl	80008a0 <srv_midi_internal_sendNote>
							Note3_state = false;
 80007bc:	4b0a      	ldr	r3, [pc, #40]	; (80007e8 <HAL_GPIO_EXTI_Callback+0x124>)
 80007be:	2200      	movs	r2, #0
 80007c0:	701a      	strb	r2, [r3, #0]
			break;
 80007c2:	e003      	b.n	80007cc <HAL_GPIO_EXTI_Callback+0x108>
			break;
 80007c4:	46c0      	nop			; (mov r8, r8)
 80007c6:	e002      	b.n	80007ce <HAL_GPIO_EXTI_Callback+0x10a>
			break;
 80007c8:	46c0      	nop			; (mov r8, r8)
 80007ca:	e000      	b.n	80007ce <HAL_GPIO_EXTI_Callback+0x10a>
			break;
 80007cc:	46c0      	nop			; (mov r8, r8)
	}
}
 80007ce:	46c0      	nop			; (mov r8, r8)
 80007d0:	46bd      	mov	sp, r7
 80007d2:	b003      	add	sp, #12
 80007d4:	bd90      	pop	{r4, r7, pc}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	48000800 	.word	0x48000800
 80007dc:	2000002d 	.word	0x2000002d
 80007e0:	20000078 	.word	0x20000078
 80007e4:	48000400 	.word	0x48000400
 80007e8:	2000002e 	.word	0x2000002e

080007ec <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
 //Non blocking delay for getting ADC value every x ms
  GET_ADC_Value();
 80007f4:	f000 f842 	bl	800087c <GET_ADC_Value>
  HAL_TIM_Base_Stop_IT(&htim3);
 80007f8:	4b05      	ldr	r3, [pc, #20]	; (8000810 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80007fa:	0018      	movs	r0, r3
 80007fc:	f002 fa22 	bl	8002c44 <HAL_TIM_Base_Stop_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8000800:	4b03      	ldr	r3, [pc, #12]	; (8000810 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000802:	0018      	movs	r0, r3
 8000804:	f002 f9d2 	bl	8002bac <HAL_TIM_Base_Start_IT>

}
 8000808:	46c0      	nop			; (mov r8, r8)
 800080a:	46bd      	mov	sp, r7
 800080c:	b002      	add	sp, #8
 800080e:	bd80      	pop	{r7, pc}
 8000810:	20000030 	.word	0x20000030

08000814 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) //Callback when ADC got a value
{
 8000814:	b5b0      	push	{r4, r5, r7, lr}
 8000816:	b0a4      	sub	sp, #144	; 0x90
 8000818:	af20      	add	r7, sp, #128	; 0x80
 800081a:	6078      	str	r0, [r7, #4]
    // Read & Update The ADC Result
	//HAL_Delay(1000);
	uint8_t TempValue_1;
	TempValue_1 = HAL_ADC_GetValue(hadc)*127;
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	0018      	movs	r0, r3
 8000820:	f000 fcaa 	bl	8001178 <HAL_ADC_GetValue>
 8000824:	0003      	movs	r3, r0
 8000826:	b2da      	uxtb	r2, r3
 8000828:	200f      	movs	r0, #15
 800082a:	183b      	adds	r3, r7, r0
 800082c:	1c11      	adds	r1, r2, #0
 800082e:	01c9      	lsls	r1, r1, #7
 8000830:	1a8a      	subs	r2, r1, r2
 8000832:	701a      	strb	r2, [r3, #0]
    if (TempValue_1 != CC1Value){
 8000834:	4b0f      	ldr	r3, [pc, #60]	; (8000874 <HAL_ADC_ConvCpltCallback+0x60>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	183a      	adds	r2, r7, r0
 800083a:	7812      	ldrb	r2, [r2, #0]
 800083c:	429a      	cmp	r2, r3
 800083e:	d014      	beq.n	800086a <HAL_ADC_ConvCpltCallback+0x56>
    	CC1Value = TempValue_1;
 8000840:	4b0c      	ldr	r3, [pc, #48]	; (8000874 <HAL_ADC_ConvCpltCallback+0x60>)
 8000842:	183a      	adds	r2, r7, r0
 8000844:	7812      	ldrb	r2, [r2, #0]
 8000846:	701a      	strb	r2, [r3, #0]
    	srv_midi_internal_controlChange(1,CC1Value,huart2);
 8000848:	4b0a      	ldr	r3, [pc, #40]	; (8000874 <HAL_ADC_ConvCpltCallback+0x60>)
 800084a:	781d      	ldrb	r5, [r3, #0]
 800084c:	4c0a      	ldr	r4, [pc, #40]	; (8000878 <HAL_ADC_ConvCpltCallback+0x64>)
 800084e:	466b      	mov	r3, sp
 8000850:	0018      	movs	r0, r3
 8000852:	0023      	movs	r3, r4
 8000854:	3308      	adds	r3, #8
 8000856:	227c      	movs	r2, #124	; 0x7c
 8000858:	0019      	movs	r1, r3
 800085a:	f003 fd5d 	bl	8004318 <memcpy>
 800085e:	6822      	ldr	r2, [r4, #0]
 8000860:	6863      	ldr	r3, [r4, #4]
 8000862:	0029      	movs	r1, r5
 8000864:	2001      	movs	r0, #1
 8000866:	f000 f865 	bl	8000934 <srv_midi_internal_controlChange>
    }

}
 800086a:	46c0      	nop			; (mov r8, r8)
 800086c:	46bd      	mov	sp, r7
 800086e:	b004      	add	sp, #16
 8000870:	bdb0      	pop	{r4, r5, r7, pc}
 8000872:	46c0      	nop			; (mov r8, r8)
 8000874:	2000002c 	.word	0x2000002c
 8000878:	200000fc 	.word	0x200000fc

0800087c <GET_ADC_Value>:

void GET_ADC_Value(void){ //Function to get all ADC values
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0

	HAL_ADC_Start_IT(&hadc);
 8000880:	4b03      	ldr	r3, [pc, #12]	; (8000890 <GET_ADC_Value+0x14>)
 8000882:	0018      	movs	r0, r3
 8000884:	f000 fc06 	bl	8001094 <HAL_ADC_Start_IT>

}
 8000888:	46c0      	nop			; (mov r8, r8)
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	46c0      	nop			; (mov r8, r8)
 8000890:	20000180 	.word	0x20000180

08000894 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000898:	b672      	cpsid	i
}
 800089a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800089c:	e7fe      	b.n	800089c <Error_Handler+0x8>
	...

080008a0 <srv_midi_internal_sendNote>:

/* Private variables ---------------------------------------------------------*/
uint8_t aTxBuffer[3];

/* Public functions -----------------------------------------------*/
void srv_midi_internal_sendNote(uint8_t note,uint8_t channel, uint8_t velocity,UART_HandleTypeDef uart){
 80008a0:	b082      	sub	sp, #8
 80008a2:	b5b0      	push	{r4, r5, r7, lr}
 80008a4:	b084      	sub	sp, #16
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	0004      	movs	r4, r0
 80008aa:	0008      	movs	r0, r1
 80008ac:	0011      	movs	r1, r2
 80008ae:	2204      	movs	r2, #4
 80008b0:	2520      	movs	r5, #32
 80008b2:	46ac      	mov	ip, r5
 80008b4:	44bc      	add	ip, r7
 80008b6:	4462      	add	r2, ip
 80008b8:	6013      	str	r3, [r2, #0]
 80008ba:	1dfb      	adds	r3, r7, #7
 80008bc:	1c22      	adds	r2, r4, #0
 80008be:	701a      	strb	r2, [r3, #0]
 80008c0:	1dbb      	adds	r3, r7, #6
 80008c2:	1c02      	adds	r2, r0, #0
 80008c4:	701a      	strb	r2, [r3, #0]
 80008c6:	1d7b      	adds	r3, r7, #5
 80008c8:	1c0a      	adds	r2, r1, #0
 80008ca:	701a      	strb	r2, [r3, #0]
	uint8_t channelBuffer, noteBuffer, velocityBuffer;
	channelBuffer = 0x0F & channel; //To be sure that channel is 4 bits value
 80008cc:	200f      	movs	r0, #15
 80008ce:	183b      	adds	r3, r7, r0
 80008d0:	1dba      	adds	r2, r7, #6
 80008d2:	7812      	ldrb	r2, [r2, #0]
 80008d4:	210f      	movs	r1, #15
 80008d6:	400a      	ands	r2, r1
 80008d8:	701a      	strb	r2, [r3, #0]
	noteBuffer = 0x7F & note; //To be sure that note is 7 bits value
 80008da:	240e      	movs	r4, #14
 80008dc:	193b      	adds	r3, r7, r4
 80008de:	1dfa      	adds	r2, r7, #7
 80008e0:	7812      	ldrb	r2, [r2, #0]
 80008e2:	217f      	movs	r1, #127	; 0x7f
 80008e4:	400a      	ands	r2, r1
 80008e6:	701a      	strb	r2, [r3, #0]
	velocityBuffer = 0x7F & velocity; //To be sure that velocity is 7 bits value
 80008e8:	250d      	movs	r5, #13
 80008ea:	197b      	adds	r3, r7, r5
 80008ec:	1d7a      	adds	r2, r7, #5
 80008ee:	7812      	ldrb	r2, [r2, #0]
 80008f0:	217f      	movs	r1, #127	; 0x7f
 80008f2:	400a      	ands	r2, r1
 80008f4:	701a      	strb	r2, [r3, #0]
	aTxBuffer[0] = channelBuffer+NOTE_ON;
 80008f6:	183b      	adds	r3, r7, r0
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	3b70      	subs	r3, #112	; 0x70
 80008fc:	b2da      	uxtb	r2, r3
 80008fe:	4b0c      	ldr	r3, [pc, #48]	; (8000930 <srv_midi_internal_sendNote+0x90>)
 8000900:	701a      	strb	r2, [r3, #0]
	aTxBuffer[1] = noteBuffer;
 8000902:	4b0b      	ldr	r3, [pc, #44]	; (8000930 <srv_midi_internal_sendNote+0x90>)
 8000904:	193a      	adds	r2, r7, r4
 8000906:	7812      	ldrb	r2, [r2, #0]
 8000908:	705a      	strb	r2, [r3, #1]
	aTxBuffer[2] = velocityBuffer;
 800090a:	4b09      	ldr	r3, [pc, #36]	; (8000930 <srv_midi_internal_sendNote+0x90>)
 800090c:	197a      	adds	r2, r7, r5
 800090e:	7812      	ldrb	r2, [r2, #0]
 8000910:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&uart, aTxBuffer, 3, 1000);
 8000912:	23fa      	movs	r3, #250	; 0xfa
 8000914:	009b      	lsls	r3, r3, #2
 8000916:	4906      	ldr	r1, [pc, #24]	; (8000930 <srv_midi_internal_sendNote+0x90>)
 8000918:	2224      	movs	r2, #36	; 0x24
 800091a:	18b8      	adds	r0, r7, r2
 800091c:	2203      	movs	r2, #3
 800091e:	f002 fd95 	bl	800344c <HAL_UART_Transmit>
}
 8000922:	46c0      	nop			; (mov r8, r8)
 8000924:	46bd      	mov	sp, r7
 8000926:	b004      	add	sp, #16
 8000928:	bcb0      	pop	{r4, r5, r7}
 800092a:	bc08      	pop	{r3}
 800092c:	b002      	add	sp, #8
 800092e:	4718      	bx	r3
 8000930:	200001c0 	.word	0x200001c0

08000934 <srv_midi_internal_controlChange>:

void srv_midi_internal_controlChange(uint8_t controlNumber, uint8_t controlValue, UART_HandleTypeDef uart){
 8000934:	b082      	sub	sp, #8
 8000936:	b5b0      	push	{r4, r5, r7, lr}
 8000938:	b082      	sub	sp, #8
 800093a:	af00      	add	r7, sp, #0
 800093c:	0004      	movs	r4, r0
 800093e:	0008      	movs	r0, r1
 8000940:	2518      	movs	r5, #24
 8000942:	1979      	adds	r1, r7, r5
 8000944:	600a      	str	r2, [r1, #0]
 8000946:	604b      	str	r3, [r1, #4]
 8000948:	1dfb      	adds	r3, r7, #7
 800094a:	1c22      	adds	r2, r4, #0
 800094c:	701a      	strb	r2, [r3, #0]
 800094e:	1dbb      	adds	r3, r7, #6
 8000950:	1c02      	adds	r2, r0, #0
 8000952:	701a      	strb	r2, [r3, #0]
	aTxBuffer[0] = CONTROL_CHANGE;
 8000954:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <srv_midi_internal_controlChange+0x54>)
 8000956:	22b0      	movs	r2, #176	; 0xb0
 8000958:	701a      	strb	r2, [r3, #0]
	aTxBuffer[1] = controlNumber;
 800095a:	4b0b      	ldr	r3, [pc, #44]	; (8000988 <srv_midi_internal_controlChange+0x54>)
 800095c:	1dfa      	adds	r2, r7, #7
 800095e:	7812      	ldrb	r2, [r2, #0]
 8000960:	705a      	strb	r2, [r3, #1]
	aTxBuffer[2] = controlValue;
 8000962:	4b09      	ldr	r3, [pc, #36]	; (8000988 <srv_midi_internal_controlChange+0x54>)
 8000964:	1dba      	adds	r2, r7, #6
 8000966:	7812      	ldrb	r2, [r2, #0]
 8000968:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&uart, aTxBuffer, 3, 1000);
 800096a:	23fa      	movs	r3, #250	; 0xfa
 800096c:	009b      	lsls	r3, r3, #2
 800096e:	4906      	ldr	r1, [pc, #24]	; (8000988 <srv_midi_internal_controlChange+0x54>)
 8000970:	1978      	adds	r0, r7, r5
 8000972:	2203      	movs	r2, #3
 8000974:	f002 fd6a 	bl	800344c <HAL_UART_Transmit>

}
 8000978:	46c0      	nop			; (mov r8, r8)
 800097a:	46bd      	mov	sp, r7
 800097c:	b002      	add	sp, #8
 800097e:	bcb0      	pop	{r4, r5, r7}
 8000980:	bc08      	pop	{r3}
 8000982:	b002      	add	sp, #8
 8000984:	4718      	bx	r3
 8000986:	46c0      	nop			; (mov r8, r8)
 8000988:	200001c0 	.word	0x200001c0

0800098c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000992:	4b17      	ldr	r3, [pc, #92]	; (80009f0 <HAL_MspInit+0x64>)
 8000994:	699a      	ldr	r2, [r3, #24]
 8000996:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <HAL_MspInit+0x64>)
 8000998:	2101      	movs	r1, #1
 800099a:	430a      	orrs	r2, r1
 800099c:	619a      	str	r2, [r3, #24]
 800099e:	4b14      	ldr	r3, [pc, #80]	; (80009f0 <HAL_MspInit+0x64>)
 80009a0:	699b      	ldr	r3, [r3, #24]
 80009a2:	2201      	movs	r2, #1
 80009a4:	4013      	ands	r3, r2
 80009a6:	607b      	str	r3, [r7, #4]
 80009a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <HAL_MspInit+0x64>)
 80009ac:	69da      	ldr	r2, [r3, #28]
 80009ae:	4b10      	ldr	r3, [pc, #64]	; (80009f0 <HAL_MspInit+0x64>)
 80009b0:	2180      	movs	r1, #128	; 0x80
 80009b2:	0549      	lsls	r1, r1, #21
 80009b4:	430a      	orrs	r2, r1
 80009b6:	61da      	str	r2, [r3, #28]
 80009b8:	4b0d      	ldr	r3, [pc, #52]	; (80009f0 <HAL_MspInit+0x64>)
 80009ba:	69da      	ldr	r2, [r3, #28]
 80009bc:	2380      	movs	r3, #128	; 0x80
 80009be:	055b      	lsls	r3, r3, #21
 80009c0:	4013      	ands	r3, r2
 80009c2:	603b      	str	r3, [r7, #0]
 80009c4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2100      	movs	r1, #0
 80009ca:	2003      	movs	r0, #3
 80009cc:	f000 ff76 	bl	80018bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 80009d0:	2003      	movs	r0, #3
 80009d2:	f000 ff88 	bl	80018e6 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80009d6:	2200      	movs	r2, #0
 80009d8:	2100      	movs	r1, #0
 80009da:	2004      	movs	r0, #4
 80009dc:	f000 ff6e 	bl	80018bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80009e0:	2004      	movs	r0, #4
 80009e2:	f000 ff80 	bl	80018e6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	46bd      	mov	sp, r7
 80009ea:	b002      	add	sp, #8
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	40021000 	.word	0x40021000

080009f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009f4:	b590      	push	{r4, r7, lr}
 80009f6:	b08b      	sub	sp, #44	; 0x2c
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009fc:	2414      	movs	r4, #20
 80009fe:	193b      	adds	r3, r7, r4
 8000a00:	0018      	movs	r0, r3
 8000a02:	2314      	movs	r3, #20
 8000a04:	001a      	movs	r2, r3
 8000a06:	2100      	movs	r1, #0
 8000a08:	f003 fc8f 	bl	800432a <memset>
  if(hadc->Instance==ADC1)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a1c      	ldr	r2, [pc, #112]	; (8000a84 <HAL_ADC_MspInit+0x90>)
 8000a12:	4293      	cmp	r3, r2
 8000a14:	d132      	bne.n	8000a7c <HAL_ADC_MspInit+0x88>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000a16:	4b1c      	ldr	r3, [pc, #112]	; (8000a88 <HAL_ADC_MspInit+0x94>)
 8000a18:	699a      	ldr	r2, [r3, #24]
 8000a1a:	4b1b      	ldr	r3, [pc, #108]	; (8000a88 <HAL_ADC_MspInit+0x94>)
 8000a1c:	2180      	movs	r1, #128	; 0x80
 8000a1e:	0089      	lsls	r1, r1, #2
 8000a20:	430a      	orrs	r2, r1
 8000a22:	619a      	str	r2, [r3, #24]
 8000a24:	4b18      	ldr	r3, [pc, #96]	; (8000a88 <HAL_ADC_MspInit+0x94>)
 8000a26:	699a      	ldr	r2, [r3, #24]
 8000a28:	2380      	movs	r3, #128	; 0x80
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	613b      	str	r3, [r7, #16]
 8000a30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	4b15      	ldr	r3, [pc, #84]	; (8000a88 <HAL_ADC_MspInit+0x94>)
 8000a34:	695a      	ldr	r2, [r3, #20]
 8000a36:	4b14      	ldr	r3, [pc, #80]	; (8000a88 <HAL_ADC_MspInit+0x94>)
 8000a38:	2180      	movs	r1, #128	; 0x80
 8000a3a:	0309      	lsls	r1, r1, #12
 8000a3c:	430a      	orrs	r2, r1
 8000a3e:	615a      	str	r2, [r3, #20]
 8000a40:	4b11      	ldr	r3, [pc, #68]	; (8000a88 <HAL_ADC_MspInit+0x94>)
 8000a42:	695a      	ldr	r2, [r3, #20]
 8000a44:	2380      	movs	r3, #128	; 0x80
 8000a46:	031b      	lsls	r3, r3, #12
 8000a48:	4013      	ands	r3, r2
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PC0     ------> ADC_IN10
    */
    GPIO_InitStruct.Pin = CC1_Pin;
 8000a4e:	193b      	adds	r3, r7, r4
 8000a50:	2201      	movs	r2, #1
 8000a52:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a54:	193b      	adds	r3, r7, r4
 8000a56:	2203      	movs	r2, #3
 8000a58:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	193b      	adds	r3, r7, r4
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(CC1_GPIO_Port, &GPIO_InitStruct);
 8000a60:	193b      	adds	r3, r7, r4
 8000a62:	4a0a      	ldr	r2, [pc, #40]	; (8000a8c <HAL_ADC_MspInit+0x98>)
 8000a64:	0019      	movs	r1, r3
 8000a66:	0010      	movs	r0, r2
 8000a68:	f001 f93a 	bl	8001ce0 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	2100      	movs	r1, #0
 8000a70:	200c      	movs	r0, #12
 8000a72:	f000 ff23 	bl	80018bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000a76:	200c      	movs	r0, #12
 8000a78:	f000 ff35 	bl	80018e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000a7c:	46c0      	nop			; (mov r8, r8)
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	b00b      	add	sp, #44	; 0x2c
 8000a82:	bd90      	pop	{r4, r7, pc}
 8000a84:	40012400 	.word	0x40012400
 8000a88:	40021000 	.word	0x40021000
 8000a8c:	48000800 	.word	0x48000800

08000a90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b084      	sub	sp, #16
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a0d      	ldr	r2, [pc, #52]	; (8000ad4 <HAL_TIM_Base_MspInit+0x44>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d113      	bne.n	8000aca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000aa2:	4b0d      	ldr	r3, [pc, #52]	; (8000ad8 <HAL_TIM_Base_MspInit+0x48>)
 8000aa4:	69da      	ldr	r2, [r3, #28]
 8000aa6:	4b0c      	ldr	r3, [pc, #48]	; (8000ad8 <HAL_TIM_Base_MspInit+0x48>)
 8000aa8:	2102      	movs	r1, #2
 8000aaa:	430a      	orrs	r2, r1
 8000aac:	61da      	str	r2, [r3, #28]
 8000aae:	4b0a      	ldr	r3, [pc, #40]	; (8000ad8 <HAL_TIM_Base_MspInit+0x48>)
 8000ab0:	69db      	ldr	r3, [r3, #28]
 8000ab2:	2202      	movs	r2, #2
 8000ab4:	4013      	ands	r3, r2
 8000ab6:	60fb      	str	r3, [r7, #12]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000aba:	2200      	movs	r2, #0
 8000abc:	2100      	movs	r1, #0
 8000abe:	2010      	movs	r0, #16
 8000ac0:	f000 fefc 	bl	80018bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000ac4:	2010      	movs	r0, #16
 8000ac6:	f000 ff0e 	bl	80018e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	46bd      	mov	sp, r7
 8000ace:	b004      	add	sp, #16
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	46c0      	nop			; (mov r8, r8)
 8000ad4:	40000400 	.word	0x40000400
 8000ad8:	40021000 	.word	0x40021000

08000adc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000adc:	b590      	push	{r4, r7, lr}
 8000ade:	b08d      	sub	sp, #52	; 0x34
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae4:	241c      	movs	r4, #28
 8000ae6:	193b      	adds	r3, r7, r4
 8000ae8:	0018      	movs	r0, r3
 8000aea:	2314      	movs	r3, #20
 8000aec:	001a      	movs	r2, r3
 8000aee:	2100      	movs	r1, #0
 8000af0:	f003 fc1b 	bl	800432a <memset>
  if(huart->Instance==USART1)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a49      	ldr	r2, [pc, #292]	; (8000c20 <HAL_UART_MspInit+0x144>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d134      	bne.n	8000b68 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000afe:	4b49      	ldr	r3, [pc, #292]	; (8000c24 <HAL_UART_MspInit+0x148>)
 8000b00:	699a      	ldr	r2, [r3, #24]
 8000b02:	4b48      	ldr	r3, [pc, #288]	; (8000c24 <HAL_UART_MspInit+0x148>)
 8000b04:	2180      	movs	r1, #128	; 0x80
 8000b06:	01c9      	lsls	r1, r1, #7
 8000b08:	430a      	orrs	r2, r1
 8000b0a:	619a      	str	r2, [r3, #24]
 8000b0c:	4b45      	ldr	r3, [pc, #276]	; (8000c24 <HAL_UART_MspInit+0x148>)
 8000b0e:	699a      	ldr	r2, [r3, #24]
 8000b10:	2380      	movs	r3, #128	; 0x80
 8000b12:	01db      	lsls	r3, r3, #7
 8000b14:	4013      	ands	r3, r2
 8000b16:	61bb      	str	r3, [r7, #24]
 8000b18:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1a:	4b42      	ldr	r3, [pc, #264]	; (8000c24 <HAL_UART_MspInit+0x148>)
 8000b1c:	695a      	ldr	r2, [r3, #20]
 8000b1e:	4b41      	ldr	r3, [pc, #260]	; (8000c24 <HAL_UART_MspInit+0x148>)
 8000b20:	2180      	movs	r1, #128	; 0x80
 8000b22:	0289      	lsls	r1, r1, #10
 8000b24:	430a      	orrs	r2, r1
 8000b26:	615a      	str	r2, [r3, #20]
 8000b28:	4b3e      	ldr	r3, [pc, #248]	; (8000c24 <HAL_UART_MspInit+0x148>)
 8000b2a:	695a      	ldr	r2, [r3, #20]
 8000b2c:	2380      	movs	r3, #128	; 0x80
 8000b2e:	029b      	lsls	r3, r3, #10
 8000b30:	4013      	ands	r3, r2
 8000b32:	617b      	str	r3, [r7, #20]
 8000b34:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b36:	193b      	adds	r3, r7, r4
 8000b38:	22c0      	movs	r2, #192	; 0xc0
 8000b3a:	00d2      	lsls	r2, r2, #3
 8000b3c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3e:	0021      	movs	r1, r4
 8000b40:	187b      	adds	r3, r7, r1
 8000b42:	2202      	movs	r2, #2
 8000b44:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	187b      	adds	r3, r7, r1
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b4c:	187b      	adds	r3, r7, r1
 8000b4e:	2203      	movs	r2, #3
 8000b50:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000b52:	187b      	adds	r3, r7, r1
 8000b54:	2201      	movs	r2, #1
 8000b56:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b58:	187a      	adds	r2, r7, r1
 8000b5a:	2390      	movs	r3, #144	; 0x90
 8000b5c:	05db      	lsls	r3, r3, #23
 8000b5e:	0011      	movs	r1, r2
 8000b60:	0018      	movs	r0, r3
 8000b62:	f001 f8bd 	bl	8001ce0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b66:	e056      	b.n	8000c16 <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a2e      	ldr	r2, [pc, #184]	; (8000c28 <HAL_UART_MspInit+0x14c>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d151      	bne.n	8000c16 <HAL_UART_MspInit+0x13a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b72:	4b2c      	ldr	r3, [pc, #176]	; (8000c24 <HAL_UART_MspInit+0x148>)
 8000b74:	69da      	ldr	r2, [r3, #28]
 8000b76:	4b2b      	ldr	r3, [pc, #172]	; (8000c24 <HAL_UART_MspInit+0x148>)
 8000b78:	2180      	movs	r1, #128	; 0x80
 8000b7a:	0289      	lsls	r1, r1, #10
 8000b7c:	430a      	orrs	r2, r1
 8000b7e:	61da      	str	r2, [r3, #28]
 8000b80:	4b28      	ldr	r3, [pc, #160]	; (8000c24 <HAL_UART_MspInit+0x148>)
 8000b82:	69da      	ldr	r2, [r3, #28]
 8000b84:	2380      	movs	r3, #128	; 0x80
 8000b86:	029b      	lsls	r3, r3, #10
 8000b88:	4013      	ands	r3, r2
 8000b8a:	613b      	str	r3, [r7, #16]
 8000b8c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b8e:	4b25      	ldr	r3, [pc, #148]	; (8000c24 <HAL_UART_MspInit+0x148>)
 8000b90:	695a      	ldr	r2, [r3, #20]
 8000b92:	4b24      	ldr	r3, [pc, #144]	; (8000c24 <HAL_UART_MspInit+0x148>)
 8000b94:	2180      	movs	r1, #128	; 0x80
 8000b96:	0289      	lsls	r1, r1, #10
 8000b98:	430a      	orrs	r2, r1
 8000b9a:	615a      	str	r2, [r3, #20]
 8000b9c:	4b21      	ldr	r3, [pc, #132]	; (8000c24 <HAL_UART_MspInit+0x148>)
 8000b9e:	695a      	ldr	r2, [r3, #20]
 8000ba0:	2380      	movs	r3, #128	; 0x80
 8000ba2:	029b      	lsls	r3, r3, #10
 8000ba4:	4013      	ands	r3, r2
 8000ba6:	60fb      	str	r3, [r7, #12]
 8000ba8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin;
 8000baa:	241c      	movs	r4, #28
 8000bac:	193b      	adds	r3, r7, r4
 8000bae:	2204      	movs	r2, #4
 8000bb0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb2:	193b      	adds	r3, r7, r4
 8000bb4:	2202      	movs	r2, #2
 8000bb6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb8:	193b      	adds	r3, r7, r4
 8000bba:	2200      	movs	r2, #0
 8000bbc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bbe:	193b      	adds	r3, r7, r4
 8000bc0:	2203      	movs	r2, #3
 8000bc2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000bc4:	193b      	adds	r3, r7, r4
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(USART_TX_GPIO_Port, &GPIO_InitStruct);
 8000bca:	193a      	adds	r2, r7, r4
 8000bcc:	2390      	movs	r3, #144	; 0x90
 8000bce:	05db      	lsls	r3, r3, #23
 8000bd0:	0011      	movs	r1, r2
 8000bd2:	0018      	movs	r0, r3
 8000bd4:	f001 f884 	bl	8001ce0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART_RX_Pin;
 8000bd8:	0021      	movs	r1, r4
 8000bda:	187b      	adds	r3, r7, r1
 8000bdc:	2208      	movs	r2, #8
 8000bde:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be0:	187b      	adds	r3, r7, r1
 8000be2:	2202      	movs	r2, #2
 8000be4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000be6:	187b      	adds	r3, r7, r1
 8000be8:	2202      	movs	r2, #2
 8000bea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bec:	187b      	adds	r3, r7, r1
 8000bee:	2203      	movs	r2, #3
 8000bf0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000bf2:	187b      	adds	r3, r7, r1
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(USART_RX_GPIO_Port, &GPIO_InitStruct);
 8000bf8:	187a      	adds	r2, r7, r1
 8000bfa:	2390      	movs	r3, #144	; 0x90
 8000bfc:	05db      	lsls	r3, r3, #23
 8000bfe:	0011      	movs	r1, r2
 8000c00:	0018      	movs	r0, r3
 8000c02:	f001 f86d 	bl	8001ce0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c06:	2200      	movs	r2, #0
 8000c08:	2100      	movs	r1, #0
 8000c0a:	201c      	movs	r0, #28
 8000c0c:	f000 fe56 	bl	80018bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c10:	201c      	movs	r0, #28
 8000c12:	f000 fe68 	bl	80018e6 <HAL_NVIC_EnableIRQ>
}
 8000c16:	46c0      	nop			; (mov r8, r8)
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	b00d      	add	sp, #52	; 0x34
 8000c1c:	bd90      	pop	{r4, r7, pc}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	40013800 	.word	0x40013800
 8000c24:	40021000 	.word	0x40021000
 8000c28:	40004400 	.word	0x40004400

08000c2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c30:	e7fe      	b.n	8000c30 <NMI_Handler+0x4>

08000c32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c32:	b580      	push	{r7, lr}
 8000c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c36:	e7fe      	b.n	8000c36 <HardFault_Handler+0x4>

08000c38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c3c:	46c0      	nop			; (mov r8, r8)
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c42:	b580      	push	{r7, lr}
 8000c44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c46:	46c0      	nop			; (mov r8, r8)
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c50:	f000 f8c4 	bl	8000ddc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c54:	46c0      	nop			; (mov r8, r8)
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8000c5e:	f000 fedd 	bl	8001a1c <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}

08000c68 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000c6c:	46c0      	nop			; (mov r8, r8)
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000c72:	b580      	push	{r7, lr}
 8000c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000c76:	2001      	movs	r0, #1
 8000c78:	f001 f9dc 	bl	8002034 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000c7c:	46c0      	nop			; (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8000c86:	2010      	movs	r0, #16
 8000c88:	f001 f9d4 	bl	8002034 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000c8c:	2020      	movs	r0, #32
 8000c8e:	f001 f9d1 	bl	8002034 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000c92:	2380      	movs	r3, #128	; 0x80
 8000c94:	019b      	lsls	r3, r3, #6
 8000c96:	0018      	movs	r0, r3
 8000c98:	f001 f9cc 	bl	8002034 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000c9c:	46c0      	nop			; (mov r8, r8)
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	bd80      	pop	{r7, pc}
	...

08000ca4 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC interrupt.
  */
void ADC1_IRQHandler(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8000ca8:	4b03      	ldr	r3, [pc, #12]	; (8000cb8 <ADC1_IRQHandler+0x14>)
 8000caa:	0018      	movs	r0, r3
 8000cac:	f000 fa70 	bl	8001190 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8000cb0:	46c0      	nop			; (mov r8, r8)
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
 8000cb6:	46c0      	nop			; (mov r8, r8)
 8000cb8:	20000180 	.word	0x20000180

08000cbc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000cc0:	4b03      	ldr	r3, [pc, #12]	; (8000cd0 <TIM3_IRQHandler+0x14>)
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	f001 ffec 	bl	8002ca0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000cc8:	46c0      	nop			; (mov r8, r8)
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	46c0      	nop			; (mov r8, r8)
 8000cd0:	20000030 	.word	0x20000030

08000cd4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000cd8:	4b03      	ldr	r3, [pc, #12]	; (8000ce8 <USART2_IRQHandler+0x14>)
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f002 fc60 	bl	80035a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ce0:	46c0      	nop			; (mov r8, r8)
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	46c0      	nop			; (mov r8, r8)
 8000ce8:	200000fc 	.word	0x200000fc

08000cec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000cf0:	46c0      	nop			; (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
	...

08000cf8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cf8:	480d      	ldr	r0, [pc, #52]	; (8000d30 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cfa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cfc:	480d      	ldr	r0, [pc, #52]	; (8000d34 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cfe:	490e      	ldr	r1, [pc, #56]	; (8000d38 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d00:	4a0e      	ldr	r2, [pc, #56]	; (8000d3c <LoopForever+0xe>)
  movs r3, #0
 8000d02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d04:	e002      	b.n	8000d0c <LoopCopyDataInit>

08000d06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d0a:	3304      	adds	r3, #4

08000d0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d10:	d3f9      	bcc.n	8000d06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d12:	4a0b      	ldr	r2, [pc, #44]	; (8000d40 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d14:	4c0b      	ldr	r4, [pc, #44]	; (8000d44 <LoopForever+0x16>)
  movs r3, #0
 8000d16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d18:	e001      	b.n	8000d1e <LoopFillZerobss>

08000d1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d1c:	3204      	adds	r2, #4

08000d1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d20:	d3fb      	bcc.n	8000d1a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000d22:	f7ff ffe3 	bl	8000cec <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000d26:	f003 fad3 	bl	80042d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d2a:	f7ff fa79 	bl	8000220 <main>

08000d2e <LoopForever>:

LoopForever:
    b LoopForever
 8000d2e:	e7fe      	b.n	8000d2e <LoopForever>
  ldr   r0, =_estack
 8000d30:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000d34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d38:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000d3c:	08004394 	.word	0x08004394
  ldr r2, =_sbss
 8000d40:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000d44:	200001e8 	.word	0x200001e8

08000d48 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d48:	e7fe      	b.n	8000d48 <DMA1_Channel1_IRQHandler>
	...

08000d4c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <HAL_Init+0x24>)
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <HAL_Init+0x24>)
 8000d56:	2110      	movs	r1, #16
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	f000 f809 	bl	8000d74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d62:	f7ff fe13 	bl	800098c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d66:	2300      	movs	r3, #0
}
 8000d68:	0018      	movs	r0, r3
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	46c0      	nop			; (mov r8, r8)
 8000d70:	40022000 	.word	0x40022000

08000d74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d74:	b590      	push	{r4, r7, lr}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d7c:	4b14      	ldr	r3, [pc, #80]	; (8000dd0 <HAL_InitTick+0x5c>)
 8000d7e:	681c      	ldr	r4, [r3, #0]
 8000d80:	4b14      	ldr	r3, [pc, #80]	; (8000dd4 <HAL_InitTick+0x60>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	0019      	movs	r1, r3
 8000d86:	23fa      	movs	r3, #250	; 0xfa
 8000d88:	0098      	lsls	r0, r3, #2
 8000d8a:	f7ff f9bd 	bl	8000108 <__udivsi3>
 8000d8e:	0003      	movs	r3, r0
 8000d90:	0019      	movs	r1, r3
 8000d92:	0020      	movs	r0, r4
 8000d94:	f7ff f9b8 	bl	8000108 <__udivsi3>
 8000d98:	0003      	movs	r3, r0
 8000d9a:	0018      	movs	r0, r3
 8000d9c:	f000 fdb3 	bl	8001906 <HAL_SYSTICK_Config>
 8000da0:	1e03      	subs	r3, r0, #0
 8000da2:	d001      	beq.n	8000da8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000da4:	2301      	movs	r3, #1
 8000da6:	e00f      	b.n	8000dc8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2b03      	cmp	r3, #3
 8000dac:	d80b      	bhi.n	8000dc6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dae:	6879      	ldr	r1, [r7, #4]
 8000db0:	2301      	movs	r3, #1
 8000db2:	425b      	negs	r3, r3
 8000db4:	2200      	movs	r2, #0
 8000db6:	0018      	movs	r0, r3
 8000db8:	f000 fd80 	bl	80018bc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dbc:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <HAL_InitTick+0x64>)
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e000      	b.n	8000dc8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
}
 8000dc8:	0018      	movs	r0, r3
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	b003      	add	sp, #12
 8000dce:	bd90      	pop	{r4, r7, pc}
 8000dd0:	20000000 	.word	0x20000000
 8000dd4:	20000008 	.word	0x20000008
 8000dd8:	20000004 	.word	0x20000004

08000ddc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000de0:	4b05      	ldr	r3, [pc, #20]	; (8000df8 <HAL_IncTick+0x1c>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	001a      	movs	r2, r3
 8000de6:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <HAL_IncTick+0x20>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	18d2      	adds	r2, r2, r3
 8000dec:	4b03      	ldr	r3, [pc, #12]	; (8000dfc <HAL_IncTick+0x20>)
 8000dee:	601a      	str	r2, [r3, #0]
}
 8000df0:	46c0      	nop			; (mov r8, r8)
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	20000008 	.word	0x20000008
 8000dfc:	200001c4 	.word	0x200001c4

08000e00 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  return uwTick;
 8000e04:	4b02      	ldr	r3, [pc, #8]	; (8000e10 <HAL_GetTick+0x10>)
 8000e06:	681b      	ldr	r3, [r3, #0]
}
 8000e08:	0018      	movs	r0, r3
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	200001c4 	.word	0x200001c4

08000e14 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e1c:	230f      	movs	r3, #15
 8000e1e:	18fb      	adds	r3, r7, r3
 8000e20:	2200      	movs	r2, #0
 8000e22:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000e24:	2300      	movs	r3, #0
 8000e26:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d101      	bne.n	8000e32 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	e125      	b.n	800107e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d10a      	bne.n	8000e50 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2234      	movs	r2, #52	; 0x34
 8000e44:	2100      	movs	r1, #0
 8000e46:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	0018      	movs	r0, r3
 8000e4c:	f7ff fdd2 	bl	80009f4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e54:	2210      	movs	r2, #16
 8000e56:	4013      	ands	r3, r2
 8000e58:	d000      	beq.n	8000e5c <HAL_ADC_Init+0x48>
 8000e5a:	e103      	b.n	8001064 <HAL_ADC_Init+0x250>
 8000e5c:	230f      	movs	r3, #15
 8000e5e:	18fb      	adds	r3, r7, r3
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d000      	beq.n	8000e68 <HAL_ADC_Init+0x54>
 8000e66:	e0fd      	b.n	8001064 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	689b      	ldr	r3, [r3, #8]
 8000e6e:	2204      	movs	r2, #4
 8000e70:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000e72:	d000      	beq.n	8000e76 <HAL_ADC_Init+0x62>
 8000e74:	e0f6      	b.n	8001064 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e7a:	4a83      	ldr	r2, [pc, #524]	; (8001088 <HAL_ADC_Init+0x274>)
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	2202      	movs	r2, #2
 8000e80:	431a      	orrs	r2, r3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	689b      	ldr	r3, [r3, #8]
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	4013      	ands	r3, r2
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d112      	bne.n	8000eba <HAL_ADC_Init+0xa6>
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	2201      	movs	r2, #1
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	2b01      	cmp	r3, #1
 8000ea0:	d009      	beq.n	8000eb6 <HAL_ADC_Init+0xa2>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	68da      	ldr	r2, [r3, #12]
 8000ea8:	2380      	movs	r3, #128	; 0x80
 8000eaa:	021b      	lsls	r3, r3, #8
 8000eac:	401a      	ands	r2, r3
 8000eae:	2380      	movs	r3, #128	; 0x80
 8000eb0:	021b      	lsls	r3, r3, #8
 8000eb2:	429a      	cmp	r2, r3
 8000eb4:	d101      	bne.n	8000eba <HAL_ADC_Init+0xa6>
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e000      	b.n	8000ebc <HAL_ADC_Init+0xa8>
 8000eba:	2300      	movs	r3, #0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d116      	bne.n	8000eee <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	68db      	ldr	r3, [r3, #12]
 8000ec6:	2218      	movs	r2, #24
 8000ec8:	4393      	bics	r3, r2
 8000eca:	0019      	movs	r1, r3
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	689a      	ldr	r2, [r3, #8]
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	691b      	ldr	r3, [r3, #16]
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	0899      	lsrs	r1, r3, #2
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	685a      	ldr	r2, [r3, #4]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	430a      	orrs	r2, r1
 8000eec:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	68da      	ldr	r2, [r3, #12]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4964      	ldr	r1, [pc, #400]	; (800108c <HAL_ADC_Init+0x278>)
 8000efa:	400a      	ands	r2, r1
 8000efc:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	7e1b      	ldrb	r3, [r3, #24]
 8000f02:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	7e5b      	ldrb	r3, [r3, #25]
 8000f08:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000f0a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	7e9b      	ldrb	r3, [r3, #26]
 8000f10:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000f12:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d002      	beq.n	8000f22 <HAL_ADC_Init+0x10e>
 8000f1c:	2380      	movs	r3, #128	; 0x80
 8000f1e:	015b      	lsls	r3, r3, #5
 8000f20:	e000      	b.n	8000f24 <HAL_ADC_Init+0x110>
 8000f22:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000f24:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000f2a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	691b      	ldr	r3, [r3, #16]
 8000f30:	2b02      	cmp	r3, #2
 8000f32:	d101      	bne.n	8000f38 <HAL_ADC_Init+0x124>
 8000f34:	2304      	movs	r3, #4
 8000f36:	e000      	b.n	8000f3a <HAL_ADC_Init+0x126>
 8000f38:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000f3a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2124      	movs	r1, #36	; 0x24
 8000f40:	5c5b      	ldrb	r3, [r3, r1]
 8000f42:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000f44:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000f46:	68ba      	ldr	r2, [r7, #8]
 8000f48:	4313      	orrs	r3, r2
 8000f4a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	7edb      	ldrb	r3, [r3, #27]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d115      	bne.n	8000f80 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	7e9b      	ldrb	r3, [r3, #26]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d105      	bne.n	8000f68 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	2280      	movs	r2, #128	; 0x80
 8000f60:	0252      	lsls	r2, r2, #9
 8000f62:	4313      	orrs	r3, r2
 8000f64:	60bb      	str	r3, [r7, #8]
 8000f66:	e00b      	b.n	8000f80 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f6c:	2220      	movs	r2, #32
 8000f6e:	431a      	orrs	r2, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f78:	2201      	movs	r2, #1
 8000f7a:	431a      	orrs	r2, r3
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	69da      	ldr	r2, [r3, #28]
 8000f84:	23c2      	movs	r3, #194	; 0xc2
 8000f86:	33ff      	adds	r3, #255	; 0xff
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d007      	beq.n	8000f9c <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000f94:	4313      	orrs	r3, r2
 8000f96:	68ba      	ldr	r2, [r7, #8]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	68d9      	ldr	r1, [r3, #12]
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	68ba      	ldr	r2, [r7, #8]
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fb0:	2380      	movs	r3, #128	; 0x80
 8000fb2:	055b      	lsls	r3, r3, #21
 8000fb4:	429a      	cmp	r2, r3
 8000fb6:	d01b      	beq.n	8000ff0 <HAL_ADC_Init+0x1dc>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fbc:	2b01      	cmp	r3, #1
 8000fbe:	d017      	beq.n	8000ff0 <HAL_ADC_Init+0x1dc>
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d013      	beq.n	8000ff0 <HAL_ADC_Init+0x1dc>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fcc:	2b03      	cmp	r3, #3
 8000fce:	d00f      	beq.n	8000ff0 <HAL_ADC_Init+0x1dc>
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fd4:	2b04      	cmp	r3, #4
 8000fd6:	d00b      	beq.n	8000ff0 <HAL_ADC_Init+0x1dc>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fdc:	2b05      	cmp	r3, #5
 8000fde:	d007      	beq.n	8000ff0 <HAL_ADC_Init+0x1dc>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fe4:	2b06      	cmp	r3, #6
 8000fe6:	d003      	beq.n	8000ff0 <HAL_ADC_Init+0x1dc>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fec:	2b07      	cmp	r3, #7
 8000fee:	d112      	bne.n	8001016 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	695a      	ldr	r2, [r3, #20]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	2107      	movs	r1, #7
 8000ffc:	438a      	bics	r2, r1
 8000ffe:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	6959      	ldr	r1, [r3, #20]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800100a:	2207      	movs	r2, #7
 800100c:	401a      	ands	r2, r3
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	430a      	orrs	r2, r1
 8001014:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	68db      	ldr	r3, [r3, #12]
 800101c:	4a1c      	ldr	r2, [pc, #112]	; (8001090 <HAL_ADC_Init+0x27c>)
 800101e:	4013      	ands	r3, r2
 8001020:	68ba      	ldr	r2, [r7, #8]
 8001022:	429a      	cmp	r2, r3
 8001024:	d10b      	bne.n	800103e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2200      	movs	r2, #0
 800102a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001030:	2203      	movs	r2, #3
 8001032:	4393      	bics	r3, r2
 8001034:	2201      	movs	r2, #1
 8001036:	431a      	orrs	r2, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800103c:	e01c      	b.n	8001078 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001042:	2212      	movs	r2, #18
 8001044:	4393      	bics	r3, r2
 8001046:	2210      	movs	r2, #16
 8001048:	431a      	orrs	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001052:	2201      	movs	r2, #1
 8001054:	431a      	orrs	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800105a:	230f      	movs	r3, #15
 800105c:	18fb      	adds	r3, r7, r3
 800105e:	2201      	movs	r2, #1
 8001060:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001062:	e009      	b.n	8001078 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001068:	2210      	movs	r2, #16
 800106a:	431a      	orrs	r2, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001070:	230f      	movs	r3, #15
 8001072:	18fb      	adds	r3, r7, r3
 8001074:	2201      	movs	r2, #1
 8001076:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001078:	230f      	movs	r3, #15
 800107a:	18fb      	adds	r3, r7, r3
 800107c:	781b      	ldrb	r3, [r3, #0]
}
 800107e:	0018      	movs	r0, r3
 8001080:	46bd      	mov	sp, r7
 8001082:	b004      	add	sp, #16
 8001084:	bd80      	pop	{r7, pc}
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	fffffefd 	.word	0xfffffefd
 800108c:	fffe0219 	.word	0xfffe0219
 8001090:	833fffe7 	.word	0x833fffe7

08001094 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001094:	b590      	push	{r4, r7, lr}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800109c:	230f      	movs	r3, #15
 800109e:	18fb      	adds	r3, r7, r3
 80010a0:	2200      	movs	r2, #0
 80010a2:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	2204      	movs	r2, #4
 80010ac:	4013      	ands	r3, r2
 80010ae:	d156      	bne.n	800115e <HAL_ADC_Start_IT+0xca>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2234      	movs	r2, #52	; 0x34
 80010b4:	5c9b      	ldrb	r3, [r3, r2]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d101      	bne.n	80010be <HAL_ADC_Start_IT+0x2a>
 80010ba:	2302      	movs	r3, #2
 80010bc:	e056      	b.n	800116c <HAL_ADC_Start_IT+0xd8>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	2234      	movs	r2, #52	; 0x34
 80010c2:	2101      	movs	r1, #1
 80010c4:	5499      	strb	r1, [r3, r2]
     
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	7e5b      	ldrb	r3, [r3, #25]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d007      	beq.n	80010de <HAL_ADC_Start_IT+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 80010ce:	230f      	movs	r3, #15
 80010d0:	18fc      	adds	r4, r7, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	0018      	movs	r0, r3
 80010d6:	f000 fa19 	bl	800150c <ADC_Enable>
 80010da:	0003      	movs	r3, r0
 80010dc:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80010de:	230f      	movs	r3, #15
 80010e0:	18fb      	adds	r3, r7, r3
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d13e      	bne.n	8001166 <HAL_ADC_Start_IT+0xd2>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010ec:	4a21      	ldr	r2, [pc, #132]	; (8001174 <HAL_ADC_Start_IT+0xe0>)
 80010ee:	4013      	ands	r3, r2
 80010f0:	2280      	movs	r2, #128	; 0x80
 80010f2:	0052      	lsls	r2, r2, #1
 80010f4:	431a      	orrs	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	2234      	movs	r2, #52	; 0x34
 8001104:	2100      	movs	r1, #0
 8001106:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	221c      	movs	r2, #28
 800110e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC end of conversion interrupt */
      /* Enable ADC overrun interrupt */  
      switch(hadc->Init.EOCSelection)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	695b      	ldr	r3, [r3, #20]
 8001114:	2b08      	cmp	r3, #8
 8001116:	d110      	bne.n	800113a <HAL_ADC_Start_IT+0xa6>
      {
        case ADC_EOC_SEQ_CONV: 
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	685a      	ldr	r2, [r3, #4]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	2104      	movs	r1, #4
 8001124:	438a      	bics	r2, r1
 8001126:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOS | ADC_IT_OVR));
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	685a      	ldr	r2, [r3, #4]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2118      	movs	r1, #24
 8001134:	430a      	orrs	r2, r1
 8001136:	605a      	str	r2, [r3, #4]
          break;
 8001138:	e008      	b.n	800114c <HAL_ADC_Start_IT+0xb8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	685a      	ldr	r2, [r3, #4]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	211c      	movs	r1, #28
 8001146:	430a      	orrs	r2, r1
 8001148:	605a      	str	r2, [r3, #4]
          break;
 800114a:	46c0      	nop			; (mov r8, r8)
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	689a      	ldr	r2, [r3, #8]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	2104      	movs	r1, #4
 8001158:	430a      	orrs	r2, r1
 800115a:	609a      	str	r2, [r3, #8]
 800115c:	e003      	b.n	8001166 <HAL_ADC_Start_IT+0xd2>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800115e:	230f      	movs	r3, #15
 8001160:	18fb      	adds	r3, r7, r3
 8001162:	2202      	movs	r2, #2
 8001164:	701a      	strb	r2, [r3, #0]
  }    
    
  /* Return function status */
  return tmp_hal_status;
 8001166:	230f      	movs	r3, #15
 8001168:	18fb      	adds	r3, r7, r3
 800116a:	781b      	ldrb	r3, [r3, #0]
}
 800116c:	0018      	movs	r0, r3
 800116e:	46bd      	mov	sp, r7
 8001170:	b005      	add	sp, #20
 8001172:	bd90      	pop	{r4, r7, pc}
 8001174:	fffff0fe 	.word	0xfffff0fe

08001178 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001186:	0018      	movs	r0, r3
 8001188:	46bd      	mov	sp, r7
 800118a:	b002      	add	sp, #8
 800118c:	bd80      	pop	{r7, pc}
	...

08001190 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2204      	movs	r2, #4
 80011a0:	4013      	ands	r3, r2
 80011a2:	2b04      	cmp	r3, #4
 80011a4:	d106      	bne.n	80011b4 <HAL_ADC_IRQHandler+0x24>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	2204      	movs	r2, #4
 80011ae:	4013      	ands	r3, r2
 80011b0:	2b04      	cmp	r3, #4
 80011b2:	d00d      	beq.n	80011d0 <HAL_ADC_IRQHandler+0x40>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	2208      	movs	r2, #8
 80011bc:	4013      	ands	r3, r2
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80011be:	2b08      	cmp	r3, #8
 80011c0:	d14f      	bne.n	8001262 <HAL_ADC_IRQHandler+0xd2>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	2208      	movs	r2, #8
 80011ca:	4013      	ands	r3, r2
 80011cc:	2b08      	cmp	r3, #8
 80011ce:	d148      	bne.n	8001262 <HAL_ADC_IRQHandler+0xd2>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011d4:	2210      	movs	r2, #16
 80011d6:	4013      	ands	r3, r2
 80011d8:	d106      	bne.n	80011e8 <HAL_ADC_IRQHandler+0x58>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011de:	2280      	movs	r2, #128	; 0x80
 80011e0:	0092      	lsls	r2, r2, #2
 80011e2:	431a      	orrs	r2, r3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	68da      	ldr	r2, [r3, #12]
 80011ee:	23c0      	movs	r3, #192	; 0xc0
 80011f0:	011b      	lsls	r3, r3, #4
 80011f2:	4013      	ands	r3, r2
 80011f4:	d12d      	bne.n	8001252 <HAL_ADC_IRQHandler+0xc2>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d129      	bne.n	8001252 <HAL_ADC_IRQHandler+0xc2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	2208      	movs	r2, #8
 8001206:	4013      	ands	r3, r2
 8001208:	2b08      	cmp	r3, #8
 800120a:	d122      	bne.n	8001252 <HAL_ADC_IRQHandler+0xc2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	2204      	movs	r2, #4
 8001214:	4013      	ands	r3, r2
 8001216:	d110      	bne.n	800123a <HAL_ADC_IRQHandler+0xaa>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	685a      	ldr	r2, [r3, #4]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	210c      	movs	r1, #12
 8001224:	438a      	bics	r2, r1
 8001226:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800122c:	4a33      	ldr	r2, [pc, #204]	; (80012fc <HAL_ADC_IRQHandler+0x16c>)
 800122e:	4013      	ands	r3, r2
 8001230:	2201      	movs	r2, #1
 8001232:	431a      	orrs	r2, r3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	639a      	str	r2, [r3, #56]	; 0x38
 8001238:	e00b      	b.n	8001252 <HAL_ADC_IRQHandler+0xc2>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800123e:	2220      	movs	r2, #32
 8001240:	431a      	orrs	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800124a:	2201      	movs	r2, #1
 800124c:	431a      	orrs	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	63da      	str	r2, [r3, #60]	; 0x3c
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	0018      	movs	r0, r3
 8001256:	f7ff fadd 	bl	8000814 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	220c      	movs	r2, #12
 8001260:	601a      	str	r2, [r3, #0]
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	2280      	movs	r2, #128	; 0x80
 800126a:	4013      	ands	r3, r2
 800126c:	2b80      	cmp	r3, #128	; 0x80
 800126e:	d115      	bne.n	800129c <HAL_ADC_IRQHandler+0x10c>
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	685b      	ldr	r3, [r3, #4]
 8001276:	2280      	movs	r2, #128	; 0x80
 8001278:	4013      	ands	r3, r2
 800127a:	2b80      	cmp	r3, #128	; 0x80
 800127c:	d10e      	bne.n	800129c <HAL_ADC_IRQHandler+0x10c>
  {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001282:	2280      	movs	r2, #128	; 0x80
 8001284:	0252      	lsls	r2, r2, #9
 8001286:	431a      	orrs	r2, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	639a      	str	r2, [r3, #56]	; 0x38

#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	0018      	movs	r0, r3
 8001290:	f000 f836 	bl	8001300 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear ADC Analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	2280      	movs	r2, #128	; 0x80
 800129a:	601a      	str	r2, [r3, #0]
   
  }
  
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2210      	movs	r2, #16
 80012a4:	4013      	ands	r3, r2
 80012a6:	2b10      	cmp	r3, #16
 80012a8:	d123      	bne.n	80012f2 <HAL_ADC_IRQHandler+0x162>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	2210      	movs	r2, #16
 80012b2:	4013      	ands	r3, r2
 80012b4:	2b10      	cmp	r3, #16
 80012b6:	d11c      	bne.n	80012f2 <HAL_ADC_IRQHandler+0x162>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012bc:	2b01      	cmp	r3, #1
 80012be:	d006      	beq.n	80012ce <HAL_ADC_IRQHandler+0x13e>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	68db      	ldr	r3, [r3, #12]
 80012c6:	2201      	movs	r2, #1
 80012c8:	4013      	ands	r3, r2
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d10d      	bne.n	80012ea <HAL_ADC_IRQHandler+0x15a>
    {
      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012d2:	2202      	movs	r2, #2
 80012d4:	431a      	orrs	r2, r3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Clear ADC overrun flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	2210      	movs	r2, #16
 80012e0:	601a      	str	r2, [r3, #0]
      
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	0018      	movs	r0, r3
 80012e6:	f000 f813 	bl	8001310 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2210      	movs	r2, #16
 80012f0:	601a      	str	r2, [r3, #0]
  }

}
 80012f2:	46c0      	nop			; (mov r8, r8)
 80012f4:	46bd      	mov	sp, r7
 80012f6:	b002      	add	sp, #8
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	46c0      	nop			; (mov r8, r8)
 80012fc:	fffffefe 	.word	0xfffffefe

08001300 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 8001308:	46c0      	nop			; (mov r8, r8)
 800130a:	46bd      	mov	sp, r7
 800130c:	b002      	add	sp, #8
 800130e:	bd80      	pop	{r7, pc}

08001310 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001318:	46c0      	nop			; (mov r8, r8)
 800131a:	46bd      	mov	sp, r7
 800131c:	b002      	add	sp, #8
 800131e:	bd80      	pop	{r7, pc}

08001320 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800132a:	230f      	movs	r3, #15
 800132c:	18fb      	adds	r3, r7, r3
 800132e:	2200      	movs	r2, #0
 8001330:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001332:	2300      	movs	r3, #0
 8001334:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800133a:	2380      	movs	r3, #128	; 0x80
 800133c:	055b      	lsls	r3, r3, #21
 800133e:	429a      	cmp	r2, r3
 8001340:	d011      	beq.n	8001366 <HAL_ADC_ConfigChannel+0x46>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001346:	2b01      	cmp	r3, #1
 8001348:	d00d      	beq.n	8001366 <HAL_ADC_ConfigChannel+0x46>
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800134e:	2b02      	cmp	r3, #2
 8001350:	d009      	beq.n	8001366 <HAL_ADC_ConfigChannel+0x46>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001356:	2b03      	cmp	r3, #3
 8001358:	d005      	beq.n	8001366 <HAL_ADC_ConfigChannel+0x46>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800135e:	2b04      	cmp	r3, #4
 8001360:	d001      	beq.n	8001366 <HAL_ADC_ConfigChannel+0x46>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2234      	movs	r2, #52	; 0x34
 800136a:	5c9b      	ldrb	r3, [r3, r2]
 800136c:	2b01      	cmp	r3, #1
 800136e:	d101      	bne.n	8001374 <HAL_ADC_ConfigChannel+0x54>
 8001370:	2302      	movs	r3, #2
 8001372:	e0bb      	b.n	80014ec <HAL_ADC_ConfigChannel+0x1cc>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2234      	movs	r2, #52	; 0x34
 8001378:	2101      	movs	r1, #1
 800137a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	689b      	ldr	r3, [r3, #8]
 8001382:	2204      	movs	r2, #4
 8001384:	4013      	ands	r3, r2
 8001386:	d000      	beq.n	800138a <HAL_ADC_ConfigChannel+0x6a>
 8001388:	e09f      	b.n	80014ca <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	4a59      	ldr	r2, [pc, #356]	; (80014f4 <HAL_ADC_ConfigChannel+0x1d4>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d100      	bne.n	8001396 <HAL_ADC_ConfigChannel+0x76>
 8001394:	e077      	b.n	8001486 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2201      	movs	r2, #1
 80013a2:	409a      	lsls	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	430a      	orrs	r2, r1
 80013aa:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013b0:	2380      	movs	r3, #128	; 0x80
 80013b2:	055b      	lsls	r3, r3, #21
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d037      	beq.n	8001428 <HAL_ADC_ConfigChannel+0x108>
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d033      	beq.n	8001428 <HAL_ADC_ConfigChannel+0x108>
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d02f      	beq.n	8001428 <HAL_ADC_ConfigChannel+0x108>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013cc:	2b03      	cmp	r3, #3
 80013ce:	d02b      	beq.n	8001428 <HAL_ADC_ConfigChannel+0x108>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d4:	2b04      	cmp	r3, #4
 80013d6:	d027      	beq.n	8001428 <HAL_ADC_ConfigChannel+0x108>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013dc:	2b05      	cmp	r3, #5
 80013de:	d023      	beq.n	8001428 <HAL_ADC_ConfigChannel+0x108>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013e4:	2b06      	cmp	r3, #6
 80013e6:	d01f      	beq.n	8001428 <HAL_ADC_ConfigChannel+0x108>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ec:	2b07      	cmp	r3, #7
 80013ee:	d01b      	beq.n	8001428 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	689a      	ldr	r2, [r3, #8]
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	695b      	ldr	r3, [r3, #20]
 80013fa:	2107      	movs	r1, #7
 80013fc:	400b      	ands	r3, r1
 80013fe:	429a      	cmp	r2, r3
 8001400:	d012      	beq.n	8001428 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	695a      	ldr	r2, [r3, #20]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2107      	movs	r1, #7
 800140e:	438a      	bics	r2, r1
 8001410:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	6959      	ldr	r1, [r3, #20]
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	689b      	ldr	r3, [r3, #8]
 800141c:	2207      	movs	r2, #7
 800141e:	401a      	ands	r2, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	430a      	orrs	r2, r1
 8001426:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2b10      	cmp	r3, #16
 800142e:	d003      	beq.n	8001438 <HAL_ADC_ConfigChannel+0x118>
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	2b11      	cmp	r3, #17
 8001436:	d152      	bne.n	80014de <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001438:	4b2f      	ldr	r3, [pc, #188]	; (80014f8 <HAL_ADC_ConfigChannel+0x1d8>)
 800143a:	6819      	ldr	r1, [r3, #0]
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2b10      	cmp	r3, #16
 8001442:	d102      	bne.n	800144a <HAL_ADC_ConfigChannel+0x12a>
 8001444:	2380      	movs	r3, #128	; 0x80
 8001446:	041b      	lsls	r3, r3, #16
 8001448:	e001      	b.n	800144e <HAL_ADC_ConfigChannel+0x12e>
 800144a:	2380      	movs	r3, #128	; 0x80
 800144c:	03db      	lsls	r3, r3, #15
 800144e:	4a2a      	ldr	r2, [pc, #168]	; (80014f8 <HAL_ADC_ConfigChannel+0x1d8>)
 8001450:	430b      	orrs	r3, r1
 8001452:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b10      	cmp	r3, #16
 800145a:	d140      	bne.n	80014de <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800145c:	4b27      	ldr	r3, [pc, #156]	; (80014fc <HAL_ADC_ConfigChannel+0x1dc>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4927      	ldr	r1, [pc, #156]	; (8001500 <HAL_ADC_ConfigChannel+0x1e0>)
 8001462:	0018      	movs	r0, r3
 8001464:	f7fe fe50 	bl	8000108 <__udivsi3>
 8001468:	0003      	movs	r3, r0
 800146a:	001a      	movs	r2, r3
 800146c:	0013      	movs	r3, r2
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	189b      	adds	r3, r3, r2
 8001472:	005b      	lsls	r3, r3, #1
 8001474:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001476:	e002      	b.n	800147e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	3b01      	subs	r3, #1
 800147c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d1f9      	bne.n	8001478 <HAL_ADC_ConfigChannel+0x158>
 8001484:	e02b      	b.n	80014de <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2101      	movs	r1, #1
 8001492:	4099      	lsls	r1, r3
 8001494:	000b      	movs	r3, r1
 8001496:	43d9      	mvns	r1, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	400a      	ands	r2, r1
 800149e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	2b10      	cmp	r3, #16
 80014a6:	d003      	beq.n	80014b0 <HAL_ADC_ConfigChannel+0x190>
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b11      	cmp	r3, #17
 80014ae:	d116      	bne.n	80014de <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80014b0:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <HAL_ADC_ConfigChannel+0x1d8>)
 80014b2:	6819      	ldr	r1, [r3, #0]
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b10      	cmp	r3, #16
 80014ba:	d101      	bne.n	80014c0 <HAL_ADC_ConfigChannel+0x1a0>
 80014bc:	4a11      	ldr	r2, [pc, #68]	; (8001504 <HAL_ADC_ConfigChannel+0x1e4>)
 80014be:	e000      	b.n	80014c2 <HAL_ADC_ConfigChannel+0x1a2>
 80014c0:	4a11      	ldr	r2, [pc, #68]	; (8001508 <HAL_ADC_ConfigChannel+0x1e8>)
 80014c2:	4b0d      	ldr	r3, [pc, #52]	; (80014f8 <HAL_ADC_ConfigChannel+0x1d8>)
 80014c4:	400a      	ands	r2, r1
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	e009      	b.n	80014de <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014ce:	2220      	movs	r2, #32
 80014d0:	431a      	orrs	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80014d6:	230f      	movs	r3, #15
 80014d8:	18fb      	adds	r3, r7, r3
 80014da:	2201      	movs	r2, #1
 80014dc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2234      	movs	r2, #52	; 0x34
 80014e2:	2100      	movs	r1, #0
 80014e4:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80014e6:	230f      	movs	r3, #15
 80014e8:	18fb      	adds	r3, r7, r3
 80014ea:	781b      	ldrb	r3, [r3, #0]
}
 80014ec:	0018      	movs	r0, r3
 80014ee:	46bd      	mov	sp, r7
 80014f0:	b004      	add	sp, #16
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	00001001 	.word	0x00001001
 80014f8:	40012708 	.word	0x40012708
 80014fc:	20000000 	.word	0x20000000
 8001500:	000f4240 	.word	0x000f4240
 8001504:	ff7fffff 	.word	0xff7fffff
 8001508:	ffbfffff 	.word	0xffbfffff

0800150c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001514:	2300      	movs	r3, #0
 8001516:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001518:	2300      	movs	r3, #0
 800151a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	2203      	movs	r2, #3
 8001524:	4013      	ands	r3, r2
 8001526:	2b01      	cmp	r3, #1
 8001528:	d112      	bne.n	8001550 <ADC_Enable+0x44>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2201      	movs	r2, #1
 8001532:	4013      	ands	r3, r2
 8001534:	2b01      	cmp	r3, #1
 8001536:	d009      	beq.n	800154c <ADC_Enable+0x40>
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	68da      	ldr	r2, [r3, #12]
 800153e:	2380      	movs	r3, #128	; 0x80
 8001540:	021b      	lsls	r3, r3, #8
 8001542:	401a      	ands	r2, r3
 8001544:	2380      	movs	r3, #128	; 0x80
 8001546:	021b      	lsls	r3, r3, #8
 8001548:	429a      	cmp	r2, r3
 800154a:	d101      	bne.n	8001550 <ADC_Enable+0x44>
 800154c:	2301      	movs	r3, #1
 800154e:	e000      	b.n	8001552 <ADC_Enable+0x46>
 8001550:	2300      	movs	r3, #0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d152      	bne.n	80015fc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	4a2a      	ldr	r2, [pc, #168]	; (8001608 <ADC_Enable+0xfc>)
 800155e:	4013      	ands	r3, r2
 8001560:	d00d      	beq.n	800157e <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001566:	2210      	movs	r2, #16
 8001568:	431a      	orrs	r2, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001572:	2201      	movs	r2, #1
 8001574:	431a      	orrs	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e03f      	b.n	80015fe <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	689a      	ldr	r2, [r3, #8]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2101      	movs	r1, #1
 800158a:	430a      	orrs	r2, r1
 800158c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800158e:	4b1f      	ldr	r3, [pc, #124]	; (800160c <ADC_Enable+0x100>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	491f      	ldr	r1, [pc, #124]	; (8001610 <ADC_Enable+0x104>)
 8001594:	0018      	movs	r0, r3
 8001596:	f7fe fdb7 	bl	8000108 <__udivsi3>
 800159a:	0003      	movs	r3, r0
 800159c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800159e:	e002      	b.n	80015a6 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80015a6:	68bb      	ldr	r3, [r7, #8]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d1f9      	bne.n	80015a0 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80015ac:	f7ff fc28 	bl	8000e00 <HAL_GetTick>
 80015b0:	0003      	movs	r3, r0
 80015b2:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015b4:	e01b      	b.n	80015ee <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80015b6:	f7ff fc23 	bl	8000e00 <HAL_GetTick>
 80015ba:	0002      	movs	r2, r0
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	2b02      	cmp	r3, #2
 80015c2:	d914      	bls.n	80015ee <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2201      	movs	r2, #1
 80015cc:	4013      	ands	r3, r2
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d00d      	beq.n	80015ee <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015d6:	2210      	movs	r2, #16
 80015d8:	431a      	orrs	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015e2:	2201      	movs	r2, #1
 80015e4:	431a      	orrs	r2, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e007      	b.n	80015fe <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2201      	movs	r2, #1
 80015f6:	4013      	ands	r3, r2
 80015f8:	2b01      	cmp	r3, #1
 80015fa:	d1dc      	bne.n	80015b6 <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	0018      	movs	r0, r3
 8001600:	46bd      	mov	sp, r7
 8001602:	b004      	add	sp, #16
 8001604:	bd80      	pop	{r7, pc}
 8001606:	46c0      	nop			; (mov r8, r8)
 8001608:	80000017 	.word	0x80000017
 800160c:	20000000 	.word	0x20000000
 8001610:	000f4240 	.word	0x000f4240

08001614 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800161c:	2317      	movs	r3, #23
 800161e:	18fb      	adds	r3, r7, r3
 8001620:	2200      	movs	r2, #0
 8001622:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8001624:	2300      	movs	r3, #0
 8001626:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8001628:	2300      	movs	r3, #0
 800162a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2234      	movs	r2, #52	; 0x34
 8001630:	5c9b      	ldrb	r3, [r3, r2]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d101      	bne.n	800163a <HAL_ADCEx_Calibration_Start+0x26>
 8001636:	2302      	movs	r3, #2
 8001638:	e08d      	b.n	8001756 <HAL_ADCEx_Calibration_Start+0x142>
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	2234      	movs	r2, #52	; 0x34
 800163e:	2101      	movs	r1, #1
 8001640:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	2203      	movs	r2, #3
 800164a:	4013      	ands	r3, r2
 800164c:	2b01      	cmp	r3, #1
 800164e:	d112      	bne.n	8001676 <HAL_ADCEx_Calibration_Start+0x62>
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2201      	movs	r2, #1
 8001658:	4013      	ands	r3, r2
 800165a:	2b01      	cmp	r3, #1
 800165c:	d009      	beq.n	8001672 <HAL_ADCEx_Calibration_Start+0x5e>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	68da      	ldr	r2, [r3, #12]
 8001664:	2380      	movs	r3, #128	; 0x80
 8001666:	021b      	lsls	r3, r3, #8
 8001668:	401a      	ands	r2, r3
 800166a:	2380      	movs	r3, #128	; 0x80
 800166c:	021b      	lsls	r3, r3, #8
 800166e:	429a      	cmp	r2, r3
 8001670:	d101      	bne.n	8001676 <HAL_ADCEx_Calibration_Start+0x62>
 8001672:	2301      	movs	r3, #1
 8001674:	e000      	b.n	8001678 <HAL_ADCEx_Calibration_Start+0x64>
 8001676:	2300      	movs	r3, #0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d15b      	bne.n	8001734 <HAL_ADCEx_Calibration_Start+0x120>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001680:	4a37      	ldr	r2, [pc, #220]	; (8001760 <HAL_ADCEx_Calibration_Start+0x14c>)
 8001682:	4013      	ands	r3, r2
 8001684:	2202      	movs	r2, #2
 8001686:	431a      	orrs	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	639a      	str	r2, [r3, #56]	; 0x38
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	2203      	movs	r2, #3
 8001694:	4013      	ands	r3, r2
 8001696:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	68da      	ldr	r2, [r3, #12]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2103      	movs	r1, #3
 80016a4:	438a      	bics	r2, r1
 80016a6:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	689a      	ldr	r2, [r3, #8]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2180      	movs	r1, #128	; 0x80
 80016b4:	0609      	lsls	r1, r1, #24
 80016b6:	430a      	orrs	r2, r1
 80016b8:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 80016ba:	f7ff fba1 	bl	8000e00 <HAL_GetTick>
 80016be:	0003      	movs	r3, r0
 80016c0:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80016c2:	e01d      	b.n	8001700 <HAL_ADCEx_Calibration_Start+0xec>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80016c4:	f7ff fb9c 	bl	8000e00 <HAL_GetTick>
 80016c8:	0002      	movs	r2, r0
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d916      	bls.n	8001700 <HAL_ADCEx_Calibration_Start+0xec>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	0fdb      	lsrs	r3, r3, #31
 80016da:	07da      	lsls	r2, r3, #31
 80016dc:	2380      	movs	r3, #128	; 0x80
 80016de:	061b      	lsls	r3, r3, #24
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d10d      	bne.n	8001700 <HAL_ADCEx_Calibration_Start+0xec>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016e8:	2212      	movs	r2, #18
 80016ea:	4393      	bics	r3, r2
 80016ec:	2210      	movs	r2, #16
 80016ee:	431a      	orrs	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	639a      	str	r2, [r3, #56]	; 0x38
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2234      	movs	r2, #52	; 0x34
 80016f8:	2100      	movs	r1, #0
 80016fa:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	e02a      	b.n	8001756 <HAL_ADCEx_Calibration_Start+0x142>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	0fdb      	lsrs	r3, r3, #31
 8001708:	07da      	lsls	r2, r3, #31
 800170a:	2380      	movs	r3, #128	; 0x80
 800170c:	061b      	lsls	r3, r3, #24
 800170e:	429a      	cmp	r2, r3
 8001710:	d0d8      	beq.n	80016c4 <HAL_ADCEx_Calibration_Start+0xb0>
        }
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	68d9      	ldr	r1, [r3, #12]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	68fa      	ldr	r2, [r7, #12]
 800171e:	430a      	orrs	r2, r1
 8001720:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001726:	2203      	movs	r2, #3
 8001728:	4393      	bics	r3, r2
 800172a:	2201      	movs	r2, #1
 800172c:	431a      	orrs	r2, r3
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	639a      	str	r2, [r3, #56]	; 0x38
 8001732:	e009      	b.n	8001748 <HAL_ADCEx_Calibration_Start+0x134>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001738:	2220      	movs	r2, #32
 800173a:	431a      	orrs	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8001740:	2317      	movs	r3, #23
 8001742:	18fb      	adds	r3, r7, r3
 8001744:	2201      	movs	r2, #1
 8001746:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2234      	movs	r2, #52	; 0x34
 800174c:	2100      	movs	r1, #0
 800174e:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8001750:	2317      	movs	r3, #23
 8001752:	18fb      	adds	r3, r7, r3
 8001754:	781b      	ldrb	r3, [r3, #0]
}
 8001756:	0018      	movs	r0, r3
 8001758:	46bd      	mov	sp, r7
 800175a:	b006      	add	sp, #24
 800175c:	bd80      	pop	{r7, pc}
 800175e:	46c0      	nop			; (mov r8, r8)
 8001760:	fffffefd 	.word	0xfffffefd

08001764 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	0002      	movs	r2, r0
 800176c:	1dfb      	adds	r3, r7, #7
 800176e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001770:	1dfb      	adds	r3, r7, #7
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b7f      	cmp	r3, #127	; 0x7f
 8001776:	d809      	bhi.n	800178c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001778:	1dfb      	adds	r3, r7, #7
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	001a      	movs	r2, r3
 800177e:	231f      	movs	r3, #31
 8001780:	401a      	ands	r2, r3
 8001782:	4b04      	ldr	r3, [pc, #16]	; (8001794 <__NVIC_EnableIRQ+0x30>)
 8001784:	2101      	movs	r1, #1
 8001786:	4091      	lsls	r1, r2
 8001788:	000a      	movs	r2, r1
 800178a:	601a      	str	r2, [r3, #0]
  }
}
 800178c:	46c0      	nop			; (mov r8, r8)
 800178e:	46bd      	mov	sp, r7
 8001790:	b002      	add	sp, #8
 8001792:	bd80      	pop	{r7, pc}
 8001794:	e000e100 	.word	0xe000e100

08001798 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001798:	b590      	push	{r4, r7, lr}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	0002      	movs	r2, r0
 80017a0:	6039      	str	r1, [r7, #0]
 80017a2:	1dfb      	adds	r3, r7, #7
 80017a4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80017a6:	1dfb      	adds	r3, r7, #7
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b7f      	cmp	r3, #127	; 0x7f
 80017ac:	d828      	bhi.n	8001800 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017ae:	4a2f      	ldr	r2, [pc, #188]	; (800186c <__NVIC_SetPriority+0xd4>)
 80017b0:	1dfb      	adds	r3, r7, #7
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	b25b      	sxtb	r3, r3
 80017b6:	089b      	lsrs	r3, r3, #2
 80017b8:	33c0      	adds	r3, #192	; 0xc0
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	589b      	ldr	r3, [r3, r2]
 80017be:	1dfa      	adds	r2, r7, #7
 80017c0:	7812      	ldrb	r2, [r2, #0]
 80017c2:	0011      	movs	r1, r2
 80017c4:	2203      	movs	r2, #3
 80017c6:	400a      	ands	r2, r1
 80017c8:	00d2      	lsls	r2, r2, #3
 80017ca:	21ff      	movs	r1, #255	; 0xff
 80017cc:	4091      	lsls	r1, r2
 80017ce:	000a      	movs	r2, r1
 80017d0:	43d2      	mvns	r2, r2
 80017d2:	401a      	ands	r2, r3
 80017d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	019b      	lsls	r3, r3, #6
 80017da:	22ff      	movs	r2, #255	; 0xff
 80017dc:	401a      	ands	r2, r3
 80017de:	1dfb      	adds	r3, r7, #7
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	0018      	movs	r0, r3
 80017e4:	2303      	movs	r3, #3
 80017e6:	4003      	ands	r3, r0
 80017e8:	00db      	lsls	r3, r3, #3
 80017ea:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017ec:	481f      	ldr	r0, [pc, #124]	; (800186c <__NVIC_SetPriority+0xd4>)
 80017ee:	1dfb      	adds	r3, r7, #7
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b25b      	sxtb	r3, r3
 80017f4:	089b      	lsrs	r3, r3, #2
 80017f6:	430a      	orrs	r2, r1
 80017f8:	33c0      	adds	r3, #192	; 0xc0
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80017fe:	e031      	b.n	8001864 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001800:	4a1b      	ldr	r2, [pc, #108]	; (8001870 <__NVIC_SetPriority+0xd8>)
 8001802:	1dfb      	adds	r3, r7, #7
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	0019      	movs	r1, r3
 8001808:	230f      	movs	r3, #15
 800180a:	400b      	ands	r3, r1
 800180c:	3b08      	subs	r3, #8
 800180e:	089b      	lsrs	r3, r3, #2
 8001810:	3306      	adds	r3, #6
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	18d3      	adds	r3, r2, r3
 8001816:	3304      	adds	r3, #4
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	1dfa      	adds	r2, r7, #7
 800181c:	7812      	ldrb	r2, [r2, #0]
 800181e:	0011      	movs	r1, r2
 8001820:	2203      	movs	r2, #3
 8001822:	400a      	ands	r2, r1
 8001824:	00d2      	lsls	r2, r2, #3
 8001826:	21ff      	movs	r1, #255	; 0xff
 8001828:	4091      	lsls	r1, r2
 800182a:	000a      	movs	r2, r1
 800182c:	43d2      	mvns	r2, r2
 800182e:	401a      	ands	r2, r3
 8001830:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	019b      	lsls	r3, r3, #6
 8001836:	22ff      	movs	r2, #255	; 0xff
 8001838:	401a      	ands	r2, r3
 800183a:	1dfb      	adds	r3, r7, #7
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	0018      	movs	r0, r3
 8001840:	2303      	movs	r3, #3
 8001842:	4003      	ands	r3, r0
 8001844:	00db      	lsls	r3, r3, #3
 8001846:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001848:	4809      	ldr	r0, [pc, #36]	; (8001870 <__NVIC_SetPriority+0xd8>)
 800184a:	1dfb      	adds	r3, r7, #7
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	001c      	movs	r4, r3
 8001850:	230f      	movs	r3, #15
 8001852:	4023      	ands	r3, r4
 8001854:	3b08      	subs	r3, #8
 8001856:	089b      	lsrs	r3, r3, #2
 8001858:	430a      	orrs	r2, r1
 800185a:	3306      	adds	r3, #6
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	18c3      	adds	r3, r0, r3
 8001860:	3304      	adds	r3, #4
 8001862:	601a      	str	r2, [r3, #0]
}
 8001864:	46c0      	nop			; (mov r8, r8)
 8001866:	46bd      	mov	sp, r7
 8001868:	b003      	add	sp, #12
 800186a:	bd90      	pop	{r4, r7, pc}
 800186c:	e000e100 	.word	0xe000e100
 8001870:	e000ed00 	.word	0xe000ed00

08001874 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	1e5a      	subs	r2, r3, #1
 8001880:	2380      	movs	r3, #128	; 0x80
 8001882:	045b      	lsls	r3, r3, #17
 8001884:	429a      	cmp	r2, r3
 8001886:	d301      	bcc.n	800188c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001888:	2301      	movs	r3, #1
 800188a:	e010      	b.n	80018ae <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800188c:	4b0a      	ldr	r3, [pc, #40]	; (80018b8 <SysTick_Config+0x44>)
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	3a01      	subs	r2, #1
 8001892:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001894:	2301      	movs	r3, #1
 8001896:	425b      	negs	r3, r3
 8001898:	2103      	movs	r1, #3
 800189a:	0018      	movs	r0, r3
 800189c:	f7ff ff7c 	bl	8001798 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018a0:	4b05      	ldr	r3, [pc, #20]	; (80018b8 <SysTick_Config+0x44>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018a6:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <SysTick_Config+0x44>)
 80018a8:	2207      	movs	r2, #7
 80018aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	0018      	movs	r0, r3
 80018b0:	46bd      	mov	sp, r7
 80018b2:	b002      	add	sp, #8
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	46c0      	nop			; (mov r8, r8)
 80018b8:	e000e010 	.word	0xe000e010

080018bc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60b9      	str	r1, [r7, #8]
 80018c4:	607a      	str	r2, [r7, #4]
 80018c6:	210f      	movs	r1, #15
 80018c8:	187b      	adds	r3, r7, r1
 80018ca:	1c02      	adds	r2, r0, #0
 80018cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	187b      	adds	r3, r7, r1
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	b25b      	sxtb	r3, r3
 80018d6:	0011      	movs	r1, r2
 80018d8:	0018      	movs	r0, r3
 80018da:	f7ff ff5d 	bl	8001798 <__NVIC_SetPriority>
}
 80018de:	46c0      	nop			; (mov r8, r8)
 80018e0:	46bd      	mov	sp, r7
 80018e2:	b004      	add	sp, #16
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	0002      	movs	r2, r0
 80018ee:	1dfb      	adds	r3, r7, #7
 80018f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018f2:	1dfb      	adds	r3, r7, #7
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	b25b      	sxtb	r3, r3
 80018f8:	0018      	movs	r0, r3
 80018fa:	f7ff ff33 	bl	8001764 <__NVIC_EnableIRQ>
}
 80018fe:	46c0      	nop			; (mov r8, r8)
 8001900:	46bd      	mov	sp, r7
 8001902:	b002      	add	sp, #8
 8001904:	bd80      	pop	{r7, pc}

08001906 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b082      	sub	sp, #8
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	0018      	movs	r0, r3
 8001912:	f7ff ffaf 	bl	8001874 <SysTick_Config>
 8001916:	0003      	movs	r3, r0
}
 8001918:	0018      	movs	r0, r3
 800191a:	46bd      	mov	sp, r7
 800191c:	b002      	add	sp, #8
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2221      	movs	r2, #33	; 0x21
 800192c:	5c9b      	ldrb	r3, [r3, r2]
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b02      	cmp	r3, #2
 8001932:	d008      	beq.n	8001946 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2204      	movs	r2, #4
 8001938:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2220      	movs	r2, #32
 800193e:	2100      	movs	r1, #0
 8001940:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	e020      	b.n	8001988 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	210e      	movs	r1, #14
 8001952:	438a      	bics	r2, r1
 8001954:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2101      	movs	r1, #1
 8001962:	438a      	bics	r2, r1
 8001964:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800196e:	2101      	movs	r1, #1
 8001970:	4091      	lsls	r1, r2
 8001972:	000a      	movs	r2, r1
 8001974:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2221      	movs	r2, #33	; 0x21
 800197a:	2101      	movs	r1, #1
 800197c:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2220      	movs	r2, #32
 8001982:	2100      	movs	r1, #0
 8001984:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8001986:	2300      	movs	r3, #0
}
 8001988:	0018      	movs	r0, r3
 800198a:	46bd      	mov	sp, r7
 800198c:	b002      	add	sp, #8
 800198e:	bd80      	pop	{r7, pc}

08001990 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001998:	210f      	movs	r1, #15
 800199a:	187b      	adds	r3, r7, r1
 800199c:	2200      	movs	r2, #0
 800199e:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2221      	movs	r2, #33	; 0x21
 80019a4:	5c9b      	ldrb	r3, [r3, r2]
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d006      	beq.n	80019ba <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2204      	movs	r2, #4
 80019b0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80019b2:	187b      	adds	r3, r7, r1
 80019b4:	2201      	movs	r2, #1
 80019b6:	701a      	strb	r2, [r3, #0]
 80019b8:	e028      	b.n	8001a0c <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	210e      	movs	r1, #14
 80019c6:	438a      	bics	r2, r1
 80019c8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2101      	movs	r1, #1
 80019d6:	438a      	bics	r2, r1
 80019d8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019e2:	2101      	movs	r1, #1
 80019e4:	4091      	lsls	r1, r2
 80019e6:	000a      	movs	r2, r1
 80019e8:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2221      	movs	r2, #33	; 0x21
 80019ee:	2101      	movs	r1, #1
 80019f0:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2220      	movs	r2, #32
 80019f6:	2100      	movs	r1, #0
 80019f8:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d004      	beq.n	8001a0c <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	0010      	movs	r0, r2
 8001a0a:	4798      	blx	r3
    } 
  }
  return status;
 8001a0c:	230f      	movs	r3, #15
 8001a0e:	18fb      	adds	r3, r7, r3
 8001a10:	781b      	ldrb	r3, [r3, #0]
}
 8001a12:	0018      	movs	r0, r3
 8001a14:	46bd      	mov	sp, r7
 8001a16:	b004      	add	sp, #16
 8001a18:	bd80      	pop	{r7, pc}
	...

08001a1c <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8001a1c:	b5b0      	push	{r4, r5, r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	607b      	str	r3, [r7, #4]
  
  /* Check FLASH operation error flags */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) ||__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001a26:	4b6e      	ldr	r3, [pc, #440]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	2210      	movs	r2, #16
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	2b10      	cmp	r3, #16
 8001a30:	d005      	beq.n	8001a3e <HAL_FLASH_IRQHandler+0x22>
 8001a32:	4b6b      	ldr	r3, [pc, #428]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	2204      	movs	r2, #4
 8001a38:	4013      	ands	r3, r2
 8001a3a:	2b04      	cmp	r3, #4
 8001a3c:	d10f      	bne.n	8001a5e <HAL_FLASH_IRQHandler+0x42>
  {
    /* Return the faulty address */
    addresstmp = pFlash.Address;
 8001a3e:	4b69      	ldr	r3, [pc, #420]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	607b      	str	r3, [r7, #4]
    /* Reset address */
    pFlash.Address = 0xFFFFFFFFU;
 8001a44:	4b67      	ldr	r3, [pc, #412]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001a46:	2201      	movs	r2, #1
 8001a48:	4252      	negs	r2, r2
 8001a4a:	609a      	str	r2, [r3, #8]
  
    /* Save the Error code */
    FLASH_SetErrorCode();
 8001a4c:	f000 f8fa 	bl	8001c44 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	0018      	movs	r0, r3
 8001a54:	f000 f8d2 	bl	8001bfc <HAL_FLASH_OperationErrorCallback>

    /* Stop the procedure ongoing */
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001a58:	4b62      	ldr	r3, [pc, #392]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	701a      	strb	r2, [r3, #0]
  }

  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001a5e:	4b60      	ldr	r3, [pc, #384]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	2220      	movs	r2, #32
 8001a64:	4013      	ands	r3, r2
 8001a66:	2b20      	cmp	r3, #32
 8001a68:	d000      	beq.n	8001a6c <HAL_FLASH_IRQHandler+0x50>
 8001a6a:	e0a1      	b.n	8001bb0 <HAL_FLASH_IRQHandler+0x194>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001a6c:	4b5c      	ldr	r3, [pc, #368]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001a6e:	2220      	movs	r2, #32
 8001a70:	60da      	str	r2, [r3, #12]
    
    /* Process can continue only if no error detected */
    if(pFlash.ProcedureOnGoing != FLASH_PROC_NONE)
 8001a72:	4b5c      	ldr	r3, [pc, #368]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d100      	bne.n	8001a7e <HAL_FLASH_IRQHandler+0x62>
 8001a7c:	e098      	b.n	8001bb0 <HAL_FLASH_IRQHandler+0x194>
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_PAGEERASE)
 8001a7e:	4b59      	ldr	r3, [pc, #356]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d132      	bne.n	8001aee <HAL_FLASH_IRQHandler+0xd2>
      {
        /* Nb of pages to erased can be decreased */
        pFlash.DataRemaining--;
 8001a88:	4b56      	ldr	r3, [pc, #344]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	1e5a      	subs	r2, r3, #1
 8001a8e:	4b55      	ldr	r3, [pc, #340]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001a90:	605a      	str	r2, [r3, #4]

        /* Check if there are still pages to erase */
        if(pFlash.DataRemaining != 0U)
 8001a92:	4b54      	ldr	r3, [pc, #336]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d01b      	beq.n	8001ad2 <HAL_FLASH_IRQHandler+0xb6>
        {
          addresstmp = pFlash.Address;
 8001a9a:	4b52      	ldr	r3, [pc, #328]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	607b      	str	r3, [r7, #4]
          /*Indicate user which sector has been erased */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	0018      	movs	r0, r3
 8001aa4:	f000 f8a2 	bl	8001bec <HAL_FLASH_EndOfOperationCallback>

          /*Increment sector number*/
          addresstmp = pFlash.Address + FLASH_PAGE_SIZE;
 8001aa8:	4b4e      	ldr	r3, [pc, #312]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	2280      	movs	r2, #128	; 0x80
 8001aae:	0112      	lsls	r2, r2, #4
 8001ab0:	4694      	mov	ip, r2
 8001ab2:	4463      	add	r3, ip
 8001ab4:	607b      	str	r3, [r7, #4]
          pFlash.Address = addresstmp;
 8001ab6:	4b4b      	ldr	r3, [pc, #300]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	609a      	str	r2, [r3, #8]

          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001abc:	4b48      	ldr	r3, [pc, #288]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001abe:	691a      	ldr	r2, [r3, #16]
 8001ac0:	4b47      	ldr	r3, [pc, #284]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001ac2:	2102      	movs	r1, #2
 8001ac4:	438a      	bics	r2, r1
 8001ac6:	611a      	str	r2, [r3, #16]

          FLASH_PageErase(addresstmp);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	0018      	movs	r0, r3
 8001acc:	f000 f8ea 	bl	8001ca4 <FLASH_PageErase>
 8001ad0:	e06e      	b.n	8001bb0 <HAL_FLASH_IRQHandler+0x194>
        }
        else
        {
          /* No more pages to Erase, user callback can be called. */
          /* Reset Sector and stop Erase pages procedure */
          pFlash.Address = addresstmp = 0xFFFFFFFFU;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	425b      	negs	r3, r3
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	4b42      	ldr	r3, [pc, #264]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001ade:	4b41      	ldr	r3, [pc, #260]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(addresstmp);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	0018      	movs	r0, r3
 8001ae8:	f000 f880 	bl	8001bec <HAL_FLASH_EndOfOperationCallback>
 8001aec:	e060      	b.n	8001bb0 <HAL_FLASH_IRQHandler+0x194>
        }
      }
      else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8001aee:	4b3d      	ldr	r3, [pc, #244]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d10c      	bne.n	8001b12 <HAL_FLASH_IRQHandler+0xf6>
      {
        /* Operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001af8:	4b39      	ldr	r3, [pc, #228]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001afa:	691a      	ldr	r2, [r3, #16]
 8001afc:	4b38      	ldr	r3, [pc, #224]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001afe:	2104      	movs	r1, #4
 8001b00:	438a      	bics	r2, r1
 8001b02:	611a      	str	r2, [r3, #16]

          /* MassErase ended. Return the selected bank */
          /* FLASH EOP interrupt user callback */
          HAL_FLASH_EndOfOperationCallback(0);
 8001b04:	2000      	movs	r0, #0
 8001b06:	f000 f871 	bl	8001bec <HAL_FLASH_EndOfOperationCallback>

          /* Stop Mass Erase procedure*/
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001b0a:	4b36      	ldr	r3, [pc, #216]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	701a      	strb	r2, [r3, #0]
 8001b10:	e04e      	b.n	8001bb0 <HAL_FLASH_IRQHandler+0x194>
        }
      else
      {
        /* Nb of 16-bit data to program can be decreased */
        pFlash.DataRemaining--;
 8001b12:	4b34      	ldr	r3, [pc, #208]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	1e5a      	subs	r2, r3, #1
 8001b18:	4b32      	ldr	r3, [pc, #200]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b1a:	605a      	str	r2, [r3, #4]
        
        /* Check if there are still 16-bit data to program */
        if(pFlash.DataRemaining != 0U)
 8001b1c:	4b31      	ldr	r3, [pc, #196]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d021      	beq.n	8001b68 <HAL_FLASH_IRQHandler+0x14c>
        {
          /* Increment address to 16-bit */
          pFlash.Address += 2;
 8001b24:	4b2f      	ldr	r3, [pc, #188]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	1c9a      	adds	r2, r3, #2
 8001b2a:	4b2e      	ldr	r3, [pc, #184]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b2c:	609a      	str	r2, [r3, #8]
          addresstmp = pFlash.Address;
 8001b2e:	4b2d      	ldr	r3, [pc, #180]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	607b      	str	r3, [r7, #4]
          
          /* Shift to have next 16-bit data */
          pFlash.Data = (pFlash.Data >> 16U);
 8001b34:	4b2b      	ldr	r3, [pc, #172]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b36:	691a      	ldr	r2, [r3, #16]
 8001b38:	695b      	ldr	r3, [r3, #20]
 8001b3a:	0419      	lsls	r1, r3, #16
 8001b3c:	0c14      	lsrs	r4, r2, #16
 8001b3e:	430c      	orrs	r4, r1
 8001b40:	0c1d      	lsrs	r5, r3, #16
 8001b42:	4b28      	ldr	r3, [pc, #160]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b44:	611c      	str	r4, [r3, #16]
 8001b46:	615d      	str	r5, [r3, #20]
          
          /* Operation is completed, disable the PG Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001b48:	4b25      	ldr	r3, [pc, #148]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001b4a:	691a      	ldr	r2, [r3, #16]
 8001b4c:	4b24      	ldr	r3, [pc, #144]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001b4e:	2101      	movs	r1, #1
 8001b50:	438a      	bics	r2, r1
 8001b52:	611a      	str	r2, [r3, #16]

          /*Program halfword (16-bit) at a specified address.*/
          FLASH_Program_HalfWord(addresstmp, (uint16_t)pFlash.Data);
 8001b54:	4b23      	ldr	r3, [pc, #140]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b56:	691a      	ldr	r2, [r3, #16]
 8001b58:	695b      	ldr	r3, [r3, #20]
 8001b5a:	b292      	uxth	r2, r2
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	0011      	movs	r1, r2
 8001b60:	0018      	movs	r0, r3
 8001b62:	f000 f853 	bl	8001c0c <FLASH_Program_HalfWord>
 8001b66:	e023      	b.n	8001bb0 <HAL_FLASH_IRQHandler+0x194>
        }
        else
        {
          /* Program ended. Return the selected address */
          /* FLASH EOP interrupt user callback */
          if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMHALFWORD)
 8001b68:	4b1e      	ldr	r3, [pc, #120]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	b2db      	uxtb	r3, r3
 8001b6e:	2b03      	cmp	r3, #3
 8001b70:	d105      	bne.n	8001b7e <HAL_FLASH_IRQHandler+0x162>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8001b72:	4b1c      	ldr	r3, [pc, #112]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	0018      	movs	r0, r3
 8001b78:	f000 f838 	bl	8001bec <HAL_FLASH_EndOfOperationCallback>
 8001b7c:	e011      	b.n	8001ba2 <HAL_FLASH_IRQHandler+0x186>
          }
          else if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAMWORD)
 8001b7e:	4b19      	ldr	r3, [pc, #100]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	2b04      	cmp	r3, #4
 8001b86:	d106      	bne.n	8001b96 <HAL_FLASH_IRQHandler+0x17a>
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 2U);
 8001b88:	4b16      	ldr	r3, [pc, #88]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	3b02      	subs	r3, #2
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f000 f82c 	bl	8001bec <HAL_FLASH_EndOfOperationCallback>
 8001b94:	e005      	b.n	8001ba2 <HAL_FLASH_IRQHandler+0x186>
          }
          else 
          {
            HAL_FLASH_EndOfOperationCallback(pFlash.Address - 6U);
 8001b96:	4b13      	ldr	r3, [pc, #76]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001b98:	689b      	ldr	r3, [r3, #8]
 8001b9a:	3b06      	subs	r3, #6
 8001b9c:	0018      	movs	r0, r3
 8001b9e:	f000 f825 	bl	8001bec <HAL_FLASH_EndOfOperationCallback>
          }
        
          /* Reset Address and stop Program procedure */
          pFlash.Address = 0xFFFFFFFFU;
 8001ba2:	4b10      	ldr	r3, [pc, #64]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	4252      	negs	r2, r2
 8001ba8:	609a      	str	r2, [r3, #8]
          pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8001baa:	4b0e      	ldr	r3, [pc, #56]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	701a      	strb	r2, [r3, #0]
      }
    }
  }
  

  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8001bb0:	4b0c      	ldr	r3, [pc, #48]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d10e      	bne.n	8001bd8 <HAL_FLASH_IRQHandler+0x1bc>
  {
    /* Operation is completed, disable the PG, PER and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_PER | FLASH_CR_MER));
 8001bba:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001bbc:	691a      	ldr	r2, [r3, #16]
 8001bbe:	4b08      	ldr	r3, [pc, #32]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001bc0:	2107      	movs	r1, #7
 8001bc2:	438a      	bics	r2, r1
 8001bc4:	611a      	str	r2, [r3, #16]

    /* Disable End of FLASH Operation and Error source interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_ERR);
 8001bc6:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001bc8:	691a      	ldr	r2, [r3, #16]
 8001bca:	4b05      	ldr	r3, [pc, #20]	; (8001be0 <HAL_FLASH_IRQHandler+0x1c4>)
 8001bcc:	4906      	ldr	r1, [pc, #24]	; (8001be8 <HAL_FLASH_IRQHandler+0x1cc>)
 8001bce:	400a      	ands	r2, r1
 8001bd0:	611a      	str	r2, [r3, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8001bd2:	4b04      	ldr	r3, [pc, #16]	; (8001be4 <HAL_FLASH_IRQHandler+0x1c8>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	761a      	strb	r2, [r3, #24]
  }
}
 8001bd8:	46c0      	nop			; (mov r8, r8)
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	b002      	add	sp, #8
 8001bde:	bdb0      	pop	{r4, r5, r7, pc}
 8001be0:	40022000 	.word	0x40022000
 8001be4:	200001c8 	.word	0x200001c8
 8001be8:	ffffebff 	.word	0xffffebff

08001bec <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8001bf4:	46c0      	nop			; (mov r8, r8)
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	b002      	add	sp, #8
 8001bfa:	bd80      	pop	{r7, pc}

08001bfc <HAL_FLASH_OperationErrorCallback>:
  *                 - Pages Erase: Address of the page which returned an error
  *                 - Program: Address which was selected for data program
  * @retval none
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 8001c04:	46c0      	nop			; (mov r8, r8)
 8001c06:	46bd      	mov	sp, r7
 8001c08:	b002      	add	sp, #8
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	000a      	movs	r2, r1
 8001c16:	1cbb      	adds	r3, r7, #2
 8001c18:	801a      	strh	r2, [r3, #0]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001c1a:	4b08      	ldr	r3, [pc, #32]	; (8001c3c <FLASH_Program_HalfWord+0x30>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001c20:	4b07      	ldr	r3, [pc, #28]	; (8001c40 <FLASH_Program_HalfWord+0x34>)
 8001c22:	691a      	ldr	r2, [r3, #16]
 8001c24:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <FLASH_Program_HalfWord+0x34>)
 8001c26:	2101      	movs	r1, #1
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	611a      	str	r2, [r3, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	1cba      	adds	r2, r7, #2
 8001c30:	8812      	ldrh	r2, [r2, #0]
 8001c32:	801a      	strh	r2, [r3, #0]
}
 8001c34:	46c0      	nop			; (mov r8, r8)
 8001c36:	46bd      	mov	sp, r7
 8001c38:	b002      	add	sp, #8
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	200001c8 	.word	0x200001c8
 8001c40:	40022000 	.word	0x40022000

08001c44 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001c4e:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <FLASH_SetErrorCode+0x58>)
 8001c50:	68db      	ldr	r3, [r3, #12]
 8001c52:	2210      	movs	r2, #16
 8001c54:	4013      	ands	r3, r2
 8001c56:	2b10      	cmp	r3, #16
 8001c58:	d109      	bne.n	8001c6e <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001c5a:	4b11      	ldr	r3, [pc, #68]	; (8001ca0 <FLASH_SetErrorCode+0x5c>)
 8001c5c:	69db      	ldr	r3, [r3, #28]
 8001c5e:	2202      	movs	r2, #2
 8001c60:	431a      	orrs	r2, r3
 8001c62:	4b0f      	ldr	r3, [pc, #60]	; (8001ca0 <FLASH_SetErrorCode+0x5c>)
 8001c64:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_WRPERR;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2210      	movs	r2, #16
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001c6e:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <FLASH_SetErrorCode+0x58>)
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	2204      	movs	r2, #4
 8001c74:	4013      	ands	r3, r2
 8001c76:	2b04      	cmp	r3, #4
 8001c78:	d109      	bne.n	8001c8e <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001c7a:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <FLASH_SetErrorCode+0x5c>)
 8001c7c:	69db      	ldr	r3, [r3, #28]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	431a      	orrs	r2, r3
 8001c82:	4b07      	ldr	r3, [pc, #28]	; (8001ca0 <FLASH_SetErrorCode+0x5c>)
 8001c84:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_PGERR;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2204      	movs	r2, #4
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001c8e:	4b03      	ldr	r3, [pc, #12]	; (8001c9c <FLASH_SetErrorCode+0x58>)
 8001c90:	687a      	ldr	r2, [r7, #4]
 8001c92:	60da      	str	r2, [r3, #12]
}  
 8001c94:	46c0      	nop			; (mov r8, r8)
 8001c96:	46bd      	mov	sp, r7
 8001c98:	b002      	add	sp, #8
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	40022000 	.word	0x40022000
 8001ca0:	200001c8 	.word	0x200001c8

08001ca4 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001cac:	4b0a      	ldr	r3, [pc, #40]	; (8001cd8 <FLASH_PageErase+0x34>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001cb2:	4b0a      	ldr	r3, [pc, #40]	; (8001cdc <FLASH_PageErase+0x38>)
 8001cb4:	691a      	ldr	r2, [r3, #16]
 8001cb6:	4b09      	ldr	r3, [pc, #36]	; (8001cdc <FLASH_PageErase+0x38>)
 8001cb8:	2102      	movs	r1, #2
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001cbe:	4b07      	ldr	r3, [pc, #28]	; (8001cdc <FLASH_PageErase+0x38>)
 8001cc0:	687a      	ldr	r2, [r7, #4]
 8001cc2:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001cc4:	4b05      	ldr	r3, [pc, #20]	; (8001cdc <FLASH_PageErase+0x38>)
 8001cc6:	691a      	ldr	r2, [r3, #16]
 8001cc8:	4b04      	ldr	r3, [pc, #16]	; (8001cdc <FLASH_PageErase+0x38>)
 8001cca:	2140      	movs	r1, #64	; 0x40
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	611a      	str	r2, [r3, #16]
}
 8001cd0:	46c0      	nop			; (mov r8, r8)
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	b002      	add	sp, #8
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	200001c8 	.word	0x200001c8
 8001cdc:	40022000 	.word	0x40022000

08001ce0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b086      	sub	sp, #24
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cee:	e14f      	b.n	8001f90 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2101      	movs	r1, #1
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	4091      	lsls	r1, r2
 8001cfa:	000a      	movs	r2, r1
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d100      	bne.n	8001d08 <HAL_GPIO_Init+0x28>
 8001d06:	e140      	b.n	8001f8a <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	2203      	movs	r2, #3
 8001d0e:	4013      	ands	r3, r2
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d005      	beq.n	8001d20 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	2203      	movs	r2, #3
 8001d1a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d1c:	2b02      	cmp	r3, #2
 8001d1e:	d130      	bne.n	8001d82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	689b      	ldr	r3, [r3, #8]
 8001d24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	005b      	lsls	r3, r3, #1
 8001d2a:	2203      	movs	r2, #3
 8001d2c:	409a      	lsls	r2, r3
 8001d2e:	0013      	movs	r3, r2
 8001d30:	43da      	mvns	r2, r3
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	4013      	ands	r3, r2
 8001d36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	68da      	ldr	r2, [r3, #12]
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	409a      	lsls	r2, r3
 8001d42:	0013      	movs	r3, r2
 8001d44:	693a      	ldr	r2, [r7, #16]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d56:	2201      	movs	r2, #1
 8001d58:	697b      	ldr	r3, [r7, #20]
 8001d5a:	409a      	lsls	r2, r3
 8001d5c:	0013      	movs	r3, r2
 8001d5e:	43da      	mvns	r2, r3
 8001d60:	693b      	ldr	r3, [r7, #16]
 8001d62:	4013      	ands	r3, r2
 8001d64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	091b      	lsrs	r3, r3, #4
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	401a      	ands	r2, r3
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	409a      	lsls	r2, r3
 8001d74:	0013      	movs	r3, r2
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	2203      	movs	r2, #3
 8001d88:	4013      	ands	r3, r2
 8001d8a:	2b03      	cmp	r3, #3
 8001d8c:	d017      	beq.n	8001dbe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	005b      	lsls	r3, r3, #1
 8001d98:	2203      	movs	r2, #3
 8001d9a:	409a      	lsls	r2, r3
 8001d9c:	0013      	movs	r3, r2
 8001d9e:	43da      	mvns	r2, r3
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	4013      	ands	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	689a      	ldr	r2, [r3, #8]
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	409a      	lsls	r2, r3
 8001db0:	0013      	movs	r3, r2
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	693a      	ldr	r2, [r7, #16]
 8001dbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	2203      	movs	r2, #3
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	2b02      	cmp	r3, #2
 8001dc8:	d123      	bne.n	8001e12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	08da      	lsrs	r2, r3, #3
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	3208      	adds	r2, #8
 8001dd2:	0092      	lsls	r2, r2, #2
 8001dd4:	58d3      	ldr	r3, [r2, r3]
 8001dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	2207      	movs	r2, #7
 8001ddc:	4013      	ands	r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	220f      	movs	r2, #15
 8001de2:	409a      	lsls	r2, r3
 8001de4:	0013      	movs	r3, r2
 8001de6:	43da      	mvns	r2, r3
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	4013      	ands	r3, r2
 8001dec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	691a      	ldr	r2, [r3, #16]
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	2107      	movs	r1, #7
 8001df6:	400b      	ands	r3, r1
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	409a      	lsls	r2, r3
 8001dfc:	0013      	movs	r3, r2
 8001dfe:	693a      	ldr	r2, [r7, #16]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	08da      	lsrs	r2, r3, #3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	3208      	adds	r2, #8
 8001e0c:	0092      	lsls	r2, r2, #2
 8001e0e:	6939      	ldr	r1, [r7, #16]
 8001e10:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	2203      	movs	r2, #3
 8001e1e:	409a      	lsls	r2, r3
 8001e20:	0013      	movs	r3, r2
 8001e22:	43da      	mvns	r2, r3
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	4013      	ands	r3, r2
 8001e28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	2203      	movs	r2, #3
 8001e30:	401a      	ands	r2, r3
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	409a      	lsls	r2, r3
 8001e38:	0013      	movs	r3, r2
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685a      	ldr	r2, [r3, #4]
 8001e4a:	23c0      	movs	r3, #192	; 0xc0
 8001e4c:	029b      	lsls	r3, r3, #10
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d100      	bne.n	8001e54 <HAL_GPIO_Init+0x174>
 8001e52:	e09a      	b.n	8001f8a <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e54:	4b54      	ldr	r3, [pc, #336]	; (8001fa8 <HAL_GPIO_Init+0x2c8>)
 8001e56:	699a      	ldr	r2, [r3, #24]
 8001e58:	4b53      	ldr	r3, [pc, #332]	; (8001fa8 <HAL_GPIO_Init+0x2c8>)
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	619a      	str	r2, [r3, #24]
 8001e60:	4b51      	ldr	r3, [pc, #324]	; (8001fa8 <HAL_GPIO_Init+0x2c8>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	2201      	movs	r2, #1
 8001e66:	4013      	ands	r3, r2
 8001e68:	60bb      	str	r3, [r7, #8]
 8001e6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e6c:	4a4f      	ldr	r2, [pc, #316]	; (8001fac <HAL_GPIO_Init+0x2cc>)
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	089b      	lsrs	r3, r3, #2
 8001e72:	3302      	adds	r3, #2
 8001e74:	009b      	lsls	r3, r3, #2
 8001e76:	589b      	ldr	r3, [r3, r2]
 8001e78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	2203      	movs	r2, #3
 8001e7e:	4013      	ands	r3, r2
 8001e80:	009b      	lsls	r3, r3, #2
 8001e82:	220f      	movs	r2, #15
 8001e84:	409a      	lsls	r2, r3
 8001e86:	0013      	movs	r3, r2
 8001e88:	43da      	mvns	r2, r3
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	2390      	movs	r3, #144	; 0x90
 8001e94:	05db      	lsls	r3, r3, #23
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d013      	beq.n	8001ec2 <HAL_GPIO_Init+0x1e2>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a44      	ldr	r2, [pc, #272]	; (8001fb0 <HAL_GPIO_Init+0x2d0>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d00d      	beq.n	8001ebe <HAL_GPIO_Init+0x1de>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a43      	ldr	r2, [pc, #268]	; (8001fb4 <HAL_GPIO_Init+0x2d4>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d007      	beq.n	8001eba <HAL_GPIO_Init+0x1da>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a42      	ldr	r2, [pc, #264]	; (8001fb8 <HAL_GPIO_Init+0x2d8>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d101      	bne.n	8001eb6 <HAL_GPIO_Init+0x1d6>
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e006      	b.n	8001ec4 <HAL_GPIO_Init+0x1e4>
 8001eb6:	2305      	movs	r3, #5
 8001eb8:	e004      	b.n	8001ec4 <HAL_GPIO_Init+0x1e4>
 8001eba:	2302      	movs	r3, #2
 8001ebc:	e002      	b.n	8001ec4 <HAL_GPIO_Init+0x1e4>
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e000      	b.n	8001ec4 <HAL_GPIO_Init+0x1e4>
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	697a      	ldr	r2, [r7, #20]
 8001ec6:	2103      	movs	r1, #3
 8001ec8:	400a      	ands	r2, r1
 8001eca:	0092      	lsls	r2, r2, #2
 8001ecc:	4093      	lsls	r3, r2
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ed4:	4935      	ldr	r1, [pc, #212]	; (8001fac <HAL_GPIO_Init+0x2cc>)
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	089b      	lsrs	r3, r3, #2
 8001eda:	3302      	adds	r3, #2
 8001edc:	009b      	lsls	r3, r3, #2
 8001ede:	693a      	ldr	r2, [r7, #16]
 8001ee0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ee2:	4b36      	ldr	r3, [pc, #216]	; (8001fbc <HAL_GPIO_Init+0x2dc>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	43da      	mvns	r2, r3
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685a      	ldr	r2, [r3, #4]
 8001ef6:	2380      	movs	r3, #128	; 0x80
 8001ef8:	025b      	lsls	r3, r3, #9
 8001efa:	4013      	ands	r3, r2
 8001efc:	d003      	beq.n	8001f06 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f06:	4b2d      	ldr	r3, [pc, #180]	; (8001fbc <HAL_GPIO_Init+0x2dc>)
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001f0c:	4b2b      	ldr	r3, [pc, #172]	; (8001fbc <HAL_GPIO_Init+0x2dc>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	43da      	mvns	r2, r3
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685a      	ldr	r2, [r3, #4]
 8001f20:	2380      	movs	r3, #128	; 0x80
 8001f22:	029b      	lsls	r3, r3, #10
 8001f24:	4013      	ands	r3, r2
 8001f26:	d003      	beq.n	8001f30 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001f30:	4b22      	ldr	r3, [pc, #136]	; (8001fbc <HAL_GPIO_Init+0x2dc>)
 8001f32:	693a      	ldr	r2, [r7, #16]
 8001f34:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f36:	4b21      	ldr	r3, [pc, #132]	; (8001fbc <HAL_GPIO_Init+0x2dc>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	43da      	mvns	r2, r3
 8001f40:	693b      	ldr	r3, [r7, #16]
 8001f42:	4013      	ands	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685a      	ldr	r2, [r3, #4]
 8001f4a:	2380      	movs	r3, #128	; 0x80
 8001f4c:	035b      	lsls	r3, r3, #13
 8001f4e:	4013      	ands	r3, r2
 8001f50:	d003      	beq.n	8001f5a <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001f52:	693a      	ldr	r2, [r7, #16]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001f5a:	4b18      	ldr	r3, [pc, #96]	; (8001fbc <HAL_GPIO_Init+0x2dc>)
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001f60:	4b16      	ldr	r3, [pc, #88]	; (8001fbc <HAL_GPIO_Init+0x2dc>)
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	43da      	mvns	r2, r3
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685a      	ldr	r2, [r3, #4]
 8001f74:	2380      	movs	r3, #128	; 0x80
 8001f76:	039b      	lsls	r3, r3, #14
 8001f78:	4013      	ands	r3, r2
 8001f7a:	d003      	beq.n	8001f84 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001f84:	4b0d      	ldr	r3, [pc, #52]	; (8001fbc <HAL_GPIO_Init+0x2dc>)
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	3301      	adds	r3, #1
 8001f8e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	40da      	lsrs	r2, r3
 8001f98:	1e13      	subs	r3, r2, #0
 8001f9a:	d000      	beq.n	8001f9e <HAL_GPIO_Init+0x2be>
 8001f9c:	e6a8      	b.n	8001cf0 <HAL_GPIO_Init+0x10>
  } 
}
 8001f9e:	46c0      	nop			; (mov r8, r8)
 8001fa0:	46c0      	nop			; (mov r8, r8)
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	b006      	add	sp, #24
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	40010000 	.word	0x40010000
 8001fb0:	48000400 	.word	0x48000400
 8001fb4:	48000800 	.word	0x48000800
 8001fb8:	48000c00 	.word	0x48000c00
 8001fbc:	40010400 	.word	0x40010400

08001fc0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b084      	sub	sp, #16
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	000a      	movs	r2, r1
 8001fca:	1cbb      	adds	r3, r7, #2
 8001fcc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	1cba      	adds	r2, r7, #2
 8001fd4:	8812      	ldrh	r2, [r2, #0]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	d004      	beq.n	8001fe4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001fda:	230f      	movs	r3, #15
 8001fdc:	18fb      	adds	r3, r7, r3
 8001fde:	2201      	movs	r2, #1
 8001fe0:	701a      	strb	r2, [r3, #0]
 8001fe2:	e003      	b.n	8001fec <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fe4:	230f      	movs	r3, #15
 8001fe6:	18fb      	adds	r3, r7, r3
 8001fe8:	2200      	movs	r2, #0
 8001fea:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001fec:	230f      	movs	r3, #15
 8001fee:	18fb      	adds	r3, r7, r3
 8001ff0:	781b      	ldrb	r3, [r3, #0]
  }
 8001ff2:	0018      	movs	r0, r3
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	b004      	add	sp, #16
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
 8002002:	0008      	movs	r0, r1
 8002004:	0011      	movs	r1, r2
 8002006:	1cbb      	adds	r3, r7, #2
 8002008:	1c02      	adds	r2, r0, #0
 800200a:	801a      	strh	r2, [r3, #0]
 800200c:	1c7b      	adds	r3, r7, #1
 800200e:	1c0a      	adds	r2, r1, #0
 8002010:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002012:	1c7b      	adds	r3, r7, #1
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d004      	beq.n	8002024 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800201a:	1cbb      	adds	r3, r7, #2
 800201c:	881a      	ldrh	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002022:	e003      	b.n	800202c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002024:	1cbb      	adds	r3, r7, #2
 8002026:	881a      	ldrh	r2, [r3, #0]
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800202c:	46c0      	nop			; (mov r8, r8)
 800202e:	46bd      	mov	sp, r7
 8002030:	b002      	add	sp, #8
 8002032:	bd80      	pop	{r7, pc}

08002034 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	0002      	movs	r2, r0
 800203c:	1dbb      	adds	r3, r7, #6
 800203e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002040:	4b09      	ldr	r3, [pc, #36]	; (8002068 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002042:	695b      	ldr	r3, [r3, #20]
 8002044:	1dba      	adds	r2, r7, #6
 8002046:	8812      	ldrh	r2, [r2, #0]
 8002048:	4013      	ands	r3, r2
 800204a:	d008      	beq.n	800205e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800204c:	4b06      	ldr	r3, [pc, #24]	; (8002068 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800204e:	1dba      	adds	r2, r7, #6
 8002050:	8812      	ldrh	r2, [r2, #0]
 8002052:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002054:	1dbb      	adds	r3, r7, #6
 8002056:	881b      	ldrh	r3, [r3, #0]
 8002058:	0018      	movs	r0, r3
 800205a:	f7fe fb33 	bl	80006c4 <HAL_GPIO_EXTI_Callback>
  }
}
 800205e:	46c0      	nop			; (mov r8, r8)
 8002060:	46bd      	mov	sp, r7
 8002062:	b002      	add	sp, #8
 8002064:	bd80      	pop	{r7, pc}
 8002066:	46c0      	nop			; (mov r8, r8)
 8002068:	40010400 	.word	0x40010400

0800206c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b088      	sub	sp, #32
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2b00      	cmp	r3, #0
 8002078:	d101      	bne.n	800207e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e305      	b.n	800268a <HAL_RCC_OscConfig+0x61e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2201      	movs	r2, #1
 8002084:	4013      	ands	r3, r2
 8002086:	d100      	bne.n	800208a <HAL_RCC_OscConfig+0x1e>
 8002088:	e08d      	b.n	80021a6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800208a:	4bc5      	ldr	r3, [pc, #788]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	220c      	movs	r2, #12
 8002090:	4013      	ands	r3, r2
 8002092:	2b04      	cmp	r3, #4
 8002094:	d00e      	beq.n	80020b4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002096:	4bc2      	ldr	r3, [pc, #776]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	220c      	movs	r2, #12
 800209c:	4013      	ands	r3, r2
 800209e:	2b08      	cmp	r3, #8
 80020a0:	d116      	bne.n	80020d0 <HAL_RCC_OscConfig+0x64>
 80020a2:	4bbf      	ldr	r3, [pc, #764]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80020a4:	685a      	ldr	r2, [r3, #4]
 80020a6:	23c0      	movs	r3, #192	; 0xc0
 80020a8:	025b      	lsls	r3, r3, #9
 80020aa:	401a      	ands	r2, r3
 80020ac:	2380      	movs	r3, #128	; 0x80
 80020ae:	025b      	lsls	r3, r3, #9
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d10d      	bne.n	80020d0 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020b4:	4bba      	ldr	r3, [pc, #744]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	2380      	movs	r3, #128	; 0x80
 80020ba:	029b      	lsls	r3, r3, #10
 80020bc:	4013      	ands	r3, r2
 80020be:	d100      	bne.n	80020c2 <HAL_RCC_OscConfig+0x56>
 80020c0:	e070      	b.n	80021a4 <HAL_RCC_OscConfig+0x138>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d000      	beq.n	80020cc <HAL_RCC_OscConfig+0x60>
 80020ca:	e06b      	b.n	80021a4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	e2dc      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d107      	bne.n	80020e8 <HAL_RCC_OscConfig+0x7c>
 80020d8:	4bb1      	ldr	r3, [pc, #708]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	4bb0      	ldr	r3, [pc, #704]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80020de:	2180      	movs	r1, #128	; 0x80
 80020e0:	0249      	lsls	r1, r1, #9
 80020e2:	430a      	orrs	r2, r1
 80020e4:	601a      	str	r2, [r3, #0]
 80020e6:	e02f      	b.n	8002148 <HAL_RCC_OscConfig+0xdc>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d10c      	bne.n	800210a <HAL_RCC_OscConfig+0x9e>
 80020f0:	4bab      	ldr	r3, [pc, #684]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	4baa      	ldr	r3, [pc, #680]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80020f6:	49ab      	ldr	r1, [pc, #684]	; (80023a4 <HAL_RCC_OscConfig+0x338>)
 80020f8:	400a      	ands	r2, r1
 80020fa:	601a      	str	r2, [r3, #0]
 80020fc:	4ba8      	ldr	r3, [pc, #672]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	4ba7      	ldr	r3, [pc, #668]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002102:	49a9      	ldr	r1, [pc, #676]	; (80023a8 <HAL_RCC_OscConfig+0x33c>)
 8002104:	400a      	ands	r2, r1
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	e01e      	b.n	8002148 <HAL_RCC_OscConfig+0xdc>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b05      	cmp	r3, #5
 8002110:	d10e      	bne.n	8002130 <HAL_RCC_OscConfig+0xc4>
 8002112:	4ba3      	ldr	r3, [pc, #652]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	4ba2      	ldr	r3, [pc, #648]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002118:	2180      	movs	r1, #128	; 0x80
 800211a:	02c9      	lsls	r1, r1, #11
 800211c:	430a      	orrs	r2, r1
 800211e:	601a      	str	r2, [r3, #0]
 8002120:	4b9f      	ldr	r3, [pc, #636]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	4b9e      	ldr	r3, [pc, #632]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002126:	2180      	movs	r1, #128	; 0x80
 8002128:	0249      	lsls	r1, r1, #9
 800212a:	430a      	orrs	r2, r1
 800212c:	601a      	str	r2, [r3, #0]
 800212e:	e00b      	b.n	8002148 <HAL_RCC_OscConfig+0xdc>
 8002130:	4b9b      	ldr	r3, [pc, #620]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	4b9a      	ldr	r3, [pc, #616]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002136:	499b      	ldr	r1, [pc, #620]	; (80023a4 <HAL_RCC_OscConfig+0x338>)
 8002138:	400a      	ands	r2, r1
 800213a:	601a      	str	r2, [r3, #0]
 800213c:	4b98      	ldr	r3, [pc, #608]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	4b97      	ldr	r3, [pc, #604]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002142:	4999      	ldr	r1, [pc, #612]	; (80023a8 <HAL_RCC_OscConfig+0x33c>)
 8002144:	400a      	ands	r2, r1
 8002146:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	685b      	ldr	r3, [r3, #4]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d014      	beq.n	800217a <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002150:	f7fe fe56 	bl	8000e00 <HAL_GetTick>
 8002154:	0003      	movs	r3, r0
 8002156:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002158:	e008      	b.n	800216c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800215a:	f7fe fe51 	bl	8000e00 <HAL_GetTick>
 800215e:	0002      	movs	r2, r0
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	1ad3      	subs	r3, r2, r3
 8002164:	2b64      	cmp	r3, #100	; 0x64
 8002166:	d901      	bls.n	800216c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8002168:	2303      	movs	r3, #3
 800216a:	e28e      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800216c:	4b8c      	ldr	r3, [pc, #560]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	2380      	movs	r3, #128	; 0x80
 8002172:	029b      	lsls	r3, r3, #10
 8002174:	4013      	ands	r3, r2
 8002176:	d0f0      	beq.n	800215a <HAL_RCC_OscConfig+0xee>
 8002178:	e015      	b.n	80021a6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217a:	f7fe fe41 	bl	8000e00 <HAL_GetTick>
 800217e:	0003      	movs	r3, r0
 8002180:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002182:	e008      	b.n	8002196 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002184:	f7fe fe3c 	bl	8000e00 <HAL_GetTick>
 8002188:	0002      	movs	r2, r0
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	1ad3      	subs	r3, r2, r3
 800218e:	2b64      	cmp	r3, #100	; 0x64
 8002190:	d901      	bls.n	8002196 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8002192:	2303      	movs	r3, #3
 8002194:	e279      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002196:	4b82      	ldr	r3, [pc, #520]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	2380      	movs	r3, #128	; 0x80
 800219c:	029b      	lsls	r3, r3, #10
 800219e:	4013      	ands	r3, r2
 80021a0:	d1f0      	bne.n	8002184 <HAL_RCC_OscConfig+0x118>
 80021a2:	e000      	b.n	80021a6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021a4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2202      	movs	r2, #2
 80021ac:	4013      	ands	r3, r2
 80021ae:	d100      	bne.n	80021b2 <HAL_RCC_OscConfig+0x146>
 80021b0:	e06c      	b.n	800228c <HAL_RCC_OscConfig+0x220>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80021b2:	4b7b      	ldr	r3, [pc, #492]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	220c      	movs	r2, #12
 80021b8:	4013      	ands	r3, r2
 80021ba:	d00e      	beq.n	80021da <HAL_RCC_OscConfig+0x16e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80021bc:	4b78      	ldr	r3, [pc, #480]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	220c      	movs	r2, #12
 80021c2:	4013      	ands	r3, r2
 80021c4:	2b08      	cmp	r3, #8
 80021c6:	d11f      	bne.n	8002208 <HAL_RCC_OscConfig+0x19c>
 80021c8:	4b75      	ldr	r3, [pc, #468]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80021ca:	685a      	ldr	r2, [r3, #4]
 80021cc:	23c0      	movs	r3, #192	; 0xc0
 80021ce:	025b      	lsls	r3, r3, #9
 80021d0:	401a      	ands	r2, r3
 80021d2:	2380      	movs	r3, #128	; 0x80
 80021d4:	021b      	lsls	r3, r3, #8
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d116      	bne.n	8002208 <HAL_RCC_OscConfig+0x19c>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021da:	4b71      	ldr	r3, [pc, #452]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2202      	movs	r2, #2
 80021e0:	4013      	ands	r3, r2
 80021e2:	d005      	beq.n	80021f0 <HAL_RCC_OscConfig+0x184>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d001      	beq.n	80021f0 <HAL_RCC_OscConfig+0x184>
      {
        return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e24c      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021f0:	4b6b      	ldr	r3, [pc, #428]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	22f8      	movs	r2, #248	; 0xf8
 80021f6:	4393      	bics	r3, r2
 80021f8:	0019      	movs	r1, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	00da      	lsls	r2, r3, #3
 8002200:	4b67      	ldr	r3, [pc, #412]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002202:	430a      	orrs	r2, r1
 8002204:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002206:	e041      	b.n	800228c <HAL_RCC_OscConfig+0x220>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d024      	beq.n	800225a <HAL_RCC_OscConfig+0x1ee>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002210:	4b63      	ldr	r3, [pc, #396]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	4b62      	ldr	r3, [pc, #392]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002216:	2101      	movs	r1, #1
 8002218:	430a      	orrs	r2, r1
 800221a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221c:	f7fe fdf0 	bl	8000e00 <HAL_GetTick>
 8002220:	0003      	movs	r3, r0
 8002222:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002224:	e008      	b.n	8002238 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002226:	f7fe fdeb 	bl	8000e00 <HAL_GetTick>
 800222a:	0002      	movs	r2, r0
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	1ad3      	subs	r3, r2, r3
 8002230:	2b02      	cmp	r3, #2
 8002232:	d901      	bls.n	8002238 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002234:	2303      	movs	r3, #3
 8002236:	e228      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002238:	4b59      	ldr	r3, [pc, #356]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	2202      	movs	r2, #2
 800223e:	4013      	ands	r3, r2
 8002240:	d0f1      	beq.n	8002226 <HAL_RCC_OscConfig+0x1ba>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002242:	4b57      	ldr	r3, [pc, #348]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	22f8      	movs	r2, #248	; 0xf8
 8002248:	4393      	bics	r3, r2
 800224a:	0019      	movs	r1, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	691b      	ldr	r3, [r3, #16]
 8002250:	00da      	lsls	r2, r3, #3
 8002252:	4b53      	ldr	r3, [pc, #332]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002254:	430a      	orrs	r2, r1
 8002256:	601a      	str	r2, [r3, #0]
 8002258:	e018      	b.n	800228c <HAL_RCC_OscConfig+0x220>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800225a:	4b51      	ldr	r3, [pc, #324]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	4b50      	ldr	r3, [pc, #320]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002260:	2101      	movs	r1, #1
 8002262:	438a      	bics	r2, r1
 8002264:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002266:	f7fe fdcb 	bl	8000e00 <HAL_GetTick>
 800226a:	0003      	movs	r3, r0
 800226c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800226e:	e008      	b.n	8002282 <HAL_RCC_OscConfig+0x216>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002270:	f7fe fdc6 	bl	8000e00 <HAL_GetTick>
 8002274:	0002      	movs	r2, r0
 8002276:	69bb      	ldr	r3, [r7, #24]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b02      	cmp	r3, #2
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x216>
          {
            return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e203      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002282:	4b47      	ldr	r3, [pc, #284]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2202      	movs	r2, #2
 8002288:	4013      	ands	r3, r2
 800228a:	d1f1      	bne.n	8002270 <HAL_RCC_OscConfig+0x204>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2208      	movs	r2, #8
 8002292:	4013      	ands	r3, r2
 8002294:	d036      	beq.n	8002304 <HAL_RCC_OscConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d019      	beq.n	80022d2 <HAL_RCC_OscConfig+0x266>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800229e:	4b40      	ldr	r3, [pc, #256]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80022a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022a2:	4b3f      	ldr	r3, [pc, #252]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80022a4:	2101      	movs	r1, #1
 80022a6:	430a      	orrs	r2, r1
 80022a8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022aa:	f7fe fda9 	bl	8000e00 <HAL_GetTick>
 80022ae:	0003      	movs	r3, r0
 80022b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022b2:	e008      	b.n	80022c6 <HAL_RCC_OscConfig+0x25a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022b4:	f7fe fda4 	bl	8000e00 <HAL_GetTick>
 80022b8:	0002      	movs	r2, r0
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e1e1      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022c6:	4b36      	ldr	r3, [pc, #216]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80022c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ca:	2202      	movs	r2, #2
 80022cc:	4013      	ands	r3, r2
 80022ce:	d0f1      	beq.n	80022b4 <HAL_RCC_OscConfig+0x248>
 80022d0:	e018      	b.n	8002304 <HAL_RCC_OscConfig+0x298>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022d2:	4b33      	ldr	r3, [pc, #204]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80022d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022d6:	4b32      	ldr	r3, [pc, #200]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80022d8:	2101      	movs	r1, #1
 80022da:	438a      	bics	r2, r1
 80022dc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022de:	f7fe fd8f 	bl	8000e00 <HAL_GetTick>
 80022e2:	0003      	movs	r3, r0
 80022e4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022e6:	e008      	b.n	80022fa <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022e8:	f7fe fd8a 	bl	8000e00 <HAL_GetTick>
 80022ec:	0002      	movs	r2, r0
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e1c7      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022fa:	4b29      	ldr	r3, [pc, #164]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 80022fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fe:	2202      	movs	r2, #2
 8002300:	4013      	ands	r3, r2
 8002302:	d1f1      	bne.n	80022e8 <HAL_RCC_OscConfig+0x27c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2204      	movs	r2, #4
 800230a:	4013      	ands	r3, r2
 800230c:	d100      	bne.n	8002310 <HAL_RCC_OscConfig+0x2a4>
 800230e:	e0b5      	b.n	800247c <HAL_RCC_OscConfig+0x410>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002310:	201f      	movs	r0, #31
 8002312:	183b      	adds	r3, r7, r0
 8002314:	2200      	movs	r2, #0
 8002316:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002318:	4b21      	ldr	r3, [pc, #132]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 800231a:	69da      	ldr	r2, [r3, #28]
 800231c:	2380      	movs	r3, #128	; 0x80
 800231e:	055b      	lsls	r3, r3, #21
 8002320:	4013      	ands	r3, r2
 8002322:	d110      	bne.n	8002346 <HAL_RCC_OscConfig+0x2da>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002324:	4b1e      	ldr	r3, [pc, #120]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002326:	69da      	ldr	r2, [r3, #28]
 8002328:	4b1d      	ldr	r3, [pc, #116]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 800232a:	2180      	movs	r1, #128	; 0x80
 800232c:	0549      	lsls	r1, r1, #21
 800232e:	430a      	orrs	r2, r1
 8002330:	61da      	str	r2, [r3, #28]
 8002332:	4b1b      	ldr	r3, [pc, #108]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002334:	69da      	ldr	r2, [r3, #28]
 8002336:	2380      	movs	r3, #128	; 0x80
 8002338:	055b      	lsls	r3, r3, #21
 800233a:	4013      	ands	r3, r2
 800233c:	60fb      	str	r3, [r7, #12]
 800233e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002340:	183b      	adds	r3, r7, r0
 8002342:	2201      	movs	r2, #1
 8002344:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002346:	4b19      	ldr	r3, [pc, #100]	; (80023ac <HAL_RCC_OscConfig+0x340>)
 8002348:	681a      	ldr	r2, [r3, #0]
 800234a:	2380      	movs	r3, #128	; 0x80
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	4013      	ands	r3, r2
 8002350:	d11a      	bne.n	8002388 <HAL_RCC_OscConfig+0x31c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002352:	4b16      	ldr	r3, [pc, #88]	; (80023ac <HAL_RCC_OscConfig+0x340>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	4b15      	ldr	r3, [pc, #84]	; (80023ac <HAL_RCC_OscConfig+0x340>)
 8002358:	2180      	movs	r1, #128	; 0x80
 800235a:	0049      	lsls	r1, r1, #1
 800235c:	430a      	orrs	r2, r1
 800235e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002360:	f7fe fd4e 	bl	8000e00 <HAL_GetTick>
 8002364:	0003      	movs	r3, r0
 8002366:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002368:	e008      	b.n	800237c <HAL_RCC_OscConfig+0x310>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800236a:	f7fe fd49 	bl	8000e00 <HAL_GetTick>
 800236e:	0002      	movs	r2, r0
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	2b64      	cmp	r3, #100	; 0x64
 8002376:	d901      	bls.n	800237c <HAL_RCC_OscConfig+0x310>
        {
          return HAL_TIMEOUT;
 8002378:	2303      	movs	r3, #3
 800237a:	e186      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800237c:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <HAL_RCC_OscConfig+0x340>)
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	2380      	movs	r3, #128	; 0x80
 8002382:	005b      	lsls	r3, r3, #1
 8002384:	4013      	ands	r3, r2
 8002386:	d0f0      	beq.n	800236a <HAL_RCC_OscConfig+0x2fe>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	2b01      	cmp	r3, #1
 800238e:	d10f      	bne.n	80023b0 <HAL_RCC_OscConfig+0x344>
 8002390:	4b03      	ldr	r3, [pc, #12]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002392:	6a1a      	ldr	r2, [r3, #32]
 8002394:	4b02      	ldr	r3, [pc, #8]	; (80023a0 <HAL_RCC_OscConfig+0x334>)
 8002396:	2101      	movs	r1, #1
 8002398:	430a      	orrs	r2, r1
 800239a:	621a      	str	r2, [r3, #32]
 800239c:	e036      	b.n	800240c <HAL_RCC_OscConfig+0x3a0>
 800239e:	46c0      	nop			; (mov r8, r8)
 80023a0:	40021000 	.word	0x40021000
 80023a4:	fffeffff 	.word	0xfffeffff
 80023a8:	fffbffff 	.word	0xfffbffff
 80023ac:	40007000 	.word	0x40007000
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d10c      	bne.n	80023d2 <HAL_RCC_OscConfig+0x366>
 80023b8:	4bb6      	ldr	r3, [pc, #728]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80023ba:	6a1a      	ldr	r2, [r3, #32]
 80023bc:	4bb5      	ldr	r3, [pc, #724]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80023be:	2101      	movs	r1, #1
 80023c0:	438a      	bics	r2, r1
 80023c2:	621a      	str	r2, [r3, #32]
 80023c4:	4bb3      	ldr	r3, [pc, #716]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80023c6:	6a1a      	ldr	r2, [r3, #32]
 80023c8:	4bb2      	ldr	r3, [pc, #712]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80023ca:	2104      	movs	r1, #4
 80023cc:	438a      	bics	r2, r1
 80023ce:	621a      	str	r2, [r3, #32]
 80023d0:	e01c      	b.n	800240c <HAL_RCC_OscConfig+0x3a0>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	2b05      	cmp	r3, #5
 80023d8:	d10c      	bne.n	80023f4 <HAL_RCC_OscConfig+0x388>
 80023da:	4bae      	ldr	r3, [pc, #696]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80023dc:	6a1a      	ldr	r2, [r3, #32]
 80023de:	4bad      	ldr	r3, [pc, #692]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80023e0:	2104      	movs	r1, #4
 80023e2:	430a      	orrs	r2, r1
 80023e4:	621a      	str	r2, [r3, #32]
 80023e6:	4bab      	ldr	r3, [pc, #684]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80023e8:	6a1a      	ldr	r2, [r3, #32]
 80023ea:	4baa      	ldr	r3, [pc, #680]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80023ec:	2101      	movs	r1, #1
 80023ee:	430a      	orrs	r2, r1
 80023f0:	621a      	str	r2, [r3, #32]
 80023f2:	e00b      	b.n	800240c <HAL_RCC_OscConfig+0x3a0>
 80023f4:	4ba7      	ldr	r3, [pc, #668]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80023f6:	6a1a      	ldr	r2, [r3, #32]
 80023f8:	4ba6      	ldr	r3, [pc, #664]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80023fa:	2101      	movs	r1, #1
 80023fc:	438a      	bics	r2, r1
 80023fe:	621a      	str	r2, [r3, #32]
 8002400:	4ba4      	ldr	r3, [pc, #656]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002402:	6a1a      	ldr	r2, [r3, #32]
 8002404:	4ba3      	ldr	r3, [pc, #652]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002406:	2104      	movs	r1, #4
 8002408:	438a      	bics	r2, r1
 800240a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d014      	beq.n	800243e <HAL_RCC_OscConfig+0x3d2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002414:	f7fe fcf4 	bl	8000e00 <HAL_GetTick>
 8002418:	0003      	movs	r3, r0
 800241a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800241c:	e009      	b.n	8002432 <HAL_RCC_OscConfig+0x3c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800241e:	f7fe fcef 	bl	8000e00 <HAL_GetTick>
 8002422:	0002      	movs	r2, r0
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	4a9b      	ldr	r2, [pc, #620]	; (8002698 <HAL_RCC_OscConfig+0x62c>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d901      	bls.n	8002432 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e12b      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002432:	4b98      	ldr	r3, [pc, #608]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	2202      	movs	r2, #2
 8002438:	4013      	ands	r3, r2
 800243a:	d0f0      	beq.n	800241e <HAL_RCC_OscConfig+0x3b2>
 800243c:	e013      	b.n	8002466 <HAL_RCC_OscConfig+0x3fa>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800243e:	f7fe fcdf 	bl	8000e00 <HAL_GetTick>
 8002442:	0003      	movs	r3, r0
 8002444:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002446:	e009      	b.n	800245c <HAL_RCC_OscConfig+0x3f0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002448:	f7fe fcda 	bl	8000e00 <HAL_GetTick>
 800244c:	0002      	movs	r2, r0
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	4a91      	ldr	r2, [pc, #580]	; (8002698 <HAL_RCC_OscConfig+0x62c>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d901      	bls.n	800245c <HAL_RCC_OscConfig+0x3f0>
        {
          return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e116      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800245c:	4b8d      	ldr	r3, [pc, #564]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 800245e:	6a1b      	ldr	r3, [r3, #32]
 8002460:	2202      	movs	r2, #2
 8002462:	4013      	ands	r3, r2
 8002464:	d1f0      	bne.n	8002448 <HAL_RCC_OscConfig+0x3dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002466:	231f      	movs	r3, #31
 8002468:	18fb      	adds	r3, r7, r3
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	2b01      	cmp	r3, #1
 800246e:	d105      	bne.n	800247c <HAL_RCC_OscConfig+0x410>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002470:	4b88      	ldr	r3, [pc, #544]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002472:	69da      	ldr	r2, [r3, #28]
 8002474:	4b87      	ldr	r3, [pc, #540]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002476:	4989      	ldr	r1, [pc, #548]	; (800269c <HAL_RCC_OscConfig+0x630>)
 8002478:	400a      	ands	r2, r1
 800247a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2210      	movs	r2, #16
 8002482:	4013      	ands	r3, r2
 8002484:	d063      	beq.n	800254e <HAL_RCC_OscConfig+0x4e2>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	695b      	ldr	r3, [r3, #20]
 800248a:	2b01      	cmp	r3, #1
 800248c:	d12a      	bne.n	80024e4 <HAL_RCC_OscConfig+0x478>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800248e:	4b81      	ldr	r3, [pc, #516]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002490:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002492:	4b80      	ldr	r3, [pc, #512]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002494:	2104      	movs	r1, #4
 8002496:	430a      	orrs	r2, r1
 8002498:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800249a:	4b7e      	ldr	r3, [pc, #504]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 800249c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800249e:	4b7d      	ldr	r3, [pc, #500]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80024a0:	2101      	movs	r1, #1
 80024a2:	430a      	orrs	r2, r1
 80024a4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024a6:	f7fe fcab 	bl	8000e00 <HAL_GetTick>
 80024aa:	0003      	movs	r3, r0
 80024ac:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_OscConfig+0x456>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80024b0:	f7fe fca6 	bl	8000e00 <HAL_GetTick>
 80024b4:	0002      	movs	r2, r0
 80024b6:	69bb      	ldr	r3, [r7, #24]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x456>
        {
          return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e0e3      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80024c2:	4b74      	ldr	r3, [pc, #464]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80024c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024c6:	2202      	movs	r2, #2
 80024c8:	4013      	ands	r3, r2
 80024ca:	d0f1      	beq.n	80024b0 <HAL_RCC_OscConfig+0x444>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80024cc:	4b71      	ldr	r3, [pc, #452]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80024ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024d0:	22f8      	movs	r2, #248	; 0xf8
 80024d2:	4393      	bics	r3, r2
 80024d4:	0019      	movs	r1, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	699b      	ldr	r3, [r3, #24]
 80024da:	00da      	lsls	r2, r3, #3
 80024dc:	4b6d      	ldr	r3, [pc, #436]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80024de:	430a      	orrs	r2, r1
 80024e0:	635a      	str	r2, [r3, #52]	; 0x34
 80024e2:	e034      	b.n	800254e <HAL_RCC_OscConfig+0x4e2>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	695b      	ldr	r3, [r3, #20]
 80024e8:	3305      	adds	r3, #5
 80024ea:	d111      	bne.n	8002510 <HAL_RCC_OscConfig+0x4a4>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80024ec:	4b69      	ldr	r3, [pc, #420]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80024ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024f0:	4b68      	ldr	r3, [pc, #416]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80024f2:	2104      	movs	r1, #4
 80024f4:	438a      	bics	r2, r1
 80024f6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80024f8:	4b66      	ldr	r3, [pc, #408]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80024fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80024fc:	22f8      	movs	r2, #248	; 0xf8
 80024fe:	4393      	bics	r3, r2
 8002500:	0019      	movs	r1, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	699b      	ldr	r3, [r3, #24]
 8002506:	00da      	lsls	r2, r3, #3
 8002508:	4b62      	ldr	r3, [pc, #392]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 800250a:	430a      	orrs	r2, r1
 800250c:	635a      	str	r2, [r3, #52]	; 0x34
 800250e:	e01e      	b.n	800254e <HAL_RCC_OscConfig+0x4e2>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002510:	4b60      	ldr	r3, [pc, #384]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002512:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002514:	4b5f      	ldr	r3, [pc, #380]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002516:	2104      	movs	r1, #4
 8002518:	430a      	orrs	r2, r1
 800251a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800251c:	4b5d      	ldr	r3, [pc, #372]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 800251e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002520:	4b5c      	ldr	r3, [pc, #368]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002522:	2101      	movs	r1, #1
 8002524:	438a      	bics	r2, r1
 8002526:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002528:	f7fe fc6a 	bl	8000e00 <HAL_GetTick>
 800252c:	0003      	movs	r3, r0
 800252e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002530:	e008      	b.n	8002544 <HAL_RCC_OscConfig+0x4d8>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002532:	f7fe fc65 	bl	8000e00 <HAL_GetTick>
 8002536:	0002      	movs	r2, r0
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	1ad3      	subs	r3, r2, r3
 800253c:	2b02      	cmp	r3, #2
 800253e:	d901      	bls.n	8002544 <HAL_RCC_OscConfig+0x4d8>
        {
          return HAL_TIMEOUT;
 8002540:	2303      	movs	r3, #3
 8002542:	e0a2      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002544:	4b53      	ldr	r3, [pc, #332]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002546:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002548:	2202      	movs	r2, #2
 800254a:	4013      	ands	r3, r2
 800254c:	d1f1      	bne.n	8002532 <HAL_RCC_OscConfig+0x4c6>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a1b      	ldr	r3, [r3, #32]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d100      	bne.n	8002558 <HAL_RCC_OscConfig+0x4ec>
 8002556:	e097      	b.n	8002688 <HAL_RCC_OscConfig+0x61c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002558:	4b4e      	ldr	r3, [pc, #312]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	220c      	movs	r2, #12
 800255e:	4013      	ands	r3, r2
 8002560:	2b08      	cmp	r3, #8
 8002562:	d100      	bne.n	8002566 <HAL_RCC_OscConfig+0x4fa>
 8002564:	e06b      	b.n	800263e <HAL_RCC_OscConfig+0x5d2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a1b      	ldr	r3, [r3, #32]
 800256a:	2b02      	cmp	r3, #2
 800256c:	d14c      	bne.n	8002608 <HAL_RCC_OscConfig+0x59c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800256e:	4b49      	ldr	r3, [pc, #292]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	4b48      	ldr	r3, [pc, #288]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002574:	494a      	ldr	r1, [pc, #296]	; (80026a0 <HAL_RCC_OscConfig+0x634>)
 8002576:	400a      	ands	r2, r1
 8002578:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257a:	f7fe fc41 	bl	8000e00 <HAL_GetTick>
 800257e:	0003      	movs	r3, r0
 8002580:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002582:	e008      	b.n	8002596 <HAL_RCC_OscConfig+0x52a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002584:	f7fe fc3c 	bl	8000e00 <HAL_GetTick>
 8002588:	0002      	movs	r2, r0
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	1ad3      	subs	r3, r2, r3
 800258e:	2b02      	cmp	r3, #2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_OscConfig+0x52a>
          {
            return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e079      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002596:	4b3f      	ldr	r3, [pc, #252]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	2380      	movs	r3, #128	; 0x80
 800259c:	049b      	lsls	r3, r3, #18
 800259e:	4013      	ands	r3, r2
 80025a0:	d1f0      	bne.n	8002584 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025a2:	4b3c      	ldr	r3, [pc, #240]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80025a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a6:	220f      	movs	r2, #15
 80025a8:	4393      	bics	r3, r2
 80025aa:	0019      	movs	r1, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025b0:	4b38      	ldr	r3, [pc, #224]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80025b2:	430a      	orrs	r2, r1
 80025b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80025b6:	4b37      	ldr	r3, [pc, #220]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	4a3a      	ldr	r2, [pc, #232]	; (80026a4 <HAL_RCC_OscConfig+0x638>)
 80025bc:	4013      	ands	r3, r2
 80025be:	0019      	movs	r1, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c8:	431a      	orrs	r2, r3
 80025ca:	4b32      	ldr	r3, [pc, #200]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80025cc:	430a      	orrs	r2, r1
 80025ce:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025d0:	4b30      	ldr	r3, [pc, #192]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	4b2f      	ldr	r3, [pc, #188]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80025d6:	2180      	movs	r1, #128	; 0x80
 80025d8:	0449      	lsls	r1, r1, #17
 80025da:	430a      	orrs	r2, r1
 80025dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025de:	f7fe fc0f 	bl	8000e00 <HAL_GetTick>
 80025e2:	0003      	movs	r3, r0
 80025e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025e6:	e008      	b.n	80025fa <HAL_RCC_OscConfig+0x58e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025e8:	f7fe fc0a 	bl	8000e00 <HAL_GetTick>
 80025ec:	0002      	movs	r2, r0
 80025ee:	69bb      	ldr	r3, [r7, #24]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_OscConfig+0x58e>
          {
            return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e047      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025fa:	4b26      	ldr	r3, [pc, #152]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 80025fc:	681a      	ldr	r2, [r3, #0]
 80025fe:	2380      	movs	r3, #128	; 0x80
 8002600:	049b      	lsls	r3, r3, #18
 8002602:	4013      	ands	r3, r2
 8002604:	d0f0      	beq.n	80025e8 <HAL_RCC_OscConfig+0x57c>
 8002606:	e03f      	b.n	8002688 <HAL_RCC_OscConfig+0x61c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002608:	4b22      	ldr	r3, [pc, #136]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	4b21      	ldr	r3, [pc, #132]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 800260e:	4924      	ldr	r1, [pc, #144]	; (80026a0 <HAL_RCC_OscConfig+0x634>)
 8002610:	400a      	ands	r2, r1
 8002612:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002614:	f7fe fbf4 	bl	8000e00 <HAL_GetTick>
 8002618:	0003      	movs	r3, r0
 800261a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800261c:	e008      	b.n	8002630 <HAL_RCC_OscConfig+0x5c4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800261e:	f7fe fbef 	bl	8000e00 <HAL_GetTick>
 8002622:	0002      	movs	r2, r0
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	2b02      	cmp	r3, #2
 800262a:	d901      	bls.n	8002630 <HAL_RCC_OscConfig+0x5c4>
          {
            return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e02c      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002630:	4b18      	ldr	r3, [pc, #96]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	2380      	movs	r3, #128	; 0x80
 8002636:	049b      	lsls	r3, r3, #18
 8002638:	4013      	ands	r3, r2
 800263a:	d1f0      	bne.n	800261e <HAL_RCC_OscConfig+0x5b2>
 800263c:	e024      	b.n	8002688 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a1b      	ldr	r3, [r3, #32]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d101      	bne.n	800264a <HAL_RCC_OscConfig+0x5de>
      {
        return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e01f      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800264a:	4b12      	ldr	r3, [pc, #72]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002650:	4b10      	ldr	r3, [pc, #64]	; (8002694 <HAL_RCC_OscConfig+0x628>)
 8002652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002654:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	23c0      	movs	r3, #192	; 0xc0
 800265a:	025b      	lsls	r3, r3, #9
 800265c:	401a      	ands	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002662:	429a      	cmp	r2, r3
 8002664:	d10e      	bne.n	8002684 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	220f      	movs	r2, #15
 800266a:	401a      	ands	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002670:	429a      	cmp	r2, r3
 8002672:	d107      	bne.n	8002684 <HAL_RCC_OscConfig+0x618>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002674:	697a      	ldr	r2, [r7, #20]
 8002676:	23f0      	movs	r3, #240	; 0xf0
 8002678:	039b      	lsls	r3, r3, #14
 800267a:	401a      	ands	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002680:	429a      	cmp	r2, r3
 8002682:	d001      	beq.n	8002688 <HAL_RCC_OscConfig+0x61c>
        {
          return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e000      	b.n	800268a <HAL_RCC_OscConfig+0x61e>
        }
      }
    }
  }

  return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	0018      	movs	r0, r3
 800268c:	46bd      	mov	sp, r7
 800268e:	b008      	add	sp, #32
 8002690:	bd80      	pop	{r7, pc}
 8002692:	46c0      	nop			; (mov r8, r8)
 8002694:	40021000 	.word	0x40021000
 8002698:	00001388 	.word	0x00001388
 800269c:	efffffff 	.word	0xefffffff
 80026a0:	feffffff 	.word	0xfeffffff
 80026a4:	ffc27fff 	.word	0xffc27fff

080026a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b084      	sub	sp, #16
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d101      	bne.n	80026bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e0b3      	b.n	8002824 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026bc:	4b5b      	ldr	r3, [pc, #364]	; (800282c <HAL_RCC_ClockConfig+0x184>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2201      	movs	r2, #1
 80026c2:	4013      	ands	r3, r2
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d911      	bls.n	80026ee <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026ca:	4b58      	ldr	r3, [pc, #352]	; (800282c <HAL_RCC_ClockConfig+0x184>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2201      	movs	r2, #1
 80026d0:	4393      	bics	r3, r2
 80026d2:	0019      	movs	r1, r3
 80026d4:	4b55      	ldr	r3, [pc, #340]	; (800282c <HAL_RCC_ClockConfig+0x184>)
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	430a      	orrs	r2, r1
 80026da:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026dc:	4b53      	ldr	r3, [pc, #332]	; (800282c <HAL_RCC_ClockConfig+0x184>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2201      	movs	r2, #1
 80026e2:	4013      	ands	r3, r2
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d001      	beq.n	80026ee <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e09a      	b.n	8002824 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	2202      	movs	r2, #2
 80026f4:	4013      	ands	r3, r2
 80026f6:	d015      	beq.n	8002724 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2204      	movs	r2, #4
 80026fe:	4013      	ands	r3, r2
 8002700:	d006      	beq.n	8002710 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002702:	4b4b      	ldr	r3, [pc, #300]	; (8002830 <HAL_RCC_ClockConfig+0x188>)
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	4b4a      	ldr	r3, [pc, #296]	; (8002830 <HAL_RCC_ClockConfig+0x188>)
 8002708:	21e0      	movs	r1, #224	; 0xe0
 800270a:	00c9      	lsls	r1, r1, #3
 800270c:	430a      	orrs	r2, r1
 800270e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002710:	4b47      	ldr	r3, [pc, #284]	; (8002830 <HAL_RCC_ClockConfig+0x188>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	22f0      	movs	r2, #240	; 0xf0
 8002716:	4393      	bics	r3, r2
 8002718:	0019      	movs	r1, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	689a      	ldr	r2, [r3, #8]
 800271e:	4b44      	ldr	r3, [pc, #272]	; (8002830 <HAL_RCC_ClockConfig+0x188>)
 8002720:	430a      	orrs	r2, r1
 8002722:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2201      	movs	r2, #1
 800272a:	4013      	ands	r3, r2
 800272c:	d040      	beq.n	80027b0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d107      	bne.n	8002746 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002736:	4b3e      	ldr	r3, [pc, #248]	; (8002830 <HAL_RCC_ClockConfig+0x188>)
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	2380      	movs	r3, #128	; 0x80
 800273c:	029b      	lsls	r3, r3, #10
 800273e:	4013      	ands	r3, r2
 8002740:	d114      	bne.n	800276c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e06e      	b.n	8002824 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	2b02      	cmp	r3, #2
 800274c:	d107      	bne.n	800275e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800274e:	4b38      	ldr	r3, [pc, #224]	; (8002830 <HAL_RCC_ClockConfig+0x188>)
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	2380      	movs	r3, #128	; 0x80
 8002754:	049b      	lsls	r3, r3, #18
 8002756:	4013      	ands	r3, r2
 8002758:	d108      	bne.n	800276c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e062      	b.n	8002824 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800275e:	4b34      	ldr	r3, [pc, #208]	; (8002830 <HAL_RCC_ClockConfig+0x188>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	2202      	movs	r2, #2
 8002764:	4013      	ands	r3, r2
 8002766:	d101      	bne.n	800276c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e05b      	b.n	8002824 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800276c:	4b30      	ldr	r3, [pc, #192]	; (8002830 <HAL_RCC_ClockConfig+0x188>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	2203      	movs	r2, #3
 8002772:	4393      	bics	r3, r2
 8002774:	0019      	movs	r1, r3
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685a      	ldr	r2, [r3, #4]
 800277a:	4b2d      	ldr	r3, [pc, #180]	; (8002830 <HAL_RCC_ClockConfig+0x188>)
 800277c:	430a      	orrs	r2, r1
 800277e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002780:	f7fe fb3e 	bl	8000e00 <HAL_GetTick>
 8002784:	0003      	movs	r3, r0
 8002786:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002788:	e009      	b.n	800279e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800278a:	f7fe fb39 	bl	8000e00 <HAL_GetTick>
 800278e:	0002      	movs	r2, r0
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	1ad3      	subs	r3, r2, r3
 8002794:	4a27      	ldr	r2, [pc, #156]	; (8002834 <HAL_RCC_ClockConfig+0x18c>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d901      	bls.n	800279e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800279a:	2303      	movs	r3, #3
 800279c:	e042      	b.n	8002824 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800279e:	4b24      	ldr	r3, [pc, #144]	; (8002830 <HAL_RCC_ClockConfig+0x188>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	220c      	movs	r2, #12
 80027a4:	401a      	ands	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d1ec      	bne.n	800278a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027b0:	4b1e      	ldr	r3, [pc, #120]	; (800282c <HAL_RCC_ClockConfig+0x184>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2201      	movs	r2, #1
 80027b6:	4013      	ands	r3, r2
 80027b8:	683a      	ldr	r2, [r7, #0]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d211      	bcs.n	80027e2 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027be:	4b1b      	ldr	r3, [pc, #108]	; (800282c <HAL_RCC_ClockConfig+0x184>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2201      	movs	r2, #1
 80027c4:	4393      	bics	r3, r2
 80027c6:	0019      	movs	r1, r3
 80027c8:	4b18      	ldr	r3, [pc, #96]	; (800282c <HAL_RCC_ClockConfig+0x184>)
 80027ca:	683a      	ldr	r2, [r7, #0]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027d0:	4b16      	ldr	r3, [pc, #88]	; (800282c <HAL_RCC_ClockConfig+0x184>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2201      	movs	r2, #1
 80027d6:	4013      	ands	r3, r2
 80027d8:	683a      	ldr	r2, [r7, #0]
 80027da:	429a      	cmp	r2, r3
 80027dc:	d001      	beq.n	80027e2 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e020      	b.n	8002824 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	2204      	movs	r2, #4
 80027e8:	4013      	ands	r3, r2
 80027ea:	d009      	beq.n	8002800 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80027ec:	4b10      	ldr	r3, [pc, #64]	; (8002830 <HAL_RCC_ClockConfig+0x188>)
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	4a11      	ldr	r2, [pc, #68]	; (8002838 <HAL_RCC_ClockConfig+0x190>)
 80027f2:	4013      	ands	r3, r2
 80027f4:	0019      	movs	r1, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	68da      	ldr	r2, [r3, #12]
 80027fa:	4b0d      	ldr	r3, [pc, #52]	; (8002830 <HAL_RCC_ClockConfig+0x188>)
 80027fc:	430a      	orrs	r2, r1
 80027fe:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002800:	f000 f820 	bl	8002844 <HAL_RCC_GetSysClockFreq>
 8002804:	0001      	movs	r1, r0
 8002806:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <HAL_RCC_ClockConfig+0x188>)
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	091b      	lsrs	r3, r3, #4
 800280c:	220f      	movs	r2, #15
 800280e:	4013      	ands	r3, r2
 8002810:	4a0a      	ldr	r2, [pc, #40]	; (800283c <HAL_RCC_ClockConfig+0x194>)
 8002812:	5cd3      	ldrb	r3, [r2, r3]
 8002814:	000a      	movs	r2, r1
 8002816:	40da      	lsrs	r2, r3
 8002818:	4b09      	ldr	r3, [pc, #36]	; (8002840 <HAL_RCC_ClockConfig+0x198>)
 800281a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800281c:	2000      	movs	r0, #0
 800281e:	f7fe faa9 	bl	8000d74 <HAL_InitTick>
  
  return HAL_OK;
 8002822:	2300      	movs	r3, #0
}
 8002824:	0018      	movs	r0, r3
 8002826:	46bd      	mov	sp, r7
 8002828:	b004      	add	sp, #16
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40022000 	.word	0x40022000
 8002830:	40021000 	.word	0x40021000
 8002834:	00001388 	.word	0x00001388
 8002838:	fffff8ff 	.word	0xfffff8ff
 800283c:	08004374 	.word	0x08004374
 8002840:	20000000 	.word	0x20000000

08002844 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002844:	b590      	push	{r4, r7, lr}
 8002846:	b08f      	sub	sp, #60	; 0x3c
 8002848:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800284a:	2314      	movs	r3, #20
 800284c:	18fb      	adds	r3, r7, r3
 800284e:	4a2c      	ldr	r2, [pc, #176]	; (8002900 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002850:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002852:	c313      	stmia	r3!, {r0, r1, r4}
 8002854:	6812      	ldr	r2, [r2, #0]
 8002856:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002858:	1d3b      	adds	r3, r7, #4
 800285a:	4a2a      	ldr	r2, [pc, #168]	; (8002904 <HAL_RCC_GetSysClockFreq+0xc0>)
 800285c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800285e:	c313      	stmia	r3!, {r0, r1, r4}
 8002860:	6812      	ldr	r2, [r2, #0]
 8002862:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002864:	2300      	movs	r3, #0
 8002866:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002868:	2300      	movs	r3, #0
 800286a:	62bb      	str	r3, [r7, #40]	; 0x28
 800286c:	2300      	movs	r3, #0
 800286e:	637b      	str	r3, [r7, #52]	; 0x34
 8002870:	2300      	movs	r3, #0
 8002872:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002874:	2300      	movs	r3, #0
 8002876:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002878:	4b23      	ldr	r3, [pc, #140]	; (8002908 <HAL_RCC_GetSysClockFreq+0xc4>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800287e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002880:	220c      	movs	r2, #12
 8002882:	4013      	ands	r3, r2
 8002884:	2b04      	cmp	r3, #4
 8002886:	d002      	beq.n	800288e <HAL_RCC_GetSysClockFreq+0x4a>
 8002888:	2b08      	cmp	r3, #8
 800288a:	d003      	beq.n	8002894 <HAL_RCC_GetSysClockFreq+0x50>
 800288c:	e02f      	b.n	80028ee <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800288e:	4b1f      	ldr	r3, [pc, #124]	; (800290c <HAL_RCC_GetSysClockFreq+0xc8>)
 8002890:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002892:	e02f      	b.n	80028f4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002896:	0c9b      	lsrs	r3, r3, #18
 8002898:	220f      	movs	r2, #15
 800289a:	4013      	ands	r3, r2
 800289c:	2214      	movs	r2, #20
 800289e:	18ba      	adds	r2, r7, r2
 80028a0:	5cd3      	ldrb	r3, [r2, r3]
 80028a2:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80028a4:	4b18      	ldr	r3, [pc, #96]	; (8002908 <HAL_RCC_GetSysClockFreq+0xc4>)
 80028a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a8:	220f      	movs	r2, #15
 80028aa:	4013      	ands	r3, r2
 80028ac:	1d3a      	adds	r2, r7, #4
 80028ae:	5cd3      	ldrb	r3, [r2, r3]
 80028b0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80028b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028b4:	23c0      	movs	r3, #192	; 0xc0
 80028b6:	025b      	lsls	r3, r3, #9
 80028b8:	401a      	ands	r2, r3
 80028ba:	2380      	movs	r3, #128	; 0x80
 80028bc:	025b      	lsls	r3, r3, #9
 80028be:	429a      	cmp	r2, r3
 80028c0:	d109      	bne.n	80028d6 <HAL_RCC_GetSysClockFreq+0x92>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80028c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80028c4:	4811      	ldr	r0, [pc, #68]	; (800290c <HAL_RCC_GetSysClockFreq+0xc8>)
 80028c6:	f7fd fc1f 	bl	8000108 <__udivsi3>
 80028ca:	0003      	movs	r3, r0
 80028cc:	001a      	movs	r2, r3
 80028ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d0:	4353      	muls	r3, r2
 80028d2:	637b      	str	r3, [r7, #52]	; 0x34
 80028d4:	e008      	b.n	80028e8 <HAL_RCC_GetSysClockFreq+0xa4>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80028d6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80028d8:	480c      	ldr	r0, [pc, #48]	; (800290c <HAL_RCC_GetSysClockFreq+0xc8>)
 80028da:	f7fd fc15 	bl	8000108 <__udivsi3>
 80028de:	0003      	movs	r3, r0
 80028e0:	001a      	movs	r2, r3
 80028e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e4:	4353      	muls	r3, r2
 80028e6:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80028e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80028ec:	e002      	b.n	80028f4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028ee:	4b07      	ldr	r3, [pc, #28]	; (800290c <HAL_RCC_GetSysClockFreq+0xc8>)
 80028f0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80028f2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80028f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80028f6:	0018      	movs	r0, r3
 80028f8:	46bd      	mov	sp, r7
 80028fa:	b00f      	add	sp, #60	; 0x3c
 80028fc:	bd90      	pop	{r4, r7, pc}
 80028fe:	46c0      	nop			; (mov r8, r8)
 8002900:	08004354 	.word	0x08004354
 8002904:	08004364 	.word	0x08004364
 8002908:	40021000 	.word	0x40021000
 800290c:	007a1200 	.word	0x007a1200

08002910 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002914:	4b02      	ldr	r3, [pc, #8]	; (8002920 <HAL_RCC_GetHCLKFreq+0x10>)
 8002916:	681b      	ldr	r3, [r3, #0]
}
 8002918:	0018      	movs	r0, r3
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	46c0      	nop			; (mov r8, r8)
 8002920:	20000000 	.word	0x20000000

08002924 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002928:	f7ff fff2 	bl	8002910 <HAL_RCC_GetHCLKFreq>
 800292c:	0001      	movs	r1, r0
 800292e:	4b06      	ldr	r3, [pc, #24]	; (8002948 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	0a1b      	lsrs	r3, r3, #8
 8002934:	2207      	movs	r2, #7
 8002936:	4013      	ands	r3, r2
 8002938:	4a04      	ldr	r2, [pc, #16]	; (800294c <HAL_RCC_GetPCLK1Freq+0x28>)
 800293a:	5cd3      	ldrb	r3, [r2, r3]
 800293c:	40d9      	lsrs	r1, r3
 800293e:	000b      	movs	r3, r1
}    
 8002940:	0018      	movs	r0, r3
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	46c0      	nop			; (mov r8, r8)
 8002948:	40021000 	.word	0x40021000
 800294c:	08004384 	.word	0x08004384

08002950 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002958:	2300      	movs	r3, #0
 800295a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800295c:	2300      	movs	r3, #0
 800295e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	2380      	movs	r3, #128	; 0x80
 8002966:	025b      	lsls	r3, r3, #9
 8002968:	4013      	ands	r3, r2
 800296a:	d100      	bne.n	800296e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800296c:	e08e      	b.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800296e:	2017      	movs	r0, #23
 8002970:	183b      	adds	r3, r7, r0
 8002972:	2200      	movs	r2, #0
 8002974:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002976:	4b5f      	ldr	r3, [pc, #380]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002978:	69da      	ldr	r2, [r3, #28]
 800297a:	2380      	movs	r3, #128	; 0x80
 800297c:	055b      	lsls	r3, r3, #21
 800297e:	4013      	ands	r3, r2
 8002980:	d110      	bne.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002982:	4b5c      	ldr	r3, [pc, #368]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002984:	69da      	ldr	r2, [r3, #28]
 8002986:	4b5b      	ldr	r3, [pc, #364]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002988:	2180      	movs	r1, #128	; 0x80
 800298a:	0549      	lsls	r1, r1, #21
 800298c:	430a      	orrs	r2, r1
 800298e:	61da      	str	r2, [r3, #28]
 8002990:	4b58      	ldr	r3, [pc, #352]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002992:	69da      	ldr	r2, [r3, #28]
 8002994:	2380      	movs	r3, #128	; 0x80
 8002996:	055b      	lsls	r3, r3, #21
 8002998:	4013      	ands	r3, r2
 800299a:	60bb      	str	r3, [r7, #8]
 800299c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800299e:	183b      	adds	r3, r7, r0
 80029a0:	2201      	movs	r2, #1
 80029a2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029a4:	4b54      	ldr	r3, [pc, #336]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	2380      	movs	r3, #128	; 0x80
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	4013      	ands	r3, r2
 80029ae:	d11a      	bne.n	80029e6 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029b0:	4b51      	ldr	r3, [pc, #324]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	4b50      	ldr	r3, [pc, #320]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80029b6:	2180      	movs	r1, #128	; 0x80
 80029b8:	0049      	lsls	r1, r1, #1
 80029ba:	430a      	orrs	r2, r1
 80029bc:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029be:	f7fe fa1f 	bl	8000e00 <HAL_GetTick>
 80029c2:	0003      	movs	r3, r0
 80029c4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029c6:	e008      	b.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029c8:	f7fe fa1a 	bl	8000e00 <HAL_GetTick>
 80029cc:	0002      	movs	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b64      	cmp	r3, #100	; 0x64
 80029d4:	d901      	bls.n	80029da <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e087      	b.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029da:	4b47      	ldr	r3, [pc, #284]	; (8002af8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	2380      	movs	r3, #128	; 0x80
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	4013      	ands	r3, r2
 80029e4:	d0f0      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80029e6:	4b43      	ldr	r3, [pc, #268]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80029e8:	6a1a      	ldr	r2, [r3, #32]
 80029ea:	23c0      	movs	r3, #192	; 0xc0
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	4013      	ands	r3, r2
 80029f0:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d034      	beq.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x112>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	685a      	ldr	r2, [r3, #4]
 80029fc:	23c0      	movs	r3, #192	; 0xc0
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	4013      	ands	r3, r2
 8002a02:	68fa      	ldr	r2, [r7, #12]
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d02c      	beq.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a08:	4b3a      	ldr	r3, [pc, #232]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002a0a:	6a1b      	ldr	r3, [r3, #32]
 8002a0c:	4a3b      	ldr	r2, [pc, #236]	; (8002afc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a0e:	4013      	ands	r3, r2
 8002a10:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a12:	4b38      	ldr	r3, [pc, #224]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002a14:	6a1a      	ldr	r2, [r3, #32]
 8002a16:	4b37      	ldr	r3, [pc, #220]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002a18:	2180      	movs	r1, #128	; 0x80
 8002a1a:	0249      	lsls	r1, r1, #9
 8002a1c:	430a      	orrs	r2, r1
 8002a1e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a20:	4b34      	ldr	r3, [pc, #208]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002a22:	6a1a      	ldr	r2, [r3, #32]
 8002a24:	4b33      	ldr	r3, [pc, #204]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002a26:	4936      	ldr	r1, [pc, #216]	; (8002b00 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8002a28:	400a      	ands	r2, r1
 8002a2a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002a2c:	4b31      	ldr	r3, [pc, #196]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002a2e:	68fa      	ldr	r2, [r7, #12]
 8002a30:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2201      	movs	r2, #1
 8002a36:	4013      	ands	r3, r2
 8002a38:	d013      	beq.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a3a:	f7fe f9e1 	bl	8000e00 <HAL_GetTick>
 8002a3e:	0003      	movs	r3, r0
 8002a40:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a42:	e009      	b.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a44:	f7fe f9dc 	bl	8000e00 <HAL_GetTick>
 8002a48:	0002      	movs	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	4a2d      	ldr	r2, [pc, #180]	; (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d901      	bls.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e048      	b.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a58:	4b26      	ldr	r3, [pc, #152]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002a5a:	6a1b      	ldr	r3, [r3, #32]
 8002a5c:	2202      	movs	r2, #2
 8002a5e:	4013      	ands	r3, r2
 8002a60:	d0f0      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a62:	4b24      	ldr	r3, [pc, #144]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002a64:	6a1b      	ldr	r3, [r3, #32]
 8002a66:	4a25      	ldr	r2, [pc, #148]	; (8002afc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002a68:	4013      	ands	r3, r2
 8002a6a:	0019      	movs	r1, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685a      	ldr	r2, [r3, #4]
 8002a70:	4b20      	ldr	r3, [pc, #128]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002a72:	430a      	orrs	r2, r1
 8002a74:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a76:	2317      	movs	r3, #23
 8002a78:	18fb      	adds	r3, r7, r3
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d105      	bne.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a80:	4b1c      	ldr	r3, [pc, #112]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002a82:	69da      	ldr	r2, [r3, #28]
 8002a84:	4b1b      	ldr	r3, [pc, #108]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002a86:	4920      	ldr	r1, [pc, #128]	; (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002a88:	400a      	ands	r2, r1
 8002a8a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2201      	movs	r2, #1
 8002a92:	4013      	ands	r3, r2
 8002a94:	d009      	beq.n	8002aaa <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a96:	4b17      	ldr	r3, [pc, #92]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9a:	2203      	movs	r2, #3
 8002a9c:	4393      	bics	r3, r2
 8002a9e:	0019      	movs	r1, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689a      	ldr	r2, [r3, #8]
 8002aa4:	4b13      	ldr	r3, [pc, #76]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2220      	movs	r2, #32
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	d009      	beq.n	8002ac8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ab4:	4b0f      	ldr	r3, [pc, #60]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab8:	2210      	movs	r2, #16
 8002aba:	4393      	bics	r3, r2
 8002abc:	0019      	movs	r1, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	68da      	ldr	r2, [r3, #12]
 8002ac2:	4b0c      	ldr	r3, [pc, #48]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ac4:	430a      	orrs	r2, r1
 8002ac6:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	2380      	movs	r3, #128	; 0x80
 8002ace:	029b      	lsls	r3, r3, #10
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	d009      	beq.n	8002ae8 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002ad4:	4b07      	ldr	r3, [pc, #28]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ad6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad8:	2280      	movs	r2, #128	; 0x80
 8002ada:	4393      	bics	r3, r2
 8002adc:	0019      	movs	r1, r3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	691a      	ldr	r2, [r3, #16]
 8002ae2:	4b04      	ldr	r3, [pc, #16]	; (8002af4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	0018      	movs	r0, r3
 8002aec:	46bd      	mov	sp, r7
 8002aee:	b006      	add	sp, #24
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	46c0      	nop			; (mov r8, r8)
 8002af4:	40021000 	.word	0x40021000
 8002af8:	40007000 	.word	0x40007000
 8002afc:	fffffcff 	.word	0xfffffcff
 8002b00:	fffeffff 	.word	0xfffeffff
 8002b04:	00001388 	.word	0x00001388
 8002b08:	efffffff 	.word	0xefffffff

08002b0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e042      	b.n	8002ba4 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	223d      	movs	r2, #61	; 0x3d
 8002b22:	5c9b      	ldrb	r3, [r3, r2]
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d107      	bne.n	8002b3a <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	223c      	movs	r2, #60	; 0x3c
 8002b2e:	2100      	movs	r1, #0
 8002b30:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	0018      	movs	r0, r3
 8002b36:	f7fd ffab 	bl	8000a90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	223d      	movs	r2, #61	; 0x3d
 8002b3e:	2102      	movs	r1, #2
 8002b40:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	3304      	adds	r3, #4
 8002b4a:	0019      	movs	r1, r3
 8002b4c:	0010      	movs	r0, r2
 8002b4e:	f000 fab1 	bl	80030b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2246      	movs	r2, #70	; 0x46
 8002b56:	2101      	movs	r1, #1
 8002b58:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	223e      	movs	r2, #62	; 0x3e
 8002b5e:	2101      	movs	r1, #1
 8002b60:	5499      	strb	r1, [r3, r2]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	223f      	movs	r2, #63	; 0x3f
 8002b66:	2101      	movs	r1, #1
 8002b68:	5499      	strb	r1, [r3, r2]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2240      	movs	r2, #64	; 0x40
 8002b6e:	2101      	movs	r1, #1
 8002b70:	5499      	strb	r1, [r3, r2]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2241      	movs	r2, #65	; 0x41
 8002b76:	2101      	movs	r1, #1
 8002b78:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2242      	movs	r2, #66	; 0x42
 8002b7e:	2101      	movs	r1, #1
 8002b80:	5499      	strb	r1, [r3, r2]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2243      	movs	r2, #67	; 0x43
 8002b86:	2101      	movs	r1, #1
 8002b88:	5499      	strb	r1, [r3, r2]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2244      	movs	r2, #68	; 0x44
 8002b8e:	2101      	movs	r1, #1
 8002b90:	5499      	strb	r1, [r3, r2]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2245      	movs	r2, #69	; 0x45
 8002b96:	2101      	movs	r1, #1
 8002b98:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	223d      	movs	r2, #61	; 0x3d
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ba2:	2300      	movs	r3, #0
}
 8002ba4:	0018      	movs	r0, r3
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	b002      	add	sp, #8
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	223d      	movs	r2, #61	; 0x3d
 8002bb8:	5c9b      	ldrb	r3, [r3, r2]
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d001      	beq.n	8002bc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e035      	b.n	8002c30 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	223d      	movs	r2, #61	; 0x3d
 8002bc8:	2102      	movs	r1, #2
 8002bca:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68da      	ldr	r2, [r3, #12]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2101      	movs	r1, #1
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a15      	ldr	r2, [pc, #84]	; (8002c38 <HAL_TIM_Base_Start_IT+0x8c>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d009      	beq.n	8002bfa <HAL_TIM_Base_Start_IT+0x4e>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a14      	ldr	r2, [pc, #80]	; (8002c3c <HAL_TIM_Base_Start_IT+0x90>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d004      	beq.n	8002bfa <HAL_TIM_Base_Start_IT+0x4e>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a12      	ldr	r2, [pc, #72]	; (8002c40 <HAL_TIM_Base_Start_IT+0x94>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d111      	bne.n	8002c1e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	2207      	movs	r2, #7
 8002c02:	4013      	ands	r3, r2
 8002c04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2b06      	cmp	r3, #6
 8002c0a:	d010      	beq.n	8002c2e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2101      	movs	r1, #1
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c1c:	e007      	b.n	8002c2e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	2101      	movs	r1, #1
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	0018      	movs	r0, r3
 8002c32:	46bd      	mov	sp, r7
 8002c34:	b004      	add	sp, #16
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40012c00 	.word	0x40012c00
 8002c3c:	40000400 	.word	0x40000400
 8002c40:	40014000 	.word	0x40014000

08002c44 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	68da      	ldr	r2, [r3, #12]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2101      	movs	r1, #1
 8002c58:	438a      	bics	r2, r1
 8002c5a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	4a0d      	ldr	r2, [pc, #52]	; (8002c98 <HAL_TIM_Base_Stop_IT+0x54>)
 8002c64:	4013      	ands	r3, r2
 8002c66:	d10d      	bne.n	8002c84 <HAL_TIM_Base_Stop_IT+0x40>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6a1b      	ldr	r3, [r3, #32]
 8002c6e:	4a0b      	ldr	r2, [pc, #44]	; (8002c9c <HAL_TIM_Base_Stop_IT+0x58>)
 8002c70:	4013      	ands	r3, r2
 8002c72:	d107      	bne.n	8002c84 <HAL_TIM_Base_Stop_IT+0x40>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2101      	movs	r1, #1
 8002c80:	438a      	bics	r2, r1
 8002c82:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	223d      	movs	r2, #61	; 0x3d
 8002c88:	2101      	movs	r1, #1
 8002c8a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	0018      	movs	r0, r3
 8002c90:	46bd      	mov	sp, r7
 8002c92:	b002      	add	sp, #8
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	46c0      	nop			; (mov r8, r8)
 8002c98:	00001111 	.word	0x00001111
 8002c9c:	00000444 	.word	0x00000444

08002ca0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	691b      	ldr	r3, [r3, #16]
 8002cae:	2202      	movs	r2, #2
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d124      	bne.n	8002d00 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	2202      	movs	r2, #2
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d11d      	bne.n	8002d00 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2203      	movs	r2, #3
 8002cca:	4252      	negs	r2, r2
 8002ccc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	2203      	movs	r2, #3
 8002cdc:	4013      	ands	r3, r2
 8002cde:	d004      	beq.n	8002cea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	0018      	movs	r0, r3
 8002ce4:	f000 f9ce 	bl	8003084 <HAL_TIM_IC_CaptureCallback>
 8002ce8:	e007      	b.n	8002cfa <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	0018      	movs	r0, r3
 8002cee:	f000 f9c1 	bl	8003074 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	0018      	movs	r0, r3
 8002cf6:	f000 f9cd 	bl	8003094 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	2204      	movs	r2, #4
 8002d08:	4013      	ands	r3, r2
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	d125      	bne.n	8002d5a <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	2204      	movs	r2, #4
 8002d16:	4013      	ands	r3, r2
 8002d18:	2b04      	cmp	r3, #4
 8002d1a:	d11e      	bne.n	8002d5a <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	2205      	movs	r2, #5
 8002d22:	4252      	negs	r2, r2
 8002d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2202      	movs	r2, #2
 8002d2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	699a      	ldr	r2, [r3, #24]
 8002d32:	23c0      	movs	r3, #192	; 0xc0
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	4013      	ands	r3, r2
 8002d38:	d004      	beq.n	8002d44 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	f000 f9a1 	bl	8003084 <HAL_TIM_IC_CaptureCallback>
 8002d42:	e007      	b.n	8002d54 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	0018      	movs	r0, r3
 8002d48:	f000 f994 	bl	8003074 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	0018      	movs	r0, r3
 8002d50:	f000 f9a0 	bl	8003094 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	2208      	movs	r2, #8
 8002d62:	4013      	ands	r3, r2
 8002d64:	2b08      	cmp	r3, #8
 8002d66:	d124      	bne.n	8002db2 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	68db      	ldr	r3, [r3, #12]
 8002d6e:	2208      	movs	r2, #8
 8002d70:	4013      	ands	r3, r2
 8002d72:	2b08      	cmp	r3, #8
 8002d74:	d11d      	bne.n	8002db2 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2209      	movs	r2, #9
 8002d7c:	4252      	negs	r2, r2
 8002d7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2204      	movs	r2, #4
 8002d84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	2203      	movs	r2, #3
 8002d8e:	4013      	ands	r3, r2
 8002d90:	d004      	beq.n	8002d9c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	0018      	movs	r0, r3
 8002d96:	f000 f975 	bl	8003084 <HAL_TIM_IC_CaptureCallback>
 8002d9a:	e007      	b.n	8002dac <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	0018      	movs	r0, r3
 8002da0:	f000 f968 	bl	8003074 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	0018      	movs	r0, r3
 8002da8:	f000 f974 	bl	8003094 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	691b      	ldr	r3, [r3, #16]
 8002db8:	2210      	movs	r2, #16
 8002dba:	4013      	ands	r3, r2
 8002dbc:	2b10      	cmp	r3, #16
 8002dbe:	d125      	bne.n	8002e0c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	68db      	ldr	r3, [r3, #12]
 8002dc6:	2210      	movs	r2, #16
 8002dc8:	4013      	ands	r3, r2
 8002dca:	2b10      	cmp	r3, #16
 8002dcc:	d11e      	bne.n	8002e0c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2211      	movs	r2, #17
 8002dd4:	4252      	negs	r2, r2
 8002dd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2208      	movs	r2, #8
 8002ddc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	69da      	ldr	r2, [r3, #28]
 8002de4:	23c0      	movs	r3, #192	; 0xc0
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	4013      	ands	r3, r2
 8002dea:	d004      	beq.n	8002df6 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	0018      	movs	r0, r3
 8002df0:	f000 f948 	bl	8003084 <HAL_TIM_IC_CaptureCallback>
 8002df4:	e007      	b.n	8002e06 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	0018      	movs	r0, r3
 8002dfa:	f000 f93b 	bl	8003074 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	0018      	movs	r0, r3
 8002e02:	f000 f947 	bl	8003094 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	691b      	ldr	r3, [r3, #16]
 8002e12:	2201      	movs	r2, #1
 8002e14:	4013      	ands	r3, r2
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d10f      	bne.n	8002e3a <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	2201      	movs	r2, #1
 8002e22:	4013      	ands	r3, r2
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d108      	bne.n	8002e3a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2202      	movs	r2, #2
 8002e2e:	4252      	negs	r2, r2
 8002e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	0018      	movs	r0, r3
 8002e36:	f7fd fcd9 	bl	80007ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	2280      	movs	r2, #128	; 0x80
 8002e42:	4013      	ands	r3, r2
 8002e44:	2b80      	cmp	r3, #128	; 0x80
 8002e46:	d10f      	bne.n	8002e68 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	68db      	ldr	r3, [r3, #12]
 8002e4e:	2280      	movs	r2, #128	; 0x80
 8002e50:	4013      	ands	r3, r2
 8002e52:	2b80      	cmp	r3, #128	; 0x80
 8002e54:	d108      	bne.n	8002e68 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2281      	movs	r2, #129	; 0x81
 8002e5c:	4252      	negs	r2, r2
 8002e5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	0018      	movs	r0, r3
 8002e64:	f000 fa96 	bl	8003394 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	2240      	movs	r2, #64	; 0x40
 8002e70:	4013      	ands	r3, r2
 8002e72:	2b40      	cmp	r3, #64	; 0x40
 8002e74:	d10f      	bne.n	8002e96 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68db      	ldr	r3, [r3, #12]
 8002e7c:	2240      	movs	r2, #64	; 0x40
 8002e7e:	4013      	ands	r3, r2
 8002e80:	2b40      	cmp	r3, #64	; 0x40
 8002e82:	d108      	bne.n	8002e96 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2241      	movs	r2, #65	; 0x41
 8002e8a:	4252      	negs	r2, r2
 8002e8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	0018      	movs	r0, r3
 8002e92:	f000 f907 	bl	80030a4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	2220      	movs	r2, #32
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	2b20      	cmp	r3, #32
 8002ea2:	d10f      	bne.n	8002ec4 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	2220      	movs	r2, #32
 8002eac:	4013      	ands	r3, r2
 8002eae:	2b20      	cmp	r3, #32
 8002eb0:	d108      	bne.n	8002ec4 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2221      	movs	r2, #33	; 0x21
 8002eb8:	4252      	negs	r2, r2
 8002eba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	0018      	movs	r0, r3
 8002ec0:	f000 fa60 	bl	8003384 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ec4:	46c0      	nop			; (mov r8, r8)
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	b002      	add	sp, #8
 8002eca:	bd80      	pop	{r7, pc}

08002ecc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ed6:	230f      	movs	r3, #15
 8002ed8:	18fb      	adds	r3, r7, r3
 8002eda:	2200      	movs	r2, #0
 8002edc:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	223c      	movs	r2, #60	; 0x3c
 8002ee2:	5c9b      	ldrb	r3, [r3, r2]
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d101      	bne.n	8002eec <HAL_TIM_ConfigClockSource+0x20>
 8002ee8:	2302      	movs	r3, #2
 8002eea:	e0bc      	b.n	8003066 <HAL_TIM_ConfigClockSource+0x19a>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	223c      	movs	r2, #60	; 0x3c
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	223d      	movs	r2, #61	; 0x3d
 8002ef8:	2102      	movs	r1, #2
 8002efa:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	2277      	movs	r2, #119	; 0x77
 8002f08:	4393      	bics	r3, r2
 8002f0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	4a58      	ldr	r2, [pc, #352]	; (8003070 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002f10:	4013      	ands	r3, r2
 8002f12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68ba      	ldr	r2, [r7, #8]
 8002f1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	2280      	movs	r2, #128	; 0x80
 8002f22:	0192      	lsls	r2, r2, #6
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d040      	beq.n	8002faa <HAL_TIM_ConfigClockSource+0xde>
 8002f28:	2280      	movs	r2, #128	; 0x80
 8002f2a:	0192      	lsls	r2, r2, #6
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d900      	bls.n	8002f32 <HAL_TIM_ConfigClockSource+0x66>
 8002f30:	e088      	b.n	8003044 <HAL_TIM_ConfigClockSource+0x178>
 8002f32:	2280      	movs	r2, #128	; 0x80
 8002f34:	0152      	lsls	r2, r2, #5
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d100      	bne.n	8002f3c <HAL_TIM_ConfigClockSource+0x70>
 8002f3a:	e088      	b.n	800304e <HAL_TIM_ConfigClockSource+0x182>
 8002f3c:	2280      	movs	r2, #128	; 0x80
 8002f3e:	0152      	lsls	r2, r2, #5
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d900      	bls.n	8002f46 <HAL_TIM_ConfigClockSource+0x7a>
 8002f44:	e07e      	b.n	8003044 <HAL_TIM_ConfigClockSource+0x178>
 8002f46:	2b70      	cmp	r3, #112	; 0x70
 8002f48:	d018      	beq.n	8002f7c <HAL_TIM_ConfigClockSource+0xb0>
 8002f4a:	d900      	bls.n	8002f4e <HAL_TIM_ConfigClockSource+0x82>
 8002f4c:	e07a      	b.n	8003044 <HAL_TIM_ConfigClockSource+0x178>
 8002f4e:	2b60      	cmp	r3, #96	; 0x60
 8002f50:	d04f      	beq.n	8002ff2 <HAL_TIM_ConfigClockSource+0x126>
 8002f52:	d900      	bls.n	8002f56 <HAL_TIM_ConfigClockSource+0x8a>
 8002f54:	e076      	b.n	8003044 <HAL_TIM_ConfigClockSource+0x178>
 8002f56:	2b50      	cmp	r3, #80	; 0x50
 8002f58:	d03b      	beq.n	8002fd2 <HAL_TIM_ConfigClockSource+0x106>
 8002f5a:	d900      	bls.n	8002f5e <HAL_TIM_ConfigClockSource+0x92>
 8002f5c:	e072      	b.n	8003044 <HAL_TIM_ConfigClockSource+0x178>
 8002f5e:	2b40      	cmp	r3, #64	; 0x40
 8002f60:	d057      	beq.n	8003012 <HAL_TIM_ConfigClockSource+0x146>
 8002f62:	d900      	bls.n	8002f66 <HAL_TIM_ConfigClockSource+0x9a>
 8002f64:	e06e      	b.n	8003044 <HAL_TIM_ConfigClockSource+0x178>
 8002f66:	2b30      	cmp	r3, #48	; 0x30
 8002f68:	d063      	beq.n	8003032 <HAL_TIM_ConfigClockSource+0x166>
 8002f6a:	d86b      	bhi.n	8003044 <HAL_TIM_ConfigClockSource+0x178>
 8002f6c:	2b20      	cmp	r3, #32
 8002f6e:	d060      	beq.n	8003032 <HAL_TIM_ConfigClockSource+0x166>
 8002f70:	d868      	bhi.n	8003044 <HAL_TIM_ConfigClockSource+0x178>
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d05d      	beq.n	8003032 <HAL_TIM_ConfigClockSource+0x166>
 8002f76:	2b10      	cmp	r3, #16
 8002f78:	d05b      	beq.n	8003032 <HAL_TIM_ConfigClockSource+0x166>
 8002f7a:	e063      	b.n	8003044 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6818      	ldr	r0, [r3, #0]
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	6899      	ldr	r1, [r3, #8]
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685a      	ldr	r2, [r3, #4]
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	f000 f982 	bl	8003294 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	2277      	movs	r2, #119	; 0x77
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	68ba      	ldr	r2, [r7, #8]
 8002fa6:	609a      	str	r2, [r3, #8]
      break;
 8002fa8:	e052      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6818      	ldr	r0, [r3, #0]
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	6899      	ldr	r1, [r3, #8]
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	f000 f96b 	bl	8003294 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	689a      	ldr	r2, [r3, #8]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2180      	movs	r1, #128	; 0x80
 8002fca:	01c9      	lsls	r1, r1, #7
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	609a      	str	r2, [r3, #8]
      break;
 8002fd0:	e03e      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6818      	ldr	r0, [r3, #0]
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	6859      	ldr	r1, [r3, #4]
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	001a      	movs	r2, r3
 8002fe0:	f000 f8de 	bl	80031a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	2150      	movs	r1, #80	; 0x50
 8002fea:	0018      	movs	r0, r3
 8002fec:	f000 f938 	bl	8003260 <TIM_ITRx_SetConfig>
      break;
 8002ff0:	e02e      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6818      	ldr	r0, [r3, #0]
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	6859      	ldr	r1, [r3, #4]
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	68db      	ldr	r3, [r3, #12]
 8002ffe:	001a      	movs	r2, r3
 8003000:	f000 f8fc 	bl	80031fc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	2160      	movs	r1, #96	; 0x60
 800300a:	0018      	movs	r0, r3
 800300c:	f000 f928 	bl	8003260 <TIM_ITRx_SetConfig>
      break;
 8003010:	e01e      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6818      	ldr	r0, [r3, #0]
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	6859      	ldr	r1, [r3, #4]
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	001a      	movs	r2, r3
 8003020:	f000 f8be 	bl	80031a0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2140      	movs	r1, #64	; 0x40
 800302a:	0018      	movs	r0, r3
 800302c:	f000 f918 	bl	8003260 <TIM_ITRx_SetConfig>
      break;
 8003030:	e00e      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	0019      	movs	r1, r3
 800303c:	0010      	movs	r0, r2
 800303e:	f000 f90f 	bl	8003260 <TIM_ITRx_SetConfig>
      break;
 8003042:	e005      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003044:	230f      	movs	r3, #15
 8003046:	18fb      	adds	r3, r7, r3
 8003048:	2201      	movs	r2, #1
 800304a:	701a      	strb	r2, [r3, #0]
      break;
 800304c:	e000      	b.n	8003050 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800304e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	223d      	movs	r2, #61	; 0x3d
 8003054:	2101      	movs	r1, #1
 8003056:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	223c      	movs	r2, #60	; 0x3c
 800305c:	2100      	movs	r1, #0
 800305e:	5499      	strb	r1, [r3, r2]

  return status;
 8003060:	230f      	movs	r3, #15
 8003062:	18fb      	adds	r3, r7, r3
 8003064:	781b      	ldrb	r3, [r3, #0]
}
 8003066:	0018      	movs	r0, r3
 8003068:	46bd      	mov	sp, r7
 800306a:	b004      	add	sp, #16
 800306c:	bd80      	pop	{r7, pc}
 800306e:	46c0      	nop			; (mov r8, r8)
 8003070:	ffff00ff 	.word	0xffff00ff

08003074 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800307c:	46c0      	nop			; (mov r8, r8)
 800307e:	46bd      	mov	sp, r7
 8003080:	b002      	add	sp, #8
 8003082:	bd80      	pop	{r7, pc}

08003084 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b082      	sub	sp, #8
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800308c:	46c0      	nop			; (mov r8, r8)
 800308e:	46bd      	mov	sp, r7
 8003090:	b002      	add	sp, #8
 8003092:	bd80      	pop	{r7, pc}

08003094 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800309c:	46c0      	nop			; (mov r8, r8)
 800309e:	46bd      	mov	sp, r7
 80030a0:	b002      	add	sp, #8
 80030a2:	bd80      	pop	{r7, pc}

080030a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80030ac:	46c0      	nop			; (mov r8, r8)
 80030ae:	46bd      	mov	sp, r7
 80030b0:	b002      	add	sp, #8
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	4a2f      	ldr	r2, [pc, #188]	; (8003184 <TIM_Base_SetConfig+0xd0>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d003      	beq.n	80030d4 <TIM_Base_SetConfig+0x20>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4a2e      	ldr	r2, [pc, #184]	; (8003188 <TIM_Base_SetConfig+0xd4>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d108      	bne.n	80030e6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2270      	movs	r2, #112	; 0x70
 80030d8:	4393      	bics	r3, r2
 80030da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	68fa      	ldr	r2, [r7, #12]
 80030e2:	4313      	orrs	r3, r2
 80030e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a26      	ldr	r2, [pc, #152]	; (8003184 <TIM_Base_SetConfig+0xd0>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d013      	beq.n	8003116 <TIM_Base_SetConfig+0x62>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a25      	ldr	r2, [pc, #148]	; (8003188 <TIM_Base_SetConfig+0xd4>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d00f      	beq.n	8003116 <TIM_Base_SetConfig+0x62>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a24      	ldr	r2, [pc, #144]	; (800318c <TIM_Base_SetConfig+0xd8>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d00b      	beq.n	8003116 <TIM_Base_SetConfig+0x62>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a23      	ldr	r2, [pc, #140]	; (8003190 <TIM_Base_SetConfig+0xdc>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d007      	beq.n	8003116 <TIM_Base_SetConfig+0x62>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a22      	ldr	r2, [pc, #136]	; (8003194 <TIM_Base_SetConfig+0xe0>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d003      	beq.n	8003116 <TIM_Base_SetConfig+0x62>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a21      	ldr	r2, [pc, #132]	; (8003198 <TIM_Base_SetConfig+0xe4>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d108      	bne.n	8003128 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	4a20      	ldr	r2, [pc, #128]	; (800319c <TIM_Base_SetConfig+0xe8>)
 800311a:	4013      	ands	r3, r2
 800311c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	4313      	orrs	r3, r2
 8003126:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2280      	movs	r2, #128	; 0x80
 800312c:	4393      	bics	r3, r2
 800312e:	001a      	movs	r2, r3
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	695b      	ldr	r3, [r3, #20]
 8003134:	4313      	orrs	r3, r2
 8003136:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	68fa      	ldr	r2, [r7, #12]
 800313c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	689a      	ldr	r2, [r3, #8]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a0c      	ldr	r2, [pc, #48]	; (8003184 <TIM_Base_SetConfig+0xd0>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d00b      	beq.n	800316e <TIM_Base_SetConfig+0xba>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	4a0d      	ldr	r2, [pc, #52]	; (8003190 <TIM_Base_SetConfig+0xdc>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d007      	beq.n	800316e <TIM_Base_SetConfig+0xba>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a0c      	ldr	r2, [pc, #48]	; (8003194 <TIM_Base_SetConfig+0xe0>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d003      	beq.n	800316e <TIM_Base_SetConfig+0xba>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4a0b      	ldr	r2, [pc, #44]	; (8003198 <TIM_Base_SetConfig+0xe4>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d103      	bne.n	8003176 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	691a      	ldr	r2, [r3, #16]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2201      	movs	r2, #1
 800317a:	615a      	str	r2, [r3, #20]
}
 800317c:	46c0      	nop			; (mov r8, r8)
 800317e:	46bd      	mov	sp, r7
 8003180:	b004      	add	sp, #16
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40012c00 	.word	0x40012c00
 8003188:	40000400 	.word	0x40000400
 800318c:	40002000 	.word	0x40002000
 8003190:	40014000 	.word	0x40014000
 8003194:	40014400 	.word	0x40014400
 8003198:	40014800 	.word	0x40014800
 800319c:	fffffcff 	.word	0xfffffcff

080031a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6a1b      	ldr	r3, [r3, #32]
 80031b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6a1b      	ldr	r3, [r3, #32]
 80031b6:	2201      	movs	r2, #1
 80031b8:	4393      	bics	r3, r2
 80031ba:	001a      	movs	r2, r3
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	22f0      	movs	r2, #240	; 0xf0
 80031ca:	4393      	bics	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	011b      	lsls	r3, r3, #4
 80031d2:	693a      	ldr	r2, [r7, #16]
 80031d4:	4313      	orrs	r3, r2
 80031d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	220a      	movs	r2, #10
 80031dc:	4393      	bics	r3, r2
 80031de:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80031e0:	697a      	ldr	r2, [r7, #20]
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	693a      	ldr	r2, [r7, #16]
 80031ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	697a      	ldr	r2, [r7, #20]
 80031f2:	621a      	str	r2, [r3, #32]
}
 80031f4:	46c0      	nop			; (mov r8, r8)
 80031f6:	46bd      	mov	sp, r7
 80031f8:	b006      	add	sp, #24
 80031fa:	bd80      	pop	{r7, pc}

080031fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b086      	sub	sp, #24
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6a1b      	ldr	r3, [r3, #32]
 800320c:	2210      	movs	r2, #16
 800320e:	4393      	bics	r3, r2
 8003210:	001a      	movs	r2, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	6a1b      	ldr	r3, [r3, #32]
 8003220:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	4a0d      	ldr	r2, [pc, #52]	; (800325c <TIM_TI2_ConfigInputStage+0x60>)
 8003226:	4013      	ands	r3, r2
 8003228:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	031b      	lsls	r3, r3, #12
 800322e:	697a      	ldr	r2, [r7, #20]
 8003230:	4313      	orrs	r3, r2
 8003232:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	22a0      	movs	r2, #160	; 0xa0
 8003238:	4393      	bics	r3, r2
 800323a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	011b      	lsls	r3, r3, #4
 8003240:	693a      	ldr	r2, [r7, #16]
 8003242:	4313      	orrs	r3, r2
 8003244:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	697a      	ldr	r2, [r7, #20]
 800324a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	693a      	ldr	r2, [r7, #16]
 8003250:	621a      	str	r2, [r3, #32]
}
 8003252:	46c0      	nop			; (mov r8, r8)
 8003254:	46bd      	mov	sp, r7
 8003256:	b006      	add	sp, #24
 8003258:	bd80      	pop	{r7, pc}
 800325a:	46c0      	nop			; (mov r8, r8)
 800325c:	ffff0fff 	.word	0xffff0fff

08003260 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b084      	sub	sp, #16
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2270      	movs	r2, #112	; 0x70
 8003274:	4393      	bics	r3, r2
 8003276:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003278:	683a      	ldr	r2, [r7, #0]
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	4313      	orrs	r3, r2
 800327e:	2207      	movs	r2, #7
 8003280:	4313      	orrs	r3, r2
 8003282:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68fa      	ldr	r2, [r7, #12]
 8003288:	609a      	str	r2, [r3, #8]
}
 800328a:	46c0      	nop			; (mov r8, r8)
 800328c:	46bd      	mov	sp, r7
 800328e:	b004      	add	sp, #16
 8003290:	bd80      	pop	{r7, pc}
	...

08003294 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
 80032a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	4a09      	ldr	r2, [pc, #36]	; (80032d0 <TIM_ETR_SetConfig+0x3c>)
 80032ac:	4013      	ands	r3, r2
 80032ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	021a      	lsls	r2, r3, #8
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	431a      	orrs	r2, r3
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	697a      	ldr	r2, [r7, #20]
 80032be:	4313      	orrs	r3, r2
 80032c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	609a      	str	r2, [r3, #8]
}
 80032c8:	46c0      	nop			; (mov r8, r8)
 80032ca:	46bd      	mov	sp, r7
 80032cc:	b006      	add	sp, #24
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	ffff00ff 	.word	0xffff00ff

080032d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b084      	sub	sp, #16
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
 80032dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	223c      	movs	r2, #60	; 0x3c
 80032e2:	5c9b      	ldrb	r3, [r3, r2]
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d101      	bne.n	80032ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80032e8:	2302      	movs	r3, #2
 80032ea:	e041      	b.n	8003370 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	223c      	movs	r2, #60	; 0x3c
 80032f0:	2101      	movs	r1, #1
 80032f2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	223d      	movs	r2, #61	; 0x3d
 80032f8:	2102      	movs	r1, #2
 80032fa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2270      	movs	r2, #112	; 0x70
 8003310:	4393      	bics	r3, r2
 8003312:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	4313      	orrs	r3, r2
 800331c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a13      	ldr	r2, [pc, #76]	; (8003378 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d009      	beq.n	8003344 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a11      	ldr	r2, [pc, #68]	; (800337c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d004      	beq.n	8003344 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4a10      	ldr	r2, [pc, #64]	; (8003380 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003340:	4293      	cmp	r3, r2
 8003342:	d10c      	bne.n	800335e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	2280      	movs	r2, #128	; 0x80
 8003348:	4393      	bics	r3, r2
 800334a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	68ba      	ldr	r2, [r7, #8]
 8003352:	4313      	orrs	r3, r2
 8003354:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68ba      	ldr	r2, [r7, #8]
 800335c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	223d      	movs	r2, #61	; 0x3d
 8003362:	2101      	movs	r1, #1
 8003364:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	223c      	movs	r2, #60	; 0x3c
 800336a:	2100      	movs	r1, #0
 800336c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800336e:	2300      	movs	r3, #0
}
 8003370:	0018      	movs	r0, r3
 8003372:	46bd      	mov	sp, r7
 8003374:	b004      	add	sp, #16
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40012c00 	.word	0x40012c00
 800337c:	40000400 	.word	0x40000400
 8003380:	40014000 	.word	0x40014000

08003384 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800338c:	46c0      	nop			; (mov r8, r8)
 800338e:	46bd      	mov	sp, r7
 8003390:	b002      	add	sp, #8
 8003392:	bd80      	pop	{r7, pc}

08003394 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800339c:	46c0      	nop			; (mov r8, r8)
 800339e:	46bd      	mov	sp, r7
 80033a0:	b002      	add	sp, #8
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e044      	b.n	8003440 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d107      	bne.n	80033ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2274      	movs	r2, #116	; 0x74
 80033c2:	2100      	movs	r1, #0
 80033c4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	0018      	movs	r0, r3
 80033ca:	f7fd fb87 	bl	8000adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2224      	movs	r2, #36	; 0x24
 80033d2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	2101      	movs	r1, #1
 80033e0:	438a      	bics	r2, r1
 80033e2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	0018      	movs	r0, r3
 80033e8:	f000 fbb6 	bl	8003b58 <UART_SetConfig>
 80033ec:	0003      	movs	r3, r0
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d101      	bne.n	80033f6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e024      	b.n	8003440 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d003      	beq.n	8003406 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	0018      	movs	r0, r3
 8003402:	f000 fd01 	bl	8003e08 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	685a      	ldr	r2, [r3, #4]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	490d      	ldr	r1, [pc, #52]	; (8003448 <HAL_UART_Init+0xa4>)
 8003412:	400a      	ands	r2, r1
 8003414:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	689a      	ldr	r2, [r3, #8]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2108      	movs	r1, #8
 8003422:	438a      	bics	r2, r1
 8003424:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	2101      	movs	r1, #1
 8003432:	430a      	orrs	r2, r1
 8003434:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	0018      	movs	r0, r3
 800343a:	f000 fd99 	bl	8003f70 <UART_CheckIdleState>
 800343e:	0003      	movs	r3, r0
}
 8003440:	0018      	movs	r0, r3
 8003442:	46bd      	mov	sp, r7
 8003444:	b002      	add	sp, #8
 8003446:	bd80      	pop	{r7, pc}
 8003448:	fffff7ff 	.word	0xfffff7ff

0800344c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b08a      	sub	sp, #40	; 0x28
 8003450:	af02      	add	r7, sp, #8
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	603b      	str	r3, [r7, #0]
 8003458:	1dbb      	adds	r3, r7, #6
 800345a:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003460:	2b20      	cmp	r3, #32
 8003462:	d000      	beq.n	8003466 <HAL_UART_Transmit+0x1a>
 8003464:	e096      	b.n	8003594 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d003      	beq.n	8003474 <HAL_UART_Transmit+0x28>
 800346c:	1dbb      	adds	r3, r7, #6
 800346e:	881b      	ldrh	r3, [r3, #0]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d101      	bne.n	8003478 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e08e      	b.n	8003596 <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	689a      	ldr	r2, [r3, #8]
 800347c:	2380      	movs	r3, #128	; 0x80
 800347e:	015b      	lsls	r3, r3, #5
 8003480:	429a      	cmp	r2, r3
 8003482:	d109      	bne.n	8003498 <HAL_UART_Transmit+0x4c>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	691b      	ldr	r3, [r3, #16]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d105      	bne.n	8003498 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	2201      	movs	r2, #1
 8003490:	4013      	ands	r3, r2
 8003492:	d001      	beq.n	8003498 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	e07e      	b.n	8003596 <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2274      	movs	r2, #116	; 0x74
 800349c:	5c9b      	ldrb	r3, [r3, r2]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d101      	bne.n	80034a6 <HAL_UART_Transmit+0x5a>
 80034a2:	2302      	movs	r3, #2
 80034a4:	e077      	b.n	8003596 <HAL_UART_Transmit+0x14a>
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2274      	movs	r2, #116	; 0x74
 80034aa:	2101      	movs	r1, #1
 80034ac:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2280      	movs	r2, #128	; 0x80
 80034b2:	2100      	movs	r1, #0
 80034b4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2221      	movs	r2, #33	; 0x21
 80034ba:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80034bc:	f7fd fca0 	bl	8000e00 <HAL_GetTick>
 80034c0:	0003      	movs	r3, r0
 80034c2:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	1dba      	adds	r2, r7, #6
 80034c8:	2150      	movs	r1, #80	; 0x50
 80034ca:	8812      	ldrh	r2, [r2, #0]
 80034cc:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	1dba      	adds	r2, r7, #6
 80034d2:	2152      	movs	r1, #82	; 0x52
 80034d4:	8812      	ldrh	r2, [r2, #0]
 80034d6:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	689a      	ldr	r2, [r3, #8]
 80034dc:	2380      	movs	r3, #128	; 0x80
 80034de:	015b      	lsls	r3, r3, #5
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d108      	bne.n	80034f6 <HAL_UART_Transmit+0xaa>
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	691b      	ldr	r3, [r3, #16]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d104      	bne.n	80034f6 <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 80034ec:	2300      	movs	r3, #0
 80034ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	61bb      	str	r3, [r7, #24]
 80034f4:	e003      	b.n	80034fe <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 80034f6:	68bb      	ldr	r3, [r7, #8]
 80034f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80034fa:	2300      	movs	r3, #0
 80034fc:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2274      	movs	r2, #116	; 0x74
 8003502:	2100      	movs	r1, #0
 8003504:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8003506:	e02d      	b.n	8003564 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003508:	697a      	ldr	r2, [r7, #20]
 800350a:	68f8      	ldr	r0, [r7, #12]
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	9300      	str	r3, [sp, #0]
 8003510:	0013      	movs	r3, r2
 8003512:	2200      	movs	r2, #0
 8003514:	2180      	movs	r1, #128	; 0x80
 8003516:	f000 fd73 	bl	8004000 <UART_WaitOnFlagUntilTimeout>
 800351a:	1e03      	subs	r3, r0, #0
 800351c:	d001      	beq.n	8003522 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 800351e:	2303      	movs	r3, #3
 8003520:	e039      	b.n	8003596 <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d10b      	bne.n	8003540 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	881a      	ldrh	r2, [r3, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	05d2      	lsls	r2, r2, #23
 8003532:	0dd2      	lsrs	r2, r2, #23
 8003534:	b292      	uxth	r2, r2
 8003536:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	3302      	adds	r3, #2
 800353c:	61bb      	str	r3, [r7, #24]
 800353e:	e008      	b.n	8003552 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	781a      	ldrb	r2, [r3, #0]
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	b292      	uxth	r2, r2
 800354a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	3301      	adds	r3, #1
 8003550:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2252      	movs	r2, #82	; 0x52
 8003556:	5a9b      	ldrh	r3, [r3, r2]
 8003558:	b29b      	uxth	r3, r3
 800355a:	3b01      	subs	r3, #1
 800355c:	b299      	uxth	r1, r3
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2252      	movs	r2, #82	; 0x52
 8003562:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2252      	movs	r2, #82	; 0x52
 8003568:	5a9b      	ldrh	r3, [r3, r2]
 800356a:	b29b      	uxth	r3, r3
 800356c:	2b00      	cmp	r3, #0
 800356e:	d1cb      	bne.n	8003508 <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	68f8      	ldr	r0, [r7, #12]
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	0013      	movs	r3, r2
 800357a:	2200      	movs	r2, #0
 800357c:	2140      	movs	r1, #64	; 0x40
 800357e:	f000 fd3f 	bl	8004000 <UART_WaitOnFlagUntilTimeout>
 8003582:	1e03      	subs	r3, r0, #0
 8003584:	d001      	beq.n	800358a <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e005      	b.n	8003596 <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2220      	movs	r2, #32
 800358e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8003590:	2300      	movs	r3, #0
 8003592:	e000      	b.n	8003596 <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8003594:	2302      	movs	r3, #2
  }
}
 8003596:	0018      	movs	r0, r3
 8003598:	46bd      	mov	sp, r7
 800359a:	b008      	add	sp, #32
 800359c:	bd80      	pop	{r7, pc}
	...

080035a0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035a0:	b590      	push	{r4, r7, lr}
 80035a2:	b0ab      	sub	sp, #172	; 0xac
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	22a4      	movs	r2, #164	; 0xa4
 80035b0:	18b9      	adds	r1, r7, r2
 80035b2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	20a0      	movs	r0, #160	; 0xa0
 80035bc:	1839      	adds	r1, r7, r0
 80035be:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	219c      	movs	r1, #156	; 0x9c
 80035c8:	1879      	adds	r1, r7, r1
 80035ca:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80035cc:	0011      	movs	r1, r2
 80035ce:	18bb      	adds	r3, r7, r2
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a99      	ldr	r2, [pc, #612]	; (8003838 <HAL_UART_IRQHandler+0x298>)
 80035d4:	4013      	ands	r3, r2
 80035d6:	2298      	movs	r2, #152	; 0x98
 80035d8:	18bc      	adds	r4, r7, r2
 80035da:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80035dc:	18bb      	adds	r3, r7, r2
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d114      	bne.n	800360e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80035e4:	187b      	adds	r3, r7, r1
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2220      	movs	r2, #32
 80035ea:	4013      	ands	r3, r2
 80035ec:	d00f      	beq.n	800360e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80035ee:	183b      	adds	r3, r7, r0
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	2220      	movs	r2, #32
 80035f4:	4013      	ands	r3, r2
 80035f6:	d00a      	beq.n	800360e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d100      	bne.n	8003602 <HAL_UART_IRQHandler+0x62>
 8003600:	e27e      	b.n	8003b00 <HAL_UART_IRQHandler+0x560>
      {
        huart->RxISR(huart);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	0010      	movs	r0, r2
 800360a:	4798      	blx	r3
      }
      return;
 800360c:	e278      	b.n	8003b00 <HAL_UART_IRQHandler+0x560>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800360e:	2398      	movs	r3, #152	; 0x98
 8003610:	18fb      	adds	r3, r7, r3
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d100      	bne.n	800361a <HAL_UART_IRQHandler+0x7a>
 8003618:	e114      	b.n	8003844 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800361a:	239c      	movs	r3, #156	; 0x9c
 800361c:	18fb      	adds	r3, r7, r3
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2201      	movs	r2, #1
 8003622:	4013      	ands	r3, r2
 8003624:	d106      	bne.n	8003634 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003626:	23a0      	movs	r3, #160	; 0xa0
 8003628:	18fb      	adds	r3, r7, r3
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a83      	ldr	r2, [pc, #524]	; (800383c <HAL_UART_IRQHandler+0x29c>)
 800362e:	4013      	ands	r3, r2
 8003630:	d100      	bne.n	8003634 <HAL_UART_IRQHandler+0x94>
 8003632:	e107      	b.n	8003844 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003634:	23a4      	movs	r3, #164	; 0xa4
 8003636:	18fb      	adds	r3, r7, r3
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2201      	movs	r2, #1
 800363c:	4013      	ands	r3, r2
 800363e:	d012      	beq.n	8003666 <HAL_UART_IRQHandler+0xc6>
 8003640:	23a0      	movs	r3, #160	; 0xa0
 8003642:	18fb      	adds	r3, r7, r3
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	2380      	movs	r3, #128	; 0x80
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	4013      	ands	r3, r2
 800364c:	d00b      	beq.n	8003666 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2201      	movs	r2, #1
 8003654:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2280      	movs	r2, #128	; 0x80
 800365a:	589b      	ldr	r3, [r3, r2]
 800365c:	2201      	movs	r2, #1
 800365e:	431a      	orrs	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2180      	movs	r1, #128	; 0x80
 8003664:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003666:	23a4      	movs	r3, #164	; 0xa4
 8003668:	18fb      	adds	r3, r7, r3
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	2202      	movs	r2, #2
 800366e:	4013      	ands	r3, r2
 8003670:	d011      	beq.n	8003696 <HAL_UART_IRQHandler+0xf6>
 8003672:	239c      	movs	r3, #156	; 0x9c
 8003674:	18fb      	adds	r3, r7, r3
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2201      	movs	r2, #1
 800367a:	4013      	ands	r3, r2
 800367c:	d00b      	beq.n	8003696 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	2202      	movs	r2, #2
 8003684:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2280      	movs	r2, #128	; 0x80
 800368a:	589b      	ldr	r3, [r3, r2]
 800368c:	2204      	movs	r2, #4
 800368e:	431a      	orrs	r2, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2180      	movs	r1, #128	; 0x80
 8003694:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003696:	23a4      	movs	r3, #164	; 0xa4
 8003698:	18fb      	adds	r3, r7, r3
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2204      	movs	r2, #4
 800369e:	4013      	ands	r3, r2
 80036a0:	d011      	beq.n	80036c6 <HAL_UART_IRQHandler+0x126>
 80036a2:	239c      	movs	r3, #156	; 0x9c
 80036a4:	18fb      	adds	r3, r7, r3
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2201      	movs	r2, #1
 80036aa:	4013      	ands	r3, r2
 80036ac:	d00b      	beq.n	80036c6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	2204      	movs	r2, #4
 80036b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2280      	movs	r2, #128	; 0x80
 80036ba:	589b      	ldr	r3, [r3, r2]
 80036bc:	2202      	movs	r2, #2
 80036be:	431a      	orrs	r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2180      	movs	r1, #128	; 0x80
 80036c4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80036c6:	23a4      	movs	r3, #164	; 0xa4
 80036c8:	18fb      	adds	r3, r7, r3
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2208      	movs	r2, #8
 80036ce:	4013      	ands	r3, r2
 80036d0:	d017      	beq.n	8003702 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80036d2:	23a0      	movs	r3, #160	; 0xa0
 80036d4:	18fb      	adds	r3, r7, r3
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	2220      	movs	r2, #32
 80036da:	4013      	ands	r3, r2
 80036dc:	d105      	bne.n	80036ea <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80036de:	239c      	movs	r3, #156	; 0x9c
 80036e0:	18fb      	adds	r3, r7, r3
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	2201      	movs	r2, #1
 80036e6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80036e8:	d00b      	beq.n	8003702 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2208      	movs	r2, #8
 80036f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2280      	movs	r2, #128	; 0x80
 80036f6:	589b      	ldr	r3, [r3, r2]
 80036f8:	2208      	movs	r2, #8
 80036fa:	431a      	orrs	r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2180      	movs	r1, #128	; 0x80
 8003700:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003702:	23a4      	movs	r3, #164	; 0xa4
 8003704:	18fb      	adds	r3, r7, r3
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	2380      	movs	r3, #128	; 0x80
 800370a:	011b      	lsls	r3, r3, #4
 800370c:	4013      	ands	r3, r2
 800370e:	d013      	beq.n	8003738 <HAL_UART_IRQHandler+0x198>
 8003710:	23a0      	movs	r3, #160	; 0xa0
 8003712:	18fb      	adds	r3, r7, r3
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	2380      	movs	r3, #128	; 0x80
 8003718:	04db      	lsls	r3, r3, #19
 800371a:	4013      	ands	r3, r2
 800371c:	d00c      	beq.n	8003738 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	2280      	movs	r2, #128	; 0x80
 8003724:	0112      	lsls	r2, r2, #4
 8003726:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2280      	movs	r2, #128	; 0x80
 800372c:	589b      	ldr	r3, [r3, r2]
 800372e:	2220      	movs	r2, #32
 8003730:	431a      	orrs	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2180      	movs	r1, #128	; 0x80
 8003736:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2280      	movs	r2, #128	; 0x80
 800373c:	589b      	ldr	r3, [r3, r2]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d100      	bne.n	8003744 <HAL_UART_IRQHandler+0x1a4>
 8003742:	e1df      	b.n	8003b04 <HAL_UART_IRQHandler+0x564>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003744:	23a4      	movs	r3, #164	; 0xa4
 8003746:	18fb      	adds	r3, r7, r3
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2220      	movs	r2, #32
 800374c:	4013      	ands	r3, r2
 800374e:	d00e      	beq.n	800376e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003750:	23a0      	movs	r3, #160	; 0xa0
 8003752:	18fb      	adds	r3, r7, r3
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2220      	movs	r2, #32
 8003758:	4013      	ands	r3, r2
 800375a:	d008      	beq.n	800376e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003760:	2b00      	cmp	r3, #0
 8003762:	d004      	beq.n	800376e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	0010      	movs	r0, r2
 800376c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2280      	movs	r2, #128	; 0x80
 8003772:	589b      	ldr	r3, [r3, r2]
 8003774:	2194      	movs	r1, #148	; 0x94
 8003776:	187a      	adds	r2, r7, r1
 8003778:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	2240      	movs	r2, #64	; 0x40
 8003782:	4013      	ands	r3, r2
 8003784:	2b40      	cmp	r3, #64	; 0x40
 8003786:	d004      	beq.n	8003792 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003788:	187b      	adds	r3, r7, r1
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2228      	movs	r2, #40	; 0x28
 800378e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003790:	d047      	beq.n	8003822 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	0018      	movs	r0, r3
 8003796:	f000 fcf7 	bl	8004188 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	2240      	movs	r2, #64	; 0x40
 80037a2:	4013      	ands	r3, r2
 80037a4:	2b40      	cmp	r3, #64	; 0x40
 80037a6:	d137      	bne.n	8003818 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037a8:	f3ef 8310 	mrs	r3, PRIMASK
 80037ac:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 80037ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037b0:	2090      	movs	r0, #144	; 0x90
 80037b2:	183a      	adds	r2, r7, r0
 80037b4:	6013      	str	r3, [r2, #0]
 80037b6:	2301      	movs	r3, #1
 80037b8:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80037bc:	f383 8810 	msr	PRIMASK, r3
}
 80037c0:	46c0      	nop			; (mov r8, r8)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689a      	ldr	r2, [r3, #8]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2140      	movs	r1, #64	; 0x40
 80037ce:	438a      	bics	r2, r1
 80037d0:	609a      	str	r2, [r3, #8]
 80037d2:	183b      	adds	r3, r7, r0
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037d8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80037da:	f383 8810 	msr	PRIMASK, r3
}
 80037de:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d012      	beq.n	800380e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037ec:	4a14      	ldr	r2, [pc, #80]	; (8003840 <HAL_UART_IRQHandler+0x2a0>)
 80037ee:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037f4:	0018      	movs	r0, r3
 80037f6:	f7fe f8cb 	bl	8001990 <HAL_DMA_Abort_IT>
 80037fa:	1e03      	subs	r3, r0, #0
 80037fc:	d01a      	beq.n	8003834 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003802:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003808:	0018      	movs	r0, r3
 800380a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800380c:	e012      	b.n	8003834 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	0018      	movs	r0, r3
 8003812:	f000 f98d 	bl	8003b30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003816:	e00d      	b.n	8003834 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	0018      	movs	r0, r3
 800381c:	f000 f988 	bl	8003b30 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003820:	e008      	b.n	8003834 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	0018      	movs	r0, r3
 8003826:	f000 f983 	bl	8003b30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2280      	movs	r2, #128	; 0x80
 800382e:	2100      	movs	r1, #0
 8003830:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003832:	e167      	b.n	8003b04 <HAL_UART_IRQHandler+0x564>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003834:	46c0      	nop			; (mov r8, r8)
    return;
 8003836:	e165      	b.n	8003b04 <HAL_UART_IRQHandler+0x564>
 8003838:	0000080f 	.word	0x0000080f
 800383c:	04000120 	.word	0x04000120
 8003840:	0800424d 	.word	0x0800424d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003848:	2b01      	cmp	r3, #1
 800384a:	d000      	beq.n	800384e <HAL_UART_IRQHandler+0x2ae>
 800384c:	e131      	b.n	8003ab2 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800384e:	23a4      	movs	r3, #164	; 0xa4
 8003850:	18fb      	adds	r3, r7, r3
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2210      	movs	r2, #16
 8003856:	4013      	ands	r3, r2
 8003858:	d100      	bne.n	800385c <HAL_UART_IRQHandler+0x2bc>
 800385a:	e12a      	b.n	8003ab2 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800385c:	23a0      	movs	r3, #160	; 0xa0
 800385e:	18fb      	adds	r3, r7, r3
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	2210      	movs	r2, #16
 8003864:	4013      	ands	r3, r2
 8003866:	d100      	bne.n	800386a <HAL_UART_IRQHandler+0x2ca>
 8003868:	e123      	b.n	8003ab2 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	2210      	movs	r2, #16
 8003870:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	2240      	movs	r2, #64	; 0x40
 800387a:	4013      	ands	r3, r2
 800387c:	2b40      	cmp	r3, #64	; 0x40
 800387e:	d000      	beq.n	8003882 <HAL_UART_IRQHandler+0x2e2>
 8003880:	e09b      	b.n	80039ba <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	685a      	ldr	r2, [r3, #4]
 800388a:	217e      	movs	r1, #126	; 0x7e
 800388c:	187b      	adds	r3, r7, r1
 800388e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003890:	187b      	adds	r3, r7, r1
 8003892:	881b      	ldrh	r3, [r3, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d100      	bne.n	800389a <HAL_UART_IRQHandler+0x2fa>
 8003898:	e136      	b.n	8003b08 <HAL_UART_IRQHandler+0x568>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2258      	movs	r2, #88	; 0x58
 800389e:	5a9b      	ldrh	r3, [r3, r2]
 80038a0:	187a      	adds	r2, r7, r1
 80038a2:	8812      	ldrh	r2, [r2, #0]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d300      	bcc.n	80038aa <HAL_UART_IRQHandler+0x30a>
 80038a8:	e12e      	b.n	8003b08 <HAL_UART_IRQHandler+0x568>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	187a      	adds	r2, r7, r1
 80038ae:	215a      	movs	r1, #90	; 0x5a
 80038b0:	8812      	ldrh	r2, [r2, #0]
 80038b2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b8:	699b      	ldr	r3, [r3, #24]
 80038ba:	2b20      	cmp	r3, #32
 80038bc:	d06e      	beq.n	800399c <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038be:	f3ef 8310 	mrs	r3, PRIMASK
 80038c2:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80038c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038c6:	67bb      	str	r3, [r7, #120]	; 0x78
 80038c8:	2301      	movs	r3, #1
 80038ca:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038ce:	f383 8810 	msr	PRIMASK, r3
}
 80038d2:	46c0      	nop			; (mov r8, r8)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	498e      	ldr	r1, [pc, #568]	; (8003b18 <HAL_UART_IRQHandler+0x578>)
 80038e0:	400a      	ands	r2, r1
 80038e2:	601a      	str	r2, [r3, #0]
 80038e4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80038e6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038ea:	f383 8810 	msr	PRIMASK, r3
}
 80038ee:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038f0:	f3ef 8310 	mrs	r3, PRIMASK
 80038f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80038f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038f8:	677b      	str	r3, [r7, #116]	; 0x74
 80038fa:	2301      	movs	r3, #1
 80038fc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003900:	f383 8810 	msr	PRIMASK, r3
}
 8003904:	46c0      	nop			; (mov r8, r8)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	689a      	ldr	r2, [r3, #8]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2101      	movs	r1, #1
 8003912:	438a      	bics	r2, r1
 8003914:	609a      	str	r2, [r3, #8]
 8003916:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003918:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800391a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800391c:	f383 8810 	msr	PRIMASK, r3
}
 8003920:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003922:	f3ef 8310 	mrs	r3, PRIMASK
 8003926:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003928:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800392a:	673b      	str	r3, [r7, #112]	; 0x70
 800392c:	2301      	movs	r3, #1
 800392e:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003930:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003932:	f383 8810 	msr	PRIMASK, r3
}
 8003936:	46c0      	nop			; (mov r8, r8)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	689a      	ldr	r2, [r3, #8]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	2140      	movs	r1, #64	; 0x40
 8003944:	438a      	bics	r2, r1
 8003946:	609a      	str	r2, [r3, #8]
 8003948:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800394a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800394c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800394e:	f383 8810 	msr	PRIMASK, r3
}
 8003952:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2220      	movs	r2, #32
 8003958:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003960:	f3ef 8310 	mrs	r3, PRIMASK
 8003964:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003966:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003968:	66fb      	str	r3, [r7, #108]	; 0x6c
 800396a:	2301      	movs	r3, #1
 800396c:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800396e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003970:	f383 8810 	msr	PRIMASK, r3
}
 8003974:	46c0      	nop			; (mov r8, r8)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	2110      	movs	r1, #16
 8003982:	438a      	bics	r2, r1
 8003984:	601a      	str	r2, [r3, #0]
 8003986:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003988:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800398a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800398c:	f383 8810 	msr	PRIMASK, r3
}
 8003990:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003996:	0018      	movs	r0, r3
 8003998:	f7fd ffc2 	bl	8001920 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2258      	movs	r2, #88	; 0x58
 80039a0:	5a9a      	ldrh	r2, [r3, r2]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	215a      	movs	r1, #90	; 0x5a
 80039a6:	5a5b      	ldrh	r3, [r3, r1]
 80039a8:	b29b      	uxth	r3, r3
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	b29a      	uxth	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	0011      	movs	r1, r2
 80039b2:	0018      	movs	r0, r3
 80039b4:	f000 f8c4 	bl	8003b40 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80039b8:	e0a6      	b.n	8003b08 <HAL_UART_IRQHandler+0x568>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	2258      	movs	r2, #88	; 0x58
 80039be:	5a99      	ldrh	r1, [r3, r2]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	225a      	movs	r2, #90	; 0x5a
 80039c4:	5a9b      	ldrh	r3, [r3, r2]
 80039c6:	b29a      	uxth	r2, r3
 80039c8:	208e      	movs	r0, #142	; 0x8e
 80039ca:	183b      	adds	r3, r7, r0
 80039cc:	1a8a      	subs	r2, r1, r2
 80039ce:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	225a      	movs	r2, #90	; 0x5a
 80039d4:	5a9b      	ldrh	r3, [r3, r2]
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d100      	bne.n	80039de <HAL_UART_IRQHandler+0x43e>
 80039dc:	e096      	b.n	8003b0c <HAL_UART_IRQHandler+0x56c>
          && (nb_rx_data > 0U))
 80039de:	183b      	adds	r3, r7, r0
 80039e0:	881b      	ldrh	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d100      	bne.n	80039e8 <HAL_UART_IRQHandler+0x448>
 80039e6:	e091      	b.n	8003b0c <HAL_UART_IRQHandler+0x56c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039e8:	f3ef 8310 	mrs	r3, PRIMASK
 80039ec:	60fb      	str	r3, [r7, #12]
  return(result);
 80039ee:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039f0:	2488      	movs	r4, #136	; 0x88
 80039f2:	193a      	adds	r2, r7, r4
 80039f4:	6013      	str	r3, [r2, #0]
 80039f6:	2301      	movs	r3, #1
 80039f8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	f383 8810 	msr	PRIMASK, r3
}
 8003a00:	46c0      	nop			; (mov r8, r8)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4943      	ldr	r1, [pc, #268]	; (8003b1c <HAL_UART_IRQHandler+0x57c>)
 8003a0e:	400a      	ands	r2, r1
 8003a10:	601a      	str	r2, [r3, #0]
 8003a12:	193b      	adds	r3, r7, r4
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	f383 8810 	msr	PRIMASK, r3
}
 8003a1e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a20:	f3ef 8310 	mrs	r3, PRIMASK
 8003a24:	61bb      	str	r3, [r7, #24]
  return(result);
 8003a26:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a28:	2484      	movs	r4, #132	; 0x84
 8003a2a:	193a      	adds	r2, r7, r4
 8003a2c:	6013      	str	r3, [r2, #0]
 8003a2e:	2301      	movs	r3, #1
 8003a30:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	f383 8810 	msr	PRIMASK, r3
}
 8003a38:	46c0      	nop			; (mov r8, r8)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689a      	ldr	r2, [r3, #8]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2101      	movs	r1, #1
 8003a46:	438a      	bics	r2, r1
 8003a48:	609a      	str	r2, [r3, #8]
 8003a4a:	193b      	adds	r3, r7, r4
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a50:	6a3b      	ldr	r3, [r7, #32]
 8003a52:	f383 8810 	msr	PRIMASK, r3
}
 8003a56:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2220      	movs	r2, #32
 8003a5c:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2200      	movs	r2, #0
 8003a62:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2200      	movs	r2, #0
 8003a68:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a6a:	f3ef 8310 	mrs	r3, PRIMASK
 8003a6e:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a72:	2480      	movs	r4, #128	; 0x80
 8003a74:	193a      	adds	r2, r7, r4
 8003a76:	6013      	str	r3, [r2, #0]
 8003a78:	2301      	movs	r3, #1
 8003a7a:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a7e:	f383 8810 	msr	PRIMASK, r3
}
 8003a82:	46c0      	nop			; (mov r8, r8)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	2110      	movs	r1, #16
 8003a90:	438a      	bics	r2, r1
 8003a92:	601a      	str	r2, [r3, #0]
 8003a94:	193b      	adds	r3, r7, r4
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a9c:	f383 8810 	msr	PRIMASK, r3
}
 8003aa0:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003aa2:	183b      	adds	r3, r7, r0
 8003aa4:	881a      	ldrh	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	0011      	movs	r1, r2
 8003aaa:	0018      	movs	r0, r3
 8003aac:	f000 f848 	bl	8003b40 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003ab0:	e02c      	b.n	8003b0c <HAL_UART_IRQHandler+0x56c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003ab2:	23a4      	movs	r3, #164	; 0xa4
 8003ab4:	18fb      	adds	r3, r7, r3
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	2280      	movs	r2, #128	; 0x80
 8003aba:	4013      	ands	r3, r2
 8003abc:	d00f      	beq.n	8003ade <HAL_UART_IRQHandler+0x53e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003abe:	23a0      	movs	r3, #160	; 0xa0
 8003ac0:	18fb      	adds	r3, r7, r3
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2280      	movs	r2, #128	; 0x80
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	d009      	beq.n	8003ade <HAL_UART_IRQHandler+0x53e>
  {
    if (huart->TxISR != NULL)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d01e      	beq.n	8003b10 <HAL_UART_IRQHandler+0x570>
    {
      huart->TxISR(huart);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	0010      	movs	r0, r2
 8003ada:	4798      	blx	r3
    }
    return;
 8003adc:	e018      	b.n	8003b10 <HAL_UART_IRQHandler+0x570>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003ade:	23a4      	movs	r3, #164	; 0xa4
 8003ae0:	18fb      	adds	r3, r7, r3
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2240      	movs	r2, #64	; 0x40
 8003ae6:	4013      	ands	r3, r2
 8003ae8:	d013      	beq.n	8003b12 <HAL_UART_IRQHandler+0x572>
 8003aea:	23a0      	movs	r3, #160	; 0xa0
 8003aec:	18fb      	adds	r3, r7, r3
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	2240      	movs	r2, #64	; 0x40
 8003af2:	4013      	ands	r3, r2
 8003af4:	d00d      	beq.n	8003b12 <HAL_UART_IRQHandler+0x572>
  {
    UART_EndTransmit_IT(huart);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	0018      	movs	r0, r3
 8003afa:	f000 fbbe 	bl	800427a <UART_EndTransmit_IT>
    return;
 8003afe:	e008      	b.n	8003b12 <HAL_UART_IRQHandler+0x572>
      return;
 8003b00:	46c0      	nop			; (mov r8, r8)
 8003b02:	e006      	b.n	8003b12 <HAL_UART_IRQHandler+0x572>
    return;
 8003b04:	46c0      	nop			; (mov r8, r8)
 8003b06:	e004      	b.n	8003b12 <HAL_UART_IRQHandler+0x572>
      return;
 8003b08:	46c0      	nop			; (mov r8, r8)
 8003b0a:	e002      	b.n	8003b12 <HAL_UART_IRQHandler+0x572>
      return;
 8003b0c:	46c0      	nop			; (mov r8, r8)
 8003b0e:	e000      	b.n	8003b12 <HAL_UART_IRQHandler+0x572>
    return;
 8003b10:	46c0      	nop			; (mov r8, r8)
  }

}
 8003b12:	46bd      	mov	sp, r7
 8003b14:	b02b      	add	sp, #172	; 0xac
 8003b16:	bd90      	pop	{r4, r7, pc}
 8003b18:	fffffeff 	.word	0xfffffeff
 8003b1c:	fffffedf 	.word	0xfffffedf

08003b20 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003b28:	46c0      	nop			; (mov r8, r8)
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	b002      	add	sp, #8
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b082      	sub	sp, #8
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003b38:	46c0      	nop			; (mov r8, r8)
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	b002      	add	sp, #8
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
 8003b48:	000a      	movs	r2, r1
 8003b4a:	1cbb      	adds	r3, r7, #2
 8003b4c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b4e:	46c0      	nop			; (mov r8, r8)
 8003b50:	46bd      	mov	sp, r7
 8003b52:	b002      	add	sp, #8
 8003b54:	bd80      	pop	{r7, pc}
	...

08003b58 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b088      	sub	sp, #32
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b60:	231e      	movs	r3, #30
 8003b62:	18fb      	adds	r3, r7, r3
 8003b64:	2200      	movs	r2, #0
 8003b66:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	689a      	ldr	r2, [r3, #8]
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	691b      	ldr	r3, [r3, #16]
 8003b70:	431a      	orrs	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	431a      	orrs	r2, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	69db      	ldr	r3, [r3, #28]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a97      	ldr	r2, [pc, #604]	; (8003de4 <UART_SetConfig+0x28c>)
 8003b88:	4013      	ands	r3, r2
 8003b8a:	0019      	movs	r1, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	697a      	ldr	r2, [r7, #20]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	4a92      	ldr	r2, [pc, #584]	; (8003de8 <UART_SetConfig+0x290>)
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	0019      	movs	r1, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68da      	ldr	r2, [r3, #12]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	699b      	ldr	r3, [r3, #24]
 8003bb2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	697a      	ldr	r2, [r7, #20]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	4a89      	ldr	r2, [pc, #548]	; (8003dec <UART_SetConfig+0x294>)
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	0019      	movs	r1, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a85      	ldr	r2, [pc, #532]	; (8003df0 <UART_SetConfig+0x298>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d127      	bne.n	8003c2e <UART_SetConfig+0xd6>
 8003bde:	4b85      	ldr	r3, [pc, #532]	; (8003df4 <UART_SetConfig+0x29c>)
 8003be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be2:	2203      	movs	r2, #3
 8003be4:	4013      	ands	r3, r2
 8003be6:	2b03      	cmp	r3, #3
 8003be8:	d00d      	beq.n	8003c06 <UART_SetConfig+0xae>
 8003bea:	d81b      	bhi.n	8003c24 <UART_SetConfig+0xcc>
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d014      	beq.n	8003c1a <UART_SetConfig+0xc2>
 8003bf0:	d818      	bhi.n	8003c24 <UART_SetConfig+0xcc>
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d002      	beq.n	8003bfc <UART_SetConfig+0xa4>
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d00a      	beq.n	8003c10 <UART_SetConfig+0xb8>
 8003bfa:	e013      	b.n	8003c24 <UART_SetConfig+0xcc>
 8003bfc:	231f      	movs	r3, #31
 8003bfe:	18fb      	adds	r3, r7, r3
 8003c00:	2200      	movs	r2, #0
 8003c02:	701a      	strb	r2, [r3, #0]
 8003c04:	e035      	b.n	8003c72 <UART_SetConfig+0x11a>
 8003c06:	231f      	movs	r3, #31
 8003c08:	18fb      	adds	r3, r7, r3
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	701a      	strb	r2, [r3, #0]
 8003c0e:	e030      	b.n	8003c72 <UART_SetConfig+0x11a>
 8003c10:	231f      	movs	r3, #31
 8003c12:	18fb      	adds	r3, r7, r3
 8003c14:	2204      	movs	r2, #4
 8003c16:	701a      	strb	r2, [r3, #0]
 8003c18:	e02b      	b.n	8003c72 <UART_SetConfig+0x11a>
 8003c1a:	231f      	movs	r3, #31
 8003c1c:	18fb      	adds	r3, r7, r3
 8003c1e:	2208      	movs	r2, #8
 8003c20:	701a      	strb	r2, [r3, #0]
 8003c22:	e026      	b.n	8003c72 <UART_SetConfig+0x11a>
 8003c24:	231f      	movs	r3, #31
 8003c26:	18fb      	adds	r3, r7, r3
 8003c28:	2210      	movs	r2, #16
 8003c2a:	701a      	strb	r2, [r3, #0]
 8003c2c:	e021      	b.n	8003c72 <UART_SetConfig+0x11a>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a71      	ldr	r2, [pc, #452]	; (8003df8 <UART_SetConfig+0x2a0>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d104      	bne.n	8003c42 <UART_SetConfig+0xea>
 8003c38:	231f      	movs	r3, #31
 8003c3a:	18fb      	adds	r3, r7, r3
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	701a      	strb	r2, [r3, #0]
 8003c40:	e017      	b.n	8003c72 <UART_SetConfig+0x11a>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a6d      	ldr	r2, [pc, #436]	; (8003dfc <UART_SetConfig+0x2a4>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d104      	bne.n	8003c56 <UART_SetConfig+0xfe>
 8003c4c:	231f      	movs	r3, #31
 8003c4e:	18fb      	adds	r3, r7, r3
 8003c50:	2200      	movs	r2, #0
 8003c52:	701a      	strb	r2, [r3, #0]
 8003c54:	e00d      	b.n	8003c72 <UART_SetConfig+0x11a>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a69      	ldr	r2, [pc, #420]	; (8003e00 <UART_SetConfig+0x2a8>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d104      	bne.n	8003c6a <UART_SetConfig+0x112>
 8003c60:	231f      	movs	r3, #31
 8003c62:	18fb      	adds	r3, r7, r3
 8003c64:	2200      	movs	r2, #0
 8003c66:	701a      	strb	r2, [r3, #0]
 8003c68:	e003      	b.n	8003c72 <UART_SetConfig+0x11a>
 8003c6a:	231f      	movs	r3, #31
 8003c6c:	18fb      	adds	r3, r7, r3
 8003c6e:	2210      	movs	r2, #16
 8003c70:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	69da      	ldr	r2, [r3, #28]
 8003c76:	2380      	movs	r3, #128	; 0x80
 8003c78:	021b      	lsls	r3, r3, #8
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d15d      	bne.n	8003d3a <UART_SetConfig+0x1e2>
  {
    switch (clocksource)
 8003c7e:	231f      	movs	r3, #31
 8003c80:	18fb      	adds	r3, r7, r3
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	2b08      	cmp	r3, #8
 8003c86:	d015      	beq.n	8003cb4 <UART_SetConfig+0x15c>
 8003c88:	dc18      	bgt.n	8003cbc <UART_SetConfig+0x164>
 8003c8a:	2b04      	cmp	r3, #4
 8003c8c:	d00d      	beq.n	8003caa <UART_SetConfig+0x152>
 8003c8e:	dc15      	bgt.n	8003cbc <UART_SetConfig+0x164>
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d002      	beq.n	8003c9a <UART_SetConfig+0x142>
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d005      	beq.n	8003ca4 <UART_SetConfig+0x14c>
 8003c98:	e010      	b.n	8003cbc <UART_SetConfig+0x164>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c9a:	f7fe fe43 	bl	8002924 <HAL_RCC_GetPCLK1Freq>
 8003c9e:	0003      	movs	r3, r0
 8003ca0:	61bb      	str	r3, [r7, #24]
        break;
 8003ca2:	e012      	b.n	8003cca <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ca4:	4b57      	ldr	r3, [pc, #348]	; (8003e04 <UART_SetConfig+0x2ac>)
 8003ca6:	61bb      	str	r3, [r7, #24]
        break;
 8003ca8:	e00f      	b.n	8003cca <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003caa:	f7fe fdcb 	bl	8002844 <HAL_RCC_GetSysClockFreq>
 8003cae:	0003      	movs	r3, r0
 8003cb0:	61bb      	str	r3, [r7, #24]
        break;
 8003cb2:	e00a      	b.n	8003cca <UART_SetConfig+0x172>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003cb4:	2380      	movs	r3, #128	; 0x80
 8003cb6:	021b      	lsls	r3, r3, #8
 8003cb8:	61bb      	str	r3, [r7, #24]
        break;
 8003cba:	e006      	b.n	8003cca <UART_SetConfig+0x172>
      default:
        pclk = 0U;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003cc0:	231e      	movs	r3, #30
 8003cc2:	18fb      	adds	r3, r7, r3
 8003cc4:	2201      	movs	r2, #1
 8003cc6:	701a      	strb	r2, [r3, #0]
        break;
 8003cc8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003cca:	69bb      	ldr	r3, [r7, #24]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d100      	bne.n	8003cd2 <UART_SetConfig+0x17a>
 8003cd0:	e07b      	b.n	8003dca <UART_SetConfig+0x272>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	005a      	lsls	r2, r3, #1
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	085b      	lsrs	r3, r3, #1
 8003cdc:	18d2      	adds	r2, r2, r3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	0019      	movs	r1, r3
 8003ce4:	0010      	movs	r0, r2
 8003ce6:	f7fc fa0f 	bl	8000108 <__udivsi3>
 8003cea:	0003      	movs	r3, r0
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	2b0f      	cmp	r3, #15
 8003cf4:	d91c      	bls.n	8003d30 <UART_SetConfig+0x1d8>
 8003cf6:	693a      	ldr	r2, [r7, #16]
 8003cf8:	2380      	movs	r3, #128	; 0x80
 8003cfa:	025b      	lsls	r3, r3, #9
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d217      	bcs.n	8003d30 <UART_SetConfig+0x1d8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	b29a      	uxth	r2, r3
 8003d04:	200e      	movs	r0, #14
 8003d06:	183b      	adds	r3, r7, r0
 8003d08:	210f      	movs	r1, #15
 8003d0a:	438a      	bics	r2, r1
 8003d0c:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	085b      	lsrs	r3, r3, #1
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	2207      	movs	r2, #7
 8003d16:	4013      	ands	r3, r2
 8003d18:	b299      	uxth	r1, r3
 8003d1a:	183b      	adds	r3, r7, r0
 8003d1c:	183a      	adds	r2, r7, r0
 8003d1e:	8812      	ldrh	r2, [r2, #0]
 8003d20:	430a      	orrs	r2, r1
 8003d22:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	183a      	adds	r2, r7, r0
 8003d2a:	8812      	ldrh	r2, [r2, #0]
 8003d2c:	60da      	str	r2, [r3, #12]
 8003d2e:	e04c      	b.n	8003dca <UART_SetConfig+0x272>
      }
      else
      {
        ret = HAL_ERROR;
 8003d30:	231e      	movs	r3, #30
 8003d32:	18fb      	adds	r3, r7, r3
 8003d34:	2201      	movs	r2, #1
 8003d36:	701a      	strb	r2, [r3, #0]
 8003d38:	e047      	b.n	8003dca <UART_SetConfig+0x272>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003d3a:	231f      	movs	r3, #31
 8003d3c:	18fb      	adds	r3, r7, r3
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	2b08      	cmp	r3, #8
 8003d42:	d015      	beq.n	8003d70 <UART_SetConfig+0x218>
 8003d44:	dc18      	bgt.n	8003d78 <UART_SetConfig+0x220>
 8003d46:	2b04      	cmp	r3, #4
 8003d48:	d00d      	beq.n	8003d66 <UART_SetConfig+0x20e>
 8003d4a:	dc15      	bgt.n	8003d78 <UART_SetConfig+0x220>
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d002      	beq.n	8003d56 <UART_SetConfig+0x1fe>
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d005      	beq.n	8003d60 <UART_SetConfig+0x208>
 8003d54:	e010      	b.n	8003d78 <UART_SetConfig+0x220>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d56:	f7fe fde5 	bl	8002924 <HAL_RCC_GetPCLK1Freq>
 8003d5a:	0003      	movs	r3, r0
 8003d5c:	61bb      	str	r3, [r7, #24]
        break;
 8003d5e:	e012      	b.n	8003d86 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d60:	4b28      	ldr	r3, [pc, #160]	; (8003e04 <UART_SetConfig+0x2ac>)
 8003d62:	61bb      	str	r3, [r7, #24]
        break;
 8003d64:	e00f      	b.n	8003d86 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d66:	f7fe fd6d 	bl	8002844 <HAL_RCC_GetSysClockFreq>
 8003d6a:	0003      	movs	r3, r0
 8003d6c:	61bb      	str	r3, [r7, #24]
        break;
 8003d6e:	e00a      	b.n	8003d86 <UART_SetConfig+0x22e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d70:	2380      	movs	r3, #128	; 0x80
 8003d72:	021b      	lsls	r3, r3, #8
 8003d74:	61bb      	str	r3, [r7, #24]
        break;
 8003d76:	e006      	b.n	8003d86 <UART_SetConfig+0x22e>
      default:
        pclk = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003d7c:	231e      	movs	r3, #30
 8003d7e:	18fb      	adds	r3, r7, r3
 8003d80:	2201      	movs	r2, #1
 8003d82:	701a      	strb	r2, [r3, #0]
        break;
 8003d84:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d01e      	beq.n	8003dca <UART_SetConfig+0x272>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	085a      	lsrs	r2, r3, #1
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	18d2      	adds	r2, r2, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	0019      	movs	r1, r3
 8003d9c:	0010      	movs	r0, r2
 8003d9e:	f7fc f9b3 	bl	8000108 <__udivsi3>
 8003da2:	0003      	movs	r3, r0
 8003da4:	b29b      	uxth	r3, r3
 8003da6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	2b0f      	cmp	r3, #15
 8003dac:	d909      	bls.n	8003dc2 <UART_SetConfig+0x26a>
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	2380      	movs	r3, #128	; 0x80
 8003db2:	025b      	lsls	r3, r3, #9
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d204      	bcs.n	8003dc2 <UART_SetConfig+0x26a>
      {
        huart->Instance->BRR = usartdiv;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	693a      	ldr	r2, [r7, #16]
 8003dbe:	60da      	str	r2, [r3, #12]
 8003dc0:	e003      	b.n	8003dca <UART_SetConfig+0x272>
      }
      else
      {
        ret = HAL_ERROR;
 8003dc2:	231e      	movs	r3, #30
 8003dc4:	18fb      	adds	r3, r7, r3
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003dd6:	231e      	movs	r3, #30
 8003dd8:	18fb      	adds	r3, r7, r3
 8003dda:	781b      	ldrb	r3, [r3, #0]
}
 8003ddc:	0018      	movs	r0, r3
 8003dde:	46bd      	mov	sp, r7
 8003de0:	b008      	add	sp, #32
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	efff69f3 	.word	0xefff69f3
 8003de8:	ffffcfff 	.word	0xffffcfff
 8003dec:	fffff4ff 	.word	0xfffff4ff
 8003df0:	40013800 	.word	0x40013800
 8003df4:	40021000 	.word	0x40021000
 8003df8:	40004400 	.word	0x40004400
 8003dfc:	40004800 	.word	0x40004800
 8003e00:	40004c00 	.word	0x40004c00
 8003e04:	007a1200 	.word	0x007a1200

08003e08 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e14:	2201      	movs	r2, #1
 8003e16:	4013      	ands	r3, r2
 8003e18:	d00b      	beq.n	8003e32 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	4a4a      	ldr	r2, [pc, #296]	; (8003f4c <UART_AdvFeatureConfig+0x144>)
 8003e22:	4013      	ands	r3, r2
 8003e24:	0019      	movs	r1, r3
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e36:	2202      	movs	r2, #2
 8003e38:	4013      	ands	r3, r2
 8003e3a:	d00b      	beq.n	8003e54 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	4a43      	ldr	r2, [pc, #268]	; (8003f50 <UART_AdvFeatureConfig+0x148>)
 8003e44:	4013      	ands	r3, r2
 8003e46:	0019      	movs	r1, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	430a      	orrs	r2, r1
 8003e52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e58:	2204      	movs	r2, #4
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	d00b      	beq.n	8003e76 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	4a3b      	ldr	r2, [pc, #236]	; (8003f54 <UART_AdvFeatureConfig+0x14c>)
 8003e66:	4013      	ands	r3, r2
 8003e68:	0019      	movs	r1, r3
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	430a      	orrs	r2, r1
 8003e74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7a:	2208      	movs	r2, #8
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	d00b      	beq.n	8003e98 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	4a34      	ldr	r2, [pc, #208]	; (8003f58 <UART_AdvFeatureConfig+0x150>)
 8003e88:	4013      	ands	r3, r2
 8003e8a:	0019      	movs	r1, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	430a      	orrs	r2, r1
 8003e96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e9c:	2210      	movs	r2, #16
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	d00b      	beq.n	8003eba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	4a2c      	ldr	r2, [pc, #176]	; (8003f5c <UART_AdvFeatureConfig+0x154>)
 8003eaa:	4013      	ands	r3, r2
 8003eac:	0019      	movs	r1, r3
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	430a      	orrs	r2, r1
 8003eb8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	d00b      	beq.n	8003edc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	4a25      	ldr	r2, [pc, #148]	; (8003f60 <UART_AdvFeatureConfig+0x158>)
 8003ecc:	4013      	ands	r3, r2
 8003ece:	0019      	movs	r1, r3
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	430a      	orrs	r2, r1
 8003eda:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee0:	2240      	movs	r2, #64	; 0x40
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	d01d      	beq.n	8003f22 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	4a1d      	ldr	r2, [pc, #116]	; (8003f64 <UART_AdvFeatureConfig+0x15c>)
 8003eee:	4013      	ands	r3, r2
 8003ef0:	0019      	movs	r1, r3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	430a      	orrs	r2, r1
 8003efc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f02:	2380      	movs	r3, #128	; 0x80
 8003f04:	035b      	lsls	r3, r3, #13
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d10b      	bne.n	8003f22 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	4a15      	ldr	r2, [pc, #84]	; (8003f68 <UART_AdvFeatureConfig+0x160>)
 8003f12:	4013      	ands	r3, r2
 8003f14:	0019      	movs	r1, r3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f26:	2280      	movs	r2, #128	; 0x80
 8003f28:	4013      	ands	r3, r2
 8003f2a:	d00b      	beq.n	8003f44 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	4a0e      	ldr	r2, [pc, #56]	; (8003f6c <UART_AdvFeatureConfig+0x164>)
 8003f34:	4013      	ands	r3, r2
 8003f36:	0019      	movs	r1, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	430a      	orrs	r2, r1
 8003f42:	605a      	str	r2, [r3, #4]
  }
}
 8003f44:	46c0      	nop			; (mov r8, r8)
 8003f46:	46bd      	mov	sp, r7
 8003f48:	b002      	add	sp, #8
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	fffdffff 	.word	0xfffdffff
 8003f50:	fffeffff 	.word	0xfffeffff
 8003f54:	fffbffff 	.word	0xfffbffff
 8003f58:	ffff7fff 	.word	0xffff7fff
 8003f5c:	ffffefff 	.word	0xffffefff
 8003f60:	ffffdfff 	.word	0xffffdfff
 8003f64:	ffefffff 	.word	0xffefffff
 8003f68:	ff9fffff 	.word	0xff9fffff
 8003f6c:	fff7ffff 	.word	0xfff7ffff

08003f70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b086      	sub	sp, #24
 8003f74:	af02      	add	r7, sp, #8
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2280      	movs	r2, #128	; 0x80
 8003f7c:	2100      	movs	r1, #0
 8003f7e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003f80:	f7fc ff3e 	bl	8000e00 <HAL_GetTick>
 8003f84:	0003      	movs	r3, r0
 8003f86:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	2208      	movs	r2, #8
 8003f90:	4013      	ands	r3, r2
 8003f92:	2b08      	cmp	r3, #8
 8003f94:	d10c      	bne.n	8003fb0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2280      	movs	r2, #128	; 0x80
 8003f9a:	0391      	lsls	r1, r2, #14
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	4a17      	ldr	r2, [pc, #92]	; (8003ffc <UART_CheckIdleState+0x8c>)
 8003fa0:	9200      	str	r2, [sp, #0]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f000 f82c 	bl	8004000 <UART_WaitOnFlagUntilTimeout>
 8003fa8:	1e03      	subs	r3, r0, #0
 8003faa:	d001      	beq.n	8003fb0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fac:	2303      	movs	r3, #3
 8003fae:	e021      	b.n	8003ff4 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2204      	movs	r2, #4
 8003fb8:	4013      	ands	r3, r2
 8003fba:	2b04      	cmp	r3, #4
 8003fbc:	d10c      	bne.n	8003fd8 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2280      	movs	r2, #128	; 0x80
 8003fc2:	03d1      	lsls	r1, r2, #15
 8003fc4:	6878      	ldr	r0, [r7, #4]
 8003fc6:	4a0d      	ldr	r2, [pc, #52]	; (8003ffc <UART_CheckIdleState+0x8c>)
 8003fc8:	9200      	str	r2, [sp, #0]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f000 f818 	bl	8004000 <UART_WaitOnFlagUntilTimeout>
 8003fd0:	1e03      	subs	r3, r0, #0
 8003fd2:	d001      	beq.n	8003fd8 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e00d      	b.n	8003ff4 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2220      	movs	r2, #32
 8003fdc:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2220      	movs	r2, #32
 8003fe2:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2274      	movs	r2, #116	; 0x74
 8003fee:	2100      	movs	r1, #0
 8003ff0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003ff2:	2300      	movs	r3, #0
}
 8003ff4:	0018      	movs	r0, r3
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	b004      	add	sp, #16
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	01ffffff 	.word	0x01ffffff

08004000 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b094      	sub	sp, #80	; 0x50
 8004004:	af00      	add	r7, sp, #0
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	603b      	str	r3, [r7, #0]
 800400c:	1dfb      	adds	r3, r7, #7
 800400e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004010:	e0a3      	b.n	800415a <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004012:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004014:	3301      	adds	r3, #1
 8004016:	d100      	bne.n	800401a <UART_WaitOnFlagUntilTimeout+0x1a>
 8004018:	e09f      	b.n	800415a <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800401a:	f7fc fef1 	bl	8000e00 <HAL_GetTick>
 800401e:	0002      	movs	r2, r0
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	1ad3      	subs	r3, r2, r3
 8004024:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004026:	429a      	cmp	r2, r3
 8004028:	d302      	bcc.n	8004030 <UART_WaitOnFlagUntilTimeout+0x30>
 800402a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800402c:	2b00      	cmp	r3, #0
 800402e:	d13d      	bne.n	80040ac <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004030:	f3ef 8310 	mrs	r3, PRIMASK
 8004034:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004036:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004038:	647b      	str	r3, [r7, #68]	; 0x44
 800403a:	2301      	movs	r3, #1
 800403c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800403e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004040:	f383 8810 	msr	PRIMASK, r3
}
 8004044:	46c0      	nop			; (mov r8, r8)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	494c      	ldr	r1, [pc, #304]	; (8004184 <UART_WaitOnFlagUntilTimeout+0x184>)
 8004052:	400a      	ands	r2, r1
 8004054:	601a      	str	r2, [r3, #0]
 8004056:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004058:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800405a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800405c:	f383 8810 	msr	PRIMASK, r3
}
 8004060:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004062:	f3ef 8310 	mrs	r3, PRIMASK
 8004066:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8004068:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800406a:	643b      	str	r3, [r7, #64]	; 0x40
 800406c:	2301      	movs	r3, #1
 800406e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004070:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004072:	f383 8810 	msr	PRIMASK, r3
}
 8004076:	46c0      	nop			; (mov r8, r8)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689a      	ldr	r2, [r3, #8]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2101      	movs	r1, #1
 8004084:	438a      	bics	r2, r1
 8004086:	609a      	str	r2, [r3, #8]
 8004088:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800408a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800408c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800408e:	f383 8810 	msr	PRIMASK, r3
}
 8004092:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2220      	movs	r2, #32
 8004098:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2220      	movs	r2, #32
 800409e:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2274      	movs	r2, #116	; 0x74
 80040a4:	2100      	movs	r1, #0
 80040a6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e067      	b.n	800417c <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2204      	movs	r2, #4
 80040b4:	4013      	ands	r3, r2
 80040b6:	d050      	beq.n	800415a <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	69da      	ldr	r2, [r3, #28]
 80040be:	2380      	movs	r3, #128	; 0x80
 80040c0:	011b      	lsls	r3, r3, #4
 80040c2:	401a      	ands	r2, r3
 80040c4:	2380      	movs	r3, #128	; 0x80
 80040c6:	011b      	lsls	r3, r3, #4
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d146      	bne.n	800415a <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	2280      	movs	r2, #128	; 0x80
 80040d2:	0112      	lsls	r2, r2, #4
 80040d4:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040d6:	f3ef 8310 	mrs	r3, PRIMASK
 80040da:	613b      	str	r3, [r7, #16]
  return(result);
 80040dc:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80040de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040e0:	2301      	movs	r3, #1
 80040e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	f383 8810 	msr	PRIMASK, r3
}
 80040ea:	46c0      	nop			; (mov r8, r8)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4923      	ldr	r1, [pc, #140]	; (8004184 <UART_WaitOnFlagUntilTimeout+0x184>)
 80040f8:	400a      	ands	r2, r1
 80040fa:	601a      	str	r2, [r3, #0]
 80040fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040fe:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004100:	69bb      	ldr	r3, [r7, #24]
 8004102:	f383 8810 	msr	PRIMASK, r3
}
 8004106:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004108:	f3ef 8310 	mrs	r3, PRIMASK
 800410c:	61fb      	str	r3, [r7, #28]
  return(result);
 800410e:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004110:	64bb      	str	r3, [r7, #72]	; 0x48
 8004112:	2301      	movs	r3, #1
 8004114:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004116:	6a3b      	ldr	r3, [r7, #32]
 8004118:	f383 8810 	msr	PRIMASK, r3
}
 800411c:	46c0      	nop			; (mov r8, r8)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689a      	ldr	r2, [r3, #8]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2101      	movs	r1, #1
 800412a:	438a      	bics	r2, r1
 800412c:	609a      	str	r2, [r3, #8]
 800412e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004130:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004134:	f383 8810 	msr	PRIMASK, r3
}
 8004138:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2220      	movs	r2, #32
 800413e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2220      	movs	r2, #32
 8004144:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2280      	movs	r2, #128	; 0x80
 800414a:	2120      	movs	r1, #32
 800414c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2274      	movs	r2, #116	; 0x74
 8004152:	2100      	movs	r1, #0
 8004154:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e010      	b.n	800417c <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	69db      	ldr	r3, [r3, #28]
 8004160:	68ba      	ldr	r2, [r7, #8]
 8004162:	4013      	ands	r3, r2
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	425a      	negs	r2, r3
 800416a:	4153      	adcs	r3, r2
 800416c:	b2db      	uxtb	r3, r3
 800416e:	001a      	movs	r2, r3
 8004170:	1dfb      	adds	r3, r7, #7
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	429a      	cmp	r2, r3
 8004176:	d100      	bne.n	800417a <UART_WaitOnFlagUntilTimeout+0x17a>
 8004178:	e74b      	b.n	8004012 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	0018      	movs	r0, r3
 800417e:	46bd      	mov	sp, r7
 8004180:	b014      	add	sp, #80	; 0x50
 8004182:	bd80      	pop	{r7, pc}
 8004184:	fffffe5f 	.word	0xfffffe5f

08004188 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b08e      	sub	sp, #56	; 0x38
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004190:	f3ef 8310 	mrs	r3, PRIMASK
 8004194:	617b      	str	r3, [r7, #20]
  return(result);
 8004196:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004198:	637b      	str	r3, [r7, #52]	; 0x34
 800419a:	2301      	movs	r3, #1
 800419c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	f383 8810 	msr	PRIMASK, r3
}
 80041a4:	46c0      	nop			; (mov r8, r8)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4925      	ldr	r1, [pc, #148]	; (8004248 <UART_EndRxTransfer+0xc0>)
 80041b2:	400a      	ands	r2, r1
 80041b4:	601a      	str	r2, [r3, #0]
 80041b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	f383 8810 	msr	PRIMASK, r3
}
 80041c0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041c2:	f3ef 8310 	mrs	r3, PRIMASK
 80041c6:	623b      	str	r3, [r7, #32]
  return(result);
 80041c8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041ca:	633b      	str	r3, [r7, #48]	; 0x30
 80041cc:	2301      	movs	r3, #1
 80041ce:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041d2:	f383 8810 	msr	PRIMASK, r3
}
 80041d6:	46c0      	nop			; (mov r8, r8)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	689a      	ldr	r2, [r3, #8]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2101      	movs	r1, #1
 80041e4:	438a      	bics	r2, r1
 80041e6:	609a      	str	r2, [r3, #8]
 80041e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041ea:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ee:	f383 8810 	msr	PRIMASK, r3
}
 80041f2:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041f8:	2b01      	cmp	r3, #1
 80041fa:	d118      	bne.n	800422e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041fc:	f3ef 8310 	mrs	r3, PRIMASK
 8004200:	60bb      	str	r3, [r7, #8]
  return(result);
 8004202:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004204:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004206:	2301      	movs	r3, #1
 8004208:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f383 8810 	msr	PRIMASK, r3
}
 8004210:	46c0      	nop			; (mov r8, r8)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2110      	movs	r1, #16
 800421e:	438a      	bics	r2, r1
 8004220:	601a      	str	r2, [r3, #0]
 8004222:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004224:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	f383 8810 	msr	PRIMASK, r3
}
 800422c:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2220      	movs	r2, #32
 8004232:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2200      	movs	r2, #0
 800423e:	665a      	str	r2, [r3, #100]	; 0x64
}
 8004240:	46c0      	nop			; (mov r8, r8)
 8004242:	46bd      	mov	sp, r7
 8004244:	b00e      	add	sp, #56	; 0x38
 8004246:	bd80      	pop	{r7, pc}
 8004248:	fffffedf 	.word	0xfffffedf

0800424c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b084      	sub	sp, #16
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004258:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	225a      	movs	r2, #90	; 0x5a
 800425e:	2100      	movs	r1, #0
 8004260:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2252      	movs	r2, #82	; 0x52
 8004266:	2100      	movs	r1, #0
 8004268:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	0018      	movs	r0, r3
 800426e:	f7ff fc5f 	bl	8003b30 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004272:	46c0      	nop			; (mov r8, r8)
 8004274:	46bd      	mov	sp, r7
 8004276:	b004      	add	sp, #16
 8004278:	bd80      	pop	{r7, pc}

0800427a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800427a:	b580      	push	{r7, lr}
 800427c:	b086      	sub	sp, #24
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004282:	f3ef 8310 	mrs	r3, PRIMASK
 8004286:	60bb      	str	r3, [r7, #8]
  return(result);
 8004288:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800428a:	617b      	str	r3, [r7, #20]
 800428c:	2301      	movs	r3, #1
 800428e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f383 8810 	msr	PRIMASK, r3
}
 8004296:	46c0      	nop			; (mov r8, r8)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	2140      	movs	r1, #64	; 0x40
 80042a4:	438a      	bics	r2, r1
 80042a6:	601a      	str	r2, [r3, #0]
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	f383 8810 	msr	PRIMASK, r3
}
 80042b2:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2220      	movs	r2, #32
 80042b8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	0018      	movs	r0, r3
 80042c4:	f7ff fc2c 	bl	8003b20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042c8:	46c0      	nop			; (mov r8, r8)
 80042ca:	46bd      	mov	sp, r7
 80042cc:	b006      	add	sp, #24
 80042ce:	bd80      	pop	{r7, pc}

080042d0 <__libc_init_array>:
 80042d0:	b570      	push	{r4, r5, r6, lr}
 80042d2:	2600      	movs	r6, #0
 80042d4:	4d0c      	ldr	r5, [pc, #48]	; (8004308 <__libc_init_array+0x38>)
 80042d6:	4c0d      	ldr	r4, [pc, #52]	; (800430c <__libc_init_array+0x3c>)
 80042d8:	1b64      	subs	r4, r4, r5
 80042da:	10a4      	asrs	r4, r4, #2
 80042dc:	42a6      	cmp	r6, r4
 80042de:	d109      	bne.n	80042f4 <__libc_init_array+0x24>
 80042e0:	2600      	movs	r6, #0
 80042e2:	f000 f82b 	bl	800433c <_init>
 80042e6:	4d0a      	ldr	r5, [pc, #40]	; (8004310 <__libc_init_array+0x40>)
 80042e8:	4c0a      	ldr	r4, [pc, #40]	; (8004314 <__libc_init_array+0x44>)
 80042ea:	1b64      	subs	r4, r4, r5
 80042ec:	10a4      	asrs	r4, r4, #2
 80042ee:	42a6      	cmp	r6, r4
 80042f0:	d105      	bne.n	80042fe <__libc_init_array+0x2e>
 80042f2:	bd70      	pop	{r4, r5, r6, pc}
 80042f4:	00b3      	lsls	r3, r6, #2
 80042f6:	58eb      	ldr	r3, [r5, r3]
 80042f8:	4798      	blx	r3
 80042fa:	3601      	adds	r6, #1
 80042fc:	e7ee      	b.n	80042dc <__libc_init_array+0xc>
 80042fe:	00b3      	lsls	r3, r6, #2
 8004300:	58eb      	ldr	r3, [r5, r3]
 8004302:	4798      	blx	r3
 8004304:	3601      	adds	r6, #1
 8004306:	e7f2      	b.n	80042ee <__libc_init_array+0x1e>
 8004308:	0800438c 	.word	0x0800438c
 800430c:	0800438c 	.word	0x0800438c
 8004310:	0800438c 	.word	0x0800438c
 8004314:	08004390 	.word	0x08004390

08004318 <memcpy>:
 8004318:	2300      	movs	r3, #0
 800431a:	b510      	push	{r4, lr}
 800431c:	429a      	cmp	r2, r3
 800431e:	d100      	bne.n	8004322 <memcpy+0xa>
 8004320:	bd10      	pop	{r4, pc}
 8004322:	5ccc      	ldrb	r4, [r1, r3]
 8004324:	54c4      	strb	r4, [r0, r3]
 8004326:	3301      	adds	r3, #1
 8004328:	e7f8      	b.n	800431c <memcpy+0x4>

0800432a <memset>:
 800432a:	0003      	movs	r3, r0
 800432c:	1882      	adds	r2, r0, r2
 800432e:	4293      	cmp	r3, r2
 8004330:	d100      	bne.n	8004334 <memset+0xa>
 8004332:	4770      	bx	lr
 8004334:	7019      	strb	r1, [r3, #0]
 8004336:	3301      	adds	r3, #1
 8004338:	e7f9      	b.n	800432e <memset+0x4>
	...

0800433c <_init>:
 800433c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800433e:	46c0      	nop			; (mov r8, r8)
 8004340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004342:	bc08      	pop	{r3}
 8004344:	469e      	mov	lr, r3
 8004346:	4770      	bx	lr

08004348 <_fini>:
 8004348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800434a:	46c0      	nop			; (mov r8, r8)
 800434c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800434e:	bc08      	pop	{r3}
 8004350:	469e      	mov	lr, r3
 8004352:	4770      	bx	lr
