#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct  4 03:06:38 2023
# Process ID: 15414
# Current directory: /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/impl_1/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2495.998 MHz, CPU Physical cores: 6, Host memory: 16765 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SOC_Design/course-lab_2/hsp_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/design_1_axi_smc_1.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_fir_n11_maxi_0_1/design_1_fir_n11_maxi_0_1.dcp' for cell 'design_1_i/fir_n11_maxi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1.dcp' for cell 'design_1_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.dcp' for cell 'design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.078 ; gain = 0.000 ; free physical = 6548 ; free virtual = 11647
INFO: [Netlist 29-17] Analyzing 225 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/design_1_zynq_ultra_ps_e_0_1.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1_board.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_1/design_1_rst_ps8_0_99M_1.xdc] for cell 'design_1_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 25 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3187.762 ; gain = 0.000 ; free physical = 6391 ; free virtual = 11490
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 87 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 33 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 50 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 3187.762 ; gain = 283.684 ; free physical = 6391 ; free virtual = 11490
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:01 . Memory (MB): peak = 3187.762 ; gain = 0.000 ; free physical = 6386 ; free virtual = 11485

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14d01ace5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3387.543 ; gain = 199.781 ; free physical = 6198 ; free virtual = 11297

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 36 inverter(s) to 2426 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bdc2d14e

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3632.652 ; gain = 0.000 ; free physical = 5978 ; free virtual = 11077
INFO: [Opt 31-389] Phase Retarget created 58 cells and removed 377 cells
INFO: [Opt 31-1021] In phase Retarget, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 191d0b57b

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3632.652 ; gain = 0.000 ; free physical = 5978 ; free virtual = 11077
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 196 cells
INFO: [Opt 31-1021] In phase Constant propagation, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16ccd3446

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:01 . Memory (MB): peak = 3632.652 ; gain = 0.000 ; free physical = 5979 ; free virtual = 11078
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 541 cells
INFO: [Opt 31-1021] In phase Sweep, 218 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 16ccd3446

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3664.668 ; gain = 32.016 ; free physical = 5976 ; free virtual = 11075
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16ccd3446

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3664.668 ; gain = 32.016 ; free physical = 5976 ; free virtual = 11075
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16ccd3446

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3664.668 ; gain = 32.016 ; free physical = 5976 ; free virtual = 11075
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 82 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              58  |             377  |                                             70  |
|  Constant propagation         |              22  |             196  |                                             75  |
|  Sweep                        |               0  |             541  |                                            218  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             82  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3664.668 ; gain = 0.000 ; free physical = 5976 ; free virtual = 11075
Ending Logic Optimization Task | Checksum: e3a5831d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3664.668 ; gain = 32.016 ; free physical = 5976 ; free virtual = 11075

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 65156268

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4243.574 ; gain = 0.000 ; free physical = 5576 ; free virtual = 10675
Ending Power Optimization Task | Checksum: 65156268

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 4243.574 ; gain = 578.906 ; free physical = 5603 ; free virtual = 10702

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 65156268

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4243.574 ; gain = 0.000 ; free physical = 5603 ; free virtual = 10702

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4243.574 ; gain = 0.000 ; free physical = 5603 ; free virtual = 10702
Ending Netlist Obfuscation Task | Checksum: add38c17

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4243.574 ; gain = 0.000 ; free physical = 5603 ; free virtual = 10702
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4243.574 ; gain = 1055.812 ; free physical = 5603 ; free virtual = 10702
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 5136.910 ; gain = 885.332 ; free physical = 5014 ; free virtual = 10117
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5136.910 ; gain = 0.000 ; free physical = 5005 ; free virtual = 10108
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 27f73375

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5136.910 ; gain = 0.000 ; free physical = 5005 ; free virtual = 10108
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5136.910 ; gain = 0.000 ; free physical = 5005 ; free virtual = 10108

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 161e6b5a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 5136.910 ; gain = 0.000 ; free physical = 5039 ; free virtual = 10142

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: acecb3e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5144.914 ; gain = 8.004 ; free physical = 5035 ; free virtual = 10138

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: acecb3e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5144.914 ; gain = 8.004 ; free physical = 5035 ; free virtual = 10138
Phase 1 Placer Initialization | Checksum: acecb3e3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 5144.914 ; gain = 8.004 ; free physical = 5035 ; free virtual = 10138

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 4a4571dd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 5144.914 ; gain = 8.004 ; free physical = 5022 ; free virtual = 10125

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 4a4571dd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5144.914 ; gain = 8.004 ; free physical = 5022 ; free virtual = 10126

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 4a4571dd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5189.277 ; gain = 52.367 ; free physical = 5014 ; free virtual = 10118

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: e366319b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5221.293 ; gain = 84.383 ; free physical = 5011 ; free virtual = 10115

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: e366319b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5221.293 ; gain = 84.383 ; free physical = 5011 ; free virtual = 10115
Phase 2.1.1 Partition Driven Placement | Checksum: e366319b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5221.293 ; gain = 84.383 ; free physical = 5011 ; free virtual = 10115
Phase 2.1 Floorplanning | Checksum: 9252866e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5221.293 ; gain = 84.383 ; free physical = 5011 ; free virtual = 10115

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 9252866e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5221.293 ; gain = 84.383 ; free physical = 5011 ; free virtual = 10115

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 9252866e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5221.293 ; gain = 84.383 ; free physical = 5011 ; free virtual = 10115

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 284 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 98 nets or LUTs. Breaked 0 LUT, combined 98 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4984 ; free virtual = 10087

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             98  |                    98  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             98  |                    98  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 18b07fd73

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4983 ; free virtual = 10087
Phase 2.4 Global Placement Core | Checksum: 21739a727

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4974 ; free virtual = 10077
Phase 2 Global Placement | Checksum: 21739a727

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4978 ; free virtual = 10082

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16def13f7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4979 ; free virtual = 10082

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13f414a91

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4979 ; free virtual = 10082

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1b7b4c49d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4977 ; free virtual = 10080

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 10b319215

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4977 ; free virtual = 10080

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 11224de71

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4969 ; free virtual = 10073
Phase 3.3.3 Slice Area Swap | Checksum: 11224de71

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4966 ; free virtual = 10069
Phase 3.3 Small Shape DP | Checksum: 18b9986f6

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4972 ; free virtual = 10075

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1dedd334c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4972 ; free virtual = 10075

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1a0d2b233

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4972 ; free virtual = 10075
Phase 3 Detail Placement | Checksum: 1a0d2b233

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4972 ; free virtual = 10075

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 136b2ac28

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.364 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12badbf84

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4961 ; free virtual = 10065
INFO: [Place 46-35] Processed net design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 2229 loads.
INFO: [Place 46-45] Replicated bufg driver design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1294a46a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4959 ; free virtual = 10063
Phase 4.1.1.1 BUFG Insertion | Checksum: 14b91a173

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4959 ; free virtual = 10063

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.364. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1bfce32af

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4959 ; free virtual = 10063

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4959 ; free virtual = 10063
Phase 4.1 Post Commit Optimization | Checksum: 1bfce32af

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4959 ; free virtual = 10063
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4944 ; free virtual = 10047

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 222cdeca8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4952 ; free virtual = 10055

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 222cdeca8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4952 ; free virtual = 10055
Phase 4.3 Placer Reporting | Checksum: 222cdeca8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4952 ; free virtual = 10055

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4952 ; free virtual = 10055

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4952 ; free virtual = 10055
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 253b7daef

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4952 ; free virtual = 10055
Ending Placer Task | Checksum: 19a3e3cac

Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 4952 ; free virtual = 10055
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 5237.301 ; gain = 100.391 ; free physical = 5026 ; free virtual = 10129
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4992 ; free virtual = 10124
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4969 ; free virtual = 10080
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4989 ; free virtual = 10100
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4939 ; free virtual = 10079
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cdcd72a0 ConstDB: 0 ShapeSum: 69711013 RouteDB: 62ffb9f9
Nodegraph reading from file.  Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4845 ; free virtual = 9964
Post Restoration Checksum: NetGraph: d760dfe7 NumContArr: 73d5c4dd Constraints: d972264f Timing: 0
Phase 1 Build RT Design | Checksum: 224a8cb13

Time (s): cpu = 00:01:18 ; elapsed = 00:00:20 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4845 ; free virtual = 9963

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 224a8cb13

Time (s): cpu = 00:01:18 ; elapsed = 00:00:20 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4807 ; free virtual = 9926

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 224a8cb13

Time (s): cpu = 00:01:18 ; elapsed = 00:00:20 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4807 ; free virtual = 9926

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 19cf2a952

Time (s): cpu = 00:01:19 ; elapsed = 00:00:21 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4821 ; free virtual = 9940

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d939a8f7

Time (s): cpu = 00:01:21 ; elapsed = 00:00:22 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4804 ; free virtual = 9923
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.453  | TNS=0.000  | WHS=-0.069 | THS=-58.469|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11763
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10021
  Number of Partially Routed Nets     = 1742
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 21ca282b6

Time (s): cpu = 00:01:24 ; elapsed = 00:00:24 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4808 ; free virtual = 9927

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21ca282b6

Time (s): cpu = 00:01:24 ; elapsed = 00:00:24 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4809 ; free virtual = 9927
Phase 3 Initial Routing | Checksum: 2648f7e3b

Time (s): cpu = 00:01:27 ; elapsed = 00:00:25 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4783 ; free virtual = 9902

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2233
 Number of Nodes with overlaps = 185
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.844  | TNS=0.000  | WHS=-0.013 | THS=-0.029 |

Phase 4.1 Global Iteration 0 | Checksum: 2d4d5d09c

Time (s): cpu = 00:01:43 ; elapsed = 00:00:38 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4778 ; free virtual = 9897

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 3235fc72e

Time (s): cpu = 00:01:43 ; elapsed = 00:00:38 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4778 ; free virtual = 9897
Phase 4 Rip-up And Reroute | Checksum: 3235fc72e

Time (s): cpu = 00:01:43 ; elapsed = 00:00:38 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4778 ; free virtual = 9897

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2c2472c95

Time (s): cpu = 00:01:45 ; elapsed = 00:00:39 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4780 ; free virtual = 9899
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.844  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2c2472c95

Time (s): cpu = 00:01:45 ; elapsed = 00:00:39 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4780 ; free virtual = 9899

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2c2472c95

Time (s): cpu = 00:01:45 ; elapsed = 00:00:39 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4780 ; free virtual = 9899
Phase 5 Delay and Skew Optimization | Checksum: 2c2472c95

Time (s): cpu = 00:01:45 ; elapsed = 00:00:39 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4780 ; free virtual = 9899

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 389ad1fca

Time (s): cpu = 00:01:47 ; elapsed = 00:00:39 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4777 ; free virtual = 9896
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.844  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2e136a62e

Time (s): cpu = 00:01:47 ; elapsed = 00:00:39 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4777 ; free virtual = 9896
Phase 6 Post Hold Fix | Checksum: 2e136a62e

Time (s): cpu = 00:01:47 ; elapsed = 00:00:39 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4777 ; free virtual = 9896

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.12535 %
  Global Horizontal Routing Utilization  = 1.29267 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2b1928167

Time (s): cpu = 00:01:47 ; elapsed = 00:00:40 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4778 ; free virtual = 9896

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2b1928167

Time (s): cpu = 00:01:47 ; elapsed = 00:00:40 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4776 ; free virtual = 9895

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2b1928167

Time (s): cpu = 00:01:47 ; elapsed = 00:00:40 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4776 ; free virtual = 9894

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2b1928167

Time (s): cpu = 00:01:47 ; elapsed = 00:00:40 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4776 ; free virtual = 9894

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.844  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2b1928167

Time (s): cpu = 00:01:48 ; elapsed = 00:00:41 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4776 ; free virtual = 9894
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:48 ; elapsed = 00:00:41 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4823 ; free virtual = 9942

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:54 ; elapsed = 00:00:43 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4823 ; free virtual = 9942
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4778 ; free virtual = 9928
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ubuntu/SOC_Design/course-lab_2/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4735 ; free virtual = 9870
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U1/dout output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U1/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U1/dout__0 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U1/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U1/dout__1 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U1/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U10/dout__0 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U10/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U10/dout__0__0 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U10/dout__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U10/dout__1 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U10/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U11/dout__0 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U11/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U11/dout__0__0 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U11/dout__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U11/dout__1 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U11/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U2/dout output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U2/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U2/dout__0 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U2/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U2/dout__1 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U2/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U3/dout output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U3/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U3/dout__0 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U3/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U3/dout__1 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U3/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U4/dout output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U4/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U4/dout__0 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U4/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U4/dout__1 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U4/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U5/dout output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U5/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U5/dout__0 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U5/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U5/dout__1 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U5/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U6/dout output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U6/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U6/dout__0 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U6/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U6/dout__1 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U6/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U7/dout output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U7/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U7/dout__0 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U7/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U7/dout__1 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U7/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U8/dout output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U8/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U8/dout__0 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U8/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U8/dout__1 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U8/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U9/dout output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U9/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U9/dout__0 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U9/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U9/dout__1 output design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U9/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U1/dout multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U1/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U1/dout__0 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U1/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U1/dout__1 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U1/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U10/dout__0 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U10/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U10/dout__0__0 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U10/dout__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U10/dout__1 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U10/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U11/dout__0 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U11/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U11/dout__0__0 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U11/dout__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U11/dout__1 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U11/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U2/dout multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U2/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U2/dout__0 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U2/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U2/dout__1 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U2/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U3/dout multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U3/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U3/dout__0 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U3/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U3/dout__1 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U3/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U4/dout multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U4/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U4/dout__0 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U4/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U4/dout__1 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U4/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U5/dout multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U5/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U5/dout__0 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U5/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U5/dout__1 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U5/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U6/dout multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U6/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U6/dout__0 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U6/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U6/dout__1 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U6/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U7/dout multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U7/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U7/dout__0 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U7/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U7/dout__1 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U7/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U8/dout multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U8/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U8/dout__0 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U8/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U8/dout__1 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U8/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U9/dout multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U9/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U9/dout__0 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U9/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U9/dout__1 multiplier stage design_1_i/fir_n11_maxi_0/inst/grp_fir_n11_maxi_Pipeline_XFER_LOOP_fu_242/mul_32s_32s_32_1_1_U9/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 42 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 73 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 5237.301 ; gain = 0.000 ; free physical = 4671 ; free virtual = 9815
INFO: [Common 17-206] Exiting Vivado at Wed Oct  4 03:09:05 2023...
