

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_signature_1_Pipeline_VITIS_LOOP_392_1_VITIS_LOOP_248_1'
================================================================
* Date:           Fri Mar 10 17:22:25 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  8.741 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027|  51.350 us|  51.350 us|  1027|  1027|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_392_1_VITIS_LOOP_248_1  |     1025|     1025|         2|          1|          1|  1024|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.93>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%s_1 = alloca i32 1"   --->   Operation 5 'alloca' 's_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%s = alloca i32 1"   --->   Operation 7 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1"   --->   Operation 8 'alloca' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten146 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.32ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten146"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 11 [1/1] (1.32ns)   --->   "%store_ln0 = store i3 0, i3 %i_10"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 12 [1/1] (1.32ns)   --->   "%store_ln0 = store i11 0, i11 %s"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 13 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 14 [1/1] (1.32ns)   --->   "%store_ln0 = store i9 0, i9 %s_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i656"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten146_load = load i11 %indvar_flatten146" [dilithium2/polyvec.c:392]   --->   Operation 16 'load' 'indvar_flatten146_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.52ns)   --->   "%icmp_ln392 = icmp_eq  i11 %indvar_flatten146_load, i11 1024" [dilithium2/polyvec.c:392]   --->   Operation 17 'icmp' 'icmp_ln392' <Predicate = true> <Delay = 1.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "%add_ln392_1 = add i11 %indvar_flatten146_load, i11 1" [dilithium2/polyvec.c:392]   --->   Operation 18 'add' 'add_ln392_1' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln392 = br i1 %icmp_ln392, void %pqcrystals_dilithium2_ref_poly_make_hint.exit.i, void %pqcrystals_dilithium2_ref_polyveck_make_hint.exit.exitStub" [dilithium2/polyvec.c:392]   --->   Operation 19 'br' 'br_ln392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [dilithium2/poly.c:248]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_10_load = load i3 %i_10" [dilithium2/polyvec.c:392]   --->   Operation 21 'load' 'i_10_load' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.34ns)   --->   "%add_ln392 = add i3 %i_10_load, i3 1" [dilithium2/polyvec.c:392]   --->   Operation 22 'add' 'add_ln392' <Predicate = (!icmp_ln392)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.34ns)   --->   "%icmp_ln248 = icmp_eq  i9 %i_load, i9 256" [dilithium2/poly.c:248]   --->   Operation 23 'icmp' 'icmp_ln248' <Predicate = (!icmp_ln392)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.07ns)   --->   "%select_ln392 = select i1 %icmp_ln248, i9 0, i9 %i_load" [dilithium2/polyvec.c:392]   --->   Operation 24 'select' 'select_ln392' <Predicate = (!icmp_ln392)> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%select_ln392_2 = select i1 %icmp_ln248, i3 %add_ln392, i3 %i_10_load" [dilithium2/polyvec.c:392]   --->   Operation 25 'select' 'select_ln392_2' <Predicate = (!icmp_ln392)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i3 %select_ln392_2" [dilithium2/poly.c:249]   --->   Operation 26 'trunc' 'trunc_ln249' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 %trunc_ln249, i8 0" [dilithium2/poly.c:249]   --->   Operation 27 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln249_2 = zext i9 %select_ln392" [dilithium2/poly.c:249]   --->   Operation 28 'zext' 'zext_ln249_2' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.74ns)   --->   "%add_ln249 = add i10 %tmp_s, i10 %zext_ln249_2" [dilithium2/poly.c:249]   --->   Operation 29 'add' 'add_ln249' <Predicate = (!icmp_ln392)> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln249_3 = zext i10 %add_ln249" [dilithium2/poly.c:249]   --->   Operation 30 'zext' 'zext_ln249_3' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%w1_vec_coeffs_addr = getelementptr i32 %w1_vec_coeffs, i64 0, i64 %zext_ln249_3" [dilithium2/poly.c:249]   --->   Operation 31 'getelementptr' 'w1_vec_coeffs_addr' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%w0_vec_coeffs_addr = getelementptr i32 %w0_vec_coeffs, i64 0, i64 %zext_ln249_3" [dilithium2/poly.c:249]   --->   Operation 32 'getelementptr' 'w0_vec_coeffs_addr' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.77ns)   --->   "%w0_vec_coeffs_load = load i10 %w0_vec_coeffs_addr" [dilithium2/poly.c:249]   --->   Operation 33 'load' 'w0_vec_coeffs_load' <Predicate = (!icmp_ln392)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 34 [2/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i10 %w1_vec_coeffs_addr" [dilithium2/poly.c:249]   --->   Operation 34 'load' 'w1_vec_coeffs_load' <Predicate = (!icmp_ln392)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (1.73ns)   --->   "%add_ln248 = add i9 %select_ln392, i9 1" [dilithium2/poly.c:248]   --->   Operation 35 'add' 'add_ln248' <Predicate = (!icmp_ln392)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.32ns)   --->   "%store_ln248 = store i11 %add_ln392_1, i11 %indvar_flatten146" [dilithium2/poly.c:248]   --->   Operation 36 'store' 'store_ln248' <Predicate = (!icmp_ln392)> <Delay = 1.32>
ST_1 : Operation 37 [1/1] (1.32ns)   --->   "%store_ln248 = store i3 %select_ln392_2, i3 %i_10" [dilithium2/poly.c:248]   --->   Operation 37 'store' 'store_ln248' <Predicate = (!icmp_ln392)> <Delay = 1.32>
ST_1 : Operation 38 [1/1] (1.32ns)   --->   "%store_ln248 = store i9 %add_ln248, i9 %i" [dilithium2/poly.c:248]   --->   Operation 38 'store' 'store_ln248' <Predicate = (!icmp_ln392)> <Delay = 1.32>

State 2 <SV = 1> <Delay = 8.74>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%s_4 = load i9 %s_1"   --->   Operation 39 'load' 's_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%s_2 = load i11 %s" [dilithium2/polyvec.c:393]   --->   Operation 40 'load' 's_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%s_2_cast = zext i9 %s_4"   --->   Operation 41 'zext' 's_2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.76ns)   --->   "%s_3 = add i11 %s_2_cast, i11 %s_2" [dilithium2/polyvec.c:393]   --->   Operation 43 'add' 's_3' <Predicate = true> <Delay = 1.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_392_1_VITIS_LOOP_248_1_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node s_5)   --->   "%select_ln392_1 = select i1 %icmp_ln248, i9 0, i9 %s_4" [dilithium2/polyvec.c:392]   --->   Operation 46 'select' 'select_ln392_1' <Predicate = (!icmp_ln392)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 47 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.83ns)   --->   "%select_ln392_3 = select i1 %icmp_ln248, i11 %s_3, i11 %s_2" [dilithium2/polyvec.c:392]   --->   Operation 48 'select' 'select_ln392_3' <Predicate = (!icmp_ln392)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr = getelementptr i32 %h_vec_coeffs, i64 0, i64 %zext_ln249_3" [dilithium2/poly.c:249]   --->   Operation 49 'getelementptr' 'h_vec_coeffs_addr' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [dilithium2/poly.c:245]   --->   Operation 50 'specloopname' 'specloopname_ln245' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (2.77ns)   --->   "%w0_vec_coeffs_load = load i10 %w0_vec_coeffs_addr" [dilithium2/poly.c:249]   --->   Operation 51 'load' 'w0_vec_coeffs_load' <Predicate = (!icmp_ln392)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 52 [1/2] (2.77ns)   --->   "%w1_vec_coeffs_load = load i10 %w1_vec_coeffs_addr" [dilithium2/poly.c:249]   --->   Operation 52 'load' 'w1_vec_coeffs_load' <Predicate = (!icmp_ln392)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 53 [1/1] (2.11ns)   --->   "%icmp_ln69 = icmp_slt  i32 %w0_vec_coeffs_load, i32 95233" [dilithium2/rounding.c:69]   --->   Operation 53 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln392)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.11ns)   --->   "%icmp_ln69_1 = icmp_sgt  i32 %w0_vec_coeffs_load, i32 8285185" [dilithium2/rounding.c:69]   --->   Operation 54 'icmp' 'icmp_ln69_1' <Predicate = (!icmp_ln392)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (2.11ns)   --->   "%icmp_ln69_2 = icmp_eq  i32 %w0_vec_coeffs_load, i32 8285185" [dilithium2/rounding.c:69]   --->   Operation 55 'icmp' 'icmp_ln69_2' <Predicate = (!icmp_ln392)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.11ns)   --->   "%icmp_ln69_3 = icmp_eq  i32 %w1_vec_coeffs_load, i32 0" [dilithium2/rounding.c:69]   --->   Operation 56 'icmp' 'icmp_ln69_3' <Predicate = (!icmp_ln392)> <Delay = 2.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln69)   --->   "%and_ln69 = and i1 %icmp_ln69_2, i1 %icmp_ln69_3" [dilithium2/rounding.c:69]   --->   Operation 57 'and' 'and_ln69' <Predicate = (!icmp_ln392)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xor_ln69)   --->   "%or_ln69 = or i1 %icmp_ln69, i1 %icmp_ln69_1" [dilithium2/rounding.c:69]   --->   Operation 58 'or' 'or_ln69' <Predicate = (!icmp_ln392)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln69)   --->   "%or_ln69_1 = or i1 %or_ln69, i1 %and_ln69" [dilithium2/rounding.c:69]   --->   Operation 59 'or' 'or_ln69_1' <Predicate = (!icmp_ln392)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln69 = xor i1 %or_ln69_1, i1 1" [dilithium2/rounding.c:69]   --->   Operation 60 'xor' 'xor_ln69' <Predicate = (!icmp_ln392)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i1 %xor_ln69" [dilithium2/poly.c:249]   --->   Operation 61 'zext' 'zext_ln249' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node s_5)   --->   "%zext_ln249_1 = zext i1 %xor_ln69" [dilithium2/poly.c:249]   --->   Operation 62 'zext' 'zext_ln249_1' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.77ns)   --->   "%store_ln249 = store i32 %zext_ln249, i10 %h_vec_coeffs_addr" [dilithium2/poly.c:249]   --->   Operation 63 'store' 'store_ln249' <Predicate = (!icmp_ln392)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 64 [1/1] (1.73ns) (out node of the LUT)   --->   "%s_5 = add i9 %zext_ln249_1, i9 %select_ln392_1" [dilithium2/poly.c:250]   --->   Operation 64 'add' 's_5' <Predicate = (!icmp_ln392)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.32ns)   --->   "%store_ln248 = store i11 %select_ln392_3, i11 %s" [dilithium2/poly.c:248]   --->   Operation 65 'store' 'store_ln248' <Predicate = (!icmp_ln392)> <Delay = 1.32>
ST_2 : Operation 66 [1/1] (1.32ns)   --->   "%store_ln248 = store i9 %s_5, i9 %s_1" [dilithium2/poly.c:248]   --->   Operation 66 'store' 'store_ln248' <Predicate = (!icmp_ln392)> <Delay = 1.32>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln248 = br void %for.inc.i.i656" [dilithium2/poly.c:248]   --->   Operation 67 'br' 'br_ln248' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln393 = write void @_ssdm_op_Write.ap_auto.i11P0A, i11 %s_4_out, i11 %s_3" [dilithium2/polyvec.c:393]   --->   Operation 68 'write' 'write_ln393' <Predicate = (icmp_ln392)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln392)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 6.93ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i_load', dilithium2/poly.c:248) on local variable 'i' [27]  (0 ns)
	'icmp' operation ('icmp_ln248', dilithium2/poly.c:248) [32]  (1.34 ns)
	'select' operation ('select_ln392', dilithium2/polyvec.c:392) [33]  (1.07 ns)
	'add' operation ('add_ln249', dilithium2/poly.c:249) [41]  (1.75 ns)
	'getelementptr' operation ('w0_vec_coeffs_addr', dilithium2/poly.c:249) [44]  (0 ns)
	'load' operation ('a0', dilithium2/poly.c:249) on array 'w0_vec_coeffs' [47]  (2.77 ns)

 <State 2>: 8.74ns
The critical path consists of the following:
	'load' operation ('a0', dilithium2/poly.c:249) on array 'w0_vec_coeffs' [47]  (2.77 ns)
	'icmp' operation ('icmp_ln69_2', dilithium2/rounding.c:69) [51]  (2.11 ns)
	'and' operation ('and_ln69', dilithium2/rounding.c:69) [53]  (0 ns)
	'or' operation ('or_ln69_1', dilithium2/rounding.c:69) [55]  (0 ns)
	'xor' operation ('xor_ln69', dilithium2/rounding.c:69) [56]  (0.8 ns)
	'add' operation ('s', dilithium2/poly.c:250) [60]  (1.73 ns)
	'store' operation ('store_ln248', dilithium2/poly.c:248) of variable 's', dilithium2/poly.c:250 on local variable 's' [66]  (1.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
