
MIFARE_CLASSIC_1K_READ_WRITE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ec4  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  080060c4  080060c4  000070c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006520  08006520  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006520  08006520  00007520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006528  08006528  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006528  08006528  00007528  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800652c  0800652c  0000752c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006530  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  2000005c  0800658c  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002b4  0800658c  000082b4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000df02  00000000  00000000  0000808a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020b9  00000000  00000000  00015f8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a80  00000000  00000000  00018048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000081f  00000000  00000000  00018ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000279b3  00000000  00000000  000192e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e3b6  00000000  00000000  00040c9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f43a0  00000000  00000000  0004f050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001433f0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003008  00000000  00000000  00143434  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0014643c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	2000005c 	.word	0x2000005c
 800021c:	00000000 	.word	0x00000000
 8000220:	080060ac 	.word	0x080060ac

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000060 	.word	0x20000060
 800023c:	080060ac 	.word	0x080060ac

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b086      	sub	sp, #24
 8000620:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000622:	f001 fbd6 	bl	8001dd2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000626:	f000 f827 	bl	8000678 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062a:	f000 f8ef 	bl	800080c <MX_GPIO_Init>
  MX_SPI1_Init();
 800062e:	f000 f87f 	bl	8000730 <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8000632:	f000 f8bb 	bl	80007ac <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  rfid_cli_t cli = {0};
 8000636:	463b      	mov	r3, r7
 8000638:	2200      	movs	r2, #0
 800063a:	601a      	str	r2, [r3, #0]
 800063c:	605a      	str	r2, [r3, #4]
 800063e:	609a      	str	r2, [r3, #8]
 8000640:	60da      	str	r2, [r3, #12]
 8000642:	611a      	str	r2, [r3, #16]
 8000644:	615a      	str	r2, [r3, #20]
    cli.huart = &huart3;
 8000646:	4b09      	ldr	r3, [pc, #36]	@ (800066c <main+0x50>)
 8000648:	603b      	str	r3, [r7, #0]

    cli.rc522.hspi = &hspi1;
 800064a:	4b09      	ldr	r3, [pc, #36]	@ (8000670 <main+0x54>)
 800064c:	607b      	str	r3, [r7, #4]
    cli.rc522.cs_port = GPIOA;
 800064e:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <main+0x58>)
 8000650:	60bb      	str	r3, [r7, #8]
    cli.rc522.cs_pin  = GPIO_PIN_4;   // CS = PA4
 8000652:	2310      	movs	r3, #16
 8000654:	81bb      	strh	r3, [r7, #12]
    cli.rc522.rst_port = GPIOA;
 8000656:	4b07      	ldr	r3, [pc, #28]	@ (8000674 <main+0x58>)
 8000658:	613b      	str	r3, [r7, #16]
    cli.rc522.rst_pin  = GPIO_PIN_3;  // RST = PA3
 800065a:	2308      	movs	r3, #8
 800065c:	82bb      	strh	r3, [r7, #20]

    RFID_CLI_Run(&cli);
 800065e:	463b      	mov	r3, r7
 8000660:	4618      	mov	r0, r3
 8000662:	f001 f869 	bl	8001738 <RFID_CLI_Run>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000666:	bf00      	nop
 8000668:	e7fd      	b.n	8000666 <main+0x4a>
 800066a:	bf00      	nop
 800066c:	200000dc 	.word	0x200000dc
 8000670:	20000078 	.word	0x20000078
 8000674:	40020000 	.word	0x40020000

08000678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b094      	sub	sp, #80	@ 0x50
 800067c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	f107 031c 	add.w	r3, r7, #28
 8000682:	2234      	movs	r2, #52	@ 0x34
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f005 f892 	bl	80057b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068c:	f107 0308 	add.w	r3, r7, #8
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	605a      	str	r2, [r3, #4]
 8000696:	609a      	str	r2, [r3, #8]
 8000698:	60da      	str	r2, [r3, #12]
 800069a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800069c:	4b22      	ldr	r3, [pc, #136]	@ (8000728 <SystemClock_Config+0xb0>)
 800069e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a0:	4a21      	ldr	r2, [pc, #132]	@ (8000728 <SystemClock_Config+0xb0>)
 80006a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000728 <SystemClock_Config+0xb0>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006b4:	4b1d      	ldr	r3, [pc, #116]	@ (800072c <SystemClock_Config+0xb4>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006bc:	4a1b      	ldr	r2, [pc, #108]	@ (800072c <SystemClock_Config+0xb4>)
 80006be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006c2:	6013      	str	r3, [r2, #0]
 80006c4:	4b19      	ldr	r3, [pc, #100]	@ (800072c <SystemClock_Config+0xb4>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006cc:	603b      	str	r3, [r7, #0]
 80006ce:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006d0:	2302      	movs	r3, #2
 80006d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006d4:	2301      	movs	r3, #1
 80006d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006d8:	2310      	movs	r3, #16
 80006da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006dc:	2300      	movs	r3, #0
 80006de:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e0:	f107 031c 	add.w	r3, r7, #28
 80006e4:	4618      	mov	r0, r3
 80006e6:	f001 ff5f 	bl	80025a8 <HAL_RCC_OscConfig>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80006f0:	f000 f8d6 	bl	80008a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f4:	230f      	movs	r3, #15
 80006f6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006f8:	2300      	movs	r3, #0
 80006fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000700:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000704:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800070a:	f107 0308 	add.w	r3, r7, #8
 800070e:	2100      	movs	r1, #0
 8000710:	4618      	mov	r0, r3
 8000712:	f002 f9f7 	bl	8002b04 <HAL_RCC_ClockConfig>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800071c:	f000 f8c0 	bl	80008a0 <Error_Handler>
  }
}
 8000720:	bf00      	nop
 8000722:	3750      	adds	r7, #80	@ 0x50
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	40023800 	.word	0x40023800
 800072c:	40007000 	.word	0x40007000

08000730 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000734:	4b1b      	ldr	r3, [pc, #108]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000736:	4a1c      	ldr	r2, [pc, #112]	@ (80007a8 <MX_SPI1_Init+0x78>)
 8000738:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800073a:	4b1a      	ldr	r3, [pc, #104]	@ (80007a4 <MX_SPI1_Init+0x74>)
 800073c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000740:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000742:	4b18      	ldr	r3, [pc, #96]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000744:	2200      	movs	r2, #0
 8000746:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000748:	4b16      	ldr	r3, [pc, #88]	@ (80007a4 <MX_SPI1_Init+0x74>)
 800074a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800074e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000750:	4b14      	ldr	r3, [pc, #80]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000752:	2200      	movs	r2, #0
 8000754:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000756:	4b13      	ldr	r3, [pc, #76]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000758:	2200      	movs	r2, #0
 800075a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800075c:	4b11      	ldr	r3, [pc, #68]	@ (80007a4 <MX_SPI1_Init+0x74>)
 800075e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000762:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000764:	4b0f      	ldr	r3, [pc, #60]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000766:	2210      	movs	r2, #16
 8000768:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800076a:	4b0e      	ldr	r3, [pc, #56]	@ (80007a4 <MX_SPI1_Init+0x74>)
 800076c:	2200      	movs	r2, #0
 800076e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000770:	4b0c      	ldr	r3, [pc, #48]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000772:	2200      	movs	r2, #0
 8000774:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000776:	4b0b      	ldr	r3, [pc, #44]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000778:	2200      	movs	r2, #0
 800077a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800077c:	4b09      	ldr	r3, [pc, #36]	@ (80007a4 <MX_SPI1_Init+0x74>)
 800077e:	2207      	movs	r2, #7
 8000780:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000782:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000784:	2200      	movs	r2, #0
 8000786:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000788:	4b06      	ldr	r3, [pc, #24]	@ (80007a4 <MX_SPI1_Init+0x74>)
 800078a:	2208      	movs	r2, #8
 800078c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800078e:	4805      	ldr	r0, [pc, #20]	@ (80007a4 <MX_SPI1_Init+0x74>)
 8000790:	f003 f804 	bl	800379c <HAL_SPI_Init>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d001      	beq.n	800079e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800079a:	f000 f881 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000078 	.word	0x20000078
 80007a8:	40013000 	.word	0x40013000

080007ac <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80007b0:	4b14      	ldr	r3, [pc, #80]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007b2:	4a15      	ldr	r2, [pc, #84]	@ (8000808 <MX_USART3_UART_Init+0x5c>)
 80007b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80007b6:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80007be:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80007c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80007ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007d2:	220c      	movs	r2, #12
 80007d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007d8:	2200      	movs	r2, #0
 80007da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007dc:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007de:	2200      	movs	r2, #0
 80007e0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007e2:	4b08      	ldr	r3, [pc, #32]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007e8:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007ee:	4805      	ldr	r0, [pc, #20]	@ (8000804 <MX_USART3_UART_Init+0x58>)
 80007f0:	f003 fd9c 	bl	800432c <HAL_UART_Init>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80007fa:	f000 f851 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80007fe:	bf00      	nop
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	200000dc 	.word	0x200000dc
 8000808:	40004800 	.word	0x40004800

0800080c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b088      	sub	sp, #32
 8000810:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000812:	f107 030c 	add.w	r3, r7, #12
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	605a      	str	r2, [r3, #4]
 800081c:	609a      	str	r2, [r3, #8]
 800081e:	60da      	str	r2, [r3, #12]
 8000820:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000822:	4b1d      	ldr	r3, [pc, #116]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	4a1c      	ldr	r2, [pc, #112]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000828:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800082c:	6313      	str	r3, [r2, #48]	@ 0x30
 800082e:	4b1a      	ldr	r3, [pc, #104]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000836:	60bb      	str	r3, [r7, #8]
 8000838:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083a:	4b17      	ldr	r3, [pc, #92]	@ (8000898 <MX_GPIO_Init+0x8c>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	4a16      	ldr	r2, [pc, #88]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000840:	f043 0301 	orr.w	r3, r3, #1
 8000844:	6313      	str	r3, [r2, #48]	@ 0x30
 8000846:	4b14      	ldr	r3, [pc, #80]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084a:	f003 0301 	and.w	r3, r3, #1
 800084e:	607b      	str	r3, [r7, #4]
 8000850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000852:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	4a10      	ldr	r2, [pc, #64]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000858:	f043 0308 	orr.w	r3, r3, #8
 800085c:	6313      	str	r3, [r2, #48]	@ 0x30
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <MX_GPIO_Init+0x8c>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	f003 0308 	and.w	r3, r3, #8
 8000866:	603b      	str	r3, [r7, #0]
 8000868:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_SET);
 800086a:	2201      	movs	r2, #1
 800086c:	2118      	movs	r1, #24
 800086e:	480b      	ldr	r0, [pc, #44]	@ (800089c <MX_GPIO_Init+0x90>)
 8000870:	f001 fe80 	bl	8002574 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000874:	2318      	movs	r3, #24
 8000876:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000878:	2301      	movs	r3, #1
 800087a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000880:	2300      	movs	r3, #0
 8000882:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000884:	f107 030c 	add.w	r3, r7, #12
 8000888:	4619      	mov	r1, r3
 800088a:	4804      	ldr	r0, [pc, #16]	@ (800089c <MX_GPIO_Init+0x90>)
 800088c:	f001 fcc6 	bl	800221c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000890:	bf00      	nop
 8000892:	3720      	adds	r7, #32
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40023800 	.word	0x40023800
 800089c:	40020000 	.word	0x40020000

080008a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a0:	b480      	push	{r7}
 80008a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a4:	b672      	cpsid	i
}
 80008a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a8:	bf00      	nop
 80008aa:	e7fd      	b.n	80008a8 <Error_Handler+0x8>

080008ac <cs_low>:
#define PICC_AUTH_KEYA    0x60
#define PICC_READ         0x30
#define PICC_WRITE        0xA0

/* ---------- Helpers ---------- */
static inline void cs_low(rc522_t *d)  { HAL_GPIO_WritePin(d->cs_port, d->cs_pin, GPIO_PIN_RESET); }
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	6858      	ldr	r0, [r3, #4]
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	891b      	ldrh	r3, [r3, #8]
 80008bc:	2200      	movs	r2, #0
 80008be:	4619      	mov	r1, r3
 80008c0:	f001 fe58 	bl	8002574 <HAL_GPIO_WritePin>
 80008c4:	bf00      	nop
 80008c6:	3708      	adds	r7, #8
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}

080008cc <cs_high>:
static inline void cs_high(rc522_t *d) { HAL_GPIO_WritePin(d->cs_port, d->cs_pin, GPIO_PIN_SET);   }
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	6858      	ldr	r0, [r3, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	891b      	ldrh	r3, [r3, #8]
 80008dc:	2201      	movs	r2, #1
 80008de:	4619      	mov	r1, r3
 80008e0:	f001 fe48 	bl	8002574 <HAL_GPIO_WritePin>
 80008e4:	bf00      	nop
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <spi_write_reg>:

static void spi_write_reg(rc522_t *d, uint8_t reg, uint8_t val)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	460b      	mov	r3, r1
 80008f6:	70fb      	strb	r3, [r7, #3]
 80008f8:	4613      	mov	r3, r2
 80008fa:	70bb      	strb	r3, [r7, #2]
    /* Address byte format: MSB=0 write, bits6..1=addr, bit0=0 */
    uint8_t addr = (uint8_t)((reg << 1) & 0x7E);
 80008fc:	78fb      	ldrb	r3, [r7, #3]
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	b2db      	uxtb	r3, r3
 8000902:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8000906:	73fb      	strb	r3, [r7, #15]
    uint8_t tx[2] = { addr, val };
 8000908:	7bfb      	ldrb	r3, [r7, #15]
 800090a:	733b      	strb	r3, [r7, #12]
 800090c:	78bb      	ldrb	r3, [r7, #2]
 800090e:	737b      	strb	r3, [r7, #13]

    cs_low(d);
 8000910:	6878      	ldr	r0, [r7, #4]
 8000912:	f7ff ffcb 	bl	80008ac <cs_low>
    (void)HAL_SPI_Transmit(d->hspi, tx, 2, 100);
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	6818      	ldr	r0, [r3, #0]
 800091a:	f107 010c 	add.w	r1, r7, #12
 800091e:	2364      	movs	r3, #100	@ 0x64
 8000920:	2202      	movs	r2, #2
 8000922:	f002 ffe6 	bl	80038f2 <HAL_SPI_Transmit>
    cs_high(d);
 8000926:	6878      	ldr	r0, [r7, #4]
 8000928:	f7ff ffd0 	bl	80008cc <cs_high>
}
 800092c:	bf00      	nop
 800092e:	3710      	adds	r7, #16
 8000930:	46bd      	mov	sp, r7
 8000932:	bd80      	pop	{r7, pc}

08000934 <spi_read_reg>:

static uint8_t spi_read_reg(rc522_t *d, uint8_t reg)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b086      	sub	sp, #24
 8000938:	af02      	add	r7, sp, #8
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	460b      	mov	r3, r1
 800093e:	70fb      	strb	r3, [r7, #3]
    /* MSB=1 read */
    uint8_t addr = (uint8_t)(((reg << 1) & 0x7E) | 0x80);
 8000940:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	b25b      	sxtb	r3, r3
 8000948:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800094c:	b25b      	sxtb	r3, r3
 800094e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000952:	b25b      	sxtb	r3, r3
 8000954:	73fb      	strb	r3, [r7, #15]
    uint8_t tx[2] = { addr, 0x00 };
 8000956:	7bfb      	ldrb	r3, [r7, #15]
 8000958:	733b      	strb	r3, [r7, #12]
 800095a:	2300      	movs	r3, #0
 800095c:	737b      	strb	r3, [r7, #13]
    uint8_t rx[2] = { 0, 0 };
 800095e:	2300      	movs	r3, #0
 8000960:	813b      	strh	r3, [r7, #8]

    cs_low(d);
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f7ff ffa2 	bl	80008ac <cs_low>
    (void)HAL_SPI_TransmitReceive(d->hspi, tx, rx, 2, 100);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	6818      	ldr	r0, [r3, #0]
 800096c:	f107 0208 	add.w	r2, r7, #8
 8000970:	f107 010c 	add.w	r1, r7, #12
 8000974:	2364      	movs	r3, #100	@ 0x64
 8000976:	9300      	str	r3, [sp, #0]
 8000978:	2302      	movs	r3, #2
 800097a:	f003 f930 	bl	8003bde <HAL_SPI_TransmitReceive>
    cs_high(d);
 800097e:	6878      	ldr	r0, [r7, #4]
 8000980:	f7ff ffa4 	bl	80008cc <cs_high>
    return rx[1];
 8000984:	7a7b      	ldrb	r3, [r7, #9]
}
 8000986:	4618      	mov	r0, r3
 8000988:	3710      	adds	r7, #16
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <set_bit_mask>:

static void set_bit_mask(rc522_t *d, uint8_t reg, uint8_t mask)
{
 800098e:	b580      	push	{r7, lr}
 8000990:	b082      	sub	sp, #8
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
 8000996:	460b      	mov	r3, r1
 8000998:	70fb      	strb	r3, [r7, #3]
 800099a:	4613      	mov	r3, r2
 800099c:	70bb      	strb	r3, [r7, #2]
    spi_write_reg(d, reg, spi_read_reg(d, reg) | mask);
 800099e:	78fb      	ldrb	r3, [r7, #3]
 80009a0:	4619      	mov	r1, r3
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f7ff ffc6 	bl	8000934 <spi_read_reg>
 80009a8:	4603      	mov	r3, r0
 80009aa:	461a      	mov	r2, r3
 80009ac:	78bb      	ldrb	r3, [r7, #2]
 80009ae:	4313      	orrs	r3, r2
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	78fb      	ldrb	r3, [r7, #3]
 80009b4:	4619      	mov	r1, r3
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f7ff ff98 	bl	80008ec <spi_write_reg>
}
 80009bc:	bf00      	nop
 80009be:	3708      	adds	r7, #8
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}

080009c4 <clear_bit_mask>:

static void clear_bit_mask(rc522_t *d, uint8_t reg, uint8_t mask)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
 80009cc:	460b      	mov	r3, r1
 80009ce:	70fb      	strb	r3, [r7, #3]
 80009d0:	4613      	mov	r3, r2
 80009d2:	70bb      	strb	r3, [r7, #2]
    spi_write_reg(d, reg, spi_read_reg(d, reg) & (uint8_t)(~mask));
 80009d4:	78fb      	ldrb	r3, [r7, #3]
 80009d6:	4619      	mov	r1, r3
 80009d8:	6878      	ldr	r0, [r7, #4]
 80009da:	f7ff ffab 	bl	8000934 <spi_read_reg>
 80009de:	4603      	mov	r3, r0
 80009e0:	461a      	mov	r2, r3
 80009e2:	78bb      	ldrb	r3, [r7, #2]
 80009e4:	43db      	mvns	r3, r3
 80009e6:	b2db      	uxtb	r3, r3
 80009e8:	4013      	ands	r3, r2
 80009ea:	b2da      	uxtb	r2, r3
 80009ec:	78fb      	ldrb	r3, [r7, #3]
 80009ee:	4619      	mov	r1, r3
 80009f0:	6878      	ldr	r0, [r7, #4]
 80009f2:	f7ff ff7b 	bl	80008ec <spi_write_reg>
}
 80009f6:	bf00      	nop
 80009f8:	3708      	adds	r7, #8
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <calc_crc>:

static rc522_status_t calc_crc(rc522_t *d, const uint8_t *data, uint8_t len, uint8_t out[2])
{
 80009fe:	b590      	push	{r4, r7, lr}
 8000a00:	b089      	sub	sp, #36	@ 0x24
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	60f8      	str	r0, [r7, #12]
 8000a06:	60b9      	str	r1, [r7, #8]
 8000a08:	603b      	str	r3, [r7, #0]
 8000a0a:	4613      	mov	r3, r2
 8000a0c:	71fb      	strb	r3, [r7, #7]
    spi_write_reg(d, CommandReg, PCD_Idle);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2101      	movs	r1, #1
 8000a12:	68f8      	ldr	r0, [r7, #12]
 8000a14:	f7ff ff6a 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, DivIrqReg, 0x04);          // Clear CRCIRq
 8000a18:	2204      	movs	r2, #4
 8000a1a:	2105      	movs	r1, #5
 8000a1c:	68f8      	ldr	r0, [r7, #12]
 8000a1e:	f7ff ff65 	bl	80008ec <spi_write_reg>
    set_bit_mask(d, FIFOLevelReg, 0x80);        // Flush FIFO
 8000a22:	2280      	movs	r2, #128	@ 0x80
 8000a24:	210a      	movs	r1, #10
 8000a26:	68f8      	ldr	r0, [r7, #12]
 8000a28:	f7ff ffb1 	bl	800098e <set_bit_mask>

    for (uint8_t i = 0; i < len; i++)
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	77fb      	strb	r3, [r7, #31]
 8000a30:	e00b      	b.n	8000a4a <calc_crc+0x4c>
        spi_write_reg(d, FIFODataReg, data[i]);
 8000a32:	7ffb      	ldrb	r3, [r7, #31]
 8000a34:	68ba      	ldr	r2, [r7, #8]
 8000a36:	4413      	add	r3, r2
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	461a      	mov	r2, r3
 8000a3c:	2109      	movs	r1, #9
 8000a3e:	68f8      	ldr	r0, [r7, #12]
 8000a40:	f7ff ff54 	bl	80008ec <spi_write_reg>
    for (uint8_t i = 0; i < len; i++)
 8000a44:	7ffb      	ldrb	r3, [r7, #31]
 8000a46:	3301      	adds	r3, #1
 8000a48:	77fb      	strb	r3, [r7, #31]
 8000a4a:	7ffa      	ldrb	r2, [r7, #31]
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	d3ef      	bcc.n	8000a32 <calc_crc+0x34>

    spi_write_reg(d, CommandReg, PCD_CalcCRC);
 8000a52:	2203      	movs	r2, #3
 8000a54:	2101      	movs	r1, #1
 8000a56:	68f8      	ldr	r0, [r7, #12]
 8000a58:	f7ff ff48 	bl	80008ec <spi_write_reg>

    uint32_t t0 = HAL_GetTick();
 8000a5c:	f001 fa0a 	bl	8001e74 <HAL_GetTick>
 8000a60:	61b8      	str	r0, [r7, #24]
    while (1) {
        uint8_t n = spi_read_reg(d, DivIrqReg);
 8000a62:	2105      	movs	r1, #5
 8000a64:	68f8      	ldr	r0, [r7, #12]
 8000a66:	f7ff ff65 	bl	8000934 <spi_read_reg>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	75fb      	strb	r3, [r7, #23]
        if (n & 0x04) break;                    // CRCIRq
 8000a6e:	7dfb      	ldrb	r3, [r7, #23]
 8000a70:	f003 0304 	and.w	r3, r3, #4
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d108      	bne.n	8000a8a <calc_crc+0x8c>
        if ((HAL_GetTick() - t0) > 20) return RC522_TIMEOUT;
 8000a78:	f001 f9fc 	bl	8001e74 <HAL_GetTick>
 8000a7c:	4602      	mov	r2, r0
 8000a7e:	69bb      	ldr	r3, [r7, #24]
 8000a80:	1ad3      	subs	r3, r2, r3
 8000a82:	2b14      	cmp	r3, #20
 8000a84:	d9ed      	bls.n	8000a62 <calc_crc+0x64>
 8000a86:	2302      	movs	r3, #2
 8000a88:	e011      	b.n	8000aae <calc_crc+0xb0>
        if (n & 0x04) break;                    // CRCIRq
 8000a8a:	bf00      	nop
    }

    out[0] = spi_read_reg(d, CRCResultRegL);
 8000a8c:	2122      	movs	r1, #34	@ 0x22
 8000a8e:	68f8      	ldr	r0, [r7, #12]
 8000a90:	f7ff ff50 	bl	8000934 <spi_read_reg>
 8000a94:	4603      	mov	r3, r0
 8000a96:	461a      	mov	r2, r3
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	701a      	strb	r2, [r3, #0]
    out[1] = spi_read_reg(d, CRCResultRegH);
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	1c5c      	adds	r4, r3, #1
 8000aa0:	2121      	movs	r1, #33	@ 0x21
 8000aa2:	68f8      	ldr	r0, [r7, #12]
 8000aa4:	f7ff ff46 	bl	8000934 <spi_read_reg>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	7023      	strb	r3, [r4, #0]
    return RC522_OK;
 8000aac:	2300      	movs	r3, #0
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3724      	adds	r7, #36	@ 0x24
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd90      	pop	{r4, r7, pc}

08000ab6 <transceive>:
static rc522_status_t transceive(rc522_t *d,
                                 const uint8_t *send, uint8_t send_len,
                                 uint8_t *back, uint8_t *back_len,
                                 uint8_t *valid_bits,
                                 uint8_t tx_last_bits)
{
 8000ab6:	b590      	push	{r4, r7, lr}
 8000ab8:	b089      	sub	sp, #36	@ 0x24
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	60f8      	str	r0, [r7, #12]
 8000abe:	60b9      	str	r1, [r7, #8]
 8000ac0:	603b      	str	r3, [r7, #0]
 8000ac2:	4613      	mov	r3, r2
 8000ac4:	71fb      	strb	r3, [r7, #7]
    spi_write_reg(d, CommandReg, PCD_Idle);
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	2101      	movs	r1, #1
 8000aca:	68f8      	ldr	r0, [r7, #12]
 8000acc:	f7ff ff0e 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, ComIrqReg, 0x7F);          // Clear all IRQ
 8000ad0:	227f      	movs	r2, #127	@ 0x7f
 8000ad2:	2104      	movs	r1, #4
 8000ad4:	68f8      	ldr	r0, [r7, #12]
 8000ad6:	f7ff ff09 	bl	80008ec <spi_write_reg>
    set_bit_mask(d, FIFOLevelReg, 0x80);        // Flush FIFO
 8000ada:	2280      	movs	r2, #128	@ 0x80
 8000adc:	210a      	movs	r1, #10
 8000ade:	68f8      	ldr	r0, [r7, #12]
 8000ae0:	f7ff ff55 	bl	800098e <set_bit_mask>

    // Ensure normal receive end (avoid RxMultiple surprises)
    clear_bit_mask(d, RxModeReg, 0x04);         // RxMultiple = 0
 8000ae4:	2204      	movs	r2, #4
 8000ae6:	2113      	movs	r1, #19
 8000ae8:	68f8      	ldr	r0, [r7, #12]
 8000aea:	f7ff ff6b 	bl	80009c4 <clear_bit_mask>

    // Set bit framing (TxLastBits)
    spi_write_reg(d, BitFramingReg, (uint8_t)(tx_last_bits & 0x07));
 8000aee:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8000af2:	f003 0307 	and.w	r3, r3, #7
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	461a      	mov	r2, r3
 8000afa:	210d      	movs	r1, #13
 8000afc:	68f8      	ldr	r0, [r7, #12]
 8000afe:	f7ff fef5 	bl	80008ec <spi_write_reg>

    for (uint8_t i = 0; i < send_len; i++)
 8000b02:	2300      	movs	r3, #0
 8000b04:	77fb      	strb	r3, [r7, #31]
 8000b06:	e00b      	b.n	8000b20 <transceive+0x6a>
        spi_write_reg(d, FIFODataReg, send[i]);
 8000b08:	7ffb      	ldrb	r3, [r7, #31]
 8000b0a:	68ba      	ldr	r2, [r7, #8]
 8000b0c:	4413      	add	r3, r2
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	461a      	mov	r2, r3
 8000b12:	2109      	movs	r1, #9
 8000b14:	68f8      	ldr	r0, [r7, #12]
 8000b16:	f7ff fee9 	bl	80008ec <spi_write_reg>
    for (uint8_t i = 0; i < send_len; i++)
 8000b1a:	7ffb      	ldrb	r3, [r7, #31]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	77fb      	strb	r3, [r7, #31]
 8000b20:	7ffa      	ldrb	r2, [r7, #31]
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d3ef      	bcc.n	8000b08 <transceive+0x52>

    spi_write_reg(d, CommandReg, PCD_Transceive);
 8000b28:	220c      	movs	r2, #12
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	68f8      	ldr	r0, [r7, #12]
 8000b2e:	f7ff fedd 	bl	80008ec <spi_write_reg>
    set_bit_mask(d, BitFramingReg, 0x80);       // StartSend
 8000b32:	2280      	movs	r2, #128	@ 0x80
 8000b34:	210d      	movs	r1, #13
 8000b36:	68f8      	ldr	r0, [r7, #12]
 8000b38:	f7ff ff29 	bl	800098e <set_bit_mask>

    uint32_t t0 = HAL_GetTick();
 8000b3c:	f001 f99a 	bl	8001e74 <HAL_GetTick>
 8000b40:	61b8      	str	r0, [r7, #24]
    while (1) {
        uint8_t irq = spi_read_reg(d, ComIrqReg);
 8000b42:	2104      	movs	r1, #4
 8000b44:	68f8      	ldr	r0, [r7, #12]
 8000b46:	f7ff fef5 	bl	8000934 <spi_read_reg>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	75fb      	strb	r3, [r7, #23]
        if (irq & 0x30) break;                  // RxIRq or IdleIRq
 8000b4e:	7dfb      	ldrb	r3, [r7, #23]
 8000b50:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d10f      	bne.n	8000b78 <transceive+0xc2>
        if (irq & 0x01) return RC522_TIMEOUT;   // TimerIRq
 8000b58:	7dfb      	ldrb	r3, [r7, #23]
 8000b5a:	f003 0301 	and.w	r3, r3, #1
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <transceive+0xb0>
 8000b62:	2302      	movs	r3, #2
 8000b64:	e05a      	b.n	8000c1c <transceive+0x166>
        if ((HAL_GetTick() - t0) > 50) return RC522_TIMEOUT;
 8000b66:	f001 f985 	bl	8001e74 <HAL_GetTick>
 8000b6a:	4602      	mov	r2, r0
 8000b6c:	69bb      	ldr	r3, [r7, #24]
 8000b6e:	1ad3      	subs	r3, r2, r3
 8000b70:	2b32      	cmp	r3, #50	@ 0x32
 8000b72:	d9e6      	bls.n	8000b42 <transceive+0x8c>
 8000b74:	2302      	movs	r3, #2
 8000b76:	e051      	b.n	8000c1c <transceive+0x166>
        if (irq & 0x30) break;                  // RxIRq or IdleIRq
 8000b78:	bf00      	nop
    }

    clear_bit_mask(d, BitFramingReg, 0x80);     // StopStartSend
 8000b7a:	2280      	movs	r2, #128	@ 0x80
 8000b7c:	210d      	movs	r1, #13
 8000b7e:	68f8      	ldr	r0, [r7, #12]
 8000b80:	f7ff ff20 	bl	80009c4 <clear_bit_mask>

    uint8_t err = spi_read_reg(d, ErrorReg);
 8000b84:	2106      	movs	r1, #6
 8000b86:	68f8      	ldr	r0, [r7, #12]
 8000b88:	f7ff fed4 	bl	8000934 <spi_read_reg>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	75bb      	strb	r3, [r7, #22]
    // BufferOvfl | ParityErr | ProtocolErr are typical "hard errors"
    if (err & 0x13) {
 8000b90:	7dbb      	ldrb	r3, [r7, #22]
 8000b92:	f003 0313 	and.w	r3, r3, #19
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d008      	beq.n	8000bac <transceive+0xf6>
        if (err & 0x08) return RC522_COLLISION; // CollErr
 8000b9a:	7dbb      	ldrb	r3, [r7, #22]
 8000b9c:	f003 0308 	and.w	r3, r3, #8
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <transceive+0xf2>
 8000ba4:	2303      	movs	r3, #3
 8000ba6:	e039      	b.n	8000c1c <transceive+0x166>
        return RC522_ERR;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	e037      	b.n	8000c1c <transceive+0x166>
    }

    uint8_t n = spi_read_reg(d, FIFOLevelReg);
 8000bac:	210a      	movs	r1, #10
 8000bae:	68f8      	ldr	r0, [r7, #12]
 8000bb0:	f7ff fec0 	bl	8000934 <spi_read_reg>
 8000bb4:	4603      	mov	r3, r0
 8000bb6:	757b      	strb	r3, [r7, #21]
    uint8_t last_bits = spi_read_reg(d, ControlReg) & 0x07;
 8000bb8:	210c      	movs	r1, #12
 8000bba:	68f8      	ldr	r0, [r7, #12]
 8000bbc:	f7ff feba 	bl	8000934 <spi_read_reg>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	f003 0307 	and.w	r3, r3, #7
 8000bc6:	753b      	strb	r3, [r7, #20]

    if (back && back_len) {
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d01f      	beq.n	8000c0e <transceive+0x158>
 8000bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d01c      	beq.n	8000c0e <transceive+0x158>
        if (n > *back_len) return RC522_ERR;
 8000bd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	7d7a      	ldrb	r2, [r7, #21]
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	d901      	bls.n	8000be2 <transceive+0x12c>
 8000bde:	2301      	movs	r3, #1
 8000be0:	e01c      	b.n	8000c1c <transceive+0x166>
        *back_len = n;
 8000be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000be4:	7d7a      	ldrb	r2, [r7, #21]
 8000be6:	701a      	strb	r2, [r3, #0]

        for (uint8_t i = 0; i < n; i++)
 8000be8:	2300      	movs	r3, #0
 8000bea:	77bb      	strb	r3, [r7, #30]
 8000bec:	e00b      	b.n	8000c06 <transceive+0x150>
            back[i] = spi_read_reg(d, FIFODataReg);
 8000bee:	7fbb      	ldrb	r3, [r7, #30]
 8000bf0:	683a      	ldr	r2, [r7, #0]
 8000bf2:	18d4      	adds	r4, r2, r3
 8000bf4:	2109      	movs	r1, #9
 8000bf6:	68f8      	ldr	r0, [r7, #12]
 8000bf8:	f7ff fe9c 	bl	8000934 <spi_read_reg>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	7023      	strb	r3, [r4, #0]
        for (uint8_t i = 0; i < n; i++)
 8000c00:	7fbb      	ldrb	r3, [r7, #30]
 8000c02:	3301      	adds	r3, #1
 8000c04:	77bb      	strb	r3, [r7, #30]
 8000c06:	7fba      	ldrb	r2, [r7, #30]
 8000c08:	7d7b      	ldrb	r3, [r7, #21]
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d3ef      	bcc.n	8000bee <transceive+0x138>
    }
    if (valid_bits) *valid_bits = last_bits;
 8000c0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d002      	beq.n	8000c1a <transceive+0x164>
 8000c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c16:	7d3a      	ldrb	r2, [r7, #20]
 8000c18:	701a      	strb	r2, [r3, #0]
    return RC522_OK;
 8000c1a:	2300      	movs	r3, #0
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3724      	adds	r7, #36	@ 0x24
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd90      	pop	{r4, r7, pc}

08000c24 <rc522_reset>:

/* ---------- Public API ---------- */
void rc522_reset(rc522_t *d)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b082      	sub	sp, #8
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
    // Hardware reset pulse (recommended for stable start)
    HAL_GPIO_WritePin(d->rst_port, d->rst_pin, GPIO_PIN_RESET);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	68d8      	ldr	r0, [r3, #12]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	8a1b      	ldrh	r3, [r3, #16]
 8000c34:	2200      	movs	r2, #0
 8000c36:	4619      	mov	r1, r3
 8000c38:	f001 fc9c 	bl	8002574 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8000c3c:	2002      	movs	r0, #2
 8000c3e:	f001 f925 	bl	8001e8c <HAL_Delay>
    HAL_GPIO_WritePin(d->rst_port, d->rst_pin, GPIO_PIN_SET);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	68d8      	ldr	r0, [r3, #12]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	8a1b      	ldrh	r3, [r3, #16]
 8000c4a:	2201      	movs	r2, #1
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	f001 fc91 	bl	8002574 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000c52:	2032      	movs	r0, #50	@ 0x32
 8000c54:	f001 f91a 	bl	8001e8c <HAL_Delay>

    spi_write_reg(d, CommandReg, PCD_SoftReset);
 8000c58:	220f      	movs	r2, #15
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	6878      	ldr	r0, [r7, #4]
 8000c5e:	f7ff fe45 	bl	80008ec <spi_write_reg>
    HAL_Delay(50);
 8000c62:	2032      	movs	r0, #50	@ 0x32
 8000c64:	f001 f912 	bl	8001e8c <HAL_Delay>
}
 8000c68:	bf00      	nop
 8000c6a:	3708      	adds	r7, #8
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <rc522_antenna_on>:

void rc522_antenna_on(rc522_t *d)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
    uint8_t v = spi_read_reg(d, TxControlReg);
 8000c78:	2114      	movs	r1, #20
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	f7ff fe5a 	bl	8000934 <spi_read_reg>
 8000c80:	4603      	mov	r3, r0
 8000c82:	73fb      	strb	r3, [r7, #15]
    if (!(v & 0x03)) spi_write_reg(d, TxControlReg, v | 0x03);
 8000c84:	7bfb      	ldrb	r3, [r7, #15]
 8000c86:	f003 0303 	and.w	r3, r3, #3
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d108      	bne.n	8000ca0 <rc522_antenna_on+0x30>
 8000c8e:	7bfb      	ldrb	r3, [r7, #15]
 8000c90:	f043 0303 	orr.w	r3, r3, #3
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	461a      	mov	r2, r3
 8000c98:	2114      	movs	r1, #20
 8000c9a:	6878      	ldr	r0, [r7, #4]
 8000c9c:	f7ff fe26 	bl	80008ec <spi_write_reg>
}
 8000ca0:	bf00      	nop
 8000ca2:	3710      	adds	r7, #16
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <rc522_init>:

rc522_status_t rc522_init(rc522_t *d)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
    cs_high(d);
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff fe0b 	bl	80008cc <cs_high>
    rc522_reset(d);
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f7ff ffb4 	bl	8000c24 <rc522_reset>

    // Timer + CRC preset typical init values
    spi_write_reg(d, TModeReg, 0x8D);
 8000cbc:	228d      	movs	r2, #141	@ 0x8d
 8000cbe:	212a      	movs	r1, #42	@ 0x2a
 8000cc0:	6878      	ldr	r0, [r7, #4]
 8000cc2:	f7ff fe13 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, TPrescalerReg, 0x3E);
 8000cc6:	223e      	movs	r2, #62	@ 0x3e
 8000cc8:	212b      	movs	r1, #43	@ 0x2b
 8000cca:	6878      	ldr	r0, [r7, #4]
 8000ccc:	f7ff fe0e 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, TReloadRegL, 30);
 8000cd0:	221e      	movs	r2, #30
 8000cd2:	212d      	movs	r1, #45	@ 0x2d
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f7ff fe09 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, TReloadRegH, 0);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	212c      	movs	r1, #44	@ 0x2c
 8000cde:	6878      	ldr	r0, [r7, #4]
 8000ce0:	f7ff fe04 	bl	80008ec <spi_write_reg>

    // Force 100% ASK
    spi_write_reg(d, TxASKReg, 0x40);
 8000ce4:	2240      	movs	r2, #64	@ 0x40
 8000ce6:	2115      	movs	r1, #21
 8000ce8:	6878      	ldr	r0, [r7, #4]
 8000cea:	f7ff fdff 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, ModeReg, 0x3D);
 8000cee:	223d      	movs	r2, #61	@ 0x3d
 8000cf0:	2111      	movs	r1, #17
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f7ff fdfa 	bl	80008ec <spi_write_reg>

    rc522_antenna_on(d);
 8000cf8:	6878      	ldr	r0, [r7, #4]
 8000cfa:	f7ff ffb9 	bl	8000c70 <rc522_antenna_on>
    return RC522_OK;
 8000cfe:	2300      	movs	r3, #0
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}

08000d08 <rc522_is_new_card_present>:

rc522_status_t rc522_is_new_card_present(rc522_t *d)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b088      	sub	sp, #32
 8000d0c:	af04      	add	r7, sp, #16
 8000d0e:	6078      	str	r0, [r7, #4]
    uint8_t req = PICC_REQA;
 8000d10:	2326      	movs	r3, #38	@ 0x26
 8000d12:	73bb      	strb	r3, [r7, #14]
    uint8_t back[2] = {0};
 8000d14:	2300      	movs	r3, #0
 8000d16:	81bb      	strh	r3, [r7, #12]
    uint8_t blen = 2;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	72fb      	strb	r3, [r7, #11]
    uint8_t vbits = 0;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	72bb      	strb	r3, [r7, #10]

    // REQA is 7-bit
    rc522_status_t st = transceive(d, &req, 1, back, &blen, &vbits, 7);
 8000d20:	f107 020c 	add.w	r2, r7, #12
 8000d24:	f107 010e 	add.w	r1, r7, #14
 8000d28:	2307      	movs	r3, #7
 8000d2a:	9302      	str	r3, [sp, #8]
 8000d2c:	f107 030a 	add.w	r3, r7, #10
 8000d30:	9301      	str	r3, [sp, #4]
 8000d32:	f107 030b 	add.w	r3, r7, #11
 8000d36:	9300      	str	r3, [sp, #0]
 8000d38:	4613      	mov	r3, r2
 8000d3a:	2201      	movs	r2, #1
 8000d3c:	6878      	ldr	r0, [r7, #4]
 8000d3e:	f7ff feba 	bl	8000ab6 <transceive>
 8000d42:	4603      	mov	r3, r0
 8000d44:	73fb      	strb	r3, [r7, #15]
    if (st != RC522_OK) return st;
 8000d46:	7bfb      	ldrb	r3, [r7, #15]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <rc522_is_new_card_present+0x48>
 8000d4c:	7bfb      	ldrb	r3, [r7, #15]
 8000d4e:	e005      	b.n	8000d5c <rc522_is_new_card_present+0x54>

    return (blen == 2) ? RC522_OK : RC522_ERR;
 8000d50:	7afb      	ldrb	r3, [r7, #11]
 8000d52:	2b02      	cmp	r3, #2
 8000d54:	bf14      	ite	ne
 8000d56:	2301      	movne	r3, #1
 8000d58:	2300      	moveq	r3, #0
 8000d5a:	b2db      	uxtb	r3, r3
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3710      	adds	r7, #16
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <rc522_read_card_serial>:

rc522_status_t rc522_read_card_serial(rc522_t *d, rc522_uid_t *out_uid)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b090      	sub	sp, #64	@ 0x40
 8000d68:	af04      	add	r7, sp, #16
 8000d6a:	6078      	str	r0, [r7, #4]
 8000d6c:	6039      	str	r1, [r7, #0]
    // Anti-collision CL1
    uint8_t cmd[2] = { PICC_ANTICOLL_CL1, 0x20 };
 8000d6e:	f242 0393 	movw	r3, #8339	@ 0x2093
 8000d72:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    uint8_t back[5] = {0};
 8000d74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d78:	2200      	movs	r2, #0
 8000d7a:	601a      	str	r2, [r3, #0]
 8000d7c:	711a      	strb	r2, [r3, #4]
    uint8_t blen = 5;
 8000d7e:	2305      	movs	r3, #5
 8000d80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    uint8_t vbits = 0;
 8000d84:	2300      	movs	r3, #0
 8000d86:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

    // Clear collision settings
    clear_bit_mask(d, CollReg, 0x80);
 8000d8a:	2280      	movs	r2, #128	@ 0x80
 8000d8c:	210e      	movs	r1, #14
 8000d8e:	6878      	ldr	r0, [r7, #4]
 8000d90:	f7ff fe18 	bl	80009c4 <clear_bit_mask>

    rc522_status_t st = transceive(d, cmd, 2, back, &blen, &vbits, 0);
 8000d94:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8000d98:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	9302      	str	r3, [sp, #8]
 8000da0:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 8000da4:	9301      	str	r3, [sp, #4]
 8000da6:	f107 0323 	add.w	r3, r7, #35	@ 0x23
 8000daa:	9300      	str	r3, [sp, #0]
 8000dac:	4613      	mov	r3, r2
 8000dae:	2202      	movs	r2, #2
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	f7ff fe80 	bl	8000ab6 <transceive>
 8000db6:	4603      	mov	r3, r0
 8000db8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (st != RC522_OK) return st;
 8000dbc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d002      	beq.n	8000dca <rc522_read_card_serial+0x66>
 8000dc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000dc8:	e072      	b.n	8000eb0 <rc522_read_card_serial+0x14c>
    if (blen != 5) return RC522_ERR;
 8000dca:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000dce:	2b05      	cmp	r3, #5
 8000dd0:	d001      	beq.n	8000dd6 <rc522_read_card_serial+0x72>
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e06c      	b.n	8000eb0 <rc522_read_card_serial+0x14c>

    // BCC check
    uint8_t bcc = back[0] ^ back[1] ^ back[2] ^ back[3];
 8000dd6:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8000dda:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000dde:	4053      	eors	r3, r2
 8000de0:	b2da      	uxtb	r2, r3
 8000de2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000de6:	4053      	eors	r3, r2
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000dee:	4053      	eors	r3, r2
 8000df0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    if (bcc != back[4]) return RC522_ERR;
 8000df4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000df8:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d001      	beq.n	8000e04 <rc522_read_card_serial+0xa0>
 8000e00:	2301      	movs	r3, #1
 8000e02:	e055      	b.n	8000eb0 <rc522_read_card_serial+0x14c>

    out_uid->uid_len = 4;
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	2204      	movs	r2, #4
 8000e08:	729a      	strb	r2, [r3, #10]
    memcpy(out_uid->uid, back, 4);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e0e:	601a      	str	r2, [r3, #0]

    // Select CL1
    uint8_t sel[9] = {0};
 8000e10:	f107 0318 	add.w	r3, r7, #24
 8000e14:	2200      	movs	r2, #0
 8000e16:	601a      	str	r2, [r3, #0]
 8000e18:	605a      	str	r2, [r3, #4]
 8000e1a:	721a      	strb	r2, [r3, #8]
    sel[0] = PICC_SELECT_CL1;
 8000e1c:	2393      	movs	r3, #147	@ 0x93
 8000e1e:	763b      	strb	r3, [r7, #24]
    sel[1] = 0x70;
 8000e20:	2370      	movs	r3, #112	@ 0x70
 8000e22:	767b      	strb	r3, [r7, #25]
    sel[2] = back[0];
 8000e24:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000e28:	76bb      	strb	r3, [r7, #26]
    sel[3] = back[1];
 8000e2a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8000e2e:	76fb      	strb	r3, [r7, #27]
    sel[4] = back[2];
 8000e30:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8000e34:	773b      	strb	r3, [r7, #28]
    sel[5] = back[3];
 8000e36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000e3a:	777b      	strb	r3, [r7, #29]
    sel[6] = back[4];
 8000e3c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000e40:	77bb      	strb	r3, [r7, #30]

    uint8_t crc[2];
    if (calc_crc(d, sel, 7, crc) != RC522_OK) return RC522_ERR;
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	f107 0118 	add.w	r1, r7, #24
 8000e4a:	2207      	movs	r2, #7
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	f7ff fdd6 	bl	80009fe <calc_crc>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <rc522_read_card_serial+0xf8>
 8000e58:	2301      	movs	r3, #1
 8000e5a:	e029      	b.n	8000eb0 <rc522_read_card_serial+0x14c>
    sel[7] = crc[0];
 8000e5c:	7d3b      	ldrb	r3, [r7, #20]
 8000e5e:	77fb      	strb	r3, [r7, #31]
    sel[8] = crc[1];
 8000e60:	7d7b      	ldrb	r3, [r7, #21]
 8000e62:	f887 3020 	strb.w	r3, [r7, #32]

    uint8_t sak[3] = {0};
 8000e66:	f107 0310 	add.w	r3, r7, #16
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	460a      	mov	r2, r1
 8000e6e:	801a      	strh	r2, [r3, #0]
 8000e70:	460a      	mov	r2, r1
 8000e72:	709a      	strb	r2, [r3, #2]
    uint8_t sak_len = 3;
 8000e74:	2303      	movs	r3, #3
 8000e76:	73fb      	strb	r3, [r7, #15]
    st = transceive(d, sel, 9, sak, &sak_len, &vbits, 0);
 8000e78:	f107 0210 	add.w	r2, r7, #16
 8000e7c:	f107 0118 	add.w	r1, r7, #24
 8000e80:	2300      	movs	r3, #0
 8000e82:	9302      	str	r3, [sp, #8]
 8000e84:	f107 0322 	add.w	r3, r7, #34	@ 0x22
 8000e88:	9301      	str	r3, [sp, #4]
 8000e8a:	f107 030f 	add.w	r3, r7, #15
 8000e8e:	9300      	str	r3, [sp, #0]
 8000e90:	4613      	mov	r3, r2
 8000e92:	2209      	movs	r2, #9
 8000e94:	6878      	ldr	r0, [r7, #4]
 8000e96:	f7ff fe0e 	bl	8000ab6 <transceive>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (st != RC522_OK) return st;
 8000ea0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d002      	beq.n	8000eae <rc522_read_card_serial+0x14a>
 8000ea8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000eac:	e000      	b.n	8000eb0 <rc522_read_card_serial+0x14c>

    return RC522_OK;
 8000eae:	2300      	movs	r3, #0
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3730      	adds	r7, #48	@ 0x30
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <rc522_auth_keyA>:

rc522_status_t rc522_auth_keyA(rc522_t *d, uint8_t block_addr, const uint8_t keyA[6], const rc522_uid_t *uid)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08a      	sub	sp, #40	@ 0x28
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	607a      	str	r2, [r7, #4]
 8000ec2:	603b      	str	r3, [r7, #0]
 8000ec4:	460b      	mov	r3, r1
 8000ec6:	72fb      	strb	r3, [r7, #11]
    // MFAuthent FIFO must be: authcmd + blockaddr + key(6) + uid(4)
    uint8_t buf[12];
    buf[0] = PICC_AUTH_KEYA;
 8000ec8:	2360      	movs	r3, #96	@ 0x60
 8000eca:	743b      	strb	r3, [r7, #16]
    buf[1] = block_addr;
 8000ecc:	7afb      	ldrb	r3, [r7, #11]
 8000ece:	747b      	strb	r3, [r7, #17]
    memcpy(&buf[2], keyA, 6);
 8000ed0:	f107 0310 	add.w	r3, r7, #16
 8000ed4:	3302      	adds	r3, #2
 8000ed6:	2206      	movs	r2, #6
 8000ed8:	6879      	ldr	r1, [r7, #4]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f004 fc9c 	bl	8005818 <memcpy>
    memcpy(&buf[8], uid->uid, 4);
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	61bb      	str	r3, [r7, #24]

    spi_write_reg(d, CommandReg, PCD_Idle);
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2101      	movs	r1, #1
 8000eea:	68f8      	ldr	r0, [r7, #12]
 8000eec:	f7ff fcfe 	bl	80008ec <spi_write_reg>
    spi_write_reg(d, ComIrqReg, 0x7F);
 8000ef0:	227f      	movs	r2, #127	@ 0x7f
 8000ef2:	2104      	movs	r1, #4
 8000ef4:	68f8      	ldr	r0, [r7, #12]
 8000ef6:	f7ff fcf9 	bl	80008ec <spi_write_reg>
    set_bit_mask(d, FIFOLevelReg, 0x80);
 8000efa:	2280      	movs	r2, #128	@ 0x80
 8000efc:	210a      	movs	r1, #10
 8000efe:	68f8      	ldr	r0, [r7, #12]
 8000f00:	f7ff fd45 	bl	800098e <set_bit_mask>

    for (int i = 0; i < 12; i++)
 8000f04:	2300      	movs	r3, #0
 8000f06:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f08:	e00c      	b.n	8000f24 <rc522_auth_keyA+0x6c>
        spi_write_reg(d, FIFODataReg, buf[i]);
 8000f0a:	f107 0210 	add.w	r2, r7, #16
 8000f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f10:	4413      	add	r3, r2
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	461a      	mov	r2, r3
 8000f16:	2109      	movs	r1, #9
 8000f18:	68f8      	ldr	r0, [r7, #12]
 8000f1a:	f7ff fce7 	bl	80008ec <spi_write_reg>
    for (int i = 0; i < 12; i++)
 8000f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f20:	3301      	adds	r3, #1
 8000f22:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f26:	2b0b      	cmp	r3, #11
 8000f28:	ddef      	ble.n	8000f0a <rc522_auth_keyA+0x52>

    spi_write_reg(d, CommandReg, PCD_MFAuthent);
 8000f2a:	220e      	movs	r2, #14
 8000f2c:	2101      	movs	r1, #1
 8000f2e:	68f8      	ldr	r0, [r7, #12]
 8000f30:	f7ff fcdc 	bl	80008ec <spi_write_reg>

    uint32_t t0 = HAL_GetTick();
 8000f34:	f000 ff9e 	bl	8001e74 <HAL_GetTick>
 8000f38:	6238      	str	r0, [r7, #32]
    while (1) {
        uint8_t irq = spi_read_reg(d, ComIrqReg);
 8000f3a:	2104      	movs	r1, #4
 8000f3c:	68f8      	ldr	r0, [r7, #12]
 8000f3e:	f7ff fcf9 	bl	8000934 <spi_read_reg>
 8000f42:	4603      	mov	r3, r0
 8000f44:	77fb      	strb	r3, [r7, #31]
        if (irq & 0x10) break; // IdleIRq indicates end
 8000f46:	7ffb      	ldrb	r3, [r7, #31]
 8000f48:	f003 0310 	and.w	r3, r3, #16
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d108      	bne.n	8000f62 <rc522_auth_keyA+0xaa>
        if ((HAL_GetTick() - t0) > 50) return RC522_TIMEOUT;
 8000f50:	f000 ff90 	bl	8001e74 <HAL_GetTick>
 8000f54:	4602      	mov	r2, r0
 8000f56:	6a3b      	ldr	r3, [r7, #32]
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	2b32      	cmp	r3, #50	@ 0x32
 8000f5c:	d9ed      	bls.n	8000f3a <rc522_auth_keyA+0x82>
 8000f5e:	2302      	movs	r3, #2
 8000f60:	e00c      	b.n	8000f7c <rc522_auth_keyA+0xc4>
        if (irq & 0x10) break; // IdleIRq indicates end
 8000f62:	bf00      	nop
    }

    // Status2Reg MFCrypto1On bit indicates Crypto1 enabled after successful auth
    if (!(spi_read_reg(d, Status2Reg) & 0x08))
 8000f64:	2108      	movs	r1, #8
 8000f66:	68f8      	ldr	r0, [r7, #12]
 8000f68:	f7ff fce4 	bl	8000934 <spi_read_reg>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	f003 0308 	and.w	r3, r3, #8
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d101      	bne.n	8000f7a <rc522_auth_keyA+0xc2>
        return RC522_AUTH_FAIL;
 8000f76:	2304      	movs	r3, #4
 8000f78:	e000      	b.n	8000f7c <rc522_auth_keyA+0xc4>

    return RC522_OK;
 8000f7a:	2300      	movs	r3, #0
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3728      	adds	r7, #40	@ 0x28
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <rc522_stop_crypto1>:

void rc522_stop_crypto1(rc522_t *d)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
    clear_bit_mask(d, Status2Reg, 0x08);
 8000f8c:	2208      	movs	r2, #8
 8000f8e:	2108      	movs	r1, #8
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f7ff fd17 	bl	80009c4 <clear_bit_mask>
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <rc522_mifare_read>:

rc522_status_t rc522_mifare_read(rc522_t *d, uint8_t block_addr, uint8_t out16[16])
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b092      	sub	sp, #72	@ 0x48
 8000fa2:	af04      	add	r7, sp, #16
 8000fa4:	60f8      	str	r0, [r7, #12]
 8000fa6:	460b      	mov	r3, r1
 8000fa8:	607a      	str	r2, [r7, #4]
 8000faa:	72fb      	strb	r3, [r7, #11]
    uint8_t cmd[4];
    cmd[0] = PICC_READ;
 8000fac:	2330      	movs	r3, #48	@ 0x30
 8000fae:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    cmd[1] = block_addr;
 8000fb2:	7afb      	ldrb	r3, [r7, #11]
 8000fb4:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

    uint8_t crc[2];
    if (calc_crc(d, cmd, 2, crc) != RC522_OK) return RC522_ERR;
 8000fb8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fbc:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8000fc0:	2202      	movs	r2, #2
 8000fc2:	68f8      	ldr	r0, [r7, #12]
 8000fc4:	f7ff fd1b 	bl	80009fe <calc_crc>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <rc522_mifare_read+0x34>
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e03b      	b.n	800104a <rc522_mifare_read+0xac>
    cmd[2] = crc[0];
 8000fd2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000fd6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    cmd[3] = crc[1];
 8000fda:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000fde:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    uint8_t back[18] = {0};
 8000fe2:	f107 0318 	add.w	r3, r7, #24
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	605a      	str	r2, [r3, #4]
 8000fec:	609a      	str	r2, [r3, #8]
 8000fee:	60da      	str	r2, [r3, #12]
 8000ff0:	821a      	strh	r2, [r3, #16]
    uint8_t blen = 18;
 8000ff2:	2312      	movs	r3, #18
 8000ff4:	75fb      	strb	r3, [r7, #23]
    uint8_t vbits = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	75bb      	strb	r3, [r7, #22]

    rc522_status_t st = transceive(d, cmd, 4, back, &blen, &vbits, 0);
 8000ffa:	f107 0218 	add.w	r2, r7, #24
 8000ffe:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001002:	2300      	movs	r3, #0
 8001004:	9302      	str	r3, [sp, #8]
 8001006:	f107 0316 	add.w	r3, r7, #22
 800100a:	9301      	str	r3, [sp, #4]
 800100c:	f107 0317 	add.w	r3, r7, #23
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	4613      	mov	r3, r2
 8001014:	2204      	movs	r2, #4
 8001016:	68f8      	ldr	r0, [r7, #12]
 8001018:	f7ff fd4d 	bl	8000ab6 <transceive>
 800101c:	4603      	mov	r3, r0
 800101e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (st != RC522_OK) return st;
 8001022:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001026:	2b00      	cmp	r3, #0
 8001028:	d002      	beq.n	8001030 <rc522_mifare_read+0x92>
 800102a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800102e:	e00c      	b.n	800104a <rc522_mifare_read+0xac>
    if (blen < 16) return RC522_ERR;
 8001030:	7dfb      	ldrb	r3, [r7, #23]
 8001032:	2b0f      	cmp	r3, #15
 8001034:	d801      	bhi.n	800103a <rc522_mifare_read+0x9c>
 8001036:	2301      	movs	r3, #1
 8001038:	e007      	b.n	800104a <rc522_mifare_read+0xac>

    memcpy(out16, back, 16);
 800103a:	f107 0318 	add.w	r3, r7, #24
 800103e:	2210      	movs	r2, #16
 8001040:	4619      	mov	r1, r3
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f004 fbe8 	bl	8005818 <memcpy>
    return RC522_OK;
 8001048:	2300      	movs	r3, #0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3738      	adds	r7, #56	@ 0x38
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <mifare_ack_ok>:

static bool mifare_ack_ok(const uint8_t *resp, uint8_t len)
{
 8001052:	b480      	push	{r7}
 8001054:	b083      	sub	sp, #12
 8001056:	af00      	add	r7, sp, #0
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	460b      	mov	r3, r1
 800105c:	70fb      	strb	r3, [r7, #3]
    // ACK is 4-bit 0xA (usually arrives in low nibble)
    if (len != 1) return false;
 800105e:	78fb      	ldrb	r3, [r7, #3]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d001      	beq.n	8001068 <mifare_ack_ok+0x16>
 8001064:	2300      	movs	r3, #0
 8001066:	e008      	b.n	800107a <mifare_ack_ok+0x28>
    return ((resp[0] & 0x0F) == 0x0A);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	f003 030f 	and.w	r3, r3, #15
 8001070:	2b0a      	cmp	r3, #10
 8001072:	bf0c      	ite	eq
 8001074:	2301      	moveq	r3, #1
 8001076:	2300      	movne	r3, #0
 8001078:	b2db      	uxtb	r3, r3
}
 800107a:	4618      	mov	r0, r3
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr

08001086 <rc522_mifare_write>:

rc522_status_t rc522_mifare_write(rc522_t *d, uint8_t block_addr, const uint8_t in16[16])
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b092      	sub	sp, #72	@ 0x48
 800108a:	af04      	add	r7, sp, #16
 800108c:	60f8      	str	r0, [r7, #12]
 800108e:	460b      	mov	r3, r1
 8001090:	607a      	str	r2, [r7, #4]
 8001092:	72fb      	strb	r3, [r7, #11]
    uint8_t cmd[4];
    cmd[0] = PICC_WRITE;
 8001094:	23a0      	movs	r3, #160	@ 0xa0
 8001096:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    cmd[1] = block_addr;
 800109a:	7afb      	ldrb	r3, [r7, #11]
 800109c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

    uint8_t crc[2];
    if (calc_crc(d, cmd, 2, crc) != RC522_OK) return RC522_ERR;
 80010a0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010a4:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80010a8:	2202      	movs	r2, #2
 80010aa:	68f8      	ldr	r0, [r7, #12]
 80010ac:	f7ff fca7 	bl	80009fe <calc_crc>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <rc522_mifare_write+0x34>
 80010b6:	2301      	movs	r3, #1
 80010b8:	e088      	b.n	80011cc <rc522_mifare_write+0x146>
    cmd[2] = crc[0];
 80010ba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80010be:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    cmd[3] = crc[1];
 80010c2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80010c6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    uint8_t resp[2] = {0};
 80010ca:	2300      	movs	r3, #0
 80010cc:	853b      	strh	r3, [r7, #40]	@ 0x28
    uint8_t rlen = 2;
 80010ce:	2302      	movs	r3, #2
 80010d0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t vbits = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    rc522_status_t st = transceive(d, cmd, 4, resp, &rlen, &vbits, 0);
 80010da:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80010de:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 80010e2:	2300      	movs	r3, #0
 80010e4:	9302      	str	r3, [sp, #8]
 80010e6:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 80010ea:	9301      	str	r3, [sp, #4]
 80010ec:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	4613      	mov	r3, r2
 80010f4:	2204      	movs	r2, #4
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f7ff fcdd 	bl	8000ab6 <transceive>
 80010fc:	4603      	mov	r3, r0
 80010fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (st != RC522_OK) return st;
 8001102:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001106:	2b00      	cmp	r3, #0
 8001108:	d002      	beq.n	8001110 <rc522_mifare_write+0x8a>
 800110a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800110e:	e05d      	b.n	80011cc <rc522_mifare_write+0x146>
    if (!mifare_ack_ok(resp, rlen)) return RC522_NAK;
 8001110:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001114:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001118:	4611      	mov	r1, r2
 800111a:	4618      	mov	r0, r3
 800111c:	f7ff ff99 	bl	8001052 <mifare_ack_ok>
 8001120:	4603      	mov	r3, r0
 8001122:	f083 0301 	eor.w	r3, r3, #1
 8001126:	b2db      	uxtb	r3, r3
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <rc522_mifare_write+0xaa>
 800112c:	2305      	movs	r3, #5
 800112e:	e04d      	b.n	80011cc <rc522_mifare_write+0x146>

    uint8_t frame[18];
    memcpy(frame, in16, 16);
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	2210      	movs	r2, #16
 8001136:	6879      	ldr	r1, [r7, #4]
 8001138:	4618      	mov	r0, r3
 800113a:	f004 fb6d 	bl	8005818 <memcpy>
    if (calc_crc(d, frame, 16, crc) != RC522_OK) return RC522_ERR;
 800113e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001142:	f107 0114 	add.w	r1, r7, #20
 8001146:	2210      	movs	r2, #16
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f7ff fc58 	bl	80009fe <calc_crc>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <rc522_mifare_write+0xd2>
 8001154:	2301      	movs	r3, #1
 8001156:	e039      	b.n	80011cc <rc522_mifare_write+0x146>
    frame[16] = crc[0];
 8001158:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800115c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    frame[17] = crc[1];
 8001160:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001164:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    rlen = 2; vbits = 0;
 8001168:	2302      	movs	r3, #2
 800116a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800116e:	2300      	movs	r3, #0
 8001170:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    st = transceive(d, frame, 18, resp, &rlen, &vbits, 0);
 8001174:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001178:	f107 0114 	add.w	r1, r7, #20
 800117c:	2300      	movs	r3, #0
 800117e:	9302      	str	r3, [sp, #8]
 8001180:	f107 0326 	add.w	r3, r7, #38	@ 0x26
 8001184:	9301      	str	r3, [sp, #4]
 8001186:	f107 0327 	add.w	r3, r7, #39	@ 0x27
 800118a:	9300      	str	r3, [sp, #0]
 800118c:	4613      	mov	r3, r2
 800118e:	2212      	movs	r2, #18
 8001190:	68f8      	ldr	r0, [r7, #12]
 8001192:	f7ff fc90 	bl	8000ab6 <transceive>
 8001196:	4603      	mov	r3, r0
 8001198:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (st != RC522_OK) return st;
 800119c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d002      	beq.n	80011aa <rc522_mifare_write+0x124>
 80011a4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80011a8:	e010      	b.n	80011cc <rc522_mifare_write+0x146>
    if (!mifare_ack_ok(resp, rlen)) return RC522_NAK;
 80011aa:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80011ae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011b2:	4611      	mov	r1, r2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff ff4c 	bl	8001052 <mifare_ack_ok>
 80011ba:	4603      	mov	r3, r0
 80011bc:	f083 0301 	eor.w	r3, r3, #1
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <rc522_mifare_write+0x144>
 80011c6:	2305      	movs	r3, #5
 80011c8:	e000      	b.n	80011cc <rc522_mifare_write+0x146>

    return RC522_OK;
 80011ca:	2300      	movs	r3, #0
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3738      	adds	r7, #56	@ 0x38
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <rc522_haltA>:

void rc522_haltA(rc522_t *d)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b08a      	sub	sp, #40	@ 0x28
 80011d8:	af04      	add	r7, sp, #16
 80011da:	6078      	str	r0, [r7, #4]
    uint8_t cmd[4];
    cmd[0] = PICC_HLTA;
 80011dc:	2350      	movs	r3, #80	@ 0x50
 80011de:	753b      	strb	r3, [r7, #20]
    cmd[1] = 0x00;
 80011e0:	2300      	movs	r3, #0
 80011e2:	757b      	strb	r3, [r7, #21]
    uint8_t crc[2];
    if (calc_crc(d, cmd, 2, crc) != RC522_OK) return;
 80011e4:	f107 0310 	add.w	r3, r7, #16
 80011e8:	f107 0114 	add.w	r1, r7, #20
 80011ec:	2202      	movs	r2, #2
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f7ff fc05 	bl	80009fe <calc_crc>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d119      	bne.n	800122e <rc522_haltA+0x5a>
    cmd[2] = crc[0];
 80011fa:	7c3b      	ldrb	r3, [r7, #16]
 80011fc:	75bb      	strb	r3, [r7, #22]
    cmd[3] = crc[1];
 80011fe:	7c7b      	ldrb	r3, [r7, #17]
 8001200:	75fb      	strb	r3, [r7, #23]

    uint8_t back[2];
    uint8_t blen = 2;
 8001202:	2302      	movs	r3, #2
 8001204:	72fb      	strb	r3, [r7, #11]
    uint8_t vbits = 0;
 8001206:	2300      	movs	r3, #0
 8001208:	72bb      	strb	r3, [r7, #10]
    (void)transceive(d, cmd, 4, back, &blen, &vbits, 0);
 800120a:	f107 020c 	add.w	r2, r7, #12
 800120e:	f107 0114 	add.w	r1, r7, #20
 8001212:	2300      	movs	r3, #0
 8001214:	9302      	str	r3, [sp, #8]
 8001216:	f107 030a 	add.w	r3, r7, #10
 800121a:	9301      	str	r3, [sp, #4]
 800121c:	f107 030b 	add.w	r3, r7, #11
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	4613      	mov	r3, r2
 8001224:	2204      	movs	r2, #4
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f7ff fc45 	bl	8000ab6 <transceive>
 800122c:	e000      	b.n	8001230 <rc522_haltA+0x5c>
    if (calc_crc(d, cmd, 2, crc) != RC522_OK) return;
 800122e:	bf00      	nop
}
 8001230:	3718      	adds	r7, #24
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}

08001236 <uart_print>:
#include <ctype.h>
#include <stdlib.h>
#include <stdio.h>

static void uart_print(UART_HandleTypeDef *huart, const char *s)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	b082      	sub	sp, #8
 800123a:	af00      	add	r7, sp, #0
 800123c:	6078      	str	r0, [r7, #4]
 800123e:	6039      	str	r1, [r7, #0]
    HAL_UART_Transmit(huart, (uint8_t*)s, (uint16_t)strlen(s), HAL_MAX_DELAY);
 8001240:	6838      	ldr	r0, [r7, #0]
 8001242:	f7fe fffd 	bl	8000240 <strlen>
 8001246:	4603      	mov	r3, r0
 8001248:	b29a      	uxth	r2, r3
 800124a:	f04f 33ff 	mov.w	r3, #4294967295
 800124e:	6839      	ldr	r1, [r7, #0]
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f003 f8b9 	bl	80043c8 <HAL_UART_Transmit>
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
	...

08001260 <uart_println>:

static void uart_println(UART_HandleTypeDef *huart, const char *s)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
    uart_print(huart, s);
 800126a:	6839      	ldr	r1, [r7, #0]
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff ffe2 	bl	8001236 <uart_print>
    uart_print(huart, "\r\n");
 8001272:	4904      	ldr	r1, [pc, #16]	@ (8001284 <uart_println+0x24>)
 8001274:	6878      	ldr	r0, [r7, #4]
 8001276:	f7ff ffde 	bl	8001236 <uart_print>
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	080060c4 	.word	0x080060c4

08001288 <uart_getc>:

static int uart_getc(UART_HandleTypeDef *huart)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
    uint8_t c;
    if (HAL_UART_Receive(huart, &c, 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 8001290:	f107 010f 	add.w	r1, r7, #15
 8001294:	f04f 33ff 	mov.w	r3, #4294967295
 8001298:	2201      	movs	r2, #1
 800129a:	6878      	ldr	r0, [r7, #4]
 800129c:	f003 f91d 	bl	80044da <HAL_UART_Receive>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d002      	beq.n	80012ac <uart_getc+0x24>
 80012a6:	f04f 33ff 	mov.w	r3, #4294967295
 80012aa:	e000      	b.n	80012ae <uart_getc+0x26>
    return (int)c;
 80012ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
	...

080012b8 <uart_readline>:

static void uart_readline(UART_HandleTypeDef *huart, char *buf, size_t max)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	60f8      	str	r0, [r7, #12]
 80012c0:	60b9      	str	r1, [r7, #8]
 80012c2:	607a      	str	r2, [r7, #4]
    size_t i = 0;
 80012c4:	2300      	movs	r3, #0
 80012c6:	617b      	str	r3, [r7, #20]
    while (i + 1 < max) {
 80012c8:	e034      	b.n	8001334 <uart_readline+0x7c>
        int ch = uart_getc(huart);
 80012ca:	68f8      	ldr	r0, [r7, #12]
 80012cc:	f7ff ffdc 	bl	8001288 <uart_getc>
 80012d0:	4603      	mov	r3, r0
 80012d2:	613b      	str	r3, [r7, #16]
        if (ch < 0) continue;
 80012d4:	693b      	ldr	r3, [r7, #16]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	db27      	blt.n	800132a <uart_readline+0x72>
        if (ch == '\r') continue;
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	2b0d      	cmp	r3, #13
 80012de:	d026      	beq.n	800132e <uart_readline+0x76>
        if (ch == '\n') break;
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	2b0a      	cmp	r3, #10
 80012e4:	d02c      	beq.n	8001340 <uart_readline+0x88>

        // backspace
        if (ch == 0x08 || ch == 0x7F) {
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	2b08      	cmp	r3, #8
 80012ea:	d002      	beq.n	80012f2 <uart_readline+0x3a>
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80012f0:	d10a      	bne.n	8001308 <uart_readline+0x50>
            if (i > 0) {
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d01c      	beq.n	8001332 <uart_readline+0x7a>
                i--;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	3b01      	subs	r3, #1
 80012fc:	617b      	str	r3, [r7, #20]
                uart_print(huart, "\b \b");
 80012fe:	4917      	ldr	r1, [pc, #92]	@ (800135c <uart_readline+0xa4>)
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	f7ff ff98 	bl	8001236 <uart_print>
            }
            continue;
 8001306:	e014      	b.n	8001332 <uart_readline+0x7a>
        }

        buf[i++] = (char)ch;
 8001308:	6939      	ldr	r1, [r7, #16]
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	1c5a      	adds	r2, r3, #1
 800130e:	617a      	str	r2, [r7, #20]
 8001310:	68ba      	ldr	r2, [r7, #8]
 8001312:	4413      	add	r3, r2
 8001314:	b2ca      	uxtb	r2, r1
 8001316:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(huart, (uint8_t*)&ch, 1, HAL_MAX_DELAY); // echo
 8001318:	f107 0110 	add.w	r1, r7, #16
 800131c:	f04f 33ff 	mov.w	r3, #4294967295
 8001320:	2201      	movs	r2, #1
 8001322:	68f8      	ldr	r0, [r7, #12]
 8001324:	f003 f850 	bl	80043c8 <HAL_UART_Transmit>
 8001328:	e004      	b.n	8001334 <uart_readline+0x7c>
        if (ch < 0) continue;
 800132a:	bf00      	nop
 800132c:	e002      	b.n	8001334 <uart_readline+0x7c>
        if (ch == '\r') continue;
 800132e:	bf00      	nop
 8001330:	e000      	b.n	8001334 <uart_readline+0x7c>
            continue;
 8001332:	bf00      	nop
    while (i + 1 < max) {
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	3301      	adds	r3, #1
 8001338:	687a      	ldr	r2, [r7, #4]
 800133a:	429a      	cmp	r2, r3
 800133c:	d8c5      	bhi.n	80012ca <uart_readline+0x12>
 800133e:	e000      	b.n	8001342 <uart_readline+0x8a>
        if (ch == '\n') break;
 8001340:	bf00      	nop
    }
    buf[i] = 0;
 8001342:	68ba      	ldr	r2, [r7, #8]
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	4413      	add	r3, r2
 8001348:	2200      	movs	r2, #0
 800134a:	701a      	strb	r2, [r3, #0]
    uart_print(huart, "\r\n");
 800134c:	4904      	ldr	r1, [pc, #16]	@ (8001360 <uart_readline+0xa8>)
 800134e:	68f8      	ldr	r0, [r7, #12]
 8001350:	f7ff ff71 	bl	8001236 <uart_print>
}
 8001354:	bf00      	nop
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	080060c8 	.word	0x080060c8
 8001360:	080060c4 	.word	0x080060c4

08001364 <parse_loc>:

static bool parse_loc(const char *s, uint8_t *sector, uint8_t *block)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08a      	sub	sp, #40	@ 0x28
 8001368:	af00      	add	r7, sp, #0
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	60b9      	str	r1, [r7, #8]
 800136e:	607a      	str	r2, [r7, #4]
    // expected: s,<sec>:b,<blk>
    while (isspace((unsigned char)*s)) s++;
 8001370:	e002      	b.n	8001378 <parse_loc+0x14>
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	3301      	adds	r3, #1
 8001376:	60fb      	str	r3, [r7, #12]
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	3301      	adds	r3, #1
 800137e:	4a48      	ldr	r2, [pc, #288]	@ (80014a0 <parse_loc+0x13c>)
 8001380:	4413      	add	r3, r2
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	f003 0308 	and.w	r3, r3, #8
 8001388:	2b00      	cmp	r3, #0
 800138a:	d1f2      	bne.n	8001372 <parse_loc+0xe>
    if (tolower((unsigned char)s[0]) != 's') return false;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001394:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001398:	3301      	adds	r3, #1
 800139a:	4a41      	ldr	r2, [pc, #260]	@ (80014a0 <parse_loc+0x13c>)
 800139c:	4413      	add	r3, r2
 800139e:	781b      	ldrb	r3, [r3, #0]
 80013a0:	f003 0303 	and.w	r3, r3, #3
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d103      	bne.n	80013b0 <parse_loc+0x4c>
 80013a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80013ac:	3320      	adds	r3, #32
 80013ae:	e001      	b.n	80013b4 <parse_loc+0x50>
 80013b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80013b4:	2b73      	cmp	r3, #115	@ 0x73
 80013b6:	d001      	beq.n	80013bc <parse_loc+0x58>
 80013b8:	2300      	movs	r3, #0
 80013ba:	e06d      	b.n	8001498 <parse_loc+0x134>
    s++;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	3301      	adds	r3, #1
 80013c0:	60fb      	str	r3, [r7, #12]
    if (*s != ',') return false;
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	2b2c      	cmp	r3, #44	@ 0x2c
 80013c8:	d001      	beq.n	80013ce <parse_loc+0x6a>
 80013ca:	2300      	movs	r3, #0
 80013cc:	e064      	b.n	8001498 <parse_loc+0x134>
    s++;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	3301      	adds	r3, #1
 80013d2:	60fb      	str	r3, [r7, #12]

    char *end = NULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	617b      	str	r3, [r7, #20]
    long sec = strtol(s, &end, 10);
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	220a      	movs	r2, #10
 80013de:	4619      	mov	r1, r3
 80013e0:	68f8      	ldr	r0, [r7, #12]
 80013e2:	f004 f9a5 	bl	8005730 <strtol>
 80013e6:	6238      	str	r0, [r7, #32]
    if (end == s) return false;
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d101      	bne.n	80013f4 <parse_loc+0x90>
 80013f0:	2300      	movs	r3, #0
 80013f2:	e051      	b.n	8001498 <parse_loc+0x134>
    s = end;
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	60fb      	str	r3, [r7, #12]

    if (*s != ':') return false;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b3a      	cmp	r3, #58	@ 0x3a
 80013fe:	d001      	beq.n	8001404 <parse_loc+0xa0>
 8001400:	2300      	movs	r3, #0
 8001402:	e049      	b.n	8001498 <parse_loc+0x134>
    s++;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	3301      	adds	r3, #1
 8001408:	60fb      	str	r3, [r7, #12]
    if (tolower((unsigned char)s[0]) != 'b') return false;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	77fb      	strb	r3, [r7, #31]
 8001410:	7ffb      	ldrb	r3, [r7, #31]
 8001412:	3301      	adds	r3, #1
 8001414:	4a22      	ldr	r2, [pc, #136]	@ (80014a0 <parse_loc+0x13c>)
 8001416:	4413      	add	r3, r2
 8001418:	781b      	ldrb	r3, [r3, #0]
 800141a:	f003 0303 	and.w	r3, r3, #3
 800141e:	2b01      	cmp	r3, #1
 8001420:	d102      	bne.n	8001428 <parse_loc+0xc4>
 8001422:	7ffb      	ldrb	r3, [r7, #31]
 8001424:	3320      	adds	r3, #32
 8001426:	e000      	b.n	800142a <parse_loc+0xc6>
 8001428:	7ffb      	ldrb	r3, [r7, #31]
 800142a:	2b62      	cmp	r3, #98	@ 0x62
 800142c:	d001      	beq.n	8001432 <parse_loc+0xce>
 800142e:	2300      	movs	r3, #0
 8001430:	e032      	b.n	8001498 <parse_loc+0x134>
    s++;
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	3301      	adds	r3, #1
 8001436:	60fb      	str	r3, [r7, #12]
    if (*s != ',') return false;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	2b2c      	cmp	r3, #44	@ 0x2c
 800143e:	d001      	beq.n	8001444 <parse_loc+0xe0>
 8001440:	2300      	movs	r3, #0
 8001442:	e029      	b.n	8001498 <parse_loc+0x134>
    s++;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	3301      	adds	r3, #1
 8001448:	60fb      	str	r3, [r7, #12]

    long blk = strtol(s, &end, 10);
 800144a:	f107 0314 	add.w	r3, r7, #20
 800144e:	220a      	movs	r2, #10
 8001450:	4619      	mov	r1, r3
 8001452:	68f8      	ldr	r0, [r7, #12]
 8001454:	f004 f96c 	bl	8005730 <strtol>
 8001458:	61b8      	str	r0, [r7, #24]
    if (end == s) return false;
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	68fa      	ldr	r2, [r7, #12]
 800145e:	429a      	cmp	r2, r3
 8001460:	d101      	bne.n	8001466 <parse_loc+0x102>
 8001462:	2300      	movs	r3, #0
 8001464:	e018      	b.n	8001498 <parse_loc+0x134>

    if (sec < 0 || sec > 15) return false;
 8001466:	6a3b      	ldr	r3, [r7, #32]
 8001468:	2b00      	cmp	r3, #0
 800146a:	db02      	blt.n	8001472 <parse_loc+0x10e>
 800146c:	6a3b      	ldr	r3, [r7, #32]
 800146e:	2b0f      	cmp	r3, #15
 8001470:	dd01      	ble.n	8001476 <parse_loc+0x112>
 8001472:	2300      	movs	r3, #0
 8001474:	e010      	b.n	8001498 <parse_loc+0x134>
    if (blk < 0 || blk > 3) return false;
 8001476:	69bb      	ldr	r3, [r7, #24]
 8001478:	2b00      	cmp	r3, #0
 800147a:	db02      	blt.n	8001482 <parse_loc+0x11e>
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	2b03      	cmp	r3, #3
 8001480:	dd01      	ble.n	8001486 <parse_loc+0x122>
 8001482:	2300      	movs	r3, #0
 8001484:	e008      	b.n	8001498 <parse_loc+0x134>

    *sector = (uint8_t)sec;
 8001486:	6a3b      	ldr	r3, [r7, #32]
 8001488:	b2da      	uxtb	r2, r3
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	701a      	strb	r2, [r3, #0]
    *block  = (uint8_t)blk;
 800148e:	69bb      	ldr	r3, [r7, #24]
 8001490:	b2da      	uxtb	r2, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	701a      	strb	r2, [r3, #0]
    return true;
 8001496:	2301      	movs	r3, #1
}
 8001498:	4618      	mov	r0, r3
 800149a:	3728      	adds	r7, #40	@ 0x28
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	080063ec 	.word	0x080063ec

080014a4 <print_uid>:

static void print_uid(UART_HandleTypeDef *huart, const rc522_uid_t *uid)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b0a4      	sub	sp, #144	@ 0x90
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	6039      	str	r1, [r7, #0]
    char line[128];
    int n = 0;
 80014ae:	2300      	movs	r3, #0
 80014b0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    n += snprintf(line + n, sizeof(line) - n, "UID: ");
 80014b4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014b8:	f107 0208 	add.w	r2, r7, #8
 80014bc:	18d0      	adds	r0, r2, r3
 80014be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014c2:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 80014c6:	4a1c      	ldr	r2, [pc, #112]	@ (8001538 <print_uid+0x94>)
 80014c8:	4619      	mov	r1, r3
 80014ca:	f004 f93b 	bl	8005744 <sniprintf>
 80014ce:	4602      	mov	r2, r0
 80014d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014d4:	4413      	add	r3, r2
 80014d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    for (uint8_t i = 0; i < uid->uid_len; i++)
 80014da:	2300      	movs	r3, #0
 80014dc:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
 80014e0:	e01a      	b.n	8001518 <print_uid+0x74>
        n += snprintf(line + n, sizeof(line) - n, "%02X ", uid->uid[i]);
 80014e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014e6:	f107 0208 	add.w	r2, r7, #8
 80014ea:	18d0      	adds	r0, r2, r3
 80014ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80014f0:	f1c3 0180 	rsb	r1, r3, #128	@ 0x80
 80014f4:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80014f8:	683a      	ldr	r2, [r7, #0]
 80014fa:	5cd3      	ldrb	r3, [r2, r3]
 80014fc:	4a0f      	ldr	r2, [pc, #60]	@ (800153c <print_uid+0x98>)
 80014fe:	f004 f921 	bl	8005744 <sniprintf>
 8001502:	4602      	mov	r2, r0
 8001504:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001508:	4413      	add	r3, r2
 800150a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    for (uint8_t i = 0; i < uid->uid_len; i++)
 800150e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 8001512:	3301      	adds	r3, #1
 8001514:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	7a9b      	ldrb	r3, [r3, #10]
 800151c:	f897 208b 	ldrb.w	r2, [r7, #139]	@ 0x8b
 8001520:	429a      	cmp	r2, r3
 8001522:	d3de      	bcc.n	80014e2 <print_uid+0x3e>
    uart_println(huart, line);
 8001524:	f107 0308 	add.w	r3, r7, #8
 8001528:	4619      	mov	r1, r3
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff fe98 	bl	8001260 <uart_println>
}
 8001530:	bf00      	nop
 8001532:	3790      	adds	r7, #144	@ 0x90
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	080060cc 	.word	0x080060cc
 800153c:	080060d4 	.word	0x080060d4

08001540 <dump_block>:

static void dump_block(UART_HandleTypeDef *huart, const uint8_t b[16])
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b0c6      	sub	sp, #280	@ 0x118
 8001544:	af00      	add	r7, sp, #0
 8001546:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800154a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800154e:	6018      	str	r0, [r3, #0]
 8001550:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8001554:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001558:	6019      	str	r1, [r3, #0]
    char line[256];
    int n = 0;
 800155a:	2300      	movs	r3, #0
 800155c:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114

    n += snprintf(line + n, sizeof(line) - n, "HEX : ");
 8001560:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001564:	f107 0208 	add.w	r2, r7, #8
 8001568:	18d0      	adds	r0, r2, r3
 800156a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800156e:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8001572:	4a4c      	ldr	r2, [pc, #304]	@ (80016a4 <dump_block+0x164>)
 8001574:	4619      	mov	r1, r3
 8001576:	f004 f8e5 	bl	8005744 <sniprintf>
 800157a:	4602      	mov	r2, r0
 800157c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001580:	4413      	add	r3, r2
 8001582:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (int i = 0; i < 16; i++)
 8001586:	2300      	movs	r3, #0
 8001588:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 800158c:	e01f      	b.n	80015ce <dump_block+0x8e>
        n += snprintf(line + n, sizeof(line) - n, "%02X ", b[i]);
 800158e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001592:	f107 0208 	add.w	r2, r7, #8
 8001596:	18d0      	adds	r0, r2, r3
 8001598:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800159c:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 80015a0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80015a4:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 80015a8:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 80015ac:	6812      	ldr	r2, [r2, #0]
 80015ae:	4413      	add	r3, r2
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	4a3d      	ldr	r2, [pc, #244]	@ (80016a8 <dump_block+0x168>)
 80015b4:	f004 f8c6 	bl	8005744 <sniprintf>
 80015b8:	4602      	mov	r2, r0
 80015ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80015be:	4413      	add	r3, r2
 80015c0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (int i = 0; i < 16; i++)
 80015c4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80015c8:	3301      	adds	r3, #1
 80015ca:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80015ce:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80015d2:	2b0f      	cmp	r3, #15
 80015d4:	dddb      	ble.n	800158e <dump_block+0x4e>

    n += snprintf(line + n, sizeof(line) - n, "\r\nASCII: ");
 80015d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80015da:	f107 0208 	add.w	r2, r7, #8
 80015de:	18d0      	adds	r0, r2, r3
 80015e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80015e4:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80015e8:	4a30      	ldr	r2, [pc, #192]	@ (80016ac <dump_block+0x16c>)
 80015ea:	4619      	mov	r1, r3
 80015ec:	f004 f8aa 	bl	8005744 <sniprintf>
 80015f0:	4602      	mov	r2, r0
 80015f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80015f6:	4413      	add	r3, r2
 80015f8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (int i = 0; i < 16; i++) {
 80015fc:	2300      	movs	r3, #0
 80015fe:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8001602:	e03b      	b.n	800167c <dump_block+0x13c>
        char c = (b[i] >= 32 && b[i] <= 126) ? (char)b[i] : '.';
 8001604:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001608:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 800160c:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8001610:	6812      	ldr	r2, [r2, #0]
 8001612:	4413      	add	r3, r2
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	2b1f      	cmp	r3, #31
 8001618:	d914      	bls.n	8001644 <dump_block+0x104>
 800161a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800161e:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8001622:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8001626:	6812      	ldr	r2, [r2, #0]
 8001628:	4413      	add	r3, r2
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	2b7e      	cmp	r3, #126	@ 0x7e
 800162e:	d809      	bhi.n	8001644 <dump_block+0x104>
 8001630:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001634:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8001638:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 800163c:	6812      	ldr	r2, [r2, #0]
 800163e:	4413      	add	r3, r2
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	e000      	b.n	8001646 <dump_block+0x106>
 8001644:	232e      	movs	r3, #46	@ 0x2e
 8001646:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        n += snprintf(line + n, sizeof(line) - n, "%c", c);
 800164a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800164e:	f107 0208 	add.w	r2, r7, #8
 8001652:	18d0      	adds	r0, r2, r3
 8001654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001658:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 800165c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8001660:	4a13      	ldr	r2, [pc, #76]	@ (80016b0 <dump_block+0x170>)
 8001662:	f004 f86f 	bl	8005744 <sniprintf>
 8001666:	4602      	mov	r2, r0
 8001668:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800166c:	4413      	add	r3, r2
 800166e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (int i = 0; i < 16; i++) {
 8001672:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001676:	3301      	adds	r3, #1
 8001678:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800167c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001680:	2b0f      	cmp	r3, #15
 8001682:	ddbf      	ble.n	8001604 <dump_block+0xc4>
    }
    uart_println(huart, line);
 8001684:	f107 0208 	add.w	r2, r7, #8
 8001688:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800168c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001690:	4611      	mov	r1, r2
 8001692:	6818      	ldr	r0, [r3, #0]
 8001694:	f7ff fde4 	bl	8001260 <uart_println>
}
 8001698:	bf00      	nop
 800169a:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800169e:	46bd      	mov	sp, r7
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	080060dc 	.word	0x080060dc
 80016a8:	080060d4 	.word	0x080060d4
 80016ac:	080060e4 	.word	0x080060e4
 80016b0:	080060f0 	.word	0x080060f0

080016b4 <is_write_forbidden>:

static bool is_write_forbidden(uint8_t sector, uint8_t block)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b083      	sub	sp, #12
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	460a      	mov	r2, r1
 80016be:	71fb      	strb	r3, [r7, #7]
 80016c0:	4613      	mov	r3, r2
 80016c2:	71bb      	strb	r3, [r7, #6]
    // sector0:block0 is manufacturer data (avoid)
    if (sector == 0 && block == 0) return true;
 80016c4:	79fb      	ldrb	r3, [r7, #7]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d104      	bne.n	80016d4 <is_write_forbidden+0x20>
 80016ca:	79bb      	ldrb	r3, [r7, #6]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d101      	bne.n	80016d4 <is_write_forbidden+0x20>
 80016d0:	2301      	movs	r3, #1
 80016d2:	e005      	b.n	80016e0 <is_write_forbidden+0x2c>
    // trailer block contains keys/access bits => forbidden as requested
    if (block == 3) return true;
 80016d4:	79bb      	ldrb	r3, [r7, #6]
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	d101      	bne.n	80016de <is_write_forbidden+0x2a>
 80016da:	2301      	movs	r3, #1
 80016dc:	e000      	b.n	80016e0 <is_write_forbidden+0x2c>
    return false;
 80016de:	2300      	movs	r3, #0
}
 80016e0:	4618      	mov	r0, r3
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <wait_card_present>:

static void wait_card_present(rc522_t *r)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
    while (rc522_is_new_card_present(r) != RC522_OK) {
 80016f4:	e002      	b.n	80016fc <wait_card_present+0x10>
        HAL_Delay(50);
 80016f6:	2032      	movs	r0, #50	@ 0x32
 80016f8:	f000 fbc8 	bl	8001e8c <HAL_Delay>
    while (rc522_is_new_card_present(r) != RC522_OK) {
 80016fc:	6878      	ldr	r0, [r7, #4]
 80016fe:	f7ff fb03 	bl	8000d08 <rc522_is_new_card_present>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d1f6      	bne.n	80016f6 <wait_card_present+0xa>
    }
}
 8001708:	bf00      	nop
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <wait_card_removed>:

static void wait_card_removed(rc522_t *r)
{
 8001712:	b580      	push	{r7, lr}
 8001714:	b082      	sub	sp, #8
 8001716:	af00      	add	r7, sp, #0
 8001718:	6078      	str	r0, [r7, #4]
    // Wait until REQA fails consistently
    while (rc522_is_new_card_present(r) == RC522_OK) {
 800171a:	e002      	b.n	8001722 <wait_card_removed+0x10>
        HAL_Delay(80);
 800171c:	2050      	movs	r0, #80	@ 0x50
 800171e:	f000 fbb5 	bl	8001e8c <HAL_Delay>
    while (rc522_is_new_card_present(r) == RC522_OK) {
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff faf0 	bl	8000d08 <rc522_is_new_card_present>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d0f6      	beq.n	800171c <wait_card_removed+0xa>
    }
}
 800172e:	bf00      	nop
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}

08001738 <RFID_CLI_Run>:

void RFID_CLI_Run(rfid_cli_t *cli)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b0b0      	sub	sp, #192	@ 0xc0
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef *huart = cli->huart;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

    uart_println(huart, "");
 8001748:	49ce      	ldr	r1, [pc, #824]	@ (8001a84 <RFID_CLI_Run+0x34c>)
 800174a:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 800174e:	f7ff fd87 	bl	8001260 <uart_println>
    uart_println(huart, "=== MFRC522 CLI (Nucleo-F767 / SPI1 / USART3 115200) ===");
 8001752:	49cd      	ldr	r1, [pc, #820]	@ (8001a88 <RFID_CLI_Run+0x350>)
 8001754:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8001758:	f7ff fd82 	bl	8001260 <uart_println>
    uart_println(huart, "Konum format: s,<sektor>:b,<blok>   (sektor 0-15, blok 0-3)");
 800175c:	49cb      	ldr	r1, [pc, #812]	@ (8001a8c <RFID_CLI_Run+0x354>)
 800175e:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8001762:	f7ff fd7d 	bl	8001260 <uart_println>
    uart_println(huart, "Yazmada yasak: s0:b0 ve trailer b3");
 8001766:	49ca      	ldr	r1, [pc, #808]	@ (8001a90 <RFID_CLI_Run+0x358>)
 8001768:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 800176c:	f7ff fd78 	bl	8001260 <uart_println>

    const uint8_t keyA[6] = {0xFF,0xFF,0xFF,0xFF,0xFF,0xFF};
 8001770:	4ac8      	ldr	r2, [pc, #800]	@ (8001a94 <RFID_CLI_Run+0x35c>)
 8001772:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001776:	e892 0003 	ldmia.w	r2, {r0, r1}
 800177a:	6018      	str	r0, [r3, #0]
 800177c:	3304      	adds	r3, #4
 800177e:	8019      	strh	r1, [r3, #0]

    (void)rc522_init(&cli->rc522);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3304      	adds	r3, #4
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff fa8f 	bl	8000ca8 <rc522_init>

    while (1) {
        uart_println(huart, "");
 800178a:	49be      	ldr	r1, [pc, #760]	@ (8001a84 <RFID_CLI_Run+0x34c>)
 800178c:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8001790:	f7ff fd66 	bl	8001260 <uart_println>
        uart_println(huart, "Kart okutun...");
 8001794:	49c0      	ldr	r1, [pc, #768]	@ (8001a98 <RFID_CLI_Run+0x360>)
 8001796:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 800179a:	f7ff fd61 	bl	8001260 <uart_println>
        wait_card_present(&cli->rc522);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	3304      	adds	r3, #4
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff ffa2 	bl	80016ec <wait_card_present>

        rc522_uid_t uid;
        if (rc522_read_card_serial(&cli->rc522, &uid) != RC522_OK) {
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	3304      	adds	r3, #4
 80017ac:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 80017b0:	4611      	mov	r1, r2
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fad6 	bl	8000d64 <rc522_read_card_serial>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d00a      	beq.n	80017d4 <RFID_CLI_Run+0x9c>
            uart_println(huart, "Kart okunamad. Kart kaldrp tekrar okutun.");
 80017be:	49b7      	ldr	r1, [pc, #732]	@ (8001a9c <RFID_CLI_Run+0x364>)
 80017c0:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80017c4:	f7ff fd4c 	bl	8001260 <uart_println>
            wait_card_removed(&cli->rc522);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	3304      	adds	r3, #4
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff ffa0 	bl	8001712 <wait_card_removed>
            continue;
 80017d2:	e156      	b.n	8001a82 <RFID_CLI_Run+0x34a>
        }
        print_uid(huart, &uid);
 80017d4:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80017d8:	4619      	mov	r1, r3
 80017da:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80017de:	f7ff fe61 	bl	80014a4 <print_uid>

        uart_println(huart, "Islem sec (R=Oku, W=Yaz): ");
 80017e2:	49af      	ldr	r1, [pc, #700]	@ (8001aa0 <RFID_CLI_Run+0x368>)
 80017e4:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80017e8:	f7ff fd3a 	bl	8001260 <uart_println>
        char op_line[16];
        uart_readline(huart, op_line, sizeof(op_line));
 80017ec:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 80017f0:	2210      	movs	r2, #16
 80017f2:	4619      	mov	r1, r3
 80017f4:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80017f8:	f7ff fd5e 	bl	80012b8 <uart_readline>
        char op = (char)toupper((unsigned char)op_line[0]);
 80017fc:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 8001800:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
 8001804:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8001808:	3301      	adds	r3, #1
 800180a:	4aa6      	ldr	r2, [pc, #664]	@ (8001aa4 <RFID_CLI_Run+0x36c>)
 800180c:	4413      	add	r3, r2
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	f003 0303 	and.w	r3, r3, #3
 8001814:	2b02      	cmp	r3, #2
 8001816:	d103      	bne.n	8001820 <RFID_CLI_Run+0xe8>
 8001818:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 800181c:	3b20      	subs	r3, #32
 800181e:	e001      	b.n	8001824 <RFID_CLI_Run+0xec>
 8001820:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 8001824:	f887 30b6 	strb.w	r3, [r7, #182]	@ 0xb6
        if (op != 'R' && op != 'W') {
 8001828:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 800182c:	2b52      	cmp	r3, #82	@ 0x52
 800182e:	d018      	beq.n	8001862 <RFID_CLI_Run+0x12a>
 8001830:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8001834:	2b57      	cmp	r3, #87	@ 0x57
 8001836:	d014      	beq.n	8001862 <RFID_CLI_Run+0x12a>
            uart_println(huart, "Gecersiz secim. Kart kaldrn.");
 8001838:	499b      	ldr	r1, [pc, #620]	@ (8001aa8 <RFID_CLI_Run+0x370>)
 800183a:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 800183e:	f7ff fd0f 	bl	8001260 <uart_println>
            rc522_haltA(&cli->rc522);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	3304      	adds	r3, #4
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff fcc4 	bl	80011d4 <rc522_haltA>
            rc522_stop_crypto1(&cli->rc522);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3304      	adds	r3, #4
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff fb97 	bl	8000f84 <rc522_stop_crypto1>
            wait_card_removed(&cli->rc522);
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	3304      	adds	r3, #4
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff ff59 	bl	8001712 <wait_card_removed>
            continue;
 8001860:	e10f      	b.n	8001a82 <RFID_CLI_Run+0x34a>
        }

        uart_println(huart, "Konum gir (ornek: s,2:b,2): ");
 8001862:	4992      	ldr	r1, [pc, #584]	@ (8001aac <RFID_CLI_Run+0x374>)
 8001864:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8001868:	f7ff fcfa 	bl	8001260 <uart_println>
        char loc_line[32];
        uart_readline(huart, loc_line, sizeof(loc_line));
 800186c:	f107 030c 	add.w	r3, r7, #12
 8001870:	2220      	movs	r2, #32
 8001872:	4619      	mov	r1, r3
 8001874:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8001878:	f7ff fd1e 	bl	80012b8 <uart_readline>

        uint8_t sector, block;
        if (!parse_loc(loc_line, &sector, &block)) {
 800187c:	f107 028e 	add.w	r2, r7, #142	@ 0x8e
 8001880:	f107 018f 	add.w	r1, r7, #143	@ 0x8f
 8001884:	f107 030c 	add.w	r3, r7, #12
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff fd6b 	bl	8001364 <parse_loc>
 800188e:	4603      	mov	r3, r0
 8001890:	f083 0301 	eor.w	r3, r3, #1
 8001894:	b2db      	uxtb	r3, r3
 8001896:	2b00      	cmp	r3, #0
 8001898:	d014      	beq.n	80018c4 <RFID_CLI_Run+0x18c>
            uart_println(huart, "Format hatali. Kart kaldrn.");
 800189a:	4985      	ldr	r1, [pc, #532]	@ (8001ab0 <RFID_CLI_Run+0x378>)
 800189c:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80018a0:	f7ff fcde 	bl	8001260 <uart_println>
            rc522_haltA(&cli->rc522);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	3304      	adds	r3, #4
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff fc93 	bl	80011d4 <rc522_haltA>
            rc522_stop_crypto1(&cli->rc522);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	3304      	adds	r3, #4
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7ff fb66 	bl	8000f84 <rc522_stop_crypto1>
            wait_card_removed(&cli->rc522);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	3304      	adds	r3, #4
 80018bc:	4618      	mov	r0, r3
 80018be:	f7ff ff28 	bl	8001712 <wait_card_removed>
            continue;
 80018c2:	e0de      	b.n	8001a82 <RFID_CLI_Run+0x34a>
        }

        if (op == 'W' && is_write_forbidden(sector, block)) {
 80018c4:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 80018c8:	2b57      	cmp	r3, #87	@ 0x57
 80018ca:	d11f      	bne.n	800190c <RFID_CLI_Run+0x1d4>
 80018cc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80018d0:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 80018d4:	4611      	mov	r1, r2
 80018d6:	4618      	mov	r0, r3
 80018d8:	f7ff feec 	bl	80016b4 <is_write_forbidden>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d014      	beq.n	800190c <RFID_CLI_Run+0x1d4>
            uart_println(huart, "Bu blok yazmaya kapali (s0:b0 veya trailer b3).");
 80018e2:	4974      	ldr	r1, [pc, #464]	@ (8001ab4 <RFID_CLI_Run+0x37c>)
 80018e4:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80018e8:	f7ff fcba 	bl	8001260 <uart_println>
            rc522_haltA(&cli->rc522);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	3304      	adds	r3, #4
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff fc6f 	bl	80011d4 <rc522_haltA>
            rc522_stop_crypto1(&cli->rc522);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	3304      	adds	r3, #4
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7ff fb42 	bl	8000f84 <rc522_stop_crypto1>
            wait_card_removed(&cli->rc522);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	3304      	adds	r3, #4
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff ff04 	bl	8001712 <wait_card_removed>
            continue;
 800190a:	e0ba      	b.n	8001a82 <RFID_CLI_Run+0x34a>
        }

        uint8_t abs_block = (uint8_t)(sector * 4 + block);
 800190c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	b2da      	uxtb	r2, r3
 8001914:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 8001918:	4413      	add	r3, r2
 800191a:	f887 30b5 	strb.w	r3, [r7, #181]	@ 0xb5

        // Authenticate (Key A)
        if (rc522_auth_keyA(&cli->rc522, abs_block, keyA, &uid) != RC522_OK) {
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	1d18      	adds	r0, r3, #4
 8001922:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8001926:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 800192a:	f897 10b5 	ldrb.w	r1, [r7, #181]	@ 0xb5
 800192e:	f7ff fac3 	bl	8000eb8 <rc522_auth_keyA>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d019      	beq.n	800196c <RFID_CLI_Run+0x234>
            uart_println(huart, "AUTH FAIL. KeyA/Access Bits degismis olabilir.");
 8001938:	495f      	ldr	r1, [pc, #380]	@ (8001ab8 <RFID_CLI_Run+0x380>)
 800193a:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 800193e:	f7ff fc8f 	bl	8001260 <uart_println>
            rc522_haltA(&cli->rc522);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	3304      	adds	r3, #4
 8001946:	4618      	mov	r0, r3
 8001948:	f7ff fc44 	bl	80011d4 <rc522_haltA>
            rc522_stop_crypto1(&cli->rc522);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3304      	adds	r3, #4
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fb17 	bl	8000f84 <rc522_stop_crypto1>
            uart_println(huart, "Kart kaldrn ve tekrar deneyin.");
 8001956:	4959      	ldr	r1, [pc, #356]	@ (8001abc <RFID_CLI_Run+0x384>)
 8001958:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 800195c:	f7ff fc80 	bl	8001260 <uart_println>
            wait_card_removed(&cli->rc522);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	3304      	adds	r3, #4
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff fed4 	bl	8001712 <wait_card_removed>
            continue;
 800196a:	e08a      	b.n	8001a82 <RFID_CLI_Run+0x34a>
        }

        if (op == 'R') {
 800196c:	f897 30b6 	ldrb.w	r3, [r7, #182]	@ 0xb6
 8001970:	2b52      	cmp	r3, #82	@ 0x52
 8001972:	d122      	bne.n	80019ba <RFID_CLI_Run+0x282>
            uint8_t data[16];
            rc522_status_t st = rc522_mifare_read(&cli->rc522, abs_block, data);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3304      	adds	r3, #4
 8001978:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 800197c:	f897 10b5 	ldrb.w	r1, [r7, #181]	@ 0xb5
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff fb0c 	bl	8000f9e <rc522_mifare_read>
 8001986:	4603      	mov	r3, r0
 8001988:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
            if (st == RC522_OK) {
 800198c:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 8001990:	2b00      	cmp	r3, #0
 8001992:	d10c      	bne.n	80019ae <RFID_CLI_Run+0x276>
                uart_println(huart, "OK - Okundu:");
 8001994:	494a      	ldr	r1, [pc, #296]	@ (8001ac0 <RFID_CLI_Run+0x388>)
 8001996:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 800199a:	f7ff fc61 	bl	8001260 <uart_println>
                dump_block(huart, data);
 800199e:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 80019a2:	4619      	mov	r1, r3
 80019a4:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80019a8:	f7ff fdca 	bl	8001540 <dump_block>
 80019ac:	e055      	b.n	8001a5a <RFID_CLI_Run+0x322>
            } else {
                uart_println(huart, "READ FAIL. Kart kaldrp tekrar okutun.");
 80019ae:	4945      	ldr	r1, [pc, #276]	@ (8001ac4 <RFID_CLI_Run+0x38c>)
 80019b0:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80019b4:	f7ff fc54 	bl	8001260 <uart_println>
 80019b8:	e04f      	b.n	8001a5a <RFID_CLI_Run+0x322>
            }
        } else {
            uart_println(huart, "Yazilacak ASCII (max 16 char): ");
 80019ba:	4943      	ldr	r1, [pc, #268]	@ (8001ac8 <RFID_CLI_Run+0x390>)
 80019bc:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80019c0:	f7ff fc4e 	bl	8001260 <uart_println>
            char msg[64];
            uart_readline(huart, msg, sizeof(msg));
 80019c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019c8:	2240      	movs	r2, #64	@ 0x40
 80019ca:	4619      	mov	r1, r3
 80019cc:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 80019d0:	f7ff fc72 	bl	80012b8 <uart_readline>

            uint8_t block16[16];
            memset(block16, ' ', sizeof(block16));   // pad with spaces
 80019d4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80019d8:	2210      	movs	r2, #16
 80019da:	2120      	movs	r1, #32
 80019dc:	4618      	mov	r0, r3
 80019de:	f003 fee7 	bl	80057b0 <memset>
            size_t L = strlen(msg);
 80019e2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7fe fc2a 	bl	8000240 <strlen>
 80019ec:	f8c7 00bc 	str.w	r0, [r7, #188]	@ 0xbc
            if (L > 16) L = 16;
 80019f0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80019f4:	2b10      	cmp	r3, #16
 80019f6:	d902      	bls.n	80019fe <RFID_CLI_Run+0x2c6>
 80019f8:	2310      	movs	r3, #16
 80019fa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
            memcpy(block16, msg, L);
 80019fe:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001a02:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001a06:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f003 ff04 	bl	8005818 <memcpy>

            rc522_status_t st = rc522_mifare_write(&cli->rc522, abs_block, block16);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	3304      	adds	r3, #4
 8001a14:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 8001a18:	f897 10b5 	ldrb.w	r1, [r7, #181]	@ 0xb5
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff fb32 	bl	8001086 <rc522_mifare_write>
 8001a22:	4603      	mov	r3, r0
 8001a24:	f887 30b4 	strb.w	r3, [r7, #180]	@ 0xb4
            if (st == RC522_OK) uart_println(huart, "OK - Yazma tamamlandi.");
 8001a28:	f897 30b4 	ldrb.w	r3, [r7, #180]	@ 0xb4
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d105      	bne.n	8001a3c <RFID_CLI_Run+0x304>
 8001a30:	4926      	ldr	r1, [pc, #152]	@ (8001acc <RFID_CLI_Run+0x394>)
 8001a32:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8001a36:	f7ff fc13 	bl	8001260 <uart_println>
 8001a3a:	e00e      	b.n	8001a5a <RFID_CLI_Run+0x322>
            else if (st == RC522_NAK) uart_println(huart, "WRITE NAK (Access/Key sorunu olabilir).");
 8001a3c:	f897 30b4 	ldrb.w	r3, [r7, #180]	@ 0xb4
 8001a40:	2b05      	cmp	r3, #5
 8001a42:	d105      	bne.n	8001a50 <RFID_CLI_Run+0x318>
 8001a44:	4922      	ldr	r1, [pc, #136]	@ (8001ad0 <RFID_CLI_Run+0x398>)
 8001a46:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8001a4a:	f7ff fc09 	bl	8001260 <uart_println>
 8001a4e:	e004      	b.n	8001a5a <RFID_CLI_Run+0x322>
            else uart_println(huart, "WRITE FAIL. Kart kaldrp tekrar okutun.");
 8001a50:	4920      	ldr	r1, [pc, #128]	@ (8001ad4 <RFID_CLI_Run+0x39c>)
 8001a52:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8001a56:	f7ff fc03 	bl	8001260 <uart_println>
        }

        // Proper end-of-session for stability
        rc522_haltA(&cli->rc522);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	3304      	adds	r3, #4
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff fbb8 	bl	80011d4 <rc522_haltA>
        rc522_stop_crypto1(&cli->rc522);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3304      	adds	r3, #4
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff fa8b 	bl	8000f84 <rc522_stop_crypto1>

        uart_println(huart, "Kart kaldrn...");
 8001a6e:	491a      	ldr	r1, [pc, #104]	@ (8001ad8 <RFID_CLI_Run+0x3a0>)
 8001a70:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8001a74:	f7ff fbf4 	bl	8001260 <uart_println>
        wait_card_removed(&cli->rc522);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	3304      	adds	r3, #4
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff fe48 	bl	8001712 <wait_card_removed>
    while (1) {
 8001a82:	e682      	b.n	800178a <RFID_CLI_Run+0x52>
 8001a84:	080060f4 	.word	0x080060f4
 8001a88:	080060f8 	.word	0x080060f8
 8001a8c:	08006134 	.word	0x08006134
 8001a90:	08006170 	.word	0x08006170
 8001a94:	080063cc 	.word	0x080063cc
 8001a98:	08006194 	.word	0x08006194
 8001a9c:	080061a8 	.word	0x080061a8
 8001aa0:	080061dc 	.word	0x080061dc
 8001aa4:	080063ec 	.word	0x080063ec
 8001aa8:	080061f8 	.word	0x080061f8
 8001aac:	0800621c 	.word	0x0800621c
 8001ab0:	0800623c 	.word	0x0800623c
 8001ab4:	08006260 	.word	0x08006260
 8001ab8:	08006290 	.word	0x08006290
 8001abc:	080062c0 	.word	0x080062c0
 8001ac0:	080062e8 	.word	0x080062e8
 8001ac4:	080062f8 	.word	0x080062f8
 8001ac8:	08006324 	.word	0x08006324
 8001acc:	08006344 	.word	0x08006344
 8001ad0:	0800635c 	.word	0x0800635c
 8001ad4:	08006384 	.word	0x08006384
 8001ad8:	080063b4 	.word	0x080063b4

08001adc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8001b20 <HAL_MspInit+0x44>)
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ae6:	4a0e      	ldr	r2, [pc, #56]	@ (8001b20 <HAL_MspInit+0x44>)
 8001ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001aee:	4b0c      	ldr	r3, [pc, #48]	@ (8001b20 <HAL_MspInit+0x44>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001af6:	607b      	str	r3, [r7, #4]
 8001af8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001afa:	4b09      	ldr	r3, [pc, #36]	@ (8001b20 <HAL_MspInit+0x44>)
 8001afc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001afe:	4a08      	ldr	r2, [pc, #32]	@ (8001b20 <HAL_MspInit+0x44>)
 8001b00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b06:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <HAL_MspInit+0x44>)
 8001b08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b0e:	603b      	str	r3, [r7, #0]
 8001b10:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b12:	bf00      	nop
 8001b14:	370c      	adds	r7, #12
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	40023800 	.word	0x40023800

08001b24 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b08a      	sub	sp, #40	@ 0x28
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b2c:	f107 0314 	add.w	r3, r7, #20
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]
 8001b3a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a17      	ldr	r2, [pc, #92]	@ (8001ba0 <HAL_SPI_MspInit+0x7c>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d127      	bne.n	8001b96 <HAL_SPI_MspInit+0x72>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b46:	4b17      	ldr	r3, [pc, #92]	@ (8001ba4 <HAL_SPI_MspInit+0x80>)
 8001b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b4a:	4a16      	ldr	r2, [pc, #88]	@ (8001ba4 <HAL_SPI_MspInit+0x80>)
 8001b4c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b52:	4b14      	ldr	r3, [pc, #80]	@ (8001ba4 <HAL_SPI_MspInit+0x80>)
 8001b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b5a:	613b      	str	r3, [r7, #16]
 8001b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ba4 <HAL_SPI_MspInit+0x80>)
 8001b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b62:	4a10      	ldr	r2, [pc, #64]	@ (8001ba4 <HAL_SPI_MspInit+0x80>)
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba4 <HAL_SPI_MspInit+0x80>)
 8001b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6e:	f003 0301 	and.w	r3, r3, #1
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001b76:	23e0      	movs	r3, #224	@ 0xe0
 8001b78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b82:	2303      	movs	r3, #3
 8001b84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b86:	2305      	movs	r3, #5
 8001b88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8a:	f107 0314 	add.w	r3, r7, #20
 8001b8e:	4619      	mov	r1, r3
 8001b90:	4805      	ldr	r0, [pc, #20]	@ (8001ba8 <HAL_SPI_MspInit+0x84>)
 8001b92:	f000 fb43 	bl	800221c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001b96:	bf00      	nop
 8001b98:	3728      	adds	r7, #40	@ 0x28
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	40013000 	.word	0x40013000
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	40020000 	.word	0x40020000

08001bac <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b0ae      	sub	sp, #184	@ 0xb8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
 8001bc0:	60da      	str	r2, [r3, #12]
 8001bc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	2290      	movs	r2, #144	@ 0x90
 8001bca:	2100      	movs	r1, #0
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f003 fdef 	bl	80057b0 <memset>
  if(huart->Instance==USART3)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4a26      	ldr	r2, [pc, #152]	@ (8001c70 <HAL_UART_MspInit+0xc4>)
 8001bd8:	4293      	cmp	r3, r2
 8001bda:	d144      	bne.n	8001c66 <HAL_UART_MspInit+0xba>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001bdc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001be0:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001be2:	2300      	movs	r3, #0
 8001be4:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001be6:	f107 0314 	add.w	r3, r7, #20
 8001bea:	4618      	mov	r0, r3
 8001bec:	f001 f9ae 	bl	8002f4c <HAL_RCCEx_PeriphCLKConfig>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001bf6:	f7fe fe53 	bl	80008a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001bfa:	4b1e      	ldr	r3, [pc, #120]	@ (8001c74 <HAL_UART_MspInit+0xc8>)
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	4a1d      	ldr	r2, [pc, #116]	@ (8001c74 <HAL_UART_MspInit+0xc8>)
 8001c00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c06:	4b1b      	ldr	r3, [pc, #108]	@ (8001c74 <HAL_UART_MspInit+0xc8>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c0e:	613b      	str	r3, [r7, #16]
 8001c10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c12:	4b18      	ldr	r3, [pc, #96]	@ (8001c74 <HAL_UART_MspInit+0xc8>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c16:	4a17      	ldr	r2, [pc, #92]	@ (8001c74 <HAL_UART_MspInit+0xc8>)
 8001c18:	f043 0308 	orr.w	r3, r3, #8
 8001c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c1e:	4b15      	ldr	r3, [pc, #84]	@ (8001c74 <HAL_UART_MspInit+0xc8>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c22:	f003 0308 	and.w	r3, r3, #8
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c2a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c32:	2302      	movs	r3, #2
 8001c34:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c44:	2307      	movs	r3, #7
 8001c46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c4a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4809      	ldr	r0, [pc, #36]	@ (8001c78 <HAL_UART_MspInit+0xcc>)
 8001c52:	f000 fae3 	bl	800221c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001c56:	2200      	movs	r2, #0
 8001c58:	2100      	movs	r1, #0
 8001c5a:	2027      	movs	r0, #39	@ 0x27
 8001c5c:	f000 fa15 	bl	800208a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001c60:	2027      	movs	r0, #39	@ 0x27
 8001c62:	f000 fa2e 	bl	80020c2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001c66:	bf00      	nop
 8001c68:	37b8      	adds	r7, #184	@ 0xb8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40004800 	.word	0x40004800
 8001c74:	40023800 	.word	0x40023800
 8001c78:	40020c00 	.word	0x40020c00

08001c7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c80:	bf00      	nop
 8001c82:	e7fd      	b.n	8001c80 <NMI_Handler+0x4>

08001c84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c88:	bf00      	nop
 8001c8a:	e7fd      	b.n	8001c88 <HardFault_Handler+0x4>

08001c8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c90:	bf00      	nop
 8001c92:	e7fd      	b.n	8001c90 <MemManage_Handler+0x4>

08001c94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c98:	bf00      	nop
 8001c9a:	e7fd      	b.n	8001c98 <BusFault_Handler+0x4>

08001c9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ca0:	bf00      	nop
 8001ca2:	e7fd      	b.n	8001ca0 <UsageFault_Handler+0x4>

08001ca4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr

08001cb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr

08001cce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cd2:	f000 f8bb 	bl	8001e4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
	...

08001cdc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001ce0:	4802      	ldr	r0, [pc, #8]	@ (8001cec <USART3_IRQHandler+0x10>)
 8001ce2:	f002 fcc3 	bl	800466c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	200000dc 	.word	0x200000dc

08001cf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cf8:	4a14      	ldr	r2, [pc, #80]	@ (8001d4c <_sbrk+0x5c>)
 8001cfa:	4b15      	ldr	r3, [pc, #84]	@ (8001d50 <_sbrk+0x60>)
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d04:	4b13      	ldr	r3, [pc, #76]	@ (8001d54 <_sbrk+0x64>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d102      	bne.n	8001d12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d0c:	4b11      	ldr	r3, [pc, #68]	@ (8001d54 <_sbrk+0x64>)
 8001d0e:	4a12      	ldr	r2, [pc, #72]	@ (8001d58 <_sbrk+0x68>)
 8001d10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d12:	4b10      	ldr	r3, [pc, #64]	@ (8001d54 <_sbrk+0x64>)
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4413      	add	r3, r2
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d207      	bcs.n	8001d30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d20:	f003 fd4e 	bl	80057c0 <__errno>
 8001d24:	4603      	mov	r3, r0
 8001d26:	220c      	movs	r2, #12
 8001d28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d2e:	e009      	b.n	8001d44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d30:	4b08      	ldr	r3, [pc, #32]	@ (8001d54 <_sbrk+0x64>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d36:	4b07      	ldr	r3, [pc, #28]	@ (8001d54 <_sbrk+0x64>)
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	4a05      	ldr	r2, [pc, #20]	@ (8001d54 <_sbrk+0x64>)
 8001d40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d42:	68fb      	ldr	r3, [r7, #12]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3718      	adds	r7, #24
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20080000 	.word	0x20080000
 8001d50:	00000400 	.word	0x00000400
 8001d54:	20000164 	.word	0x20000164
 8001d58:	200002b8 	.word	0x200002b8

08001d5c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d60:	4b06      	ldr	r3, [pc, #24]	@ (8001d7c <SystemInit+0x20>)
 8001d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d66:	4a05      	ldr	r2, [pc, #20]	@ (8001d7c <SystemInit+0x20>)
 8001d68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d70:	bf00      	nop
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	e000ed00 	.word	0xe000ed00

08001d80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001db8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d84:	f7ff ffea 	bl	8001d5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d88:	480c      	ldr	r0, [pc, #48]	@ (8001dbc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d8a:	490d      	ldr	r1, [pc, #52]	@ (8001dc0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d90:	e002      	b.n	8001d98 <LoopCopyDataInit>

08001d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d96:	3304      	adds	r3, #4

08001d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d9c:	d3f9      	bcc.n	8001d92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001da0:	4c0a      	ldr	r4, [pc, #40]	@ (8001dcc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001da4:	e001      	b.n	8001daa <LoopFillZerobss>

08001da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001da8:	3204      	adds	r2, #4

08001daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dac:	d3fb      	bcc.n	8001da6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001dae:	f003 fd0d 	bl	80057cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001db2:	f7fe fc33 	bl	800061c <main>
  bx  lr    
 8001db6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001db8:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001dbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dc0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001dc4:	08006530 	.word	0x08006530
  ldr r2, =_sbss
 8001dc8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001dcc:	200002b4 	.word	0x200002b4

08001dd0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dd0:	e7fe      	b.n	8001dd0 <ADC_IRQHandler>

08001dd2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dd6:	2003      	movs	r0, #3
 8001dd8:	f000 f94c 	bl	8002074 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ddc:	2000      	movs	r0, #0
 8001dde:	f000 f805 	bl	8001dec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001de2:	f7ff fe7b 	bl	8001adc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	bd80      	pop	{r7, pc}

08001dec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001df4:	4b12      	ldr	r3, [pc, #72]	@ (8001e40 <HAL_InitTick+0x54>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	4b12      	ldr	r3, [pc, #72]	@ (8001e44 <HAL_InitTick+0x58>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e02:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	f000 f967 	bl	80020de <HAL_SYSTICK_Config>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d001      	beq.n	8001e1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e00e      	b.n	8001e38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2b0f      	cmp	r3, #15
 8001e1e:	d80a      	bhi.n	8001e36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e20:	2200      	movs	r2, #0
 8001e22:	6879      	ldr	r1, [r7, #4]
 8001e24:	f04f 30ff 	mov.w	r0, #4294967295
 8001e28:	f000 f92f 	bl	800208a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e2c:	4a06      	ldr	r2, [pc, #24]	@ (8001e48 <HAL_InitTick+0x5c>)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e32:	2300      	movs	r3, #0
 8001e34:	e000      	b.n	8001e38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3708      	adds	r7, #8
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	20000000 	.word	0x20000000
 8001e44:	20000008 	.word	0x20000008
 8001e48:	20000004 	.word	0x20000004

08001e4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e50:	4b06      	ldr	r3, [pc, #24]	@ (8001e6c <HAL_IncTick+0x20>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	461a      	mov	r2, r3
 8001e56:	4b06      	ldr	r3, [pc, #24]	@ (8001e70 <HAL_IncTick+0x24>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	4a04      	ldr	r2, [pc, #16]	@ (8001e70 <HAL_IncTick+0x24>)
 8001e5e:	6013      	str	r3, [r2, #0]
}
 8001e60:	bf00      	nop
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	20000008 	.word	0x20000008
 8001e70:	20000168 	.word	0x20000168

08001e74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  return uwTick;
 8001e78:	4b03      	ldr	r3, [pc, #12]	@ (8001e88 <HAL_GetTick+0x14>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	20000168 	.word	0x20000168

08001e8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e94:	f7ff ffee 	bl	8001e74 <HAL_GetTick>
 8001e98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea4:	d005      	beq.n	8001eb2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ed0 <HAL_Delay+0x44>)
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	461a      	mov	r2, r3
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	4413      	add	r3, r2
 8001eb0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eb2:	bf00      	nop
 8001eb4:	f7ff ffde 	bl	8001e74 <HAL_GetTick>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d8f7      	bhi.n	8001eb4 <HAL_Delay+0x28>
  {
  }
}
 8001ec4:	bf00      	nop
 8001ec6:	bf00      	nop
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20000008 	.word	0x20000008

08001ed4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b085      	sub	sp, #20
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	f003 0307 	and.w	r3, r3, #7
 8001ee2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ee4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f14 <__NVIC_SetPriorityGrouping+0x40>)
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eea:	68ba      	ldr	r2, [r7, #8]
 8001eec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001efc:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <__NVIC_SetPriorityGrouping+0x44>)
 8001efe:	4313      	orrs	r3, r2
 8001f00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f02:	4a04      	ldr	r2, [pc, #16]	@ (8001f14 <__NVIC_SetPriorityGrouping+0x40>)
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	60d3      	str	r3, [r2, #12]
}
 8001f08:	bf00      	nop
 8001f0a:	3714      	adds	r7, #20
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	e000ed00 	.word	0xe000ed00
 8001f18:	05fa0000 	.word	0x05fa0000

08001f1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f20:	4b04      	ldr	r3, [pc, #16]	@ (8001f34 <__NVIC_GetPriorityGrouping+0x18>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	0a1b      	lsrs	r3, r3, #8
 8001f26:	f003 0307 	and.w	r3, r3, #7
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr
 8001f34:	e000ed00 	.word	0xe000ed00

08001f38 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b083      	sub	sp, #12
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	4603      	mov	r3, r0
 8001f40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	db0b      	blt.n	8001f62 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	f003 021f 	and.w	r2, r3, #31
 8001f50:	4907      	ldr	r1, [pc, #28]	@ (8001f70 <__NVIC_EnableIRQ+0x38>)
 8001f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f56:	095b      	lsrs	r3, r3, #5
 8001f58:	2001      	movs	r0, #1
 8001f5a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f62:	bf00      	nop
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	e000e100 	.word	0xe000e100

08001f74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	6039      	str	r1, [r7, #0]
 8001f7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	db0a      	blt.n	8001f9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	b2da      	uxtb	r2, r3
 8001f8c:	490c      	ldr	r1, [pc, #48]	@ (8001fc0 <__NVIC_SetPriority+0x4c>)
 8001f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f92:	0112      	lsls	r2, r2, #4
 8001f94:	b2d2      	uxtb	r2, r2
 8001f96:	440b      	add	r3, r1
 8001f98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f9c:	e00a      	b.n	8001fb4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	b2da      	uxtb	r2, r3
 8001fa2:	4908      	ldr	r1, [pc, #32]	@ (8001fc4 <__NVIC_SetPriority+0x50>)
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	f003 030f 	and.w	r3, r3, #15
 8001faa:	3b04      	subs	r3, #4
 8001fac:	0112      	lsls	r2, r2, #4
 8001fae:	b2d2      	uxtb	r2, r2
 8001fb0:	440b      	add	r3, r1
 8001fb2:	761a      	strb	r2, [r3, #24]
}
 8001fb4:	bf00      	nop
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr
 8001fc0:	e000e100 	.word	0xe000e100
 8001fc4:	e000ed00 	.word	0xe000ed00

08001fc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b089      	sub	sp, #36	@ 0x24
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	f003 0307 	and.w	r3, r3, #7
 8001fda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	f1c3 0307 	rsb	r3, r3, #7
 8001fe2:	2b04      	cmp	r3, #4
 8001fe4:	bf28      	it	cs
 8001fe6:	2304      	movcs	r3, #4
 8001fe8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	3304      	adds	r3, #4
 8001fee:	2b06      	cmp	r3, #6
 8001ff0:	d902      	bls.n	8001ff8 <NVIC_EncodePriority+0x30>
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	3b03      	subs	r3, #3
 8001ff6:	e000      	b.n	8001ffa <NVIC_EncodePriority+0x32>
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ffc:	f04f 32ff 	mov.w	r2, #4294967295
 8002000:	69bb      	ldr	r3, [r7, #24]
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	43da      	mvns	r2, r3
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	401a      	ands	r2, r3
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002010:	f04f 31ff 	mov.w	r1, #4294967295
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	fa01 f303 	lsl.w	r3, r1, r3
 800201a:	43d9      	mvns	r1, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002020:	4313      	orrs	r3, r2
         );
}
 8002022:	4618      	mov	r0, r3
 8002024:	3724      	adds	r7, #36	@ 0x24
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
	...

08002030 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3b01      	subs	r3, #1
 800203c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002040:	d301      	bcc.n	8002046 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002042:	2301      	movs	r3, #1
 8002044:	e00f      	b.n	8002066 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002046:	4a0a      	ldr	r2, [pc, #40]	@ (8002070 <SysTick_Config+0x40>)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	3b01      	subs	r3, #1
 800204c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800204e:	210f      	movs	r1, #15
 8002050:	f04f 30ff 	mov.w	r0, #4294967295
 8002054:	f7ff ff8e 	bl	8001f74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002058:	4b05      	ldr	r3, [pc, #20]	@ (8002070 <SysTick_Config+0x40>)
 800205a:	2200      	movs	r2, #0
 800205c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800205e:	4b04      	ldr	r3, [pc, #16]	@ (8002070 <SysTick_Config+0x40>)
 8002060:	2207      	movs	r2, #7
 8002062:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	e000e010 	.word	0xe000e010

08002074 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f7ff ff29 	bl	8001ed4 <__NVIC_SetPriorityGrouping>
}
 8002082:	bf00      	nop
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800208a:	b580      	push	{r7, lr}
 800208c:	b086      	sub	sp, #24
 800208e:	af00      	add	r7, sp, #0
 8002090:	4603      	mov	r3, r0
 8002092:	60b9      	str	r1, [r7, #8]
 8002094:	607a      	str	r2, [r7, #4]
 8002096:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800209c:	f7ff ff3e 	bl	8001f1c <__NVIC_GetPriorityGrouping>
 80020a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	68b9      	ldr	r1, [r7, #8]
 80020a6:	6978      	ldr	r0, [r7, #20]
 80020a8:	f7ff ff8e 	bl	8001fc8 <NVIC_EncodePriority>
 80020ac:	4602      	mov	r2, r0
 80020ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020b2:	4611      	mov	r1, r2
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7ff ff5d 	bl	8001f74 <__NVIC_SetPriority>
}
 80020ba:	bf00      	nop
 80020bc:	3718      	adds	r7, #24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b082      	sub	sp, #8
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	4603      	mov	r3, r0
 80020ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d0:	4618      	mov	r0, r3
 80020d2:	f7ff ff31 	bl	8001f38 <__NVIC_EnableIRQ>
}
 80020d6:	bf00      	nop
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}

080020de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020de:	b580      	push	{r7, lr}
 80020e0:	b082      	sub	sp, #8
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	f7ff ffa2 	bl	8002030 <SysTick_Config>
 80020ec:	4603      	mov	r3, r0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b084      	sub	sp, #16
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002102:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002104:	f7ff feb6 	bl	8001e74 <HAL_GetTick>
 8002108:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b02      	cmp	r3, #2
 8002114:	d008      	beq.n	8002128 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2280      	movs	r2, #128	@ 0x80
 800211a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e052      	b.n	80021ce <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f022 0216 	bic.w	r2, r2, #22
 8002136:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	695a      	ldr	r2, [r3, #20]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002146:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214c:	2b00      	cmp	r3, #0
 800214e:	d103      	bne.n	8002158 <HAL_DMA_Abort+0x62>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002154:	2b00      	cmp	r3, #0
 8002156:	d007      	beq.n	8002168 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f022 0208 	bic.w	r2, r2, #8
 8002166:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f022 0201 	bic.w	r2, r2, #1
 8002176:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002178:	e013      	b.n	80021a2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800217a:	f7ff fe7b 	bl	8001e74 <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	2b05      	cmp	r3, #5
 8002186:	d90c      	bls.n	80021a2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2220      	movs	r2, #32
 800218c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2203      	movs	r2, #3
 8002192:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 800219e:	2303      	movs	r3, #3
 80021a0:	e015      	b.n	80021ce <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f003 0301 	and.w	r3, r3, #1
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d1e4      	bne.n	800217a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021b4:	223f      	movs	r2, #63	@ 0x3f
 80021b6:	409a      	lsls	r2, r3
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	3710      	adds	r7, #16
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}

080021d6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b083      	sub	sp, #12
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	d004      	beq.n	80021f4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2280      	movs	r2, #128	@ 0x80
 80021ee:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80021f0:	2301      	movs	r3, #1
 80021f2:	e00c      	b.n	800220e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2205      	movs	r2, #5
 80021f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f022 0201 	bic.w	r2, r2, #1
 800220a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800220c:	2300      	movs	r3, #0
}
 800220e:	4618      	mov	r0, r3
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002218:	4770      	bx	lr
	...

0800221c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800221c:	b480      	push	{r7}
 800221e:	b089      	sub	sp, #36	@ 0x24
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002226:	2300      	movs	r3, #0
 8002228:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800222a:	2300      	movs	r3, #0
 800222c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002232:	2300      	movs	r3, #0
 8002234:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002236:	2300      	movs	r3, #0
 8002238:	61fb      	str	r3, [r7, #28]
 800223a:	e175      	b.n	8002528 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800223c:	2201      	movs	r2, #1
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	697a      	ldr	r2, [r7, #20]
 800224c:	4013      	ands	r3, r2
 800224e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	429a      	cmp	r2, r3
 8002256:	f040 8164 	bne.w	8002522 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f003 0303 	and.w	r3, r3, #3
 8002262:	2b01      	cmp	r3, #1
 8002264:	d005      	beq.n	8002272 <HAL_GPIO_Init+0x56>
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	f003 0303 	and.w	r3, r3, #3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d130      	bne.n	80022d4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	2203      	movs	r2, #3
 800227e:	fa02 f303 	lsl.w	r3, r2, r3
 8002282:	43db      	mvns	r3, r3
 8002284:	69ba      	ldr	r2, [r7, #24]
 8002286:	4013      	ands	r3, r2
 8002288:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	68da      	ldr	r2, [r3, #12]
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	69ba      	ldr	r2, [r7, #24]
 8002298:	4313      	orrs	r3, r2
 800229a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	69ba      	ldr	r2, [r7, #24]
 80022a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022a8:	2201      	movs	r2, #1
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	43db      	mvns	r3, r3
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	4013      	ands	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	091b      	lsrs	r3, r3, #4
 80022be:	f003 0201 	and.w	r2, r3, #1
 80022c2:	69fb      	ldr	r3, [r7, #28]
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	69ba      	ldr	r2, [r7, #24]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	f003 0303 	and.w	r3, r3, #3
 80022dc:	2b03      	cmp	r3, #3
 80022de:	d017      	beq.n	8002310 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	2203      	movs	r2, #3
 80022ec:	fa02 f303 	lsl.w	r3, r2, r3
 80022f0:	43db      	mvns	r3, r3
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	4013      	ands	r3, r2
 80022f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	689a      	ldr	r2, [r3, #8]
 80022fc:	69fb      	ldr	r3, [r7, #28]
 80022fe:	005b      	lsls	r3, r3, #1
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	69ba      	ldr	r2, [r7, #24]
 8002306:	4313      	orrs	r3, r2
 8002308:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	f003 0303 	and.w	r3, r3, #3
 8002318:	2b02      	cmp	r3, #2
 800231a:	d123      	bne.n	8002364 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	08da      	lsrs	r2, r3, #3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	3208      	adds	r2, #8
 8002324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002328:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800232a:	69fb      	ldr	r3, [r7, #28]
 800232c:	f003 0307 	and.w	r3, r3, #7
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	220f      	movs	r2, #15
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	69ba      	ldr	r2, [r7, #24]
 800233c:	4013      	ands	r3, r2
 800233e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	691a      	ldr	r2, [r3, #16]
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	f003 0307 	and.w	r3, r3, #7
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4313      	orrs	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002356:	69fb      	ldr	r3, [r7, #28]
 8002358:	08da      	lsrs	r2, r3, #3
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	3208      	adds	r2, #8
 800235e:	69b9      	ldr	r1, [r7, #24]
 8002360:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	2203      	movs	r2, #3
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	43db      	mvns	r3, r3
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4013      	ands	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f003 0203 	and.w	r2, r3, #3
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	69ba      	ldr	r2, [r7, #24]
 800238e:	4313      	orrs	r3, r2
 8002390:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	f000 80be 	beq.w	8002522 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023a6:	4b66      	ldr	r3, [pc, #408]	@ (8002540 <HAL_GPIO_Init+0x324>)
 80023a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023aa:	4a65      	ldr	r2, [pc, #404]	@ (8002540 <HAL_GPIO_Init+0x324>)
 80023ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80023b2:	4b63      	ldr	r3, [pc, #396]	@ (8002540 <HAL_GPIO_Init+0x324>)
 80023b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023ba:	60fb      	str	r3, [r7, #12]
 80023bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80023be:	4a61      	ldr	r2, [pc, #388]	@ (8002544 <HAL_GPIO_Init+0x328>)
 80023c0:	69fb      	ldr	r3, [r7, #28]
 80023c2:	089b      	lsrs	r3, r3, #2
 80023c4:	3302      	adds	r3, #2
 80023c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	f003 0303 	and.w	r3, r3, #3
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	220f      	movs	r2, #15
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	43db      	mvns	r3, r3
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	4013      	ands	r3, r2
 80023e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a58      	ldr	r2, [pc, #352]	@ (8002548 <HAL_GPIO_Init+0x32c>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d037      	beq.n	800245a <HAL_GPIO_Init+0x23e>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a57      	ldr	r2, [pc, #348]	@ (800254c <HAL_GPIO_Init+0x330>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d031      	beq.n	8002456 <HAL_GPIO_Init+0x23a>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a56      	ldr	r2, [pc, #344]	@ (8002550 <HAL_GPIO_Init+0x334>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d02b      	beq.n	8002452 <HAL_GPIO_Init+0x236>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a55      	ldr	r2, [pc, #340]	@ (8002554 <HAL_GPIO_Init+0x338>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d025      	beq.n	800244e <HAL_GPIO_Init+0x232>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a54      	ldr	r2, [pc, #336]	@ (8002558 <HAL_GPIO_Init+0x33c>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d01f      	beq.n	800244a <HAL_GPIO_Init+0x22e>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a53      	ldr	r2, [pc, #332]	@ (800255c <HAL_GPIO_Init+0x340>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d019      	beq.n	8002446 <HAL_GPIO_Init+0x22a>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a52      	ldr	r2, [pc, #328]	@ (8002560 <HAL_GPIO_Init+0x344>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d013      	beq.n	8002442 <HAL_GPIO_Init+0x226>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a51      	ldr	r2, [pc, #324]	@ (8002564 <HAL_GPIO_Init+0x348>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d00d      	beq.n	800243e <HAL_GPIO_Init+0x222>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a50      	ldr	r2, [pc, #320]	@ (8002568 <HAL_GPIO_Init+0x34c>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d007      	beq.n	800243a <HAL_GPIO_Init+0x21e>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a4f      	ldr	r2, [pc, #316]	@ (800256c <HAL_GPIO_Init+0x350>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d101      	bne.n	8002436 <HAL_GPIO_Init+0x21a>
 8002432:	2309      	movs	r3, #9
 8002434:	e012      	b.n	800245c <HAL_GPIO_Init+0x240>
 8002436:	230a      	movs	r3, #10
 8002438:	e010      	b.n	800245c <HAL_GPIO_Init+0x240>
 800243a:	2308      	movs	r3, #8
 800243c:	e00e      	b.n	800245c <HAL_GPIO_Init+0x240>
 800243e:	2307      	movs	r3, #7
 8002440:	e00c      	b.n	800245c <HAL_GPIO_Init+0x240>
 8002442:	2306      	movs	r3, #6
 8002444:	e00a      	b.n	800245c <HAL_GPIO_Init+0x240>
 8002446:	2305      	movs	r3, #5
 8002448:	e008      	b.n	800245c <HAL_GPIO_Init+0x240>
 800244a:	2304      	movs	r3, #4
 800244c:	e006      	b.n	800245c <HAL_GPIO_Init+0x240>
 800244e:	2303      	movs	r3, #3
 8002450:	e004      	b.n	800245c <HAL_GPIO_Init+0x240>
 8002452:	2302      	movs	r3, #2
 8002454:	e002      	b.n	800245c <HAL_GPIO_Init+0x240>
 8002456:	2301      	movs	r3, #1
 8002458:	e000      	b.n	800245c <HAL_GPIO_Init+0x240>
 800245a:	2300      	movs	r3, #0
 800245c:	69fa      	ldr	r2, [r7, #28]
 800245e:	f002 0203 	and.w	r2, r2, #3
 8002462:	0092      	lsls	r2, r2, #2
 8002464:	4093      	lsls	r3, r2
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	4313      	orrs	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800246c:	4935      	ldr	r1, [pc, #212]	@ (8002544 <HAL_GPIO_Init+0x328>)
 800246e:	69fb      	ldr	r3, [r7, #28]
 8002470:	089b      	lsrs	r3, r3, #2
 8002472:	3302      	adds	r3, #2
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800247a:	4b3d      	ldr	r3, [pc, #244]	@ (8002570 <HAL_GPIO_Init+0x354>)
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	43db      	mvns	r3, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4013      	ands	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002496:	69ba      	ldr	r2, [r7, #24]
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	4313      	orrs	r3, r2
 800249c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800249e:	4a34      	ldr	r2, [pc, #208]	@ (8002570 <HAL_GPIO_Init+0x354>)
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024a4:	4b32      	ldr	r3, [pc, #200]	@ (8002570 <HAL_GPIO_Init+0x354>)
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	43db      	mvns	r3, r3
 80024ae:	69ba      	ldr	r2, [r7, #24]
 80024b0:	4013      	ands	r3, r2
 80024b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d003      	beq.n	80024c8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	693b      	ldr	r3, [r7, #16]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024c8:	4a29      	ldr	r2, [pc, #164]	@ (8002570 <HAL_GPIO_Init+0x354>)
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024ce:	4b28      	ldr	r3, [pc, #160]	@ (8002570 <HAL_GPIO_Init+0x354>)
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	43db      	mvns	r3, r3
 80024d8:	69ba      	ldr	r2, [r7, #24]
 80024da:	4013      	ands	r3, r2
 80024dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d003      	beq.n	80024f2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	693b      	ldr	r3, [r7, #16]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024f2:	4a1f      	ldr	r2, [pc, #124]	@ (8002570 <HAL_GPIO_Init+0x354>)
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002570 <HAL_GPIO_Init+0x354>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	43db      	mvns	r3, r3
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	4013      	ands	r3, r2
 8002506:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002510:	2b00      	cmp	r3, #0
 8002512:	d003      	beq.n	800251c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002514:	69ba      	ldr	r2, [r7, #24]
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	4313      	orrs	r3, r2
 800251a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800251c:	4a14      	ldr	r2, [pc, #80]	@ (8002570 <HAL_GPIO_Init+0x354>)
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3301      	adds	r3, #1
 8002526:	61fb      	str	r3, [r7, #28]
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	2b0f      	cmp	r3, #15
 800252c:	f67f ae86 	bls.w	800223c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002530:	bf00      	nop
 8002532:	bf00      	nop
 8002534:	3724      	adds	r7, #36	@ 0x24
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	40023800 	.word	0x40023800
 8002544:	40013800 	.word	0x40013800
 8002548:	40020000 	.word	0x40020000
 800254c:	40020400 	.word	0x40020400
 8002550:	40020800 	.word	0x40020800
 8002554:	40020c00 	.word	0x40020c00
 8002558:	40021000 	.word	0x40021000
 800255c:	40021400 	.word	0x40021400
 8002560:	40021800 	.word	0x40021800
 8002564:	40021c00 	.word	0x40021c00
 8002568:	40022000 	.word	0x40022000
 800256c:	40022400 	.word	0x40022400
 8002570:	40013c00 	.word	0x40013c00

08002574 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	460b      	mov	r3, r1
 800257e:	807b      	strh	r3, [r7, #2]
 8002580:	4613      	mov	r3, r2
 8002582:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002584:	787b      	ldrb	r3, [r7, #1]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d003      	beq.n	8002592 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800258a:	887a      	ldrh	r2, [r7, #2]
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002590:	e003      	b.n	800259a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002592:	887b      	ldrh	r3, [r7, #2]
 8002594:	041a      	lsls	r2, r3, #16
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	619a      	str	r2, [r3, #24]
}
 800259a:	bf00      	nop
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
	...

080025a8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b086      	sub	sp, #24
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80025b0:	2300      	movs	r3, #0
 80025b2:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d101      	bne.n	80025be <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e29b      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	f000 8087 	beq.w	80026da <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025cc:	4b96      	ldr	r3, [pc, #600]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f003 030c 	and.w	r3, r3, #12
 80025d4:	2b04      	cmp	r3, #4
 80025d6:	d00c      	beq.n	80025f2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025d8:	4b93      	ldr	r3, [pc, #588]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f003 030c 	and.w	r3, r3, #12
 80025e0:	2b08      	cmp	r3, #8
 80025e2:	d112      	bne.n	800260a <HAL_RCC_OscConfig+0x62>
 80025e4:	4b90      	ldr	r3, [pc, #576]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80025ec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80025f0:	d10b      	bne.n	800260a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f2:	4b8d      	ldr	r3, [pc, #564]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d06c      	beq.n	80026d8 <HAL_RCC_OscConfig+0x130>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d168      	bne.n	80026d8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e275      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002612:	d106      	bne.n	8002622 <HAL_RCC_OscConfig+0x7a>
 8002614:	4b84      	ldr	r3, [pc, #528]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a83      	ldr	r2, [pc, #524]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 800261a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800261e:	6013      	str	r3, [r2, #0]
 8002620:	e02e      	b.n	8002680 <HAL_RCC_OscConfig+0xd8>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d10c      	bne.n	8002644 <HAL_RCC_OscConfig+0x9c>
 800262a:	4b7f      	ldr	r3, [pc, #508]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a7e      	ldr	r2, [pc, #504]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002630:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002634:	6013      	str	r3, [r2, #0]
 8002636:	4b7c      	ldr	r3, [pc, #496]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a7b      	ldr	r2, [pc, #492]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 800263c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002640:	6013      	str	r3, [r2, #0]
 8002642:	e01d      	b.n	8002680 <HAL_RCC_OscConfig+0xd8>
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800264c:	d10c      	bne.n	8002668 <HAL_RCC_OscConfig+0xc0>
 800264e:	4b76      	ldr	r3, [pc, #472]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a75      	ldr	r2, [pc, #468]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002654:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002658:	6013      	str	r3, [r2, #0]
 800265a:	4b73      	ldr	r3, [pc, #460]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a72      	ldr	r2, [pc, #456]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002660:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002664:	6013      	str	r3, [r2, #0]
 8002666:	e00b      	b.n	8002680 <HAL_RCC_OscConfig+0xd8>
 8002668:	4b6f      	ldr	r3, [pc, #444]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a6e      	ldr	r2, [pc, #440]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 800266e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002672:	6013      	str	r3, [r2, #0]
 8002674:	4b6c      	ldr	r3, [pc, #432]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a6b      	ldr	r2, [pc, #428]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 800267a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800267e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d013      	beq.n	80026b0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002688:	f7ff fbf4 	bl	8001e74 <HAL_GetTick>
 800268c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002690:	f7ff fbf0 	bl	8001e74 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b64      	cmp	r3, #100	@ 0x64
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e229      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a2:	4b61      	ldr	r3, [pc, #388]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d0f0      	beq.n	8002690 <HAL_RCC_OscConfig+0xe8>
 80026ae:	e014      	b.n	80026da <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b0:	f7ff fbe0 	bl	8001e74 <HAL_GetTick>
 80026b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026b6:	e008      	b.n	80026ca <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026b8:	f7ff fbdc 	bl	8001e74 <HAL_GetTick>
 80026bc:	4602      	mov	r2, r0
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	2b64      	cmp	r3, #100	@ 0x64
 80026c4:	d901      	bls.n	80026ca <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e215      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ca:	4b57      	ldr	r3, [pc, #348]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d1f0      	bne.n	80026b8 <HAL_RCC_OscConfig+0x110>
 80026d6:	e000      	b.n	80026da <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d069      	beq.n	80027ba <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026e6:	4b50      	ldr	r3, [pc, #320]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	f003 030c 	and.w	r3, r3, #12
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00b      	beq.n	800270a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026f2:	4b4d      	ldr	r3, [pc, #308]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f003 030c 	and.w	r3, r3, #12
 80026fa:	2b08      	cmp	r3, #8
 80026fc:	d11c      	bne.n	8002738 <HAL_RCC_OscConfig+0x190>
 80026fe:	4b4a      	ldr	r3, [pc, #296]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d116      	bne.n	8002738 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800270a:	4b47      	ldr	r3, [pc, #284]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d005      	beq.n	8002722 <HAL_RCC_OscConfig+0x17a>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d001      	beq.n	8002722 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e1e9      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002722:	4b41      	ldr	r3, [pc, #260]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	691b      	ldr	r3, [r3, #16]
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	493d      	ldr	r1, [pc, #244]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002732:	4313      	orrs	r3, r2
 8002734:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002736:	e040      	b.n	80027ba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d023      	beq.n	8002788 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002740:	4b39      	ldr	r3, [pc, #228]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a38      	ldr	r2, [pc, #224]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002746:	f043 0301 	orr.w	r3, r3, #1
 800274a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800274c:	f7ff fb92 	bl	8001e74 <HAL_GetTick>
 8002750:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002752:	e008      	b.n	8002766 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002754:	f7ff fb8e 	bl	8001e74 <HAL_GetTick>
 8002758:	4602      	mov	r2, r0
 800275a:	693b      	ldr	r3, [r7, #16]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	2b02      	cmp	r3, #2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e1c7      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002766:	4b30      	ldr	r3, [pc, #192]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b00      	cmp	r3, #0
 8002770:	d0f0      	beq.n	8002754 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002772:	4b2d      	ldr	r3, [pc, #180]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	691b      	ldr	r3, [r3, #16]
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	4929      	ldr	r1, [pc, #164]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002782:	4313      	orrs	r3, r2
 8002784:	600b      	str	r3, [r1, #0]
 8002786:	e018      	b.n	80027ba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002788:	4b27      	ldr	r3, [pc, #156]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a26      	ldr	r2, [pc, #152]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 800278e:	f023 0301 	bic.w	r3, r3, #1
 8002792:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002794:	f7ff fb6e 	bl	8001e74 <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800279a:	e008      	b.n	80027ae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800279c:	f7ff fb6a 	bl	8001e74 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b02      	cmp	r3, #2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e1a3      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1f0      	bne.n	800279c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0308 	and.w	r3, r3, #8
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d038      	beq.n	8002838 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	695b      	ldr	r3, [r3, #20]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d019      	beq.n	8002802 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027ce:	4b16      	ldr	r3, [pc, #88]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 80027d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027d2:	4a15      	ldr	r2, [pc, #84]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 80027d4:	f043 0301 	orr.w	r3, r3, #1
 80027d8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027da:	f7ff fb4b 	bl	8001e74 <HAL_GetTick>
 80027de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027e0:	e008      	b.n	80027f4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027e2:	f7ff fb47 	bl	8001e74 <HAL_GetTick>
 80027e6:	4602      	mov	r2, r0
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e180      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 80027f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027f8:	f003 0302 	and.w	r3, r3, #2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d0f0      	beq.n	80027e2 <HAL_RCC_OscConfig+0x23a>
 8002800:	e01a      	b.n	8002838 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002802:	4b09      	ldr	r3, [pc, #36]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002804:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002806:	4a08      	ldr	r2, [pc, #32]	@ (8002828 <HAL_RCC_OscConfig+0x280>)
 8002808:	f023 0301 	bic.w	r3, r3, #1
 800280c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800280e:	f7ff fb31 	bl	8001e74 <HAL_GetTick>
 8002812:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002814:	e00a      	b.n	800282c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002816:	f7ff fb2d 	bl	8001e74 <HAL_GetTick>
 800281a:	4602      	mov	r2, r0
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	1ad3      	subs	r3, r2, r3
 8002820:	2b02      	cmp	r3, #2
 8002822:	d903      	bls.n	800282c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002824:	2303      	movs	r3, #3
 8002826:	e166      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
 8002828:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800282c:	4b92      	ldr	r3, [pc, #584]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 800282e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002830:	f003 0302 	and.w	r3, r3, #2
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1ee      	bne.n	8002816 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0304 	and.w	r3, r3, #4
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 80a4 	beq.w	800298e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002846:	4b8c      	ldr	r3, [pc, #560]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d10d      	bne.n	800286e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002852:	4b89      	ldr	r3, [pc, #548]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002856:	4a88      	ldr	r2, [pc, #544]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002858:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800285c:	6413      	str	r3, [r2, #64]	@ 0x40
 800285e:	4b86      	ldr	r3, [pc, #536]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002866:	60bb      	str	r3, [r7, #8]
 8002868:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800286a:	2301      	movs	r3, #1
 800286c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800286e:	4b83      	ldr	r3, [pc, #524]	@ (8002a7c <HAL_RCC_OscConfig+0x4d4>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002876:	2b00      	cmp	r3, #0
 8002878:	d118      	bne.n	80028ac <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800287a:	4b80      	ldr	r3, [pc, #512]	@ (8002a7c <HAL_RCC_OscConfig+0x4d4>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a7f      	ldr	r2, [pc, #508]	@ (8002a7c <HAL_RCC_OscConfig+0x4d4>)
 8002880:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002884:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002886:	f7ff faf5 	bl	8001e74 <HAL_GetTick>
 800288a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800288c:	e008      	b.n	80028a0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800288e:	f7ff faf1 	bl	8001e74 <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	2b64      	cmp	r3, #100	@ 0x64
 800289a:	d901      	bls.n	80028a0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e12a      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80028a0:	4b76      	ldr	r3, [pc, #472]	@ (8002a7c <HAL_RCC_OscConfig+0x4d4>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d0f0      	beq.n	800288e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d106      	bne.n	80028c2 <HAL_RCC_OscConfig+0x31a>
 80028b4:	4b70      	ldr	r3, [pc, #448]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 80028b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028b8:	4a6f      	ldr	r2, [pc, #444]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 80028ba:	f043 0301 	orr.w	r3, r3, #1
 80028be:	6713      	str	r3, [r2, #112]	@ 0x70
 80028c0:	e02d      	b.n	800291e <HAL_RCC_OscConfig+0x376>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d10c      	bne.n	80028e4 <HAL_RCC_OscConfig+0x33c>
 80028ca:	4b6b      	ldr	r3, [pc, #428]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 80028cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ce:	4a6a      	ldr	r2, [pc, #424]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 80028d0:	f023 0301 	bic.w	r3, r3, #1
 80028d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80028d6:	4b68      	ldr	r3, [pc, #416]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 80028d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028da:	4a67      	ldr	r2, [pc, #412]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 80028dc:	f023 0304 	bic.w	r3, r3, #4
 80028e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028e2:	e01c      	b.n	800291e <HAL_RCC_OscConfig+0x376>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	2b05      	cmp	r3, #5
 80028ea:	d10c      	bne.n	8002906 <HAL_RCC_OscConfig+0x35e>
 80028ec:	4b62      	ldr	r3, [pc, #392]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 80028ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f0:	4a61      	ldr	r2, [pc, #388]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 80028f2:	f043 0304 	orr.w	r3, r3, #4
 80028f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80028f8:	4b5f      	ldr	r3, [pc, #380]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 80028fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028fc:	4a5e      	ldr	r2, [pc, #376]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 80028fe:	f043 0301 	orr.w	r3, r3, #1
 8002902:	6713      	str	r3, [r2, #112]	@ 0x70
 8002904:	e00b      	b.n	800291e <HAL_RCC_OscConfig+0x376>
 8002906:	4b5c      	ldr	r3, [pc, #368]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002908:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800290a:	4a5b      	ldr	r2, [pc, #364]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 800290c:	f023 0301 	bic.w	r3, r3, #1
 8002910:	6713      	str	r3, [r2, #112]	@ 0x70
 8002912:	4b59      	ldr	r3, [pc, #356]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002914:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002916:	4a58      	ldr	r2, [pc, #352]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002918:	f023 0304 	bic.w	r3, r3, #4
 800291c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d015      	beq.n	8002952 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002926:	f7ff faa5 	bl	8001e74 <HAL_GetTick>
 800292a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800292c:	e00a      	b.n	8002944 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800292e:	f7ff faa1 	bl	8001e74 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	f241 3288 	movw	r2, #5000	@ 0x1388
 800293c:	4293      	cmp	r3, r2
 800293e:	d901      	bls.n	8002944 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002940:	2303      	movs	r3, #3
 8002942:	e0d8      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002944:	4b4c      	ldr	r3, [pc, #304]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002948:	f003 0302 	and.w	r3, r3, #2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d0ee      	beq.n	800292e <HAL_RCC_OscConfig+0x386>
 8002950:	e014      	b.n	800297c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002952:	f7ff fa8f 	bl	8001e74 <HAL_GetTick>
 8002956:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002958:	e00a      	b.n	8002970 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800295a:	f7ff fa8b 	bl	8001e74 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002968:	4293      	cmp	r3, r2
 800296a:	d901      	bls.n	8002970 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e0c2      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002970:	4b41      	ldr	r3, [pc, #260]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002972:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1ee      	bne.n	800295a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800297c:	7dfb      	ldrb	r3, [r7, #23]
 800297e:	2b01      	cmp	r3, #1
 8002980:	d105      	bne.n	800298e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002982:	4b3d      	ldr	r3, [pc, #244]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002986:	4a3c      	ldr	r2, [pc, #240]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002988:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800298c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	2b00      	cmp	r3, #0
 8002994:	f000 80ae 	beq.w	8002af4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002998:	4b37      	ldr	r3, [pc, #220]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f003 030c 	and.w	r3, r3, #12
 80029a0:	2b08      	cmp	r3, #8
 80029a2:	d06d      	beq.n	8002a80 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d14b      	bne.n	8002a44 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029ac:	4b32      	ldr	r3, [pc, #200]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a31      	ldr	r2, [pc, #196]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 80029b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80029b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b8:	f7ff fa5c 	bl	8001e74 <HAL_GetTick>
 80029bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029be:	e008      	b.n	80029d2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029c0:	f7ff fa58 	bl	8001e74 <HAL_GetTick>
 80029c4:	4602      	mov	r2, r0
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	2b02      	cmp	r3, #2
 80029cc:	d901      	bls.n	80029d2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80029ce:	2303      	movs	r3, #3
 80029d0:	e091      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029d2:	4b29      	ldr	r3, [pc, #164]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d1f0      	bne.n	80029c0 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	69da      	ldr	r2, [r3, #28]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a1b      	ldr	r3, [r3, #32]
 80029e6:	431a      	orrs	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ec:	019b      	lsls	r3, r3, #6
 80029ee:	431a      	orrs	r2, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f4:	085b      	lsrs	r3, r3, #1
 80029f6:	3b01      	subs	r3, #1
 80029f8:	041b      	lsls	r3, r3, #16
 80029fa:	431a      	orrs	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a00:	061b      	lsls	r3, r3, #24
 8002a02:	431a      	orrs	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a08:	071b      	lsls	r3, r3, #28
 8002a0a:	491b      	ldr	r1, [pc, #108]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a10:	4b19      	ldr	r3, [pc, #100]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a18      	ldr	r2, [pc, #96]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002a16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1c:	f7ff fa2a 	bl	8001e74 <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a22:	e008      	b.n	8002a36 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a24:	f7ff fa26 	bl	8001e74 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d901      	bls.n	8002a36 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e05f      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a36:	4b10      	ldr	r3, [pc, #64]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d0f0      	beq.n	8002a24 <HAL_RCC_OscConfig+0x47c>
 8002a42:	e057      	b.n	8002af4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a44:	4b0c      	ldr	r3, [pc, #48]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4a0b      	ldr	r2, [pc, #44]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002a4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a50:	f7ff fa10 	bl	8001e74 <HAL_GetTick>
 8002a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a56:	e008      	b.n	8002a6a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a58:	f7ff fa0c 	bl	8001e74 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d901      	bls.n	8002a6a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002a66:	2303      	movs	r3, #3
 8002a68:	e045      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a6a:	4b03      	ldr	r3, [pc, #12]	@ (8002a78 <HAL_RCC_OscConfig+0x4d0>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f0      	bne.n	8002a58 <HAL_RCC_OscConfig+0x4b0>
 8002a76:	e03d      	b.n	8002af4 <HAL_RCC_OscConfig+0x54c>
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002a80:	4b1f      	ldr	r3, [pc, #124]	@ (8002b00 <HAL_RCC_OscConfig+0x558>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	699b      	ldr	r3, [r3, #24]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d030      	beq.n	8002af0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d129      	bne.n	8002af0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d122      	bne.n	8002af0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002aaa:	68fa      	ldr	r2, [r7, #12]
 8002aac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	687a      	ldr	r2, [r7, #4]
 8002ab4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002ab6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d119      	bne.n	8002af0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ac6:	085b      	lsrs	r3, r3, #1
 8002ac8:	3b01      	subs	r3, #1
 8002aca:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002acc:	429a      	cmp	r2, r3
 8002ace:	d10f      	bne.n	8002af0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ada:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d107      	bne.n	8002af0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aea:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d001      	beq.n	8002af4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002af0:	2301      	movs	r3, #1
 8002af2:	e000      	b.n	8002af6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3718      	adds	r7, #24
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	40023800 	.word	0x40023800

08002b04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d101      	bne.n	8002b1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e0d0      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b1c:	4b6a      	ldr	r3, [pc, #424]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 030f 	and.w	r3, r3, #15
 8002b24:	683a      	ldr	r2, [r7, #0]
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d910      	bls.n	8002b4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2a:	4b67      	ldr	r3, [pc, #412]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f023 020f 	bic.w	r2, r3, #15
 8002b32:	4965      	ldr	r1, [pc, #404]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3a:	4b63      	ldr	r3, [pc, #396]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f003 030f 	and.w	r3, r3, #15
 8002b42:	683a      	ldr	r2, [r7, #0]
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d001      	beq.n	8002b4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	e0b8      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 0302 	and.w	r3, r3, #2
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d020      	beq.n	8002b9a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d005      	beq.n	8002b70 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b64:	4b59      	ldr	r3, [pc, #356]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	4a58      	ldr	r2, [pc, #352]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002b6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0308 	and.w	r3, r3, #8
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d005      	beq.n	8002b88 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b7c:	4b53      	ldr	r3, [pc, #332]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	4a52      	ldr	r2, [pc, #328]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002b82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b88:	4b50      	ldr	r3, [pc, #320]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002b8a:	689b      	ldr	r3, [r3, #8]
 8002b8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	494d      	ldr	r1, [pc, #308]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002b96:	4313      	orrs	r3, r2
 8002b98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d040      	beq.n	8002c28 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	2b01      	cmp	r3, #1
 8002bac:	d107      	bne.n	8002bbe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bae:	4b47      	ldr	r3, [pc, #284]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d115      	bne.n	8002be6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e07f      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d107      	bne.n	8002bd6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bc6:	4b41      	ldr	r3, [pc, #260]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d109      	bne.n	8002be6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e073      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd6:	4b3d      	ldr	r3, [pc, #244]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0302 	and.w	r3, r3, #2
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d101      	bne.n	8002be6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e06b      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002be6:	4b39      	ldr	r3, [pc, #228]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f023 0203 	bic.w	r2, r3, #3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	4936      	ldr	r1, [pc, #216]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bf8:	f7ff f93c 	bl	8001e74 <HAL_GetTick>
 8002bfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bfe:	e00a      	b.n	8002c16 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c00:	f7ff f938 	bl	8001e74 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e053      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c16:	4b2d      	ldr	r3, [pc, #180]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f003 020c 	and.w	r2, r3, #12
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d1eb      	bne.n	8002c00 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c28:	4b27      	ldr	r3, [pc, #156]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f003 030f 	and.w	r3, r3, #15
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d210      	bcs.n	8002c58 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c36:	4b24      	ldr	r3, [pc, #144]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f023 020f 	bic.w	r2, r3, #15
 8002c3e:	4922      	ldr	r1, [pc, #136]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c46:	4b20      	ldr	r3, [pc, #128]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 030f 	and.w	r3, r3, #15
 8002c4e:	683a      	ldr	r2, [r7, #0]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d001      	beq.n	8002c58 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002c54:	2301      	movs	r3, #1
 8002c56:	e032      	b.n	8002cbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 0304 	and.w	r3, r3, #4
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d008      	beq.n	8002c76 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c64:	4b19      	ldr	r3, [pc, #100]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	4916      	ldr	r1, [pc, #88]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002c72:	4313      	orrs	r3, r2
 8002c74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0308 	and.w	r3, r3, #8
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d009      	beq.n	8002c96 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002c82:	4b12      	ldr	r3, [pc, #72]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	00db      	lsls	r3, r3, #3
 8002c90:	490e      	ldr	r1, [pc, #56]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002c92:	4313      	orrs	r3, r2
 8002c94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c96:	f000 f821 	bl	8002cdc <HAL_RCC_GetSysClockFreq>
 8002c9a:	4602      	mov	r2, r0
 8002c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c8>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	091b      	lsrs	r3, r3, #4
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	490a      	ldr	r1, [pc, #40]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1cc>)
 8002ca8:	5ccb      	ldrb	r3, [r1, r3]
 8002caa:	fa22 f303 	lsr.w	r3, r2, r3
 8002cae:	4a09      	ldr	r2, [pc, #36]	@ (8002cd4 <HAL_RCC_ClockConfig+0x1d0>)
 8002cb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002cb2:	4b09      	ldr	r3, [pc, #36]	@ (8002cd8 <HAL_RCC_ClockConfig+0x1d4>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff f898 	bl	8001dec <HAL_InitTick>

  return HAL_OK;
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	40023c00 	.word	0x40023c00
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	080063d4 	.word	0x080063d4
 8002cd4:	20000000 	.word	0x20000000
 8002cd8:	20000004 	.word	0x20000004

08002cdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ce0:	b094      	sub	sp, #80	@ 0x50
 8002ce2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ce8:	2300      	movs	r3, #0
 8002cea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002cec:	2300      	movs	r3, #0
 8002cee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cf4:	4b79      	ldr	r3, [pc, #484]	@ (8002edc <HAL_RCC_GetSysClockFreq+0x200>)
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	f003 030c 	and.w	r3, r3, #12
 8002cfc:	2b08      	cmp	r3, #8
 8002cfe:	d00d      	beq.n	8002d1c <HAL_RCC_GetSysClockFreq+0x40>
 8002d00:	2b08      	cmp	r3, #8
 8002d02:	f200 80e1 	bhi.w	8002ec8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d002      	beq.n	8002d10 <HAL_RCC_GetSysClockFreq+0x34>
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	d003      	beq.n	8002d16 <HAL_RCC_GetSysClockFreq+0x3a>
 8002d0e:	e0db      	b.n	8002ec8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d10:	4b73      	ldr	r3, [pc, #460]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d14:	e0db      	b.n	8002ece <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d16:	4b72      	ldr	r3, [pc, #456]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002d18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002d1a:	e0d8      	b.n	8002ece <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d1c:	4b6f      	ldr	r3, [pc, #444]	@ (8002edc <HAL_RCC_GetSysClockFreq+0x200>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d24:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002d26:	4b6d      	ldr	r3, [pc, #436]	@ (8002edc <HAL_RCC_GetSysClockFreq+0x200>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d063      	beq.n	8002dfa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d32:	4b6a      	ldr	r3, [pc, #424]	@ (8002edc <HAL_RCC_GetSysClockFreq+0x200>)
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	099b      	lsrs	r3, r3, #6
 8002d38:	2200      	movs	r2, #0
 8002d3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d44:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d46:	2300      	movs	r3, #0
 8002d48:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d4a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d4e:	4622      	mov	r2, r4
 8002d50:	462b      	mov	r3, r5
 8002d52:	f04f 0000 	mov.w	r0, #0
 8002d56:	f04f 0100 	mov.w	r1, #0
 8002d5a:	0159      	lsls	r1, r3, #5
 8002d5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d60:	0150      	lsls	r0, r2, #5
 8002d62:	4602      	mov	r2, r0
 8002d64:	460b      	mov	r3, r1
 8002d66:	4621      	mov	r1, r4
 8002d68:	1a51      	subs	r1, r2, r1
 8002d6a:	6139      	str	r1, [r7, #16]
 8002d6c:	4629      	mov	r1, r5
 8002d6e:	eb63 0301 	sbc.w	r3, r3, r1
 8002d72:	617b      	str	r3, [r7, #20]
 8002d74:	f04f 0200 	mov.w	r2, #0
 8002d78:	f04f 0300 	mov.w	r3, #0
 8002d7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d80:	4659      	mov	r1, fp
 8002d82:	018b      	lsls	r3, r1, #6
 8002d84:	4651      	mov	r1, sl
 8002d86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d8a:	4651      	mov	r1, sl
 8002d8c:	018a      	lsls	r2, r1, #6
 8002d8e:	4651      	mov	r1, sl
 8002d90:	ebb2 0801 	subs.w	r8, r2, r1
 8002d94:	4659      	mov	r1, fp
 8002d96:	eb63 0901 	sbc.w	r9, r3, r1
 8002d9a:	f04f 0200 	mov.w	r2, #0
 8002d9e:	f04f 0300 	mov.w	r3, #0
 8002da2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002da6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002daa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002dae:	4690      	mov	r8, r2
 8002db0:	4699      	mov	r9, r3
 8002db2:	4623      	mov	r3, r4
 8002db4:	eb18 0303 	adds.w	r3, r8, r3
 8002db8:	60bb      	str	r3, [r7, #8]
 8002dba:	462b      	mov	r3, r5
 8002dbc:	eb49 0303 	adc.w	r3, r9, r3
 8002dc0:	60fb      	str	r3, [r7, #12]
 8002dc2:	f04f 0200 	mov.w	r2, #0
 8002dc6:	f04f 0300 	mov.w	r3, #0
 8002dca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002dce:	4629      	mov	r1, r5
 8002dd0:	028b      	lsls	r3, r1, #10
 8002dd2:	4621      	mov	r1, r4
 8002dd4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002dd8:	4621      	mov	r1, r4
 8002dda:	028a      	lsls	r2, r1, #10
 8002ddc:	4610      	mov	r0, r2
 8002dde:	4619      	mov	r1, r3
 8002de0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002de2:	2200      	movs	r2, #0
 8002de4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002de6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002de8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002dec:	f7fd fa80 	bl	80002f0 <__aeabi_uldivmod>
 8002df0:	4602      	mov	r2, r0
 8002df2:	460b      	mov	r3, r1
 8002df4:	4613      	mov	r3, r2
 8002df6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002df8:	e058      	b.n	8002eac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dfa:	4b38      	ldr	r3, [pc, #224]	@ (8002edc <HAL_RCC_GetSysClockFreq+0x200>)
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	099b      	lsrs	r3, r3, #6
 8002e00:	2200      	movs	r2, #0
 8002e02:	4618      	mov	r0, r3
 8002e04:	4611      	mov	r1, r2
 8002e06:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002e0a:	623b      	str	r3, [r7, #32]
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e10:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002e14:	4642      	mov	r2, r8
 8002e16:	464b      	mov	r3, r9
 8002e18:	f04f 0000 	mov.w	r0, #0
 8002e1c:	f04f 0100 	mov.w	r1, #0
 8002e20:	0159      	lsls	r1, r3, #5
 8002e22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e26:	0150      	lsls	r0, r2, #5
 8002e28:	4602      	mov	r2, r0
 8002e2a:	460b      	mov	r3, r1
 8002e2c:	4641      	mov	r1, r8
 8002e2e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e32:	4649      	mov	r1, r9
 8002e34:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e38:	f04f 0200 	mov.w	r2, #0
 8002e3c:	f04f 0300 	mov.w	r3, #0
 8002e40:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002e44:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002e48:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e4c:	ebb2 040a 	subs.w	r4, r2, sl
 8002e50:	eb63 050b 	sbc.w	r5, r3, fp
 8002e54:	f04f 0200 	mov.w	r2, #0
 8002e58:	f04f 0300 	mov.w	r3, #0
 8002e5c:	00eb      	lsls	r3, r5, #3
 8002e5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e62:	00e2      	lsls	r2, r4, #3
 8002e64:	4614      	mov	r4, r2
 8002e66:	461d      	mov	r5, r3
 8002e68:	4643      	mov	r3, r8
 8002e6a:	18e3      	adds	r3, r4, r3
 8002e6c:	603b      	str	r3, [r7, #0]
 8002e6e:	464b      	mov	r3, r9
 8002e70:	eb45 0303 	adc.w	r3, r5, r3
 8002e74:	607b      	str	r3, [r7, #4]
 8002e76:	f04f 0200 	mov.w	r2, #0
 8002e7a:	f04f 0300 	mov.w	r3, #0
 8002e7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e82:	4629      	mov	r1, r5
 8002e84:	028b      	lsls	r3, r1, #10
 8002e86:	4621      	mov	r1, r4
 8002e88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e8c:	4621      	mov	r1, r4
 8002e8e:	028a      	lsls	r2, r1, #10
 8002e90:	4610      	mov	r0, r2
 8002e92:	4619      	mov	r1, r3
 8002e94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e96:	2200      	movs	r2, #0
 8002e98:	61bb      	str	r3, [r7, #24]
 8002e9a:	61fa      	str	r2, [r7, #28]
 8002e9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002ea0:	f7fd fa26 	bl	80002f0 <__aeabi_uldivmod>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002eac:	4b0b      	ldr	r3, [pc, #44]	@ (8002edc <HAL_RCC_GetSysClockFreq+0x200>)
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	0c1b      	lsrs	r3, r3, #16
 8002eb2:	f003 0303 	and.w	r3, r3, #3
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002ebc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002ebe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ec4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ec6:	e002      	b.n	8002ece <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ec8:	4b05      	ldr	r3, [pc, #20]	@ (8002ee0 <HAL_RCC_GetSysClockFreq+0x204>)
 8002eca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ecc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ece:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3750      	adds	r7, #80	@ 0x50
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002eda:	bf00      	nop
 8002edc:	40023800 	.word	0x40023800
 8002ee0:	00f42400 	.word	0x00f42400

08002ee4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ee8:	4b03      	ldr	r3, [pc, #12]	@ (8002ef8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002eea:	681b      	ldr	r3, [r3, #0]
}
 8002eec:	4618      	mov	r0, r3
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	20000000 	.word	0x20000000

08002efc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f00:	f7ff fff0 	bl	8002ee4 <HAL_RCC_GetHCLKFreq>
 8002f04:	4602      	mov	r2, r0
 8002f06:	4b05      	ldr	r3, [pc, #20]	@ (8002f1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	0a9b      	lsrs	r3, r3, #10
 8002f0c:	f003 0307 	and.w	r3, r3, #7
 8002f10:	4903      	ldr	r1, [pc, #12]	@ (8002f20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f12:	5ccb      	ldrb	r3, [r1, r3]
 8002f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	080063e4 	.word	0x080063e4

08002f24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f28:	f7ff ffdc 	bl	8002ee4 <HAL_RCC_GetHCLKFreq>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	4b05      	ldr	r3, [pc, #20]	@ (8002f44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	0b5b      	lsrs	r3, r3, #13
 8002f34:	f003 0307 	and.w	r3, r3, #7
 8002f38:	4903      	ldr	r1, [pc, #12]	@ (8002f48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f3a:	5ccb      	ldrb	r3, [r1, r3]
 8002f3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	40023800 	.word	0x40023800
 8002f48:	080063e4 	.word	0x080063e4

08002f4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b088      	sub	sp, #32
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002f54:	2300      	movs	r3, #0
 8002f56:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002f60:	2300      	movs	r3, #0
 8002f62:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002f64:	2300      	movs	r3, #0
 8002f66:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 0301 	and.w	r3, r3, #1
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d012      	beq.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002f74:	4b69      	ldr	r3, [pc, #420]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f76:	689b      	ldr	r3, [r3, #8]
 8002f78:	4a68      	ldr	r2, [pc, #416]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f7a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f7e:	6093      	str	r3, [r2, #8]
 8002f80:	4b66      	ldr	r3, [pc, #408]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f82:	689a      	ldr	r2, [r3, #8]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f88:	4964      	ldr	r1, [pc, #400]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002f96:	2301      	movs	r3, #1
 8002f98:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d017      	beq.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002fa6:	4b5d      	ldr	r3, [pc, #372]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fa8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fac:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fb4:	4959      	ldr	r1, [pc, #356]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fc0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fc4:	d101      	bne.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d017      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002fe2:	4b4e      	ldr	r3, [pc, #312]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fe4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002fe8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ff0:	494a      	ldr	r1, [pc, #296]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003000:	d101      	bne.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003002:	2301      	movs	r3, #1
 8003004:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800300e:	2301      	movs	r3, #1
 8003010:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800301e:	2301      	movs	r3, #1
 8003020:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f003 0320 	and.w	r3, r3, #32
 800302a:	2b00      	cmp	r3, #0
 800302c:	f000 808b 	beq.w	8003146 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003030:	4b3a      	ldr	r3, [pc, #232]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003034:	4a39      	ldr	r2, [pc, #228]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003036:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800303a:	6413      	str	r3, [r2, #64]	@ 0x40
 800303c:	4b37      	ldr	r3, [pc, #220]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800303e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003040:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003044:	60bb      	str	r3, [r7, #8]
 8003046:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003048:	4b35      	ldr	r3, [pc, #212]	@ (8003120 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a34      	ldr	r2, [pc, #208]	@ (8003120 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800304e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003052:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003054:	f7fe ff0e 	bl	8001e74 <HAL_GetTick>
 8003058:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800305a:	e008      	b.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800305c:	f7fe ff0a 	bl	8001e74 <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b64      	cmp	r3, #100	@ 0x64
 8003068:	d901      	bls.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e38f      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800306e:	4b2c      	ldr	r3, [pc, #176]	@ (8003120 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003076:	2b00      	cmp	r3, #0
 8003078:	d0f0      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800307a:	4b28      	ldr	r3, [pc, #160]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800307c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800307e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003082:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d035      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	429a      	cmp	r2, r3
 8003096:	d02e      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003098:	4b20      	ldr	r3, [pc, #128]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800309a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800309c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030a0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80030a2:	4b1e      	ldr	r3, [pc, #120]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030a6:	4a1d      	ldr	r2, [pc, #116]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80030ac:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80030ae:	4b1b      	ldr	r3, [pc, #108]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030b2:	4a1a      	ldr	r2, [pc, #104]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80030b8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80030ba:	4a18      	ldr	r2, [pc, #96]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80030c0:	4b16      	ldr	r3, [pc, #88]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030c4:	f003 0301 	and.w	r3, r3, #1
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d114      	bne.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030cc:	f7fe fed2 	bl	8001e74 <HAL_GetTick>
 80030d0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030d2:	e00a      	b.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030d4:	f7fe fece 	bl	8001e74 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d901      	bls.n	80030ea <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e351      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030ea:	4b0c      	ldr	r3, [pc, #48]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80030ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d0ee      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80030fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003102:	d111      	bne.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003104:	4b05      	ldr	r3, [pc, #20]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003110:	4b04      	ldr	r3, [pc, #16]	@ (8003124 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003112:	400b      	ands	r3, r1
 8003114:	4901      	ldr	r1, [pc, #4]	@ (800311c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003116:	4313      	orrs	r3, r2
 8003118:	608b      	str	r3, [r1, #8]
 800311a:	e00b      	b.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800311c:	40023800 	.word	0x40023800
 8003120:	40007000 	.word	0x40007000
 8003124:	0ffffcff 	.word	0x0ffffcff
 8003128:	4bac      	ldr	r3, [pc, #688]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	4aab      	ldr	r2, [pc, #684]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800312e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003132:	6093      	str	r3, [r2, #8]
 8003134:	4ba9      	ldr	r3, [pc, #676]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003136:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003140:	49a6      	ldr	r1, [pc, #664]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003142:	4313      	orrs	r3, r2
 8003144:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0310 	and.w	r3, r3, #16
 800314e:	2b00      	cmp	r3, #0
 8003150:	d010      	beq.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003152:	4ba2      	ldr	r3, [pc, #648]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003154:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003158:	4aa0      	ldr	r2, [pc, #640]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800315a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800315e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003162:	4b9e      	ldr	r3, [pc, #632]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003164:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800316c:	499b      	ldr	r1, [pc, #620]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800316e:	4313      	orrs	r3, r2
 8003170:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00a      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003180:	4b96      	ldr	r3, [pc, #600]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003182:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003186:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800318e:	4993      	ldr	r1, [pc, #588]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003190:	4313      	orrs	r3, r2
 8003192:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d00a      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031a2:	4b8e      	ldr	r3, [pc, #568]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031b0:	498a      	ldr	r1, [pc, #552]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031b2:	4313      	orrs	r3, r2
 80031b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00a      	beq.n	80031da <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031c4:	4b85      	ldr	r3, [pc, #532]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031d2:	4982      	ldr	r1, [pc, #520]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031d4:	4313      	orrs	r3, r2
 80031d6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00a      	beq.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80031e6:	4b7d      	ldr	r3, [pc, #500]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f4:	4979      	ldr	r1, [pc, #484]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003204:	2b00      	cmp	r3, #0
 8003206:	d00a      	beq.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003208:	4b74      	ldr	r3, [pc, #464]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800320a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800320e:	f023 0203 	bic.w	r2, r3, #3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003216:	4971      	ldr	r1, [pc, #452]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003218:	4313      	orrs	r3, r2
 800321a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003226:	2b00      	cmp	r3, #0
 8003228:	d00a      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800322a:	4b6c      	ldr	r3, [pc, #432]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800322c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003230:	f023 020c 	bic.w	r2, r3, #12
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003238:	4968      	ldr	r1, [pc, #416]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800323a:	4313      	orrs	r3, r2
 800323c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003248:	2b00      	cmp	r3, #0
 800324a:	d00a      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800324c:	4b63      	ldr	r3, [pc, #396]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800324e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003252:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800325a:	4960      	ldr	r1, [pc, #384]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800325c:	4313      	orrs	r3, r2
 800325e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00a      	beq.n	8003284 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800326e:	4b5b      	ldr	r3, [pc, #364]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003270:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003274:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800327c:	4957      	ldr	r1, [pc, #348]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800327e:	4313      	orrs	r3, r2
 8003280:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800328c:	2b00      	cmp	r3, #0
 800328e:	d00a      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003290:	4b52      	ldr	r3, [pc, #328]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003292:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003296:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800329e:	494f      	ldr	r1, [pc, #316]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d00a      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80032b2:	4b4a      	ldr	r3, [pc, #296]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032b8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032c0:	4946      	ldr	r1, [pc, #280]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d00a      	beq.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80032d4:	4b41      	ldr	r3, [pc, #260]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032da:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e2:	493e      	ldr	r1, [pc, #248]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00a      	beq.n	800330c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80032f6:	4b39      	ldr	r3, [pc, #228]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80032f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032fc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003304:	4935      	ldr	r1, [pc, #212]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003306:	4313      	orrs	r3, r2
 8003308:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00a      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003318:	4b30      	ldr	r3, [pc, #192]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800331a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800331e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003326:	492d      	ldr	r1, [pc, #180]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8003328:	4313      	orrs	r3, r2
 800332a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d011      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800333a:	4b28      	ldr	r3, [pc, #160]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800333c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003340:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003348:	4924      	ldr	r1, [pc, #144]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800334a:	4313      	orrs	r3, r2
 800334c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003354:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003358:	d101      	bne.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800335a:	2301      	movs	r3, #1
 800335c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0308 	and.w	r3, r3, #8
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800336a:	2301      	movs	r3, #1
 800336c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00a      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800337a:	4b18      	ldr	r3, [pc, #96]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800337c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003380:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003388:	4914      	ldr	r1, [pc, #80]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800338a:	4313      	orrs	r3, r2
 800338c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d00b      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800339c:	4b0f      	ldr	r3, [pc, #60]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800339e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033a2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033ac:	490b      	ldr	r1, [pc, #44]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033ae:	4313      	orrs	r3, r2
 80033b0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d00f      	beq.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80033c0:	4b06      	ldr	r3, [pc, #24]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033c6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80033d0:	4902      	ldr	r1, [pc, #8]	@ (80033dc <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80033d8:	e002      	b.n	80033e0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80033da:	bf00      	nop
 80033dc:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d00b      	beq.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80033ec:	4b8a      	ldr	r3, [pc, #552]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80033f2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033fc:	4986      	ldr	r1, [pc, #536]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d00b      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003410:	4b81      	ldr	r3, [pc, #516]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003412:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003416:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003420:	497d      	ldr	r1, [pc, #500]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003422:	4313      	orrs	r3, r2
 8003424:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	2b01      	cmp	r3, #1
 800342c:	d006      	beq.n	800343c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003436:	2b00      	cmp	r3, #0
 8003438:	f000 80d6 	beq.w	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800343c:	4b76      	ldr	r3, [pc, #472]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a75      	ldr	r2, [pc, #468]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003442:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003446:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003448:	f7fe fd14 	bl	8001e74 <HAL_GetTick>
 800344c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800344e:	e008      	b.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003450:	f7fe fd10 	bl	8001e74 <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	2b64      	cmp	r3, #100	@ 0x64
 800345c:	d901      	bls.n	8003462 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e195      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003462:	4b6d      	ldr	r3, [pc, #436]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1f0      	bne.n	8003450 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0301 	and.w	r3, r3, #1
 8003476:	2b00      	cmp	r3, #0
 8003478:	d021      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x572>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800347e:	2b00      	cmp	r3, #0
 8003480:	d11d      	bne.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003482:	4b65      	ldr	r3, [pc, #404]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003484:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003488:	0c1b      	lsrs	r3, r3, #16
 800348a:	f003 0303 	and.w	r3, r3, #3
 800348e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003490:	4b61      	ldr	r3, [pc, #388]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003492:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003496:	0e1b      	lsrs	r3, r3, #24
 8003498:	f003 030f 	and.w	r3, r3, #15
 800349c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	019a      	lsls	r2, r3, #6
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	041b      	lsls	r3, r3, #16
 80034a8:	431a      	orrs	r2, r3
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	061b      	lsls	r3, r3, #24
 80034ae:	431a      	orrs	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	071b      	lsls	r3, r3, #28
 80034b6:	4958      	ldr	r1, [pc, #352]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d004      	beq.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034d2:	d00a      	beq.n	80034ea <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d02e      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034e8:	d129      	bne.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80034ea:	4b4b      	ldr	r3, [pc, #300]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034f0:	0c1b      	lsrs	r3, r3, #16
 80034f2:	f003 0303 	and.w	r3, r3, #3
 80034f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80034f8:	4b47      	ldr	r3, [pc, #284]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80034fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034fe:	0f1b      	lsrs	r3, r3, #28
 8003500:	f003 0307 	and.w	r3, r3, #7
 8003504:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	019a      	lsls	r2, r3, #6
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	041b      	lsls	r3, r3, #16
 8003510:	431a      	orrs	r2, r3
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	061b      	lsls	r3, r3, #24
 8003518:	431a      	orrs	r2, r3
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	071b      	lsls	r3, r3, #28
 800351e:	493e      	ldr	r1, [pc, #248]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003520:	4313      	orrs	r3, r2
 8003522:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003526:	4b3c      	ldr	r3, [pc, #240]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003528:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800352c:	f023 021f 	bic.w	r2, r3, #31
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003534:	3b01      	subs	r3, #1
 8003536:	4938      	ldr	r1, [pc, #224]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003538:	4313      	orrs	r3, r2
 800353a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d01d      	beq.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800354a:	4b33      	ldr	r3, [pc, #204]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800354c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003550:	0e1b      	lsrs	r3, r3, #24
 8003552:	f003 030f 	and.w	r3, r3, #15
 8003556:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003558:	4b2f      	ldr	r3, [pc, #188]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800355a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800355e:	0f1b      	lsrs	r3, r3, #28
 8003560:	f003 0307 	and.w	r3, r3, #7
 8003564:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	019a      	lsls	r2, r3, #6
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	041b      	lsls	r3, r3, #16
 8003572:	431a      	orrs	r2, r3
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	061b      	lsls	r3, r3, #24
 8003578:	431a      	orrs	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	071b      	lsls	r3, r3, #28
 800357e:	4926      	ldr	r1, [pc, #152]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003580:	4313      	orrs	r3, r2
 8003582:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d011      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	019a      	lsls	r2, r3, #6
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	041b      	lsls	r3, r3, #16
 800359e:	431a      	orrs	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	061b      	lsls	r3, r3, #24
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	071b      	lsls	r3, r3, #28
 80035ae:	491a      	ldr	r1, [pc, #104]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80035b6:	4b18      	ldr	r3, [pc, #96]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a17      	ldr	r2, [pc, #92]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035bc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80035c0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035c2:	f7fe fc57 	bl	8001e74 <HAL_GetTick>
 80035c6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80035c8:	e008      	b.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80035ca:	f7fe fc53 	bl	8001e74 <HAL_GetTick>
 80035ce:	4602      	mov	r2, r0
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	2b64      	cmp	r3, #100	@ 0x64
 80035d6:	d901      	bls.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	e0d8      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80035dc:	4b0e      	ldr	r3, [pc, #56]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d0f0      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80035e8:	69bb      	ldr	r3, [r7, #24]
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	f040 80ce 	bne.w	800378c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80035f0:	4b09      	ldr	r3, [pc, #36]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a08      	ldr	r2, [pc, #32]	@ (8003618 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80035f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035fc:	f7fe fc3a 	bl	8001e74 <HAL_GetTick>
 8003600:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003602:	e00b      	b.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003604:	f7fe fc36 	bl	8001e74 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b64      	cmp	r3, #100	@ 0x64
 8003610:	d904      	bls.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e0bb      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x842>
 8003616:	bf00      	nop
 8003618:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800361c:	4b5e      	ldr	r3, [pc, #376]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003624:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003628:	d0ec      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800363a:	2b00      	cmp	r3, #0
 800363c:	d009      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003646:	2b00      	cmp	r3, #0
 8003648:	d02e      	beq.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364e:	2b00      	cmp	r3, #0
 8003650:	d12a      	bne.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003652:	4b51      	ldr	r3, [pc, #324]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003654:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003658:	0c1b      	lsrs	r3, r3, #16
 800365a:	f003 0303 	and.w	r3, r3, #3
 800365e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003660:	4b4d      	ldr	r3, [pc, #308]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003666:	0f1b      	lsrs	r3, r3, #28
 8003668:	f003 0307 	and.w	r3, r3, #7
 800366c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	695b      	ldr	r3, [r3, #20]
 8003672:	019a      	lsls	r2, r3, #6
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	041b      	lsls	r3, r3, #16
 8003678:	431a      	orrs	r2, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	699b      	ldr	r3, [r3, #24]
 800367e:	061b      	lsls	r3, r3, #24
 8003680:	431a      	orrs	r2, r3
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	071b      	lsls	r3, r3, #28
 8003686:	4944      	ldr	r1, [pc, #272]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003688:	4313      	orrs	r3, r2
 800368a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800368e:	4b42      	ldr	r3, [pc, #264]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003690:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003694:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369c:	3b01      	subs	r3, #1
 800369e:	021b      	lsls	r3, r3, #8
 80036a0:	493d      	ldr	r1, [pc, #244]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036a2:	4313      	orrs	r3, r2
 80036a4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d022      	beq.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036bc:	d11d      	bne.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80036be:	4b36      	ldr	r3, [pc, #216]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c4:	0e1b      	lsrs	r3, r3, #24
 80036c6:	f003 030f 	and.w	r3, r3, #15
 80036ca:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80036cc:	4b32      	ldr	r3, [pc, #200]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036d2:	0f1b      	lsrs	r3, r3, #28
 80036d4:	f003 0307 	and.w	r3, r3, #7
 80036d8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	019a      	lsls	r2, r3, #6
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a1b      	ldr	r3, [r3, #32]
 80036e4:	041b      	lsls	r3, r3, #16
 80036e6:	431a      	orrs	r2, r3
 80036e8:	693b      	ldr	r3, [r7, #16]
 80036ea:	061b      	lsls	r3, r3, #24
 80036ec:	431a      	orrs	r2, r3
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	071b      	lsls	r3, r3, #28
 80036f2:	4929      	ldr	r1, [pc, #164]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80036f4:	4313      	orrs	r3, r2
 80036f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0308 	and.w	r3, r3, #8
 8003702:	2b00      	cmp	r3, #0
 8003704:	d028      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003706:	4b24      	ldr	r3, [pc, #144]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800370c:	0e1b      	lsrs	r3, r3, #24
 800370e:	f003 030f 	and.w	r3, r3, #15
 8003712:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003714:	4b20      	ldr	r3, [pc, #128]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800371a:	0c1b      	lsrs	r3, r3, #16
 800371c:	f003 0303 	and.w	r3, r3, #3
 8003720:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	695b      	ldr	r3, [r3, #20]
 8003726:	019a      	lsls	r2, r3, #6
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	041b      	lsls	r3, r3, #16
 800372c:	431a      	orrs	r2, r3
 800372e:	693b      	ldr	r3, [r7, #16]
 8003730:	061b      	lsls	r3, r3, #24
 8003732:	431a      	orrs	r2, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	69db      	ldr	r3, [r3, #28]
 8003738:	071b      	lsls	r3, r3, #28
 800373a:	4917      	ldr	r1, [pc, #92]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800373c:	4313      	orrs	r3, r2
 800373e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003742:	4b15      	ldr	r3, [pc, #84]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003744:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003748:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003750:	4911      	ldr	r1, [pc, #68]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003752:	4313      	orrs	r3, r2
 8003754:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003758:	4b0f      	ldr	r3, [pc, #60]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4a0e      	ldr	r2, [pc, #56]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800375e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003762:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003764:	f7fe fb86 	bl	8001e74 <HAL_GetTick>
 8003768:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800376a:	e008      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800376c:	f7fe fb82 	bl	8001e74 <HAL_GetTick>
 8003770:	4602      	mov	r2, r0
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	1ad3      	subs	r3, r2, r3
 8003776:	2b64      	cmp	r3, #100	@ 0x64
 8003778:	d901      	bls.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800377a:	2303      	movs	r3, #3
 800377c:	e007      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800377e:	4b06      	ldr	r3, [pc, #24]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003786:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800378a:	d1ef      	bne.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800378c:	2300      	movs	r3, #0
}
 800378e:	4618      	mov	r0, r3
 8003790:	3720      	adds	r7, #32
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
 8003796:	bf00      	nop
 8003798:	40023800 	.word	0x40023800

0800379c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d101      	bne.n	80037ae <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e09d      	b.n	80038ea <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d108      	bne.n	80037c8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80037be:	d009      	beq.n	80037d4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	61da      	str	r2, [r3, #28]
 80037c6:	e005      	b.n	80037d4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d106      	bne.n	80037f4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7fe f998 	bl	8001b24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2202      	movs	r2, #2
 80037f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800380a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003814:	d902      	bls.n	800381c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003816:	2300      	movs	r3, #0
 8003818:	60fb      	str	r3, [r7, #12]
 800381a:	e002      	b.n	8003822 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800381c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003820:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	68db      	ldr	r3, [r3, #12]
 8003826:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800382a:	d007      	beq.n	800383c <HAL_SPI_Init+0xa0>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003834:	d002      	beq.n	800383c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2200      	movs	r2, #0
 800383a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800384c:	431a      	orrs	r2, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	691b      	ldr	r3, [r3, #16]
 8003852:	f003 0302 	and.w	r3, r3, #2
 8003856:	431a      	orrs	r2, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	695b      	ldr	r3, [r3, #20]
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	431a      	orrs	r2, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800386a:	431a      	orrs	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	69db      	ldr	r3, [r3, #28]
 8003870:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003874:	431a      	orrs	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a1b      	ldr	r3, [r3, #32]
 800387a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800387e:	ea42 0103 	orr.w	r1, r2, r3
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003886:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	430a      	orrs	r2, r1
 8003890:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	699b      	ldr	r3, [r3, #24]
 8003896:	0c1b      	lsrs	r3, r3, #16
 8003898:	f003 0204 	and.w	r2, r3, #4
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a0:	f003 0310 	and.w	r3, r3, #16
 80038a4:	431a      	orrs	r2, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038aa:	f003 0308 	and.w	r3, r3, #8
 80038ae:	431a      	orrs	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80038b8:	ea42 0103 	orr.w	r1, r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	430a      	orrs	r2, r1
 80038c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	69da      	ldr	r2, [r3, #28]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80038d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3710      	adds	r7, #16
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80038f2:	b580      	push	{r7, lr}
 80038f4:	b088      	sub	sp, #32
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	60f8      	str	r0, [r7, #12]
 80038fa:	60b9      	str	r1, [r7, #8]
 80038fc:	603b      	str	r3, [r7, #0]
 80038fe:	4613      	mov	r3, r2
 8003900:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003902:	f7fe fab7 	bl	8001e74 <HAL_GetTick>
 8003906:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003908:	88fb      	ldrh	r3, [r7, #6]
 800390a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003912:	b2db      	uxtb	r3, r3
 8003914:	2b01      	cmp	r3, #1
 8003916:	d001      	beq.n	800391c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003918:	2302      	movs	r3, #2
 800391a:	e15c      	b.n	8003bd6 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d002      	beq.n	8003928 <HAL_SPI_Transmit+0x36>
 8003922:	88fb      	ldrh	r3, [r7, #6]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d101      	bne.n	800392c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	e154      	b.n	8003bd6 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003932:	2b01      	cmp	r3, #1
 8003934:	d101      	bne.n	800393a <HAL_SPI_Transmit+0x48>
 8003936:	2302      	movs	r3, #2
 8003938:	e14d      	b.n	8003bd6 <HAL_SPI_Transmit+0x2e4>
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2203      	movs	r2, #3
 8003946:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2200      	movs	r2, #0
 800394e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	68ba      	ldr	r2, [r7, #8]
 8003954:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	88fa      	ldrh	r2, [r7, #6]
 800395a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	88fa      	ldrh	r2, [r7, #6]
 8003960:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	2200      	movs	r2, #0
 800396c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2200      	movs	r2, #0
 8003974:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	2200      	movs	r2, #0
 8003982:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800398c:	d10f      	bne.n	80039ae <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800399c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039b8:	2b40      	cmp	r3, #64	@ 0x40
 80039ba:	d007      	beq.n	80039cc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80039ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	68db      	ldr	r3, [r3, #12]
 80039d0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039d4:	d952      	bls.n	8003a7c <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d002      	beq.n	80039e4 <HAL_SPI_Transmit+0xf2>
 80039de:	8b7b      	ldrh	r3, [r7, #26]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d145      	bne.n	8003a70 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039e8:	881a      	ldrh	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039f4:	1c9a      	adds	r2, r3, #2
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	3b01      	subs	r3, #1
 8003a02:	b29a      	uxth	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003a08:	e032      	b.n	8003a70 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f003 0302 	and.w	r3, r3, #2
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d112      	bne.n	8003a3e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a1c:	881a      	ldrh	r2, [r3, #0]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a28:	1c9a      	adds	r2, r3, #2
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a32:	b29b      	uxth	r3, r3
 8003a34:	3b01      	subs	r3, #1
 8003a36:	b29a      	uxth	r2, r3
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003a3c:	e018      	b.n	8003a70 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003a3e:	f7fe fa19 	bl	8001e74 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d803      	bhi.n	8003a56 <HAL_SPI_Transmit+0x164>
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a54:	d102      	bne.n	8003a5c <HAL_SPI_Transmit+0x16a>
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d109      	bne.n	8003a70 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e0b2      	b.n	8003bd6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1c7      	bne.n	8003a0a <HAL_SPI_Transmit+0x118>
 8003a7a:	e083      	b.n	8003b84 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d002      	beq.n	8003a8a <HAL_SPI_Transmit+0x198>
 8003a84:	8b7b      	ldrh	r3, [r7, #26]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d177      	bne.n	8003b7a <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003a8e:	b29b      	uxth	r3, r3
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d912      	bls.n	8003aba <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a98:	881a      	ldrh	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aa4:	1c9a      	adds	r2, r3, #2
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	3b02      	subs	r3, #2
 8003ab2:	b29a      	uxth	r2, r3
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ab8:	e05f      	b.n	8003b7a <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	330c      	adds	r3, #12
 8003ac4:	7812      	ldrb	r2, [r2, #0]
 8003ac6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003acc:	1c5a      	adds	r2, r3, #1
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	3b01      	subs	r3, #1
 8003ada:	b29a      	uxth	r2, r3
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003ae0:	e04b      	b.n	8003b7a <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	689b      	ldr	r3, [r3, #8]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d12b      	bne.n	8003b48 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d912      	bls.n	8003b20 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003afe:	881a      	ldrh	r2, [r3, #0]
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b0a:	1c9a      	adds	r2, r3, #2
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	3b02      	subs	r3, #2
 8003b18:	b29a      	uxth	r2, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b1e:	e02c      	b.n	8003b7a <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	330c      	adds	r3, #12
 8003b2a:	7812      	ldrb	r2, [r2, #0]
 8003b2c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b32:	1c5a      	adds	r2, r3, #1
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	b29a      	uxth	r2, r3
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b46:	e018      	b.n	8003b7a <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b48:	f7fe f994 	bl	8001e74 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	683a      	ldr	r2, [r7, #0]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d803      	bhi.n	8003b60 <HAL_SPI_Transmit+0x26e>
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b5e:	d102      	bne.n	8003b66 <HAL_SPI_Transmit+0x274>
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d109      	bne.n	8003b7a <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2201      	movs	r2, #1
 8003b6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003b76:	2303      	movs	r3, #3
 8003b78:	e02d      	b.n	8003bd6 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d1ae      	bne.n	8003ae2 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b84:	69fa      	ldr	r2, [r7, #28]
 8003b86:	6839      	ldr	r1, [r7, #0]
 8003b88:	68f8      	ldr	r0, [r7, #12]
 8003b8a:	f000 fb65 	bl	8004258 <SPI_EndRxTxTransaction>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d002      	beq.n	8003b9a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	2220      	movs	r2, #32
 8003b98:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d10a      	bne.n	8003bb8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	617b      	str	r3, [r7, #20]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	617b      	str	r3, [r7, #20]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	617b      	str	r3, [r7, #20]
 8003bb6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d001      	beq.n	8003bd4 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e000      	b.n	8003bd6 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003bd4:	2300      	movs	r3, #0
  }
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3720      	adds	r7, #32
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}

08003bde <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003bde:	b580      	push	{r7, lr}
 8003be0:	b08a      	sub	sp, #40	@ 0x28
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	60f8      	str	r0, [r7, #12]
 8003be6:	60b9      	str	r1, [r7, #8]
 8003be8:	607a      	str	r2, [r7, #4]
 8003bea:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003bec:	2301      	movs	r3, #1
 8003bee:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003bf0:	f7fe f940 	bl	8001e74 <HAL_GetTick>
 8003bf4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003bfc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003c04:	887b      	ldrh	r3, [r7, #2]
 8003c06:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003c08:	887b      	ldrh	r3, [r7, #2]
 8003c0a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003c0c:	7ffb      	ldrb	r3, [r7, #31]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d00c      	beq.n	8003c2c <HAL_SPI_TransmitReceive+0x4e>
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c18:	d106      	bne.n	8003c28 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d102      	bne.n	8003c28 <HAL_SPI_TransmitReceive+0x4a>
 8003c22:	7ffb      	ldrb	r3, [r7, #31]
 8003c24:	2b04      	cmp	r3, #4
 8003c26:	d001      	beq.n	8003c2c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003c28:	2302      	movs	r3, #2
 8003c2a:	e1f3      	b.n	8004014 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d005      	beq.n	8003c3e <HAL_SPI_TransmitReceive+0x60>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d002      	beq.n	8003c3e <HAL_SPI_TransmitReceive+0x60>
 8003c38:	887b      	ldrh	r3, [r7, #2]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e1e8      	b.n	8004014 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d101      	bne.n	8003c50 <HAL_SPI_TransmitReceive+0x72>
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	e1e1      	b.n	8004014 <HAL_SPI_TransmitReceive+0x436>
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2201      	movs	r2, #1
 8003c54:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b04      	cmp	r3, #4
 8003c62:	d003      	beq.n	8003c6c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2205      	movs	r2, #5
 8003c68:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	687a      	ldr	r2, [r7, #4]
 8003c76:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	887a      	ldrh	r2, [r7, #2]
 8003c7c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	887a      	ldrh	r2, [r7, #2]
 8003c84:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	68ba      	ldr	r2, [r7, #8]
 8003c8c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	887a      	ldrh	r2, [r7, #2]
 8003c92:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	887a      	ldrh	r2, [r7, #2]
 8003c98:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003cae:	d802      	bhi.n	8003cb6 <HAL_SPI_TransmitReceive+0xd8>
 8003cb0:	8abb      	ldrh	r3, [r7, #20]
 8003cb2:	2b01      	cmp	r3, #1
 8003cb4:	d908      	bls.n	8003cc8 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	685a      	ldr	r2, [r3, #4]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003cc4:	605a      	str	r2, [r3, #4]
 8003cc6:	e007      	b.n	8003cd8 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	685a      	ldr	r2, [r3, #4]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003cd6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ce2:	2b40      	cmp	r3, #64	@ 0x40
 8003ce4:	d007      	beq.n	8003cf6 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003cf4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003cfe:	f240 8083 	bls.w	8003e08 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d002      	beq.n	8003d10 <HAL_SPI_TransmitReceive+0x132>
 8003d0a:	8afb      	ldrh	r3, [r7, #22]
 8003d0c:	2b01      	cmp	r3, #1
 8003d0e:	d16f      	bne.n	8003df0 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d14:	881a      	ldrh	r2, [r3, #0]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d20:	1c9a      	adds	r2, r3, #2
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	3b01      	subs	r3, #1
 8003d2e:	b29a      	uxth	r2, r3
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d34:	e05c      	b.n	8003df0 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	689b      	ldr	r3, [r3, #8]
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	2b02      	cmp	r3, #2
 8003d42:	d11b      	bne.n	8003d7c <HAL_SPI_TransmitReceive+0x19e>
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d016      	beq.n	8003d7c <HAL_SPI_TransmitReceive+0x19e>
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d113      	bne.n	8003d7c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d58:	881a      	ldrh	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d64:	1c9a      	adds	r2, r3, #2
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	3b01      	subs	r3, #1
 8003d72:	b29a      	uxth	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	f003 0301 	and.w	r3, r3, #1
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d11c      	bne.n	8003dc4 <HAL_SPI_TransmitReceive+0x1e6>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d90:	b29b      	uxth	r3, r3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d016      	beq.n	8003dc4 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	68da      	ldr	r2, [r3, #12]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da0:	b292      	uxth	r2, r2
 8003da2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da8:	1c9a      	adds	r2, r3, #2
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	3b01      	subs	r3, #1
 8003db8:	b29a      	uxth	r2, r3
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003dc4:	f7fe f856 	bl	8001e74 <HAL_GetTick>
 8003dc8:	4602      	mov	r2, r0
 8003dca:	6a3b      	ldr	r3, [r7, #32]
 8003dcc:	1ad3      	subs	r3, r2, r3
 8003dce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d80d      	bhi.n	8003df0 <HAL_SPI_TransmitReceive+0x212>
 8003dd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dda:	d009      	beq.n	8003df0 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003dec:	2303      	movs	r3, #3
 8003dee:	e111      	b.n	8004014 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d19d      	bne.n	8003d36 <HAL_SPI_TransmitReceive+0x158>
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d197      	bne.n	8003d36 <HAL_SPI_TransmitReceive+0x158>
 8003e06:	e0e5      	b.n	8003fd4 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d003      	beq.n	8003e18 <HAL_SPI_TransmitReceive+0x23a>
 8003e10:	8afb      	ldrh	r3, [r7, #22]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	f040 80d1 	bne.w	8003fba <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	2b01      	cmp	r3, #1
 8003e20:	d912      	bls.n	8003e48 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e26:	881a      	ldrh	r2, [r3, #0]
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e32:	1c9a      	adds	r2, r3, #2
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	3b02      	subs	r3, #2
 8003e40:	b29a      	uxth	r2, r3
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e46:	e0b8      	b.n	8003fba <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	330c      	adds	r3, #12
 8003e52:	7812      	ldrb	r2, [r2, #0]
 8003e54:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e5a:	1c5a      	adds	r2, r3, #1
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	3b01      	subs	r3, #1
 8003e68:	b29a      	uxth	r2, r3
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e6e:	e0a4      	b.n	8003fba <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 0302 	and.w	r3, r3, #2
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d134      	bne.n	8003ee8 <HAL_SPI_TransmitReceive+0x30a>
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d02f      	beq.n	8003ee8 <HAL_SPI_TransmitReceive+0x30a>
 8003e88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d12c      	bne.n	8003ee8 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d912      	bls.n	8003ebe <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e9c:	881a      	ldrh	r2, [r3, #0]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea8:	1c9a      	adds	r2, r3, #2
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eb2:	b29b      	uxth	r3, r3
 8003eb4:	3b02      	subs	r3, #2
 8003eb6:	b29a      	uxth	r2, r3
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ebc:	e012      	b.n	8003ee4 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	330c      	adds	r3, #12
 8003ec8:	7812      	ldrb	r2, [r2, #0]
 8003eca:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed0:	1c5a      	adds	r2, r3, #1
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	3b01      	subs	r3, #1
 8003ede:	b29a      	uxth	r2, r3
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b01      	cmp	r3, #1
 8003ef4:	d148      	bne.n	8003f88 <HAL_SPI_TransmitReceive+0x3aa>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d042      	beq.n	8003f88 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d923      	bls.n	8003f56 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68da      	ldr	r2, [r3, #12]
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f18:	b292      	uxth	r2, r2
 8003f1a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f20:	1c9a      	adds	r2, r3, #2
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	3b02      	subs	r3, #2
 8003f30:	b29a      	uxth	r2, r3
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d81f      	bhi.n	8003f84 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	685a      	ldr	r2, [r3, #4]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003f52:	605a      	str	r2, [r3, #4]
 8003f54:	e016      	b.n	8003f84 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f103 020c 	add.w	r2, r3, #12
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f62:	7812      	ldrb	r2, [r2, #0]
 8003f64:	b2d2      	uxtb	r2, r2
 8003f66:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6c:	1c5a      	adds	r2, r3, #1
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	b29a      	uxth	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003f84:	2301      	movs	r3, #1
 8003f86:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003f88:	f7fd ff74 	bl	8001e74 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	6a3b      	ldr	r3, [r7, #32]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f94:	429a      	cmp	r2, r3
 8003f96:	d803      	bhi.n	8003fa0 <HAL_SPI_TransmitReceive+0x3c2>
 8003f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f9e:	d102      	bne.n	8003fa6 <HAL_SPI_TransmitReceive+0x3c8>
 8003fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d109      	bne.n	8003fba <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e02c      	b.n	8004014 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	f47f af55 	bne.w	8003e70 <HAL_SPI_TransmitReceive+0x292>
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	f47f af4e 	bne.w	8003e70 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fd4:	6a3a      	ldr	r2, [r7, #32]
 8003fd6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003fd8:	68f8      	ldr	r0, [r7, #12]
 8003fda:	f000 f93d 	bl	8004258 <SPI_EndRxTxTransaction>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d008      	beq.n	8003ff6 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e00e      	b.n	8004014 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e000      	b.n	8004014 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004012:	2300      	movs	r3, #0
  }
}
 8004014:	4618      	mov	r0, r3
 8004016:	3728      	adds	r7, #40	@ 0x28
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b088      	sub	sp, #32
 8004020:	af00      	add	r7, sp, #0
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	603b      	str	r3, [r7, #0]
 8004028:	4613      	mov	r3, r2
 800402a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800402c:	f7fd ff22 	bl	8001e74 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004034:	1a9b      	subs	r3, r3, r2
 8004036:	683a      	ldr	r2, [r7, #0]
 8004038:	4413      	add	r3, r2
 800403a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800403c:	f7fd ff1a 	bl	8001e74 <HAL_GetTick>
 8004040:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004042:	4b39      	ldr	r3, [pc, #228]	@ (8004128 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	015b      	lsls	r3, r3, #5
 8004048:	0d1b      	lsrs	r3, r3, #20
 800404a:	69fa      	ldr	r2, [r7, #28]
 800404c:	fb02 f303 	mul.w	r3, r2, r3
 8004050:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004052:	e055      	b.n	8004100 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	f1b3 3fff 	cmp.w	r3, #4294967295
 800405a:	d051      	beq.n	8004100 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800405c:	f7fd ff0a 	bl	8001e74 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	69fa      	ldr	r2, [r7, #28]
 8004068:	429a      	cmp	r2, r3
 800406a:	d902      	bls.n	8004072 <SPI_WaitFlagStateUntilTimeout+0x56>
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d13d      	bne.n	80040ee <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	685a      	ldr	r2, [r3, #4]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004080:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800408a:	d111      	bne.n	80040b0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004094:	d004      	beq.n	80040a0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800409e:	d107      	bne.n	80040b0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040ae:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040b8:	d10f      	bne.n	80040da <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040c8:	601a      	str	r2, [r3, #0]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040d8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e018      	b.n	8004120 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d102      	bne.n	80040fa <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80040f4:	2300      	movs	r3, #0
 80040f6:	61fb      	str	r3, [r7, #28]
 80040f8:	e002      	b.n	8004100 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	3b01      	subs	r3, #1
 80040fe:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	689a      	ldr	r2, [r3, #8]
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	4013      	ands	r3, r2
 800410a:	68ba      	ldr	r2, [r7, #8]
 800410c:	429a      	cmp	r2, r3
 800410e:	bf0c      	ite	eq
 8004110:	2301      	moveq	r3, #1
 8004112:	2300      	movne	r3, #0
 8004114:	b2db      	uxtb	r3, r3
 8004116:	461a      	mov	r2, r3
 8004118:	79fb      	ldrb	r3, [r7, #7]
 800411a:	429a      	cmp	r2, r3
 800411c:	d19a      	bne.n	8004054 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800411e:	2300      	movs	r3, #0
}
 8004120:	4618      	mov	r0, r3
 8004122:	3720      	adds	r7, #32
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}
 8004128:	20000000 	.word	0x20000000

0800412c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b08a      	sub	sp, #40	@ 0x28
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	607a      	str	r2, [r7, #4]
 8004138:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800413a:	2300      	movs	r3, #0
 800413c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800413e:	f7fd fe99 	bl	8001e74 <HAL_GetTick>
 8004142:	4602      	mov	r2, r0
 8004144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004146:	1a9b      	subs	r3, r3, r2
 8004148:	683a      	ldr	r2, [r7, #0]
 800414a:	4413      	add	r3, r2
 800414c:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800414e:	f7fd fe91 	bl	8001e74 <HAL_GetTick>
 8004152:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	330c      	adds	r3, #12
 800415a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800415c:	4b3d      	ldr	r3, [pc, #244]	@ (8004254 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	4613      	mov	r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	4413      	add	r3, r2
 8004166:	00da      	lsls	r2, r3, #3
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	0d1b      	lsrs	r3, r3, #20
 800416c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800416e:	fb02 f303 	mul.w	r3, r2, r3
 8004172:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004174:	e061      	b.n	800423a <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800417c:	d107      	bne.n	800418e <SPI_WaitFifoStateUntilTimeout+0x62>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d104      	bne.n	800418e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004184:	69fb      	ldr	r3, [r7, #28]
 8004186:	781b      	ldrb	r3, [r3, #0]
 8004188:	b2db      	uxtb	r3, r3
 800418a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800418c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004194:	d051      	beq.n	800423a <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004196:	f7fd fe6d 	bl	8001e74 <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	6a3b      	ldr	r3, [r7, #32]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d902      	bls.n	80041ac <SPI_WaitFifoStateUntilTimeout+0x80>
 80041a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d13d      	bne.n	8004228 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	685a      	ldr	r2, [r3, #4]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80041ba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041c4:	d111      	bne.n	80041ea <SPI_WaitFifoStateUntilTimeout+0xbe>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041ce:	d004      	beq.n	80041da <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041d8:	d107      	bne.n	80041ea <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681a      	ldr	r2, [r3, #0]
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041e8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041f2:	d10f      	bne.n	8004214 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004212:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2201      	movs	r2, #1
 8004218:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	2200      	movs	r2, #0
 8004220:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	e011      	b.n	800424c <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d102      	bne.n	8004234 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800422e:	2300      	movs	r3, #0
 8004230:	627b      	str	r3, [r7, #36]	@ 0x24
 8004232:	e002      	b.n	800423a <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004234:	69bb      	ldr	r3, [r7, #24]
 8004236:	3b01      	subs	r3, #1
 8004238:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	689a      	ldr	r2, [r3, #8]
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	4013      	ands	r3, r2
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	429a      	cmp	r2, r3
 8004248:	d195      	bne.n	8004176 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3728      	adds	r7, #40	@ 0x28
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	20000000 	.word	0x20000000

08004258 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b088      	sub	sp, #32
 800425c:	af02      	add	r7, sp, #8
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	9300      	str	r3, [sp, #0]
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	2200      	movs	r2, #0
 800426c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f7ff ff5b 	bl	800412c <SPI_WaitFifoStateUntilTimeout>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d007      	beq.n	800428c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004280:	f043 0220 	orr.w	r2, r3, #32
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004288:	2303      	movs	r3, #3
 800428a:	e046      	b.n	800431a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800428c:	4b25      	ldr	r3, [pc, #148]	@ (8004324 <SPI_EndRxTxTransaction+0xcc>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a25      	ldr	r2, [pc, #148]	@ (8004328 <SPI_EndRxTxTransaction+0xd0>)
 8004292:	fba2 2303 	umull	r2, r3, r2, r3
 8004296:	0d5b      	lsrs	r3, r3, #21
 8004298:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800429c:	fb02 f303 	mul.w	r3, r2, r3
 80042a0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042aa:	d112      	bne.n	80042d2 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	9300      	str	r3, [sp, #0]
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	2200      	movs	r2, #0
 80042b4:	2180      	movs	r1, #128	@ 0x80
 80042b6:	68f8      	ldr	r0, [r7, #12]
 80042b8:	f7ff feb0 	bl	800401c <SPI_WaitFlagStateUntilTimeout>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d016      	beq.n	80042f0 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c6:	f043 0220 	orr.w	r2, r3, #32
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e023      	b.n	800431a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d00a      	beq.n	80042ee <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	3b01      	subs	r3, #1
 80042dc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042e8:	2b80      	cmp	r3, #128	@ 0x80
 80042ea:	d0f2      	beq.n	80042d2 <SPI_EndRxTxTransaction+0x7a>
 80042ec:	e000      	b.n	80042f0 <SPI_EndRxTxTransaction+0x98>
        break;
 80042ee:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80042fc:	68f8      	ldr	r0, [r7, #12]
 80042fe:	f7ff ff15 	bl	800412c <SPI_WaitFifoStateUntilTimeout>
 8004302:	4603      	mov	r3, r0
 8004304:	2b00      	cmp	r3, #0
 8004306:	d007      	beq.n	8004318 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800430c:	f043 0220 	orr.w	r2, r3, #32
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e000      	b.n	800431a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004318:	2300      	movs	r3, #0
}
 800431a:	4618      	mov	r0, r3
 800431c:	3718      	adds	r7, #24
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	20000000 	.word	0x20000000
 8004328:	165e9f81 	.word	0x165e9f81

0800432c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b082      	sub	sp, #8
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e040      	b.n	80043c0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004342:	2b00      	cmp	r3, #0
 8004344:	d106      	bne.n	8004354 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f7fd fc2c 	bl	8001bac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2224      	movs	r2, #36	@ 0x24
 8004358:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681a      	ldr	r2, [r3, #0]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f022 0201 	bic.w	r2, r2, #1
 8004368:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436e:	2b00      	cmp	r3, #0
 8004370:	d002      	beq.n	8004378 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	f000 ff0a 	bl	800518c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 fca3 	bl	8004cc4 <UART_SetConfig>
 800437e:	4603      	mov	r3, r0
 8004380:	2b01      	cmp	r3, #1
 8004382:	d101      	bne.n	8004388 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e01b      	b.n	80043c0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004396:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689a      	ldr	r2, [r3, #8]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80043a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f042 0201 	orr.w	r2, r2, #1
 80043b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043b8:	6878      	ldr	r0, [r7, #4]
 80043ba:	f000 ff89 	bl	80052d0 <UART_CheckIdleState>
 80043be:	4603      	mov	r3, r0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3708      	adds	r7, #8
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b08a      	sub	sp, #40	@ 0x28
 80043cc:	af02      	add	r7, sp, #8
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	603b      	str	r3, [r7, #0]
 80043d4:	4613      	mov	r3, r2
 80043d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80043dc:	2b20      	cmp	r3, #32
 80043de:	d177      	bne.n	80044d0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d002      	beq.n	80043ec <HAL_UART_Transmit+0x24>
 80043e6:	88fb      	ldrh	r3, [r7, #6]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d101      	bne.n	80043f0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e070      	b.n	80044d2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2221      	movs	r2, #33	@ 0x21
 80043fc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043fe:	f7fd fd39 	bl	8001e74 <HAL_GetTick>
 8004402:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	88fa      	ldrh	r2, [r7, #6]
 8004408:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	88fa      	ldrh	r2, [r7, #6]
 8004410:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	689b      	ldr	r3, [r3, #8]
 8004418:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800441c:	d108      	bne.n	8004430 <HAL_UART_Transmit+0x68>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d104      	bne.n	8004430 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004426:	2300      	movs	r3, #0
 8004428:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	61bb      	str	r3, [r7, #24]
 800442e:	e003      	b.n	8004438 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004434:	2300      	movs	r3, #0
 8004436:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004438:	e02f      	b.n	800449a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	2200      	movs	r2, #0
 8004442:	2180      	movs	r1, #128	@ 0x80
 8004444:	68f8      	ldr	r0, [r7, #12]
 8004446:	f000 ffeb 	bl	8005420 <UART_WaitOnFlagUntilTimeout>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d004      	beq.n	800445a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2220      	movs	r2, #32
 8004454:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e03b      	b.n	80044d2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d10b      	bne.n	8004478 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004460:	69bb      	ldr	r3, [r7, #24]
 8004462:	881b      	ldrh	r3, [r3, #0]
 8004464:	461a      	mov	r2, r3
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800446e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004470:	69bb      	ldr	r3, [r7, #24]
 8004472:	3302      	adds	r3, #2
 8004474:	61bb      	str	r3, [r7, #24]
 8004476:	e007      	b.n	8004488 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004478:	69fb      	ldr	r3, [r7, #28]
 800447a:	781a      	ldrb	r2, [r3, #0]
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	3301      	adds	r3, #1
 8004486:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800448e:	b29b      	uxth	r3, r3
 8004490:	3b01      	subs	r3, #1
 8004492:	b29a      	uxth	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80044a0:	b29b      	uxth	r3, r3
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d1c9      	bne.n	800443a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	9300      	str	r3, [sp, #0]
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	2200      	movs	r2, #0
 80044ae:	2140      	movs	r1, #64	@ 0x40
 80044b0:	68f8      	ldr	r0, [r7, #12]
 80044b2:	f000 ffb5 	bl	8005420 <UART_WaitOnFlagUntilTimeout>
 80044b6:	4603      	mov	r3, r0
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d004      	beq.n	80044c6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2220      	movs	r2, #32
 80044c0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80044c2:	2303      	movs	r3, #3
 80044c4:	e005      	b.n	80044d2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2220      	movs	r2, #32
 80044ca:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80044cc:	2300      	movs	r3, #0
 80044ce:	e000      	b.n	80044d2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80044d0:	2302      	movs	r3, #2
  }
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3720      	adds	r7, #32
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}

080044da <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044da:	b580      	push	{r7, lr}
 80044dc:	b08a      	sub	sp, #40	@ 0x28
 80044de:	af02      	add	r7, sp, #8
 80044e0:	60f8      	str	r0, [r7, #12]
 80044e2:	60b9      	str	r1, [r7, #8]
 80044e4:	603b      	str	r3, [r7, #0]
 80044e6:	4613      	mov	r3, r2
 80044e8:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80044f0:	2b20      	cmp	r3, #32
 80044f2:	f040 80b5 	bne.w	8004660 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d002      	beq.n	8004502 <HAL_UART_Receive+0x28>
 80044fc:	88fb      	ldrh	r3, [r7, #6]
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e0ad      	b.n	8004662 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2222      	movs	r2, #34	@ 0x22
 8004512:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800451c:	f7fd fcaa 	bl	8001e74 <HAL_GetTick>
 8004520:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	88fa      	ldrh	r2, [r7, #6]
 8004526:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	88fa      	ldrh	r2, [r7, #6]
 800452e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800453a:	d10e      	bne.n	800455a <HAL_UART_Receive+0x80>
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d105      	bne.n	8004550 <HAL_UART_Receive+0x76>
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800454a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800454e:	e02d      	b.n	80045ac <HAL_UART_Receive+0xd2>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	22ff      	movs	r2, #255	@ 0xff
 8004554:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004558:	e028      	b.n	80045ac <HAL_UART_Receive+0xd2>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d10d      	bne.n	800457e <HAL_UART_Receive+0xa4>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	691b      	ldr	r3, [r3, #16]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d104      	bne.n	8004574 <HAL_UART_Receive+0x9a>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	22ff      	movs	r2, #255	@ 0xff
 800456e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004572:	e01b      	b.n	80045ac <HAL_UART_Receive+0xd2>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	227f      	movs	r2, #127	@ 0x7f
 8004578:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800457c:	e016      	b.n	80045ac <HAL_UART_Receive+0xd2>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004586:	d10d      	bne.n	80045a4 <HAL_UART_Receive+0xca>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d104      	bne.n	800459a <HAL_UART_Receive+0xc0>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	227f      	movs	r2, #127	@ 0x7f
 8004594:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004598:	e008      	b.n	80045ac <HAL_UART_Receive+0xd2>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	223f      	movs	r2, #63	@ 0x3f
 800459e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80045a2:	e003      	b.n	80045ac <HAL_UART_Receive+0xd2>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80045b2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80045bc:	d108      	bne.n	80045d0 <HAL_UART_Receive+0xf6>
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d104      	bne.n	80045d0 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80045ca:	68bb      	ldr	r3, [r7, #8]
 80045cc:	61bb      	str	r3, [r7, #24]
 80045ce:	e003      	b.n	80045d8 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045d4:	2300      	movs	r3, #0
 80045d6:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80045d8:	e036      	b.n	8004648 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	697b      	ldr	r3, [r7, #20]
 80045e0:	2200      	movs	r2, #0
 80045e2:	2120      	movs	r1, #32
 80045e4:	68f8      	ldr	r0, [r7, #12]
 80045e6:	f000 ff1b 	bl	8005420 <UART_WaitOnFlagUntilTimeout>
 80045ea:	4603      	mov	r3, r0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d005      	beq.n	80045fc <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2220      	movs	r2, #32
 80045f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	e032      	b.n	8004662 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80045fc:	69fb      	ldr	r3, [r7, #28]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d10c      	bne.n	800461c <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004608:	b29a      	uxth	r2, r3
 800460a:	8a7b      	ldrh	r3, [r7, #18]
 800460c:	4013      	ands	r3, r2
 800460e:	b29a      	uxth	r2, r3
 8004610:	69bb      	ldr	r3, [r7, #24]
 8004612:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004614:	69bb      	ldr	r3, [r7, #24]
 8004616:	3302      	adds	r3, #2
 8004618:	61bb      	str	r3, [r7, #24]
 800461a:	e00c      	b.n	8004636 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004622:	b2da      	uxtb	r2, r3
 8004624:	8a7b      	ldrh	r3, [r7, #18]
 8004626:	b2db      	uxtb	r3, r3
 8004628:	4013      	ands	r3, r2
 800462a:	b2da      	uxtb	r2, r3
 800462c:	69fb      	ldr	r3, [r7, #28]
 800462e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	3301      	adds	r3, #1
 8004634:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800463c:	b29b      	uxth	r3, r3
 800463e:	3b01      	subs	r3, #1
 8004640:	b29a      	uxth	r2, r3
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800464e:	b29b      	uxth	r3, r3
 8004650:	2b00      	cmp	r3, #0
 8004652:	d1c2      	bne.n	80045da <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2220      	movs	r2, #32
 8004658:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 800465c:	2300      	movs	r3, #0
 800465e:	e000      	b.n	8004662 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8004660:	2302      	movs	r3, #2
  }
}
 8004662:	4618      	mov	r0, r3
 8004664:	3720      	adds	r7, #32
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
	...

0800466c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b0ba      	sub	sp, #232	@ 0xe8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	69db      	ldr	r3, [r3, #28]
 800467a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004692:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004696:	f640 030f 	movw	r3, #2063	@ 0x80f
 800469a:	4013      	ands	r3, r2
 800469c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80046a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d115      	bne.n	80046d4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80046a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046ac:	f003 0320 	and.w	r3, r3, #32
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d00f      	beq.n	80046d4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80046b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046b8:	f003 0320 	and.w	r3, r3, #32
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d009      	beq.n	80046d4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f000 82c6 	beq.w	8004c56 <HAL_UART_IRQHandler+0x5ea>
      {
        huart->RxISR(huart);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	4798      	blx	r3
      }
      return;
 80046d2:	e2c0      	b.n	8004c56 <HAL_UART_IRQHandler+0x5ea>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80046d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 8117 	beq.w	800490c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80046de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d106      	bne.n	80046f8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80046ea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80046ee:	4b85      	ldr	r3, [pc, #532]	@ (8004904 <HAL_UART_IRQHandler+0x298>)
 80046f0:	4013      	ands	r3, r2
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	f000 810a 	beq.w	800490c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80046f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046fc:	f003 0301 	and.w	r3, r3, #1
 8004700:	2b00      	cmp	r3, #0
 8004702:	d011      	beq.n	8004728 <HAL_UART_IRQHandler+0xbc>
 8004704:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800470c:	2b00      	cmp	r3, #0
 800470e:	d00b      	beq.n	8004728 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2201      	movs	r2, #1
 8004716:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800471e:	f043 0201 	orr.w	r2, r3, #1
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	2b00      	cmp	r3, #0
 8004732:	d011      	beq.n	8004758 <HAL_UART_IRQHandler+0xec>
 8004734:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004738:	f003 0301 	and.w	r3, r3, #1
 800473c:	2b00      	cmp	r3, #0
 800473e:	d00b      	beq.n	8004758 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	2202      	movs	r2, #2
 8004746:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800474e:	f043 0204 	orr.w	r2, r3, #4
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004758:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800475c:	f003 0304 	and.w	r3, r3, #4
 8004760:	2b00      	cmp	r3, #0
 8004762:	d011      	beq.n	8004788 <HAL_UART_IRQHandler+0x11c>
 8004764:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004768:	f003 0301 	and.w	r3, r3, #1
 800476c:	2b00      	cmp	r3, #0
 800476e:	d00b      	beq.n	8004788 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2204      	movs	r2, #4
 8004776:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800477e:	f043 0202 	orr.w	r2, r3, #2
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800478c:	f003 0308 	and.w	r3, r3, #8
 8004790:	2b00      	cmp	r3, #0
 8004792:	d017      	beq.n	80047c4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004798:	f003 0320 	and.w	r3, r3, #32
 800479c:	2b00      	cmp	r3, #0
 800479e:	d105      	bne.n	80047ac <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80047a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047a4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d00b      	beq.n	80047c4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2208      	movs	r2, #8
 80047b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ba:	f043 0208 	orr.w	r2, r3, #8
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80047c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d012      	beq.n	80047f6 <HAL_UART_IRQHandler+0x18a>
 80047d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d00c      	beq.n	80047f6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80047e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ec:	f043 0220 	orr.w	r2, r3, #32
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	f000 822c 	beq.w	8004c5a <HAL_UART_IRQHandler+0x5ee>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004806:	f003 0320 	and.w	r3, r3, #32
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00d      	beq.n	800482a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800480e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004812:	f003 0320 	and.w	r3, r3, #32
 8004816:	2b00      	cmp	r3, #0
 8004818:	d007      	beq.n	800482a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800481e:	2b00      	cmp	r3, #0
 8004820:	d003      	beq.n	800482a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004830:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	689b      	ldr	r3, [r3, #8]
 800483a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800483e:	2b40      	cmp	r3, #64	@ 0x40
 8004840:	d005      	beq.n	800484e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004842:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004846:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800484a:	2b00      	cmp	r3, #0
 800484c:	d04f      	beq.n	80048ee <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 fe53 	bl	80054fa <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800485e:	2b40      	cmp	r3, #64	@ 0x40
 8004860:	d141      	bne.n	80048e6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	3308      	adds	r3, #8
 8004868:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800486c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004870:	e853 3f00 	ldrex	r3, [r3]
 8004874:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004878:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800487c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004880:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	3308      	adds	r3, #8
 800488a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800488e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004892:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004896:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800489a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800489e:	e841 2300 	strex	r3, r2, [r1]
 80048a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80048a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d1d9      	bne.n	8004862 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d013      	beq.n	80048de <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048ba:	4a13      	ldr	r2, [pc, #76]	@ (8004908 <HAL_UART_IRQHandler+0x29c>)
 80048bc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048c2:	4618      	mov	r0, r3
 80048c4:	f7fd fc87 	bl	80021d6 <HAL_DMA_Abort_IT>
 80048c8:	4603      	mov	r3, r0
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d017      	beq.n	80048fe <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048d4:	687a      	ldr	r2, [r7, #4]
 80048d6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80048d8:	4610      	mov	r0, r2
 80048da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048dc:	e00f      	b.n	80048fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f000 f9d0 	bl	8004c84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048e4:	e00b      	b.n	80048fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 f9cc 	bl	8004c84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048ec:	e007      	b.n	80048fe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 f9c8 	bl	8004c84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2200      	movs	r2, #0
 80048f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80048fc:	e1ad      	b.n	8004c5a <HAL_UART_IRQHandler+0x5ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048fe:	bf00      	nop
    return;
 8004900:	e1ab      	b.n	8004c5a <HAL_UART_IRQHandler+0x5ee>
 8004902:	bf00      	nop
 8004904:	04000120 	.word	0x04000120
 8004908:	080055c3 	.word	0x080055c3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004910:	2b01      	cmp	r3, #1
 8004912:	f040 8166 	bne.w	8004be2 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004916:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800491a:	f003 0310 	and.w	r3, r3, #16
 800491e:	2b00      	cmp	r3, #0
 8004920:	f000 815f 	beq.w	8004be2 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004924:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004928:	f003 0310 	and.w	r3, r3, #16
 800492c:	2b00      	cmp	r3, #0
 800492e:	f000 8158 	beq.w	8004be2 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	2210      	movs	r2, #16
 8004938:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004944:	2b40      	cmp	r3, #64	@ 0x40
 8004946:	f040 80d0 	bne.w	8004aea <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004956:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800495a:	2b00      	cmp	r3, #0
 800495c:	f000 80ab 	beq.w	8004ab6 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004966:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800496a:	429a      	cmp	r2, r3
 800496c:	f080 80a3 	bcs.w	8004ab6 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004976:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800497e:	69db      	ldr	r3, [r3, #28]
 8004980:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004984:	f000 8086 	beq.w	8004a94 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004990:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004994:	e853 3f00 	ldrex	r3, [r3]
 8004998:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800499c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80049a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80049a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	461a      	mov	r2, r3
 80049ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80049b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80049b6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80049be:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80049c2:	e841 2300 	strex	r3, r2, [r1]
 80049c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80049ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1da      	bne.n	8004988 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	3308      	adds	r3, #8
 80049d8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049da:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80049dc:	e853 3f00 	ldrex	r3, [r3]
 80049e0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80049e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80049e4:	f023 0301 	bic.w	r3, r3, #1
 80049e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	3308      	adds	r3, #8
 80049f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80049f6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80049fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80049fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004a02:	e841 2300 	strex	r3, r2, [r1]
 8004a06:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004a08:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d1e1      	bne.n	80049d2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	3308      	adds	r3, #8
 8004a14:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a18:	e853 3f00 	ldrex	r3, [r3]
 8004a1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004a1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a20:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	3308      	adds	r3, #8
 8004a2e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004a32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004a34:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a36:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004a38:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004a3a:	e841 2300 	strex	r3, r2, [r1]
 8004a3e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004a40:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d1e3      	bne.n	8004a0e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2220      	movs	r2, #32
 8004a4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	2200      	movs	r2, #0
 8004a52:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a5c:	e853 3f00 	ldrex	r3, [r3]
 8004a60:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004a62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004a64:	f023 0310 	bic.w	r3, r3, #16
 8004a68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	461a      	mov	r2, r3
 8004a72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a76:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004a78:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a7a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004a7c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a7e:	e841 2300 	strex	r3, r2, [r1]
 8004a82:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004a84:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1e4      	bne.n	8004a54 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f7fd fb31 	bl	80020f6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2202      	movs	r2, #2
 8004a98:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	4619      	mov	r1, r3
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f000 f8f2 	bl	8004c98 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004ab4:	e0d3      	b.n	8004c5e <HAL_UART_IRQHandler+0x5f2>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004abc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	f040 80cc 	bne.w	8004c5e <HAL_UART_IRQHandler+0x5f2>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004aca:	69db      	ldr	r3, [r3, #28]
 8004acc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ad0:	f040 80c5 	bne.w	8004c5e <HAL_UART_IRQHandler+0x5f2>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2202      	movs	r2, #2
 8004ad8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004ae0:	4619      	mov	r1, r3
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 f8d8 	bl	8004c98 <HAL_UARTEx_RxEventCallback>
      return;
 8004ae8:	e0b9      	b.n	8004c5e <HAL_UART_IRQHandler+0x5f2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f000 80ab 	beq.w	8004c62 <HAL_UART_IRQHandler+0x5f6>
          && (nb_rx_data > 0U))
 8004b0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	f000 80a6 	beq.w	8004c62 <HAL_UART_IRQHandler+0x5f6>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b1e:	e853 3f00 	ldrex	r3, [r3]
 8004b22:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004b24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	461a      	mov	r2, r3
 8004b34:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004b38:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b3a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b3c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b40:	e841 2300 	strex	r3, r2, [r1]
 8004b44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d1e4      	bne.n	8004b16 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	3308      	adds	r3, #8
 8004b52:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b56:	e853 3f00 	ldrex	r3, [r3]
 8004b5a:	623b      	str	r3, [r7, #32]
   return(result);
 8004b5c:	6a3b      	ldr	r3, [r7, #32]
 8004b5e:	f023 0301 	bic.w	r3, r3, #1
 8004b62:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	3308      	adds	r3, #8
 8004b6c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004b70:	633a      	str	r2, [r7, #48]	@ 0x30
 8004b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b74:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b78:	e841 2300 	strex	r3, r2, [r1]
 8004b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1e3      	bne.n	8004b4c <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2220      	movs	r2, #32
 8004b88:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	e853 3f00 	ldrex	r3, [r3]
 8004ba4:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f023 0310 	bic.w	r3, r3, #16
 8004bac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004bba:	61fb      	str	r3, [r7, #28]
 8004bbc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bbe:	69b9      	ldr	r1, [r7, #24]
 8004bc0:	69fa      	ldr	r2, [r7, #28]
 8004bc2:	e841 2300 	strex	r3, r2, [r1]
 8004bc6:	617b      	str	r3, [r7, #20]
   return(result);
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1e4      	bne.n	8004b98 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2202      	movs	r2, #2
 8004bd2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004bd4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004bd8:	4619      	mov	r1, r3
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f000 f85c 	bl	8004c98 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004be0:	e03f      	b.n	8004c62 <HAL_UART_IRQHandler+0x5f6>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004be6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00e      	beq.n	8004c0c <HAL_UART_IRQHandler+0x5a0>
 8004bee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bf2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d008      	beq.n	8004c0c <HAL_UART_IRQHandler+0x5a0>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004c02:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f000 f853 	bl	8004cb0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004c0a:	e02d      	b.n	8004c68 <HAL_UART_IRQHandler+0x5fc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004c0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00e      	beq.n	8004c36 <HAL_UART_IRQHandler+0x5ca>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004c18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d008      	beq.n	8004c36 <HAL_UART_IRQHandler+0x5ca>
  {
    if (huart->TxISR != NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d01c      	beq.n	8004c66 <HAL_UART_IRQHandler+0x5fa>
    {
      huart->TxISR(huart);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	4798      	blx	r3
    }
    return;
 8004c34:	e017      	b.n	8004c66 <HAL_UART_IRQHandler+0x5fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d012      	beq.n	8004c68 <HAL_UART_IRQHandler+0x5fc>
 8004c42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00c      	beq.n	8004c68 <HAL_UART_IRQHandler+0x5fc>
  {
    UART_EndTransmit_IT(huart);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f000 fcc9 	bl	80055e6 <UART_EndTransmit_IT>
    return;
 8004c54:	e008      	b.n	8004c68 <HAL_UART_IRQHandler+0x5fc>
      return;
 8004c56:	bf00      	nop
 8004c58:	e006      	b.n	8004c68 <HAL_UART_IRQHandler+0x5fc>
    return;
 8004c5a:	bf00      	nop
 8004c5c:	e004      	b.n	8004c68 <HAL_UART_IRQHandler+0x5fc>
      return;
 8004c5e:	bf00      	nop
 8004c60:	e002      	b.n	8004c68 <HAL_UART_IRQHandler+0x5fc>
      return;
 8004c62:	bf00      	nop
 8004c64:	e000      	b.n	8004c68 <HAL_UART_IRQHandler+0x5fc>
    return;
 8004c66:	bf00      	nop
  }

}
 8004c68:	37e8      	adds	r7, #232	@ 0xe8
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop

08004c70 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004c78:	bf00      	nop
 8004c7a:	370c      	adds	r7, #12
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c82:	4770      	bx	lr

08004c84 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ca4:	bf00      	nop
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr

08004cb0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b083      	sub	sp, #12
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004cb8:	bf00      	nop
 8004cba:	370c      	adds	r7, #12
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b088      	sub	sp, #32
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	689a      	ldr	r2, [r3, #8]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	691b      	ldr	r3, [r3, #16]
 8004cd8:	431a      	orrs	r2, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	695b      	ldr	r3, [r3, #20]
 8004cde:	431a      	orrs	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	69db      	ldr	r3, [r3, #28]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	4ba6      	ldr	r3, [pc, #664]	@ (8004f88 <UART_SetConfig+0x2c4>)
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	6812      	ldr	r2, [r2, #0]
 8004cf6:	6979      	ldr	r1, [r7, #20]
 8004cf8:	430b      	orrs	r3, r1
 8004cfa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	68da      	ldr	r2, [r3, #12]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	430a      	orrs	r2, r1
 8004d10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	699b      	ldr	r3, [r3, #24]
 8004d16:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a1b      	ldr	r3, [r3, #32]
 8004d1c:	697a      	ldr	r2, [r7, #20]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	697a      	ldr	r2, [r7, #20]
 8004d32:	430a      	orrs	r2, r1
 8004d34:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a94      	ldr	r2, [pc, #592]	@ (8004f8c <UART_SetConfig+0x2c8>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d120      	bne.n	8004d82 <UART_SetConfig+0xbe>
 8004d40:	4b93      	ldr	r3, [pc, #588]	@ (8004f90 <UART_SetConfig+0x2cc>)
 8004d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d46:	f003 0303 	and.w	r3, r3, #3
 8004d4a:	2b03      	cmp	r3, #3
 8004d4c:	d816      	bhi.n	8004d7c <UART_SetConfig+0xb8>
 8004d4e:	a201      	add	r2, pc, #4	@ (adr r2, 8004d54 <UART_SetConfig+0x90>)
 8004d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d54:	08004d65 	.word	0x08004d65
 8004d58:	08004d71 	.word	0x08004d71
 8004d5c:	08004d6b 	.word	0x08004d6b
 8004d60:	08004d77 	.word	0x08004d77
 8004d64:	2301      	movs	r3, #1
 8004d66:	77fb      	strb	r3, [r7, #31]
 8004d68:	e150      	b.n	800500c <UART_SetConfig+0x348>
 8004d6a:	2302      	movs	r3, #2
 8004d6c:	77fb      	strb	r3, [r7, #31]
 8004d6e:	e14d      	b.n	800500c <UART_SetConfig+0x348>
 8004d70:	2304      	movs	r3, #4
 8004d72:	77fb      	strb	r3, [r7, #31]
 8004d74:	e14a      	b.n	800500c <UART_SetConfig+0x348>
 8004d76:	2308      	movs	r3, #8
 8004d78:	77fb      	strb	r3, [r7, #31]
 8004d7a:	e147      	b.n	800500c <UART_SetConfig+0x348>
 8004d7c:	2310      	movs	r3, #16
 8004d7e:	77fb      	strb	r3, [r7, #31]
 8004d80:	e144      	b.n	800500c <UART_SetConfig+0x348>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a83      	ldr	r2, [pc, #524]	@ (8004f94 <UART_SetConfig+0x2d0>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d132      	bne.n	8004df2 <UART_SetConfig+0x12e>
 8004d8c:	4b80      	ldr	r3, [pc, #512]	@ (8004f90 <UART_SetConfig+0x2cc>)
 8004d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d92:	f003 030c 	and.w	r3, r3, #12
 8004d96:	2b0c      	cmp	r3, #12
 8004d98:	d828      	bhi.n	8004dec <UART_SetConfig+0x128>
 8004d9a:	a201      	add	r2, pc, #4	@ (adr r2, 8004da0 <UART_SetConfig+0xdc>)
 8004d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004da0:	08004dd5 	.word	0x08004dd5
 8004da4:	08004ded 	.word	0x08004ded
 8004da8:	08004ded 	.word	0x08004ded
 8004dac:	08004ded 	.word	0x08004ded
 8004db0:	08004de1 	.word	0x08004de1
 8004db4:	08004ded 	.word	0x08004ded
 8004db8:	08004ded 	.word	0x08004ded
 8004dbc:	08004ded 	.word	0x08004ded
 8004dc0:	08004ddb 	.word	0x08004ddb
 8004dc4:	08004ded 	.word	0x08004ded
 8004dc8:	08004ded 	.word	0x08004ded
 8004dcc:	08004ded 	.word	0x08004ded
 8004dd0:	08004de7 	.word	0x08004de7
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	77fb      	strb	r3, [r7, #31]
 8004dd8:	e118      	b.n	800500c <UART_SetConfig+0x348>
 8004dda:	2302      	movs	r3, #2
 8004ddc:	77fb      	strb	r3, [r7, #31]
 8004dde:	e115      	b.n	800500c <UART_SetConfig+0x348>
 8004de0:	2304      	movs	r3, #4
 8004de2:	77fb      	strb	r3, [r7, #31]
 8004de4:	e112      	b.n	800500c <UART_SetConfig+0x348>
 8004de6:	2308      	movs	r3, #8
 8004de8:	77fb      	strb	r3, [r7, #31]
 8004dea:	e10f      	b.n	800500c <UART_SetConfig+0x348>
 8004dec:	2310      	movs	r3, #16
 8004dee:	77fb      	strb	r3, [r7, #31]
 8004df0:	e10c      	b.n	800500c <UART_SetConfig+0x348>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a68      	ldr	r2, [pc, #416]	@ (8004f98 <UART_SetConfig+0x2d4>)
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d120      	bne.n	8004e3e <UART_SetConfig+0x17a>
 8004dfc:	4b64      	ldr	r3, [pc, #400]	@ (8004f90 <UART_SetConfig+0x2cc>)
 8004dfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e02:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004e06:	2b30      	cmp	r3, #48	@ 0x30
 8004e08:	d013      	beq.n	8004e32 <UART_SetConfig+0x16e>
 8004e0a:	2b30      	cmp	r3, #48	@ 0x30
 8004e0c:	d814      	bhi.n	8004e38 <UART_SetConfig+0x174>
 8004e0e:	2b20      	cmp	r3, #32
 8004e10:	d009      	beq.n	8004e26 <UART_SetConfig+0x162>
 8004e12:	2b20      	cmp	r3, #32
 8004e14:	d810      	bhi.n	8004e38 <UART_SetConfig+0x174>
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d002      	beq.n	8004e20 <UART_SetConfig+0x15c>
 8004e1a:	2b10      	cmp	r3, #16
 8004e1c:	d006      	beq.n	8004e2c <UART_SetConfig+0x168>
 8004e1e:	e00b      	b.n	8004e38 <UART_SetConfig+0x174>
 8004e20:	2300      	movs	r3, #0
 8004e22:	77fb      	strb	r3, [r7, #31]
 8004e24:	e0f2      	b.n	800500c <UART_SetConfig+0x348>
 8004e26:	2302      	movs	r3, #2
 8004e28:	77fb      	strb	r3, [r7, #31]
 8004e2a:	e0ef      	b.n	800500c <UART_SetConfig+0x348>
 8004e2c:	2304      	movs	r3, #4
 8004e2e:	77fb      	strb	r3, [r7, #31]
 8004e30:	e0ec      	b.n	800500c <UART_SetConfig+0x348>
 8004e32:	2308      	movs	r3, #8
 8004e34:	77fb      	strb	r3, [r7, #31]
 8004e36:	e0e9      	b.n	800500c <UART_SetConfig+0x348>
 8004e38:	2310      	movs	r3, #16
 8004e3a:	77fb      	strb	r3, [r7, #31]
 8004e3c:	e0e6      	b.n	800500c <UART_SetConfig+0x348>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a56      	ldr	r2, [pc, #344]	@ (8004f9c <UART_SetConfig+0x2d8>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d120      	bne.n	8004e8a <UART_SetConfig+0x1c6>
 8004e48:	4b51      	ldr	r3, [pc, #324]	@ (8004f90 <UART_SetConfig+0x2cc>)
 8004e4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e4e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004e52:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e54:	d013      	beq.n	8004e7e <UART_SetConfig+0x1ba>
 8004e56:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e58:	d814      	bhi.n	8004e84 <UART_SetConfig+0x1c0>
 8004e5a:	2b80      	cmp	r3, #128	@ 0x80
 8004e5c:	d009      	beq.n	8004e72 <UART_SetConfig+0x1ae>
 8004e5e:	2b80      	cmp	r3, #128	@ 0x80
 8004e60:	d810      	bhi.n	8004e84 <UART_SetConfig+0x1c0>
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d002      	beq.n	8004e6c <UART_SetConfig+0x1a8>
 8004e66:	2b40      	cmp	r3, #64	@ 0x40
 8004e68:	d006      	beq.n	8004e78 <UART_SetConfig+0x1b4>
 8004e6a:	e00b      	b.n	8004e84 <UART_SetConfig+0x1c0>
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	77fb      	strb	r3, [r7, #31]
 8004e70:	e0cc      	b.n	800500c <UART_SetConfig+0x348>
 8004e72:	2302      	movs	r3, #2
 8004e74:	77fb      	strb	r3, [r7, #31]
 8004e76:	e0c9      	b.n	800500c <UART_SetConfig+0x348>
 8004e78:	2304      	movs	r3, #4
 8004e7a:	77fb      	strb	r3, [r7, #31]
 8004e7c:	e0c6      	b.n	800500c <UART_SetConfig+0x348>
 8004e7e:	2308      	movs	r3, #8
 8004e80:	77fb      	strb	r3, [r7, #31]
 8004e82:	e0c3      	b.n	800500c <UART_SetConfig+0x348>
 8004e84:	2310      	movs	r3, #16
 8004e86:	77fb      	strb	r3, [r7, #31]
 8004e88:	e0c0      	b.n	800500c <UART_SetConfig+0x348>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a44      	ldr	r2, [pc, #272]	@ (8004fa0 <UART_SetConfig+0x2dc>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d125      	bne.n	8004ee0 <UART_SetConfig+0x21c>
 8004e94:	4b3e      	ldr	r3, [pc, #248]	@ (8004f90 <UART_SetConfig+0x2cc>)
 8004e96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e9e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ea2:	d017      	beq.n	8004ed4 <UART_SetConfig+0x210>
 8004ea4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ea8:	d817      	bhi.n	8004eda <UART_SetConfig+0x216>
 8004eaa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eae:	d00b      	beq.n	8004ec8 <UART_SetConfig+0x204>
 8004eb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eb4:	d811      	bhi.n	8004eda <UART_SetConfig+0x216>
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d003      	beq.n	8004ec2 <UART_SetConfig+0x1fe>
 8004eba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ebe:	d006      	beq.n	8004ece <UART_SetConfig+0x20a>
 8004ec0:	e00b      	b.n	8004eda <UART_SetConfig+0x216>
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	77fb      	strb	r3, [r7, #31]
 8004ec6:	e0a1      	b.n	800500c <UART_SetConfig+0x348>
 8004ec8:	2302      	movs	r3, #2
 8004eca:	77fb      	strb	r3, [r7, #31]
 8004ecc:	e09e      	b.n	800500c <UART_SetConfig+0x348>
 8004ece:	2304      	movs	r3, #4
 8004ed0:	77fb      	strb	r3, [r7, #31]
 8004ed2:	e09b      	b.n	800500c <UART_SetConfig+0x348>
 8004ed4:	2308      	movs	r3, #8
 8004ed6:	77fb      	strb	r3, [r7, #31]
 8004ed8:	e098      	b.n	800500c <UART_SetConfig+0x348>
 8004eda:	2310      	movs	r3, #16
 8004edc:	77fb      	strb	r3, [r7, #31]
 8004ede:	e095      	b.n	800500c <UART_SetConfig+0x348>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a2f      	ldr	r2, [pc, #188]	@ (8004fa4 <UART_SetConfig+0x2e0>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d125      	bne.n	8004f36 <UART_SetConfig+0x272>
 8004eea:	4b29      	ldr	r3, [pc, #164]	@ (8004f90 <UART_SetConfig+0x2cc>)
 8004eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ef0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004ef4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ef8:	d017      	beq.n	8004f2a <UART_SetConfig+0x266>
 8004efa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004efe:	d817      	bhi.n	8004f30 <UART_SetConfig+0x26c>
 8004f00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f04:	d00b      	beq.n	8004f1e <UART_SetConfig+0x25a>
 8004f06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f0a:	d811      	bhi.n	8004f30 <UART_SetConfig+0x26c>
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d003      	beq.n	8004f18 <UART_SetConfig+0x254>
 8004f10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f14:	d006      	beq.n	8004f24 <UART_SetConfig+0x260>
 8004f16:	e00b      	b.n	8004f30 <UART_SetConfig+0x26c>
 8004f18:	2301      	movs	r3, #1
 8004f1a:	77fb      	strb	r3, [r7, #31]
 8004f1c:	e076      	b.n	800500c <UART_SetConfig+0x348>
 8004f1e:	2302      	movs	r3, #2
 8004f20:	77fb      	strb	r3, [r7, #31]
 8004f22:	e073      	b.n	800500c <UART_SetConfig+0x348>
 8004f24:	2304      	movs	r3, #4
 8004f26:	77fb      	strb	r3, [r7, #31]
 8004f28:	e070      	b.n	800500c <UART_SetConfig+0x348>
 8004f2a:	2308      	movs	r3, #8
 8004f2c:	77fb      	strb	r3, [r7, #31]
 8004f2e:	e06d      	b.n	800500c <UART_SetConfig+0x348>
 8004f30:	2310      	movs	r3, #16
 8004f32:	77fb      	strb	r3, [r7, #31]
 8004f34:	e06a      	b.n	800500c <UART_SetConfig+0x348>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a1b      	ldr	r2, [pc, #108]	@ (8004fa8 <UART_SetConfig+0x2e4>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d138      	bne.n	8004fb2 <UART_SetConfig+0x2ee>
 8004f40:	4b13      	ldr	r3, [pc, #76]	@ (8004f90 <UART_SetConfig+0x2cc>)
 8004f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f46:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004f4a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f4e:	d017      	beq.n	8004f80 <UART_SetConfig+0x2bc>
 8004f50:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f54:	d82a      	bhi.n	8004fac <UART_SetConfig+0x2e8>
 8004f56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f5a:	d00b      	beq.n	8004f74 <UART_SetConfig+0x2b0>
 8004f5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f60:	d824      	bhi.n	8004fac <UART_SetConfig+0x2e8>
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d003      	beq.n	8004f6e <UART_SetConfig+0x2aa>
 8004f66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f6a:	d006      	beq.n	8004f7a <UART_SetConfig+0x2b6>
 8004f6c:	e01e      	b.n	8004fac <UART_SetConfig+0x2e8>
 8004f6e:	2300      	movs	r3, #0
 8004f70:	77fb      	strb	r3, [r7, #31]
 8004f72:	e04b      	b.n	800500c <UART_SetConfig+0x348>
 8004f74:	2302      	movs	r3, #2
 8004f76:	77fb      	strb	r3, [r7, #31]
 8004f78:	e048      	b.n	800500c <UART_SetConfig+0x348>
 8004f7a:	2304      	movs	r3, #4
 8004f7c:	77fb      	strb	r3, [r7, #31]
 8004f7e:	e045      	b.n	800500c <UART_SetConfig+0x348>
 8004f80:	2308      	movs	r3, #8
 8004f82:	77fb      	strb	r3, [r7, #31]
 8004f84:	e042      	b.n	800500c <UART_SetConfig+0x348>
 8004f86:	bf00      	nop
 8004f88:	efff69f3 	.word	0xefff69f3
 8004f8c:	40011000 	.word	0x40011000
 8004f90:	40023800 	.word	0x40023800
 8004f94:	40004400 	.word	0x40004400
 8004f98:	40004800 	.word	0x40004800
 8004f9c:	40004c00 	.word	0x40004c00
 8004fa0:	40005000 	.word	0x40005000
 8004fa4:	40011400 	.word	0x40011400
 8004fa8:	40007800 	.word	0x40007800
 8004fac:	2310      	movs	r3, #16
 8004fae:	77fb      	strb	r3, [r7, #31]
 8004fb0:	e02c      	b.n	800500c <UART_SetConfig+0x348>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a72      	ldr	r2, [pc, #456]	@ (8005180 <UART_SetConfig+0x4bc>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d125      	bne.n	8005008 <UART_SetConfig+0x344>
 8004fbc:	4b71      	ldr	r3, [pc, #452]	@ (8005184 <UART_SetConfig+0x4c0>)
 8004fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fc2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004fc6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004fca:	d017      	beq.n	8004ffc <UART_SetConfig+0x338>
 8004fcc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004fd0:	d817      	bhi.n	8005002 <UART_SetConfig+0x33e>
 8004fd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fd6:	d00b      	beq.n	8004ff0 <UART_SetConfig+0x32c>
 8004fd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fdc:	d811      	bhi.n	8005002 <UART_SetConfig+0x33e>
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d003      	beq.n	8004fea <UART_SetConfig+0x326>
 8004fe2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004fe6:	d006      	beq.n	8004ff6 <UART_SetConfig+0x332>
 8004fe8:	e00b      	b.n	8005002 <UART_SetConfig+0x33e>
 8004fea:	2300      	movs	r3, #0
 8004fec:	77fb      	strb	r3, [r7, #31]
 8004fee:	e00d      	b.n	800500c <UART_SetConfig+0x348>
 8004ff0:	2302      	movs	r3, #2
 8004ff2:	77fb      	strb	r3, [r7, #31]
 8004ff4:	e00a      	b.n	800500c <UART_SetConfig+0x348>
 8004ff6:	2304      	movs	r3, #4
 8004ff8:	77fb      	strb	r3, [r7, #31]
 8004ffa:	e007      	b.n	800500c <UART_SetConfig+0x348>
 8004ffc:	2308      	movs	r3, #8
 8004ffe:	77fb      	strb	r3, [r7, #31]
 8005000:	e004      	b.n	800500c <UART_SetConfig+0x348>
 8005002:	2310      	movs	r3, #16
 8005004:	77fb      	strb	r3, [r7, #31]
 8005006:	e001      	b.n	800500c <UART_SetConfig+0x348>
 8005008:	2310      	movs	r3, #16
 800500a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	69db      	ldr	r3, [r3, #28]
 8005010:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005014:	d15b      	bne.n	80050ce <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8005016:	7ffb      	ldrb	r3, [r7, #31]
 8005018:	2b08      	cmp	r3, #8
 800501a:	d828      	bhi.n	800506e <UART_SetConfig+0x3aa>
 800501c:	a201      	add	r2, pc, #4	@ (adr r2, 8005024 <UART_SetConfig+0x360>)
 800501e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005022:	bf00      	nop
 8005024:	08005049 	.word	0x08005049
 8005028:	08005051 	.word	0x08005051
 800502c:	08005059 	.word	0x08005059
 8005030:	0800506f 	.word	0x0800506f
 8005034:	0800505f 	.word	0x0800505f
 8005038:	0800506f 	.word	0x0800506f
 800503c:	0800506f 	.word	0x0800506f
 8005040:	0800506f 	.word	0x0800506f
 8005044:	08005067 	.word	0x08005067
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005048:	f7fd ff58 	bl	8002efc <HAL_RCC_GetPCLK1Freq>
 800504c:	61b8      	str	r0, [r7, #24]
        break;
 800504e:	e013      	b.n	8005078 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005050:	f7fd ff68 	bl	8002f24 <HAL_RCC_GetPCLK2Freq>
 8005054:	61b8      	str	r0, [r7, #24]
        break;
 8005056:	e00f      	b.n	8005078 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005058:	4b4b      	ldr	r3, [pc, #300]	@ (8005188 <UART_SetConfig+0x4c4>)
 800505a:	61bb      	str	r3, [r7, #24]
        break;
 800505c:	e00c      	b.n	8005078 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800505e:	f7fd fe3d 	bl	8002cdc <HAL_RCC_GetSysClockFreq>
 8005062:	61b8      	str	r0, [r7, #24]
        break;
 8005064:	e008      	b.n	8005078 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005066:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800506a:	61bb      	str	r3, [r7, #24]
        break;
 800506c:	e004      	b.n	8005078 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800506e:	2300      	movs	r3, #0
 8005070:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	77bb      	strb	r3, [r7, #30]
        break;
 8005076:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005078:	69bb      	ldr	r3, [r7, #24]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d074      	beq.n	8005168 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	005a      	lsls	r2, r3, #1
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	085b      	lsrs	r3, r3, #1
 8005088:	441a      	add	r2, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005092:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	2b0f      	cmp	r3, #15
 8005098:	d916      	bls.n	80050c8 <UART_SetConfig+0x404>
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050a0:	d212      	bcs.n	80050c8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	f023 030f 	bic.w	r3, r3, #15
 80050aa:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80050ac:	693b      	ldr	r3, [r7, #16]
 80050ae:	085b      	lsrs	r3, r3, #1
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	f003 0307 	and.w	r3, r3, #7
 80050b6:	b29a      	uxth	r2, r3
 80050b8:	89fb      	ldrh	r3, [r7, #14]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	89fa      	ldrh	r2, [r7, #14]
 80050c4:	60da      	str	r2, [r3, #12]
 80050c6:	e04f      	b.n	8005168 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	77bb      	strb	r3, [r7, #30]
 80050cc:	e04c      	b.n	8005168 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80050ce:	7ffb      	ldrb	r3, [r7, #31]
 80050d0:	2b08      	cmp	r3, #8
 80050d2:	d828      	bhi.n	8005126 <UART_SetConfig+0x462>
 80050d4:	a201      	add	r2, pc, #4	@ (adr r2, 80050dc <UART_SetConfig+0x418>)
 80050d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050da:	bf00      	nop
 80050dc:	08005101 	.word	0x08005101
 80050e0:	08005109 	.word	0x08005109
 80050e4:	08005111 	.word	0x08005111
 80050e8:	08005127 	.word	0x08005127
 80050ec:	08005117 	.word	0x08005117
 80050f0:	08005127 	.word	0x08005127
 80050f4:	08005127 	.word	0x08005127
 80050f8:	08005127 	.word	0x08005127
 80050fc:	0800511f 	.word	0x0800511f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005100:	f7fd fefc 	bl	8002efc <HAL_RCC_GetPCLK1Freq>
 8005104:	61b8      	str	r0, [r7, #24]
        break;
 8005106:	e013      	b.n	8005130 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005108:	f7fd ff0c 	bl	8002f24 <HAL_RCC_GetPCLK2Freq>
 800510c:	61b8      	str	r0, [r7, #24]
        break;
 800510e:	e00f      	b.n	8005130 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005110:	4b1d      	ldr	r3, [pc, #116]	@ (8005188 <UART_SetConfig+0x4c4>)
 8005112:	61bb      	str	r3, [r7, #24]
        break;
 8005114:	e00c      	b.n	8005130 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005116:	f7fd fde1 	bl	8002cdc <HAL_RCC_GetSysClockFreq>
 800511a:	61b8      	str	r0, [r7, #24]
        break;
 800511c:	e008      	b.n	8005130 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800511e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005122:	61bb      	str	r3, [r7, #24]
        break;
 8005124:	e004      	b.n	8005130 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8005126:	2300      	movs	r3, #0
 8005128:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800512a:	2301      	movs	r3, #1
 800512c:	77bb      	strb	r3, [r7, #30]
        break;
 800512e:	bf00      	nop
    }

    if (pclk != 0U)
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d018      	beq.n	8005168 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	085a      	lsrs	r2, r3, #1
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	441a      	add	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	fbb2 f3f3 	udiv	r3, r2, r3
 8005148:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	2b0f      	cmp	r3, #15
 800514e:	d909      	bls.n	8005164 <UART_SetConfig+0x4a0>
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005156:	d205      	bcs.n	8005164 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	b29a      	uxth	r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	60da      	str	r2, [r3, #12]
 8005162:	e001      	b.n	8005168 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2200      	movs	r2, #0
 800516c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005174:	7fbb      	ldrb	r3, [r7, #30]
}
 8005176:	4618      	mov	r0, r3
 8005178:	3720      	adds	r7, #32
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	40007c00 	.word	0x40007c00
 8005184:	40023800 	.word	0x40023800
 8005188:	00f42400 	.word	0x00f42400

0800518c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800518c:	b480      	push	{r7}
 800518e:	b083      	sub	sp, #12
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005198:	f003 0308 	and.w	r3, r3, #8
 800519c:	2b00      	cmp	r3, #0
 800519e:	d00a      	beq.n	80051b6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	430a      	orrs	r2, r1
 80051b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ba:	f003 0301 	and.w	r3, r3, #1
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d00a      	beq.n	80051d8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	430a      	orrs	r2, r1
 80051d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051dc:	f003 0302 	and.w	r3, r3, #2
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d00a      	beq.n	80051fa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	430a      	orrs	r2, r1
 80051f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fe:	f003 0304 	and.w	r3, r3, #4
 8005202:	2b00      	cmp	r3, #0
 8005204:	d00a      	beq.n	800521c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	430a      	orrs	r2, r1
 800521a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005220:	f003 0310 	and.w	r3, r3, #16
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00a      	beq.n	800523e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	430a      	orrs	r2, r1
 800523c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005242:	f003 0320 	and.w	r3, r3, #32
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00a      	beq.n	8005260 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	430a      	orrs	r2, r1
 800525e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005268:	2b00      	cmp	r3, #0
 800526a:	d01a      	beq.n	80052a2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	430a      	orrs	r2, r1
 8005280:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800528a:	d10a      	bne.n	80052a2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	430a      	orrs	r2, r1
 80052a0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d00a      	beq.n	80052c4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	430a      	orrs	r2, r1
 80052c2:	605a      	str	r2, [r3, #4]
  }
}
 80052c4:	bf00      	nop
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr

080052d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b098      	sub	sp, #96	@ 0x60
 80052d4:	af02      	add	r7, sp, #8
 80052d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80052e0:	f7fc fdc8 	bl	8001e74 <HAL_GetTick>
 80052e4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 0308 	and.w	r3, r3, #8
 80052f0:	2b08      	cmp	r3, #8
 80052f2:	d12e      	bne.n	8005352 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80052f8:	9300      	str	r3, [sp, #0]
 80052fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052fc:	2200      	movs	r2, #0
 80052fe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 f88c 	bl	8005420 <UART_WaitOnFlagUntilTimeout>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d021      	beq.n	8005352 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005316:	e853 3f00 	ldrex	r3, [r3]
 800531a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800531c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800531e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005322:	653b      	str	r3, [r7, #80]	@ 0x50
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	461a      	mov	r2, r3
 800532a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800532c:	647b      	str	r3, [r7, #68]	@ 0x44
 800532e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005330:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005332:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005334:	e841 2300 	strex	r3, r2, [r1]
 8005338:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800533a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800533c:	2b00      	cmp	r3, #0
 800533e:	d1e6      	bne.n	800530e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2220      	movs	r2, #32
 8005344:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e062      	b.n	8005418 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 0304 	and.w	r3, r3, #4
 800535c:	2b04      	cmp	r3, #4
 800535e:	d149      	bne.n	80053f4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005360:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005364:	9300      	str	r3, [sp, #0]
 8005366:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005368:	2200      	movs	r2, #0
 800536a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 f856 	bl	8005420 <UART_WaitOnFlagUntilTimeout>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d03c      	beq.n	80053f4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005382:	e853 3f00 	ldrex	r3, [r3]
 8005386:	623b      	str	r3, [r7, #32]
   return(result);
 8005388:	6a3b      	ldr	r3, [r7, #32]
 800538a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800538e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	461a      	mov	r2, r3
 8005396:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005398:	633b      	str	r3, [r7, #48]	@ 0x30
 800539a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800539c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800539e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053a0:	e841 2300 	strex	r3, r2, [r1]
 80053a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80053a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d1e6      	bne.n	800537a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	3308      	adds	r3, #8
 80053b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	e853 3f00 	ldrex	r3, [r3]
 80053ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	f023 0301 	bic.w	r3, r3, #1
 80053c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	3308      	adds	r3, #8
 80053ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053cc:	61fa      	str	r2, [r7, #28]
 80053ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d0:	69b9      	ldr	r1, [r7, #24]
 80053d2:	69fa      	ldr	r2, [r7, #28]
 80053d4:	e841 2300 	strex	r3, r2, [r1]
 80053d8:	617b      	str	r3, [r7, #20]
   return(result);
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d1e5      	bne.n	80053ac <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2220      	movs	r2, #32
 80053e4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2200      	movs	r2, #0
 80053ec:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	e011      	b.n	8005418 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2220      	movs	r2, #32
 80053f8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2220      	movs	r2, #32
 80053fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2200      	movs	r2, #0
 8005406:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005416:	2300      	movs	r3, #0
}
 8005418:	4618      	mov	r0, r3
 800541a:	3758      	adds	r7, #88	@ 0x58
 800541c:	46bd      	mov	sp, r7
 800541e:	bd80      	pop	{r7, pc}

08005420 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	60b9      	str	r1, [r7, #8]
 800542a:	603b      	str	r3, [r7, #0]
 800542c:	4613      	mov	r3, r2
 800542e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005430:	e04f      	b.n	80054d2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005438:	d04b      	beq.n	80054d2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800543a:	f7fc fd1b 	bl	8001e74 <HAL_GetTick>
 800543e:	4602      	mov	r2, r0
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	1ad3      	subs	r3, r2, r3
 8005444:	69ba      	ldr	r2, [r7, #24]
 8005446:	429a      	cmp	r2, r3
 8005448:	d302      	bcc.n	8005450 <UART_WaitOnFlagUntilTimeout+0x30>
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d101      	bne.n	8005454 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005450:	2303      	movs	r3, #3
 8005452:	e04e      	b.n	80054f2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f003 0304 	and.w	r3, r3, #4
 800545e:	2b00      	cmp	r3, #0
 8005460:	d037      	beq.n	80054d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	2b80      	cmp	r3, #128	@ 0x80
 8005466:	d034      	beq.n	80054d2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	2b40      	cmp	r3, #64	@ 0x40
 800546c:	d031      	beq.n	80054d2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	69db      	ldr	r3, [r3, #28]
 8005474:	f003 0308 	and.w	r3, r3, #8
 8005478:	2b08      	cmp	r3, #8
 800547a:	d110      	bne.n	800549e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2208      	movs	r2, #8
 8005482:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005484:	68f8      	ldr	r0, [r7, #12]
 8005486:	f000 f838 	bl	80054fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2208      	movs	r2, #8
 800548e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	e029      	b.n	80054f2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	69db      	ldr	r3, [r3, #28]
 80054a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054ac:	d111      	bne.n	80054d2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80054b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f000 f81e 	bl	80054fa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2220      	movs	r2, #32
 80054c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2200      	movs	r2, #0
 80054ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80054ce:	2303      	movs	r3, #3
 80054d0:	e00f      	b.n	80054f2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	69da      	ldr	r2, [r3, #28]
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	4013      	ands	r3, r2
 80054dc:	68ba      	ldr	r2, [r7, #8]
 80054de:	429a      	cmp	r2, r3
 80054e0:	bf0c      	ite	eq
 80054e2:	2301      	moveq	r3, #1
 80054e4:	2300      	movne	r3, #0
 80054e6:	b2db      	uxtb	r3, r3
 80054e8:	461a      	mov	r2, r3
 80054ea:	79fb      	ldrb	r3, [r7, #7]
 80054ec:	429a      	cmp	r2, r3
 80054ee:	d0a0      	beq.n	8005432 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80054f0:	2300      	movs	r3, #0
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3710      	adds	r7, #16
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}

080054fa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054fa:	b480      	push	{r7}
 80054fc:	b095      	sub	sp, #84	@ 0x54
 80054fe:	af00      	add	r7, sp, #0
 8005500:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005508:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800550a:	e853 3f00 	ldrex	r3, [r3]
 800550e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005512:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005516:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	461a      	mov	r2, r3
 800551e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005520:	643b      	str	r3, [r7, #64]	@ 0x40
 8005522:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005524:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005526:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005528:	e841 2300 	strex	r3, r2, [r1]
 800552c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800552e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005530:	2b00      	cmp	r3, #0
 8005532:	d1e6      	bne.n	8005502 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	3308      	adds	r3, #8
 800553a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800553c:	6a3b      	ldr	r3, [r7, #32]
 800553e:	e853 3f00 	ldrex	r3, [r3]
 8005542:	61fb      	str	r3, [r7, #28]
   return(result);
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	f023 0301 	bic.w	r3, r3, #1
 800554a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	3308      	adds	r3, #8
 8005552:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005554:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005556:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005558:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800555a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800555c:	e841 2300 	strex	r3, r2, [r1]
 8005560:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005564:	2b00      	cmp	r3, #0
 8005566:	d1e5      	bne.n	8005534 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800556c:	2b01      	cmp	r3, #1
 800556e:	d118      	bne.n	80055a2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	e853 3f00 	ldrex	r3, [r3]
 800557c:	60bb      	str	r3, [r7, #8]
   return(result);
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	f023 0310 	bic.w	r3, r3, #16
 8005584:	647b      	str	r3, [r7, #68]	@ 0x44
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	461a      	mov	r2, r3
 800558c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800558e:	61bb      	str	r3, [r7, #24]
 8005590:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005592:	6979      	ldr	r1, [r7, #20]
 8005594:	69ba      	ldr	r2, [r7, #24]
 8005596:	e841 2300 	strex	r3, r2, [r1]
 800559a:	613b      	str	r3, [r7, #16]
   return(result);
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d1e6      	bne.n	8005570 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2220      	movs	r2, #32
 80055a6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2200      	movs	r2, #0
 80055ae:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2200      	movs	r2, #0
 80055b4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80055b6:	bf00      	nop
 80055b8:	3754      	adds	r7, #84	@ 0x54
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr

080055c2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80055c2:	b580      	push	{r7, lr}
 80055c4:	b084      	sub	sp, #16
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80055d8:	68f8      	ldr	r0, [r7, #12]
 80055da:	f7ff fb53 	bl	8004c84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055de:	bf00      	nop
 80055e0:	3710      	adds	r7, #16
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b088      	sub	sp, #32
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	e853 3f00 	ldrex	r3, [r3]
 80055fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005602:	61fb      	str	r3, [r7, #28]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	461a      	mov	r2, r3
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	61bb      	str	r3, [r7, #24]
 800560e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005610:	6979      	ldr	r1, [r7, #20]
 8005612:	69ba      	ldr	r2, [r7, #24]
 8005614:	e841 2300 	strex	r3, r2, [r1]
 8005618:	613b      	str	r3, [r7, #16]
   return(result);
 800561a:	693b      	ldr	r3, [r7, #16]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1e6      	bne.n	80055ee <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2220      	movs	r2, #32
 8005624:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2200      	movs	r2, #0
 800562a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800562c:	6878      	ldr	r0, [r7, #4]
 800562e:	f7ff fb1f 	bl	8004c70 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005632:	bf00      	nop
 8005634:	3720      	adds	r7, #32
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}
	...

0800563c <_strtol_l.isra.0>:
 800563c:	2b24      	cmp	r3, #36	@ 0x24
 800563e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005642:	4686      	mov	lr, r0
 8005644:	4690      	mov	r8, r2
 8005646:	d801      	bhi.n	800564c <_strtol_l.isra.0+0x10>
 8005648:	2b01      	cmp	r3, #1
 800564a:	d106      	bne.n	800565a <_strtol_l.isra.0+0x1e>
 800564c:	f000 f8b8 	bl	80057c0 <__errno>
 8005650:	2316      	movs	r3, #22
 8005652:	6003      	str	r3, [r0, #0]
 8005654:	2000      	movs	r0, #0
 8005656:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800565a:	4834      	ldr	r0, [pc, #208]	@ (800572c <_strtol_l.isra.0+0xf0>)
 800565c:	460d      	mov	r5, r1
 800565e:	462a      	mov	r2, r5
 8005660:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005664:	5d06      	ldrb	r6, [r0, r4]
 8005666:	f016 0608 	ands.w	r6, r6, #8
 800566a:	d1f8      	bne.n	800565e <_strtol_l.isra.0+0x22>
 800566c:	2c2d      	cmp	r4, #45	@ 0x2d
 800566e:	d110      	bne.n	8005692 <_strtol_l.isra.0+0x56>
 8005670:	782c      	ldrb	r4, [r5, #0]
 8005672:	2601      	movs	r6, #1
 8005674:	1c95      	adds	r5, r2, #2
 8005676:	f033 0210 	bics.w	r2, r3, #16
 800567a:	d115      	bne.n	80056a8 <_strtol_l.isra.0+0x6c>
 800567c:	2c30      	cmp	r4, #48	@ 0x30
 800567e:	d10d      	bne.n	800569c <_strtol_l.isra.0+0x60>
 8005680:	782a      	ldrb	r2, [r5, #0]
 8005682:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005686:	2a58      	cmp	r2, #88	@ 0x58
 8005688:	d108      	bne.n	800569c <_strtol_l.isra.0+0x60>
 800568a:	786c      	ldrb	r4, [r5, #1]
 800568c:	3502      	adds	r5, #2
 800568e:	2310      	movs	r3, #16
 8005690:	e00a      	b.n	80056a8 <_strtol_l.isra.0+0x6c>
 8005692:	2c2b      	cmp	r4, #43	@ 0x2b
 8005694:	bf04      	itt	eq
 8005696:	782c      	ldrbeq	r4, [r5, #0]
 8005698:	1c95      	addeq	r5, r2, #2
 800569a:	e7ec      	b.n	8005676 <_strtol_l.isra.0+0x3a>
 800569c:	2b00      	cmp	r3, #0
 800569e:	d1f6      	bne.n	800568e <_strtol_l.isra.0+0x52>
 80056a0:	2c30      	cmp	r4, #48	@ 0x30
 80056a2:	bf14      	ite	ne
 80056a4:	230a      	movne	r3, #10
 80056a6:	2308      	moveq	r3, #8
 80056a8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80056ac:	f10c 3cff 	add.w	ip, ip, #4294967295
 80056b0:	2200      	movs	r2, #0
 80056b2:	fbbc f9f3 	udiv	r9, ip, r3
 80056b6:	4610      	mov	r0, r2
 80056b8:	fb03 ca19 	mls	sl, r3, r9, ip
 80056bc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80056c0:	2f09      	cmp	r7, #9
 80056c2:	d80f      	bhi.n	80056e4 <_strtol_l.isra.0+0xa8>
 80056c4:	463c      	mov	r4, r7
 80056c6:	42a3      	cmp	r3, r4
 80056c8:	dd1b      	ble.n	8005702 <_strtol_l.isra.0+0xc6>
 80056ca:	1c57      	adds	r7, r2, #1
 80056cc:	d007      	beq.n	80056de <_strtol_l.isra.0+0xa2>
 80056ce:	4581      	cmp	r9, r0
 80056d0:	d314      	bcc.n	80056fc <_strtol_l.isra.0+0xc0>
 80056d2:	d101      	bne.n	80056d8 <_strtol_l.isra.0+0x9c>
 80056d4:	45a2      	cmp	sl, r4
 80056d6:	db11      	blt.n	80056fc <_strtol_l.isra.0+0xc0>
 80056d8:	fb00 4003 	mla	r0, r0, r3, r4
 80056dc:	2201      	movs	r2, #1
 80056de:	f815 4b01 	ldrb.w	r4, [r5], #1
 80056e2:	e7eb      	b.n	80056bc <_strtol_l.isra.0+0x80>
 80056e4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80056e8:	2f19      	cmp	r7, #25
 80056ea:	d801      	bhi.n	80056f0 <_strtol_l.isra.0+0xb4>
 80056ec:	3c37      	subs	r4, #55	@ 0x37
 80056ee:	e7ea      	b.n	80056c6 <_strtol_l.isra.0+0x8a>
 80056f0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80056f4:	2f19      	cmp	r7, #25
 80056f6:	d804      	bhi.n	8005702 <_strtol_l.isra.0+0xc6>
 80056f8:	3c57      	subs	r4, #87	@ 0x57
 80056fa:	e7e4      	b.n	80056c6 <_strtol_l.isra.0+0x8a>
 80056fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005700:	e7ed      	b.n	80056de <_strtol_l.isra.0+0xa2>
 8005702:	1c53      	adds	r3, r2, #1
 8005704:	d108      	bne.n	8005718 <_strtol_l.isra.0+0xdc>
 8005706:	2322      	movs	r3, #34	@ 0x22
 8005708:	f8ce 3000 	str.w	r3, [lr]
 800570c:	4660      	mov	r0, ip
 800570e:	f1b8 0f00 	cmp.w	r8, #0
 8005712:	d0a0      	beq.n	8005656 <_strtol_l.isra.0+0x1a>
 8005714:	1e69      	subs	r1, r5, #1
 8005716:	e006      	b.n	8005726 <_strtol_l.isra.0+0xea>
 8005718:	b106      	cbz	r6, 800571c <_strtol_l.isra.0+0xe0>
 800571a:	4240      	negs	r0, r0
 800571c:	f1b8 0f00 	cmp.w	r8, #0
 8005720:	d099      	beq.n	8005656 <_strtol_l.isra.0+0x1a>
 8005722:	2a00      	cmp	r2, #0
 8005724:	d1f6      	bne.n	8005714 <_strtol_l.isra.0+0xd8>
 8005726:	f8c8 1000 	str.w	r1, [r8]
 800572a:	e794      	b.n	8005656 <_strtol_l.isra.0+0x1a>
 800572c:	080063ed 	.word	0x080063ed

08005730 <strtol>:
 8005730:	4613      	mov	r3, r2
 8005732:	460a      	mov	r2, r1
 8005734:	4601      	mov	r1, r0
 8005736:	4802      	ldr	r0, [pc, #8]	@ (8005740 <strtol+0x10>)
 8005738:	6800      	ldr	r0, [r0, #0]
 800573a:	f7ff bf7f 	b.w	800563c <_strtol_l.isra.0>
 800573e:	bf00      	nop
 8005740:	2000000c 	.word	0x2000000c

08005744 <sniprintf>:
 8005744:	b40c      	push	{r2, r3}
 8005746:	b530      	push	{r4, r5, lr}
 8005748:	4b18      	ldr	r3, [pc, #96]	@ (80057ac <sniprintf+0x68>)
 800574a:	1e0c      	subs	r4, r1, #0
 800574c:	681d      	ldr	r5, [r3, #0]
 800574e:	b09d      	sub	sp, #116	@ 0x74
 8005750:	da08      	bge.n	8005764 <sniprintf+0x20>
 8005752:	238b      	movs	r3, #139	@ 0x8b
 8005754:	602b      	str	r3, [r5, #0]
 8005756:	f04f 30ff 	mov.w	r0, #4294967295
 800575a:	b01d      	add	sp, #116	@ 0x74
 800575c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005760:	b002      	add	sp, #8
 8005762:	4770      	bx	lr
 8005764:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005768:	f8ad 3014 	strh.w	r3, [sp, #20]
 800576c:	f04f 0300 	mov.w	r3, #0
 8005770:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005772:	bf14      	ite	ne
 8005774:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005778:	4623      	moveq	r3, r4
 800577a:	9304      	str	r3, [sp, #16]
 800577c:	9307      	str	r3, [sp, #28]
 800577e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005782:	9002      	str	r0, [sp, #8]
 8005784:	9006      	str	r0, [sp, #24]
 8005786:	f8ad 3016 	strh.w	r3, [sp, #22]
 800578a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800578c:	ab21      	add	r3, sp, #132	@ 0x84
 800578e:	a902      	add	r1, sp, #8
 8005790:	4628      	mov	r0, r5
 8005792:	9301      	str	r3, [sp, #4]
 8005794:	f000 f9a2 	bl	8005adc <_svfiprintf_r>
 8005798:	1c43      	adds	r3, r0, #1
 800579a:	bfbc      	itt	lt
 800579c:	238b      	movlt	r3, #139	@ 0x8b
 800579e:	602b      	strlt	r3, [r5, #0]
 80057a0:	2c00      	cmp	r4, #0
 80057a2:	d0da      	beq.n	800575a <sniprintf+0x16>
 80057a4:	9b02      	ldr	r3, [sp, #8]
 80057a6:	2200      	movs	r2, #0
 80057a8:	701a      	strb	r2, [r3, #0]
 80057aa:	e7d6      	b.n	800575a <sniprintf+0x16>
 80057ac:	2000000c 	.word	0x2000000c

080057b0 <memset>:
 80057b0:	4402      	add	r2, r0
 80057b2:	4603      	mov	r3, r0
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d100      	bne.n	80057ba <memset+0xa>
 80057b8:	4770      	bx	lr
 80057ba:	f803 1b01 	strb.w	r1, [r3], #1
 80057be:	e7f9      	b.n	80057b4 <memset+0x4>

080057c0 <__errno>:
 80057c0:	4b01      	ldr	r3, [pc, #4]	@ (80057c8 <__errno+0x8>)
 80057c2:	6818      	ldr	r0, [r3, #0]
 80057c4:	4770      	bx	lr
 80057c6:	bf00      	nop
 80057c8:	2000000c 	.word	0x2000000c

080057cc <__libc_init_array>:
 80057cc:	b570      	push	{r4, r5, r6, lr}
 80057ce:	4d0d      	ldr	r5, [pc, #52]	@ (8005804 <__libc_init_array+0x38>)
 80057d0:	4c0d      	ldr	r4, [pc, #52]	@ (8005808 <__libc_init_array+0x3c>)
 80057d2:	1b64      	subs	r4, r4, r5
 80057d4:	10a4      	asrs	r4, r4, #2
 80057d6:	2600      	movs	r6, #0
 80057d8:	42a6      	cmp	r6, r4
 80057da:	d109      	bne.n	80057f0 <__libc_init_array+0x24>
 80057dc:	4d0b      	ldr	r5, [pc, #44]	@ (800580c <__libc_init_array+0x40>)
 80057de:	4c0c      	ldr	r4, [pc, #48]	@ (8005810 <__libc_init_array+0x44>)
 80057e0:	f000 fc64 	bl	80060ac <_init>
 80057e4:	1b64      	subs	r4, r4, r5
 80057e6:	10a4      	asrs	r4, r4, #2
 80057e8:	2600      	movs	r6, #0
 80057ea:	42a6      	cmp	r6, r4
 80057ec:	d105      	bne.n	80057fa <__libc_init_array+0x2e>
 80057ee:	bd70      	pop	{r4, r5, r6, pc}
 80057f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80057f4:	4798      	blx	r3
 80057f6:	3601      	adds	r6, #1
 80057f8:	e7ee      	b.n	80057d8 <__libc_init_array+0xc>
 80057fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80057fe:	4798      	blx	r3
 8005800:	3601      	adds	r6, #1
 8005802:	e7f2      	b.n	80057ea <__libc_init_array+0x1e>
 8005804:	08006528 	.word	0x08006528
 8005808:	08006528 	.word	0x08006528
 800580c:	08006528 	.word	0x08006528
 8005810:	0800652c 	.word	0x0800652c

08005814 <__retarget_lock_acquire_recursive>:
 8005814:	4770      	bx	lr

08005816 <__retarget_lock_release_recursive>:
 8005816:	4770      	bx	lr

08005818 <memcpy>:
 8005818:	440a      	add	r2, r1
 800581a:	4291      	cmp	r1, r2
 800581c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005820:	d100      	bne.n	8005824 <memcpy+0xc>
 8005822:	4770      	bx	lr
 8005824:	b510      	push	{r4, lr}
 8005826:	f811 4b01 	ldrb.w	r4, [r1], #1
 800582a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800582e:	4291      	cmp	r1, r2
 8005830:	d1f9      	bne.n	8005826 <memcpy+0xe>
 8005832:	bd10      	pop	{r4, pc}

08005834 <_free_r>:
 8005834:	b538      	push	{r3, r4, r5, lr}
 8005836:	4605      	mov	r5, r0
 8005838:	2900      	cmp	r1, #0
 800583a:	d041      	beq.n	80058c0 <_free_r+0x8c>
 800583c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005840:	1f0c      	subs	r4, r1, #4
 8005842:	2b00      	cmp	r3, #0
 8005844:	bfb8      	it	lt
 8005846:	18e4      	addlt	r4, r4, r3
 8005848:	f000 f8e0 	bl	8005a0c <__malloc_lock>
 800584c:	4a1d      	ldr	r2, [pc, #116]	@ (80058c4 <_free_r+0x90>)
 800584e:	6813      	ldr	r3, [r2, #0]
 8005850:	b933      	cbnz	r3, 8005860 <_free_r+0x2c>
 8005852:	6063      	str	r3, [r4, #4]
 8005854:	6014      	str	r4, [r2, #0]
 8005856:	4628      	mov	r0, r5
 8005858:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800585c:	f000 b8dc 	b.w	8005a18 <__malloc_unlock>
 8005860:	42a3      	cmp	r3, r4
 8005862:	d908      	bls.n	8005876 <_free_r+0x42>
 8005864:	6820      	ldr	r0, [r4, #0]
 8005866:	1821      	adds	r1, r4, r0
 8005868:	428b      	cmp	r3, r1
 800586a:	bf01      	itttt	eq
 800586c:	6819      	ldreq	r1, [r3, #0]
 800586e:	685b      	ldreq	r3, [r3, #4]
 8005870:	1809      	addeq	r1, r1, r0
 8005872:	6021      	streq	r1, [r4, #0]
 8005874:	e7ed      	b.n	8005852 <_free_r+0x1e>
 8005876:	461a      	mov	r2, r3
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	b10b      	cbz	r3, 8005880 <_free_r+0x4c>
 800587c:	42a3      	cmp	r3, r4
 800587e:	d9fa      	bls.n	8005876 <_free_r+0x42>
 8005880:	6811      	ldr	r1, [r2, #0]
 8005882:	1850      	adds	r0, r2, r1
 8005884:	42a0      	cmp	r0, r4
 8005886:	d10b      	bne.n	80058a0 <_free_r+0x6c>
 8005888:	6820      	ldr	r0, [r4, #0]
 800588a:	4401      	add	r1, r0
 800588c:	1850      	adds	r0, r2, r1
 800588e:	4283      	cmp	r3, r0
 8005890:	6011      	str	r1, [r2, #0]
 8005892:	d1e0      	bne.n	8005856 <_free_r+0x22>
 8005894:	6818      	ldr	r0, [r3, #0]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	6053      	str	r3, [r2, #4]
 800589a:	4408      	add	r0, r1
 800589c:	6010      	str	r0, [r2, #0]
 800589e:	e7da      	b.n	8005856 <_free_r+0x22>
 80058a0:	d902      	bls.n	80058a8 <_free_r+0x74>
 80058a2:	230c      	movs	r3, #12
 80058a4:	602b      	str	r3, [r5, #0]
 80058a6:	e7d6      	b.n	8005856 <_free_r+0x22>
 80058a8:	6820      	ldr	r0, [r4, #0]
 80058aa:	1821      	adds	r1, r4, r0
 80058ac:	428b      	cmp	r3, r1
 80058ae:	bf04      	itt	eq
 80058b0:	6819      	ldreq	r1, [r3, #0]
 80058b2:	685b      	ldreq	r3, [r3, #4]
 80058b4:	6063      	str	r3, [r4, #4]
 80058b6:	bf04      	itt	eq
 80058b8:	1809      	addeq	r1, r1, r0
 80058ba:	6021      	streq	r1, [r4, #0]
 80058bc:	6054      	str	r4, [r2, #4]
 80058be:	e7ca      	b.n	8005856 <_free_r+0x22>
 80058c0:	bd38      	pop	{r3, r4, r5, pc}
 80058c2:	bf00      	nop
 80058c4:	200002b0 	.word	0x200002b0

080058c8 <sbrk_aligned>:
 80058c8:	b570      	push	{r4, r5, r6, lr}
 80058ca:	4e0f      	ldr	r6, [pc, #60]	@ (8005908 <sbrk_aligned+0x40>)
 80058cc:	460c      	mov	r4, r1
 80058ce:	6831      	ldr	r1, [r6, #0]
 80058d0:	4605      	mov	r5, r0
 80058d2:	b911      	cbnz	r1, 80058da <sbrk_aligned+0x12>
 80058d4:	f000 fba4 	bl	8006020 <_sbrk_r>
 80058d8:	6030      	str	r0, [r6, #0]
 80058da:	4621      	mov	r1, r4
 80058dc:	4628      	mov	r0, r5
 80058de:	f000 fb9f 	bl	8006020 <_sbrk_r>
 80058e2:	1c43      	adds	r3, r0, #1
 80058e4:	d103      	bne.n	80058ee <sbrk_aligned+0x26>
 80058e6:	f04f 34ff 	mov.w	r4, #4294967295
 80058ea:	4620      	mov	r0, r4
 80058ec:	bd70      	pop	{r4, r5, r6, pc}
 80058ee:	1cc4      	adds	r4, r0, #3
 80058f0:	f024 0403 	bic.w	r4, r4, #3
 80058f4:	42a0      	cmp	r0, r4
 80058f6:	d0f8      	beq.n	80058ea <sbrk_aligned+0x22>
 80058f8:	1a21      	subs	r1, r4, r0
 80058fa:	4628      	mov	r0, r5
 80058fc:	f000 fb90 	bl	8006020 <_sbrk_r>
 8005900:	3001      	adds	r0, #1
 8005902:	d1f2      	bne.n	80058ea <sbrk_aligned+0x22>
 8005904:	e7ef      	b.n	80058e6 <sbrk_aligned+0x1e>
 8005906:	bf00      	nop
 8005908:	200002ac 	.word	0x200002ac

0800590c <_malloc_r>:
 800590c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005910:	1ccd      	adds	r5, r1, #3
 8005912:	f025 0503 	bic.w	r5, r5, #3
 8005916:	3508      	adds	r5, #8
 8005918:	2d0c      	cmp	r5, #12
 800591a:	bf38      	it	cc
 800591c:	250c      	movcc	r5, #12
 800591e:	2d00      	cmp	r5, #0
 8005920:	4606      	mov	r6, r0
 8005922:	db01      	blt.n	8005928 <_malloc_r+0x1c>
 8005924:	42a9      	cmp	r1, r5
 8005926:	d904      	bls.n	8005932 <_malloc_r+0x26>
 8005928:	230c      	movs	r3, #12
 800592a:	6033      	str	r3, [r6, #0]
 800592c:	2000      	movs	r0, #0
 800592e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005932:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005a08 <_malloc_r+0xfc>
 8005936:	f000 f869 	bl	8005a0c <__malloc_lock>
 800593a:	f8d8 3000 	ldr.w	r3, [r8]
 800593e:	461c      	mov	r4, r3
 8005940:	bb44      	cbnz	r4, 8005994 <_malloc_r+0x88>
 8005942:	4629      	mov	r1, r5
 8005944:	4630      	mov	r0, r6
 8005946:	f7ff ffbf 	bl	80058c8 <sbrk_aligned>
 800594a:	1c43      	adds	r3, r0, #1
 800594c:	4604      	mov	r4, r0
 800594e:	d158      	bne.n	8005a02 <_malloc_r+0xf6>
 8005950:	f8d8 4000 	ldr.w	r4, [r8]
 8005954:	4627      	mov	r7, r4
 8005956:	2f00      	cmp	r7, #0
 8005958:	d143      	bne.n	80059e2 <_malloc_r+0xd6>
 800595a:	2c00      	cmp	r4, #0
 800595c:	d04b      	beq.n	80059f6 <_malloc_r+0xea>
 800595e:	6823      	ldr	r3, [r4, #0]
 8005960:	4639      	mov	r1, r7
 8005962:	4630      	mov	r0, r6
 8005964:	eb04 0903 	add.w	r9, r4, r3
 8005968:	f000 fb5a 	bl	8006020 <_sbrk_r>
 800596c:	4581      	cmp	r9, r0
 800596e:	d142      	bne.n	80059f6 <_malloc_r+0xea>
 8005970:	6821      	ldr	r1, [r4, #0]
 8005972:	1a6d      	subs	r5, r5, r1
 8005974:	4629      	mov	r1, r5
 8005976:	4630      	mov	r0, r6
 8005978:	f7ff ffa6 	bl	80058c8 <sbrk_aligned>
 800597c:	3001      	adds	r0, #1
 800597e:	d03a      	beq.n	80059f6 <_malloc_r+0xea>
 8005980:	6823      	ldr	r3, [r4, #0]
 8005982:	442b      	add	r3, r5
 8005984:	6023      	str	r3, [r4, #0]
 8005986:	f8d8 3000 	ldr.w	r3, [r8]
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	bb62      	cbnz	r2, 80059e8 <_malloc_r+0xdc>
 800598e:	f8c8 7000 	str.w	r7, [r8]
 8005992:	e00f      	b.n	80059b4 <_malloc_r+0xa8>
 8005994:	6822      	ldr	r2, [r4, #0]
 8005996:	1b52      	subs	r2, r2, r5
 8005998:	d420      	bmi.n	80059dc <_malloc_r+0xd0>
 800599a:	2a0b      	cmp	r2, #11
 800599c:	d917      	bls.n	80059ce <_malloc_r+0xc2>
 800599e:	1961      	adds	r1, r4, r5
 80059a0:	42a3      	cmp	r3, r4
 80059a2:	6025      	str	r5, [r4, #0]
 80059a4:	bf18      	it	ne
 80059a6:	6059      	strne	r1, [r3, #4]
 80059a8:	6863      	ldr	r3, [r4, #4]
 80059aa:	bf08      	it	eq
 80059ac:	f8c8 1000 	streq.w	r1, [r8]
 80059b0:	5162      	str	r2, [r4, r5]
 80059b2:	604b      	str	r3, [r1, #4]
 80059b4:	4630      	mov	r0, r6
 80059b6:	f000 f82f 	bl	8005a18 <__malloc_unlock>
 80059ba:	f104 000b 	add.w	r0, r4, #11
 80059be:	1d23      	adds	r3, r4, #4
 80059c0:	f020 0007 	bic.w	r0, r0, #7
 80059c4:	1ac2      	subs	r2, r0, r3
 80059c6:	bf1c      	itt	ne
 80059c8:	1a1b      	subne	r3, r3, r0
 80059ca:	50a3      	strne	r3, [r4, r2]
 80059cc:	e7af      	b.n	800592e <_malloc_r+0x22>
 80059ce:	6862      	ldr	r2, [r4, #4]
 80059d0:	42a3      	cmp	r3, r4
 80059d2:	bf0c      	ite	eq
 80059d4:	f8c8 2000 	streq.w	r2, [r8]
 80059d8:	605a      	strne	r2, [r3, #4]
 80059da:	e7eb      	b.n	80059b4 <_malloc_r+0xa8>
 80059dc:	4623      	mov	r3, r4
 80059de:	6864      	ldr	r4, [r4, #4]
 80059e0:	e7ae      	b.n	8005940 <_malloc_r+0x34>
 80059e2:	463c      	mov	r4, r7
 80059e4:	687f      	ldr	r7, [r7, #4]
 80059e6:	e7b6      	b.n	8005956 <_malloc_r+0x4a>
 80059e8:	461a      	mov	r2, r3
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	42a3      	cmp	r3, r4
 80059ee:	d1fb      	bne.n	80059e8 <_malloc_r+0xdc>
 80059f0:	2300      	movs	r3, #0
 80059f2:	6053      	str	r3, [r2, #4]
 80059f4:	e7de      	b.n	80059b4 <_malloc_r+0xa8>
 80059f6:	230c      	movs	r3, #12
 80059f8:	6033      	str	r3, [r6, #0]
 80059fa:	4630      	mov	r0, r6
 80059fc:	f000 f80c 	bl	8005a18 <__malloc_unlock>
 8005a00:	e794      	b.n	800592c <_malloc_r+0x20>
 8005a02:	6005      	str	r5, [r0, #0]
 8005a04:	e7d6      	b.n	80059b4 <_malloc_r+0xa8>
 8005a06:	bf00      	nop
 8005a08:	200002b0 	.word	0x200002b0

08005a0c <__malloc_lock>:
 8005a0c:	4801      	ldr	r0, [pc, #4]	@ (8005a14 <__malloc_lock+0x8>)
 8005a0e:	f7ff bf01 	b.w	8005814 <__retarget_lock_acquire_recursive>
 8005a12:	bf00      	nop
 8005a14:	200002a8 	.word	0x200002a8

08005a18 <__malloc_unlock>:
 8005a18:	4801      	ldr	r0, [pc, #4]	@ (8005a20 <__malloc_unlock+0x8>)
 8005a1a:	f7ff befc 	b.w	8005816 <__retarget_lock_release_recursive>
 8005a1e:	bf00      	nop
 8005a20:	200002a8 	.word	0x200002a8

08005a24 <__ssputs_r>:
 8005a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a28:	688e      	ldr	r6, [r1, #8]
 8005a2a:	461f      	mov	r7, r3
 8005a2c:	42be      	cmp	r6, r7
 8005a2e:	680b      	ldr	r3, [r1, #0]
 8005a30:	4682      	mov	sl, r0
 8005a32:	460c      	mov	r4, r1
 8005a34:	4690      	mov	r8, r2
 8005a36:	d82d      	bhi.n	8005a94 <__ssputs_r+0x70>
 8005a38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005a40:	d026      	beq.n	8005a90 <__ssputs_r+0x6c>
 8005a42:	6965      	ldr	r5, [r4, #20]
 8005a44:	6909      	ldr	r1, [r1, #16]
 8005a46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005a4a:	eba3 0901 	sub.w	r9, r3, r1
 8005a4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005a52:	1c7b      	adds	r3, r7, #1
 8005a54:	444b      	add	r3, r9
 8005a56:	106d      	asrs	r5, r5, #1
 8005a58:	429d      	cmp	r5, r3
 8005a5a:	bf38      	it	cc
 8005a5c:	461d      	movcc	r5, r3
 8005a5e:	0553      	lsls	r3, r2, #21
 8005a60:	d527      	bpl.n	8005ab2 <__ssputs_r+0x8e>
 8005a62:	4629      	mov	r1, r5
 8005a64:	f7ff ff52 	bl	800590c <_malloc_r>
 8005a68:	4606      	mov	r6, r0
 8005a6a:	b360      	cbz	r0, 8005ac6 <__ssputs_r+0xa2>
 8005a6c:	6921      	ldr	r1, [r4, #16]
 8005a6e:	464a      	mov	r2, r9
 8005a70:	f7ff fed2 	bl	8005818 <memcpy>
 8005a74:	89a3      	ldrh	r3, [r4, #12]
 8005a76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005a7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a7e:	81a3      	strh	r3, [r4, #12]
 8005a80:	6126      	str	r6, [r4, #16]
 8005a82:	6165      	str	r5, [r4, #20]
 8005a84:	444e      	add	r6, r9
 8005a86:	eba5 0509 	sub.w	r5, r5, r9
 8005a8a:	6026      	str	r6, [r4, #0]
 8005a8c:	60a5      	str	r5, [r4, #8]
 8005a8e:	463e      	mov	r6, r7
 8005a90:	42be      	cmp	r6, r7
 8005a92:	d900      	bls.n	8005a96 <__ssputs_r+0x72>
 8005a94:	463e      	mov	r6, r7
 8005a96:	6820      	ldr	r0, [r4, #0]
 8005a98:	4632      	mov	r2, r6
 8005a9a:	4641      	mov	r1, r8
 8005a9c:	f000 faa6 	bl	8005fec <memmove>
 8005aa0:	68a3      	ldr	r3, [r4, #8]
 8005aa2:	1b9b      	subs	r3, r3, r6
 8005aa4:	60a3      	str	r3, [r4, #8]
 8005aa6:	6823      	ldr	r3, [r4, #0]
 8005aa8:	4433      	add	r3, r6
 8005aaa:	6023      	str	r3, [r4, #0]
 8005aac:	2000      	movs	r0, #0
 8005aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ab2:	462a      	mov	r2, r5
 8005ab4:	f000 fac4 	bl	8006040 <_realloc_r>
 8005ab8:	4606      	mov	r6, r0
 8005aba:	2800      	cmp	r0, #0
 8005abc:	d1e0      	bne.n	8005a80 <__ssputs_r+0x5c>
 8005abe:	6921      	ldr	r1, [r4, #16]
 8005ac0:	4650      	mov	r0, sl
 8005ac2:	f7ff feb7 	bl	8005834 <_free_r>
 8005ac6:	230c      	movs	r3, #12
 8005ac8:	f8ca 3000 	str.w	r3, [sl]
 8005acc:	89a3      	ldrh	r3, [r4, #12]
 8005ace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ad2:	81a3      	strh	r3, [r4, #12]
 8005ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad8:	e7e9      	b.n	8005aae <__ssputs_r+0x8a>
	...

08005adc <_svfiprintf_r>:
 8005adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ae0:	4698      	mov	r8, r3
 8005ae2:	898b      	ldrh	r3, [r1, #12]
 8005ae4:	061b      	lsls	r3, r3, #24
 8005ae6:	b09d      	sub	sp, #116	@ 0x74
 8005ae8:	4607      	mov	r7, r0
 8005aea:	460d      	mov	r5, r1
 8005aec:	4614      	mov	r4, r2
 8005aee:	d510      	bpl.n	8005b12 <_svfiprintf_r+0x36>
 8005af0:	690b      	ldr	r3, [r1, #16]
 8005af2:	b973      	cbnz	r3, 8005b12 <_svfiprintf_r+0x36>
 8005af4:	2140      	movs	r1, #64	@ 0x40
 8005af6:	f7ff ff09 	bl	800590c <_malloc_r>
 8005afa:	6028      	str	r0, [r5, #0]
 8005afc:	6128      	str	r0, [r5, #16]
 8005afe:	b930      	cbnz	r0, 8005b0e <_svfiprintf_r+0x32>
 8005b00:	230c      	movs	r3, #12
 8005b02:	603b      	str	r3, [r7, #0]
 8005b04:	f04f 30ff 	mov.w	r0, #4294967295
 8005b08:	b01d      	add	sp, #116	@ 0x74
 8005b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b0e:	2340      	movs	r3, #64	@ 0x40
 8005b10:	616b      	str	r3, [r5, #20]
 8005b12:	2300      	movs	r3, #0
 8005b14:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b16:	2320      	movs	r3, #32
 8005b18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005b1c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005b20:	2330      	movs	r3, #48	@ 0x30
 8005b22:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005cc0 <_svfiprintf_r+0x1e4>
 8005b26:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005b2a:	f04f 0901 	mov.w	r9, #1
 8005b2e:	4623      	mov	r3, r4
 8005b30:	469a      	mov	sl, r3
 8005b32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005b36:	b10a      	cbz	r2, 8005b3c <_svfiprintf_r+0x60>
 8005b38:	2a25      	cmp	r2, #37	@ 0x25
 8005b3a:	d1f9      	bne.n	8005b30 <_svfiprintf_r+0x54>
 8005b3c:	ebba 0b04 	subs.w	fp, sl, r4
 8005b40:	d00b      	beq.n	8005b5a <_svfiprintf_r+0x7e>
 8005b42:	465b      	mov	r3, fp
 8005b44:	4622      	mov	r2, r4
 8005b46:	4629      	mov	r1, r5
 8005b48:	4638      	mov	r0, r7
 8005b4a:	f7ff ff6b 	bl	8005a24 <__ssputs_r>
 8005b4e:	3001      	adds	r0, #1
 8005b50:	f000 80a7 	beq.w	8005ca2 <_svfiprintf_r+0x1c6>
 8005b54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005b56:	445a      	add	r2, fp
 8005b58:	9209      	str	r2, [sp, #36]	@ 0x24
 8005b5a:	f89a 3000 	ldrb.w	r3, [sl]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	f000 809f 	beq.w	8005ca2 <_svfiprintf_r+0x1c6>
 8005b64:	2300      	movs	r3, #0
 8005b66:	f04f 32ff 	mov.w	r2, #4294967295
 8005b6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005b6e:	f10a 0a01 	add.w	sl, sl, #1
 8005b72:	9304      	str	r3, [sp, #16]
 8005b74:	9307      	str	r3, [sp, #28]
 8005b76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005b7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8005b7c:	4654      	mov	r4, sl
 8005b7e:	2205      	movs	r2, #5
 8005b80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b84:	484e      	ldr	r0, [pc, #312]	@ (8005cc0 <_svfiprintf_r+0x1e4>)
 8005b86:	f7fa fb63 	bl	8000250 <memchr>
 8005b8a:	9a04      	ldr	r2, [sp, #16]
 8005b8c:	b9d8      	cbnz	r0, 8005bc6 <_svfiprintf_r+0xea>
 8005b8e:	06d0      	lsls	r0, r2, #27
 8005b90:	bf44      	itt	mi
 8005b92:	2320      	movmi	r3, #32
 8005b94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b98:	0711      	lsls	r1, r2, #28
 8005b9a:	bf44      	itt	mi
 8005b9c:	232b      	movmi	r3, #43	@ 0x2b
 8005b9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ba2:	f89a 3000 	ldrb.w	r3, [sl]
 8005ba6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ba8:	d015      	beq.n	8005bd6 <_svfiprintf_r+0xfa>
 8005baa:	9a07      	ldr	r2, [sp, #28]
 8005bac:	4654      	mov	r4, sl
 8005bae:	2000      	movs	r0, #0
 8005bb0:	f04f 0c0a 	mov.w	ip, #10
 8005bb4:	4621      	mov	r1, r4
 8005bb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005bba:	3b30      	subs	r3, #48	@ 0x30
 8005bbc:	2b09      	cmp	r3, #9
 8005bbe:	d94b      	bls.n	8005c58 <_svfiprintf_r+0x17c>
 8005bc0:	b1b0      	cbz	r0, 8005bf0 <_svfiprintf_r+0x114>
 8005bc2:	9207      	str	r2, [sp, #28]
 8005bc4:	e014      	b.n	8005bf0 <_svfiprintf_r+0x114>
 8005bc6:	eba0 0308 	sub.w	r3, r0, r8
 8005bca:	fa09 f303 	lsl.w	r3, r9, r3
 8005bce:	4313      	orrs	r3, r2
 8005bd0:	9304      	str	r3, [sp, #16]
 8005bd2:	46a2      	mov	sl, r4
 8005bd4:	e7d2      	b.n	8005b7c <_svfiprintf_r+0xa0>
 8005bd6:	9b03      	ldr	r3, [sp, #12]
 8005bd8:	1d19      	adds	r1, r3, #4
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	9103      	str	r1, [sp, #12]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	bfbb      	ittet	lt
 8005be2:	425b      	neglt	r3, r3
 8005be4:	f042 0202 	orrlt.w	r2, r2, #2
 8005be8:	9307      	strge	r3, [sp, #28]
 8005bea:	9307      	strlt	r3, [sp, #28]
 8005bec:	bfb8      	it	lt
 8005bee:	9204      	strlt	r2, [sp, #16]
 8005bf0:	7823      	ldrb	r3, [r4, #0]
 8005bf2:	2b2e      	cmp	r3, #46	@ 0x2e
 8005bf4:	d10a      	bne.n	8005c0c <_svfiprintf_r+0x130>
 8005bf6:	7863      	ldrb	r3, [r4, #1]
 8005bf8:	2b2a      	cmp	r3, #42	@ 0x2a
 8005bfa:	d132      	bne.n	8005c62 <_svfiprintf_r+0x186>
 8005bfc:	9b03      	ldr	r3, [sp, #12]
 8005bfe:	1d1a      	adds	r2, r3, #4
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	9203      	str	r2, [sp, #12]
 8005c04:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c08:	3402      	adds	r4, #2
 8005c0a:	9305      	str	r3, [sp, #20]
 8005c0c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005cd0 <_svfiprintf_r+0x1f4>
 8005c10:	7821      	ldrb	r1, [r4, #0]
 8005c12:	2203      	movs	r2, #3
 8005c14:	4650      	mov	r0, sl
 8005c16:	f7fa fb1b 	bl	8000250 <memchr>
 8005c1a:	b138      	cbz	r0, 8005c2c <_svfiprintf_r+0x150>
 8005c1c:	9b04      	ldr	r3, [sp, #16]
 8005c1e:	eba0 000a 	sub.w	r0, r0, sl
 8005c22:	2240      	movs	r2, #64	@ 0x40
 8005c24:	4082      	lsls	r2, r0
 8005c26:	4313      	orrs	r3, r2
 8005c28:	3401      	adds	r4, #1
 8005c2a:	9304      	str	r3, [sp, #16]
 8005c2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c30:	4824      	ldr	r0, [pc, #144]	@ (8005cc4 <_svfiprintf_r+0x1e8>)
 8005c32:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005c36:	2206      	movs	r2, #6
 8005c38:	f7fa fb0a 	bl	8000250 <memchr>
 8005c3c:	2800      	cmp	r0, #0
 8005c3e:	d036      	beq.n	8005cae <_svfiprintf_r+0x1d2>
 8005c40:	4b21      	ldr	r3, [pc, #132]	@ (8005cc8 <_svfiprintf_r+0x1ec>)
 8005c42:	bb1b      	cbnz	r3, 8005c8c <_svfiprintf_r+0x1b0>
 8005c44:	9b03      	ldr	r3, [sp, #12]
 8005c46:	3307      	adds	r3, #7
 8005c48:	f023 0307 	bic.w	r3, r3, #7
 8005c4c:	3308      	adds	r3, #8
 8005c4e:	9303      	str	r3, [sp, #12]
 8005c50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c52:	4433      	add	r3, r6
 8005c54:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c56:	e76a      	b.n	8005b2e <_svfiprintf_r+0x52>
 8005c58:	fb0c 3202 	mla	r2, ip, r2, r3
 8005c5c:	460c      	mov	r4, r1
 8005c5e:	2001      	movs	r0, #1
 8005c60:	e7a8      	b.n	8005bb4 <_svfiprintf_r+0xd8>
 8005c62:	2300      	movs	r3, #0
 8005c64:	3401      	adds	r4, #1
 8005c66:	9305      	str	r3, [sp, #20]
 8005c68:	4619      	mov	r1, r3
 8005c6a:	f04f 0c0a 	mov.w	ip, #10
 8005c6e:	4620      	mov	r0, r4
 8005c70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005c74:	3a30      	subs	r2, #48	@ 0x30
 8005c76:	2a09      	cmp	r2, #9
 8005c78:	d903      	bls.n	8005c82 <_svfiprintf_r+0x1a6>
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d0c6      	beq.n	8005c0c <_svfiprintf_r+0x130>
 8005c7e:	9105      	str	r1, [sp, #20]
 8005c80:	e7c4      	b.n	8005c0c <_svfiprintf_r+0x130>
 8005c82:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c86:	4604      	mov	r4, r0
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e7f0      	b.n	8005c6e <_svfiprintf_r+0x192>
 8005c8c:	ab03      	add	r3, sp, #12
 8005c8e:	9300      	str	r3, [sp, #0]
 8005c90:	462a      	mov	r2, r5
 8005c92:	4b0e      	ldr	r3, [pc, #56]	@ (8005ccc <_svfiprintf_r+0x1f0>)
 8005c94:	a904      	add	r1, sp, #16
 8005c96:	4638      	mov	r0, r7
 8005c98:	f3af 8000 	nop.w
 8005c9c:	1c42      	adds	r2, r0, #1
 8005c9e:	4606      	mov	r6, r0
 8005ca0:	d1d6      	bne.n	8005c50 <_svfiprintf_r+0x174>
 8005ca2:	89ab      	ldrh	r3, [r5, #12]
 8005ca4:	065b      	lsls	r3, r3, #25
 8005ca6:	f53f af2d 	bmi.w	8005b04 <_svfiprintf_r+0x28>
 8005caa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005cac:	e72c      	b.n	8005b08 <_svfiprintf_r+0x2c>
 8005cae:	ab03      	add	r3, sp, #12
 8005cb0:	9300      	str	r3, [sp, #0]
 8005cb2:	462a      	mov	r2, r5
 8005cb4:	4b05      	ldr	r3, [pc, #20]	@ (8005ccc <_svfiprintf_r+0x1f0>)
 8005cb6:	a904      	add	r1, sp, #16
 8005cb8:	4638      	mov	r0, r7
 8005cba:	f000 f879 	bl	8005db0 <_printf_i>
 8005cbe:	e7ed      	b.n	8005c9c <_svfiprintf_r+0x1c0>
 8005cc0:	080064ed 	.word	0x080064ed
 8005cc4:	080064f7 	.word	0x080064f7
 8005cc8:	00000000 	.word	0x00000000
 8005ccc:	08005a25 	.word	0x08005a25
 8005cd0:	080064f3 	.word	0x080064f3

08005cd4 <_printf_common>:
 8005cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cd8:	4616      	mov	r6, r2
 8005cda:	4698      	mov	r8, r3
 8005cdc:	688a      	ldr	r2, [r1, #8]
 8005cde:	690b      	ldr	r3, [r1, #16]
 8005ce0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	bfb8      	it	lt
 8005ce8:	4613      	movlt	r3, r2
 8005cea:	6033      	str	r3, [r6, #0]
 8005cec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005cf0:	4607      	mov	r7, r0
 8005cf2:	460c      	mov	r4, r1
 8005cf4:	b10a      	cbz	r2, 8005cfa <_printf_common+0x26>
 8005cf6:	3301      	adds	r3, #1
 8005cf8:	6033      	str	r3, [r6, #0]
 8005cfa:	6823      	ldr	r3, [r4, #0]
 8005cfc:	0699      	lsls	r1, r3, #26
 8005cfe:	bf42      	ittt	mi
 8005d00:	6833      	ldrmi	r3, [r6, #0]
 8005d02:	3302      	addmi	r3, #2
 8005d04:	6033      	strmi	r3, [r6, #0]
 8005d06:	6825      	ldr	r5, [r4, #0]
 8005d08:	f015 0506 	ands.w	r5, r5, #6
 8005d0c:	d106      	bne.n	8005d1c <_printf_common+0x48>
 8005d0e:	f104 0a19 	add.w	sl, r4, #25
 8005d12:	68e3      	ldr	r3, [r4, #12]
 8005d14:	6832      	ldr	r2, [r6, #0]
 8005d16:	1a9b      	subs	r3, r3, r2
 8005d18:	42ab      	cmp	r3, r5
 8005d1a:	dc26      	bgt.n	8005d6a <_printf_common+0x96>
 8005d1c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005d20:	6822      	ldr	r2, [r4, #0]
 8005d22:	3b00      	subs	r3, #0
 8005d24:	bf18      	it	ne
 8005d26:	2301      	movne	r3, #1
 8005d28:	0692      	lsls	r2, r2, #26
 8005d2a:	d42b      	bmi.n	8005d84 <_printf_common+0xb0>
 8005d2c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d30:	4641      	mov	r1, r8
 8005d32:	4638      	mov	r0, r7
 8005d34:	47c8      	blx	r9
 8005d36:	3001      	adds	r0, #1
 8005d38:	d01e      	beq.n	8005d78 <_printf_common+0xa4>
 8005d3a:	6823      	ldr	r3, [r4, #0]
 8005d3c:	6922      	ldr	r2, [r4, #16]
 8005d3e:	f003 0306 	and.w	r3, r3, #6
 8005d42:	2b04      	cmp	r3, #4
 8005d44:	bf02      	ittt	eq
 8005d46:	68e5      	ldreq	r5, [r4, #12]
 8005d48:	6833      	ldreq	r3, [r6, #0]
 8005d4a:	1aed      	subeq	r5, r5, r3
 8005d4c:	68a3      	ldr	r3, [r4, #8]
 8005d4e:	bf0c      	ite	eq
 8005d50:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d54:	2500      	movne	r5, #0
 8005d56:	4293      	cmp	r3, r2
 8005d58:	bfc4      	itt	gt
 8005d5a:	1a9b      	subgt	r3, r3, r2
 8005d5c:	18ed      	addgt	r5, r5, r3
 8005d5e:	2600      	movs	r6, #0
 8005d60:	341a      	adds	r4, #26
 8005d62:	42b5      	cmp	r5, r6
 8005d64:	d11a      	bne.n	8005d9c <_printf_common+0xc8>
 8005d66:	2000      	movs	r0, #0
 8005d68:	e008      	b.n	8005d7c <_printf_common+0xa8>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	4652      	mov	r2, sl
 8005d6e:	4641      	mov	r1, r8
 8005d70:	4638      	mov	r0, r7
 8005d72:	47c8      	blx	r9
 8005d74:	3001      	adds	r0, #1
 8005d76:	d103      	bne.n	8005d80 <_printf_common+0xac>
 8005d78:	f04f 30ff 	mov.w	r0, #4294967295
 8005d7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d80:	3501      	adds	r5, #1
 8005d82:	e7c6      	b.n	8005d12 <_printf_common+0x3e>
 8005d84:	18e1      	adds	r1, r4, r3
 8005d86:	1c5a      	adds	r2, r3, #1
 8005d88:	2030      	movs	r0, #48	@ 0x30
 8005d8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005d8e:	4422      	add	r2, r4
 8005d90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005d94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005d98:	3302      	adds	r3, #2
 8005d9a:	e7c7      	b.n	8005d2c <_printf_common+0x58>
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	4622      	mov	r2, r4
 8005da0:	4641      	mov	r1, r8
 8005da2:	4638      	mov	r0, r7
 8005da4:	47c8      	blx	r9
 8005da6:	3001      	adds	r0, #1
 8005da8:	d0e6      	beq.n	8005d78 <_printf_common+0xa4>
 8005daa:	3601      	adds	r6, #1
 8005dac:	e7d9      	b.n	8005d62 <_printf_common+0x8e>
	...

08005db0 <_printf_i>:
 8005db0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005db4:	7e0f      	ldrb	r7, [r1, #24]
 8005db6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005db8:	2f78      	cmp	r7, #120	@ 0x78
 8005dba:	4691      	mov	r9, r2
 8005dbc:	4680      	mov	r8, r0
 8005dbe:	460c      	mov	r4, r1
 8005dc0:	469a      	mov	sl, r3
 8005dc2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005dc6:	d807      	bhi.n	8005dd8 <_printf_i+0x28>
 8005dc8:	2f62      	cmp	r7, #98	@ 0x62
 8005dca:	d80a      	bhi.n	8005de2 <_printf_i+0x32>
 8005dcc:	2f00      	cmp	r7, #0
 8005dce:	f000 80d1 	beq.w	8005f74 <_printf_i+0x1c4>
 8005dd2:	2f58      	cmp	r7, #88	@ 0x58
 8005dd4:	f000 80b8 	beq.w	8005f48 <_printf_i+0x198>
 8005dd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ddc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005de0:	e03a      	b.n	8005e58 <_printf_i+0xa8>
 8005de2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005de6:	2b15      	cmp	r3, #21
 8005de8:	d8f6      	bhi.n	8005dd8 <_printf_i+0x28>
 8005dea:	a101      	add	r1, pc, #4	@ (adr r1, 8005df0 <_printf_i+0x40>)
 8005dec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005df0:	08005e49 	.word	0x08005e49
 8005df4:	08005e5d 	.word	0x08005e5d
 8005df8:	08005dd9 	.word	0x08005dd9
 8005dfc:	08005dd9 	.word	0x08005dd9
 8005e00:	08005dd9 	.word	0x08005dd9
 8005e04:	08005dd9 	.word	0x08005dd9
 8005e08:	08005e5d 	.word	0x08005e5d
 8005e0c:	08005dd9 	.word	0x08005dd9
 8005e10:	08005dd9 	.word	0x08005dd9
 8005e14:	08005dd9 	.word	0x08005dd9
 8005e18:	08005dd9 	.word	0x08005dd9
 8005e1c:	08005f5b 	.word	0x08005f5b
 8005e20:	08005e87 	.word	0x08005e87
 8005e24:	08005f15 	.word	0x08005f15
 8005e28:	08005dd9 	.word	0x08005dd9
 8005e2c:	08005dd9 	.word	0x08005dd9
 8005e30:	08005f7d 	.word	0x08005f7d
 8005e34:	08005dd9 	.word	0x08005dd9
 8005e38:	08005e87 	.word	0x08005e87
 8005e3c:	08005dd9 	.word	0x08005dd9
 8005e40:	08005dd9 	.word	0x08005dd9
 8005e44:	08005f1d 	.word	0x08005f1d
 8005e48:	6833      	ldr	r3, [r6, #0]
 8005e4a:	1d1a      	adds	r2, r3, #4
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	6032      	str	r2, [r6, #0]
 8005e50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e09c      	b.n	8005f96 <_printf_i+0x1e6>
 8005e5c:	6833      	ldr	r3, [r6, #0]
 8005e5e:	6820      	ldr	r0, [r4, #0]
 8005e60:	1d19      	adds	r1, r3, #4
 8005e62:	6031      	str	r1, [r6, #0]
 8005e64:	0606      	lsls	r6, r0, #24
 8005e66:	d501      	bpl.n	8005e6c <_printf_i+0xbc>
 8005e68:	681d      	ldr	r5, [r3, #0]
 8005e6a:	e003      	b.n	8005e74 <_printf_i+0xc4>
 8005e6c:	0645      	lsls	r5, r0, #25
 8005e6e:	d5fb      	bpl.n	8005e68 <_printf_i+0xb8>
 8005e70:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005e74:	2d00      	cmp	r5, #0
 8005e76:	da03      	bge.n	8005e80 <_printf_i+0xd0>
 8005e78:	232d      	movs	r3, #45	@ 0x2d
 8005e7a:	426d      	negs	r5, r5
 8005e7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e80:	4858      	ldr	r0, [pc, #352]	@ (8005fe4 <_printf_i+0x234>)
 8005e82:	230a      	movs	r3, #10
 8005e84:	e011      	b.n	8005eaa <_printf_i+0xfa>
 8005e86:	6821      	ldr	r1, [r4, #0]
 8005e88:	6833      	ldr	r3, [r6, #0]
 8005e8a:	0608      	lsls	r0, r1, #24
 8005e8c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005e90:	d402      	bmi.n	8005e98 <_printf_i+0xe8>
 8005e92:	0649      	lsls	r1, r1, #25
 8005e94:	bf48      	it	mi
 8005e96:	b2ad      	uxthmi	r5, r5
 8005e98:	2f6f      	cmp	r7, #111	@ 0x6f
 8005e9a:	4852      	ldr	r0, [pc, #328]	@ (8005fe4 <_printf_i+0x234>)
 8005e9c:	6033      	str	r3, [r6, #0]
 8005e9e:	bf14      	ite	ne
 8005ea0:	230a      	movne	r3, #10
 8005ea2:	2308      	moveq	r3, #8
 8005ea4:	2100      	movs	r1, #0
 8005ea6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005eaa:	6866      	ldr	r6, [r4, #4]
 8005eac:	60a6      	str	r6, [r4, #8]
 8005eae:	2e00      	cmp	r6, #0
 8005eb0:	db05      	blt.n	8005ebe <_printf_i+0x10e>
 8005eb2:	6821      	ldr	r1, [r4, #0]
 8005eb4:	432e      	orrs	r6, r5
 8005eb6:	f021 0104 	bic.w	r1, r1, #4
 8005eba:	6021      	str	r1, [r4, #0]
 8005ebc:	d04b      	beq.n	8005f56 <_printf_i+0x1a6>
 8005ebe:	4616      	mov	r6, r2
 8005ec0:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ec4:	fb03 5711 	mls	r7, r3, r1, r5
 8005ec8:	5dc7      	ldrb	r7, [r0, r7]
 8005eca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005ece:	462f      	mov	r7, r5
 8005ed0:	42bb      	cmp	r3, r7
 8005ed2:	460d      	mov	r5, r1
 8005ed4:	d9f4      	bls.n	8005ec0 <_printf_i+0x110>
 8005ed6:	2b08      	cmp	r3, #8
 8005ed8:	d10b      	bne.n	8005ef2 <_printf_i+0x142>
 8005eda:	6823      	ldr	r3, [r4, #0]
 8005edc:	07df      	lsls	r7, r3, #31
 8005ede:	d508      	bpl.n	8005ef2 <_printf_i+0x142>
 8005ee0:	6923      	ldr	r3, [r4, #16]
 8005ee2:	6861      	ldr	r1, [r4, #4]
 8005ee4:	4299      	cmp	r1, r3
 8005ee6:	bfde      	ittt	le
 8005ee8:	2330      	movle	r3, #48	@ 0x30
 8005eea:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005eee:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005ef2:	1b92      	subs	r2, r2, r6
 8005ef4:	6122      	str	r2, [r4, #16]
 8005ef6:	f8cd a000 	str.w	sl, [sp]
 8005efa:	464b      	mov	r3, r9
 8005efc:	aa03      	add	r2, sp, #12
 8005efe:	4621      	mov	r1, r4
 8005f00:	4640      	mov	r0, r8
 8005f02:	f7ff fee7 	bl	8005cd4 <_printf_common>
 8005f06:	3001      	adds	r0, #1
 8005f08:	d14a      	bne.n	8005fa0 <_printf_i+0x1f0>
 8005f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f0e:	b004      	add	sp, #16
 8005f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f14:	6823      	ldr	r3, [r4, #0]
 8005f16:	f043 0320 	orr.w	r3, r3, #32
 8005f1a:	6023      	str	r3, [r4, #0]
 8005f1c:	4832      	ldr	r0, [pc, #200]	@ (8005fe8 <_printf_i+0x238>)
 8005f1e:	2778      	movs	r7, #120	@ 0x78
 8005f20:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005f24:	6823      	ldr	r3, [r4, #0]
 8005f26:	6831      	ldr	r1, [r6, #0]
 8005f28:	061f      	lsls	r7, r3, #24
 8005f2a:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f2e:	d402      	bmi.n	8005f36 <_printf_i+0x186>
 8005f30:	065f      	lsls	r7, r3, #25
 8005f32:	bf48      	it	mi
 8005f34:	b2ad      	uxthmi	r5, r5
 8005f36:	6031      	str	r1, [r6, #0]
 8005f38:	07d9      	lsls	r1, r3, #31
 8005f3a:	bf44      	itt	mi
 8005f3c:	f043 0320 	orrmi.w	r3, r3, #32
 8005f40:	6023      	strmi	r3, [r4, #0]
 8005f42:	b11d      	cbz	r5, 8005f4c <_printf_i+0x19c>
 8005f44:	2310      	movs	r3, #16
 8005f46:	e7ad      	b.n	8005ea4 <_printf_i+0xf4>
 8005f48:	4826      	ldr	r0, [pc, #152]	@ (8005fe4 <_printf_i+0x234>)
 8005f4a:	e7e9      	b.n	8005f20 <_printf_i+0x170>
 8005f4c:	6823      	ldr	r3, [r4, #0]
 8005f4e:	f023 0320 	bic.w	r3, r3, #32
 8005f52:	6023      	str	r3, [r4, #0]
 8005f54:	e7f6      	b.n	8005f44 <_printf_i+0x194>
 8005f56:	4616      	mov	r6, r2
 8005f58:	e7bd      	b.n	8005ed6 <_printf_i+0x126>
 8005f5a:	6833      	ldr	r3, [r6, #0]
 8005f5c:	6825      	ldr	r5, [r4, #0]
 8005f5e:	6961      	ldr	r1, [r4, #20]
 8005f60:	1d18      	adds	r0, r3, #4
 8005f62:	6030      	str	r0, [r6, #0]
 8005f64:	062e      	lsls	r6, r5, #24
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	d501      	bpl.n	8005f6e <_printf_i+0x1be>
 8005f6a:	6019      	str	r1, [r3, #0]
 8005f6c:	e002      	b.n	8005f74 <_printf_i+0x1c4>
 8005f6e:	0668      	lsls	r0, r5, #25
 8005f70:	d5fb      	bpl.n	8005f6a <_printf_i+0x1ba>
 8005f72:	8019      	strh	r1, [r3, #0]
 8005f74:	2300      	movs	r3, #0
 8005f76:	6123      	str	r3, [r4, #16]
 8005f78:	4616      	mov	r6, r2
 8005f7a:	e7bc      	b.n	8005ef6 <_printf_i+0x146>
 8005f7c:	6833      	ldr	r3, [r6, #0]
 8005f7e:	1d1a      	adds	r2, r3, #4
 8005f80:	6032      	str	r2, [r6, #0]
 8005f82:	681e      	ldr	r6, [r3, #0]
 8005f84:	6862      	ldr	r2, [r4, #4]
 8005f86:	2100      	movs	r1, #0
 8005f88:	4630      	mov	r0, r6
 8005f8a:	f7fa f961 	bl	8000250 <memchr>
 8005f8e:	b108      	cbz	r0, 8005f94 <_printf_i+0x1e4>
 8005f90:	1b80      	subs	r0, r0, r6
 8005f92:	6060      	str	r0, [r4, #4]
 8005f94:	6863      	ldr	r3, [r4, #4]
 8005f96:	6123      	str	r3, [r4, #16]
 8005f98:	2300      	movs	r3, #0
 8005f9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f9e:	e7aa      	b.n	8005ef6 <_printf_i+0x146>
 8005fa0:	6923      	ldr	r3, [r4, #16]
 8005fa2:	4632      	mov	r2, r6
 8005fa4:	4649      	mov	r1, r9
 8005fa6:	4640      	mov	r0, r8
 8005fa8:	47d0      	blx	sl
 8005faa:	3001      	adds	r0, #1
 8005fac:	d0ad      	beq.n	8005f0a <_printf_i+0x15a>
 8005fae:	6823      	ldr	r3, [r4, #0]
 8005fb0:	079b      	lsls	r3, r3, #30
 8005fb2:	d413      	bmi.n	8005fdc <_printf_i+0x22c>
 8005fb4:	68e0      	ldr	r0, [r4, #12]
 8005fb6:	9b03      	ldr	r3, [sp, #12]
 8005fb8:	4298      	cmp	r0, r3
 8005fba:	bfb8      	it	lt
 8005fbc:	4618      	movlt	r0, r3
 8005fbe:	e7a6      	b.n	8005f0e <_printf_i+0x15e>
 8005fc0:	2301      	movs	r3, #1
 8005fc2:	4632      	mov	r2, r6
 8005fc4:	4649      	mov	r1, r9
 8005fc6:	4640      	mov	r0, r8
 8005fc8:	47d0      	blx	sl
 8005fca:	3001      	adds	r0, #1
 8005fcc:	d09d      	beq.n	8005f0a <_printf_i+0x15a>
 8005fce:	3501      	adds	r5, #1
 8005fd0:	68e3      	ldr	r3, [r4, #12]
 8005fd2:	9903      	ldr	r1, [sp, #12]
 8005fd4:	1a5b      	subs	r3, r3, r1
 8005fd6:	42ab      	cmp	r3, r5
 8005fd8:	dcf2      	bgt.n	8005fc0 <_printf_i+0x210>
 8005fda:	e7eb      	b.n	8005fb4 <_printf_i+0x204>
 8005fdc:	2500      	movs	r5, #0
 8005fde:	f104 0619 	add.w	r6, r4, #25
 8005fe2:	e7f5      	b.n	8005fd0 <_printf_i+0x220>
 8005fe4:	080064fe 	.word	0x080064fe
 8005fe8:	0800650f 	.word	0x0800650f

08005fec <memmove>:
 8005fec:	4288      	cmp	r0, r1
 8005fee:	b510      	push	{r4, lr}
 8005ff0:	eb01 0402 	add.w	r4, r1, r2
 8005ff4:	d902      	bls.n	8005ffc <memmove+0x10>
 8005ff6:	4284      	cmp	r4, r0
 8005ff8:	4623      	mov	r3, r4
 8005ffa:	d807      	bhi.n	800600c <memmove+0x20>
 8005ffc:	1e43      	subs	r3, r0, #1
 8005ffe:	42a1      	cmp	r1, r4
 8006000:	d008      	beq.n	8006014 <memmove+0x28>
 8006002:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006006:	f803 2f01 	strb.w	r2, [r3, #1]!
 800600a:	e7f8      	b.n	8005ffe <memmove+0x12>
 800600c:	4402      	add	r2, r0
 800600e:	4601      	mov	r1, r0
 8006010:	428a      	cmp	r2, r1
 8006012:	d100      	bne.n	8006016 <memmove+0x2a>
 8006014:	bd10      	pop	{r4, pc}
 8006016:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800601a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800601e:	e7f7      	b.n	8006010 <memmove+0x24>

08006020 <_sbrk_r>:
 8006020:	b538      	push	{r3, r4, r5, lr}
 8006022:	4d06      	ldr	r5, [pc, #24]	@ (800603c <_sbrk_r+0x1c>)
 8006024:	2300      	movs	r3, #0
 8006026:	4604      	mov	r4, r0
 8006028:	4608      	mov	r0, r1
 800602a:	602b      	str	r3, [r5, #0]
 800602c:	f7fb fe60 	bl	8001cf0 <_sbrk>
 8006030:	1c43      	adds	r3, r0, #1
 8006032:	d102      	bne.n	800603a <_sbrk_r+0x1a>
 8006034:	682b      	ldr	r3, [r5, #0]
 8006036:	b103      	cbz	r3, 800603a <_sbrk_r+0x1a>
 8006038:	6023      	str	r3, [r4, #0]
 800603a:	bd38      	pop	{r3, r4, r5, pc}
 800603c:	200002a4 	.word	0x200002a4

08006040 <_realloc_r>:
 8006040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006044:	4607      	mov	r7, r0
 8006046:	4614      	mov	r4, r2
 8006048:	460d      	mov	r5, r1
 800604a:	b921      	cbnz	r1, 8006056 <_realloc_r+0x16>
 800604c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006050:	4611      	mov	r1, r2
 8006052:	f7ff bc5b 	b.w	800590c <_malloc_r>
 8006056:	b92a      	cbnz	r2, 8006064 <_realloc_r+0x24>
 8006058:	f7ff fbec 	bl	8005834 <_free_r>
 800605c:	4625      	mov	r5, r4
 800605e:	4628      	mov	r0, r5
 8006060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006064:	f000 f81a 	bl	800609c <_malloc_usable_size_r>
 8006068:	4284      	cmp	r4, r0
 800606a:	4606      	mov	r6, r0
 800606c:	d802      	bhi.n	8006074 <_realloc_r+0x34>
 800606e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006072:	d8f4      	bhi.n	800605e <_realloc_r+0x1e>
 8006074:	4621      	mov	r1, r4
 8006076:	4638      	mov	r0, r7
 8006078:	f7ff fc48 	bl	800590c <_malloc_r>
 800607c:	4680      	mov	r8, r0
 800607e:	b908      	cbnz	r0, 8006084 <_realloc_r+0x44>
 8006080:	4645      	mov	r5, r8
 8006082:	e7ec      	b.n	800605e <_realloc_r+0x1e>
 8006084:	42b4      	cmp	r4, r6
 8006086:	4622      	mov	r2, r4
 8006088:	4629      	mov	r1, r5
 800608a:	bf28      	it	cs
 800608c:	4632      	movcs	r2, r6
 800608e:	f7ff fbc3 	bl	8005818 <memcpy>
 8006092:	4629      	mov	r1, r5
 8006094:	4638      	mov	r0, r7
 8006096:	f7ff fbcd 	bl	8005834 <_free_r>
 800609a:	e7f1      	b.n	8006080 <_realloc_r+0x40>

0800609c <_malloc_usable_size_r>:
 800609c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060a0:	1f18      	subs	r0, r3, #4
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	bfbc      	itt	lt
 80060a6:	580b      	ldrlt	r3, [r1, r0]
 80060a8:	18c0      	addlt	r0, r0, r3
 80060aa:	4770      	bx	lr

080060ac <_init>:
 80060ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ae:	bf00      	nop
 80060b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060b2:	bc08      	pop	{r3}
 80060b4:	469e      	mov	lr, r3
 80060b6:	4770      	bx	lr

080060b8 <_fini>:
 80060b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ba:	bf00      	nop
 80060bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060be:	bc08      	pop	{r3}
 80060c0:	469e      	mov	lr, r3
 80060c2:	4770      	bx	lr
