In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMOption.a_gcc_-O0:

Arg.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #72]
   c:	stp	x1, x2, [sp, #56]
  10:	stp	x3, x4, [sp, #40]
  14:	str	w5, [sp, #36]
  18:	str	x6, [sp, #24]
  1c:	ldr	x2, [sp, #72]
  20:	ldp	x0, x1, [sp, #56]
  24:	stp	x0, x1, [x2]
  28:	ldr	x0, [sp, #72]
  2c:	ldr	x1, [sp, #24]
  30:	str	x1, [x0, #16]
  34:	ldr	x2, [sp, #72]
  38:	ldp	x0, x1, [sp, #40]
  3c:	stp	x0, x1, [x2, #24]
  40:	ldr	x0, [sp, #72]
  44:	ldr	w1, [sp, #36]
  48:	str	w1, [x0, #40]
  4c:	ldr	x0, [sp, #72]
  50:	ldrb	w1, [x0, #44]
  54:	and	w1, w1, #0xfffffffe
  58:	strb	w1, [x0, #44]
  5c:	ldr	x0, [sp, #72]
  60:	ldrb	w1, [x0, #44]
  64:	and	w1, w1, #0xfffffffd
  68:	strb	w1, [x0, #44]
  6c:	ldr	x0, [sp, #72]
  70:	add	x0, x0, #0x30
  74:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
  78:	ldr	x0, [sp, #72]
  7c:	add	x0, x0, #0x50
  80:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
  84:	nop
  88:	ldp	x29, x30, [sp], #80
  8c:	ret

0000000000000090 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>:
  90:	stp	x29, x30, [sp, #-80]!
  94:	mov	x29, sp
  98:	str	x0, [sp, #72]
  9c:	stp	x1, x2, [sp, #56]
  a0:	stp	x3, x4, [sp, #40]
  a4:	str	w5, [sp, #36]
  a8:	str	x6, [sp, #24]
  ac:	str	x7, [sp, #16]
  b0:	ldr	x2, [sp, #72]
  b4:	ldp	x0, x1, [sp, #56]
  b8:	stp	x0, x1, [x2]
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x1, [sp, #16]
  c4:	str	x1, [x0, #16]
  c8:	ldr	x2, [sp, #72]
  cc:	ldp	x0, x1, [sp, #40]
  d0:	stp	x0, x1, [x2, #24]
  d4:	ldr	x0, [sp, #72]
  d8:	ldr	w1, [sp, #36]
  dc:	str	w1, [x0, #40]
  e0:	ldr	x0, [sp, #72]
  e4:	ldrb	w1, [x0, #44]
  e8:	and	w1, w1, #0xfffffffe
  ec:	strb	w1, [x0, #44]
  f0:	ldr	x0, [sp, #72]
  f4:	ldrb	w1, [x0, #44]
  f8:	and	w1, w1, #0xfffffffd
  fc:	strb	w1, [x0, #44]
 100:	ldr	x0, [sp, #72]
 104:	add	x0, x0, #0x30
 108:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 10c:	ldr	x0, [sp, #72]
 110:	add	x0, x0, #0x50
 114:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 118:	ldr	x0, [sp, #72]
 11c:	add	x0, x0, #0x30
 120:	add	x1, sp, #0x18
 124:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 128:	nop
 12c:	ldp	x29, x30, [sp], #80
 130:	ret

0000000000000134 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcS5_PKS1_>:
 134:	stp	x29, x30, [sp, #-80]!
 138:	mov	x29, sp
 13c:	str	x0, [sp, #72]
 140:	stp	x1, x2, [sp, #56]
 144:	stp	x3, x4, [sp, #40]
 148:	str	w5, [sp, #36]
 14c:	str	x6, [sp, #24]
 150:	str	x7, [sp, #16]
 154:	ldr	x2, [sp, #72]
 158:	ldp	x0, x1, [sp, #56]
 15c:	stp	x0, x1, [x2]
 160:	ldr	x0, [sp, #72]
 164:	ldr	x1, [sp, #80]
 168:	str	x1, [x0, #16]
 16c:	ldr	x2, [sp, #72]
 170:	ldp	x0, x1, [sp, #40]
 174:	stp	x0, x1, [x2, #24]
 178:	ldr	x0, [sp, #72]
 17c:	ldr	w1, [sp, #36]
 180:	str	w1, [x0, #40]
 184:	ldr	x0, [sp, #72]
 188:	ldrb	w1, [x0, #44]
 18c:	and	w1, w1, #0xfffffffe
 190:	strb	w1, [x0, #44]
 194:	ldr	x0, [sp, #72]
 198:	ldrb	w1, [x0, #44]
 19c:	and	w1, w1, #0xfffffffd
 1a0:	strb	w1, [x0, #44]
 1a4:	ldr	x0, [sp, #72]
 1a8:	add	x0, x0, #0x30
 1ac:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1b0:	ldr	x0, [sp, #72]
 1b4:	add	x0, x0, #0x50
 1b8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1bc:	ldr	x0, [sp, #72]
 1c0:	add	x0, x0, #0x30
 1c4:	add	x1, sp, #0x18
 1c8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1cc:	ldr	x0, [sp, #72]
 1d0:	add	x0, x0, #0x30
 1d4:	add	x1, sp, #0x10
 1d8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1dc:	nop
 1e0:	ldp	x29, x30, [sp], #80
 1e4:	ret

00000000000001e8 <_ZN4llvm3opt3ArgD1Ev>:
 1e8:	stp	x29, x30, [sp, #-48]!
 1ec:	mov	x29, sp
 1f0:	str	x0, [sp, #24]
 1f4:	ldr	x0, [sp, #24]
 1f8:	ldrb	w0, [x0, #44]
 1fc:	and	w0, w0, #0x2
 200:	and	w0, w0, #0xff
 204:	cmp	w0, #0x0
 208:	b.eq	260 <_ZN4llvm3opt3ArgD1Ev+0x78>  // b.none
 20c:	str	wzr, [sp, #44]
 210:	ldr	x0, [sp, #24]
 214:	add	x0, x0, #0x30
 218:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 21c:	str	w0, [sp, #40]
 220:	ldr	w1, [sp, #44]
 224:	ldr	w0, [sp, #40]
 228:	cmp	w1, w0
 22c:	b.eq	260 <_ZN4llvm3opt3ArgD1Ev+0x78>  // b.none
 230:	ldr	x0, [sp, #24]
 234:	add	x0, x0, #0x30
 238:	ldr	w1, [sp, #44]
 23c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 240:	ldr	x0, [x0]
 244:	cmp	x0, #0x0
 248:	b.eq	250 <_ZN4llvm3opt3ArgD1Ev+0x68>  // b.none
 24c:	bl	0 <_ZdaPv>
 250:	ldr	w0, [sp, #44]
 254:	add	w0, w0, #0x1
 258:	str	w0, [sp, #44]
 25c:	b	220 <_ZN4llvm3opt3ArgD1Ev+0x38>
 260:	ldr	x0, [sp, #24]
 264:	add	x0, x0, #0x50
 268:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 26c:	ldr	x0, [sp, #24]
 270:	add	x0, x0, #0x30
 274:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 278:	nop
 27c:	ldp	x29, x30, [sp], #48
 280:	ret

0000000000000284 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>:
 284:	stp	x29, x30, [sp, #-64]!
 288:	mov	x29, sp
 28c:	str	x19, [sp, #16]
 290:	str	x0, [sp, #40]
 294:	str	x1, [sp, #32]
 298:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 29c:	add	x1, x0, #0x0
 2a0:	ldr	x0, [sp, #32]
 2a4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2a8:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2ac:	add	x1, x0, #0x0
 2b0:	ldr	x0, [sp, #32]
 2b4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2b8:	ldr	x0, [sp, #40]
 2bc:	ldr	x1, [sp, #32]
 2c0:	bl	0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
 2c4:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2c8:	add	x1, x0, #0x0
 2cc:	ldr	x0, [sp, #32]
 2d0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2d4:	mov	x2, x0
 2d8:	ldr	x0, [sp, #40]
 2dc:	ldr	w0, [x0, #40]
 2e0:	mov	w1, w0
 2e4:	mov	x0, x2
 2e8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2ec:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2f0:	add	x1, x0, #0x0
 2f4:	ldr	x0, [sp, #32]
 2f8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2fc:	str	wzr, [sp, #60]
 300:	ldr	x0, [sp, #40]
 304:	add	x0, x0, #0x30
 308:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 30c:	str	w0, [sp, #56]
 310:	ldr	w1, [sp, #60]
 314:	ldr	w0, [sp, #56]
 318:	cmp	w1, w0
 31c:	b.eq	394 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x110>  // b.none
 320:	ldr	w0, [sp, #60]
 324:	cmp	w0, #0x0
 328:	b.eq	33c <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0xb8>  // b.none
 32c:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 330:	add	x1, x0, #0x0
 334:	ldr	x0, [sp, #32]
 338:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 33c:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 340:	add	x1, x0, #0x0
 344:	ldr	x0, [sp, #32]
 348:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 34c:	mov	x19, x0
 350:	ldr	x0, [sp, #40]
 354:	add	x0, x0, #0x30
 358:	ldr	w1, [sp, #60]
 35c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 360:	ldr	x0, [x0]
 364:	mov	x1, x0
 368:	mov	x0, x19
 36c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 370:	mov	x2, x0
 374:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 378:	add	x1, x0, #0x0
 37c:	mov	x0, x2
 380:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 384:	ldr	w0, [sp, #60]
 388:	add	w0, w0, #0x1
 38c:	str	w0, [sp, #60]
 390:	b	310 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x8c>
 394:	adrp	x0, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 398:	add	x1, x0, #0x0
 39c:	ldr	x0, [sp, #32]
 3a0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3a4:	nop
 3a8:	ldr	x19, [sp, #16]
 3ac:	ldp	x29, x30, [sp], #64
 3b0:	ret

00000000000003b4 <_ZNK4llvm3opt3Arg4dumpEv>:
 3b4:	stp	x29, x30, [sp, #-32]!
 3b8:	mov	x29, sp
 3bc:	str	x0, [sp, #24]
 3c0:	bl	0 <_ZN4llvm4dbgsEv>
 3c4:	mov	x1, x0
 3c8:	ldr	x0, [sp, #24]
 3cc:	bl	284 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>
 3d0:	nop
 3d4:	ldp	x29, x30, [sp], #32
 3d8:	ret

00000000000003dc <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE>:
 3dc:	sub	sp, sp, #0x220
 3e0:	stp	x29, x30, [sp]
 3e4:	mov	x29, sp
 3e8:	str	x19, [sp, #16]
 3ec:	mov	x19, x8
 3f0:	str	x0, [sp, #40]
 3f4:	str	x1, [sp, #32]
 3f8:	ldr	x0, [sp, #40]
 3fc:	add	x0, x0, #0x50
 400:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 404:	and	w0, w0, #0xff
 408:	cmp	w0, #0x0
 40c:	b.eq	42c <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x50>  // b.none
 410:	ldr	x0, [sp, #40]
 414:	add	x0, x0, #0x50
 418:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 41c:	mov	x8, x19
 420:	ldr	x1, [sp, #32]
 424:	bl	3dc <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE>
 428:	b	508 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x12c>
 42c:	add	x0, sp, #0xf0
 430:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 434:	add	x1, sp, #0xf0
 438:	add	x0, sp, #0xc0
 43c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 440:	add	x0, sp, #0x30
 444:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 448:	add	x0, sp, #0x30
 44c:	mov	x2, x0
 450:	ldr	x1, [sp, #32]
 454:	ldr	x0, [sp, #40]
 458:	bl	5a4 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
 45c:	add	x0, sp, #0x30
 460:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 464:	str	x0, [sp, #536]
 468:	add	x0, sp, #0x30
 46c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 470:	str	x0, [sp, #528]
 474:	ldr	x1, [sp, #536]
 478:	ldr	x0, [sp, #528]
 47c:	cmp	x1, x0
 480:	b.eq	4d4 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xf8>  // b.none
 484:	add	x0, sp, #0x30
 488:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 48c:	mov	x1, x0
 490:	ldr	x0, [sp, #536]
 494:	cmp	x0, x1
 498:	cset	w0, ne  // ne = any
 49c:	and	w0, w0, #0xff
 4a0:	cmp	w0, #0x0
 4a4:	b.eq	4b4 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xd8>  // b.none
 4a8:	add	x0, sp, #0xc0
 4ac:	mov	w1, #0x20                  	// #32
 4b0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4b4:	ldr	x0, [sp, #536]
 4b8:	ldr	x1, [x0]
 4bc:	add	x0, sp, #0xc0
 4c0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4c4:	ldr	x0, [sp, #536]
 4c8:	add	x0, x0, #0x8
 4cc:	str	x0, [sp, #536]
 4d0:	b	474 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x98>
 4d4:	add	x0, sp, #0xc0
 4d8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4dc:	add	x2, sp, #0x200
 4e0:	stp	x0, x1, [x2]
 4e4:	add	x0, sp, #0x200
 4e8:	mov	x8, x19
 4ec:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4f0:	add	x0, sp, #0x30
 4f4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4f8:	add	x0, sp, #0xc0
 4fc:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 500:	add	x0, sp, #0xf0
 504:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 508:	mov	x0, x19
 50c:	ldr	x19, [sp, #16]
 510:	ldp	x29, x30, [sp]
 514:	add	sp, sp, #0x220
 518:	ret

000000000000051c <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>:
 51c:	stp	x29, x30, [sp, #-64]!
 520:	mov	x29, sp
 524:	stp	x19, x20, [sp, #16]
 528:	str	x0, [sp, #56]
 52c:	str	x1, [sp, #48]
 530:	str	x2, [sp, #40]
 534:	ldr	x0, [sp, #56]
 538:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 53c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 540:	and	w0, w0, #0xff
 544:	eor	w0, w0, #0x1
 548:	and	w0, w0, #0xff
 54c:	cmp	w0, #0x0
 550:	b.eq	568 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x4c>  // b.none
 554:	ldr	x2, [sp, #40]
 558:	ldr	x1, [sp, #48]
 55c:	ldr	x0, [sp, #56]
 560:	bl	5a4 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
 564:	b	598 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x7c>
 568:	ldr	x19, [sp, #40]
 56c:	ldr	x0, [sp, #56]
 570:	add	x0, x0, #0x30
 574:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 578:	mov	x20, x0
 57c:	ldr	x0, [sp, #56]
 580:	add	x0, x0, #0x30
 584:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 588:	mov	x2, x0
 58c:	mov	x1, x20
 590:	mov	x0, x19
 594:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 598:	ldp	x19, x20, [sp, #16]
 59c:	ldp	x29, x30, [sp], #64
 5a0:	ret

00000000000005a4 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>:
 5a4:	sub	sp, sp, #0x210
 5a8:	stp	x29, x30, [sp]
 5ac:	mov	x29, sp
 5b0:	stp	x19, x20, [sp, #16]
 5b4:	stp	x21, x22, [sp, #32]
 5b8:	str	x0, [sp, #72]
 5bc:	str	x1, [sp, #64]
 5c0:	str	x2, [sp, #56]
 5c4:	ldr	x0, [sp, #72]
 5c8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 5cc:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 5d0:	cmp	w0, #0x3
 5d4:	b.eq	604 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x60>  // b.none
 5d8:	cmp	w0, #0x3
 5dc:	b.gt	834 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x290>
 5e0:	cmp	w0, #0x2
 5e4:	b.eq	7bc <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x218>  // b.none
 5e8:	cmp	w0, #0x2
 5ec:	b.gt	834 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x290>
 5f0:	cmp	w0, #0x0
 5f4:	b.eq	638 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x94>  // b.none
 5f8:	cmp	w0, #0x1
 5fc:	b.eq	720 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x17c>  // b.none
 600:	b	834 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x290>
 604:	ldr	x19, [sp, #56]
 608:	ldr	x0, [sp, #72]
 60c:	add	x0, x0, #0x30
 610:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 614:	mov	x20, x0
 618:	ldr	x0, [sp, #72]
 61c:	add	x0, x0, #0x30
 620:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 624:	mov	x2, x0
 628:	mov	x1, x20
 62c:	mov	x0, x19
 630:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 634:	b	834 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x290>
 638:	add	x0, sp, #0x80
 63c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 640:	add	x1, sp, #0x80
 644:	add	x0, sp, #0x50
 648:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 64c:	ldr	x0, [sp, #72]
 650:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 654:	add	x3, sp, #0x50
 658:	mov	x2, x1
 65c:	mov	x1, x0
 660:	mov	x0, x3
 664:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 668:	str	wzr, [sp, #524]
 66c:	ldr	x0, [sp, #72]
 670:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 674:	str	w0, [sp, #520]
 678:	ldr	w1, [sp, #524]
 67c:	ldr	w0, [sp, #520]
 680:	cmp	w1, w0
 684:	b.eq	6c8 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x124>  // b.none
 688:	ldr	w0, [sp, #524]
 68c:	cmp	w0, #0x0
 690:	b.eq	6a0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xfc>  // b.none
 694:	add	x0, sp, #0x50
 698:	mov	w1, #0x2c                  	// #44
 69c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 6a0:	ldr	w1, [sp, #524]
 6a4:	ldr	x0, [sp, #72]
 6a8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 6ac:	mov	x1, x0
 6b0:	add	x0, sp, #0x50
 6b4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 6b8:	ldr	w0, [sp, #524]
 6bc:	add	w0, w0, #0x1
 6c0:	str	w0, [sp, #524]
 6c4:	b	678 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0xd4>
 6c8:	ldr	x19, [sp, #56]
 6cc:	add	x0, sp, #0x50
 6d0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 6d4:	stp	x0, x1, [sp, #432]
 6d8:	add	x1, sp, #0x1b0
 6dc:	add	x0, sp, #0x198
 6e0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 6e4:	add	x0, sp, #0x198
 6e8:	mov	x1, x0
 6ec:	ldr	x0, [sp, #64]
 6f0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 6f4:	str	x0, [sp, #400]
 6f8:	add	x0, sp, #0x190
 6fc:	mov	x1, x0
 700:	mov	x0, x19
 704:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 708:	nop
 70c:	add	x0, sp, #0x50
 710:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 714:	add	x0, sp, #0x80
 718:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 71c:	b	834 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x290>
 720:	ldr	x19, [sp, #56]
 724:	ldr	x0, [sp, #72]
 728:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 72c:	mov	w22, w0
 730:	ldr	x0, [sp, #72]
 734:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 738:	mov	x20, x0
 73c:	mov	x21, x1
 740:	mov	w1, #0x0                   	// #0
 744:	ldr	x0, [sp, #72]
 748:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 74c:	mov	x1, x0
 750:	add	x0, sp, #0x1c8
 754:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 758:	add	x0, sp, #0x200
 75c:	ldp	x4, x5, [x0, #-56]
 760:	mov	x2, x20
 764:	mov	x3, x21
 768:	mov	w1, w22
 76c:	ldr	x0, [sp, #64]
 770:	bl	0 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_>
 774:	str	x0, [sp, #448]
 778:	add	x0, sp, #0x1c0
 77c:	mov	x1, x0
 780:	mov	x0, x19
 784:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 788:	ldr	x19, [sp, #56]
 78c:	ldr	x0, [sp, #72]
 790:	add	x0, x0, #0x30
 794:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 798:	add	x20, x0, #0x8
 79c:	ldr	x0, [sp, #72]
 7a0:	add	x0, x0, #0x30
 7a4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 7a8:	mov	x2, x0
 7ac:	mov	x1, x20
 7b0:	mov	x0, x19
 7b4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 7b8:	b	834 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x290>
 7bc:	ldr	x19, [sp, #56]
 7c0:	ldr	x0, [sp, #72]
 7c4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 7c8:	add	x2, sp, #0x200
 7cc:	stp	x0, x1, [x2, #-8]
 7d0:	add	x1, sp, #0x1f8
 7d4:	add	x0, sp, #0x1e0
 7d8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 7dc:	add	x0, sp, #0x1e0
 7e0:	mov	x1, x0
 7e4:	ldr	x0, [sp, #64]
 7e8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 7ec:	str	x0, [sp, #472]
 7f0:	add	x0, sp, #0x1d8
 7f4:	mov	x1, x0
 7f8:	mov	x0, x19
 7fc:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 800:	ldr	x19, [sp, #56]
 804:	ldr	x0, [sp, #72]
 808:	add	x0, x0, #0x30
 80c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 810:	mov	x20, x0
 814:	ldr	x0, [sp, #72]
 818:	add	x0, x0, #0x30
 81c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 820:	mov	x2, x0
 824:	mov	x1, x20
 828:	mov	x0, x19
 82c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 830:	nop
 834:	nop
 838:	ldp	x19, x20, [sp, #16]
 83c:	ldp	x21, x22, [sp, #32]
 840:	ldp	x29, x30, [sp]
 844:	add	sp, sp, #0x210
 848:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.ls	48 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x43                  	// #67
  34:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #16]
  4c:	mov	w1, w0
  50:	ldr	x0, [sp, #24]
  54:	str	w1, [x0, #8]
  58:	nop
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC1EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x0, [x0]
  20:	cmp	x0, #0x0
  24:	b.ne	34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>  // b.any
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	6c <_ZNK4llvm9StringRef3strB5cxx11Ev+0x6c>
  34:	ldr	x0, [sp, #56]
  38:	ldr	x20, [x0]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x21, [x0, #8]
  44:	add	x0, sp, #0x48
  48:	bl	0 <_ZNSaIcEC1Ev>
  4c:	add	x0, sp, #0x48
  50:	mov	x3, x0
  54:	mov	x2, x21
  58:	mov	x1, x20
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  64:	add	x0, sp, #0x48
  68:	bl	0 <_ZNSaIcED1Ev>
  6c:	mov	x0, x19
  70:	ldp	x19, x20, [sp, #16]
  74:	ldr	x21, [sp, #32]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	mov	x8, x19
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  20:	mov	x0, x19
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2Ev:

0000000000000000 <_ZN4llvm9StringRefC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getKindEv:

0000000000000000 <_ZNK4llvm3opt6Option7getKindEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZNK4llvm3opt6Option7getKindEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getKindEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x5d                  	// #93
  28:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getKindEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getKindEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	ldrb	w0, [x0, #36]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option15hasNoOptAsInputEv:

0000000000000000 <_ZNK4llvm3opt6Option15hasNoOptAsInputEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	ldrh	w0, [x0, #38]
  14:	and	w0, w0, #0x2
  18:	cmp	w0, #0x0
  1c:	cset	w0, ne  // ne = any
  20:	and	w0, w0, #0xff
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm3opt6Option14getRenderStyleEv:

0000000000000000 <_ZNK4llvm3opt6Option14getRenderStyleEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	ldrh	w0, [x0, #38]
  18:	and	w0, w0, #0x4
  1c:	cmp	w0, #0x0
  20:	b.eq	2c <_ZNK4llvm3opt6Option14getRenderStyleEv+0x2c>  // b.none
  24:	mov	w0, #0x1                   	// #1
  28:	b	114 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x114>
  2c:	ldr	x0, [sp, #24]
  30:	ldr	x0, [x0]
  34:	ldrh	w0, [x0, #38]
  38:	and	w0, w0, #0x8
  3c:	cmp	w0, #0x0
  40:	b.eq	4c <_ZNK4llvm3opt6Option14getRenderStyleEv+0x4c>  // b.none
  44:	mov	w0, #0x2                   	// #2
  48:	b	114 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x114>
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  54:	cmp	w0, #0x2
  58:	b.gt	c8 <_ZNK4llvm3opt6Option14getRenderStyleEv+0xc8>
  5c:	cmp	w0, #0x0
  60:	b.ge	dc <_ZNK4llvm3opt6Option14getRenderStyleEv+0xdc>  // b.tcont
  64:	b	fc <_ZNK4llvm3opt6Option14getRenderStyleEv+0xfc>
  68:	mov	w1, w0
  6c:	mov	x0, #0x1                   	// #1
  70:	lsl	x0, x0, x1
  74:	mov	x1, #0xde8                 	// #3560
  78:	and	x1, x0, x1
  7c:	cmp	x1, #0x0
  80:	cset	w1, ne  // ne = any
  84:	and	w1, w1, #0xff
  88:	cmp	w1, #0x0
  8c:	b.ne	f4 <_ZNK4llvm3opt6Option14getRenderStyleEv+0xf4>  // b.any
  90:	mov	x1, #0x1010                	// #4112
  94:	and	x1, x0, x1
  98:	cmp	x1, #0x0
  9c:	cset	w1, ne  // ne = any
  a0:	and	w1, w1, #0xff
  a4:	cmp	w1, #0x0
  a8:	b.ne	e4 <_ZNK4llvm3opt6Option14getRenderStyleEv+0xe4>  // b.any
  ac:	and	x0, x0, #0x200
  b0:	cmp	x0, #0x0
  b4:	cset	w0, ne  // ne = any
  b8:	and	w0, w0, #0xff
  bc:	cmp	w0, #0x0
  c0:	b.ne	ec <_ZNK4llvm3opt6Option14getRenderStyleEv+0xec>  // b.any
  c4:	b	fc <_ZNK4llvm3opt6Option14getRenderStyleEv+0xfc>
  c8:	cmp	w0, #0xc
  cc:	b.gt	fc <_ZNK4llvm3opt6Option14getRenderStyleEv+0xfc>
  d0:	cmp	w0, #0x3
  d4:	b.ge	68 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x68>  // b.tcont
  d8:	b	fc <_ZNK4llvm3opt6Option14getRenderStyleEv+0xfc>
  dc:	mov	w0, #0x3                   	// #3
  e0:	b	114 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x114>
  e4:	mov	w0, #0x1                   	// #1
  e8:	b	114 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x114>
  ec:	mov	w0, #0x0                   	// #0
  f0:	b	114 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x114>
  f4:	mov	w0, #0x2                   	// #2
  f8:	b	114 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x114>
  fc:	mov	w2, #0xa6                  	// #166
 100:	adrp	x0, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
 104:	add	x1, x0, #0x0
 108:	adrp	x0, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
 10c:	add	x0, x0, #0x0
 110:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 114:	ldp	x29, x30, [sp], #32
 118:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg9getOptionEv:

0000000000000000 <_ZNK4llvm3opt3Arg9getOptionEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg11getSpellingEv:

0000000000000000 <_ZNK4llvm3opt3Arg11getSpellingEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldp	x0, x1, [x0, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg8getIndexEv:

0000000000000000 <_ZNK4llvm3opt3Arg8getIndexEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg12getNumValuesEv:

0000000000000000 <_ZNK4llvm3opt3Arg12getNumValuesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x30
  14:	bl	0 <_ZNK4llvm3opt3Arg12getNumValuesEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg8getValueEj:

0000000000000000 <_ZNK4llvm3opt3Arg8getValueEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x30
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZNK4llvm3opt3Arg8getValueEj>
  20:	ldr	x0, [x0]
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZNK4llvm5Twine9isNullaryEv+0x34>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZNK4llvm5Twine9isNullaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine9isNullaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine8isBinaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm5Twine7isValidEv+0x50>  // b.none
  48:	mov	w0, #0x0                   	// #0
  4c:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	cset	w0, eq  // eq = none
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  70:	mov	w0, #0x0                   	// #0
  74:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x1
  88:	b.eq	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.none
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x1
  9c:	b.ne	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.any
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm5Twine7isValidEv+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm5Twine7isValidEv+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x2
  cc:	b.ne	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.any
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0]
  d8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  dc:	and	w0, w0, #0xff
  e0:	eor	w0, w0, #0x1
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.eq	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.none
  f0:	mov	w0, #0x1                   	// #1
  f4:	b	fc <_ZNK4llvm5Twine7isValidEv+0xfc>
  f8:	mov	w0, #0x0                   	// #0
  fc:	cmp	w0, #0x0
 100:	b.eq	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.none
 104:	mov	w0, #0x0                   	// #0
 108:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 114:	and	w0, w0, #0xff
 118:	cmp	w0, #0x2
 11c:	b.ne	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.any
 120:	ldr	x0, [sp, #24]
 124:	ldr	x0, [x0, #8]
 128:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 12c:	and	w0, w0, #0xff
 130:	eor	w0, w0, #0x1
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.none
 140:	mov	w0, #0x1                   	// #1
 144:	b	14c <_ZNK4llvm5Twine7isValidEv+0x14c>
 148:	mov	w0, #0x0                   	// #0
 14c:	cmp	w0, #0x0
 150:	b.eq	15c <_ZNK4llvm5Twine7isValidEv+0x15c>  // b.none
 154:	mov	w0, #0x0                   	// #0
 158:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 15c:	mov	w0, #0x1                   	// #1
 160:	ldp	x29, x30, [sp], #32
 164:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x5                   	// #5
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNS_9StringRefE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x121                 	// #289
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZNK4llvm5Twine17isSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine17isSingleStringRefEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine17isSingleStringRefEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, ne  // ne = any
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.eq	34 <_ZNK4llvm5Twine17isSingleStringRefEv+0x34>  // b.none
  2c:	mov	w0, #0x0                   	// #0
  30:	b	68 <_ZNK4llvm5Twine17isSingleStringRefEv+0x68>
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNK4llvm5Twine17isSingleStringRefEv>
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x1
  44:	b.eq	5c <_ZNK4llvm5Twine17isSingleStringRefEv+0x5c>  // b.none
  48:	cmp	w0, #0x0
  4c:	b.le	64 <_ZNK4llvm5Twine17isSingleStringRefEv+0x64>
  50:	sub	w0, w0, #0x3
  54:	cmp	w0, #0x3
  58:	b.hi	64 <_ZNK4llvm5Twine17isSingleStringRefEv+0x64>  // b.pmore
  5c:	mov	w0, #0x1                   	// #1
  60:	b	68 <_ZNK4llvm5Twine17isSingleStringRefEv+0x68>
  64:	mov	w0, #0x0                   	// #0
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZNK4llvm5Twine18getSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine18getSingleStringRefEv>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZNK4llvm5Twine18getSingleStringRefEv+0x44>  // b.any
  24:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x1b8                 	// #440
  30:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	nop
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  50:	and	w0, w0, #0xff
  54:	cmp	w0, #0x6
  58:	b.eq	104 <_ZNK4llvm5Twine18getSingleStringRefEv+0x104>  // b.none
  5c:	cmp	w0, #0x6
  60:	b.gt	94 <_ZNK4llvm5Twine18getSingleStringRefEv+0x94>
  64:	cmp	w0, #0x5
  68:	b.eq	f4 <_ZNK4llvm5Twine18getSingleStringRefEv+0xf4>  // b.none
  6c:	cmp	w0, #0x5
  70:	b.gt	94 <_ZNK4llvm5Twine18getSingleStringRefEv+0x94>
  74:	cmp	w0, #0x4
  78:	b.eq	dc <_ZNK4llvm5Twine18getSingleStringRefEv+0xdc>  // b.none
  7c:	cmp	w0, #0x4
  80:	b.gt	94 <_ZNK4llvm5Twine18getSingleStringRefEv+0x94>
  84:	cmp	w0, #0x1
  88:	b.eq	ac <_ZNK4llvm5Twine18getSingleStringRefEv+0xac>  // b.none
  8c:	cmp	w0, #0x3
  90:	b.eq	c4 <_ZNK4llvm5Twine18getSingleStringRefEv+0xc4>  // b.none
  94:	mov	w2, #0x1ba                 	// #442
  98:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  9c:	add	x1, x0, #0x0
  a0:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  ac:	str	xzr, [sp, #48]
  b0:	str	xzr, [sp, #56]
  b4:	add	x0, sp, #0x30
  b8:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  bc:	ldp	x0, x1, [sp, #48]
  c0:	b	138 <_ZNK4llvm5Twine18getSingleStringRefEv+0x138>
  c4:	ldr	x0, [sp, #40]
  c8:	ldr	x1, [x0]
  cc:	add	x0, sp, #0x40
  d0:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  d4:	ldp	x0, x1, [sp, #64]
  d8:	b	138 <_ZNK4llvm5Twine18getSingleStringRefEv+0x138>
  dc:	ldr	x0, [sp, #40]
  e0:	ldr	x1, [x0]
  e4:	add	x0, sp, #0x50
  e8:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  ec:	ldp	x0, x1, [sp, #80]
  f0:	b	138 <_ZNK4llvm5Twine18getSingleStringRefEv+0x138>
  f4:	ldr	x0, [sp, #40]
  f8:	ldr	x0, [x0]
  fc:	ldp	x0, x1, [x0]
 100:	b	138 <_ZNK4llvm5Twine18getSingleStringRefEv+0x138>
 104:	ldr	x0, [sp, #40]
 108:	ldr	x0, [x0]
 10c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 110:	mov	x19, x0
 114:	ldr	x0, [sp, #40]
 118:	ldr	x0, [x0]
 11c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 120:	mov	x1, x0
 124:	add	x0, sp, #0x60
 128:	mov	x2, x1
 12c:	mov	x1, x19
 130:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 134:	ldp	x0, x1, [sp, #96]
 138:	ldr	x19, [sp, #16]
 13c:	ldp	x29, x30, [sp], #112
 140:	ret

Disassembly of section .text._ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x34>  // b.none
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  30:	b	6c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x6c>
  34:	ldr	x1, [sp, #32]
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  48:	mov	x19, x0
  4c:	ldr	x0, [sp, #32]
  50:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  54:	mov	x1, x0
  58:	add	x0, sp, #0x30
  5c:	mov	x2, x1
  60:	mov	x1, x19
  64:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  68:	ldp	x0, x1, [sp, #48]
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj256EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj256EED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE:

0000000000000000 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-320]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	add	x0, sp, #0x30
  18:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x0, [x0]
  24:	add	x0, x0, #0x10
  28:	ldr	x19, [x0]
  2c:	add	x0, sp, #0x30
  30:	mov	x1, x0
  34:	ldr	x0, [sp, #32]
  38:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  3c:	mov	x2, x1
  40:	mov	x1, x0
  44:	ldr	x0, [sp, #40]
  48:	blr	x19
  4c:	mov	x19, x0
  50:	nop
  54:	add	x0, sp, #0x30
  58:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #320
  68:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamC2Eb:

0000000000000000 <_ZN4llvm11raw_ostreamC1Eb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strb	w1, [sp, #7]
   c:	adrp	x0, 0 <_ZTVN4llvm11raw_ostreamE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #8]
  1c:	str	x1, [x0]
  20:	ldrb	w0, [sp, #7]
  24:	cmp	w0, #0x0
  28:	b.eq	34 <_ZN4llvm11raw_ostreamC1Eb+0x34>  // b.none
  2c:	mov	w0, #0x0                   	// #0
  30:	b	38 <_ZN4llvm11raw_ostreamC1Eb+0x38>
  34:	mov	w0, #0x1                   	// #1
  38:	ldr	x1, [sp, #8]
  3c:	str	w0, [x1, #32]
  40:	ldr	x0, [sp, #8]
  44:	str	xzr, [x0, #24]
  48:	ldr	x0, [sp, #8]
  4c:	ldr	x1, [x0, #24]
  50:	ldr	x0, [sp, #8]
  54:	str	x1, [x0, #16]
  58:	ldr	x0, [sp, #8]
  5c:	ldr	x1, [x0, #16]
  60:	ldr	x0, [sp, #8]
  64:	str	x1, [x0, #8]
  68:	nop
  6c:	add	sp, sp, #0x10
  70:	ret

Disassembly of section .text._ZN4llvm11raw_ostream13SetUnbufferedEv:

0000000000000000 <_ZN4llvm11raw_ostream13SetUnbufferedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11raw_ostream13SetUnbufferedEv>
  14:	mov	w3, #0x0                   	// #0
  18:	mov	x2, #0x0                   	// #0
  1c:	mov	x1, #0x0                   	// #0
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #24]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #8]
  1c:	cmp	x1, x0
  20:	b.eq	2c <_ZN4llvm11raw_ostream5flushEv+0x2c>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0, #24]
  18:	ldr	x0, [sp, #24]
  1c:	ldr	x0, [x0, #16]
  20:	cmp	x1, x0
  24:	b.cc	38 <_ZN4llvm11raw_ostreamlsEc+0x38>  // b.lo, b.ul, b.last
  28:	ldrb	w1, [sp, #23]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
  34:	b	58 <_ZN4llvm11raw_ostreamlsEc+0x58>
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x0, [x0, #24]
  40:	add	x2, x0, #0x1
  44:	ldr	x1, [sp, #24]
  48:	str	x2, [x1, #24]
  4c:	ldrb	w1, [sp, #23]
  50:	strb	w1, [x0]
  54:	ldr	x0, [sp, #24]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  1c:	str	x0, [sp, #72]
  20:	ldr	x0, [sp, #56]
  24:	ldr	x1, [x0, #16]
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x0, [x0, #24]
  30:	sub	x0, x1, x0
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #72]
  3c:	cmp	x0, x1
  40:	b.ls	60 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x60>  // b.plast
  44:	add	x0, sp, #0x28
  48:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  4c:	ldr	x2, [sp, #72]
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #56]
  58:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  5c:	b	a8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa8>
  60:	ldr	x0, [sp, #72]
  64:	cmp	x0, #0x0
  68:	b.eq	a4 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa4>  // b.none
  6c:	ldr	x0, [sp, #56]
  70:	ldr	x19, [x0, #24]
  74:	add	x0, sp, #0x28
  78:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  7c:	ldr	x2, [sp, #72]
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <memcpy>
  8c:	ldr	x0, [sp, #56]
  90:	ldr	x1, [x0, #24]
  94:	ldr	x0, [sp, #72]
  98:	add	x1, x1, x0
  9c:	ldr	x0, [sp, #56]
  a0:	str	x1, [x0, #24]
  a4:	ldr	x0, [sp, #56]
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #80
  b0:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  1c:	ldp	x1, x2, [sp, #32]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEj:

0000000000000000 <_ZN4llvm11raw_ostreamlsEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w0, [sp, #20]
  14:	mov	x1, x0
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamC2Eb:

0000000000000000 <_ZN4llvm17raw_pwrite_streamC1Eb>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	ldrb	w1, [sp, #23]
  18:	bl	0 <_ZN4llvm17raw_pwrite_streamC1Eb>
  1c:	adrp	x0, 0 <_ZTVN4llvm17raw_pwrite_streamE>
  20:	ldr	x0, [x0]
  24:	add	x1, x0, #0x10
  28:	ldr	x0, [sp, #24]
  2c:	str	x1, [x0]
  30:	nop
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamD2Ev:

0000000000000000 <_ZN4llvm17raw_pwrite_streamD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZTVN4llvm17raw_pwrite_streamE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamD0Ev:

0000000000000000 <_ZN4llvm17raw_pwrite_streamD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm17raw_pwrite_streamD0Ev>
  14:	mov	x1, #0x28                  	// #40
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZdlPvm>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	w1, #0x0                   	// #0
  18:	bl	0 <_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE>
  1c:	adrp	x0, 0 <_ZTVN4llvm19raw_svector_ostreamE>
  20:	ldr	x0, [x0]
  24:	add	x1, x0, #0x10
  28:	ldr	x0, [sp, #24]
  2c:	str	x1, [x0]
  30:	ldr	x0, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x1, [x0, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZN4llvm19raw_svector_ostreamC1ERNS_15SmallVectorImplIcEE>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostream3strEv:

0000000000000000 <_ZN4llvm19raw_svector_ostream3strEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0, #40]
  18:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	ldr	x0, [x0, #40]
  28:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  2c:	mov	x1, x0
  30:	add	x0, sp, #0x30
  34:	mov	x2, x1
  38:	mov	x1, x19
  3c:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  40:	ldp	x0, x1, [sp, #48]
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamD2Ev:

0000000000000000 <_ZN4llvm19raw_svector_ostreamD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZTVN4llvm19raw_svector_ostreamE>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm19raw_svector_ostreamD1Ev>
  28:	nop
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamD0Ev:

0000000000000000 <_ZN4llvm19raw_svector_ostreamD0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm19raw_svector_ostreamD0Ev>
  14:	mov	x1, #0x30                  	// #48
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZdlPvm>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.cc	48 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x48>  // b.lo, b.ul, b.last
  28:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x99                  	// #153
  34:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #16]
  58:	lsl	x0, x0, #3
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x100                 	// #256
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj256EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj16EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x10                  	// #16
  14:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj16EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.cc	48 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x48>  // b.lo, b.ul, b.last
  28:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x95                  	// #149
  34:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #16]
  58:	lsl	x0, x0, #3
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj2EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj2EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x2                   	// #2
  14:	bl	0 <_ZN4llvm11SmallVectorIPKcLj2EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj2EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj2EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIPKcLj2EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIPKcLj2EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj2EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIPKcLj2EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2Ev:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_vEEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1IS4_vEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	str	xzr, [x0]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1IS4_vEEv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #32]
  68:	ldr	x0, [x0]
  6c:	str	x0, [x1]
  70:	ldr	x19, [sp, #40]
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  7c:	add	x0, x0, #0x1
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  8c:	nop
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEcvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  24:	str	x0, [sp, #72]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  30:	mov	x19, x0
  34:	ldr	x0, [sp, #56]
  38:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  3c:	sub	x0, x19, x0
  40:	ldr	x1, [sp, #72]
  44:	cmp	x1, x0
  48:	cset	w0, hi  // hi = pmore
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.eq	7c <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x7c>  // b.none
  58:	ldr	x19, [sp, #56]
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  64:	mov	x1, x0
  68:	ldr	x0, [sp, #72]
  6c:	add	x0, x1, x0
  70:	mov	x1, x0
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  7c:	ldr	x0, [sp, #56]
  80:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  84:	mov	x3, #0x0                   	// #0
  88:	mov	x2, x0
  8c:	ldr	x1, [sp, #40]
  90:	ldr	x0, [sp, #48]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  98:	ldr	x19, [sp, #56]
  9c:	ldr	x0, [sp, #56]
  a0:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  a4:	mov	x1, x0
  a8:	ldr	x0, [sp, #72]
  ac:	add	x0, x1, x0
  b0:	mov	x1, x0
  b4:	mov	x0, x19
  b8:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  bc:	nop
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIcEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIcED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  24:	add	x0, x19, x0
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIPKcED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm3opt3ArgEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPN4llvm3opt3ArgEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #32]
  18:	cmp	x19, #0x0
  1c:	b.eq	34 <_ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_+0x34>  // b.none
  20:	mov	x0, x19
  24:	bl	1e8 <_ZN4llvm3opt3ArgD1Ev>
  28:	mov	x1, #0x58                  	// #88
  2c:	mov	x0, x19
  30:	bl	0 <_ZdlPvm>
  34:	nop
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x8                   	// #8
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_:

0000000000000000 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  20:	mov	w2, w20
  24:	ldr	x1, [sp, #32]
  28:	mov	x0, x19
  2c:	bl	0 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x29, x30, [sp], #64
  38:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS6_E4typeES8_E5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS6_E4typeES8_E5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #32]
  20:	cmp	x1, x0
  24:	b.eq	44 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS6_E4typeES8_E5valueEvE4typeE+0x44>  // b.none
  28:	ldr	x1, [sp, #32]
  2c:	ldr	x0, [sp, #40]
  30:	sub	x0, x1, x0
  34:	mov	x2, x0
  38:	ldr	x1, [sp, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <memcpy>
  44:	nop
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKPKcENSt15iterator_traitsIT_E17iterator_categoryERKS5_:

0000000000000000 <_ZSt19__iterator_categoryIPKPKcENSt15iterator_traitsIT_E17iterator_categoryERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt10__distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #8]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #3
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

ArgList.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>:
       0:	stp	x29, x30, [sp, #-144]!
       4:	mov	x29, sp
       8:	str	x19, [sp, #16]
       c:	str	x0, [sp, #40]
      10:	str	x1, [sp, #32]
      14:	ldr	x0, [sp, #40]
      18:	add	x0, x0, #0x8
      1c:	add	x1, sp, #0x20
      20:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      24:	ldr	x0, [sp, #32]
      28:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      2c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      30:	stp	x0, x1, [sp, #48]
      34:	add	x0, sp, #0x30
      38:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      3c:	and	w0, w0, #0xff
      40:	cmp	w0, #0x0
      44:	b.eq	10c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x10c>  // b.none
      48:	ldr	x0, [sp, #40]
      4c:	add	x19, x0, #0x98
      50:	add	x0, sp, #0x30
      54:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      58:	str	w0, [sp, #116]
      5c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      60:	str	x0, [sp, #120]
      64:	add	x1, sp, #0x78
      68:	add	x0, sp, #0x74
      6c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      70:	mov	w2, w0
      74:	str	w2, [sp, #104]
      78:	lsr	x2, x0, #32
      7c:	str	w2, [sp, #108]
      80:	mov	w0, w1
      84:	str	w0, [sp, #112]
      88:	add	x0, sp, #0x68
      8c:	add	x1, sp, #0x40
      90:	mov	x8, x1
      94:	mov	x1, x0
      98:	mov	x0, x19
      9c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      a0:	add	x0, sp, #0x40
      a4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      a8:	add	x0, x0, #0x4
      ac:	str	x0, [sp, #136]
      b0:	ldr	x19, [sp, #136]
      b4:	ldr	x0, [sp, #40]
      b8:	add	x0, x0, #0x8
      bc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      c0:	sub	w0, w0, #0x1
      c4:	str	w0, [sp, #132]
      c8:	add	x0, sp, #0x84
      cc:	mov	x1, x0
      d0:	mov	x0, x19
      d4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      d8:	ldr	w1, [x0]
      dc:	ldr	x0, [sp, #136]
      e0:	str	w1, [x0]
      e4:	ldr	x0, [sp, #40]
      e8:	add	x0, x0, #0x8
      ec:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      f0:	mov	w1, w0
      f4:	ldr	x0, [sp, #136]
      f8:	str	w1, [x0, #4]
      fc:	add	x0, sp, #0x30
     100:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     104:	stp	x0, x1, [sp, #48]
     108:	b	34 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x34>
     10c:	nop
     110:	ldr	x19, [sp, #16]
     114:	ldp	x29, x30, [sp], #144
     118:	ret

000000000000011c <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE>:
     11c:	stp	x29, x30, [sp, #-240]!
     120:	mov	x29, sp
     124:	str	x19, [sp, #16]
     128:	str	x0, [sp, #104]
     12c:	str	w1, [sp, #96]
     130:	add	x0, sp, #0x70
     134:	mov	x8, x0
     138:	ldr	w1, [sp, #96]
     13c:	ldr	x0, [sp, #104]
     140:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     144:	add	x0, sp, #0x70
     148:	str	x0, [sp, #232]
     14c:	add	x0, sp, #0xb8
     150:	mov	x8, x0
     154:	ldr	x0, [sp, #232]
     158:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     15c:	add	x0, sp, #0xa0
     160:	mov	x8, x0
     164:	ldr	x0, [sp, #232]
     168:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     16c:	add	x2, sp, #0x40
     170:	add	x3, sp, #0xb8
     174:	ldp	x0, x1, [x3]
     178:	stp	x0, x1, [x2]
     17c:	ldr	x0, [x3, #16]
     180:	str	x0, [x2, #16]
     184:	add	x2, sp, #0x20
     188:	add	x3, sp, #0xa0
     18c:	ldp	x0, x1, [x3]
     190:	stp	x0, x1, [x2]
     194:	ldr	x0, [x3, #16]
     198:	str	x0, [x2, #16]
     19c:	add	x1, sp, #0x20
     1a0:	add	x0, sp, #0x40
     1a4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     1a8:	and	w0, w0, #0xff
     1ac:	cmp	w0, #0x0
     1b0:	b.eq	1e4 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0xc8>  // b.none
     1b4:	add	x0, sp, #0xb8
     1b8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     1bc:	str	x0, [sp, #224]
     1c0:	ldr	x0, [sp, #104]
     1c4:	add	x0, x0, #0x8
     1c8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     1cc:	str	x0, [sp, #216]
     1d0:	ldr	x0, [sp, #224]
     1d4:	str	xzr, [x0]
     1d8:	add	x0, sp, #0xb8
     1dc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     1e0:	b	16c <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x50>
     1e4:	ldr	x0, [sp, #104]
     1e8:	add	x19, x0, #0x98
     1ec:	add	x0, sp, #0x60
     1f0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     1f4:	str	w0, [sp, #212]
     1f8:	add	x0, sp, #0xd4
     1fc:	mov	x1, x0
     200:	mov	x0, x19
     204:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     208:	nop
     20c:	ldr	x19, [sp, #16]
     210:	ldp	x29, x30, [sp], #240
     214:	ret

0000000000000218 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>:
     218:	stp	x29, x30, [sp, #-176]!
     21c:	mov	x29, sp
     220:	str	x19, [sp, #16]
     224:	str	x0, [sp, #56]
     228:	stp	x1, x2, [sp, #40]
     22c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     230:	str	x0, [sp, #104]
     234:	add	x0, sp, #0x28
     238:	str	x0, [sp, #160]
     23c:	ldr	x0, [sp, #160]
     240:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     244:	str	x0, [sp, #168]
     248:	ldr	x0, [sp, #160]
     24c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     250:	str	x0, [sp, #152]
     254:	ldr	x1, [sp, #168]
     258:	ldr	x0, [sp, #152]
     25c:	cmp	x1, x0
     260:	b.eq	314 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xfc>  // b.none
     264:	ldr	x0, [sp, #168]
     268:	ldr	w0, [x0]
     26c:	str	w0, [sp, #96]
     270:	ldr	x0, [sp, #56]
     274:	add	x19, x0, #0x98
     278:	add	x0, sp, #0x60
     27c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     280:	str	w0, [sp, #116]
     284:	add	x0, sp, #0x74
     288:	add	x1, sp, #0x40
     28c:	mov	x8, x1
     290:	mov	x1, x0
     294:	mov	x0, x19
     298:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     29c:	ldr	x0, [sp, #56]
     2a0:	add	x0, x0, #0x98
     2a4:	add	x1, sp, #0x78
     2a8:	mov	x8, x1
     2ac:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     2b0:	add	x1, sp, #0x78
     2b4:	add	x0, sp, #0x40
     2b8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     2bc:	and	w0, w0, #0xff
     2c0:	cmp	w0, #0x0
     2c4:	b.eq	304 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xec>  // b.none
     2c8:	add	x0, sp, #0x40
     2cc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     2d0:	add	x1, x0, #0x4
     2d4:	add	x0, sp, #0x68
     2d8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     2dc:	ldr	w0, [x0]
     2e0:	str	w0, [sp, #104]
     2e4:	add	x0, sp, #0x40
     2e8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     2ec:	add	x1, x0, #0x8
     2f0:	add	x0, sp, #0x68
     2f4:	add	x0, x0, #0x4
     2f8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     2fc:	ldr	w0, [x0]
     300:	str	w0, [sp, #108]
     304:	ldr	x0, [sp, #168]
     308:	add	x0, x0, #0x4
     30c:	str	x0, [sp, #168]
     310:	b	254 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x3c>
     314:	ldr	w0, [sp, #104]
     318:	cmn	w0, #0x1
     31c:	b.ne	324 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x10c>  // b.any
     320:	str	wzr, [sp, #104]
     324:	ldr	x0, [sp, #104]
     328:	ldr	x19, [sp, #16]
     32c:	ldp	x29, x30, [sp], #176
     330:	ret

0000000000000334 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b>:
     334:	stp	x29, x30, [sp, #-64]!
     338:	mov	x29, sp
     33c:	str	x0, [sp, #40]
     340:	str	w1, [sp, #32]
     344:	str	w2, [sp, #24]
     348:	strb	w3, [sp, #31]
     34c:	ldr	w2, [sp, #24]
     350:	ldr	w1, [sp, #32]
     354:	ldr	x0, [sp, #40]
     358:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     35c:	str	x0, [sp, #56]
     360:	ldr	x0, [sp, #56]
     364:	cmp	x0, #0x0
     368:	b.eq	384 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x50>  // b.none
     36c:	ldr	x0, [sp, #56]
     370:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     374:	ldr	w1, [sp, #32]
     378:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     37c:	and	w0, w0, #0xff
     380:	b	388 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x54>
     384:	ldrb	w0, [sp, #31]
     388:	ldp	x29, x30, [sp], #64
     38c:	ret

0000000000000390 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b>:
     390:	stp	x29, x30, [sp, #-64]!
     394:	mov	x29, sp
     398:	str	x0, [sp, #40]
     39c:	str	w1, [sp, #32]
     3a0:	str	w2, [sp, #24]
     3a4:	str	w3, [sp, #16]
     3a8:	strb	w4, [sp, #23]
     3ac:	ldr	w3, [sp, #16]
     3b0:	ldr	w2, [sp, #24]
     3b4:	ldr	w1, [sp, #32]
     3b8:	ldr	x0, [sp, #40]
     3bc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     3c0:	str	x0, [sp, #56]
     3c4:	ldr	x0, [sp, #56]
     3c8:	cmp	x0, #0x0
     3cc:	b.eq	418 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x88>  // b.none
     3d0:	ldr	x0, [sp, #56]
     3d4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     3d8:	ldr	w1, [sp, #32]
     3dc:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     3e0:	and	w0, w0, #0xff
     3e4:	cmp	w0, #0x0
     3e8:	b.ne	408 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x78>  // b.any
     3ec:	ldr	x0, [sp, #56]
     3f0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     3f4:	ldr	w1, [sp, #24]
     3f8:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     3fc:	and	w0, w0, #0xff
     400:	cmp	w0, #0x0
     404:	b.eq	410 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x80>  // b.none
     408:	mov	w0, #0x1                   	// #1
     40c:	b	41c <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x8c>
     410:	mov	w0, #0x0                   	// #0
     414:	b	41c <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0x8c>
     418:	ldrb	w0, [sp, #23]
     41c:	ldp	x29, x30, [sp], #64
     420:	ret

0000000000000424 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>:
     424:	stp	x29, x30, [sp, #-80]!
     428:	mov	x29, sp
     42c:	str	x0, [sp, #40]
     430:	str	w1, [sp, #32]
     434:	stp	x2, x3, [sp, #16]
     438:	ldr	w1, [sp, #32]
     43c:	ldr	x0, [sp, #40]
     440:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     444:	str	x0, [sp, #72]
     448:	ldr	x0, [sp, #72]
     44c:	cmp	x0, #0x0
     450:	b.eq	474 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x50>  // b.none
     454:	mov	w1, #0x0                   	// #0
     458:	ldr	x0, [sp, #72]
     45c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     460:	mov	x1, x0
     464:	add	x0, sp, #0x38
     468:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     46c:	ldp	x0, x1, [sp, #56]
     470:	b	478 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x54>
     474:	ldp	x0, x1, [sp, #16]
     478:	ldp	x29, x30, [sp], #80
     47c:	ret

0000000000000480 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE>:
     480:	stp	x29, x30, [sp, #-240]!
     484:	mov	x29, sp
     488:	stp	x19, x20, [sp, #16]
     48c:	str	x21, [sp, #32]
     490:	mov	x19, x8
     494:	str	x0, [sp, #56]
     498:	str	w1, [sp, #48]
     49c:	add	x0, sp, #0x48
     4a0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     4a4:	add	x0, sp, #0xd8
     4a8:	mov	w1, #0x0                   	// #0
     4ac:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     4b0:	add	x0, sp, #0xe0
     4b4:	mov	w1, #0x0                   	// #0
     4b8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     4bc:	add	x0, sp, #0x48
     4c0:	ldr	w4, [sp, #224]
     4c4:	ldr	w3, [sp, #216]
     4c8:	ldr	w2, [sp, #48]
     4cc:	mov	x1, x0
     4d0:	ldr	x0, [sp, #56]
     4d4:	bl	820 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>
     4d8:	add	x0, sp, #0x48
     4dc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     4e0:	mov	x20, x0
     4e4:	add	x0, sp, #0x48
     4e8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     4ec:	mov	x21, x0
     4f0:	add	x0, sp, #0xe8
     4f4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     4f8:	add	x0, sp, #0xe8
     4fc:	mov	x3, x0
     500:	mov	x2, x21
     504:	mov	x1, x20
     508:	mov	x0, x19
     50c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     510:	add	x0, sp, #0xe8
     514:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     518:	add	x0, sp, #0x48
     51c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     520:	nop
     524:	mov	x0, x19
     528:	ldp	x19, x20, [sp, #16]
     52c:	ldr	x21, [sp, #32]
     530:	ldp	x29, x30, [sp], #240
     534:	ret

0000000000000538 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_>:
     538:	stp	x29, x30, [sp, #-272]!
     53c:	mov	x29, sp
     540:	str	x0, [sp, #120]
     544:	str	x1, [sp, #112]
     548:	stp	x2, x3, [sp, #96]
     54c:	stp	x4, x5, [sp, #80]
     550:	ldr	x0, [sp, #120]
     554:	str	x0, [sp, #240]
     558:	add	x0, sp, #0xb0
     55c:	mov	x8, x0
     560:	ldr	x0, [sp, #240]
     564:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     568:	add	x0, sp, #0x98
     56c:	mov	x8, x0
     570:	ldr	x0, [sp, #240]
     574:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     578:	add	x2, sp, #0x30
     57c:	add	x3, sp, #0xb0
     580:	ldp	x0, x1, [x3]
     584:	stp	x0, x1, [x2]
     588:	ldr	x0, [x3, #16]
     58c:	str	x0, [x2, #16]
     590:	add	x2, sp, #0x10
     594:	add	x3, sp, #0x98
     598:	ldp	x0, x1, [x3]
     59c:	stp	x0, x1, [x2]
     5a0:	ldr	x0, [x3, #16]
     5a4:	str	x0, [x2, #16]
     5a8:	add	x1, sp, #0x10
     5ac:	add	x0, sp, #0x30
     5b0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     5b4:	and	w0, w0, #0xff
     5b8:	cmp	w0, #0x0
     5bc:	b.eq	6ec <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x1b4>  // b.none
     5c0:	add	x0, sp, #0xb0
     5c4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     5c8:	ldr	x0, [x0]
     5cc:	str	x0, [sp, #232]
     5d0:	strb	wzr, [sp, #271]
     5d4:	add	x0, sp, #0x50
     5d8:	str	x0, [sp, #224]
     5dc:	ldr	x0, [sp, #224]
     5e0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     5e4:	str	x0, [sp, #256]
     5e8:	ldr	x0, [sp, #224]
     5ec:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     5f0:	str	x0, [sp, #216]
     5f4:	ldr	x1, [sp, #256]
     5f8:	ldr	x0, [sp, #216]
     5fc:	cmp	x1, x0
     600:	b.eq	648 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x110>  // b.none
     604:	ldr	x0, [sp, #256]
     608:	ldr	w0, [x0]
     60c:	str	w0, [sp, #144]
     610:	ldr	x0, [sp, #232]
     614:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     618:	ldr	w1, [sp, #144]
     61c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     620:	and	w0, w0, #0xff
     624:	cmp	w0, #0x0
     628:	b.eq	638 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x100>  // b.none
     62c:	mov	w0, #0x1                   	// #1
     630:	strb	w0, [sp, #271]
     634:	b	648 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x110>
     638:	ldr	x0, [sp, #256]
     63c:	add	x0, x0, #0x4
     640:	str	x0, [sp, #256]
     644:	b	5f4 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xbc>
     648:	ldrb	w0, [sp, #271]
     64c:	eor	w0, w0, #0x1
     650:	and	w0, w0, #0xff
     654:	cmp	w0, #0x0
     658:	b.eq	6e0 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x1a8>  // b.none
     65c:	add	x0, sp, #0x60
     660:	str	x0, [sp, #208]
     664:	ldr	x0, [sp, #208]
     668:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     66c:	str	x0, [sp, #248]
     670:	ldr	x0, [sp, #208]
     674:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     678:	str	x0, [sp, #200]
     67c:	ldr	x1, [sp, #248]
     680:	ldr	x0, [sp, #200]
     684:	cmp	x1, x0
     688:	b.eq	6e0 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x1a8>  // b.none
     68c:	ldr	x0, [sp, #248]
     690:	ldr	w0, [x0]
     694:	str	w0, [sp, #136]
     698:	ldr	x0, [sp, #232]
     69c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     6a0:	ldr	w1, [sp, #136]
     6a4:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     6a8:	and	w0, w0, #0xff
     6ac:	cmp	w0, #0x0
     6b0:	b.eq	6d0 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x198>  // b.none
     6b4:	ldr	x0, [sp, #232]
     6b8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     6bc:	ldr	x2, [sp, #112]
     6c0:	ldr	x1, [sp, #120]
     6c4:	ldr	x0, [sp, #232]
     6c8:	bl	0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
     6cc:	b	6e0 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x1a8>
     6d0:	ldr	x0, [sp, #248]
     6d4:	add	x0, x0, #0x4
     6d8:	str	x0, [sp, #248]
     6dc:	b	67c <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x144>
     6e0:	add	x0, sp, #0xb0
     6e4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     6e8:	b	578 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x40>
     6ec:	nop
     6f0:	ldp	x29, x30, [sp], #272
     6f4:	ret

00000000000006f8 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEE>:
     6f8:	stp	x29, x30, [sp, #-64]!
     6fc:	mov	x29, sp
     700:	str	x0, [sp, #40]
     704:	str	x1, [sp, #32]
     708:	stp	x2, x3, [sp, #16]
     70c:	add	x0, sp, #0x30
     710:	mov	w1, #0x1                   	// #1
     714:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     718:	ldp	x4, x5, [sp, #48]
     71c:	ldp	x2, x3, [sp, #16]
     720:	ldr	x1, [sp, #32]
     724:	ldr	x0, [sp, #40]
     728:	bl	538 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_>
     72c:	nop
     730:	ldp	x29, x30, [sp], #64
     734:	ret

0000000000000738 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>:
     738:	stp	x29, x30, [sp, #-272]!
     73c:	mov	x29, sp
     740:	str	x0, [sp, #120]
     744:	str	x1, [sp, #112]
     748:	str	w2, [sp, #104]
     74c:	str	w3, [sp, #96]
     750:	str	w4, [sp, #88]
     754:	add	x0, sp, #0xc0
     758:	mov	x8, x0
     75c:	ldr	w3, [sp, #88]
     760:	ldr	w2, [sp, #96]
     764:	ldr	w1, [sp, #104]
     768:	ldr	x0, [sp, #120]
     76c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     770:	add	x0, sp, #0xc0
     774:	str	x0, [sp, #264]
     778:	add	x0, sp, #0x80
     77c:	mov	x8, x0
     780:	ldr	x0, [sp, #264]
     784:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     788:	add	x0, sp, #0xa0
     78c:	mov	x8, x0
     790:	ldr	x0, [sp, #264]
     794:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     798:	add	x2, sp, #0x30
     79c:	add	x3, sp, #0x80
     7a0:	ldp	x0, x1, [x3]
     7a4:	stp	x0, x1, [x2]
     7a8:	ldp	x0, x1, [x3, #16]
     7ac:	stp	x0, x1, [x2, #16]
     7b0:	add	x2, sp, #0x10
     7b4:	add	x3, sp, #0xa0
     7b8:	ldp	x0, x1, [x3]
     7bc:	stp	x0, x1, [x2]
     7c0:	ldp	x0, x1, [x3, #16]
     7c4:	stp	x0, x1, [x2, #16]
     7c8:	add	x1, sp, #0x10
     7cc:	add	x0, sp, #0x30
     7d0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     7d4:	and	w0, w0, #0xff
     7d8:	cmp	w0, #0x0
     7dc:	b.eq	814 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xdc>  // b.none
     7e0:	add	x0, sp, #0x80
     7e4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     7e8:	ldr	x0, [x0]
     7ec:	str	x0, [sp, #256]
     7f0:	ldr	x0, [sp, #256]
     7f4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     7f8:	ldr	x2, [sp, #112]
     7fc:	ldr	x1, [sp, #120]
     800:	ldr	x0, [sp, #256]
     804:	bl	0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
     808:	add	x0, sp, #0x80
     80c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     810:	b	798 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x60>
     814:	nop
     818:	ldp	x29, x30, [sp], #272
     81c:	ret

0000000000000820 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>:
     820:	stp	x29, x30, [sp, #-304]!
     824:	mov	x29, sp
     828:	stp	x19, x20, [sp, #16]
     82c:	str	x0, [sp, #136]
     830:	str	x1, [sp, #128]
     834:	str	w2, [sp, #120]
     838:	str	w3, [sp, #112]
     83c:	str	w4, [sp, #104]
     840:	add	x0, sp, #0xd8
     844:	mov	x8, x0
     848:	ldr	w3, [sp, #104]
     84c:	ldr	w2, [sp, #112]
     850:	ldr	w1, [sp, #120]
     854:	ldr	x0, [sp, #136]
     858:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     85c:	add	x0, sp, #0xd8
     860:	str	x0, [sp, #296]
     864:	add	x0, sp, #0x98
     868:	mov	x8, x0
     86c:	ldr	x0, [sp, #296]
     870:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     874:	add	x0, sp, #0xb8
     878:	mov	x8, x0
     87c:	ldr	x0, [sp, #296]
     880:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     884:	add	x2, sp, #0x40
     888:	add	x3, sp, #0x98
     88c:	ldp	x0, x1, [x3]
     890:	stp	x0, x1, [x2]
     894:	ldp	x0, x1, [x3, #16]
     898:	stp	x0, x1, [x2, #16]
     89c:	add	x2, sp, #0x20
     8a0:	add	x3, sp, #0xb8
     8a4:	ldp	x0, x1, [x3]
     8a8:	stp	x0, x1, [x2]
     8ac:	ldp	x0, x1, [x3, #16]
     8b0:	stp	x0, x1, [x2, #16]
     8b4:	add	x1, sp, #0x20
     8b8:	add	x0, sp, #0x40
     8bc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     8c0:	and	w0, w0, #0xff
     8c4:	cmp	w0, #0x0
     8c8:	b.eq	924 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x104>  // b.none
     8cc:	add	x0, sp, #0x98
     8d0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     8d4:	ldr	x0, [x0]
     8d8:	str	x0, [sp, #288]
     8dc:	ldr	x0, [sp, #288]
     8e0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     8e4:	ldr	x0, [sp, #288]
     8e8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     8ec:	str	x0, [sp, #280]
     8f0:	ldr	x19, [sp, #128]
     8f4:	ldr	x0, [sp, #280]
     8f8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     8fc:	mov	x20, x0
     900:	ldr	x0, [sp, #280]
     904:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     908:	mov	x2, x0
     90c:	mov	x1, x20
     910:	mov	x0, x19
     914:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     918:	add	x0, sp, #0x98
     91c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     920:	b	884 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x64>
     924:	nop
     928:	ldp	x19, x20, [sp, #16]
     92c:	ldp	x29, x30, [sp], #304
     930:	ret

0000000000000934 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b>:
     934:	stp	x29, x30, [sp, #-304]!
     938:	mov	x29, sp
     93c:	str	x19, [sp, #16]
     940:	str	x0, [sp, #120]
     944:	str	x1, [sp, #112]
     948:	str	w2, [sp, #104]
     94c:	str	x3, [sp, #96]
     950:	strb	w4, [sp, #111]
     954:	add	x0, sp, #0x88
     958:	mov	x8, x0
     95c:	ldr	w1, [sp, #104]
     960:	ldr	x0, [sp, #120]
     964:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     968:	add	x0, sp, #0x88
     96c:	str	x0, [sp, #296]
     970:	add	x0, sp, #0xd0
     974:	mov	x8, x0
     978:	ldr	x0, [sp, #296]
     97c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     980:	add	x0, sp, #0xb8
     984:	mov	x8, x0
     988:	ldr	x0, [sp, #296]
     98c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     990:	add	x2, sp, #0x40
     994:	add	x3, sp, #0xd0
     998:	ldp	x0, x1, [x3]
     99c:	stp	x0, x1, [x2]
     9a0:	ldr	x0, [x3, #16]
     9a4:	str	x0, [x2, #16]
     9a8:	add	x2, sp, #0x20
     9ac:	add	x3, sp, #0xb8
     9b0:	ldp	x0, x1, [x3]
     9b4:	stp	x0, x1, [x2]
     9b8:	ldr	x0, [x3, #16]
     9bc:	str	x0, [x2, #16]
     9c0:	add	x1, sp, #0x20
     9c4:	add	x0, sp, #0x40
     9c8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     9cc:	and	w0, w0, #0xff
     9d0:	cmp	w0, #0x0
     9d4:	b.eq	a94 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x160>  // b.none
     9d8:	add	x0, sp, #0xd0
     9dc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     9e0:	ldr	x0, [x0]
     9e4:	str	x0, [sp, #288]
     9e8:	ldr	x0, [sp, #288]
     9ec:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     9f0:	ldrb	w0, [sp, #111]
     9f4:	cmp	w0, #0x0
     9f8:	b.eq	a58 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x124>  // b.none
     9fc:	ldr	x19, [sp, #112]
     a00:	ldr	x1, [sp, #96]
     a04:	add	x0, sp, #0x108
     a08:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     a0c:	mov	w1, #0x0                   	// #0
     a10:	ldr	x0, [sp, #288]
     a14:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     a18:	mov	x2, x0
     a1c:	add	x0, sp, #0x108
     a20:	add	x1, sp, #0xf0
     a24:	mov	x8, x1
     a28:	mov	x1, x2
     a2c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     a30:	add	x0, sp, #0xf0
     a34:	mov	x1, x0
     a38:	ldr	x0, [sp, #120]
     a3c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     a40:	str	x0, [sp, #232]
     a44:	add	x0, sp, #0xe8
     a48:	mov	x1, x0
     a4c:	mov	x0, x19
     a50:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     a54:	b	a88 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x154>
     a58:	ldr	x0, [sp, #112]
     a5c:	add	x1, sp, #0x60
     a60:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     a64:	ldr	x19, [sp, #112]
     a68:	mov	w1, #0x0                   	// #0
     a6c:	ldr	x0, [sp, #288]
     a70:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     a74:	str	x0, [sp, #280]
     a78:	add	x0, sp, #0x118
     a7c:	mov	x1, x0
     a80:	mov	x0, x19
     a84:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     a88:	add	x0, sp, #0xd0
     a8c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     a90:	b	990 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x5c>
     a94:	nop
     a98:	ldr	x19, [sp, #16]
     a9c:	ldp	x29, x30, [sp], #304
     aa0:	ret

0000000000000aa4 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE>:
     aa4:	stp	x29, x30, [sp, #-208]!
     aa8:	mov	x29, sp
     aac:	str	x0, [sp, #88]
     ab0:	str	w1, [sp, #80]
     ab4:	add	x0, sp, #0x60
     ab8:	mov	x8, x0
     abc:	ldr	w1, [sp, #80]
     ac0:	ldr	x0, [sp, #88]
     ac4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ac8:	add	x0, sp, #0x60
     acc:	str	x0, [sp, #200]
     ad0:	add	x0, sp, #0xa8
     ad4:	mov	x8, x0
     ad8:	ldr	x0, [sp, #200]
     adc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ae0:	add	x0, sp, #0x90
     ae4:	mov	x8, x0
     ae8:	ldr	x0, [sp, #200]
     aec:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     af0:	add	x2, sp, #0x30
     af4:	add	x3, sp, #0xa8
     af8:	ldp	x0, x1, [x3]
     afc:	stp	x0, x1, [x2]
     b00:	ldr	x0, [x3, #16]
     b04:	str	x0, [x2, #16]
     b08:	add	x2, sp, #0x10
     b0c:	add	x3, sp, #0x90
     b10:	ldp	x0, x1, [x3]
     b14:	stp	x0, x1, [x2]
     b18:	ldr	x0, [x3, #16]
     b1c:	str	x0, [x2, #16]
     b20:	add	x1, sp, #0x10
     b24:	add	x0, sp, #0x30
     b28:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     b2c:	and	w0, w0, #0xff
     b30:	cmp	w0, #0x0
     b34:	b.eq	b5c <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0xb8>  // b.none
     b38:	add	x0, sp, #0xa8
     b3c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     b40:	ldr	x0, [x0]
     b44:	str	x0, [sp, #192]
     b48:	ldr	x0, [sp, #192]
     b4c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     b50:	add	x0, sp, #0xa8
     b54:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     b58:	b	af0 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0x4c>
     b5c:	nop
     b60:	ldp	x29, x30, [sp], #208
     b64:	ret

0000000000000b68 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv>:
     b68:	stp	x29, x30, [sp, #-160]!
     b6c:	mov	x29, sp
     b70:	str	x0, [sp, #88]
     b74:	ldr	x0, [sp, #88]
     b78:	str	x0, [sp, #152]
     b7c:	add	x0, sp, #0x78
     b80:	mov	x8, x0
     b84:	ldr	x0, [sp, #152]
     b88:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     b8c:	add	x0, sp, #0x60
     b90:	mov	x8, x0
     b94:	ldr	x0, [sp, #152]
     b98:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     b9c:	add	x2, sp, #0x30
     ba0:	add	x3, sp, #0x78
     ba4:	ldp	x0, x1, [x3]
     ba8:	stp	x0, x1, [x2]
     bac:	ldr	x0, [x3, #16]
     bb0:	str	x0, [x2, #16]
     bb4:	add	x2, sp, #0x10
     bb8:	add	x3, sp, #0x60
     bbc:	ldp	x0, x1, [x3]
     bc0:	stp	x0, x1, [x2]
     bc4:	ldr	x0, [x3, #16]
     bc8:	str	x0, [x2, #16]
     bcc:	add	x1, sp, #0x10
     bd0:	add	x0, sp, #0x30
     bd4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     bd8:	and	w0, w0, #0xff
     bdc:	cmp	w0, #0x0
     be0:	b.eq	c24 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0xbc>  // b.none
     be4:	add	x0, sp, #0x78
     be8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     bec:	ldr	x0, [x0]
     bf0:	str	x0, [sp, #144]
     bf4:	ldr	x0, [sp, #144]
     bf8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     bfc:	and	w0, w0, #0xff
     c00:	eor	w0, w0, #0x1
     c04:	and	w0, w0, #0xff
     c08:	cmp	w0, #0x0
     c0c:	b.eq	c18 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0xb0>  // b.none
     c10:	ldr	x0, [sp, #144]
     c14:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c18:	add	x0, sp, #0x78
     c1c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c20:	b	b9c <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x34>
     c24:	nop
     c28:	ldp	x29, x30, [sp], #160
     c2c:	ret

0000000000000c30 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_>:
     c30:	stp	x29, x30, [sp, #-176]!
     c34:	mov	x29, sp
     c38:	stp	x19, x20, [sp, #16]
     c3c:	str	x0, [sp, #72]
     c40:	str	w1, [sp, #68]
     c44:	stp	x2, x3, [sp, #48]
     c48:	stp	x4, x5, [sp, #32]
     c4c:	ldr	x0, [sp, #72]
     c50:	ldr	x0, [x0]
     c54:	ldr	x2, [x0]
     c58:	ldr	w1, [sp, #68]
     c5c:	ldr	x0, [sp, #72]
     c60:	blr	x2
     c64:	mov	x1, x0
     c68:	add	x0, sp, #0x58
     c6c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c70:	add	x0, sp, #0x58
     c74:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c78:	mov	x19, x0
     c7c:	add	x0, sp, #0x30
     c80:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c84:	mov	x20, x0
     c88:	add	x0, sp, #0x20
     c8c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c90:	add	x0, x20, x0
     c94:	cmp	x19, x0
     c98:	b.ne	cd4 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xa4>  // b.any
     c9c:	add	x0, sp, #0x58
     ca0:	ldp	x1, x2, [sp, #48]
     ca4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ca8:	and	w0, w0, #0xff
     cac:	cmp	w0, #0x0
     cb0:	b.eq	cd4 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xa4>  // b.none
     cb4:	add	x0, sp, #0x58
     cb8:	ldp	x1, x2, [sp, #32]
     cbc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     cc0:	and	w0, w0, #0xff
     cc4:	cmp	w0, #0x0
     cc8:	b.eq	cd4 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xa4>  // b.none
     ccc:	mov	w0, #0x1                   	// #1
     cd0:	b	cd8 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xa8>
     cd4:	mov	w0, #0x0                   	// #0
     cd8:	cmp	w0, #0x0
     cdc:	b.eq	cec <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xbc>  // b.none
     ce0:	add	x0, sp, #0x58
     ce4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ce8:	b	d2c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xfc>
     cec:	add	x1, sp, #0x30
     cf0:	add	x0, sp, #0x80
     cf4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     cf8:	add	x1, sp, #0x20
     cfc:	add	x0, sp, #0x98
     d00:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     d04:	add	x1, sp, #0x98
     d08:	add	x0, sp, #0x80
     d0c:	add	x2, sp, #0x68
     d10:	mov	x8, x2
     d14:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     d18:	add	x0, sp, #0x68
     d1c:	mov	x1, x0
     d20:	ldr	x0, [sp, #72]
     d24:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     d28:	nop
     d2c:	ldp	x19, x20, [sp, #16]
     d30:	ldp	x29, x30, [sp], #176
     d34:	ret

0000000000000d38 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE>:
     d38:	stp	x29, x30, [sp, #-160]!
     d3c:	mov	x29, sp
     d40:	str	x0, [sp, #88]
     d44:	str	x1, [sp, #80]
     d48:	ldr	x0, [sp, #88]
     d4c:	str	x0, [sp, #152]
     d50:	add	x0, sp, #0x78
     d54:	mov	x8, x0
     d58:	ldr	x0, [sp, #152]
     d5c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     d60:	add	x0, sp, #0x60
     d64:	mov	x8, x0
     d68:	ldr	x0, [sp, #152]
     d6c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     d70:	add	x2, sp, #0x30
     d74:	add	x3, sp, #0x78
     d78:	ldp	x0, x1, [x3]
     d7c:	stp	x0, x1, [x2]
     d80:	ldr	x0, [x3, #16]
     d84:	str	x0, [x2, #16]
     d88:	add	x2, sp, #0x10
     d8c:	add	x3, sp, #0x60
     d90:	ldp	x0, x1, [x3]
     d94:	stp	x0, x1, [x2]
     d98:	ldr	x0, [x3, #16]
     d9c:	str	x0, [x2, #16]
     da0:	add	x1, sp, #0x10
     da4:	add	x0, sp, #0x30
     da8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     dac:	and	w0, w0, #0xff
     db0:	cmp	w0, #0x0
     db4:	b.eq	df0 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xb8>  // b.none
     db8:	add	x0, sp, #0x78
     dbc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     dc0:	ldr	x0, [x0]
     dc4:	str	x0, [sp, #144]
     dc8:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     dcc:	add	x1, x0, #0x0
     dd0:	ldr	x0, [sp, #80]
     dd4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     dd8:	ldr	x1, [sp, #80]
     ddc:	ldr	x0, [sp, #144]
     de0:	bl	0 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>
     de4:	add	x0, sp, #0x78
     de8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     dec:	b	d70 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x38>
     df0:	nop
     df4:	ldp	x29, x30, [sp], #160
     df8:	ret

0000000000000dfc <_ZNK4llvm3opt7ArgList4dumpEv>:
     dfc:	stp	x29, x30, [sp, #-32]!
     e00:	mov	x29, sp
     e04:	str	x0, [sp, #24]
     e08:	bl	0 <_ZN4llvm4dbgsEv>
     e0c:	mov	x1, x0
     e10:	ldr	x0, [sp, #24]
     e14:	bl	d38 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE>
     e18:	nop
     e1c:	ldp	x29, x30, [sp], #32
     e20:	ret

0000000000000e24 <_ZN4llvm3opt12InputArgList13releaseMemoryEv>:
     e24:	stp	x29, x30, [sp, #-176]!
     e28:	mov	x29, sp
     e2c:	str	x19, [sp, #16]
     e30:	str	x0, [sp, #104]
     e34:	ldr	x0, [sp, #104]
     e38:	str	x0, [sp, #168]
     e3c:	ldr	x0, [sp, #168]
     e40:	add	x1, sp, #0x88
     e44:	mov	x8, x1
     e48:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e4c:	ldr	x0, [sp, #168]
     e50:	add	x1, sp, #0x70
     e54:	mov	x8, x1
     e58:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e5c:	add	x2, sp, #0x40
     e60:	add	x3, sp, #0x88
     e64:	ldp	x0, x1, [x3]
     e68:	stp	x0, x1, [x2]
     e6c:	ldr	x0, [x3, #16]
     e70:	str	x0, [x2, #16]
     e74:	add	x2, sp, #0x20
     e78:	add	x3, sp, #0x70
     e7c:	ldp	x0, x1, [x3]
     e80:	stp	x0, x1, [x2]
     e84:	ldr	x0, [x3, #16]
     e88:	str	x0, [x2, #16]
     e8c:	add	x1, sp, #0x20
     e90:	add	x0, sp, #0x40
     e94:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e98:	and	w0, w0, #0xff
     e9c:	cmp	w0, #0x0
     ea0:	b.eq	ee0 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0xbc>  // b.none
     ea4:	add	x0, sp, #0x88
     ea8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     eac:	ldr	x0, [x0]
     eb0:	str	x0, [sp, #160]
     eb4:	ldr	x19, [sp, #160]
     eb8:	cmp	x19, #0x0
     ebc:	b.eq	ed4 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0xb0>  // b.none
     ec0:	mov	x0, x19
     ec4:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
     ec8:	mov	x1, #0x58                  	// #88
     ecc:	mov	x0, x19
     ed0:	bl	0 <_ZdlPvm>
     ed4:	add	x0, sp, #0x88
     ed8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     edc:	b	e5c <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x38>
     ee0:	nop
     ee4:	ldr	x19, [sp, #16]
     ee8:	ldp	x29, x30, [sp], #176
     eec:	ret

0000000000000ef0 <_ZN4llvm3opt12InputArgListC1EPKPKcS5_>:
     ef0:	stp	x29, x30, [sp, #-48]!
     ef4:	mov	x29, sp
     ef8:	str	x0, [sp, #40]
     efc:	str	x1, [sp, #32]
     f00:	str	x2, [sp, #24]
     f04:	ldr	x0, [sp, #40]
     f08:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f0c:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f10:	ldr	x0, [x0]
     f14:	add	x1, x0, #0x10
     f18:	ldr	x0, [sp, #40]
     f1c:	str	x1, [x0]
     f20:	ldr	x0, [sp, #40]
     f24:	add	x0, x0, #0xb8
     f28:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f2c:	ldr	x0, [sp, #40]
     f30:	add	x0, x0, #0x148
     f34:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f38:	ldr	x1, [sp, #24]
     f3c:	ldr	x0, [sp, #32]
     f40:	sub	x0, x1, x0
     f44:	asr	x0, x0, #3
     f48:	mov	w1, w0
     f4c:	ldr	x0, [sp, #40]
     f50:	str	w1, [x0, #352]
     f54:	ldr	x0, [sp, #40]
     f58:	add	x0, x0, #0xb8
     f5c:	ldr	x2, [sp, #24]
     f60:	ldr	x1, [sp, #32]
     f64:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f68:	nop
     f6c:	ldp	x29, x30, [sp], #48
     f70:	ret

0000000000000f74 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>:
     f74:	stp	x29, x30, [sp, #-112]!
     f78:	mov	x29, sp
     f7c:	str	x19, [sp, #16]
     f80:	str	x0, [sp, #56]
     f84:	stp	x1, x2, [sp, #40]
     f88:	ldr	x0, [sp, #56]
     f8c:	add	x0, x0, #0xb8
     f90:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f94:	str	w0, [sp, #108]
     f98:	ldr	x0, [sp, #56]
     f9c:	add	x19, x0, #0x148
     fa0:	add	x0, sp, #0x28
     fa4:	add	x1, sp, #0x40
     fa8:	mov	x8, x1
     fac:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     fb0:	add	x0, sp, #0x40
     fb4:	mov	x1, x0
     fb8:	mov	x0, x19
     fbc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     fc0:	add	x0, sp, #0x40
     fc4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     fc8:	ldr	x0, [sp, #56]
     fcc:	add	x19, x0, #0xb8
     fd0:	ldr	x0, [sp, #56]
     fd4:	add	x0, x0, #0x148
     fd8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     fdc:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
     fe0:	str	x0, [sp, #96]
     fe4:	add	x0, sp, #0x60
     fe8:	mov	x1, x0
     fec:	mov	x0, x19
     ff0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ff4:	ldr	w0, [sp, #108]
     ff8:	ldr	x19, [sp, #16]
     ffc:	ldp	x29, x30, [sp], #112
    1000:	ret

0000000000001004 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_>:
    1004:	stp	x29, x30, [sp, #-80]!
    1008:	mov	x29, sp
    100c:	str	x0, [sp, #56]
    1010:	stp	x1, x2, [sp, #40]
    1014:	stp	x3, x4, [sp, #24]
    1018:	ldp	x1, x2, [sp, #40]
    101c:	ldr	x0, [sp, #56]
    1020:	bl	f74 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    1024:	str	w0, [sp, #76]
    1028:	ldp	x1, x2, [sp, #24]
    102c:	ldr	x0, [sp, #56]
    1030:	bl	f74 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    1034:	str	w0, [sp, #72]
    1038:	ldr	w0, [sp, #76]
    103c:	add	w0, w0, #0x1
    1040:	ldr	w1, [sp, #72]
    1044:	cmp	w1, w0
    1048:	b.eq	106c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_+0x68>  // b.none
    104c:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1050:	add	x3, x0, #0x0
    1054:	mov	w2, #0xde                  	// #222
    1058:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    105c:	add	x1, x0, #0x0
    1060:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1064:	add	x0, x0, #0x0
    1068:	bl	0 <__assert_fail>
    106c:	ldr	w0, [sp, #76]
    1070:	ldp	x29, x30, [sp], #80
    1074:	ret

0000000000001078 <_ZNK4llvm3opt12InputArgList16MakeArgStringRefENS_9StringRefE>:
    1078:	stp	x29, x30, [sp, #-48]!
    107c:	mov	x29, sp
    1080:	str	x0, [sp, #40]
    1084:	stp	x1, x2, [sp, #24]
    1088:	ldp	x1, x2, [sp, #24]
    108c:	ldr	x0, [sp, #40]
    1090:	bl	f74 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    1094:	mov	w1, w0
    1098:	ldr	x0, [sp, #40]
    109c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    10a0:	ldp	x29, x30, [sp], #48
    10a4:	ret

00000000000010a8 <_ZN4llvm3opt14DerivedArgListC1ERKNS0_12InputArgListE>:
    10a8:	stp	x29, x30, [sp, #-32]!
    10ac:	mov	x29, sp
    10b0:	str	x0, [sp, #24]
    10b4:	str	x1, [sp, #16]
    10b8:	ldr	x0, [sp, #24]
    10bc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    10c0:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    10c4:	ldr	x0, [x0]
    10c8:	add	x1, x0, #0x10
    10cc:	ldr	x0, [sp, #24]
    10d0:	str	x1, [x0]
    10d4:	ldr	x0, [sp, #24]
    10d8:	ldr	x1, [sp, #16]
    10dc:	str	x1, [x0, #184]
    10e0:	ldr	x0, [sp, #24]
    10e4:	add	x0, x0, #0xc0
    10e8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    10ec:	nop
    10f0:	ldp	x29, x30, [sp], #32
    10f4:	ret

00000000000010f8 <_ZNK4llvm3opt14DerivedArgList16MakeArgStringRefENS_9StringRefE>:
    10f8:	stp	x29, x30, [sp, #-96]!
    10fc:	mov	x29, sp
    1100:	str	x19, [sp, #16]
    1104:	str	x0, [sp, #56]
    1108:	stp	x1, x2, [sp, #40]
    110c:	ldr	x0, [sp, #56]
    1110:	ldr	x0, [x0, #184]
    1114:	mov	x19, x0
    1118:	add	x1, sp, #0x28
    111c:	add	x0, sp, #0x48
    1120:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1124:	add	x0, sp, #0x48
    1128:	mov	x1, x0
    112c:	mov	x0, x19
    1130:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1134:	ldr	x19, [sp, #16]
    1138:	ldp	x29, x30, [sp], #96
    113c:	ret

0000000000001140 <_ZN4llvm3opt14DerivedArgList17AddSynthesizedArgEPNS0_3ArgE>:
    1140:	stp	x29, x30, [sp, #-64]!
    1144:	mov	x29, sp
    1148:	str	x19, [sp, #16]
    114c:	str	x0, [sp, #40]
    1150:	str	x1, [sp, #32]
    1154:	ldr	x0, [sp, #40]
    1158:	add	x19, x0, #0xc0
    115c:	add	x0, sp, #0x38
    1160:	ldr	x1, [sp, #32]
    1164:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1168:	add	x0, sp, #0x38
    116c:	mov	x1, x0
    1170:	mov	x0, x19
    1174:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1178:	add	x0, sp, #0x38
    117c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1180:	nop
    1184:	ldr	x19, [sp, #16]
    1188:	ldp	x29, x30, [sp], #64
    118c:	ret

0000000000001190 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE>:
    1190:	stp	x29, x30, [sp, #-192]!
    1194:	mov	x29, sp
    1198:	stp	x19, x20, [sp, #16]
    119c:	str	x0, [sp, #56]
    11a0:	str	x1, [sp, #48]
    11a4:	stp	x2, x3, [sp, #32]
    11a8:	ldr	x0, [sp, #56]
    11ac:	add	x19, x0, #0xc0
    11b0:	ldr	x20, [sp, #56]
    11b4:	add	x0, sp, #0x20
    11b8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    11bc:	stp	x0, x1, [sp, #128]
    11c0:	add	x1, sp, #0x80
    11c4:	add	x0, sp, #0x68
    11c8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    11cc:	add	x0, sp, #0x20
    11d0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    11d4:	stp	x0, x1, [sp, #168]
    11d8:	add	x1, sp, #0xa8
    11dc:	add	x0, sp, #0x90
    11e0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    11e4:	add	x1, sp, #0x90
    11e8:	add	x0, sp, #0x68
    11ec:	add	x2, sp, #0x50
    11f0:	mov	x8, x2
    11f4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    11f8:	add	x0, sp, #0x50
    11fc:	mov	x1, x0
    1200:	mov	x0, x20
    1204:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1208:	str	x0, [sp, #72]
    120c:	ldr	x0, [sp, #56]
    1210:	ldr	x20, [x0, #184]
    1214:	add	x0, sp, #0x20
    1218:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    121c:	mov	x2, x1
    1220:	mov	x1, x0
    1224:	mov	x0, x20
    1228:	bl	f74 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    122c:	str	w0, [sp, #188]
    1230:	add	x3, sp, #0x30
    1234:	add	x2, sp, #0xbc
    1238:	add	x1, sp, #0x48
    123c:	add	x0, sp, #0x20
    1240:	add	x4, sp, #0x40
    1244:	mov	x8, x4
    1248:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    124c:	add	x0, sp, #0x40
    1250:	mov	x1, x0
    1254:	mov	x0, x19
    1258:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    125c:	add	x0, sp, #0x40
    1260:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1264:	ldr	x0, [sp, #56]
    1268:	add	x0, x0, #0xc0
    126c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1270:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1274:	ldp	x19, x20, [sp, #16]
    1278:	ldp	x29, x30, [sp], #192
    127c:	ret

0000000000001280 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    1280:	stp	x29, x30, [sp, #-224]!
    1284:	mov	x29, sp
    1288:	stp	x19, x20, [sp, #16]
    128c:	str	x0, [sp, #72]
    1290:	str	x1, [sp, #64]
    1294:	stp	x2, x3, [sp, #48]
    1298:	stp	x4, x5, [sp, #32]
    129c:	ldr	x0, [sp, #72]
    12a0:	ldr	x0, [x0, #184]
    12a4:	ldp	x1, x2, [sp, #32]
    12a8:	bl	f74 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    12ac:	str	w0, [sp, #92]
    12b0:	ldr	x0, [sp, #72]
    12b4:	add	x19, x0, #0xc0
    12b8:	ldr	x20, [sp, #72]
    12bc:	add	x0, sp, #0x30
    12c0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    12c4:	stp	x0, x1, [sp, #160]
    12c8:	add	x1, sp, #0xa0
    12cc:	add	x0, sp, #0x88
    12d0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    12d4:	add	x0, sp, #0x30
    12d8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    12dc:	stp	x0, x1, [sp, #200]
    12e0:	add	x1, sp, #0xc8
    12e4:	add	x0, sp, #0xb0
    12e8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    12ec:	add	x1, sp, #0xb0
    12f0:	add	x0, sp, #0x88
    12f4:	add	x2, sp, #0x70
    12f8:	mov	x8, x2
    12fc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1300:	add	x0, sp, #0x70
    1304:	mov	x1, x0
    1308:	mov	x0, x20
    130c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1310:	str	x0, [sp, #104]
    1314:	ldr	x0, [sp, #72]
    1318:	ldr	x0, [x0, #184]
    131c:	ldr	w1, [sp, #92]
    1320:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1324:	str	x0, [sp, #216]
    1328:	add	x4, sp, #0x40
    132c:	add	x3, sp, #0xd8
    1330:	add	x2, sp, #0x5c
    1334:	add	x1, sp, #0x68
    1338:	add	x0, sp, #0x30
    133c:	add	x5, sp, #0x60
    1340:	mov	x8, x5
    1344:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1348:	add	x0, sp, #0x60
    134c:	mov	x1, x0
    1350:	mov	x0, x19
    1354:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1358:	add	x0, sp, #0x60
    135c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1360:	ldr	x0, [sp, #72]
    1364:	add	x0, x0, #0xc0
    1368:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    136c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1370:	ldp	x19, x20, [sp, #16]
    1374:	ldp	x29, x30, [sp], #224
    1378:	ret

000000000000137c <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    137c:	stp	x29, x30, [sp, #-224]!
    1380:	mov	x29, sp
    1384:	stp	x19, x20, [sp, #16]
    1388:	str	x0, [sp, #72]
    138c:	str	x1, [sp, #64]
    1390:	stp	x2, x3, [sp, #48]
    1394:	stp	x4, x5, [sp, #32]
    1398:	ldr	x0, [sp, #72]
    139c:	ldr	x19, [x0, #184]
    13a0:	add	x0, sp, #0x30
    13a4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    13a8:	ldp	x3, x4, [sp, #32]
    13ac:	mov	x2, x1
    13b0:	mov	x1, x0
    13b4:	mov	x0, x19
    13b8:	bl	1004 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_>
    13bc:	str	w0, [sp, #92]
    13c0:	ldr	x0, [sp, #72]
    13c4:	add	x19, x0, #0xc0
    13c8:	ldr	x20, [sp, #72]
    13cc:	add	x0, sp, #0x30
    13d0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    13d4:	stp	x0, x1, [sp, #160]
    13d8:	add	x1, sp, #0xa0
    13dc:	add	x0, sp, #0x88
    13e0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    13e4:	add	x0, sp, #0x30
    13e8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    13ec:	stp	x0, x1, [sp, #200]
    13f0:	add	x1, sp, #0xc8
    13f4:	add	x0, sp, #0xb0
    13f8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    13fc:	add	x1, sp, #0xb0
    1400:	add	x0, sp, #0x88
    1404:	add	x2, sp, #0x70
    1408:	mov	x8, x2
    140c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1410:	add	x0, sp, #0x70
    1414:	mov	x1, x0
    1418:	mov	x0, x20
    141c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1420:	str	x0, [sp, #104]
    1424:	ldr	x0, [sp, #72]
    1428:	ldr	x2, [x0, #184]
    142c:	ldr	w0, [sp, #92]
    1430:	add	w0, w0, #0x1
    1434:	mov	w1, w0
    1438:	mov	x0, x2
    143c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1440:	str	x0, [sp, #216]
    1444:	add	x4, sp, #0x40
    1448:	add	x3, sp, #0xd8
    144c:	add	x2, sp, #0x5c
    1450:	add	x1, sp, #0x68
    1454:	add	x0, sp, #0x30
    1458:	add	x5, sp, #0x60
    145c:	mov	x8, x5
    1460:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1464:	add	x0, sp, #0x60
    1468:	mov	x1, x0
    146c:	mov	x0, x19
    1470:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1474:	add	x0, sp, #0x60
    1478:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    147c:	ldr	x0, [sp, #72]
    1480:	add	x0, x0, #0xc0
    1484:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1488:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    148c:	ldp	x19, x20, [sp, #16]
    1490:	ldp	x29, x30, [sp], #224
    1494:	ret

0000000000001498 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    1498:	stp	x29, x30, [sp, #-368]!
    149c:	mov	x29, sp
    14a0:	stp	x19, x20, [sp, #16]
    14a4:	str	x0, [sp, #72]
    14a8:	str	x1, [sp, #64]
    14ac:	stp	x2, x3, [sp, #48]
    14b0:	stp	x4, x5, [sp, #32]
    14b4:	ldr	x0, [sp, #72]
    14b8:	ldr	x19, [x0, #184]
    14bc:	add	x0, sp, #0x30
    14c0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    14c4:	stp	x0, x1, [sp, #184]
    14c8:	add	x1, sp, #0xb8
    14cc:	add	x0, sp, #0xa0
    14d0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    14d4:	add	x1, sp, #0x20
    14d8:	add	x0, sp, #0xc8
    14dc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    14e0:	add	x1, sp, #0xc8
    14e4:	add	x0, sp, #0xa0
    14e8:	add	x2, sp, #0x88
    14ec:	mov	x8, x2
    14f0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    14f4:	add	x0, sp, #0x88
    14f8:	add	x1, sp, #0x68
    14fc:	mov	x8, x1
    1500:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    1504:	add	x1, sp, #0x68
    1508:	add	x0, sp, #0x58
    150c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1510:	ldp	x1, x2, [sp, #88]
    1514:	mov	x0, x19
    1518:	bl	f74 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    151c:	str	w0, [sp, #84]
    1520:	add	x0, sp, #0x68
    1524:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    1528:	ldr	x0, [sp, #72]
    152c:	add	x19, x0, #0xc0
    1530:	ldr	x20, [sp, #72]
    1534:	add	x0, sp, #0x30
    1538:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    153c:	stp	x0, x1, [sp, #288]
    1540:	add	x1, sp, #0x120
    1544:	add	x0, sp, #0x108
    1548:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    154c:	add	x0, sp, #0x30
    1550:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1554:	add	x2, sp, #0x200
    1558:	stp	x0, x1, [x2, #-184]
    155c:	add	x1, sp, #0x148
    1560:	add	x0, sp, #0x130
    1564:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1568:	add	x1, sp, #0x130
    156c:	add	x0, sp, #0x108
    1570:	add	x2, sp, #0xf0
    1574:	mov	x8, x2
    1578:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    157c:	add	x0, sp, #0xf0
    1580:	mov	x1, x0
    1584:	mov	x0, x20
    1588:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    158c:	str	x0, [sp, #232]
    1590:	ldr	x0, [sp, #72]
    1594:	ldr	x0, [x0, #184]
    1598:	ldr	w1, [sp, #84]
    159c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    15a0:	mov	x20, x0
    15a4:	add	x0, sp, #0x30
    15a8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    15ac:	stp	x0, x1, [sp, #352]
    15b0:	add	x0, sp, #0x160
    15b4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    15b8:	add	x0, x20, x0
    15bc:	str	x0, [sp, #344]
    15c0:	add	x4, sp, #0x40
    15c4:	add	x3, sp, #0x158
    15c8:	add	x2, sp, #0x54
    15cc:	add	x1, sp, #0xe8
    15d0:	add	x0, sp, #0x30
    15d4:	add	x5, sp, #0xe0
    15d8:	mov	x8, x5
    15dc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    15e0:	add	x0, sp, #0xe0
    15e4:	mov	x1, x0
    15e8:	mov	x0, x19
    15ec:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    15f0:	add	x0, sp, #0xe0
    15f4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    15f8:	ldr	x0, [sp, #72]
    15fc:	add	x0, x0, #0xc0
    1600:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1604:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1608:	ldp	x19, x20, [sp, #16]
    160c:	ldp	x29, x30, [sp], #368
    1610:	ret

Disassembly of section .text._ZnwmPv:

0000000000000000 <_ZnwmPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15allocate_bufferEmm:

0000000000000000 <_ZN4llvm15allocate_bufferEmm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_Znwm>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZdlPvm>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	lsr	x0, x0, #1
  10:	ldr	x1, [sp, #8]
  14:	orr	x0, x1, x0
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	lsr	x0, x0, #2
  24:	ldr	x1, [sp, #8]
  28:	orr	x0, x1, x0
  2c:	str	x0, [sp, #8]
  30:	ldr	x0, [sp, #8]
  34:	lsr	x0, x0, #4
  38:	ldr	x1, [sp, #8]
  3c:	orr	x0, x1, x0
  40:	str	x0, [sp, #8]
  44:	ldr	x0, [sp, #8]
  48:	lsr	x0, x0, #8
  4c:	ldr	x1, [sp, #8]
  50:	orr	x0, x1, x0
  54:	str	x0, [sp, #8]
  58:	ldr	x0, [sp, #8]
  5c:	lsr	x0, x0, #16
  60:	ldr	x1, [sp, #8]
  64:	orr	x0, x1, x0
  68:	str	x0, [sp, #8]
  6c:	ldr	x0, [sp, #8]
  70:	lsr	x0, x0, #32
  74:	ldr	x1, [sp, #8]
  78:	orr	x0, x1, x0
  7c:	str	x0, [sp, #8]
  80:	ldr	x0, [sp, #8]
  84:	add	x0, x0, #0x1
  88:	add	sp, sp, #0x10
  8c:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <malloc>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	cmp	x0, #0x0
  20:	b.ne	4c <_ZN4llvm11safe_mallocEm+0x4c>  // b.any
  24:	ldr	x0, [sp, #24]
  28:	cmp	x0, #0x0
  2c:	b.ne	3c <_ZN4llvm11safe_mallocEm+0x3c>  // b.any
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	b	50 <_ZN4llvm11safe_mallocEm+0x50>
  3c:	mov	w1, #0x1                   	// #1
  40:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  44:	add	x0, x0, #0x0
  48:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  4c:	ldr	x0, [sp, #40]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase5emptyEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	cmp	w0, #0x0
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.ls	48 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x43                  	// #67
  34:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #16]
  4c:	mov	w1, w0
  50:	ldr	x0, [sp, #24]
  54:	str	w1, [x0, #8]
  58:	nop
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	cmp	x0, #0x0
  1c:	b.ne	28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>  // b.any
  20:	mov	w0, #0x0                   	// #0
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x2, [sp, #24]
  2c:	ldr	x1, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <memcmp>
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC1EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm9StringRef3endEv:

0000000000000000 <_ZNK4llvm9StringRef3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0, #8]
  18:	add	x0, x1, x0
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x0, [x0]
  20:	cmp	x0, #0x0
  24:	b.ne	34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>  // b.any
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	6c <_ZNK4llvm9StringRef3strB5cxx11Ev+0x6c>
  34:	ldr	x0, [sp, #56]
  38:	ldr	x20, [x0]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x21, [x0, #8]
  44:	add	x0, sp, #0x48
  48:	bl	0 <_ZNSaIcEC1Ev>
  4c:	add	x0, sp, #0x48
  50:	mov	x3, x0
  54:	mov	x2, x21
  58:	mov	x1, x20
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  64:	add	x0, sp, #0x48
  68:	bl	0 <_ZNSaIcED1Ev>
  6c:	mov	x0, x19
  70:	ldp	x19, x20, [sp, #16]
  74:	ldr	x21, [sp, #32]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	mov	x8, x19
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  20:	mov	x0, x19
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNK4llvm9StringRef10startswithES0_:

0000000000000000 <_ZNK4llvm9StringRef10startswithES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.cc	48 <_ZNK4llvm9StringRef10startswithES0_+0x48>  // b.lo, b.ul, b.last
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0]
  2c:	ldr	x1, [sp, #24]
  30:	ldr	x2, [sp, #32]
  34:	bl	0 <_ZNK4llvm9StringRef10startswithES0_>
  38:	cmp	w0, #0x0
  3c:	b.ne	48 <_ZNK4llvm9StringRef10startswithES0_+0x48>  // b.any
  40:	mov	w0, #0x1                   	// #1
  44:	b	4c <_ZNK4llvm9StringRef10startswithES0_+0x4c>
  48:	mov	w0, #0x0                   	// #0
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNK4llvm9StringRef8endswithES0_:

0000000000000000 <_ZNK4llvm9StringRef8endswithES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.cc	58 <_ZNK4llvm9StringRef8endswithES0_+0x58>  // b.lo, b.ul, b.last
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNK4llvm9StringRef8endswithES0_>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #32]
  34:	neg	x0, x0
  38:	add	x0, x1, x0
  3c:	ldr	x1, [sp, #24]
  40:	ldr	x2, [sp, #32]
  44:	bl	0 <_ZNK4llvm9StringRef8endswithES0_>
  48:	cmp	w0, #0x0
  4c:	b.ne	58 <_ZNK4llvm9StringRef8endswithES0_+0x58>  // b.any
  50:	mov	w0, #0x1                   	// #1
  54:	b	5c <_ZNK4llvm9StringRef8endswithES0_+0x5c>
  58:	mov	w0, #0x0                   	// #0
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN4llvm9StringRefC2Ev:

0000000000000000 <_ZN4llvm9StringRefC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_8NodeKindE:

0000000000000000 <_ZN4llvm5TwineC1ENS0_8NodeKindE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	ldrb	w1, [sp, #23]
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.ne	6c <_ZN4llvm5TwineC1ENS0_8NodeKindE+0x6c>  // b.any
  4c:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  50:	add	x3, x0, #0x0
  54:	mov	w2, #0xaa                  	// #170
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  5c:	add	x1, x0, #0x0
  60:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  64:	add	x0, x0, #0x0
  68:	bl	0 <__assert_fail>
  6c:	nop
  70:	nop
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	str	x3, [sp, #16]
  18:	strb	w4, [sp, #30]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x1, [sp, #32]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #40]
  2c:	ldr	x1, [sp, #16]
  30:	str	x1, [x0, #8]
  34:	ldr	x0, [sp, #40]
  38:	ldrb	w1, [sp, #31]
  3c:	strb	w1, [x0, #16]
  40:	ldr	x0, [sp, #40]
  44:	ldrb	w1, [sp, #30]
  48:	strb	w1, [x0, #17]
  4c:	ldr	x0, [sp, #40]
  50:	bl	0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  54:	and	w0, w0, #0xff
  58:	cmp	w0, #0x0
  5c:	b.ne	80 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_+0x80>  // b.any
  60:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  64:	add	x3, x0, #0x0
  68:	mov	w2, #0xb8                  	// #184
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  70:	add	x1, x0, #0x0
  74:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  78:	add	x0, x0, #0x0
  7c:	bl	0 <__assert_fail>
  80:	nop
  84:	nop
  88:	ldp	x29, x30, [sp], #48
  8c:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZNK4llvm5Twine9isNullaryEv+0x34>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZNK4llvm5Twine9isNullaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine9isNullaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	b.ne	44 <_ZNK4llvm5Twine7isUnaryEv+0x44>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  28:	and	w0, w0, #0xff
  2c:	eor	w0, w0, #0x1
  30:	and	w0, w0, #0xff
  34:	cmp	w0, #0x0
  38:	b.eq	44 <_ZNK4llvm5Twine7isUnaryEv+0x44>  // b.none
  3c:	mov	w0, #0x1                   	// #1
  40:	b	48 <_ZNK4llvm5Twine7isUnaryEv+0x48>
  44:	mov	w0, #0x0                   	// #0
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine8isBinaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm5Twine7isValidEv+0x50>  // b.none
  48:	mov	w0, #0x0                   	// #0
  4c:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	cset	w0, eq  // eq = none
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  70:	mov	w0, #0x0                   	// #0
  74:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x1
  88:	b.eq	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.none
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x1
  9c:	b.ne	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.any
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm5Twine7isValidEv+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm5Twine7isValidEv+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x2
  cc:	b.ne	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.any
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0]
  d8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  dc:	and	w0, w0, #0xff
  e0:	eor	w0, w0, #0x1
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.eq	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.none
  f0:	mov	w0, #0x1                   	// #1
  f4:	b	fc <_ZNK4llvm5Twine7isValidEv+0xfc>
  f8:	mov	w0, #0x0                   	// #0
  fc:	cmp	w0, #0x0
 100:	b.eq	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.none
 104:	mov	w0, #0x0                   	// #0
 108:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 114:	and	w0, w0, #0xff
 118:	cmp	w0, #0x2
 11c:	b.ne	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.any
 120:	ldr	x0, [sp, #24]
 124:	ldr	x0, [x0, #8]
 128:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 12c:	and	w0, w0, #0xff
 130:	eor	w0, w0, #0x1
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.none
 140:	mov	w0, #0x1                   	// #1
 144:	b	14c <_ZNK4llvm5Twine7isValidEv+0x14c>
 148:	mov	w0, #0x0                   	// #0
 14c:	cmp	w0, #0x0
 150:	b.eq	15c <_ZNK4llvm5Twine7isValidEv+0x15c>  // b.none
 154:	mov	w0, #0x0                   	// #0
 158:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 15c:	mov	w0, #0x1                   	// #1
 160:	ldp	x29, x30, [sp], #32
 164:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x5                   	// #5
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNS_9StringRefE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x121                 	// #289
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	str	xzr, [x0]
  1c:	ldr	x0, [sp, #40]
  20:	str	xzr, [x0, #8]
  24:	ldr	x0, [sp, #40]
  28:	mov	w1, #0x5                   	// #5
  2c:	strb	w1, [x0, #16]
  30:	ldr	x0, [sp, #40]
  34:	mov	w1, #0x3                   	// #3
  38:	strb	w1, [x0, #17]
  3c:	ldr	x0, [sp, #40]
  40:	ldr	x1, [sp, #32]
  44:	str	x1, [x0]
  48:	ldr	x0, [sp, #40]
  4c:	ldr	x1, [sp, #24]
  50:	str	x1, [x0, #8]
  54:	ldr	x0, [sp, #40]
  58:	bl	0 <_ZN4llvm5TwineC1ERKNS_9StringRefEPKc>
  5c:	and	w0, w0, #0xff
  60:	cmp	w0, #0x0
  64:	b.ne	88 <_ZN4llvm5TwineC1ERKNS_9StringRefEPKc+0x88>  // b.any
  68:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefEPKc>
  6c:	add	x3, x0, #0x0
  70:	mov	w2, #0x171                 	// #369
  74:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefEPKc>
  78:	add	x1, x0, #0x0
  7c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefEPKc>
  80:	add	x0, x0, #0x0
  84:	bl	0 <__assert_fail>
  88:	nop
  8c:	nop
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZNK4llvm5Twine17isSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine17isSingleStringRefEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine17isSingleStringRefEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, ne  // ne = any
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.eq	34 <_ZNK4llvm5Twine17isSingleStringRefEv+0x34>  // b.none
  2c:	mov	w0, #0x0                   	// #0
  30:	b	68 <_ZNK4llvm5Twine17isSingleStringRefEv+0x68>
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNK4llvm5Twine17isSingleStringRefEv>
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x1
  44:	b.eq	5c <_ZNK4llvm5Twine17isSingleStringRefEv+0x5c>  // b.none
  48:	cmp	w0, #0x0
  4c:	b.le	64 <_ZNK4llvm5Twine17isSingleStringRefEv+0x64>
  50:	sub	w0, w0, #0x3
  54:	cmp	w0, #0x3
  58:	b.hi	64 <_ZNK4llvm5Twine17isSingleStringRefEv+0x64>  // b.pmore
  5c:	mov	w0, #0x1                   	// #1
  60:	b	68 <_ZNK4llvm5Twine17isSingleStringRefEv+0x68>
  64:	mov	w0, #0x0                   	// #0
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZNK4llvm5Twine18getSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine18getSingleStringRefEv>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZNK4llvm5Twine18getSingleStringRefEv+0x44>  // b.any
  24:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x1b8                 	// #440
  30:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	nop
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  50:	and	w0, w0, #0xff
  54:	cmp	w0, #0x6
  58:	b.eq	104 <_ZNK4llvm5Twine18getSingleStringRefEv+0x104>  // b.none
  5c:	cmp	w0, #0x6
  60:	b.gt	94 <_ZNK4llvm5Twine18getSingleStringRefEv+0x94>
  64:	cmp	w0, #0x5
  68:	b.eq	f4 <_ZNK4llvm5Twine18getSingleStringRefEv+0xf4>  // b.none
  6c:	cmp	w0, #0x5
  70:	b.gt	94 <_ZNK4llvm5Twine18getSingleStringRefEv+0x94>
  74:	cmp	w0, #0x4
  78:	b.eq	dc <_ZNK4llvm5Twine18getSingleStringRefEv+0xdc>  // b.none
  7c:	cmp	w0, #0x4
  80:	b.gt	94 <_ZNK4llvm5Twine18getSingleStringRefEv+0x94>
  84:	cmp	w0, #0x1
  88:	b.eq	ac <_ZNK4llvm5Twine18getSingleStringRefEv+0xac>  // b.none
  8c:	cmp	w0, #0x3
  90:	b.eq	c4 <_ZNK4llvm5Twine18getSingleStringRefEv+0xc4>  // b.none
  94:	mov	w2, #0x1ba                 	// #442
  98:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  9c:	add	x1, x0, #0x0
  a0:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  ac:	str	xzr, [sp, #48]
  b0:	str	xzr, [sp, #56]
  b4:	add	x0, sp, #0x30
  b8:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  bc:	ldp	x0, x1, [sp, #48]
  c0:	b	138 <_ZNK4llvm5Twine18getSingleStringRefEv+0x138>
  c4:	ldr	x0, [sp, #40]
  c8:	ldr	x1, [x0]
  cc:	add	x0, sp, #0x40
  d0:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  d4:	ldp	x0, x1, [sp, #64]
  d8:	b	138 <_ZNK4llvm5Twine18getSingleStringRefEv+0x138>
  dc:	ldr	x0, [sp, #40]
  e0:	ldr	x1, [x0]
  e4:	add	x0, sp, #0x50
  e8:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  ec:	ldp	x0, x1, [sp, #80]
  f0:	b	138 <_ZNK4llvm5Twine18getSingleStringRefEv+0x138>
  f4:	ldr	x0, [sp, #40]
  f8:	ldr	x0, [x0]
  fc:	ldp	x0, x1, [x0]
 100:	b	138 <_ZNK4llvm5Twine18getSingleStringRefEv+0x138>
 104:	ldr	x0, [sp, #40]
 108:	ldr	x0, [x0]
 10c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 110:	mov	x19, x0
 114:	ldr	x0, [sp, #40]
 118:	ldr	x0, [x0]
 11c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 120:	mov	x1, x0
 124:	add	x0, sp, #0x60
 128:	mov	x2, x1
 12c:	mov	x1, x19
 130:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 134:	ldp	x0, x1, [sp, #96]
 138:	ldr	x19, [sp, #16]
 13c:	ldp	x29, x30, [sp], #112
 140:	ret

Disassembly of section .text._ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x34>  // b.none
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  30:	b	6c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x6c>
  34:	ldr	x1, [sp, #32]
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  48:	mov	x19, x0
  4c:	ldr	x0, [sp, #32]
  50:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  54:	mov	x1, x0
  58:	add	x0, sp, #0x30
  5c:	mov	x2, x1
  60:	mov	x1, x19
  64:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  68:	ldp	x0, x1, [sp, #48]
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	40 <_ZNK4llvm5Twine6concatERKS0_+0x40>  // b.any
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  34:	and	w0, w0, #0xff
  38:	cmp	w0, #0x0
  3c:	b.eq	48 <_ZNK4llvm5Twine6concatERKS0_+0x48>  // b.none
  40:	mov	w0, #0x1                   	// #1
  44:	b	4c <_ZNK4llvm5Twine6concatERKS0_+0x4c>
  48:	mov	w0, #0x0                   	// #0
  4c:	cmp	w0, #0x0
  50:	b.eq	64 <_ZNK4llvm5Twine6concatERKS0_+0x64>  // b.none
  54:	mov	w1, #0x0                   	// #0
  58:	mov	x0, x19
  5c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  60:	b	15c <_ZNK4llvm5Twine6concatERKS0_+0x15c>
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  6c:	and	w0, w0, #0xff
  70:	cmp	w0, #0x0
  74:	b.eq	98 <_ZNK4llvm5Twine6concatERKS0_+0x98>  // b.none
  78:	ldr	x0, [sp, #32]
  7c:	mov	x2, x19
  80:	mov	x3, x0
  84:	ldp	x0, x1, [x3]
  88:	stp	x0, x1, [x2]
  8c:	ldr	x0, [x3, #16]
  90:	str	x0, [x2, #16]
  94:	b	15c <_ZNK4llvm5Twine6concatERKS0_+0x15c>
  98:	ldr	x0, [sp, #32]
  9c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  a0:	and	w0, w0, #0xff
  a4:	cmp	w0, #0x0
  a8:	b.eq	cc <_ZNK4llvm5Twine6concatERKS0_+0xcc>  // b.none
  ac:	ldr	x0, [sp, #40]
  b0:	mov	x2, x19
  b4:	mov	x3, x0
  b8:	ldp	x0, x1, [x3]
  bc:	stp	x0, x1, [x2]
  c0:	ldr	x0, [x3, #16]
  c4:	str	x0, [x2, #16]
  c8:	b	15c <_ZNK4llvm5Twine6concatERKS0_+0x15c>
  cc:	ldr	x0, [sp, #40]
  d0:	str	x0, [sp, #64]
  d4:	ldr	x0, [sp, #32]
  d8:	str	x0, [sp, #56]
  dc:	mov	w0, #0x2                   	// #2
  e0:	strb	w0, [sp, #79]
  e4:	mov	w0, #0x2                   	// #2
  e8:	strb	w0, [sp, #78]
  ec:	ldr	x0, [sp, #40]
  f0:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  f4:	and	w0, w0, #0xff
  f8:	cmp	w0, #0x0
  fc:	b.eq	118 <_ZNK4llvm5Twine6concatERKS0_+0x118>  // b.none
 100:	ldr	x0, [sp, #40]
 104:	ldr	x0, [x0]
 108:	str	x0, [sp, #64]
 10c:	ldr	x0, [sp, #40]
 110:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 114:	strb	w0, [sp, #79]
 118:	ldr	x0, [sp, #32]
 11c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 120:	and	w0, w0, #0xff
 124:	cmp	w0, #0x0
 128:	b.eq	144 <_ZNK4llvm5Twine6concatERKS0_+0x144>  // b.none
 12c:	ldr	x0, [sp, #32]
 130:	ldr	x0, [x0]
 134:	str	x0, [sp, #56]
 138:	ldr	x0, [sp, #32]
 13c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 140:	strb	w0, [sp, #78]
 144:	ldrb	w4, [sp, #78]
 148:	ldr	x3, [sp, #56]
 14c:	ldrb	w2, [sp, #79]
 150:	ldr	x1, [sp, #64]
 154:	mov	x0, x19
 158:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 15c:	ldr	x19, [sp, #16]
 160:	ldp	x29, x30, [sp], #80
 164:	ret

Disassembly of section .text._ZN4llvmplERKNS_5TwineES2_:

0000000000000000 <_ZN4llvmplERKNS_5TwineES2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	mov	x2, x8
   c:	str	x0, [sp, #24]
  10:	str	x1, [sp, #16]
  14:	mov	x8, x2
  18:	ldr	x1, [sp, #16]
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvmplERKNS_5TwineES2_>
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvmplERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvmplERKNS_9StringRefEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	mov	x3, x8
   c:	str	x0, [sp, #24]
  10:	str	x1, [sp, #16]
  14:	ldr	x2, [sp, #16]
  18:	ldr	x1, [sp, #24]
  1c:	mov	x0, x3
  20:	bl	0 <_ZN4llvmplERKNS_9StringRefEPKc>
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm3opt12OptSpecifierC2Ej:

0000000000000000 <_ZN4llvm3opt12OptSpecifierC1Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm3opt12OptSpecifier7isValidEv:

0000000000000000 <_ZNK4llvm3opt12OptSpecifier7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	cmp	w0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm3opt12OptSpecifier5getIDEv:

0000000000000000 <_ZNK4llvm3opt12OptSpecifier5getIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7isValidEv:

0000000000000000 <_ZNK4llvm3opt6Option7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	cmp	x0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm3opt6Option5getIDEv:

0000000000000000 <_ZNK4llvm3opt6Option5getIDEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZNK4llvm3opt6Option5getIDEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x58                  	// #88
  28:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	ldr	w0, [x0, #32]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getNameEv:

0000000000000000 <_ZNK4llvm3opt6Option7getNameEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZNK4llvm3opt6Option7getNameEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x63                  	// #99
  28:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	ldr	x1, [x0, #8]
  48:	add	x0, sp, #0x20
  4c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv>
  50:	ldp	x0, x1, [sp, #32]
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZNK4llvm3opt6Option8getGroupEv:

0000000000000000 <_ZNK4llvm3opt6Option8getGroupEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0]
  18:	cmp	x0, #0x0
  1c:	b.ne	40 <_ZNK4llvm3opt6Option8getGroupEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x68                  	// #104
  2c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	ldr	x0, [sp, #40]
  44:	ldr	x0, [x0, #8]
  48:	cmp	x0, #0x0
  4c:	b.ne	70 <_ZNK4llvm3opt6Option8getGroupEv+0x70>  // b.any
  50:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  54:	add	x3, x0, #0x0
  58:	mov	w2, #0x69                  	// #105
  5c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  60:	add	x1, x0, #0x0
  64:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  68:	add	x0, x0, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x0, [sp, #40]
  74:	ldr	x19, [x0, #8]
  78:	ldr	x0, [sp, #40]
  7c:	ldr	x0, [x0]
  80:	ldrh	w0, [x0, #40]
  84:	mov	w1, w0
  88:	add	x0, sp, #0x38
  8c:	bl	0 <_ZNK4llvm3opt6Option8getGroupEv>
  90:	ldr	w1, [sp, #56]
  94:	mov	x0, x19
  98:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #64
  a4:	ret

Disassembly of section .text._ZNK4llvm3opt6Option8getAliasEv:

0000000000000000 <_ZNK4llvm3opt6Option8getAliasEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0]
  18:	cmp	x0, #0x0
  1c:	b.ne	40 <_ZNK4llvm3opt6Option8getAliasEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x6e                  	// #110
  2c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	ldr	x0, [sp, #40]
  44:	ldr	x0, [x0, #8]
  48:	cmp	x0, #0x0
  4c:	b.ne	70 <_ZNK4llvm3opt6Option8getAliasEv+0x70>  // b.any
  50:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  54:	add	x3, x0, #0x0
  58:	mov	w2, #0x6f                  	// #111
  5c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  60:	add	x1, x0, #0x0
  64:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  68:	add	x0, x0, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x0, [sp, #40]
  74:	ldr	x19, [x0, #8]
  78:	ldr	x0, [sp, #40]
  7c:	ldr	x0, [x0]
  80:	ldrh	w0, [x0, #42]
  84:	mov	w1, w0
  88:	add	x0, sp, #0x38
  8c:	bl	0 <_ZNK4llvm3opt6Option8getAliasEv>
  90:	ldr	w1, [sp, #56]
  94:	mov	x0, x19
  98:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #64
  a4:	ret

Disassembly of section .text._ZNK4llvm3opt6Option9getPrefixEv:

0000000000000000 <_ZNK4llvm3opt6Option9getPrefixEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	ldr	x0, [x0]
  18:	ldr	x0, [x0]
  1c:	str	x0, [sp, #56]
  20:	ldr	x0, [sp, #56]
  24:	cmp	x0, #0x0
  28:	b.eq	3c <_ZNK4llvm3opt6Option9getPrefixEv+0x3c>  // b.none
  2c:	add	x0, sp, #0x28
  30:	ldr	x1, [sp, #56]
  34:	bl	0 <_ZNK4llvm3opt6Option9getPrefixEv>
  38:	b	4c <_ZNK4llvm3opt6Option9getPrefixEv+0x4c>
  3c:	str	xzr, [sp, #40]
  40:	str	xzr, [sp, #48]
  44:	add	x0, sp, #0x28
  48:	bl	0 <_ZNK4llvm3opt6Option9getPrefixEv>
  4c:	ldp	x0, x1, [sp, #40]
  50:	ldp	x29, x30, [sp], #64
  54:	ret

Disassembly of section .text._ZNK4llvm3opt6Option18getUnaliasedOptionEv:

0000000000000000 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  14:	stp	x0, x1, [sp, #32]
  18:	add	x0, sp, #0x20
  1c:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.eq	38 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x38>  // b.none
  2c:	add	x0, sp, #0x20
  30:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  34:	b	40 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x40>
  38:	ldr	x0, [sp, #24]
  3c:	ldp	x0, x1, [x0]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg9getOptionEv:

0000000000000000 <_ZNK4llvm3opt3Arg9getOptionEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg10getBaseArgEv:

0000000000000000 <_ZNK4llvm3opt3Arg10getBaseArgEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #16]
  10:	cmp	x0, #0x0
  14:	b.eq	24 <_ZNK4llvm3opt3Arg10getBaseArgEv+0x24>  // b.none
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x0, [x0, #16]
  20:	b	28 <_ZNK4llvm3opt3Arg10getBaseArgEv+0x28>
  24:	ldr	x0, [sp, #8]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg9isClaimedEv:

0000000000000000 <_ZNK4llvm3opt3Arg9isClaimedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm3opt3Arg9isClaimedEv>
  14:	ldrb	w0, [x0, #44]
  18:	and	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	cset	w0, ne  // ne = any
  28:	and	w0, w0, #0xff
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg5claimEv:

0000000000000000 <_ZNK4llvm3opt3Arg5claimEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm3opt3Arg5claimEv>
  14:	ldrb	w1, [x0, #44]
  18:	orr	w1, w1, #0x1
  1c:	strb	w1, [x0, #44]
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg8getValueEj:

0000000000000000 <_ZNK4llvm3opt3Arg8getValueEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0x30
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZNK4llvm3opt3Arg8getValueEj>
  20:	ldr	x0, [x0]
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm3opt3Arg9getValuesEv:

0000000000000000 <_ZN4llvm3opt3Arg9getValuesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x30
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv>:
   0:	mov	w0, #0xffffffff            	// #-1
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv>:
   0:	mov	w0, #0xfffffffe            	// #-2
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE12getHashValueERKj:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE12getHashValueERKj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w1, [x0]
  10:	mov	w0, #0x25                  	// #37
  14:	mul	w0, w1, w0
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	w0, [x0]
  1c:	cmp	w1, w0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseC2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x1
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase10HandleBaseC2EPKS0_:

0000000000000000 <_ZN4llvm14DebugEpochBase10HandleBaseC1EPKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x1, [sp]
  10:	ldr	x0, [sp, #8]
  14:	str	x1, [x0]
  18:	ldr	x0, [sp]
  1c:	ldr	x1, [x0]
  20:	ldr	x0, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZNK4llvm14DebugEpochBase10HandleBase14isHandleInSyncEv:

0000000000000000 <_ZNK4llvm14DebugEpochBase10HandleBase14isHandleInSyncEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x0, [x0, #8]
  1c:	cmp	x1, x0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm14DebugEpochBase10HandleBase15getEpochAddressEv:

0000000000000000 <_ZNK4llvm14DebugEpochBase10HandleBase15getEpochAddressEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt8__detail17_List_node_headerC2Ev:

0000000000000000 <_ZNSt8__detail17_List_node_headerC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt8__detail17_List_node_headerC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt8__detail17_List_node_header7_M_initEv:

0000000000000000 <_ZNSt8__detail17_List_node_header7_M_initEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x1, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	str	x1, [x0, #8]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [x0, #8]
  1c:	ldr	x0, [sp, #8]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #8]
  28:	str	xzr, [x0, #16]
  2c:	nop
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList10emptyRangeEv:

0000000000000000 <_ZN4llvm3opt7ArgList10emptyRangeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	mov	w0, #0xffffffff            	// #-1
   c:	str	w0, [sp, #24]
  10:	str	wzr, [sp, #28]
  14:	add	x2, sp, #0x1c
  18:	add	x1, sp, #0x18
  1c:	add	x0, sp, #0x10
  20:	bl	0 <_ZN4llvm3opt7ArgList10emptyRangeEv>
  24:	ldr	x0, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList14toOptSpecifierENS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt7ArgList14toOptSpecifierENS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #8]
   8:	ldr	w0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList5beginEv:

0000000000000000 <_ZN4llvm3opt7ArgList5beginEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	add	x0, x0, #0x8
  1c:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #40]
  28:	add	x0, x0, #0x8
  2c:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  30:	mov	x1, x0
  34:	str	wzr, [sp, #56]
  38:	add	x0, sp, #0x38
  3c:	mov	x3, x0
  40:	mov	x2, x1
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList3endEv:

0000000000000000 <_ZN4llvm3opt7ArgList3endEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	add	x0, x0, #0x8
  1c:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #40]
  28:	add	x0, x0, #0x8
  2c:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  30:	mov	x1, x0
  34:	str	wzr, [sp, #56]
  38:	add	x0, sp, #0x38
  3c:	mov	x3, x0
  40:	mov	x2, x1
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList5beginEv:

0000000000000000 <_ZNK4llvm3opt7ArgList5beginEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	add	x0, x0, #0x8
  1c:	bl	0 <_ZNK4llvm3opt7ArgList5beginEv>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #40]
  28:	add	x0, x0, #0x8
  2c:	bl	0 <_ZNK4llvm3opt7ArgList5beginEv>
  30:	mov	x1, x0
  34:	str	wzr, [sp, #56]
  38:	add	x0, sp, #0x38
  3c:	mov	x3, x0
  40:	mov	x2, x1
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZNK4llvm3opt7ArgList5beginEv>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList3endEv:

0000000000000000 <_ZNK4llvm3opt7ArgList3endEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	add	x0, x0, #0x8
  1c:	bl	0 <_ZNK4llvm3opt7ArgList3endEv>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #40]
  28:	add	x0, x0, #0x8
  2c:	bl	0 <_ZNK4llvm3opt7ArgList3endEv>
  30:	mov	x1, x0
  34:	str	wzr, [sp, #56]
  38:	add	x0, sp, #0x38
  3c:	mov	x3, x0
  40:	mov	x2, x1
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZNK4llvm3opt7ArgList3endEv>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj256EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj256EED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE:

0000000000000000 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-320]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	add	x0, sp, #0x30
  18:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x0, [x0]
  24:	add	x0, x0, #0x10
  28:	ldr	x19, [x0]
  2c:	add	x0, sp, #0x30
  30:	mov	x1, x0
  34:	ldr	x0, [sp, #32]
  38:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  3c:	mov	x2, x1
  40:	mov	x1, x0
  44:	ldr	x0, [sp, #40]
  48:	blr	x19
  4c:	mov	x19, x0
  50:	nop
  54:	add	x0, sp, #0x30
  58:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #320
  68:	ret

Disassembly of section .text._ZN4llvm3opt7ArgListC2Ev:

0000000000000000 <_ZN4llvm3opt7ArgListC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	adrp	x0, 0 <_ZN4llvm3opt7ArgListC1Ev>
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x10
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	add	x0, x0, #0x8
  28:	bl	0 <_ZN4llvm3opt7ArgListC1Ev>
  2c:	ldr	x0, [sp, #24]
  30:	add	x0, x0, #0x98
  34:	mov	w1, #0x0                   	// #0
  38:	bl	0 <_ZN4llvm3opt7ArgListC1Ev>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm3opt12InputArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt12InputArgList12getArgStringEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0xb8
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  20:	ldr	x0, [x0]
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm3opt12InputArgList21getNumInputArgStringsEv:

0000000000000000 <_ZNK4llvm3opt12InputArgList21getNumInputArgStringsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #352]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3opt14DerivedArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0, #184]
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm3opt14DerivedArgList21getNumInputArgStringsEv:

0000000000000000 <_ZNK4llvm3opt14DerivedArgList21getNumInputArgStringsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #184]
  14:	bl	0 <_ZNK4llvm3opt14DerivedArgList21getNumInputArgStringsEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  1c:	str	x0, [sp, #72]
  20:	ldr	x0, [sp, #56]
  24:	ldr	x1, [x0, #16]
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x0, [x0, #24]
  30:	sub	x0, x1, x0
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #72]
  3c:	cmp	x0, x1
  40:	b.ls	60 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x60>  // b.plast
  44:	add	x0, sp, #0x28
  48:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  4c:	ldr	x2, [sp, #72]
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #56]
  58:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  5c:	b	a8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa8>
  60:	ldr	x0, [sp, #72]
  64:	cmp	x0, #0x0
  68:	b.eq	a4 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa4>  // b.none
  6c:	ldr	x0, [sp, #56]
  70:	ldr	x19, [x0, #24]
  74:	add	x0, sp, #0x28
  78:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  7c:	ldr	x2, [sp, #72]
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <memcpy>
  8c:	ldr	x0, [sp, #56]
  90:	ldr	x1, [x0, #24]
  94:	ldr	x0, [sp, #72]
  98:	add	x1, x1, x0
  9c:	ldr	x0, [sp, #56]
  a0:	str	x1, [x0, #24]
  a4:	ldr	x0, [sp, #56]
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #80
  b0:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  1c:	ldp	x1, x2, [sp, #32]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3minImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3minImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3maxImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3maxImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRjEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRjEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.cc	48 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x48>  // b.lo, b.ul, b.last
  28:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x99                  	// #153
  34:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #16]
  58:	lsl	x0, x0, #3
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZNSt4pairIjjEC2IjjLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIjjEC1IjjLb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIjjEC1IjjLb1EEEOT_OT0_>
  1c:	ldr	w1, [x0]
  20:	ldr	x0, [sp, #40]
  24:	str	w1, [x0]
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZNSt4pairIjjEC1IjjLb1EEEOT_OT0_>
  30:	ldr	w1, [x0]
  34:	ldr	x0, [sp, #40]
  38:	str	w1, [x0, #4]
  3c:	nop
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_EC2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_EC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_EC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC1ES4_S4_RA1_KNS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x1, [sp, #32]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldr	x1, [sp, #24]
  2c:	str	x1, [x0, #8]
  30:	ldr	x0, [sp, #40]
  34:	str	wzr, [x0, #16]
  38:	str	wzr, [sp, #60]
  3c:	ldr	w0, [sp, #60]
  40:	cmp	w0, #0x0
  44:	b.eq	74 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC1ES4_S4_RA1_KNS0_12OptSpecifierE+0x74>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	ldr	w1, [sp, #60]
  50:	add	x1, x1, #0x4
  54:	ldr	x2, [sp, #16]
  58:	ldr	w3, [sp, #60]
  5c:	ldr	w2, [x2, x3, lsl #2]
  60:	str	w2, [x0, x1, lsl #2]
  64:	ldr	w0, [sp, #60]
  68:	add	w0, w0, #0x1
  6c:	str	w0, [sp, #60]
  70:	b	3c <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC1ES4_S4_RA1_KNS0_12OptSpecifierE+0x3c>
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC1ES4_S4_RA1_KNS0_12OptSpecifierE>
  7c:	nop
  80:	ldp	x29, x30, [sp], #64
  84:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEC2ES5_S5_RA1_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEC1ES5_S5_RA1_KNS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x1, [sp, #32]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldr	x1, [sp, #24]
  2c:	str	x1, [x0, #8]
  30:	ldr	x0, [sp, #40]
  34:	str	wzr, [x0, #16]
  38:	str	wzr, [sp, #60]
  3c:	ldr	w0, [sp, #60]
  40:	cmp	w0, #0x0
  44:	b.eq	74 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEC1ES5_S5_RA1_KNS0_12OptSpecifierE+0x74>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	ldr	w1, [sp, #60]
  50:	add	x1, x1, #0x4
  54:	ldr	x2, [sp, #16]
  58:	ldr	w3, [sp, #60]
  5c:	ldr	w2, [x2, x3, lsl #2]
  60:	str	w2, [x0, x1, lsl #2]
  64:	ldr	w0, [sp, #60]
  68:	add	w0, w0, #0x1
  6c:	str	w0, [sp, #60]
  70:	b	3c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEC1ES5_S5_RA1_KNS0_12OptSpecifierE+0x3c>
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEC1ES5_S5_RA1_KNS0_12OptSpecifierE>
  7c:	nop
  80:	ldp	x29, x30, [sp], #64
  84:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x100                 	// #256
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj256EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x10                  	// #16
  14:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEEC2Ej:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEEC1Ej>
  18:	ldr	w1, [sp, #20]
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEEC1Ej>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj16EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x10                  	// #16
  14:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj16EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implC2Ev:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.cc	48 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x48>  // b.lo, b.ul, b.last
  28:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x95                  	// #149
  34:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #16]
  58:	lsl	x0, x0, #3
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #32]
  68:	ldr	x0, [x0]
  6c:	str	x0, [x1]
  70:	ldr	x19, [sp, #40]
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  7c:	add	x0, x0, #0x1
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  8c:	nop
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZSt9make_pairIjSt4pairIjjEES0_INSt17__decay_and_stripIT_E6__typeENS2_IT0_E6__typeEEOS3_OS6_:

0000000000000000 <_ZSt9make_pairIjSt4pairIjjEES0_INSt17__decay_and_stripIT_E6__typeENS2_IT0_E6__typeEEOS3_OS6_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	str	x0, [sp, #56]
  14:	str	x1, [sp, #48]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt9make_pairIjSt4pairIjjEES0_INSt17__decay_and_stripIT_E6__typeENS2_IT0_E6__typeEEOS3_OS6_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt9make_pairIjSt4pairIjjEES0_INSt17__decay_and_stripIT_E6__typeENS2_IT0_E6__typeEEOS3_OS6_>
  2c:	mov	x1, x0
  30:	add	x0, sp, #0x50
  34:	mov	x2, x1
  38:	mov	x1, x19
  3c:	bl	0 <_ZSt9make_pairIjSt4pairIjjEES0_INSt17__decay_and_stripIT_E6__typeENS2_IT0_E6__typeEEOS3_OS6_>
  40:	add	x0, sp, #0x40
  44:	add	x1, sp, #0x50
  48:	ldr	x2, [x1]
  4c:	str	x2, [x0]
  50:	ldr	w1, [x1, #8]
  54:	str	w1, [x0, #8]
  58:	mov	x2, #0x0                   	// #0
  5c:	ldr	x2, [sp, #64]
  60:	mov	x0, #0x0                   	// #0
  64:	ldr	w1, [sp, #72]
  68:	bfxil	x0, x1, #0, #32
  6c:	mov	x20, x2
  70:	mov	x21, x0
  74:	mov	x0, x20
  78:	mov	x1, x21
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #96
  88:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E6insertEOS2_IjS3_E:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E6insertEOS2_IjS3_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E6insertEOS2_IjS3_E>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #32]
  28:	add	x0, x0, #0x4
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E6insertEOS2_IjS3_E>
  30:	mov	x8, x20
  34:	mov	x2, x0
  38:	mov	x1, x19
  3c:	ldr	x0, [sp, #40]
  40:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E6insertEOS2_IjS3_E>
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x4b9                 	// #1209
  2c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv>
  48:	and	w0, w0, #0xff
  4c:	cmp	w0, #0x0
  50:	b.eq	64 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv+0x64>  // b.none
  54:	ldr	x0, [sp, #24]
  58:	ldr	x0, [x0, #16]
  5c:	sub	x0, x0, #0xc
  60:	b	6c <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv+0x6c>
  64:	ldr	x0, [sp, #24]
  68:	ldr	x0, [x0, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret

Disassembly of section .text._ZSt3minIjERKT_S2_S2_:

0000000000000000 <_ZSt3minIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	w1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w0, [x0]
  1c:	cmp	w1, w0
  20:	b.cs	2c <_ZSt3minIjERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3minIjERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
   0:	stp	x29, x30, [sp, #-224]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #120]
  18:	str	w1, [sp, #112]
  1c:	ldr	w0, [sp, #112]
  20:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  24:	str	w0, [sp, #136]
  28:	add	x0, sp, #0x88
  2c:	mov	x20, x0
  30:	mov	x21, #0x1                   	// #1
  34:	mov	x1, x20
  38:	mov	x2, x21
  3c:	ldr	x0, [sp, #120]
  40:	bl	218 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  44:	str	x0, [sp, #128]
  48:	ldr	x0, [sp, #120]
  4c:	add	x0, x0, #0x8
  50:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  54:	mov	x1, x0
  58:	ldr	w0, [sp, #128]
  5c:	mov	w0, w0
  60:	lsl	x0, x0, #3
  64:	add	x0, x1, x0
  68:	str	x0, [sp, #216]
  6c:	ldr	x0, [sp, #120]
  70:	add	x0, x0, #0x8
  74:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  78:	mov	x1, x0
  7c:	ldr	w0, [sp, #132]
  80:	mov	w0, w0
  84:	lsl	x0, x0, #3
  88:	add	x0, x1, x0
  8c:	str	x0, [sp, #208]
  90:	ldr	w0, [sp, #112]
  94:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  98:	str	w0, [sp, #168]
  9c:	add	x1, sp, #0xa8
  a0:	add	x0, sp, #0x90
  a4:	mov	x3, x1
  a8:	ldr	x2, [sp, #208]
  ac:	ldr	x1, [sp, #216]
  b0:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  b4:	ldr	w0, [sp, #112]
  b8:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  bc:	str	w0, [sp, #200]
  c0:	add	x1, sp, #0xc8
  c4:	add	x0, sp, #0xb0
  c8:	mov	x3, x1
  cc:	ldr	x2, [sp, #208]
  d0:	ldr	x1, [sp, #208]
  d4:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  d8:	add	x2, sp, #0x50
  dc:	add	x3, sp, #0x90
  e0:	ldp	x0, x1, [x3]
  e4:	stp	x0, x1, [x2]
  e8:	ldr	x0, [x3, #16]
  ec:	str	x0, [x2, #16]
  f0:	add	x2, sp, #0x30
  f4:	add	x3, sp, #0xb0
  f8:	ldp	x0, x1, [x3]
  fc:	stp	x0, x1, [x2]
 100:	ldr	x0, [x3, #16]
 104:	str	x0, [x2, #16]
 108:	add	x1, sp, #0x30
 10c:	add	x0, sp, #0x50
 110:	mov	x8, x19
 114:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 118:	nop
 11c:	ldp	x19, x20, [sp, #16]
 120:	ldr	x21, [sp, #32]
 124:	ldp	x29, x30, [sp], #224
 128:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x1, x8
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	mov	x2, x1
  14:	mov	x3, x0
  18:	ldp	x0, x1, [x3]
  1c:	stp	x0, x1, [x2]
  20:	ldr	x0, [x3, #16]
  24:	str	x0, [x2, #16]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x1, x8
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	add	x0, x0, #0x18
  14:	mov	x2, x1
  18:	mov	x3, x0
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldr	x0, [x3, #16]
  28:	str	x0, [x2, #16]
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	add	x2, sp, #0x40
  18:	mov	x3, x20
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldr	x0, [x3, #16]
  28:	str	x0, [x2, #16]
  2c:	add	x2, sp, #0x20
  30:	mov	x3, x19
  34:	ldp	x0, x1, [x3]
  38:	stp	x0, x1, [x2]
  3c:	ldr	x0, [x3, #16]
  40:	str	x0, [x2, #16]
  44:	add	x1, sp, #0x20
  48:	add	x0, sp, #0x40
  4c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_>
  50:	and	w0, w0, #0xff
  54:	eor	w0, w0, #0x1
  58:	and	w0, w0, #0xff
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #96
  64:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x8
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv>
  28:	ldr	x0, [sp, #24]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE4dataEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE4dataEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	add	x0, sp, #0x38
  18:	mov	x2, x0
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  28:	and	w0, w0, #0xff
  2c:	eor	w0, w0, #0x1
  30:	and	w0, w0, #0xff
  34:	cmp	w0, #0x0
  38:	b.eq	44 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj+0x44>  // b.none
  3c:	mov	w0, #0x0                   	// #0
  40:	b	74 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj+0x74>
  44:	ldr	x0, [sp, #56]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  4c:	ldr	x0, [sp, #56]
  50:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  54:	mov	x19, x0
  58:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  5c:	str	w0, [x19]
  60:	ldr	x0, [sp, #40]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  68:	ldr	x0, [sp, #40]
  6c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  70:	mov	w0, #0x1                   	// #1
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	ret

Disassembly of section .text._ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE5beginEv:

0000000000000000 <_ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE3endEv:

0000000000000000 <_ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE3endEv>
  24:	lsl	x0, x0, #2
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	add	x0, sp, #0x38
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	6c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj+0x6c>  // b.none
  38:	ldr	x20, [sp, #56]
  3c:	ldr	x0, [sp, #40]
  40:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj>
  44:	mov	x1, x0
  48:	ldr	x0, [sp, #40]
  4c:	mov	x8, x19
  50:	mov	w4, #0x1                   	// #1
  54:	mov	x3, x0
  58:	mov	x2, x1
  5c:	mov	x1, x20
  60:	ldr	x0, [sp, #40]
  64:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj>
  68:	b	78 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj+0x78>
  6c:	mov	x8, x19
  70:	ldr	x0, [sp, #40]
  74:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj>
  78:	ldp	x19, x20, [sp, #16]
  7c:	ldp	x29, x30, [sp], #64
  80:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E3endEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E3endEv>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E3endEv>
  28:	mov	x1, x0
  2c:	ldr	x0, [sp, #40]
  30:	mov	x8, x20
  34:	mov	w4, #0x1                   	// #1
  38:	mov	x3, x0
  3c:	mov	x2, x1
  40:	mov	x1, x19
  44:	ldr	x0, [sp, #40]
  48:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E3endEv>
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x0, [x0, #16]
  1c:	cmp	x0, #0x0
  20:	b.eq	58 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x58>  // b.none
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.ne	58 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x58>  // b.any
  38:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  3c:	add	x3, x0, #0x0
  40:	mov	w2, #0x4c7                 	// #1223
  44:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  48:	add	x1, x0, #0x0
  4c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  50:	add	x0, x0, #0x0
  54:	bl	0 <__assert_fail>
  58:	nop
  5c:	ldr	x0, [sp, #32]
  60:	ldr	x0, [x0, #16]
  64:	cmp	x0, #0x0
  68:	b.eq	a0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0xa0>  // b.none
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  74:	and	w0, w0, #0xff
  78:	cmp	w0, #0x0
  7c:	b.ne	a0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0xa0>  // b.any
  80:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  84:	add	x3, x0, #0x0
  88:	mov	w2, #0x4c8                 	// #1224
  8c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  90:	add	x1, x0, #0x0
  94:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  98:	add	x0, x0, #0x0
  9c:	bl	0 <__assert_fail>
  a0:	nop
  a4:	ldr	x0, [sp, #40]
  a8:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  ac:	mov	x19, x0
  b0:	ldr	x0, [sp, #32]
  b4:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  b8:	cmp	x19, x0
  bc:	b.eq	e0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0xe0>  // b.none
  c0:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  c4:	add	x3, x0, #0x0
  c8:	mov	w2, #0x4c9                 	// #1225
  cc:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  d0:	add	x1, x0, #0x0
  d4:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  d8:	add	x0, x0, #0x0
  dc:	bl	0 <__assert_fail>
  e0:	nop
  e4:	ldr	x0, [sp, #40]
  e8:	ldr	x1, [x0, #16]
  ec:	ldr	x0, [sp, #32]
  f0:	ldr	x0, [x0, #16]
  f4:	cmp	x1, x0
  f8:	cset	w0, ne  // ne = any
  fc:	and	w0, w0, #0xff
 100:	ldr	x19, [sp, #16]
 104:	ldp	x29, x30, [sp], #48
 108:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	40 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x4b9                 	// #1209
  2c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	nop
  44:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>
  48:	and	w0, w0, #0xff
  4c:	cmp	w0, #0x0
  50:	b.eq	64 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv+0x64>  // b.none
  54:	ldr	x0, [sp, #24]
  58:	ldr	x0, [x0, #16]
  5c:	sub	x0, x0, #0xc
  60:	b	6c <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv+0x6c>
  64:	ldr	x0, [sp, #24]
  68:	ldr	x0, [x0, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret

Disassembly of section .text._ZSt3maxIjERKT_S2_S2_:

0000000000000000 <_ZSt3maxIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	w0, [x0]
  1c:	cmp	w1, w0
  20:	b.cs	2c <_ZSt3maxIjERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3maxIjERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>:
   0:	stp	x29, x30, [sp, #-240]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #104]
   c:	str	w1, [sp, #96]
  10:	str	w2, [sp, #88]
  14:	str	xzr, [sp, #232]
  18:	add	x0, sp, #0x78
  1c:	mov	x8, x0
  20:	ldr	w2, [sp, #88]
  24:	ldr	w1, [sp, #96]
  28:	ldr	x0, [sp, #104]
  2c:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  30:	add	x0, sp, #0x78
  34:	str	x0, [sp, #224]
  38:	add	x0, sp, #0xc0
  3c:	mov	x8, x0
  40:	ldr	x0, [sp, #224]
  44:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  48:	add	x0, sp, #0xa8
  4c:	mov	x8, x0
  50:	ldr	x0, [sp, #224]
  54:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  58:	add	x2, sp, #0x30
  5c:	add	x3, sp, #0xc0
  60:	ldp	x0, x1, [x3]
  64:	stp	x0, x1, [x2]
  68:	ldr	x0, [x3, #16]
  6c:	str	x0, [x2, #16]
  70:	add	x2, sp, #0x10
  74:	add	x3, sp, #0xa8
  78:	ldp	x0, x1, [x3]
  7c:	stp	x0, x1, [x2]
  80:	ldr	x0, [x3, #16]
  84:	str	x0, [x2, #16]
  88:	add	x1, sp, #0x10
  8c:	add	x0, sp, #0x30
  90:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x0
  9c:	b.eq	cc <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_+0xcc>  // b.none
  a0:	add	x0, sp, #0xc0
  a4:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  a8:	ldr	x0, [x0]
  ac:	str	x0, [sp, #216]
  b0:	ldr	x0, [sp, #216]
  b4:	str	x0, [sp, #232]
  b8:	ldr	x0, [sp, #232]
  bc:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  c0:	add	x0, sp, #0xc0
  c4:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  c8:	b	58 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_+0x58>
  cc:	ldr	x0, [sp, #232]
  d0:	ldp	x29, x30, [sp], #240
  d4:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>:
   0:	stp	x29, x30, [sp, #-272]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #104]
   c:	str	w1, [sp, #96]
  10:	str	w2, [sp, #88]
  14:	str	w3, [sp, #80]
  18:	str	xzr, [sp, #264]
  1c:	add	x0, sp, #0xb8
  20:	mov	x8, x0
  24:	ldr	w3, [sp, #80]
  28:	ldr	w2, [sp, #88]
  2c:	ldr	w1, [sp, #96]
  30:	ldr	x0, [sp, #104]
  34:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  38:	add	x0, sp, #0xb8
  3c:	str	x0, [sp, #256]
  40:	add	x0, sp, #0x78
  44:	mov	x8, x0
  48:	ldr	x0, [sp, #256]
  4c:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  50:	add	x0, sp, #0x98
  54:	mov	x8, x0
  58:	ldr	x0, [sp, #256]
  5c:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  60:	add	x2, sp, #0x30
  64:	add	x3, sp, #0x78
  68:	ldp	x0, x1, [x3]
  6c:	stp	x0, x1, [x2]
  70:	ldp	x0, x1, [x3, #16]
  74:	stp	x0, x1, [x2, #16]
  78:	add	x2, sp, #0x10
  7c:	add	x3, sp, #0x98
  80:	ldp	x0, x1, [x3]
  84:	stp	x0, x1, [x2]
  88:	ldp	x0, x1, [x3, #16]
  8c:	stp	x0, x1, [x2, #16]
  90:	add	x1, sp, #0x10
  94:	add	x0, sp, #0x30
  98:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  9c:	and	w0, w0, #0xff
  a0:	cmp	w0, #0x0
  a4:	b.eq	d4 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_+0xd4>  // b.none
  a8:	add	x0, sp, #0x78
  ac:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  b0:	ldr	x0, [x0]
  b4:	str	x0, [sp, #248]
  b8:	ldr	x0, [sp, #248]
  bc:	str	x0, [sp, #264]
  c0:	ldr	x0, [sp, #264]
  c4:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  c8:	add	x0, sp, #0x78
  cc:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  d0:	b	60 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_+0x60>
  d4:	ldr	x0, [sp, #264]
  d8:	ldp	x29, x30, [sp], #272
  dc:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>:
   0:	stp	x29, x30, [sp, #-224]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #88]
   c:	str	w1, [sp, #80]
  10:	str	xzr, [sp, #216]
  14:	add	x0, sp, #0x68
  18:	mov	x8, x0
  1c:	ldr	w1, [sp, #80]
  20:	ldr	x0, [sp, #88]
  24:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  28:	add	x0, sp, #0x68
  2c:	str	x0, [sp, #208]
  30:	add	x0, sp, #0xb0
  34:	mov	x8, x0
  38:	ldr	x0, [sp, #208]
  3c:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  40:	add	x0, sp, #0x98
  44:	mov	x8, x0
  48:	ldr	x0, [sp, #208]
  4c:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  50:	add	x2, sp, #0x30
  54:	add	x3, sp, #0xb0
  58:	ldp	x0, x1, [x3]
  5c:	stp	x0, x1, [x2]
  60:	ldr	x0, [x3, #16]
  64:	str	x0, [x2, #16]
  68:	add	x2, sp, #0x10
  6c:	add	x3, sp, #0x98
  70:	ldp	x0, x1, [x3]
  74:	stp	x0, x1, [x2]
  78:	ldr	x0, [x3, #16]
  7c:	str	x0, [x2, #16]
  80:	add	x1, sp, #0x10
  84:	add	x0, sp, #0x30
  88:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  8c:	and	w0, w0, #0xff
  90:	cmp	w0, #0x0
  94:	b.eq	c4 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_+0xc4>  // b.none
  98:	add	x0, sp, #0xb0
  9c:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  a0:	ldr	x0, [x0]
  a4:	str	x0, [sp, #200]
  a8:	ldr	x0, [sp, #200]
  ac:	str	x0, [sp, #216]
  b0:	ldr	x0, [sp, #216]
  b4:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  b8:	add	x0, sp, #0xb0
  bc:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  c0:	b	50 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_+0x50>
  c4:	ldr	x0, [sp, #216]
  c8:	ldp	x29, x30, [sp], #224
  cc:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2IPPKcvEET_SC_RKS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1IPPKcvEET_SC_RKS6_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x1, [sp, #32]
  24:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1IPPKcvEET_SC_RKS6_>
  28:	ldr	x19, [sp, #48]
  2c:	add	x0, sp, #0x30
  30:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1IPPKcvEET_SC_RKS6_>
  34:	mov	w3, w20
  38:	ldr	x2, [sp, #40]
  3c:	mov	x1, x19
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1IPPKcvEET_SC_RKS6_>
  48:	nop
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #80
  54:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj0EEES6_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj0EEES6_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	add	x2, sp, #0x40
  18:	mov	x3, x20
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldr	x0, [x3, #16]
  28:	str	x0, [x2, #16]
  2c:	add	x2, sp, #0x20
  30:	mov	x3, x19
  34:	ldp	x0, x1, [x3]
  38:	stp	x0, x1, [x2]
  3c:	ldr	x0, [x3, #16]
  40:	str	x0, [x2, #16]
  44:	add	x1, sp, #0x20
  48:	add	x0, sp, #0x40
  4c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj0EEES6_>
  50:	and	w0, w0, #0xff
  54:	eor	w0, w0, #0x1
  58:	and	w0, w0, #0xff
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #96
  64:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x8
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEppEv>
  28:	ldr	x0, [sp, #24]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt12OptSpecifierEE5beginEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt12OptSpecifierEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt12OptSpecifierEE3endEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt12OptSpecifierEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0, #8]
  18:	lsl	x0, x0, #2
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_3opt12OptSpecifierEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8ArrayRefINS_3opt12OptSpecifierEEC1ENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	str	xzr, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	xzr, [x0, #8]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
   0:	stp	x29, x30, [sp, #-288]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #136]
  18:	str	w1, [sp, #128]
  1c:	str	w2, [sp, #120]
  20:	str	w3, [sp, #112]
  24:	ldr	w0, [sp, #128]
  28:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  2c:	str	w0, [sp, #160]
  30:	ldr	w0, [sp, #120]
  34:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  38:	str	w0, [sp, #164]
  3c:	ldr	w0, [sp, #112]
  40:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  44:	str	w0, [sp, #168]
  48:	add	x0, sp, #0xa0
  4c:	mov	x20, x0
  50:	mov	x21, #0x3                   	// #3
  54:	mov	x1, x20
  58:	mov	x2, x21
  5c:	ldr	x0, [sp, #136]
  60:	bl	218 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  64:	str	x0, [sp, #152]
  68:	ldr	x0, [sp, #136]
  6c:	add	x0, x0, #0x8
  70:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  74:	mov	x1, x0
  78:	ldr	w0, [sp, #152]
  7c:	mov	w0, w0
  80:	lsl	x0, x0, #3
  84:	add	x0, x1, x0
  88:	str	x0, [sp, #280]
  8c:	ldr	x0, [sp, #136]
  90:	add	x0, x0, #0x8
  94:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  98:	mov	x1, x0
  9c:	ldr	w0, [sp, #156]
  a0:	mov	w0, w0
  a4:	lsl	x0, x0, #3
  a8:	add	x0, x1, x0
  ac:	str	x0, [sp, #272]
  b0:	ldr	w0, [sp, #128]
  b4:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  b8:	str	w0, [sp, #208]
  bc:	ldr	w0, [sp, #120]
  c0:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  c4:	str	w0, [sp, #212]
  c8:	ldr	w0, [sp, #112]
  cc:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  d0:	str	w0, [sp, #216]
  d4:	add	x1, sp, #0xd0
  d8:	add	x0, sp, #0xb0
  dc:	mov	x3, x1
  e0:	ldr	x2, [sp, #272]
  e4:	ldr	x1, [sp, #280]
  e8:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  ec:	ldr	w0, [sp, #128]
  f0:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  f4:	str	w0, [sp, #256]
  f8:	ldr	w0, [sp, #120]
  fc:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 100:	str	w0, [sp, #260]
 104:	ldr	w0, [sp, #112]
 108:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 10c:	str	w0, [sp, #264]
 110:	add	x1, sp, #0x100
 114:	add	x0, sp, #0xe0
 118:	mov	x3, x1
 11c:	ldr	x2, [sp, #272]
 120:	ldr	x1, [sp, #272]
 124:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 128:	add	x2, sp, #0x50
 12c:	add	x3, sp, #0xb0
 130:	ldp	x0, x1, [x3]
 134:	stp	x0, x1, [x2]
 138:	ldp	x0, x1, [x3, #16]
 13c:	stp	x0, x1, [x2, #16]
 140:	add	x2, sp, #0x30
 144:	add	x3, sp, #0xe0
 148:	ldp	x0, x1, [x3]
 14c:	stp	x0, x1, [x2]
 150:	ldp	x0, x1, [x3, #16]
 154:	stp	x0, x1, [x2, #16]
 158:	add	x1, sp, #0x30
 15c:	add	x0, sp, #0x50
 160:	mov	x8, x19
 164:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 168:	nop
 16c:	ldp	x19, x20, [sp, #16]
 170:	ldr	x21, [sp, #32]
 174:	ldp	x29, x30, [sp], #288
 178:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x1, x8
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	mov	x2, x1
  14:	mov	x3, x0
  18:	ldp	x0, x1, [x3]
  1c:	stp	x0, x1, [x2]
  20:	ldp	x0, x1, [x3, #16]
  24:	stp	x0, x1, [x2, #16]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x1, x8
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	add	x0, x0, #0x20
  14:	mov	x2, x1
  18:	mov	x3, x0
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldp	x0, x1, [x3, #16]
  28:	stp	x0, x1, [x2, #16]
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj3EEES6_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj3EEES6_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	add	x2, sp, #0x40
  18:	mov	x3, x20
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldp	x0, x1, [x3, #16]
  28:	stp	x0, x1, [x2, #16]
  2c:	add	x2, sp, #0x20
  30:	mov	x3, x19
  34:	ldp	x0, x1, [x3]
  38:	stp	x0, x1, [x2]
  3c:	ldp	x0, x1, [x3, #16]
  40:	stp	x0, x1, [x2, #16]
  44:	add	x1, sp, #0x20
  48:	add	x0, sp, #0x40
  4c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj3EEES6_>
  50:	and	w0, w0, #0xff
  54:	eor	w0, w0, #0x1
  58:	and	w0, w0, #0xff
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #96
  64:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x8
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEppEv>
  28:	ldr	x0, [sp, #24]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  24:	str	x0, [sp, #72]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  30:	mov	x19, x0
  34:	ldr	x0, [sp, #56]
  38:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  3c:	sub	x0, x19, x0
  40:	ldr	x1, [sp, #72]
  44:	cmp	x1, x0
  48:	cset	w0, hi  // hi = pmore
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.eq	7c <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x7c>  // b.none
  58:	ldr	x19, [sp, #56]
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  64:	mov	x1, x0
  68:	ldr	x0, [sp, #72]
  6c:	add	x0, x1, x0
  70:	mov	x1, x0
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  7c:	ldr	x0, [sp, #56]
  80:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  84:	mov	x3, #0x0                   	// #0
  88:	mov	x2, x0
  8c:	ldr	x1, [sp, #40]
  90:	ldr	x0, [sp, #48]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  98:	ldr	x19, [sp, #56]
  9c:	ldr	x0, [sp, #56]
  a0:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  a4:	mov	x1, x0
  a8:	ldr	x0, [sp, #72]
  ac:	add	x0, x1, x0
  b0:	mov	x1, x0
  b4:	mov	x0, x19
  b8:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  bc:	nop
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #32]
  68:	ldr	x0, [x0]
  6c:	str	x0, [x1]
  70:	ldr	x19, [sp, #40]
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  7c:	add	x0, x0, #0x1
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  8c:	nop
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	add	x2, sp, #0x40
  18:	mov	x3, x20
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldr	x0, [x3, #16]
  28:	str	x0, [x2, #16]
  2c:	add	x2, sp, #0x20
  30:	mov	x3, x19
  34:	ldp	x0, x1, [x3]
  38:	stp	x0, x1, [x2]
  3c:	ldr	x0, [x3, #16]
  40:	str	x0, [x2, #16]
  44:	add	x1, sp, #0x20
  48:	add	x0, sp, #0x40
  4c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_>
  50:	and	w0, w0, #0xff
  54:	eor	w0, w0, #0x1
  58:	and	w0, w0, #0xff
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #96
  64:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x8
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEppEv>
  28:	ldr	x0, [sp, #24]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  28:	mov	x2, x0
  2c:	mov	x1, x19
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4backEv:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4backEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4backEv>
  14:	str	x0, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4backEv>
  20:	add	x0, sp, #0x28
  24:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4backEv>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELj16EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x10                  	// #16
  14:	bl	0 <_ZN4llvm11SmallVectorISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELj16EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_vEEPS2_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1IS4_vEEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1IS4_vEEPS2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  58:	ldr	x0, [sp, #32]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  60:	mov	x19, x0
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  6c:	mov	x1, x0
  70:	mov	x0, #0x8                   	// #8
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  78:	mov	x1, x19
  7c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  80:	ldr	x19, [sp, #40]
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  8c:	add	x0, x0, #0x1
  90:	mov	x1, x0
  94:	mov	x0, x19
  98:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  9c:	nop
  a0:	ldr	x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	ret

Disassembly of section .text._ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_:

0000000000000000 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #72]
  18:	str	x1, [sp, #64]
  1c:	str	x2, [sp, #56]
  20:	str	x3, [sp, #48]
  24:	ldr	x0, [sp, #72]
  28:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  2c:	ldp	x0, x1, [x0]
  30:	stp	x0, x1, [sp, #80]
  34:	ldr	x0, [sp, #64]
  38:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  3c:	ldr	x1, [x0]
  40:	add	x0, sp, #0x60
  44:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  50:	ldr	w21, [x0]
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  5c:	ldr	x22, [x0]
  60:	mov	x0, #0x58                  	// #88
  64:	bl	0 <_Znwm>
  68:	mov	x20, x0
  6c:	mov	x6, x22
  70:	mov	w5, w21
  74:	ldp	x3, x4, [sp, #96]
  78:	ldp	x1, x2, [sp, #80]
  7c:	mov	x0, x20
  80:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
  84:	mov	x1, x20
  88:	mov	x0, x19
  8c:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  90:	mov	x0, x19
  94:	ldp	x19, x20, [sp, #16]
  98:	ldp	x21, x22, [sp, #32]
  9c:	ldp	x29, x30, [sp], #112
  a0:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	48 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv+0x48>  // b.any
  28:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xa7                  	// #167
  34:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>
  50:	sub	x0, x0, #0x8
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_:

0000000000000000 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>:
   0:	stp	x29, x30, [sp, #-144]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	str	x23, [sp, #48]
  14:	mov	x19, x8
  18:	str	x0, [sp, #104]
  1c:	str	x1, [sp, #96]
  20:	str	x2, [sp, #88]
  24:	str	x3, [sp, #80]
  28:	str	x4, [sp, #72]
  2c:	ldr	x0, [sp, #104]
  30:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  34:	ldp	x0, x1, [x0]
  38:	stp	x0, x1, [sp, #112]
  3c:	ldr	x0, [sp, #96]
  40:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  44:	ldr	x1, [x0]
  48:	add	x0, sp, #0x80
  4c:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  50:	ldr	x0, [sp, #88]
  54:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  58:	ldr	w21, [x0]
  5c:	ldr	x0, [sp, #80]
  60:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  64:	ldr	x22, [x0]
  68:	ldr	x0, [sp, #72]
  6c:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  70:	ldr	x23, [x0]
  74:	mov	x0, #0x58                  	// #88
  78:	bl	0 <_Znwm>
  7c:	mov	x20, x0
  80:	mov	x7, x23
  84:	mov	x6, x22
  88:	mov	w5, w21
  8c:	ldp	x3, x4, [sp, #128]
  90:	ldp	x1, x2, [sp, #112]
  94:	mov	x0, x20
  98:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  a8:	mov	x0, x19
  ac:	ldp	x19, x20, [sp, #16]
  b0:	ldp	x21, x22, [sp, #32]
  b4:	ldr	x23, [sp, #48]
  b8:	ldp	x29, x30, [sp], #144
  bc:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm3opt3ArgEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm3opt3ArgEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_3opt3ArgEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj>
  1c:	str	w0, [sp, #44]
  20:	ldr	w1, [sp, #44]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	44 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj+0x44>  // b.none
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj>
  40:	b	54 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj+0x54>
  44:	ldr	x0, [sp, #24]
  48:	str	wzr, [x0, #16]
  4c:	ldr	x0, [sp, #24]
  50:	str	wzr, [x0, #20]
  54:	nop
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumEntriesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumEntriesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumEntriesEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16getNumTombstonesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16getNumTombstonesEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  24:	mov	w1, w0
  28:	mov	x0, x1
  2c:	lsl	x0, x0, #1
  30:	add	x0, x0, x1
  34:	lsl	x0, x0, #2
  38:	add	x0, x19, x0
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x4
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13setNumEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13setNumEntriesEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13setNumEntriesEj>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16setNumTombstonesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16setNumTombstonesEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16setNumTombstonesEj>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0, #8]
  18:	cmp	x1, x0
  1c:	b.eq	54 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x54>  // b.none
  20:	ldr	x0, [sp, #8]
  24:	ldr	x0, [x0]
  28:	ldr	x0, [x0]
  2c:	cmp	x0, #0x0
  30:	b.ne	50 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x50>  // b.any
  34:	nop
  38:	ldr	x0, [sp, #8]
  3c:	ldr	x0, [x0]
  40:	add	x1, x0, #0x8
  44:	ldr	x0, [sp, #8]
  48:	str	x1, [x0]
  4c:	b	8 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x8>
  50:	nop
  54:	add	sp, sp, #0x20
  58:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0, #8]
  18:	cmp	x1, x0
  1c:	b.eq	54 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv+0x54>  // b.none
  20:	ldr	x0, [sp, #8]
  24:	ldr	x0, [x0]
  28:	ldr	x0, [x0]
  2c:	cmp	x0, #0x0
  30:	b.ne	50 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv+0x50>  // b.any
  34:	nop
  38:	ldr	x0, [sp, #8]
  3c:	ldr	x0, [x0]
  40:	add	x1, x0, #0x8
  44:	ldr	x0, [sp, #8]
  48:	str	x1, [x0]
  4c:	b	8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv+0x8>
  50:	nop
  54:	add	sp, sp, #0x20
  58:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIcEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIcED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  24:	add	x0, x19, x0
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIPKcED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev:

0000000000000000 <_ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x8                   	// #8
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZSt7forwardISt4pairIjjEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardISt4pairIjjEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIjS_IjjEEC2IjS0_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIjS_IjjEEC1IjS0_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIjS_IjjEEC1IjS0_Lb1EEEOT_OT0_>
  1c:	ldr	w1, [x0]
  20:	ldr	x0, [sp, #40]
  24:	str	w1, [x0]
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZNSt4pairIjS_IjjEEC1IjS0_Lb1EEEOT_OT0_>
  30:	mov	x1, x0
  34:	ldr	x0, [sp, #40]
  38:	ldr	x1, [x1]
  3c:	stur	x1, [x0, #4]
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZSt4moveIRSt4pairIjjEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRSt4pairIjjEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>:
   0:	stp	x29, x30, [sp, #-176]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #72]
  18:	str	x1, [sp, #64]
  1c:	str	x2, [sp, #56]
  20:	add	x0, sp, #0x58
  24:	mov	x2, x0
  28:	ldr	x1, [sp, #64]
  2c:	ldr	x0, [sp, #72]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  34:	and	w0, w0, #0xff
  38:	cmp	w0, #0x0
  3c:	b.eq	88 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_+0x88>  // b.none
  40:	ldr	x20, [sp, #88]
  44:	ldr	x0, [sp, #72]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  4c:	mov	x2, x0
  50:	ldr	x0, [sp, #72]
  54:	add	x1, sp, #0x60
  58:	mov	x8, x1
  5c:	mov	w4, #0x1                   	// #1
  60:	mov	x3, x0
  64:	mov	x1, x20
  68:	ldr	x0, [sp, #72]
  6c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  70:	strb	wzr, [sp, #135]
  74:	add	x1, sp, #0x87
  78:	add	x0, sp, #0x60
  7c:	mov	x8, x19
  80:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  84:	b	104 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_+0x104>
  88:	ldr	x20, [sp, #88]
  8c:	ldr	x0, [sp, #64]
  90:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  94:	mov	x21, x0
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  a0:	mov	x3, x0
  a4:	mov	x2, x21
  a8:	mov	x1, x20
  ac:	ldr	x0, [sp, #72]
  b0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  b4:	str	x0, [sp, #88]
  b8:	ldr	x20, [sp, #88]
  bc:	ldr	x0, [sp, #72]
  c0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  c4:	mov	x2, x0
  c8:	ldr	x0, [sp, #72]
  cc:	add	x1, sp, #0x88
  d0:	mov	x8, x1
  d4:	mov	w4, #0x1                   	// #1
  d8:	mov	x3, x0
  dc:	mov	x1, x20
  e0:	ldr	x0, [sp, #72]
  e4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  e8:	mov	w0, #0x1                   	// #1
  ec:	strb	w0, [sp, #175]
  f0:	add	x1, sp, #0xaf
  f4:	add	x0, sp, #0x88
  f8:	mov	x8, x19
  fc:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
 100:	nop
 104:	ldp	x19, x20, [sp, #16]
 108:	ldr	x21, [sp, #32]
 10c:	ldp	x29, x30, [sp], #176
 110:	ret

Disassembly of section .text._ZN4llvm20shouldReverseIterateIjEEbv:

0000000000000000 <_ZN4llvm20shouldReverseIterateIjEEbv>:
   0:	mov	w0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC1ES5_S5_RA1_KNS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x1, [sp, #32]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldr	x1, [sp, #24]
  2c:	str	x1, [x0, #8]
  30:	ldr	x0, [sp, #40]
  34:	str	wzr, [x0, #16]
  38:	str	wzr, [sp, #60]
  3c:	ldr	w0, [sp, #60]
  40:	cmp	w0, #0x1
  44:	b.eq	74 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC1ES5_S5_RA1_KNS0_12OptSpecifierE+0x74>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	ldr	w1, [sp, #60]
  50:	add	x1, x1, #0x4
  54:	ldr	x2, [sp, #16]
  58:	ldr	w3, [sp, #60]
  5c:	ldr	w2, [x2, x3, lsl #2]
  60:	str	w2, [x0, x1, lsl #2]
  64:	ldr	w0, [sp, #60]
  68:	add	w0, w0, #0x1
  6c:	str	w0, [sp, #60]
  70:	b	3c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC1ES5_S5_RA1_KNS0_12OptSpecifierE+0x3c>
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC1ES5_S5_RA1_KNS0_12OptSpecifierE>
  7c:	nop
  80:	ldp	x29, x30, [sp], #64
  84:	ret

Disassembly of section .text._ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_:

0000000000000000 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	mov	x21, x0
  18:	mov	x20, x1
  1c:	mov	x0, x21
  20:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>
  24:	mov	x21, x0
  28:	mov	x0, x20
  2c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>
  30:	mov	x4, x0
  34:	add	x2, sp, #0x50
  38:	mov	x3, x21
  3c:	ldp	x0, x1, [x3]
  40:	stp	x0, x1, [x2]
  44:	ldr	x0, [x3, #16]
  48:	str	x0, [x2, #16]
  4c:	add	x2, sp, #0x30
  50:	mov	x3, x4
  54:	ldp	x0, x1, [x3]
  58:	stp	x0, x1, [x2]
  5c:	ldr	x0, [x3, #16]
  60:	str	x0, [x2, #16]
  64:	add	x1, sp, #0x30
  68:	add	x0, sp, #0x50
  6c:	mov	x2, x1
  70:	mov	x1, x0
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #112
  88:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_>:
   0:	stp	x19, x20, [sp, #-16]!
   4:	mov	x20, x0
   8:	mov	x19, x1
   c:	ldr	x1, [x20]
  10:	ldr	x0, [x19]
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x19, x20, [sp], #16
  24:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #8]
  1c:	cmp	x1, x0
  20:	b.eq	f4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xf4>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0]
  2c:	ldr	x0, [x0]
  30:	cmp	x0, #0x0
  34:	b.eq	cc <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xcc>  // b.none
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x0, [x0]
  40:	ldr	x0, [x0]
  44:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>
  48:	str	x0, [sp, #64]
  4c:	ldr	x0, [sp, #24]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #56]
  58:	ldr	x0, [sp, #56]
  5c:	str	x0, [sp, #72]
  60:	ldr	x0, [sp, #56]
  64:	add	x0, x0, #0x4
  68:	str	x0, [sp, #48]
  6c:	ldr	x1, [sp, #72]
  70:	ldr	x0, [sp, #48]
  74:	cmp	x1, x0
  78:	b.eq	d8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xd8>  // b.none
  7c:	ldr	x0, [sp, #72]
  80:	ldr	w0, [x0]
  84:	str	w0, [sp, #40]
  88:	add	x0, sp, #0x28
  8c:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>
  90:	and	w0, w0, #0xff
  94:	eor	w0, w0, #0x1
  98:	and	w0, w0, #0xff
  9c:	cmp	w0, #0x0
  a0:	b.ne	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xd4>  // b.any
  a4:	ldr	w1, [sp, #40]
  a8:	ldr	x0, [sp, #64]
  ac:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.ne	f0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xf0>  // b.any
  bc:	ldr	x0, [sp, #72]
  c0:	add	x0, x0, #0x4
  c4:	str	x0, [sp, #72]
  c8:	b	6c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x6c>
  cc:	nop
  d0:	b	d8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xd8>
  d4:	nop
  d8:	ldr	x0, [sp, #24]
  dc:	ldr	x0, [x0]
  e0:	add	x1, x0, #0x8
  e4:	ldr	x0, [sp, #24]
  e8:	str	x1, [x0]
  ec:	b	c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xc>
  f0:	nop
  f4:	ldp	x29, x30, [sp], #80
  f8:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPS8_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPS8_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	add	x0, sp, #0x30
  18:	mov	x2, x0
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPS8_>
  28:	strb	w0, [sp, #63]
  2c:	ldr	x1, [sp, #48]
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0]
  38:	ldrb	w0, [sp, #63]
  3c:	ldp	x29, x30, [sp], #64
  40:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19decrementNumEntriesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19decrementNumEntriesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19decrementNumEntriesEv>
  14:	sub	w0, w0, #0x1
  18:	mov	w1, w0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19decrementNumEntriesEv>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22incrementNumTombstonesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22incrementNumTombstonesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22incrementNumTombstonesEv>
  14:	add	w0, w0, #0x1
  18:	mov	w1, w0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22incrementNumTombstonesEv>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE4sizeEv:

0000000000000000 <_ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  1c:	str	x0, [sp, #72]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  28:	str	w0, [sp, #68]
  2c:	ldr	w0, [sp, #68]
  30:	cmp	w0, #0x0
  34:	b.ne	48 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x48>  // b.any
  38:	ldr	x0, [sp, #24]
  3c:	str	xzr, [x0]
  40:	mov	w0, #0x0                   	// #0
  44:	b	234 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x234>
  48:	str	xzr, [sp, #88]
  4c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  50:	str	w0, [sp, #52]
  54:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  58:	str	w0, [sp, #48]
  5c:	add	x0, sp, #0x34
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #32]
  68:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  6c:	and	w0, w0, #0xff
  70:	eor	w0, w0, #0x1
  74:	and	w0, w0, #0xff
  78:	cmp	w0, #0x0
  7c:	b.eq	a4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0xa4>  // b.none
  80:	add	x0, sp, #0x30
  84:	mov	x1, x0
  88:	ldr	x0, [sp, #32]
  8c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  90:	and	w0, w0, #0xff
  94:	eor	w0, w0, #0x1
  98:	and	w0, w0, #0xff
  9c:	cmp	w0, #0x0
  a0:	b.ne	c4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0xc4>  // b.any
  a4:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  a8:	add	x3, x0, #0x0
  ac:	mov	w2, #0x250                 	// #592
  b0:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  b4:	add	x1, x0, #0x0
  b8:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  bc:	add	x0, x0, #0x0
  c0:	bl	0 <__assert_fail>
  c4:	nop
  c8:	ldr	x0, [sp, #32]
  cc:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  d0:	mov	w1, w0
  d4:	ldr	w0, [sp, #68]
  d8:	sub	w0, w0, #0x1
  dc:	and	w0, w1, w0
  e0:	str	w0, [sp, #84]
  e4:	mov	w0, #0x1                   	// #1
  e8:	str	w0, [sp, #80]
  ec:	ldr	w1, [sp, #84]
  f0:	mov	x0, x1
  f4:	lsl	x0, x0, #1
  f8:	add	x0, x0, x1
  fc:	lsl	x0, x0, #2
 100:	mov	x1, x0
 104:	ldr	x0, [sp, #72]
 108:	add	x0, x0, x1
 10c:	str	x0, [sp, #56]
 110:	ldr	x0, [sp, #56]
 114:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
 118:	mov	x1, x0
 11c:	ldr	x0, [sp, #32]
 120:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
 124:	and	w0, w0, #0xff
 128:	and	x0, x0, #0xff
 12c:	cmp	x0, #0x0
 130:	cset	w0, ne  // ne = any
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	154 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x154>  // b.none
 140:	ldr	x0, [sp, #24]
 144:	ldr	x1, [sp, #56]
 148:	str	x1, [x0]
 14c:	mov	w0, #0x1                   	// #1
 150:	b	234 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x234>
 154:	ldr	x0, [sp, #56]
 158:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
 15c:	mov	x2, x0
 160:	add	x0, sp, #0x34
 164:	mov	x1, x0
 168:	mov	x0, x2
 16c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
 170:	and	w0, w0, #0xff
 174:	and	x0, x0, #0xff
 178:	cmp	x0, #0x0
 17c:	cset	w0, ne  // ne = any
 180:	and	w0, w0, #0xff
 184:	cmp	w0, #0x0
 188:	b.eq	1b4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x1b4>  // b.none
 18c:	ldr	x0, [sp, #88]
 190:	cmp	x0, #0x0
 194:	b.eq	1a0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x1a0>  // b.none
 198:	ldr	x0, [sp, #88]
 19c:	b	1a4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x1a4>
 1a0:	ldr	x0, [sp, #56]
 1a4:	ldr	x1, [sp, #24]
 1a8:	str	x0, [x1]
 1ac:	mov	w0, #0x0                   	// #0
 1b0:	b	234 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x234>
 1b4:	ldr	x0, [sp, #56]
 1b8:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
 1bc:	mov	x2, x0
 1c0:	add	x0, sp, #0x30
 1c4:	mov	x1, x0
 1c8:	mov	x0, x2
 1cc:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
 1d0:	and	w0, w0, #0xff
 1d4:	cmp	w0, #0x0
 1d8:	b.eq	1f0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x1f0>  // b.none
 1dc:	ldr	x0, [sp, #88]
 1e0:	cmp	x0, #0x0
 1e4:	b.ne	1f0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x1f0>  // b.any
 1e8:	mov	w0, #0x1                   	// #1
 1ec:	b	1f4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x1f4>
 1f0:	mov	w0, #0x0                   	// #0
 1f4:	cmp	w0, #0x0
 1f8:	b.eq	204 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x204>  // b.none
 1fc:	ldr	x0, [sp, #56]
 200:	str	x0, [sp, #88]
 204:	ldr	w0, [sp, #80]
 208:	add	w1, w0, #0x1
 20c:	str	w1, [sp, #80]
 210:	ldr	w1, [sp, #84]
 214:	add	w0, w1, w0
 218:	str	w0, [sp, #84]
 21c:	ldr	w0, [sp, #68]
 220:	sub	w0, w0, #0x1
 224:	ldr	w1, [sp, #84]
 228:	and	w0, w1, w0
 22c:	str	w0, [sp, #84]
 230:	b	ec <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0xec>
 234:	ldp	x29, x30, [sp], #96
 238:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	str	x2, [sp, #56]
  1c:	str	x3, [sp, #48]
  20:	strb	w4, [sp, #47]
  24:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	80 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb+0x80>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb>
  3c:	mov	x1, x0
  40:	ldr	x0, [sp, #64]
  44:	cmp	x0, x1
  48:	b.ne	58 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb+0x58>  // b.any
  4c:	ldr	x0, [sp, #72]
  50:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb>
  54:	b	60 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb+0x60>
  58:	ldr	x0, [sp, #64]
  5c:	add	x0, x0, #0xc
  60:	str	x0, [sp, #88]
  64:	ldrb	w4, [sp, #47]
  68:	ldr	x3, [sp, #48]
  6c:	ldr	x2, [sp, #56]
  70:	ldr	x1, [sp, #88]
  74:	mov	x0, x19
  78:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb>
  7c:	b	98 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb+0x98>
  80:	ldrb	w4, [sp, #47]
  84:	ldr	x3, [sp, #48]
  88:	ldr	x2, [sp, #56]
  8c:	ldr	x1, [sp, #64]
  90:	mov	x0, x19
  94:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb>
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #96
  a0:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  24:	mov	w1, w0
  28:	mov	x0, x1
  2c:	lsl	x0, x0, #1
  30:	add	x0, x0, x1
  34:	lsl	x0, x0, #2
  38:	add	x0, x19, x0
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
   0:	stp	x29, x30, [sp, #-240]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #136]
  18:	str	w1, [sp, #128]
  1c:	str	w2, [sp, #120]
  20:	ldr	w0, [sp, #128]
  24:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  28:	str	w0, [sp, #152]
  2c:	ldr	w0, [sp, #120]
  30:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  34:	str	w0, [sp, #156]
  38:	add	x0, sp, #0x98
  3c:	mov	x20, x0
  40:	mov	x21, #0x2                   	// #2
  44:	mov	x1, x20
  48:	mov	x2, x21
  4c:	ldr	x0, [sp, #136]
  50:	bl	218 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  54:	str	x0, [sp, #144]
  58:	ldr	x0, [sp, #136]
  5c:	add	x0, x0, #0x8
  60:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  64:	mov	x1, x0
  68:	ldr	w0, [sp, #144]
  6c:	mov	w0, w0
  70:	lsl	x0, x0, #3
  74:	add	x0, x1, x0
  78:	str	x0, [sp, #232]
  7c:	ldr	x0, [sp, #136]
  80:	add	x0, x0, #0x8
  84:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  88:	mov	x1, x0
  8c:	ldr	w0, [sp, #148]
  90:	mov	w0, w0
  94:	lsl	x0, x0, #3
  98:	add	x0, x1, x0
  9c:	str	x0, [sp, #224]
  a0:	ldr	w0, [sp, #128]
  a4:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  a8:	str	w0, [sp, #184]
  ac:	ldr	w0, [sp, #120]
  b0:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  b4:	str	w0, [sp, #188]
  b8:	add	x1, sp, #0xb8
  bc:	add	x0, sp, #0xa0
  c0:	mov	x3, x1
  c4:	ldr	x2, [sp, #224]
  c8:	ldr	x1, [sp, #232]
  cc:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  d0:	ldr	w0, [sp, #128]
  d4:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  d8:	str	w0, [sp, #216]
  dc:	ldr	w0, [sp, #120]
  e0:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  e4:	str	w0, [sp, #220]
  e8:	add	x1, sp, #0xd8
  ec:	add	x0, sp, #0xc0
  f0:	mov	x3, x1
  f4:	ldr	x2, [sp, #224]
  f8:	ldr	x1, [sp, #224]
  fc:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 100:	add	x2, sp, #0x50
 104:	add	x3, sp, #0xa0
 108:	ldp	x0, x1, [x3]
 10c:	stp	x0, x1, [x2]
 110:	ldr	x0, [x3, #16]
 114:	str	x0, [x2, #16]
 118:	add	x2, sp, #0x30
 11c:	add	x3, sp, #0xc0
 120:	ldp	x0, x1, [x3]
 124:	stp	x0, x1, [x2]
 128:	ldr	x0, [x3, #16]
 12c:	str	x0, [x2, #16]
 130:	add	x1, sp, #0x30
 134:	add	x0, sp, #0x50
 138:	mov	x8, x19
 13c:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 140:	nop
 144:	ldp	x19, x20, [sp, #16]
 148:	ldr	x21, [sp, #32]
 14c:	ldp	x29, x30, [sp], #240
 150:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x1, x8
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	mov	x2, x1
  14:	mov	x3, x0
  18:	ldp	x0, x1, [x3]
  1c:	stp	x0, x1, [x2]
  20:	ldr	x0, [x3, #16]
  24:	str	x0, [x2, #16]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x1, x8
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	add	x0, x0, #0x18
  14:	mov	x2, x1
  18:	mov	x3, x0
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldr	x0, [x3, #16]
  28:	str	x0, [x2, #16]
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj2EEES6_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj2EEES6_>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	x19, x1
  14:	add	x2, sp, #0x40
  18:	mov	x3, x20
  1c:	ldp	x0, x1, [x3]
  20:	stp	x0, x1, [x2]
  24:	ldr	x0, [x3, #16]
  28:	str	x0, [x2, #16]
  2c:	add	x2, sp, #0x20
  30:	mov	x3, x19
  34:	ldp	x0, x1, [x3]
  38:	stp	x0, x1, [x2]
  3c:	ldr	x0, [x3, #16]
  40:	str	x0, [x2, #16]
  44:	add	x1, sp, #0x20
  48:	add	x0, sp, #0x40
  4c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj2EEES6_>
  50:	and	w0, w0, #0xff
  54:	eor	w0, w0, #0x1
  58:	and	w0, w0, #0xff
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #96
  64:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x8
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEppEv>
  28:	ldr	x0, [sp, #24]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS6_:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1ERKS6_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPPKcENSt15iterator_traitsIT_E17iterator_categoryERKS4_:

0000000000000000 <_ZSt19__iterator_categoryIPPKcENSt15iterator_traitsIT_E17iterator_categoryERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	strb	w3, [sp, #32]
  1c:	ldr	x1, [sp, #40]
  20:	ldr	x0, [sp, #48]
  24:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  28:	str	x0, [sp, #72]
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #56]
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  38:	mov	x1, x0
  3c:	ldr	x0, [sp, #72]
  40:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #56]
  58:	str	x1, [x0]
  5c:	ldr	x0, [sp, #56]
  60:	ldr	x1, [x0]
  64:	ldr	x0, [sp, #72]
  68:	lsl	x0, x0, #5
  6c:	add	x1, x1, x0
  70:	ldr	x0, [sp, #56]
  74:	str	x1, [x0, #16]
  78:	ldr	x0, [sp, #56]
  7c:	ldr	x19, [x0]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  88:	mov	x3, x0
  8c:	mov	x2, x19
  90:	ldr	x1, [sp, #40]
  94:	ldr	x0, [sp, #48]
  98:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  9c:	mov	x1, x0
  a0:	ldr	x0, [sp, #56]
  a4:	str	x1, [x0, #8]
  a8:	nop
  ac:	ldr	x19, [sp, #16]
  b0:	ldp	x29, x30, [sp], #80
  b4:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS5_:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS5_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj0EEES6_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj0EEES6_>:
   0:	stp	x19, x20, [sp, #-16]!
   4:	mov	x20, x0
   8:	mov	x19, x1
   c:	ldr	x1, [x20]
  10:	ldr	x0, [x19]
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x19, x20, [sp], #16
  24:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEC2ES5_S5_RA3_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEC1ES5_S5_RA3_KNS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x1, [sp, #32]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldr	x1, [sp, #24]
  2c:	str	x1, [x0, #8]
  30:	ldr	x0, [sp, #40]
  34:	add	x0, x0, #0x10
  38:	str	xzr, [x0]
  3c:	str	wzr, [x0, #8]
  40:	str	wzr, [sp, #60]
  44:	ldr	w0, [sp, #60]
  48:	cmp	w0, #0x3
  4c:	b.eq	7c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEC1ES5_S5_RA3_KNS0_12OptSpecifierE+0x7c>  // b.none
  50:	ldr	x0, [sp, #40]
  54:	ldr	w1, [sp, #60]
  58:	add	x1, x1, #0x4
  5c:	ldr	x2, [sp, #16]
  60:	ldr	w3, [sp, #60]
  64:	ldr	w2, [x2, x3, lsl #2]
  68:	str	w2, [x0, x1, lsl #2]
  6c:	ldr	w0, [sp, #60]
  70:	add	w0, w0, #0x1
  74:	str	w0, [sp, #60]
  78:	b	44 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEC1ES5_S5_RA3_KNS0_12OptSpecifierE+0x44>
  7c:	ldr	x0, [sp, #40]
  80:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEC1ES5_S5_RA3_KNS0_12OptSpecifierE>
  84:	nop
  88:	ldp	x29, x30, [sp], #64
  8c:	ret

Disassembly of section .text._ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEENS_14iterator_rangeIT_EES9_S9_:

0000000000000000 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEENS_14iterator_rangeIT_EES9_S9_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	mov	x21, x0
  18:	mov	x20, x1
  1c:	mov	x0, x21
  20:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEENS_14iterator_rangeIT_EES9_S9_>
  24:	mov	x21, x0
  28:	mov	x0, x20
  2c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEENS_14iterator_rangeIT_EES9_S9_>
  30:	mov	x4, x0
  34:	add	x2, sp, #0x50
  38:	mov	x3, x21
  3c:	ldp	x0, x1, [x3]
  40:	stp	x0, x1, [x2]
  44:	ldp	x0, x1, [x3, #16]
  48:	stp	x0, x1, [x2, #16]
  4c:	add	x2, sp, #0x30
  50:	mov	x3, x4
  54:	ldp	x0, x1, [x3]
  58:	stp	x0, x1, [x2]
  5c:	ldp	x0, x1, [x3, #16]
  60:	stp	x0, x1, [x2, #16]
  64:	add	x1, sp, #0x30
  68:	add	x0, sp, #0x50
  6c:	mov	x2, x1
  70:	mov	x1, x0
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEENS_14iterator_rangeIT_EES9_S9_>
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #112
  88:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj3EEES6_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj3EEES6_>:
   0:	stp	x19, x20, [sp, #-16]!
   4:	mov	x20, x0
   8:	mov	x19, x1
   c:	ldr	x1, [x20]
  10:	ldr	x0, [x19]
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x19, x20, [sp], #16
  24:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #8]
  1c:	cmp	x1, x0
  20:	b.eq	f4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xf4>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0]
  2c:	ldr	x0, [x0]
  30:	cmp	x0, #0x0
  34:	b.eq	cc <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xcc>  // b.none
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x0, [x0]
  40:	ldr	x0, [x0]
  44:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv>
  48:	str	x0, [sp, #64]
  4c:	ldr	x0, [sp, #24]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #56]
  58:	ldr	x0, [sp, #56]
  5c:	str	x0, [sp, #72]
  60:	ldr	x0, [sp, #56]
  64:	add	x0, x0, #0xc
  68:	str	x0, [sp, #48]
  6c:	ldr	x1, [sp, #72]
  70:	ldr	x0, [sp, #48]
  74:	cmp	x1, x0
  78:	b.eq	d8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xd8>  // b.none
  7c:	ldr	x0, [sp, #72]
  80:	ldr	w0, [x0]
  84:	str	w0, [sp, #40]
  88:	add	x0, sp, #0x28
  8c:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv>
  90:	and	w0, w0, #0xff
  94:	eor	w0, w0, #0x1
  98:	and	w0, w0, #0xff
  9c:	cmp	w0, #0x0
  a0:	b.ne	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xd4>  // b.any
  a4:	ldr	w1, [sp, #40]
  a8:	ldr	x0, [sp, #64]
  ac:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.ne	f0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xf0>  // b.any
  bc:	ldr	x0, [sp, #72]
  c0:	add	x0, x0, #0x4
  c4:	str	x0, [sp, #72]
  c8:	b	6c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x6c>
  cc:	nop
  d0:	b	d8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xd8>
  d4:	nop
  d8:	ldr	x0, [sp, #24]
  dc:	ldr	x0, [x0]
  e0:	add	x1, x0, #0x8
  e4:	ldr	x0, [sp, #24]
  e8:	str	x1, [x0]
  ec:	b	c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xc>
  f0:	nop
  f4:	ldp	x29, x30, [sp], #80
  f8:	ret

Disassembly of section .text._ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_:

0000000000000000 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  20:	mov	w2, w20
  24:	ldr	x1, [sp, #32]
  28:	mov	x0, x19
  2c:	bl	0 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x29, x30, [sp], #64
  38:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x8                   	// #8
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS6_E4typeES8_E5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS6_E4typeES8_E5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #32]
  20:	cmp	x1, x0
  24:	b.eq	44 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS6_E4typeES8_E5valueEvE4typeE+0x44>  // b.none
  28:	ldr	x1, [sp, #32]
  2c:	ldr	x0, [sp, #40]
  30:	sub	x0, x1, x0
  34:	mov	x2, x0
  38:	ldr	x1, [sp, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <memcpy>
  44:	nop
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_>:
   0:	stp	x19, x20, [sp, #-16]!
   4:	mov	x20, x0
   8:	mov	x19, x1
   c:	ldr	x1, [x20]
  10:	ldr	x0, [x19]
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x19, x20, [sp], #16
  24:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9_M_insertIJS5_EEEvSt14_List_iteratorIS5_EDpOT_:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9_M_insertIJS5_EEEvSt14_List_iteratorIS5_EDpOT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9_M_insertIJS5_EEEvSt14_List_iteratorIS5_EDpOT_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9_M_insertIJS5_EEEvSt14_List_iteratorIS5_EDpOT_>
  28:	str	x0, [sp, #56]
  2c:	ldr	x0, [sp, #56]
  30:	ldr	x1, [sp, #32]
  34:	bl	0 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
  38:	ldr	x0, [sp, #40]
  3c:	mov	x1, #0x1                   	// #1
  40:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9_M_insertIJS5_EEEvSt14_List_iteratorIS5_EDpOT_>
  44:	nop
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEmmEv:

0000000000000000 <_ZNSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEmmEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	ldr	x1, [x0, #8]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv:

0000000000000000 <_ZNKSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	bl	0 <_ZNKSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE13destroy_rangeEPS6_S8_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE13destroy_rangeEPS6_S8_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #24]
  14:	ldr	x0, [sp, #16]
  18:	cmp	x1, x0
  1c:	b.eq	38 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE13destroy_rangeEPS6_S8_+0x38>  // b.none
  20:	ldr	x0, [sp, #16]
  24:	sub	x0, x0, #0x8
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE13destroy_rangeEPS6_S8_>
  34:	b	10 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE13destroy_rangeEPS6_S8_+0x10>
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EPS2_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EPS2_>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EPS2_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	str	x0, [x1]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm3opt3ArgEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPN4llvm3opt3ArgEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #32]
  18:	cmp	x19, #0x0
  1c:	b.eq	34 <_ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_+0x34>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
  28:	mov	x1, #0x58                  	// #88
  2c:	mov	x0, x19
  30:	bl	0 <_ZdlPvm>
  34:	nop
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #32]
  18:	mov	x0, #0xffffffff            	// #4294967295
  1c:	cmp	x1, x0
  20:	b.ls	34 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x34>  // b.plast
  24:	mov	w1, #0x1                   	// #1
  28:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  2c:	add	x0, x0, #0x0
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  3c:	add	x0, x0, #0x2
  40:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  44:	str	x0, [sp, #56]
  48:	add	x1, sp, #0x20
  4c:	add	x0, sp, #0x38
  50:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  54:	mov	x2, x0
  58:	mov	x0, #0xffffffff            	// #4294967295
  5c:	str	x0, [sp, #64]
  60:	add	x0, sp, #0x40
  64:	mov	x1, x0
  68:	mov	x0, x2
  6c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  70:	ldr	x0, [x0]
  74:	str	x0, [sp, #56]
  78:	ldr	x0, [sp, #56]
  7c:	lsl	x0, x0, #3
  80:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  84:	str	x0, [sp, #72]
  88:	ldr	x0, [sp, #40]
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  90:	mov	x19, x0
  94:	ldr	x0, [sp, #40]
  98:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  9c:	ldr	x2, [sp, #72]
  a0:	mov	x1, x0
  a4:	mov	x0, x19
  a8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  ac:	ldr	x0, [sp, #40]
  b0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  b4:	mov	x19, x0
  b8:	ldr	x0, [sp, #40]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  c0:	mov	x1, x0
  c4:	mov	x0, x19
  c8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  cc:	ldr	x0, [sp, #40]
  d0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  d4:	and	w0, w0, #0xff
  d8:	eor	w0, w0, #0x1
  dc:	and	w0, w0, #0xff
  e0:	cmp	w0, #0x0
  e4:	b.eq	f4 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0xf4>  // b.none
  e8:	ldr	x0, [sp, #40]
  ec:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  f0:	bl	0 <free>
  f4:	ldr	x0, [sp, #40]
  f8:	ldr	x1, [sp, #72]
  fc:	str	x1, [x0]
 100:	ldr	x0, [sp, #56]
 104:	mov	w1, w0
 108:	ldr	x0, [sp, #40]
 10c:	str	w1, [x0, #12]
 110:	nop
 114:	ldr	x19, [sp, #16]
 118:	ldp	x29, x30, [sp], #80
 11c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EOS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EOS5_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EOS5_>
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EOS5_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EOS5_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm3opt6OptionEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm3opt6OptionEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIPKcEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIPKcEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm3opt3ArgEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm3opt3ArgEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRjEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRjEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E31getMinBucketToReserveForEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E31getMinBucketToReserveForEntriesEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w0, [sp, #20]
  14:	cmp	w0, #0x0
  18:	b.ne	24 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E31getMinBucketToReserveForEntriesEj+0x24>  // b.any
  1c:	mov	w0, #0x0                   	// #0
  20:	b	4c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E31getMinBucketToReserveForEntriesEj+0x4c>
  24:	ldr	w0, [sp, #20]
  28:	lsl	w1, w0, #2
  2c:	mov	w0, #0xaaab                	// #43691
  30:	movk	w0, #0xaaaa, lsl #16
  34:	umull	x0, w1, w0
  38:	lsr	x0, x0, #32
  3c:	lsr	w0, w0, #1
  40:	add	w0, w0, #0x1
  44:	mov	w0, w0
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E31getMinBucketToReserveForEntriesEj>
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE15allocateBucketsEj:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE15allocateBucketsEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	str	w1, [x0, #24]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	w0, [x0, #24]
  24:	cmp	w0, #0x0
  28:	b.ne	3c <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE15allocateBucketsEj+0x3c>  // b.any
  2c:	ldr	x0, [sp, #24]
  30:	str	xzr, [x0, #8]
  34:	mov	w0, #0x0                   	// #0
  38:	b	70 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE15allocateBucketsEj+0x70>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	w0, [x0, #24]
  44:	mov	w1, w0
  48:	mov	x0, x1
  4c:	lsl	x0, x0, #1
  50:	add	x0, x0, x1
  54:	lsl	x0, x0, #2
  58:	mov	x1, #0x4                   	// #4
  5c:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE15allocateBucketsEj>
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #24]
  68:	str	x1, [x0, #8]
  6c:	mov	w0, #0x1                   	// #1
  70:	ldp	x29, x30, [sp], #32
  74:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	mov	w1, #0x0                   	// #0
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  1c:	mov	w1, #0x0                   	// #0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  30:	mov	w19, w0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  3c:	sub	w0, w0, #0x1
  40:	and	w0, w19, w0
  44:	cmp	w0, #0x0
  48:	b.eq	6c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0x6c>  // b.none
  4c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  50:	add	x3, x0, #0x0
  54:	mov	w2, #0x15b                 	// #347
  58:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  5c:	add	x1, x0, #0x0
  60:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  64:	add	x0, x0, #0x0
  68:	bl	0 <__assert_fail>
  6c:	nop
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  74:	str	w0, [sp, #68]
  78:	ldr	x0, [sp, #40]
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  80:	str	x0, [sp, #72]
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  8c:	str	x0, [sp, #56]
  90:	ldr	x1, [sp, #72]
  94:	ldr	x0, [sp, #56]
  98:	cmp	x1, x0
  9c:	b.eq	d0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0xd0>  // b.none
  a0:	ldr	x0, [sp, #72]
  a4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  a8:	mov	x1, x0
  ac:	mov	x0, #0x4                   	// #4
  b0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  b4:	mov	x1, x0
  b8:	ldr	w0, [sp, #68]
  bc:	str	w0, [x1]
  c0:	ldr	x0, [sp, #72]
  c4:	add	x0, x0, #0xc
  c8:	str	x0, [sp, #72]
  cc:	b	90 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0x90>
  d0:	nop
  d4:	ldr	x19, [sp, #16]
  d8:	ldp	x29, x30, [sp], #80
  dc:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumEntriesEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumEntriesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE16getNumTombstonesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #20]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13setNumEntriesEj:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13setNumEntriesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0, #16]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE16setNumTombstonesEj:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0, #20]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv:

0000000000000000 <_ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x10
  14:	bl	0 <_ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE21_M_get_Node_allocatorEv:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE21_M_get_Node_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #72]
  14:	str	x1, [sp, #64]
  18:	str	x2, [sp, #56]
  1c:	str	x3, [sp, #48]
  20:	strb	w4, [sp, #47]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x80>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  3c:	mov	x1, x0
  40:	ldr	x0, [sp, #64]
  44:	cmp	x0, x1
  48:	b.ne	58 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x58>  // b.any
  4c:	ldr	x0, [sp, #72]
  50:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  54:	b	60 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x60>
  58:	ldr	x0, [sp, #64]
  5c:	add	x0, x0, #0xc
  60:	str	x0, [sp, #88]
  64:	ldrb	w4, [sp, #47]
  68:	ldr	x3, [sp, #48]
  6c:	ldr	x2, [sp, #56]
  70:	ldr	x1, [sp, #88]
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  7c:	b	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x98>
  80:	ldrb	w4, [sp, #47]
  84:	ldr	x3, [sp, #48]
  88:	ldr	x2, [sp, #56]
  8c:	ldr	x1, [sp, #64]
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #96
  a0:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEbES2_INSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_:

0000000000000000 <_ZSt9make_pairIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEbES2_INSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEbES2_INSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEbES2_INSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  2c:	mov	x2, x0
  30:	mov	x1, x20
  34:	mov	x0, x19
  38:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEbES2_INSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x3, [sp, #48]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #40]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_>
  30:	str	x0, [sp, #48]
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #48]
  44:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_>
  48:	mov	x1, x0
  4c:	ldr	w0, [x19]
  50:	str	w0, [x1]
  54:	ldr	x0, [sp, #32]
  58:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_>
  5c:	mov	x19, x0
  60:	ldr	x0, [sp, #48]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_>
  68:	mov	x1, x0
  6c:	mov	x0, #0x8                   	// #8
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_>
  74:	mov	x1, x0
  78:	ldr	x0, [x19]
  7c:	str	x0, [x1]
  80:	ldr	x0, [sp, #48]
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #64
  8c:	ret

Disassembly of section .text._ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC2ES7_S7_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC1ES7_S7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	mov	x20, x1
  14:	mov	x19, x2
  18:	mov	x0, x20
  1c:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC1ES7_S7_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #40]
  28:	mov	x2, x0
  2c:	mov	x3, x1
  30:	ldp	x0, x1, [x3]
  34:	stp	x0, x1, [x2]
  38:	ldr	x0, [x3, #16]
  3c:	str	x0, [x2, #16]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC1ES7_S7_>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #40]
  50:	add	x0, x0, #0x18
  54:	mov	x2, x0
  58:	mov	x3, x1
  5c:	ldp	x0, x1, [x3]
  60:	stp	x0, x1, [x2]
  64:	ldr	x0, [x3, #16]
  68:	str	x0, [x2, #16]
  6c:	nop
  70:	ldp	x19, x20, [sp, #16]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12getHashValueERKj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12getHashValueERKj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12getHashValueERKj>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv:

0000000000000000 <_ZNK4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #31]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x1, [sp, #32]
  24:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb>
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x1, [sp, #48]
  30:	str	x1, [x0, #16]
  34:	ldr	x0, [sp, #56]
  38:	ldr	x1, [sp, #40]
  3c:	str	x1, [x0, #24]
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb>
  48:	and	w0, w0, #0xff
  4c:	cmp	w0, #0x0
  50:	b.ne	74 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb+0x74>  // b.any
  54:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb>
  58:	add	x3, x0, #0x0
  5c:	mov	w2, #0x49f                 	// #1183
  60:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb>
  64:	add	x1, x0, #0x0
  68:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <__assert_fail>
  74:	nop
  78:	ldrb	w0, [sp, #31]
  7c:	cmp	w0, #0x0
  80:	b.ne	ac <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb+0xac>  // b.any
  84:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb>
  88:	and	w0, w0, #0xff
  8c:	cmp	w0, #0x0
  90:	b.eq	a0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb+0xa0>  // b.none
  94:	ldr	x0, [sp, #56]
  98:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb>
  9c:	b	b0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb+0xb0>
  a0:	ldr	x0, [sp, #56]
  a4:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb>
  a8:	b	b0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC1EPKS7_SA_RKNS_14DebugEpochBaseEb+0xb0>
  ac:	nop
  b0:	ldp	x29, x30, [sp], #64
  b4:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEC2ES5_S5_RA2_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEC1ES5_S5_RA2_KNS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x1, [sp, #32]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldr	x1, [sp, #24]
  2c:	str	x1, [x0, #8]
  30:	ldr	x0, [sp, #40]
  34:	str	xzr, [x0, #16]
  38:	str	wzr, [sp, #60]
  3c:	ldr	w0, [sp, #60]
  40:	cmp	w0, #0x2
  44:	b.eq	74 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEC1ES5_S5_RA2_KNS0_12OptSpecifierE+0x74>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	ldr	w1, [sp, #60]
  50:	add	x1, x1, #0x4
  54:	ldr	x2, [sp, #16]
  58:	ldr	w3, [sp, #60]
  5c:	ldr	w2, [x2, x3, lsl #2]
  60:	str	w2, [x0, x1, lsl #2]
  64:	ldr	w0, [sp, #60]
  68:	add	w0, w0, #0x1
  6c:	str	w0, [sp, #60]
  70:	b	3c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEC1ES5_S5_RA2_KNS0_12OptSpecifierE+0x3c>
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEC1ES5_S5_RA2_KNS0_12OptSpecifierE>
  7c:	nop
  80:	ldp	x29, x30, [sp], #64
  84:	ret

Disassembly of section .text._ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEENS_14iterator_rangeIT_EES9_S9_:

0000000000000000 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEENS_14iterator_rangeIT_EES9_S9_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	mov	x21, x0
  18:	mov	x20, x1
  1c:	mov	x0, x21
  20:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEENS_14iterator_rangeIT_EES9_S9_>
  24:	mov	x21, x0
  28:	mov	x0, x20
  2c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEENS_14iterator_rangeIT_EES9_S9_>
  30:	mov	x4, x0
  34:	add	x2, sp, #0x50
  38:	mov	x3, x21
  3c:	ldp	x0, x1, [x3]
  40:	stp	x0, x1, [x2]
  44:	ldr	x0, [x3, #16]
  48:	str	x0, [x2, #16]
  4c:	add	x2, sp, #0x30
  50:	mov	x3, x4
  54:	ldp	x0, x1, [x3]
  58:	stp	x0, x1, [x2]
  5c:	ldr	x0, [x3, #16]
  60:	str	x0, [x2, #16]
  64:	add	x1, sp, #0x30
  68:	add	x0, sp, #0x50
  6c:	mov	x2, x1
  70:	mov	x1, x0
  74:	mov	x0, x19
  78:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEENS_14iterator_rangeIT_EES9_S9_>
  7c:	ldp	x19, x20, [sp, #16]
  80:	ldr	x21, [sp, #32]
  84:	ldp	x29, x30, [sp], #112
  88:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj2EEES6_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj2EEES6_>:
   0:	stp	x19, x20, [sp, #-16]!
   4:	mov	x20, x0
   8:	mov	x19, x1
   c:	ldr	x1, [x20]
  10:	ldr	x0, [x19]
  14:	cmp	x1, x0
  18:	cset	w0, eq  // eq = none
  1c:	and	w0, w0, #0xff
  20:	ldp	x19, x20, [sp], #16
  24:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #8]
  1c:	cmp	x1, x0
  20:	b.eq	f4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xf4>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0]
  2c:	ldr	x0, [x0]
  30:	cmp	x0, #0x0
  34:	b.eq	cc <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xcc>  // b.none
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x0, [x0]
  40:	ldr	x0, [x0]
  44:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv>
  48:	str	x0, [sp, #64]
  4c:	ldr	x0, [sp, #24]
  50:	add	x0, x0, #0x10
  54:	str	x0, [sp, #56]
  58:	ldr	x0, [sp, #56]
  5c:	str	x0, [sp, #72]
  60:	ldr	x0, [sp, #56]
  64:	add	x0, x0, #0x8
  68:	str	x0, [sp, #48]
  6c:	ldr	x1, [sp, #72]
  70:	ldr	x0, [sp, #48]
  74:	cmp	x1, x0
  78:	b.eq	d8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xd8>  // b.none
  7c:	ldr	x0, [sp, #72]
  80:	ldr	w0, [x0]
  84:	str	w0, [sp, #40]
  88:	add	x0, sp, #0x28
  8c:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv>
  90:	and	w0, w0, #0xff
  94:	eor	w0, w0, #0x1
  98:	and	w0, w0, #0xff
  9c:	cmp	w0, #0x0
  a0:	b.ne	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xd4>  // b.any
  a4:	ldr	w1, [sp, #40]
  a8:	ldr	x0, [sp, #64]
  ac:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.ne	f0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xf0>  // b.any
  bc:	ldr	x0, [sp, #72]
  c0:	add	x0, x0, #0x4
  c4:	str	x0, [sp, #72]
  c8:	b	6c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x6c>
  cc:	nop
  d0:	b	d8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xd8>
  d4:	nop
  d8:	ldr	x0, [sp, #24]
  dc:	ldr	x0, [x0]
  e0:	add	x1, x0, #0x8
  e4:	ldr	x0, [sp, #24]
  e8:	str	x1, [x0]
  ec:	b	c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xc>
  f0:	nop
  f4:	ldp	x29, x30, [sp], #80
  f8:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2ERKS6_:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1ERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1ERKS6_>
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1ERKS6_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZSt8distanceIPPKcENSt15iterator_traitsIT_E15difference_typeES4_S4_:

0000000000000000 <_ZSt8distanceIPPKcENSt15iterator_traitsIT_E15difference_typeES4_S4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZSt8distanceIPPKcENSt15iterator_traitsIT_E15difference_typeES4_S4_>
  20:	mov	w2, w20
  24:	ldr	x1, [sp, #32]
  28:	mov	x0, x19
  2c:	bl	0 <_ZSt8distanceIPPKcENSt15iterator_traitsIT_E15difference_typeES4_S4_>
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x29, x30, [sp], #64
  38:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	add	x0, sp, #0x38
  18:	ldr	x1, [sp, #32]
  1c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_>
  20:	add	x0, sp, #0x38
  24:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_>
  28:	mov	x1, x0
  2c:	ldr	x0, [sp, #40]
  30:	cmp	x0, x1
  34:	cset	w0, hi  // hi = pmore
  38:	and	w19, w0, #0xff
  3c:	add	x0, sp, #0x38
  40:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_>
  44:	cmp	w19, #0x0
  48:	b.eq	58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_+0x58>  // b.none
  4c:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_>
  50:	add	x0, x0, #0x0
  54:	bl	0 <_ZSt20__throw_length_errorPKc>
  58:	ldr	x0, [sp, #40]
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES8_ET0_T_SB_SA_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES8_ET0_T_SB_SA_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES8_ET0_T_SB_SA_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS7_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEC2ES7_S7_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEC1ES7_S7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	mov	x20, x1
  14:	mov	x19, x2
  18:	mov	x0, x20
  1c:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEC1ES7_S7_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #40]
  28:	mov	x2, x0
  2c:	mov	x3, x1
  30:	ldp	x0, x1, [x3]
  34:	stp	x0, x1, [x2]
  38:	ldp	x0, x1, [x3, #16]
  3c:	stp	x0, x1, [x2, #16]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEC1ES7_S7_>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #40]
  50:	add	x0, x0, #0x20
  54:	mov	x2, x0
  58:	mov	x3, x1
  5c:	ldp	x0, x1, [x3]
  60:	stp	x0, x1, [x2]
  64:	ldp	x0, x1, [x3, #16]
  68:	stp	x0, x1, [x2, #16]
  6c:	nop
  70:	ldp	x19, x20, [sp, #16]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKPKcENSt15iterator_traitsIT_E17iterator_categoryERKS5_:

0000000000000000 <_ZSt19__iterator_categoryIPKPKcENSt15iterator_traitsIT_E17iterator_categoryERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt10__distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #8]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #3
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZNSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EPNSt8__detail15_List_node_baseE:

0000000000000000 <_ZNSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1EPNSt8__detail15_List_node_baseE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  1c:	str	x0, [sp, #72]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  28:	str	x0, [sp, #64]
  2c:	add	x0, sp, #0x30
  30:	ldr	x2, [sp, #72]
  34:	ldr	x1, [sp, #64]
  38:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  3c:	ldr	x0, [sp, #72]
  40:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  44:	mov	x19, x0
  48:	ldr	x0, [sp, #32]
  4c:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  50:	mov	x2, x0
  54:	mov	x1, x19
  58:	ldr	x0, [sp, #64]
  5c:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  60:	add	x0, sp, #0x30
  64:	mov	x1, #0x0                   	// #0
  68:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  6c:	ldr	x19, [sp, #72]
  70:	add	x0, sp, #0x30
  74:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  78:	mov	x0, x19
  7c:	ldr	x19, [sp, #16]
  80:	ldp	x29, x30, [sp], #80
  84:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_inc_sizeEm:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_inc_sizeEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0, #16]
  14:	ldr	x0, [sp]
  18:	add	x1, x1, x0
  1c:	ldr	x0, [sp, #8]
  20:	str	x1, [x0, #16]
  24:	nop
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #31]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x1, [sp, #32]
  24:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x1, [sp, #48]
  30:	str	x1, [x0, #16]
  34:	ldr	x0, [sp, #56]
  38:	ldr	x1, [sp, #40]
  3c:	str	x1, [x0, #24]
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  48:	and	w0, w0, #0xff
  4c:	cmp	w0, #0x0
  50:	b.ne	74 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb+0x74>  // b.any
  54:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  58:	add	x3, x0, #0x0
  5c:	mov	w2, #0x49f                 	// #1183
  60:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  64:	add	x1, x0, #0x0
  68:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <__assert_fail>
  74:	nop
  78:	ldrb	w0, [sp, #31]
  7c:	cmp	w0, #0x0
  80:	b.ne	ac <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb+0xac>  // b.any
  84:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  88:	and	w0, w0, #0xff
  8c:	cmp	w0, #0x0
  90:	b.eq	a0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb+0xa0>  // b.none
  94:	ldr	x0, [sp, #56]
  98:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  9c:	b	b0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb+0xb0>
  a0:	ldr	x0, [sp, #56]
  a4:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb>
  a8:	b	b0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC1EPS7_S9_RKNS_14DebugEpochBaseEb+0xb0>
  ac:	nop
  b0:	ldp	x29, x30, [sp], #64
  b4:	ret

Disassembly of section .text._ZSt7forwardIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEEOT_RNSt16remove_referenceISA_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEEOT_RNSt16remove_referenceISA_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm16DenseMapIteratorIjS_IjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS2_EELb0EEEbEC2IS8_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm16DenseMapIteratorIjS_IjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS2_EELb0EEEbEC1IS8_bLb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIN4llvm16DenseMapIteratorIjS_IjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS2_EELb0EEEbEC1IS8_bLb1EEEOT_OT0_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x2, x0
  28:	mov	x3, x1
  2c:	ldp	x0, x1, [x3]
  30:	stp	x0, x1, [x2]
  34:	ldp	x0, x1, [x3, #16]
  38:	stp	x0, x1, [x2, #16]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt4pairIN4llvm16DenseMapIteratorIjS_IjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS2_EELb0EEEbEC1IS8_bLb1EEEOT_OT0_>
  44:	ldrb	w1, [x0]
  48:	ldr	x0, [sp, #40]
  4c:	strb	w1, [x0, #32]
  50:	nop
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  28:	add	w0, w0, #0x1
  2c:	str	w0, [sp, #60]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  38:	str	w0, [sp, #56]
  3c:	ldr	w0, [sp, #60]
  40:	lsl	w2, w0, #2
  44:	ldr	w1, [sp, #56]
  48:	mov	w0, w1
  4c:	lsl	w0, w0, #1
  50:	add	w0, w0, w1
  54:	cmp	w2, w0
  58:	cset	w0, cs  // cs = hs, nlast
  5c:	and	w0, w0, #0xff
  60:	and	x0, x0, #0xff
  64:	cmp	x0, #0x0
  68:	b.eq	a4 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0xa4>  // b.none
  6c:	ldr	w0, [sp, #56]
  70:	lsl	w0, w0, #1
  74:	mov	w1, w0
  78:	ldr	x0, [sp, #40]
  7c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  80:	add	x0, sp, #0x10
  84:	mov	x2, x0
  88:	ldr	x1, [sp, #24]
  8c:	ldr	x0, [sp, #40]
  90:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  94:	ldr	x0, [sp, #40]
  98:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  9c:	str	w0, [sp, #56]
  a0:	b	10c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0x10c>
  a4:	ldr	x0, [sp, #40]
  a8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  ac:	mov	w1, w0
  b0:	ldr	w0, [sp, #60]
  b4:	add	w0, w1, w0
  b8:	ldr	w1, [sp, #56]
  bc:	sub	w1, w1, w0
  c0:	ldr	w0, [sp, #56]
  c4:	lsr	w0, w0, #3
  c8:	cmp	w1, w0
  cc:	cset	w0, ls  // ls = plast
  d0:	and	w0, w0, #0xff
  d4:	and	x0, x0, #0xff
  d8:	cmp	x0, #0x0
  dc:	cset	w0, ne  // ne = any
  e0:	and	w0, w0, #0xff
  e4:	cmp	w0, #0x0
  e8:	b.eq	10c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0x10c>  // b.none
  ec:	ldr	w1, [sp, #56]
  f0:	ldr	x0, [sp, #40]
  f4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  f8:	add	x0, sp, #0x10
  fc:	mov	x2, x0
 100:	ldr	x1, [sp, #24]
 104:	ldr	x0, [sp, #40]
 108:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 10c:	ldr	x0, [sp, #16]
 110:	cmp	x0, #0x0
 114:	b.ne	138 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0x138>  // b.any
 118:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 11c:	add	x3, x0, #0x0
 120:	mov	w2, #0x22f                 	// #559
 124:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 128:	add	x1, x0, #0x0
 12c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 130:	add	x0, x0, #0x0
 134:	bl	0 <__assert_fail>
 138:	ldr	x0, [sp, #40]
 13c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 140:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 144:	str	w0, [sp, #52]
 148:	ldr	x0, [sp, #16]
 14c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 150:	mov	x2, x0
 154:	add	x0, sp, #0x34
 158:	mov	x1, x0
 15c:	mov	x0, x2
 160:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 164:	and	w0, w0, #0xff
 168:	eor	w0, w0, #0x1
 16c:	and	w0, w0, #0xff
 170:	cmp	w0, #0x0
 174:	b.eq	180 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0x180>  // b.none
 178:	ldr	x0, [sp, #40]
 17c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 180:	ldr	x0, [sp, #16]
 184:	ldp	x29, x30, [sp], #64
 188:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #16]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #24]
  1c:	cmp	x1, x0
  20:	b.cs	44 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0x44>  // b.hs, b.nlast
  24:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x4ea                 	// #1258
  30:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  48:	str	w0, [sp, #44]
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  50:	str	w0, [sp, #40]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [x0, #16]
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0, #24]
  64:	cmp	x1, x0
  68:	b.eq	d4 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0xd4>  // b.none
  6c:	ldr	x0, [sp, #24]
  70:	ldr	x0, [x0, #16]
  74:	sub	x0, x0, #0xc
  78:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  7c:	mov	x2, x0
  80:	add	x0, sp, #0x2c
  84:	mov	x1, x0
  88:	mov	x0, x2
  8c:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  90:	and	w0, w0, #0xff
  94:	cmp	w0, #0x0
  98:	b.ne	cc <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0xcc>  // b.any
  9c:	ldr	x0, [sp, #24]
  a0:	ldr	x0, [x0, #16]
  a4:	sub	x0, x0, #0xc
  a8:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  ac:	mov	x2, x0
  b0:	add	x0, sp, #0x28
  b4:	mov	x1, x0
  b8:	mov	x0, x2
  bc:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  c0:	and	w0, w0, #0xff
  c4:	cmp	w0, #0x0
  c8:	b.eq	d4 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0xd4>  // b.none
  cc:	mov	w0, #0x1                   	// #1
  d0:	b	d8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0xd8>
  d4:	mov	w0, #0x0                   	// #0
  d8:	cmp	w0, #0x0
  dc:	b.eq	f8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0xf8>  // b.none
  e0:	ldr	x0, [sp, #24]
  e4:	ldr	x0, [x0, #16]
  e8:	sub	x1, x0, #0xc
  ec:	ldr	x0, [sp, #24]
  f0:	str	x1, [x0, #16]
  f4:	b	54 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0x54>
  f8:	nop
  fc:	ldp	x29, x30, [sp], #48
 100:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #16]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #24]
  1c:	cmp	x1, x0
  20:	b.ls	44 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0x44>  // b.plast
  24:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x4e0                 	// #1248
  30:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  48:	str	w0, [sp, #44]
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  50:	str	w0, [sp, #40]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [x0, #16]
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0, #24]
  64:	cmp	x1, x0
  68:	b.eq	cc <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0xcc>  // b.none
  6c:	ldr	x0, [sp, #24]
  70:	ldr	x0, [x0, #16]
  74:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  78:	mov	x2, x0
  7c:	add	x0, sp, #0x2c
  80:	mov	x1, x0
  84:	mov	x0, x2
  88:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  8c:	and	w0, w0, #0xff
  90:	cmp	w0, #0x0
  94:	b.ne	c4 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0xc4>  // b.any
  98:	ldr	x0, [sp, #24]
  9c:	ldr	x0, [x0, #16]
  a0:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  a4:	mov	x2, x0
  a8:	add	x0, sp, #0x28
  ac:	mov	x1, x0
  b0:	mov	x0, x2
  b4:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  b8:	and	w0, w0, #0xff
  bc:	cmp	w0, #0x0
  c0:	b.eq	cc <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0xcc>  // b.none
  c4:	mov	w0, #0x1                   	// #1
  c8:	b	d0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0xd0>
  cc:	mov	w0, #0x0                   	// #0
  d0:	cmp	w0, #0x0
  d4:	b.eq	f0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0xf0>  // b.none
  d8:	ldr	x0, [sp, #24]
  dc:	ldr	x0, [x0, #16]
  e0:	add	x1, x0, #0xc
  e4:	ldr	x0, [sp, #24]
  e8:	str	x1, [x0, #16]
  ec:	b	54 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0x54>
  f0:	nop
  f4:	ldp	x29, x30, [sp], #48
  f8:	ret

Disassembly of section .text._ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEC2ES7_S7_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEC1ES7_S7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	mov	x20, x1
  14:	mov	x19, x2
  18:	mov	x0, x20
  1c:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEC1ES7_S7_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #40]
  28:	mov	x2, x0
  2c:	mov	x3, x1
  30:	ldp	x0, x1, [x3]
  34:	stp	x0, x1, [x2]
  38:	ldr	x0, [x3, #16]
  3c:	str	x0, [x2, #16]
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEC1ES7_S7_>
  48:	mov	x1, x0
  4c:	ldr	x0, [sp, #40]
  50:	add	x0, x0, #0x18
  54:	mov	x2, x0
  58:	mov	x3, x1
  5c:	ldp	x0, x1, [x3]
  60:	stp	x0, x1, [x2]
  64:	ldr	x0, [x3, #16]
  68:	str	x0, [x2, #16]
  6c:	nop
  70:	ldp	x19, x20, [sp, #16]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	xzr, [x0, #16]
  20:	nop
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZSt10__distanceIPPKcENSt15iterator_traitsIT_E15difference_typeES4_S4_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPPKcENSt15iterator_traitsIT_E15difference_typeES4_S4_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #8]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #3
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  1c:	str	x0, [sp, #32]
  20:	add	x1, sp, #0x20
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  2c:	ldr	x0, [x0]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt18uninitialized_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET0_T_SB_SA_:

0000000000000000 <_ZSt18uninitialized_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET0_T_SB_SA_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET0_T_SB_SA_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_get_nodeEv:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_get_nodeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	x1, #0x1                   	// #1
  14:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_get_nodeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEC2ERS8_PS7_:

0000000000000000 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEC1ERS8_PS7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEC1ERS8_PS7_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #40]
  2c:	ldr	x1, [sp, #24]
  30:	str	x1, [x0, #8]
  34:	nop
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEED2Ev:

0000000000000000 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0, #8]
  14:	cmp	x0, #0x0
  18:	b.eq	3c <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEED1Ev+0x3c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x3, [x0]
  24:	ldr	x0, [sp, #24]
  28:	ldr	x0, [x0, #8]
  2c:	mov	x2, #0x1                   	// #1
  30:	mov	x1, x0
  34:	mov	x0, x3
  38:	bl	0 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEED1Ev>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS6_JS6_EEEvRS8_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS6_JS6_EEEvRS8_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS6_JS6_EEEvRS8_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS6_JS6_EEEvRS8_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEaSEDn:

0000000000000000 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEaSEDn>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	str	xzr, [x0, #8]
  14:	ldr	x0, [sp, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEESt13move_iteratorIT_ES9_:

0000000000000000 <_ZSt18make_move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEESt13move_iteratorIT_ES9_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt18make_move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEESt13move_iteratorIT_ES9_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS4_EEES8_ET0_T_SB_SA_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS4_EEES8_ET0_T_SB_SA_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS4_EEES8_ET0_T_SB_SA_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7_M_addrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #16]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #24]
  1c:	cmp	x1, x0
  20:	b.cs	44 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0x44>  // b.hs, b.nlast
  24:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x4ea                 	// #1258
  30:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  48:	str	w0, [sp, #44]
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  50:	str	w0, [sp, #40]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [x0, #16]
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0, #24]
  64:	cmp	x1, x0
  68:	b.eq	d4 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0xd4>  // b.none
  6c:	ldr	x0, [sp, #24]
  70:	ldr	x0, [x0, #16]
  74:	sub	x0, x0, #0xc
  78:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  7c:	mov	x2, x0
  80:	add	x0, sp, #0x2c
  84:	mov	x1, x0
  88:	mov	x0, x2
  8c:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  90:	and	w0, w0, #0xff
  94:	cmp	w0, #0x0
  98:	b.ne	cc <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0xcc>  // b.any
  9c:	ldr	x0, [sp, #24]
  a0:	ldr	x0, [x0, #16]
  a4:	sub	x0, x0, #0xc
  a8:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  ac:	mov	x2, x0
  b0:	add	x0, sp, #0x28
  b4:	mov	x1, x0
  b8:	mov	x0, x2
  bc:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  c0:	and	w0, w0, #0xff
  c4:	cmp	w0, #0x0
  c8:	b.eq	d4 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0xd4>  // b.none
  cc:	mov	w0, #0x1                   	// #1
  d0:	b	d8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0xd8>
  d4:	mov	w0, #0x0                   	// #0
  d8:	cmp	w0, #0x0
  dc:	b.eq	f8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0xf8>  // b.none
  e0:	ldr	x0, [sp, #24]
  e4:	ldr	x0, [x0, #16]
  e8:	sub	x1, x0, #0xc
  ec:	ldr	x0, [sp, #24]
  f0:	str	x1, [x0, #16]
  f4:	b	54 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0x54>
  f8:	nop
  fc:	ldp	x29, x30, [sp], #48
 100:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #16]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #24]
  1c:	cmp	x1, x0
  20:	b.ls	44 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0x44>  // b.plast
  24:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x4e0                 	// #1248
  30:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  48:	str	w0, [sp, #44]
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  50:	str	w0, [sp, #40]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [x0, #16]
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x0, [x0, #24]
  64:	cmp	x1, x0
  68:	b.eq	cc <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0xcc>  // b.none
  6c:	ldr	x0, [sp, #24]
  70:	ldr	x0, [x0, #16]
  74:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  78:	mov	x2, x0
  7c:	add	x0, sp, #0x2c
  80:	mov	x1, x0
  84:	mov	x0, x2
  88:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  8c:	and	w0, w0, #0xff
  90:	cmp	w0, #0x0
  94:	b.ne	c4 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0xc4>  // b.any
  98:	ldr	x0, [sp, #24]
  9c:	ldr	x0, [x0, #16]
  a0:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  a4:	mov	x2, x0
  a8:	add	x0, sp, #0x28
  ac:	mov	x1, x0
  b0:	mov	x0, x2
  b4:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  b8:	and	w0, w0, #0xff
  bc:	cmp	w0, #0x0
  c0:	b.eq	cc <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0xcc>  // b.none
  c4:	mov	w0, #0x1                   	// #1
  c8:	b	d0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0xd0>
  cc:	mov	w0, #0x0                   	// #0
  d0:	cmp	w0, #0x0
  d4:	b.eq	f0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0xf0>  // b.none
  d8:	ldr	x0, [sp, #24]
  dc:	ldr	x0, [x0, #16]
  e0:	add	x1, x0, #0xc
  e4:	ldr	x0, [sp, #24]
  e8:	str	x1, [x0, #16]
  ec:	b	54 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0x54>
  f0:	nop
  f4:	ldp	x29, x30, [sp], #48
  f8:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4growEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4growEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w1, [sp, #20]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4growEj>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19incrementNumEntriesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19incrementNumEntriesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19incrementNumEntriesEv>
  14:	add	w0, w0, #0x1
  18:	mov	w1, w0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19incrementNumEntriesEv>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22decrementNumTombstonesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22decrementNumTombstonesEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22decrementNumTombstonesEv>
  14:	sub	w0, w0, #0x1
  18:	mov	w1, w0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22decrementNumTombstonesEv>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x0, [sp, #32]
  40:	lsl	x0, x0, #5
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET0_T_SD_SC_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET0_T_SD_SC_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	str	x0, [sp, #56]
  1c:	ldr	x1, [sp, #40]
  20:	ldr	x0, [sp, #32]
  24:	cmp	x1, x0
  28:	b.eq	58 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET0_T_SD_SC_+0x58>  // b.none
  2c:	ldr	x0, [sp, #56]
  30:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET0_T_SD_SC_>
  34:	ldr	x1, [sp, #40]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET0_T_SD_SC_>
  3c:	ldr	x0, [sp, #40]
  40:	add	x0, x0, #0x8
  44:	str	x0, [sp, #40]
  48:	ldr	x0, [sp, #56]
  4c:	add	x0, x0, #0x20
  50:	str	x0, [sp, #56]
  54:	b	1c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET0_T_SD_SC_+0x1c>
  58:	ldr	x0, [sp, #56]
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt11__addressofISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEPT_RS9_:

0000000000000000 <_ZSt11__addressofISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEPT_RS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS7_JS7_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS7_JS7_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS7_JS7_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x20                  	// #32
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS7_JS7_EEEvPT_DpOT0_>
  34:	mov	x1, x19
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEC2ES7_:

0000000000000000 <_ZNSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEC1ES7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x8
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm3opt3ArgEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm3opt3ArgEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w0, [x0, #24]
  18:	str	w0, [sp, #60]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0, #8]
  24:	str	x0, [sp, #48]
  28:	mov	w0, #0x40                  	// #64
  2c:	str	w0, [sp, #40]
  30:	ldr	w0, [sp, #20]
  34:	sub	w0, w0, #0x1
  38:	mov	w0, w0
  3c:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  40:	str	w0, [sp, #44]
  44:	add	x1, sp, #0x2c
  48:	add	x0, sp, #0x28
  4c:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  50:	ldr	w0, [x0]
  54:	mov	w1, w0
  58:	ldr	x0, [sp, #24]
  5c:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  60:	ldr	x0, [sp, #24]
  64:	ldr	x0, [x0, #8]
  68:	cmp	x0, #0x0
  6c:	b.ne	90 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0x90>  // b.any
  70:	adrp	x0, 0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  74:	add	x3, x0, #0x0
  78:	mov	w2, #0x309                 	// #777
  7c:	adrp	x0, 0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  80:	add	x1, x0, #0x0
  84:	adrp	x0, 0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  88:	add	x0, x0, #0x0
  8c:	bl	0 <__assert_fail>
  90:	ldr	x0, [sp, #48]
  94:	cmp	x0, #0x0
  98:	b.ne	a8 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0xa8>  // b.any
  9c:	ldr	x0, [sp, #24]
  a0:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  a4:	b	100 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0x100>
  a8:	ldr	x3, [sp, #24]
  ac:	ldr	w1, [sp, #60]
  b0:	mov	x0, x1
  b4:	lsl	x0, x0, #1
  b8:	add	x0, x0, x1
  bc:	lsl	x0, x0, #2
  c0:	mov	x1, x0
  c4:	ldr	x0, [sp, #48]
  c8:	add	x0, x0, x1
  cc:	mov	x2, x0
  d0:	ldr	x1, [sp, #48]
  d4:	mov	x0, x3
  d8:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  dc:	ldr	w1, [sp, #60]
  e0:	mov	x0, x1
  e4:	lsl	x0, x0, #1
  e8:	add	x0, x0, x1
  ec:	lsl	x0, x0, #2
  f0:	mov	x2, #0x4                   	// #4
  f4:	mov	x1, x0
  f8:	ldr	x0, [sp, #48]
  fc:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
 100:	ldp	x29, x30, [sp], #64
 104:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRPKcEEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRPKcEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRPKcEEvPT_DpOT0_>
  1c:	ldr	x19, [x0]
  20:	add	x0, sp, #0x38
  24:	bl	0 <_ZNSaIcEC1Ev>
  28:	add	x20, sp, #0x38
  2c:	ldr	x0, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, #0x20                  	// #32
  38:	bl	0 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRPKcEEvPT_DpOT0_>
  3c:	mov	x2, x20
  40:	mov	x1, x19
  44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
  48:	add	x0, sp, #0x38
  4c:	bl	0 <_ZNSaIcED1Ev>
  50:	nop
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x1, [sp, #32]
  40:	mov	x0, x1
  44:	lsl	x0, x0, #1
  48:	add	x0, x0, x1
  4c:	lsl	x0, x0, #4
  50:	bl	0 <_Znwm>
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZStneIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_:

0000000000000000 <_ZStneIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x8
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt11__addressofISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEPT_RS7_:

0000000000000000 <_ZSt11__addressofISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEPT_RS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEJS6_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEJS6_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEJS6_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x8                   	// #8
  2c:	bl	0 <_ZSt10_ConstructISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEJS6_EEvPT_DpOT0_>
  30:	mov	x1, x19
  34:	bl	0 <_ZSt10_ConstructISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEJS6_EEvPT_DpOT0_>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC1IS4_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC1IS4_EEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC1IRS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC1IRS3_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  20:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  24:	str	w0, [sp, #88]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  2c:	str	w0, [sp, #84]
  30:	ldr	x0, [sp, #48]
  34:	str	x0, [sp, #104]
  38:	ldr	x0, [sp, #40]
  3c:	str	x0, [sp, #96]
  40:	ldr	x1, [sp, #104]
  44:	ldr	x0, [sp, #96]
  48:	cmp	x1, x0
  4c:	b.eq	194 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0x194>  // b.none
  50:	ldr	x0, [sp, #104]
  54:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  58:	mov	x2, x0
  5c:	add	x0, sp, #0x58
  60:	mov	x1, x0
  64:	mov	x0, x2
  68:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  6c:	and	w0, w0, #0xff
  70:	eor	w0, w0, #0x1
  74:	and	w0, w0, #0xff
  78:	cmp	w0, #0x0
  7c:	b.eq	b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0xb8>  // b.none
  80:	ldr	x0, [sp, #104]
  84:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  88:	mov	x2, x0
  8c:	add	x0, sp, #0x54
  90:	mov	x1, x0
  94:	mov	x0, x2
  98:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  9c:	and	w0, w0, #0xff
  a0:	eor	w0, w0, #0x1
  a4:	and	w0, w0, #0xff
  a8:	cmp	w0, #0x0
  ac:	b.eq	b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0xb8>  // b.none
  b0:	mov	w0, #0x1                   	// #1
  b4:	b	bc <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0xbc>
  b8:	mov	w0, #0x0                   	// #0
  bc:	cmp	w0, #0x0
  c0:	b.eq	17c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0x17c>  // b.none
  c4:	ldr	x0, [sp, #104]
  c8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  cc:	mov	x1, x0
  d0:	add	x0, sp, #0x48
  d4:	mov	x2, x0
  d8:	ldr	x0, [sp, #56]
  dc:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  e0:	strb	w0, [sp, #95]
  e4:	ldrb	w0, [sp, #95]
  e8:	eor	w0, w0, #0x1
  ec:	and	w0, w0, #0xff
  f0:	cmp	w0, #0x0
  f4:	b.ne	118 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0x118>  // b.any
  f8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  fc:	add	x3, x0, #0x0
 100:	mov	w2, #0x17a                 	// #378
 104:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 108:	add	x1, x0, #0x0
 10c:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 110:	add	x0, x0, #0x0
 114:	bl	0 <__assert_fail>
 118:	ldr	x0, [sp, #104]
 11c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 120:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 124:	mov	x19, x0
 128:	ldr	x0, [sp, #72]
 12c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 130:	mov	x1, x0
 134:	ldr	w0, [x19]
 138:	str	w0, [x1]
 13c:	ldr	x0, [sp, #104]
 140:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 144:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 148:	mov	x19, x0
 14c:	ldr	x0, [sp, #72]
 150:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 154:	mov	x1, x0
 158:	mov	x0, #0x8                   	// #8
 15c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 160:	mov	x1, x0
 164:	ldr	x0, [x19]
 168:	str	x0, [x1]
 16c:	ldr	x0, [sp, #56]
 170:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 174:	ldr	x0, [sp, #104]
 178:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 17c:	ldr	x0, [sp, #104]
 180:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 184:	ldr	x0, [sp, #104]
 188:	add	x0, x0, #0xc
 18c:	str	x0, [sp, #104]
 190:	b	40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0x40>
 194:	nop
 198:	ldr	x19, [sp, #16]
 19c:	ldp	x29, x30, [sp], #112
 1a0:	ret

Disassembly of section .text._ZSt7forwardIRPKcEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRPKcEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   c:	movk	x0, #0x2aa, lsl #48
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSteqIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_:

0000000000000000 <_ZSteqIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt7forwardISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEOT_RNSt16remove_referenceIS7_E4typeE:

0000000000000000 <_ZSt7forwardISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEOT_RNSt16remove_referenceIS7_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC1IS4_EEOT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Option.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>:
       0:	stp	x29, x30, [sp, #-128]!
       4:	mov	x29, sp
       8:	str	x0, [sp, #40]
       c:	str	x1, [sp, #32]
      10:	str	x2, [sp, #24]
      14:	ldr	x0, [sp, #40]
      18:	ldr	x1, [sp, #32]
      1c:	str	x1, [x0]
      20:	ldr	x0, [sp, #40]
      24:	ldr	x1, [sp, #24]
      28:	str	x1, [x0, #8]
      2c:	ldr	x0, [sp, #40]
      30:	ldr	x0, [x0]
      34:	cmp	x0, #0x0
      38:	b.eq	b8 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xb8>  // b.none
      3c:	ldr	x0, [sp, #40]
      40:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      44:	stp	x0, x1, [sp, #48]
      48:	add	x0, sp, #0x30
      4c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      50:	and	w0, w0, #0xff
      54:	eor	w0, w0, #0x1
      58:	and	w0, w0, #0xff
      5c:	cmp	w0, #0x0
      60:	b.ne	b8 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xb8>  // b.any
      64:	ldr	x0, [sp, #40]
      68:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      6c:	stp	x0, x1, [sp, #80]
      70:	add	x0, sp, #0x50
      74:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      78:	stp	x0, x1, [sp, #64]
      7c:	add	x0, sp, #0x40
      80:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      84:	and	w0, w0, #0xff
      88:	eor	w0, w0, #0x1
      8c:	and	w0, w0, #0xff
      90:	cmp	w0, #0x0
      94:	b.ne	b8 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xb8>  // b.any
      98:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      9c:	add	x3, x0, #0x0
      a0:	mov	w2, #0x1e                  	// #30
      a4:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      a8:	add	x1, x0, #0x0
      ac:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      b0:	add	x0, x0, #0x0
      b4:	bl	0 <__assert_fail>
      b8:	nop
      bc:	ldr	x0, [sp, #40]
      c0:	ldr	x0, [x0]
      c4:	cmp	x0, #0x0
      c8:	b.eq	e4 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xe4>  // b.none
      cc:	ldr	x0, [sp, #40]
      d0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      d4:	cmp	x0, #0x0
      d8:	b.eq	e4 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xe4>  // b.none
      dc:	mov	w0, #0x1                   	// #1
      e0:	b	e8 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xe8>
      e4:	mov	w0, #0x0                   	// #0
      e8:	cmp	w0, #0x0
      ec:	b.eq	1a8 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x1a8>  // b.none
      f0:	ldr	x0, [sp, #40]
      f4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      f8:	stp	x0, x1, [sp, #96]
      fc:	add	x0, sp, #0x60
     100:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     104:	and	w0, w0, #0xff
     108:	cmp	w0, #0x0
     10c:	b.ne	130 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x130>  // b.any
     110:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     114:	add	x3, x0, #0x0
     118:	mov	w2, #0x22                  	// #34
     11c:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     120:	add	x1, x0, #0x0
     124:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     128:	add	x0, x0, #0x0
     12c:	bl	0 <__assert_fail>
     130:	nop
     134:	ldr	x0, [sp, #40]
     138:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     13c:	cmp	w0, #0x3
     140:	b.eq	164 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x164>  // b.none
     144:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     148:	add	x3, x0, #0x0
     14c:	mov	w2, #0x23                  	// #35
     150:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     154:	add	x1, x0, #0x0
     158:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     15c:	add	x0, x0, #0x0
     160:	bl	0 <__assert_fail>
     164:	nop
     168:	ldr	x0, [sp, #40]
     16c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     170:	stp	x0, x1, [sp, #112]
     174:	add	x0, sp, #0x70
     178:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     17c:	cmp	w0, #0x3
     180:	b.ne	1a4 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x1a4>  // b.any
     184:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     188:	add	x3, x0, #0x0
     18c:	mov	w2, #0x24                  	// #36
     190:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     194:	add	x1, x0, #0x0
     198:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     19c:	add	x0, x0, #0x0
     1a0:	bl	0 <__assert_fail>
     1a4:	nop
     1a8:	nop
     1ac:	ldp	x29, x30, [sp], #128
     1b0:	ret

00000000000001b4 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>:
     1b4:	stp	x29, x30, [sp, #-96]!
     1b8:	mov	x29, sp
     1bc:	str	x19, [sp, #16]
     1c0:	str	x0, [sp, #40]
     1c4:	str	x1, [sp, #32]
     1c8:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     1cc:	add	x1, x0, #0x0
     1d0:	ldr	x0, [sp, #32]
     1d4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     1d8:	ldr	x0, [sp, #40]
     1dc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     1e0:	cmp	w0, #0xc
     1e4:	b.eq	36c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1b8>  // b.none
     1e8:	cmp	w0, #0xc
     1ec:	b.gt	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     1f0:	cmp	w0, #0xb
     1f4:	b.eq	358 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1a4>  // b.none
     1f8:	cmp	w0, #0xb
     1fc:	b.gt	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     200:	cmp	w0, #0xa
     204:	b.eq	344 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x190>  // b.none
     208:	cmp	w0, #0xa
     20c:	b.gt	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     210:	cmp	w0, #0x9
     214:	b.eq	330 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x17c>  // b.none
     218:	cmp	w0, #0x9
     21c:	b.gt	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     220:	cmp	w0, #0x8
     224:	b.eq	394 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1e0>  // b.none
     228:	cmp	w0, #0x8
     22c:	b.gt	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     230:	cmp	w0, #0x7
     234:	b.eq	380 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1cc>  // b.none
     238:	cmp	w0, #0x7
     23c:	b.gt	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     240:	cmp	w0, #0x6
     244:	b.eq	31c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x168>  // b.none
     248:	cmp	w0, #0x6
     24c:	b.gt	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     250:	cmp	w0, #0x5
     254:	b.eq	308 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x154>  // b.none
     258:	cmp	w0, #0x5
     25c:	b.gt	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     260:	cmp	w0, #0x4
     264:	b.eq	2f4 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x140>  // b.none
     268:	cmp	w0, #0x4
     26c:	b.gt	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     270:	cmp	w0, #0x3
     274:	b.eq	2e0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x12c>  // b.none
     278:	cmp	w0, #0x3
     27c:	b.gt	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     280:	cmp	w0, #0x2
     284:	b.eq	2cc <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x118>  // b.none
     288:	cmp	w0, #0x2
     28c:	b.gt	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     290:	cmp	w0, #0x0
     294:	b.eq	2a4 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0xf0>  // b.none
     298:	cmp	w0, #0x1
     29c:	b.eq	2b8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x104>  // b.none
     2a0:	b	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     2a4:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2a8:	add	x1, x0, #0x0
     2ac:	ldr	x0, [sp, #32]
     2b0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2b4:	b	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     2b8:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2bc:	add	x1, x0, #0x0
     2c0:	ldr	x0, [sp, #32]
     2c4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2c8:	b	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     2cc:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2d0:	add	x1, x0, #0x0
     2d4:	ldr	x0, [sp, #32]
     2d8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2dc:	b	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     2e0:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2e4:	add	x1, x0, #0x0
     2e8:	ldr	x0, [sp, #32]
     2ec:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2f0:	b	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     2f4:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2f8:	add	x1, x0, #0x0
     2fc:	ldr	x0, [sp, #32]
     300:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     304:	b	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     308:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     30c:	add	x1, x0, #0x0
     310:	ldr	x0, [sp, #32]
     314:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     318:	b	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     31c:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     320:	add	x1, x0, #0x0
     324:	ldr	x0, [sp, #32]
     328:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     32c:	b	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     330:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     334:	add	x1, x0, #0x0
     338:	ldr	x0, [sp, #32]
     33c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     340:	b	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     344:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     348:	add	x1, x0, #0x0
     34c:	ldr	x0, [sp, #32]
     350:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     354:	b	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     358:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     35c:	add	x1, x0, #0x0
     360:	ldr	x0, [sp, #32]
     364:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     368:	b	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     36c:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     370:	add	x1, x0, #0x0
     374:	ldr	x0, [sp, #32]
     378:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     37c:	b	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     380:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     384:	add	x1, x0, #0x0
     388:	ldr	x0, [sp, #32]
     38c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     390:	b	3a8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     394:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     398:	add	x1, x0, #0x0
     39c:	ldr	x0, [sp, #32]
     3a0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     3a4:	nop
     3a8:	ldr	x0, [sp, #40]
     3ac:	ldr	x0, [x0]
     3b0:	ldr	x0, [x0]
     3b4:	cmp	x0, #0x0
     3b8:	b.eq	464 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x2b0>  // b.none
     3bc:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     3c0:	add	x1, x0, #0x0
     3c4:	ldr	x0, [sp, #32]
     3c8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     3cc:	ldr	x0, [sp, #40]
     3d0:	ldr	x0, [x0]
     3d4:	ldr	x0, [x0]
     3d8:	str	x0, [sp, #88]
     3dc:	ldr	x0, [sp, #88]
     3e0:	ldr	x0, [x0]
     3e4:	cmp	x0, #0x0
     3e8:	b.eq	458 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x2a4>  // b.none
     3ec:	mov	w1, #0x22                  	// #34
     3f0:	ldr	x0, [sp, #32]
     3f4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     3f8:	mov	x2, x0
     3fc:	ldr	x0, [sp, #88]
     400:	ldr	x0, [x0]
     404:	mov	x1, x0
     408:	mov	x0, x2
     40c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     410:	mov	x2, x0
     414:	ldr	x0, [sp, #88]
     418:	add	x0, x0, #0x8
     41c:	ldr	x0, [x0]
     420:	cmp	x0, #0x0
     424:	b.ne	434 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x280>  // b.any
     428:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     42c:	add	x0, x0, #0x0
     430:	b	43c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x288>
     434:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     438:	add	x0, x0, #0x0
     43c:	mov	x1, x0
     440:	mov	x0, x2
     444:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     448:	ldr	x0, [sp, #88]
     44c:	add	x0, x0, #0x8
     450:	str	x0, [sp, #88]
     454:	b	3dc <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x228>
     458:	mov	w1, #0x5d                  	// #93
     45c:	ldr	x0, [sp, #32]
     460:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     464:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     468:	add	x1, x0, #0x0
     46c:	ldr	x0, [sp, #32]
     470:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     474:	mov	x19, x0
     478:	ldr	x0, [sp, #40]
     47c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     480:	mov	x2, x1
     484:	mov	x1, x0
     488:	mov	x0, x19
     48c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     490:	mov	w1, #0x22                  	// #34
     494:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     498:	ldr	x0, [sp, #40]
     49c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     4a0:	stp	x0, x1, [sp, #72]
     4a4:	add	x0, sp, #0x48
     4a8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     4ac:	and	w0, w0, #0xff
     4b0:	cmp	w0, #0x0
     4b4:	b.eq	4d4 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x320>  // b.none
     4b8:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     4bc:	add	x1, x0, #0x0
     4c0:	ldr	x0, [sp, #32]
     4c4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     4c8:	add	x0, sp, #0x48
     4cc:	ldr	x1, [sp, #32]
     4d0:	bl	1b4 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
     4d4:	ldr	x0, [sp, #40]
     4d8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     4dc:	stp	x0, x1, [sp, #56]
     4e0:	add	x0, sp, #0x38
     4e4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     4e8:	and	w0, w0, #0xff
     4ec:	cmp	w0, #0x0
     4f0:	b.eq	510 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x35c>  // b.none
     4f4:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     4f8:	add	x1, x0, #0x0
     4fc:	ldr	x0, [sp, #32]
     500:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     504:	add	x0, sp, #0x38
     508:	ldr	x1, [sp, #32]
     50c:	bl	1b4 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
     510:	ldr	x0, [sp, #40]
     514:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     518:	cmp	w0, #0xa
     51c:	cset	w0, eq  // eq = none
     520:	and	w0, w0, #0xff
     524:	cmp	w0, #0x0
     528:	b.eq	554 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x3a0>  // b.none
     52c:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     530:	add	x1, x0, #0x0
     534:	ldr	x0, [sp, #32]
     538:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     53c:	mov	x19, x0
     540:	ldr	x0, [sp, #40]
     544:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     548:	mov	w1, w0
     54c:	mov	x0, x19
     550:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     554:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     558:	add	x1, x0, #0x0
     55c:	ldr	x0, [sp, #32]
     560:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     564:	nop
     568:	ldr	x19, [sp, #16]
     56c:	ldp	x29, x30, [sp], #96
     570:	ret

0000000000000574 <_ZNK4llvm3opt6Option4dumpEv>:
     574:	stp	x29, x30, [sp, #-32]!
     578:	mov	x29, sp
     57c:	str	x0, [sp, #24]
     580:	bl	0 <_ZN4llvm4dbgsEv>
     584:	mov	x1, x0
     588:	ldr	x0, [sp, #24]
     58c:	bl	1b4 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
     590:	nop
     594:	ldp	x29, x30, [sp], #32
     598:	ret

000000000000059c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>:
     59c:	stp	x29, x30, [sp, #-80]!
     5a0:	mov	x29, sp
     5a4:	str	x19, [sp, #16]
     5a8:	str	x0, [sp, #40]
     5ac:	str	w1, [sp, #32]
     5b0:	ldr	x0, [sp, #40]
     5b4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     5b8:	stp	x0, x1, [sp, #64]
     5bc:	add	x0, sp, #0x40
     5c0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     5c4:	and	w0, w0, #0xff
     5c8:	cmp	w0, #0x0
     5cc:	b.eq	5e4 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x48>  // b.none
     5d0:	add	x0, sp, #0x40
     5d4:	ldr	w1, [sp, #32]
     5d8:	bl	59c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     5dc:	and	w0, w0, #0xff
     5e0:	b	64c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xb0>
     5e4:	ldr	x0, [sp, #40]
     5e8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     5ec:	mov	w19, w0
     5f0:	add	x0, sp, #0x20
     5f4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     5f8:	cmp	w19, w0
     5fc:	cset	w0, eq  // eq = none
     600:	and	w0, w0, #0xff
     604:	cmp	w0, #0x0
     608:	b.eq	614 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x78>  // b.none
     60c:	mov	w0, #0x1                   	// #1
     610:	b	64c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xb0>
     614:	ldr	x0, [sp, #40]
     618:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     61c:	stp	x0, x1, [sp, #48]
     620:	add	x0, sp, #0x30
     624:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     628:	and	w0, w0, #0xff
     62c:	cmp	w0, #0x0
     630:	b.eq	648 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xac>  // b.none
     634:	add	x0, sp, #0x30
     638:	ldr	w1, [sp, #32]
     63c:	bl	59c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     640:	and	w0, w0, #0xff
     644:	b	64c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xb0>
     648:	mov	w0, #0x0                   	// #0
     64c:	ldr	x19, [sp, #16]
     650:	ldp	x29, x30, [sp], #80
     654:	ret

0000000000000658 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj>:
     658:	sub	sp, sp, #0x230
     65c:	stp	x29, x30, [sp, #16]
     660:	add	x29, sp, #0x10
     664:	stp	x19, x20, [sp, #32]
     668:	str	x21, [sp, #48]
     66c:	str	x0, [sp, #88]
     670:	str	x1, [sp, #80]
     674:	str	x2, [sp, #72]
     678:	str	w3, [sp, #68]
     67c:	ldr	x0, [sp, #80]
     680:	ldr	x0, [x0]
     684:	ldr	x2, [x0]
     688:	ldr	x0, [sp, #72]
     68c:	ldr	w0, [x0]
     690:	mov	w1, w0
     694:	ldr	x0, [sp, #80]
     698:	blr	x2
     69c:	mov	x3, x0
     6a0:	ldr	w1, [sp, #68]
     6a4:	add	x0, sp, #0x60
     6a8:	mov	x2, x1
     6ac:	mov	x1, x3
     6b0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     6b4:	ldr	x0, [sp, #88]
     6b8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     6bc:	cmp	w0, #0xc
     6c0:	b.eq	e84 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x82c>  // b.none
     6c4:	cmp	w0, #0xc
     6c8:	b.gt	12ac <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc54>
     6cc:	cmp	w0, #0xb
     6d0:	b.eq	ccc <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x674>  // b.none
     6d4:	cmp	w0, #0xb
     6d8:	b.gt	12ac <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc54>
     6dc:	cmp	w0, #0xa
     6e0:	b.eq	b04 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4ac>  // b.none
     6e4:	cmp	w0, #0xa
     6e8:	b.gt	12ac <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc54>
     6ec:	cmp	w0, #0x9
     6f0:	b.eq	858 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x200>  // b.none
     6f4:	cmp	w0, #0x9
     6f8:	b.gt	12ac <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc54>
     6fc:	cmp	w0, #0x8
     700:	b.eq	1100 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xaa8>  // b.none
     704:	cmp	w0, #0x8
     708:	b.gt	12ac <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc54>
     70c:	cmp	w0, #0x7
     710:	b.eq	fb0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x958>  // b.none
     714:	cmp	w0, #0x7
     718:	b.gt	12ac <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc54>
     71c:	cmp	w0, #0x6
     720:	b.eq	9c8 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x370>  // b.none
     724:	cmp	w0, #0x6
     728:	b.gt	12ac <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc54>
     72c:	cmp	w0, #0x3
     730:	b.eq	740 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xe8>  // b.none
     734:	cmp	w0, #0x4
     738:	b.eq	7d4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x17c>  // b.none
     73c:	b	12ac <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc54>
     740:	ldr	w19, [sp, #68]
     744:	ldr	x0, [sp, #80]
     748:	ldr	x0, [x0]
     74c:	ldr	x2, [x0]
     750:	ldr	x0, [sp, #72]
     754:	ldr	w0, [x0]
     758:	mov	w1, w0
     75c:	ldr	x0, [sp, #80]
     760:	blr	x2
     764:	bl	0 <strlen>
     768:	cmp	x19, x0
     76c:	cset	w0, ne  // ne = any
     770:	and	w0, w0, #0xff
     774:	cmp	w0, #0x0
     778:	b.eq	784 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x12c>  // b.none
     77c:	mov	x19, #0x0                   	// #0
     780:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     784:	ldr	x0, [sp, #88]
     788:	ldp	x0, x1, [x0]
     78c:	stp	x0, x1, [sp, #112]
     790:	ldp	x0, x1, [sp, #96]
     794:	stp	x0, x1, [sp, #128]
     798:	ldr	x0, [sp, #72]
     79c:	ldr	w20, [x0]
     7a0:	add	w1, w20, #0x1
     7a4:	ldr	x0, [sp, #72]
     7a8:	str	w1, [x0]
     7ac:	mov	x0, #0x58                  	// #88
     7b0:	bl	0 <_Znwm>
     7b4:	mov	x19, x0
     7b8:	mov	x6, #0x0                   	// #0
     7bc:	mov	w5, w20
     7c0:	ldp	x3, x4, [sp, #128]
     7c4:	ldp	x1, x2, [sp, #112]
     7c8:	mov	x0, x19
     7cc:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
     7d0:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     7d4:	ldr	x0, [sp, #80]
     7d8:	ldr	x0, [x0]
     7dc:	ldr	x2, [x0]
     7e0:	ldr	x0, [sp, #72]
     7e4:	ldr	w0, [x0]
     7e8:	mov	w1, w0
     7ec:	ldr	x0, [sp, #80]
     7f0:	blr	x2
     7f4:	mov	x1, x0
     7f8:	ldr	w0, [sp, #68]
     7fc:	add	x0, x1, x0
     800:	str	x0, [sp, #472]
     804:	ldr	x0, [sp, #88]
     808:	ldp	x0, x1, [x0]
     80c:	stp	x0, x1, [sp, #144]
     810:	ldp	x0, x1, [sp, #96]
     814:	stp	x0, x1, [sp, #160]
     818:	ldr	x0, [sp, #72]
     81c:	ldr	w20, [x0]
     820:	add	w1, w20, #0x1
     824:	ldr	x0, [sp, #72]
     828:	str	w1, [x0]
     82c:	mov	x0, #0x58                  	// #88
     830:	bl	0 <_Znwm>
     834:	mov	x19, x0
     838:	mov	x7, #0x0                   	// #0
     83c:	ldr	x6, [sp, #472]
     840:	mov	w5, w20
     844:	ldp	x3, x4, [sp, #160]
     848:	ldp	x1, x2, [sp, #144]
     84c:	mov	x0, x19
     850:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     854:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     858:	ldr	x0, [sp, #80]
     85c:	ldr	x0, [x0]
     860:	ldr	x2, [x0]
     864:	ldr	x0, [sp, #72]
     868:	ldr	w0, [x0]
     86c:	mov	w1, w0
     870:	ldr	x0, [sp, #80]
     874:	blr	x2
     878:	mov	x1, x0
     87c:	ldr	w0, [sp, #68]
     880:	add	x0, x1, x0
     884:	str	x0, [sp, #552]
     888:	ldr	x0, [sp, #88]
     88c:	ldp	x0, x1, [x0]
     890:	stp	x0, x1, [sp, #176]
     894:	ldp	x0, x1, [sp, #96]
     898:	stp	x0, x1, [sp, #192]
     89c:	ldr	x0, [sp, #72]
     8a0:	ldr	w19, [x0]
     8a4:	add	w1, w19, #0x1
     8a8:	ldr	x0, [sp, #72]
     8ac:	str	w1, [x0]
     8b0:	mov	x0, #0x58                  	// #88
     8b4:	bl	0 <_Znwm>
     8b8:	mov	x20, x0
     8bc:	mov	x6, #0x0                   	// #0
     8c0:	mov	w5, w19
     8c4:	ldp	x3, x4, [sp, #192]
     8c8:	ldp	x1, x2, [sp, #176]
     8cc:	mov	x0, x20
     8d0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
     8d4:	str	x20, [sp, #512]
     8d8:	ldr	x0, [sp, #552]
     8dc:	str	x0, [sp, #544]
     8e0:	ldr	x0, [sp, #552]
     8e4:	ldrb	w0, [x0]
     8e8:	strb	w0, [sp, #511]
     8ec:	ldrb	w0, [sp, #511]
     8f0:	cmp	w0, #0x0
     8f4:	b.eq	904 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x2ac>  // b.none
     8f8:	ldrb	w0, [sp, #511]
     8fc:	cmp	w0, #0x2c
     900:	b.ne	9a0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x348>  // b.any
     904:	ldr	x1, [sp, #544]
     908:	ldr	x0, [sp, #552]
     90c:	cmp	x1, x0
     910:	b.eq	988 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x330>  // b.none
     914:	ldr	x1, [sp, #552]
     918:	ldr	x0, [sp, #544]
     91c:	sub	x0, x1, x0
     920:	add	x0, x0, #0x1
     924:	bl	0 <_Znam>
     928:	str	x0, [sp, #496]
     92c:	ldr	x1, [sp, #552]
     930:	ldr	x0, [sp, #544]
     934:	sub	x0, x1, x0
     938:	mov	x2, x0
     93c:	ldr	x1, [sp, #544]
     940:	ldr	x0, [sp, #496]
     944:	bl	0 <memcpy>
     948:	ldr	x1, [sp, #552]
     94c:	ldr	x0, [sp, #544]
     950:	sub	x0, x1, x0
     954:	mov	x1, x0
     958:	ldr	x0, [sp, #496]
     95c:	add	x0, x0, x1
     960:	strb	wzr, [x0]
     964:	ldr	x0, [sp, #512]
     968:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     96c:	mov	x2, x0
     970:	ldr	x0, [sp, #496]
     974:	str	x0, [sp, #208]
     978:	add	x0, sp, #0xd0
     97c:	mov	x1, x0
     980:	mov	x0, x2
     984:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     988:	ldrb	w0, [sp, #511]
     98c:	cmp	w0, #0x0
     990:	b.eq	9b0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x358>  // b.none
     994:	ldr	x0, [sp, #552]
     998:	add	x0, x0, #0x1
     99c:	str	x0, [sp, #544]
     9a0:	ldr	x0, [sp, #552]
     9a4:	add	x0, x0, #0x1
     9a8:	str	x0, [sp, #552]
     9ac:	b	8e0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x288>
     9b0:	nop
     9b4:	mov	w1, #0x1                   	// #1
     9b8:	ldr	x0, [sp, #512]
     9bc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     9c0:	ldr	x19, [sp, #512]
     9c4:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     9c8:	ldr	w19, [sp, #68]
     9cc:	ldr	x0, [sp, #80]
     9d0:	ldr	x0, [x0]
     9d4:	ldr	x2, [x0]
     9d8:	ldr	x0, [sp, #72]
     9dc:	ldr	w0, [x0]
     9e0:	mov	w1, w0
     9e4:	ldr	x0, [sp, #80]
     9e8:	blr	x2
     9ec:	bl	0 <strlen>
     9f0:	cmp	x19, x0
     9f4:	cset	w0, ne  // ne = any
     9f8:	and	w0, w0, #0xff
     9fc:	cmp	w0, #0x0
     a00:	b.eq	a0c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x3b4>  // b.none
     a04:	mov	x19, #0x0                   	// #0
     a08:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     a0c:	ldr	x0, [sp, #72]
     a10:	ldr	w0, [x0]
     a14:	add	w1, w0, #0x2
     a18:	ldr	x0, [sp, #72]
     a1c:	str	w1, [x0]
     a20:	ldr	x0, [sp, #72]
     a24:	ldr	w19, [x0]
     a28:	ldr	x0, [sp, #80]
     a2c:	ldr	x0, [x0]
     a30:	add	x0, x0, #0x8
     a34:	ldr	x1, [x0]
     a38:	ldr	x0, [sp, #80]
     a3c:	blr	x1
     a40:	cmp	w19, w0
     a44:	b.hi	a74 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x41c>  // b.pmore
     a48:	ldr	x0, [sp, #80]
     a4c:	ldr	x0, [x0]
     a50:	ldr	x2, [x0]
     a54:	ldr	x0, [sp, #72]
     a58:	ldr	w0, [x0]
     a5c:	sub	w0, w0, #0x1
     a60:	mov	w1, w0
     a64:	ldr	x0, [sp, #80]
     a68:	blr	x2
     a6c:	cmp	x0, #0x0
     a70:	b.ne	a7c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x424>  // b.any
     a74:	mov	w0, #0x1                   	// #1
     a78:	b	a80 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x428>
     a7c:	mov	w0, #0x0                   	// #0
     a80:	cmp	w0, #0x0
     a84:	b.eq	a90 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x438>  // b.none
     a88:	mov	x19, #0x0                   	// #0
     a8c:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     a90:	ldr	x0, [sp, #88]
     a94:	ldp	x0, x1, [x0]
     a98:	stp	x0, x1, [sp, #216]
     a9c:	ldp	x0, x1, [sp, #96]
     aa0:	stp	x0, x1, [sp, #232]
     aa4:	ldr	x0, [sp, #80]
     aa8:	ldr	x0, [x0]
     aac:	ldr	x2, [x0]
     ab0:	ldr	x0, [sp, #72]
     ab4:	ldr	w0, [x0]
     ab8:	sub	w0, w0, #0x1
     abc:	mov	w1, w0
     ac0:	ldr	x0, [sp, #80]
     ac4:	blr	x2
     ac8:	mov	x20, x0
     acc:	mov	x0, #0x58                  	// #88
     ad0:	bl	0 <_Znwm>
     ad4:	mov	x19, x0
     ad8:	ldr	x0, [sp, #72]
     adc:	ldr	w0, [x0]
     ae0:	sub	w0, w0, #0x2
     ae4:	mov	x7, #0x0                   	// #0
     ae8:	mov	x6, x20
     aec:	mov	w5, w0
     af0:	ldp	x3, x4, [sp, #232]
     af4:	ldp	x1, x2, [sp, #216]
     af8:	mov	x0, x19
     afc:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     b00:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     b04:	ldr	w19, [sp, #68]
     b08:	ldr	x0, [sp, #80]
     b0c:	ldr	x0, [x0]
     b10:	ldr	x2, [x0]
     b14:	ldr	x0, [sp, #72]
     b18:	ldr	w0, [x0]
     b1c:	mov	w1, w0
     b20:	ldr	x0, [sp, #80]
     b24:	blr	x2
     b28:	bl	0 <strlen>
     b2c:	cmp	x19, x0
     b30:	cset	w0, ne  // ne = any
     b34:	and	w0, w0, #0xff
     b38:	cmp	w0, #0x0
     b3c:	b.eq	b48 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4f0>  // b.none
     b40:	mov	x19, #0x0                   	// #0
     b44:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     b48:	ldr	x0, [sp, #88]
     b4c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     b50:	add	w1, w0, #0x1
     b54:	ldr	x0, [sp, #72]
     b58:	ldr	w0, [x0]
     b5c:	add	w1, w1, w0
     b60:	ldr	x0, [sp, #72]
     b64:	str	w1, [x0]
     b68:	ldr	x0, [sp, #72]
     b6c:	ldr	w19, [x0]
     b70:	ldr	x0, [sp, #80]
     b74:	ldr	x0, [x0]
     b78:	add	x0, x0, #0x8
     b7c:	ldr	x1, [x0]
     b80:	ldr	x0, [sp, #80]
     b84:	blr	x1
     b88:	cmp	w19, w0
     b8c:	cset	w0, hi  // hi = pmore
     b90:	and	w0, w0, #0xff
     b94:	cmp	w0, #0x0
     b98:	b.eq	ba4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x54c>  // b.none
     b9c:	mov	x19, #0x0                   	// #0
     ba0:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     ba4:	ldr	x0, [sp, #88]
     ba8:	ldp	x0, x1, [x0]
     bac:	stp	x0, x1, [sp, #248]
     bb0:	ldp	x0, x1, [sp, #96]
     bb4:	add	x2, sp, #0x200
     bb8:	stp	x0, x1, [x2, #-248]
     bbc:	ldr	x0, [sp, #72]
     bc0:	ldr	w19, [x0]
     bc4:	ldr	x0, [sp, #88]
     bc8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     bcc:	sub	w0, w19, w0
     bd0:	sub	w21, w0, #0x1
     bd4:	ldr	x0, [sp, #80]
     bd8:	ldr	x0, [x0]
     bdc:	ldr	x19, [x0]
     be0:	ldr	x0, [sp, #72]
     be4:	ldr	w20, [x0]
     be8:	ldr	x0, [sp, #88]
     bec:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     bf0:	sub	w0, w20, w0
     bf4:	mov	w1, w0
     bf8:	ldr	x0, [sp, #80]
     bfc:	blr	x19
     c00:	mov	x20, x0
     c04:	mov	x0, #0x58                  	// #88
     c08:	bl	0 <_Znwm>
     c0c:	mov	x19, x0
     c10:	mov	x7, #0x0                   	// #0
     c14:	mov	x6, x20
     c18:	mov	w5, w21
     c1c:	add	x0, sp, #0x200
     c20:	ldp	x3, x4, [x0, #-248]
     c24:	ldp	x1, x2, [sp, #248]
     c28:	mov	x0, x19
     c2c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     c30:	str	x19, [sp, #520]
     c34:	mov	w0, #0x1                   	// #1
     c38:	str	w0, [sp, #540]
     c3c:	ldr	x0, [sp, #88]
     c40:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     c44:	mov	w1, w0
     c48:	ldr	w0, [sp, #540]
     c4c:	cmp	w0, w1
     c50:	cset	w0, ne  // ne = any
     c54:	and	w0, w0, #0xff
     c58:	cmp	w0, #0x0
     c5c:	b.eq	cc4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x66c>  // b.none
     c60:	ldr	x0, [sp, #520]
     c64:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     c68:	mov	x21, x0
     c6c:	ldr	x0, [sp, #80]
     c70:	ldr	x0, [x0]
     c74:	ldr	x19, [x0]
     c78:	ldr	x0, [sp, #72]
     c7c:	ldr	w20, [x0]
     c80:	ldr	x0, [sp, #88]
     c84:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     c88:	sub	w1, w20, w0
     c8c:	ldr	w0, [sp, #540]
     c90:	add	w0, w1, w0
     c94:	mov	w1, w0
     c98:	ldr	x0, [sp, #80]
     c9c:	blr	x19
     ca0:	str	x0, [sp, #280]
     ca4:	add	x0, sp, #0x118
     ca8:	mov	x1, x0
     cac:	mov	x0, x21
     cb0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     cb4:	ldr	w0, [sp, #540]
     cb8:	add	w0, w0, #0x1
     cbc:	str	w0, [sp, #540]
     cc0:	b	c3c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x5e4>
     cc4:	ldr	x19, [sp, #520]
     cc8:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     ccc:	ldr	w19, [sp, #68]
     cd0:	ldr	x0, [sp, #80]
     cd4:	ldr	x0, [x0]
     cd8:	ldr	x2, [x0]
     cdc:	ldr	x0, [sp, #72]
     ce0:	ldr	w0, [x0]
     ce4:	mov	w1, w0
     ce8:	ldr	x0, [sp, #80]
     cec:	blr	x2
     cf0:	bl	0 <strlen>
     cf4:	cmp	x19, x0
     cf8:	cset	w0, ne  // ne = any
     cfc:	and	w0, w0, #0xff
     d00:	cmp	w0, #0x0
     d04:	b.eq	d8c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x734>  // b.none
     d08:	ldr	x0, [sp, #80]
     d0c:	ldr	x0, [x0]
     d10:	ldr	x2, [x0]
     d14:	ldr	x0, [sp, #72]
     d18:	ldr	w0, [x0]
     d1c:	mov	w1, w0
     d20:	ldr	x0, [sp, #80]
     d24:	blr	x2
     d28:	mov	x1, x0
     d2c:	ldr	w0, [sp, #68]
     d30:	add	x0, x1, x0
     d34:	str	x0, [sp, #528]
     d38:	ldr	x0, [sp, #88]
     d3c:	ldp	x0, x1, [x0]
     d40:	stp	x0, x1, [sp, #288]
     d44:	ldp	x0, x1, [sp, #96]
     d48:	stp	x0, x1, [sp, #304]
     d4c:	ldr	x0, [sp, #72]
     d50:	ldr	w20, [x0]
     d54:	add	w1, w20, #0x1
     d58:	ldr	x0, [sp, #72]
     d5c:	str	w1, [x0]
     d60:	mov	x0, #0x58                  	// #88
     d64:	bl	0 <_Znwm>
     d68:	mov	x19, x0
     d6c:	mov	x7, #0x0                   	// #0
     d70:	ldr	x6, [sp, #528]
     d74:	mov	w5, w20
     d78:	ldp	x3, x4, [sp, #304]
     d7c:	ldp	x1, x2, [sp, #288]
     d80:	mov	x0, x19
     d84:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     d88:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     d8c:	ldr	x0, [sp, #72]
     d90:	ldr	w0, [x0]
     d94:	add	w1, w0, #0x2
     d98:	ldr	x0, [sp, #72]
     d9c:	str	w1, [x0]
     da0:	ldr	x0, [sp, #72]
     da4:	ldr	w19, [x0]
     da8:	ldr	x0, [sp, #80]
     dac:	ldr	x0, [x0]
     db0:	add	x0, x0, #0x8
     db4:	ldr	x1, [x0]
     db8:	ldr	x0, [sp, #80]
     dbc:	blr	x1
     dc0:	cmp	w19, w0
     dc4:	b.hi	df4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x79c>  // b.pmore
     dc8:	ldr	x0, [sp, #80]
     dcc:	ldr	x0, [x0]
     dd0:	ldr	x2, [x0]
     dd4:	ldr	x0, [sp, #72]
     dd8:	ldr	w0, [x0]
     ddc:	sub	w0, w0, #0x1
     de0:	mov	w1, w0
     de4:	ldr	x0, [sp, #80]
     de8:	blr	x2
     dec:	cmp	x0, #0x0
     df0:	b.ne	dfc <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x7a4>  // b.any
     df4:	mov	w0, #0x1                   	// #1
     df8:	b	e00 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x7a8>
     dfc:	mov	w0, #0x0                   	// #0
     e00:	cmp	w0, #0x0
     e04:	b.eq	e10 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x7b8>  // b.none
     e08:	mov	x19, #0x0                   	// #0
     e0c:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     e10:	ldr	x0, [sp, #88]
     e14:	ldp	x0, x1, [x0]
     e18:	stp	x0, x1, [sp, #320]
     e1c:	ldp	x0, x1, [sp, #96]
     e20:	stp	x0, x1, [sp, #336]
     e24:	ldr	x0, [sp, #80]
     e28:	ldr	x0, [x0]
     e2c:	ldr	x2, [x0]
     e30:	ldr	x0, [sp, #72]
     e34:	ldr	w0, [x0]
     e38:	sub	w0, w0, #0x1
     e3c:	mov	w1, w0
     e40:	ldr	x0, [sp, #80]
     e44:	blr	x2
     e48:	mov	x20, x0
     e4c:	mov	x0, #0x58                  	// #88
     e50:	bl	0 <_Znwm>
     e54:	mov	x19, x0
     e58:	ldr	x0, [sp, #72]
     e5c:	ldr	w0, [x0]
     e60:	sub	w0, w0, #0x2
     e64:	mov	x7, #0x0                   	// #0
     e68:	mov	x6, x20
     e6c:	mov	w5, w0
     e70:	ldp	x3, x4, [sp, #336]
     e74:	ldp	x1, x2, [sp, #320]
     e78:	mov	x0, x19
     e7c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     e80:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     e84:	ldr	x0, [sp, #72]
     e88:	ldr	w0, [x0]
     e8c:	add	w1, w0, #0x2
     e90:	ldr	x0, [sp, #72]
     e94:	str	w1, [x0]
     e98:	ldr	x0, [sp, #72]
     e9c:	ldr	w19, [x0]
     ea0:	ldr	x0, [sp, #80]
     ea4:	ldr	x0, [x0]
     ea8:	add	x0, x0, #0x8
     eac:	ldr	x1, [x0]
     eb0:	ldr	x0, [sp, #80]
     eb4:	blr	x1
     eb8:	cmp	w19, w0
     ebc:	b.hi	eec <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x894>  // b.pmore
     ec0:	ldr	x0, [sp, #80]
     ec4:	ldr	x0, [x0]
     ec8:	ldr	x2, [x0]
     ecc:	ldr	x0, [sp, #72]
     ed0:	ldr	w0, [x0]
     ed4:	sub	w0, w0, #0x1
     ed8:	mov	w1, w0
     edc:	ldr	x0, [sp, #80]
     ee0:	blr	x2
     ee4:	cmp	x0, #0x0
     ee8:	b.ne	ef4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x89c>  // b.any
     eec:	mov	w0, #0x1                   	// #1
     ef0:	b	ef8 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x8a0>
     ef4:	mov	w0, #0x0                   	// #0
     ef8:	cmp	w0, #0x0
     efc:	b.eq	f08 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x8b0>  // b.none
     f00:	mov	x19, #0x0                   	// #0
     f04:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     f08:	ldr	x0, [sp, #88]
     f0c:	ldp	x0, x1, [x0]
     f10:	stp	x0, x1, [sp, #352]
     f14:	ldp	x0, x1, [sp, #96]
     f18:	stp	x0, x1, [sp, #368]
     f1c:	ldr	x0, [sp, #80]
     f20:	ldr	x0, [x0]
     f24:	ldr	x2, [x0]
     f28:	ldr	x0, [sp, #72]
     f2c:	ldr	w0, [x0]
     f30:	sub	w0, w0, #0x2
     f34:	mov	w1, w0
     f38:	ldr	x0, [sp, #80]
     f3c:	blr	x2
     f40:	mov	x1, x0
     f44:	ldr	w0, [sp, #68]
     f48:	add	x20, x1, x0
     f4c:	ldr	x0, [sp, #80]
     f50:	ldr	x0, [x0]
     f54:	ldr	x2, [x0]
     f58:	ldr	x0, [sp, #72]
     f5c:	ldr	w0, [x0]
     f60:	sub	w0, w0, #0x1
     f64:	mov	w1, w0
     f68:	ldr	x0, [sp, #80]
     f6c:	blr	x2
     f70:	mov	x21, x0
     f74:	mov	x0, #0x58                  	// #88
     f78:	bl	0 <_Znwm>
     f7c:	mov	x19, x0
     f80:	ldr	x0, [sp, #72]
     f84:	ldr	w0, [x0]
     f88:	sub	w0, w0, #0x2
     f8c:	str	xzr, [sp]
     f90:	mov	x7, x21
     f94:	mov	x6, x20
     f98:	mov	w5, w0
     f9c:	ldp	x3, x4, [sp, #368]
     fa0:	ldp	x1, x2, [sp, #352]
     fa4:	mov	x0, x19
     fa8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcS5_PKS1_>
     fac:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     fb0:	ldr	w19, [sp, #68]
     fb4:	ldr	x0, [sp, #80]
     fb8:	ldr	x0, [x0]
     fbc:	ldr	x2, [x0]
     fc0:	ldr	x0, [sp, #72]
     fc4:	ldr	w0, [x0]
     fc8:	mov	w1, w0
     fcc:	ldr	x0, [sp, #80]
     fd0:	blr	x2
     fd4:	bl	0 <strlen>
     fd8:	cmp	x19, x0
     fdc:	cset	w0, ne  // ne = any
     fe0:	and	w0, w0, #0xff
     fe4:	cmp	w0, #0x0
     fe8:	b.eq	ff4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x99c>  // b.none
     fec:	mov	x19, #0x0                   	// #0
     ff0:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
     ff4:	ldr	x0, [sp, #88]
     ff8:	ldp	x0, x1, [x0]
     ffc:	stp	x0, x1, [sp, #384]
    1000:	ldp	x0, x1, [sp, #96]
    1004:	stp	x0, x1, [sp, #400]
    1008:	ldr	x0, [sp, #72]
    100c:	ldr	w19, [x0]
    1010:	add	w1, w19, #0x1
    1014:	ldr	x0, [sp, #72]
    1018:	str	w1, [x0]
    101c:	mov	x0, #0x58                  	// #88
    1020:	bl	0 <_Znwm>
    1024:	mov	x20, x0
    1028:	mov	x6, #0x0                   	// #0
    102c:	mov	w5, w19
    1030:	ldp	x3, x4, [sp, #400]
    1034:	ldp	x1, x2, [sp, #384]
    1038:	mov	x0, x20
    103c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
    1040:	str	x20, [sp, #480]
    1044:	ldr	x0, [sp, #72]
    1048:	ldr	w19, [x0]
    104c:	ldr	x0, [sp, #80]
    1050:	ldr	x0, [x0]
    1054:	add	x0, x0, #0x8
    1058:	ldr	x1, [x0]
    105c:	ldr	x0, [sp, #80]
    1060:	blr	x1
    1064:	cmp	w19, w0
    1068:	b.cs	109c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xa44>  // b.hs, b.nlast
    106c:	ldr	x0, [sp, #80]
    1070:	ldr	x0, [x0]
    1074:	ldr	x2, [x0]
    1078:	ldr	x0, [sp, #72]
    107c:	ldr	w0, [x0]
    1080:	mov	w1, w0
    1084:	ldr	x0, [sp, #80]
    1088:	blr	x2
    108c:	cmp	x0, #0x0
    1090:	b.eq	109c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xa44>  // b.none
    1094:	mov	w0, #0x1                   	// #1
    1098:	b	10a0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xa48>
    109c:	mov	w0, #0x0                   	// #0
    10a0:	cmp	w0, #0x0
    10a4:	b.eq	10f8 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xaa0>  // b.none
    10a8:	ldr	x0, [sp, #480]
    10ac:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    10b0:	mov	x19, x0
    10b4:	ldr	x0, [sp, #80]
    10b8:	ldr	x0, [x0]
    10bc:	ldr	x2, [x0]
    10c0:	ldr	x0, [sp, #72]
    10c4:	ldr	w0, [x0]
    10c8:	add	w3, w0, #0x1
    10cc:	ldr	x1, [sp, #72]
    10d0:	str	w3, [x1]
    10d4:	mov	w1, w0
    10d8:	ldr	x0, [sp, #80]
    10dc:	blr	x2
    10e0:	str	x0, [sp, #416]
    10e4:	add	x0, sp, #0x1a0
    10e8:	mov	x1, x0
    10ec:	mov	x0, x19
    10f0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    10f4:	b	1044 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x9ec>
    10f8:	ldr	x19, [sp, #480]
    10fc:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
    1100:	ldr	x0, [sp, #88]
    1104:	ldp	x0, x1, [x0]
    1108:	add	x2, sp, #0x200
    110c:	stp	x0, x1, [x2, #-88]
    1110:	ldp	x0, x1, [sp, #96]
    1114:	add	x2, sp, #0x200
    1118:	stp	x0, x1, [x2, #-72]
    111c:	mov	x0, #0x58                  	// #88
    1120:	bl	0 <_Znwm>
    1124:	mov	x19, x0
    1128:	ldr	x0, [sp, #72]
    112c:	ldr	w0, [x0]
    1130:	mov	x6, #0x0                   	// #0
    1134:	mov	w5, w0
    1138:	add	x0, sp, #0x200
    113c:	ldp	x3, x4, [x0, #-72]
    1140:	add	x0, sp, #0x200
    1144:	ldp	x1, x2, [x0, #-88]
    1148:	mov	x0, x19
    114c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
    1150:	str	x19, [sp, #488]
    1154:	ldr	w19, [sp, #68]
    1158:	ldr	x0, [sp, #80]
    115c:	ldr	x0, [x0]
    1160:	ldr	x2, [x0]
    1164:	ldr	x0, [sp, #72]
    1168:	ldr	w0, [x0]
    116c:	mov	w1, w0
    1170:	ldr	x0, [sp, #80]
    1174:	blr	x2
    1178:	bl	0 <strlen>
    117c:	cmp	x19, x0
    1180:	cset	w0, ne  // ne = any
    1184:	and	w0, w0, #0xff
    1188:	cmp	w0, #0x0
    118c:	b.eq	11dc <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xb84>  // b.none
    1190:	ldr	x0, [sp, #488]
    1194:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1198:	mov	x19, x0
    119c:	ldr	x0, [sp, #80]
    11a0:	ldr	x0, [x0]
    11a4:	ldr	x2, [x0]
    11a8:	ldr	x0, [sp, #72]
    11ac:	ldr	w0, [x0]
    11b0:	mov	w1, w0
    11b4:	ldr	x0, [sp, #80]
    11b8:	blr	x2
    11bc:	mov	x1, x0
    11c0:	ldr	w0, [sp, #68]
    11c4:	add	x0, x1, x0
    11c8:	str	x0, [sp, #456]
    11cc:	add	x0, sp, #0x1c8
    11d0:	mov	x1, x0
    11d4:	mov	x0, x19
    11d8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    11dc:	ldr	x0, [sp, #72]
    11e0:	ldr	w0, [x0]
    11e4:	add	w1, w0, #0x1
    11e8:	ldr	x0, [sp, #72]
    11ec:	str	w1, [x0]
    11f0:	ldr	x0, [sp, #72]
    11f4:	ldr	w19, [x0]
    11f8:	ldr	x0, [sp, #80]
    11fc:	ldr	x0, [x0]
    1200:	add	x0, x0, #0x8
    1204:	ldr	x1, [x0]
    1208:	ldr	x0, [sp, #80]
    120c:	blr	x1
    1210:	cmp	w19, w0
    1214:	b.cs	1248 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xbf0>  // b.hs, b.nlast
    1218:	ldr	x0, [sp, #80]
    121c:	ldr	x0, [x0]
    1220:	ldr	x2, [x0]
    1224:	ldr	x0, [sp, #72]
    1228:	ldr	w0, [x0]
    122c:	mov	w1, w0
    1230:	ldr	x0, [sp, #80]
    1234:	blr	x2
    1238:	cmp	x0, #0x0
    123c:	b.eq	1248 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xbf0>  // b.none
    1240:	mov	w0, #0x1                   	// #1
    1244:	b	124c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xbf4>
    1248:	mov	w0, #0x0                   	// #0
    124c:	cmp	w0, #0x0
    1250:	b.eq	12a4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc4c>  // b.none
    1254:	ldr	x0, [sp, #488]
    1258:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    125c:	mov	x19, x0
    1260:	ldr	x0, [sp, #80]
    1264:	ldr	x0, [x0]
    1268:	ldr	x2, [x0]
    126c:	ldr	x0, [sp, #72]
    1270:	ldr	w0, [x0]
    1274:	add	w3, w0, #0x1
    1278:	ldr	x1, [sp, #72]
    127c:	str	w3, [x1]
    1280:	mov	w1, w0
    1284:	ldr	x0, [sp, #80]
    1288:	blr	x2
    128c:	str	x0, [sp, #464]
    1290:	add	x0, sp, #0x1d0
    1294:	mov	x1, x0
    1298:	mov	x0, x19
    129c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    12a0:	b	11f0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xb98>
    12a4:	ldr	x19, [sp, #488]
    12a8:	b	12c4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>
    12ac:	mov	w2, #0xe5                  	// #229
    12b0:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    12b4:	add	x1, x0, #0x0
    12b8:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    12bc:	add	x0, x0, #0x0
    12c0:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    12c4:	mov	x0, x19
    12c8:	ldp	x19, x20, [sp, #32]
    12cc:	ldr	x21, [sp, #48]
    12d0:	ldp	x29, x30, [sp, #16]
    12d4:	add	sp, sp, #0x230
    12d8:	ret

00000000000012dc <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj>:
    12dc:	stp	x29, x30, [sp, #-288]!
    12e0:	mov	x29, sp
    12e4:	stp	x19, x20, [sp, #16]
    12e8:	str	x0, [sp, #56]
    12ec:	str	x1, [sp, #48]
    12f0:	str	x2, [sp, #40]
    12f4:	str	w3, [sp, #36]
    12f8:	ldr	w3, [sp, #36]
    12fc:	ldr	x2, [sp, #40]
    1300:	ldr	x1, [sp, #48]
    1304:	ldr	x0, [sp, #56]
    1308:	bl	658 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj>
    130c:	mov	x1, x0
    1310:	add	x0, sp, #0x68
    1314:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1318:	add	x0, sp, #0x68
    131c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1320:	and	w0, w0, #0xff
    1324:	eor	w0, w0, #0x1
    1328:	and	w0, w0, #0xff
    132c:	cmp	w0, #0x0
    1330:	b.eq	133c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x60>  // b.none
    1334:	mov	x19, #0x0                   	// #0
    1338:	b	1594 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x2b8>
    133c:	ldr	x0, [sp, #56]
    1340:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1344:	stp	x0, x1, [sp, #88]
    1348:	add	x0, sp, #0x58
    134c:	str	x0, [sp, #280]
    1350:	ldr	x0, [sp, #56]
    1354:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1358:	mov	w19, w0
    135c:	ldr	x0, [sp, #280]
    1360:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1364:	cmp	w19, w0
    1368:	cset	w0, eq  // eq = none
    136c:	and	w0, w0, #0xff
    1370:	cmp	w0, #0x0
    1374:	b.eq	1388 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0xac>  // b.none
    1378:	add	x0, sp, #0x68
    137c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1380:	mov	x19, x0
    1384:	b	1594 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x2b8>
    1388:	ldr	x0, [sp, #280]
    138c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1390:	stp	x0, x1, [sp, #160]
    1394:	add	x1, sp, #0xa0
    1398:	add	x0, sp, #0x88
    139c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    13a0:	ldr	x0, [sp, #280]
    13a4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    13a8:	stp	x0, x1, [sp, #200]
    13ac:	add	x1, sp, #0xc8
    13b0:	add	x0, sp, #0xb0
    13b4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    13b8:	add	x1, sp, #0xb0
    13bc:	add	x0, sp, #0x88
    13c0:	add	x2, sp, #0x70
    13c4:	mov	x8, x2
    13c8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    13cc:	add	x0, sp, #0x70
    13d0:	mov	x1, x0
    13d4:	ldr	x0, [sp, #48]
    13d8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    13dc:	mov	x1, x0
    13e0:	add	x0, sp, #0x48
    13e4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    13e8:	ldr	x0, [sp, #280]
    13ec:	ldp	x0, x1, [x0]
    13f0:	stp	x0, x1, [sp, #216]
    13f4:	ldp	x0, x1, [sp, #72]
    13f8:	stp	x0, x1, [sp, #232]
    13fc:	add	x0, sp, #0x68
    1400:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1404:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1408:	mov	w20, w0
    140c:	mov	x0, #0x58                  	// #88
    1410:	bl	0 <_Znwm>
    1414:	mov	x19, x0
    1418:	mov	x6, #0x0                   	// #0
    141c:	mov	w5, w20
    1420:	ldp	x3, x4, [sp, #232]
    1424:	ldp	x1, x2, [sp, #216]
    1428:	mov	x0, x19
    142c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
    1430:	str	x19, [sp, #272]
    1434:	add	x0, sp, #0x68
    1438:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    143c:	str	x0, [sp, #264]
    1440:	add	x0, sp, #0x68
    1444:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1448:	mov	x1, x0
    144c:	add	x0, sp, #0xf8
    1450:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1454:	add	x0, sp, #0xf8
    1458:	mov	x1, x0
    145c:	ldr	x0, [sp, #272]
    1460:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1464:	add	x0, sp, #0xf8
    1468:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    146c:	ldr	x0, [sp, #56]
    1470:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1474:	cmp	w0, #0x3
    1478:	cset	w0, ne  // ne = any
    147c:	and	w0, w0, #0xff
    1480:	cmp	w0, #0x0
    1484:	b.eq	14d4 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x1f8>  // b.none
    1488:	ldr	x0, [sp, #272]
    148c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1490:	mov	x19, x0
    1494:	ldr	x0, [sp, #264]
    1498:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    149c:	mov	x1, x0
    14a0:	mov	x0, x19
    14a4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    14a8:	ldr	x0, [sp, #264]
    14ac:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    14b0:	and	w0, w0, #0xff
    14b4:	mov	w1, w0
    14b8:	ldr	x0, [sp, #272]
    14bc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    14c0:	mov	w1, #0x0                   	// #0
    14c4:	ldr	x0, [sp, #264]
    14c8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    14cc:	ldr	x19, [sp, #272]
    14d0:	b	1594 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x2b8>
    14d4:	ldr	x0, [sp, #56]
    14d8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    14dc:	str	x0, [sp, #64]
    14e0:	ldr	x0, [sp, #64]
    14e4:	cmp	x0, #0x0
    14e8:	b.eq	1534 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x258>  // b.none
    14ec:	ldr	x0, [sp, #64]
    14f0:	ldrb	w0, [x0]
    14f4:	cmp	w0, #0x0
    14f8:	b.eq	1534 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x258>  // b.none
    14fc:	ldr	x0, [sp, #272]
    1500:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1504:	mov	x2, x0
    1508:	add	x0, sp, #0x40
    150c:	mov	x1, x0
    1510:	mov	x0, x2
    1514:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1518:	ldr	x19, [sp, #64]
    151c:	ldr	x0, [sp, #64]
    1520:	bl	0 <strlen>
    1524:	add	x0, x0, #0x1
    1528:	add	x0, x19, x0
    152c:	str	x0, [sp, #64]
    1530:	b	14ec <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x210>
    1534:	ldr	x0, [sp, #280]
    1538:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    153c:	cmp	w0, #0x4
    1540:	b.ne	155c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x280>  // b.any
    1544:	ldr	x0, [sp, #56]
    1548:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    154c:	cmp	x0, #0x0
    1550:	b.ne	155c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x280>  // b.any
    1554:	mov	w0, #0x1                   	// #1
    1558:	b	1560 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x284>
    155c:	mov	w0, #0x0                   	// #0
    1560:	cmp	w0, #0x0
    1564:	b.eq	1590 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x2b4>  // b.none
    1568:	ldr	x0, [sp, #272]
    156c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1570:	mov	x2, x0
    1574:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1578:	add	x0, x0, #0x0
    157c:	str	x0, [sp, #256]
    1580:	add	x0, sp, #0x100
    1584:	mov	x1, x0
    1588:	mov	x0, x2
    158c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1590:	ldr	x19, [sp, #272]
    1594:	add	x0, sp, #0x68
    1598:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    159c:	mov	x0, x19
    15a0:	ldp	x19, x20, [sp, #16]
    15a4:	ldp	x29, x30, [sp], #288
    15a8:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC1EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRefC2Ev:

0000000000000000 <_ZN4llvm9StringRefC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.ls	48 <_ZN4llvm15SmallVectorBase8set_sizeEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x43                  	// #67
  34:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #16]
  4c:	mov	w1, w0
  50:	ldr	x0, [sp, #24]
  54:	str	w1, [x0, #8]
  58:	nop
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_8NodeKindE:

0000000000000000 <_ZN4llvm5TwineC1ENS0_8NodeKindE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	ldrb	w1, [sp, #23]
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.ne	6c <_ZN4llvm5TwineC1ENS0_8NodeKindE+0x6c>  // b.any
  4c:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  50:	add	x3, x0, #0x0
  54:	mov	w2, #0xaa                  	// #170
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  5c:	add	x1, x0, #0x0
  60:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  64:	add	x0, x0, #0x0
  68:	bl	0 <__assert_fail>
  6c:	nop
  70:	nop
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	str	x3, [sp, #16]
  18:	strb	w4, [sp, #30]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x1, [sp, #32]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #40]
  2c:	ldr	x1, [sp, #16]
  30:	str	x1, [x0, #8]
  34:	ldr	x0, [sp, #40]
  38:	ldrb	w1, [sp, #31]
  3c:	strb	w1, [x0, #16]
  40:	ldr	x0, [sp, #40]
  44:	ldrb	w1, [sp, #30]
  48:	strb	w1, [x0, #17]
  4c:	ldr	x0, [sp, #40]
  50:	bl	0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  54:	and	w0, w0, #0xff
  58:	cmp	w0, #0x0
  5c:	b.ne	80 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_+0x80>  // b.any
  60:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  64:	add	x3, x0, #0x0
  68:	mov	w2, #0xb8                  	// #184
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  70:	add	x1, x0, #0x0
  74:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  78:	add	x0, x0, #0x0
  7c:	bl	0 <__assert_fail>
  80:	nop
  84:	nop
  88:	ldp	x29, x30, [sp], #48
  8c:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZNK4llvm5Twine9isNullaryEv+0x34>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZNK4llvm5Twine9isNullaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine9isNullaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	b.ne	44 <_ZNK4llvm5Twine7isUnaryEv+0x44>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  28:	and	w0, w0, #0xff
  2c:	eor	w0, w0, #0x1
  30:	and	w0, w0, #0xff
  34:	cmp	w0, #0x0
  38:	b.eq	44 <_ZNK4llvm5Twine7isUnaryEv+0x44>  // b.none
  3c:	mov	w0, #0x1                   	// #1
  40:	b	48 <_ZNK4llvm5Twine7isUnaryEv+0x48>
  44:	mov	w0, #0x0                   	// #0
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine8isBinaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm5Twine7isValidEv+0x50>  // b.none
  48:	mov	w0, #0x0                   	// #0
  4c:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	cset	w0, eq  // eq = none
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  70:	mov	w0, #0x0                   	// #0
  74:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x1
  88:	b.eq	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.none
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x1
  9c:	b.ne	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.any
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm5Twine7isValidEv+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm5Twine7isValidEv+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x2
  cc:	b.ne	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.any
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0]
  d8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  dc:	and	w0, w0, #0xff
  e0:	eor	w0, w0, #0x1
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.eq	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.none
  f0:	mov	w0, #0x1                   	// #1
  f4:	b	fc <_ZNK4llvm5Twine7isValidEv+0xfc>
  f8:	mov	w0, #0x0                   	// #0
  fc:	cmp	w0, #0x0
 100:	b.eq	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.none
 104:	mov	w0, #0x0                   	// #0
 108:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 114:	and	w0, w0, #0xff
 118:	cmp	w0, #0x2
 11c:	b.ne	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.any
 120:	ldr	x0, [sp, #24]
 124:	ldr	x0, [x0, #8]
 128:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 12c:	and	w0, w0, #0xff
 130:	eor	w0, w0, #0x1
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.none
 140:	mov	w0, #0x1                   	// #1
 144:	b	14c <_ZNK4llvm5Twine7isValidEv+0x14c>
 148:	mov	w0, #0x0                   	// #0
 14c:	cmp	w0, #0x0
 150:	b.eq	15c <_ZNK4llvm5Twine7isValidEv+0x15c>  // b.none
 154:	mov	w0, #0x0                   	// #0
 158:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 15c:	mov	w0, #0x1                   	// #1
 160:	ldp	x29, x30, [sp], #32
 164:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x5                   	// #5
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNS_9StringRefE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x121                 	// #289
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZNK4llvm5Twine17isSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine17isSingleStringRefEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine17isSingleStringRefEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, ne  // ne = any
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.eq	34 <_ZNK4llvm5Twine17isSingleStringRefEv+0x34>  // b.none
  2c:	mov	w0, #0x0                   	// #0
  30:	b	68 <_ZNK4llvm5Twine17isSingleStringRefEv+0x68>
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNK4llvm5Twine17isSingleStringRefEv>
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x1
  44:	b.eq	5c <_ZNK4llvm5Twine17isSingleStringRefEv+0x5c>  // b.none
  48:	cmp	w0, #0x0
  4c:	b.le	64 <_ZNK4llvm5Twine17isSingleStringRefEv+0x64>
  50:	sub	w0, w0, #0x3
  54:	cmp	w0, #0x3
  58:	b.hi	64 <_ZNK4llvm5Twine17isSingleStringRefEv+0x64>  // b.pmore
  5c:	mov	w0, #0x1                   	// #1
  60:	b	68 <_ZNK4llvm5Twine17isSingleStringRefEv+0x68>
  64:	mov	w0, #0x0                   	// #0
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

Disassembly of section .text._ZNK4llvm5Twine18getSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine18getSingleStringRefEv>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  18:	and	w0, w0, #0xff
  1c:	cmp	w0, #0x0
  20:	b.ne	44 <_ZNK4llvm5Twine18getSingleStringRefEv+0x44>  // b.any
  24:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  28:	add	x3, x0, #0x0
  2c:	mov	w2, #0x1b8                 	// #440
  30:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  34:	add	x1, x0, #0x0
  38:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  3c:	add	x0, x0, #0x0
  40:	bl	0 <__assert_fail>
  44:	nop
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  50:	and	w0, w0, #0xff
  54:	cmp	w0, #0x6
  58:	b.eq	104 <_ZNK4llvm5Twine18getSingleStringRefEv+0x104>  // b.none
  5c:	cmp	w0, #0x6
  60:	b.gt	94 <_ZNK4llvm5Twine18getSingleStringRefEv+0x94>
  64:	cmp	w0, #0x5
  68:	b.eq	f4 <_ZNK4llvm5Twine18getSingleStringRefEv+0xf4>  // b.none
  6c:	cmp	w0, #0x5
  70:	b.gt	94 <_ZNK4llvm5Twine18getSingleStringRefEv+0x94>
  74:	cmp	w0, #0x4
  78:	b.eq	dc <_ZNK4llvm5Twine18getSingleStringRefEv+0xdc>  // b.none
  7c:	cmp	w0, #0x4
  80:	b.gt	94 <_ZNK4llvm5Twine18getSingleStringRefEv+0x94>
  84:	cmp	w0, #0x1
  88:	b.eq	ac <_ZNK4llvm5Twine18getSingleStringRefEv+0xac>  // b.none
  8c:	cmp	w0, #0x3
  90:	b.eq	c4 <_ZNK4llvm5Twine18getSingleStringRefEv+0xc4>  // b.none
  94:	mov	w2, #0x1ba                 	// #442
  98:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  9c:	add	x1, x0, #0x0
  a0:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  ac:	str	xzr, [sp, #48]
  b0:	str	xzr, [sp, #56]
  b4:	add	x0, sp, #0x30
  b8:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  bc:	ldp	x0, x1, [sp, #48]
  c0:	b	138 <_ZNK4llvm5Twine18getSingleStringRefEv+0x138>
  c4:	ldr	x0, [sp, #40]
  c8:	ldr	x1, [x0]
  cc:	add	x0, sp, #0x40
  d0:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  d4:	ldp	x0, x1, [sp, #64]
  d8:	b	138 <_ZNK4llvm5Twine18getSingleStringRefEv+0x138>
  dc:	ldr	x0, [sp, #40]
  e0:	ldr	x1, [x0]
  e4:	add	x0, sp, #0x50
  e8:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  ec:	ldp	x0, x1, [sp, #80]
  f0:	b	138 <_ZNK4llvm5Twine18getSingleStringRefEv+0x138>
  f4:	ldr	x0, [sp, #40]
  f8:	ldr	x0, [x0]
  fc:	ldp	x0, x1, [x0]
 100:	b	138 <_ZNK4llvm5Twine18getSingleStringRefEv+0x138>
 104:	ldr	x0, [sp, #40]
 108:	ldr	x0, [x0]
 10c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 110:	mov	x19, x0
 114:	ldr	x0, [sp, #40]
 118:	ldr	x0, [x0]
 11c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 120:	mov	x1, x0
 124:	add	x0, sp, #0x60
 128:	mov	x2, x1
 12c:	mov	x1, x19
 130:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 134:	ldp	x0, x1, [sp, #96]
 138:	ldr	x19, [sp, #16]
 13c:	ldp	x29, x30, [sp], #112
 140:	ret

Disassembly of section .text._ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x34>  // b.none
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  30:	b	6c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x6c>
  34:	ldr	x1, [sp, #32]
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  48:	mov	x19, x0
  4c:	ldr	x0, [sp, #32]
  50:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  54:	mov	x1, x0
  58:	add	x0, sp, #0x30
  5c:	mov	x2, x1
  60:	mov	x1, x19
  64:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  68:	ldp	x0, x1, [sp, #48]
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #64
  74:	ret

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	40 <_ZNK4llvm5Twine6concatERKS0_+0x40>  // b.any
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  34:	and	w0, w0, #0xff
  38:	cmp	w0, #0x0
  3c:	b.eq	48 <_ZNK4llvm5Twine6concatERKS0_+0x48>  // b.none
  40:	mov	w0, #0x1                   	// #1
  44:	b	4c <_ZNK4llvm5Twine6concatERKS0_+0x4c>
  48:	mov	w0, #0x0                   	// #0
  4c:	cmp	w0, #0x0
  50:	b.eq	64 <_ZNK4llvm5Twine6concatERKS0_+0x64>  // b.none
  54:	mov	w1, #0x0                   	// #0
  58:	mov	x0, x19
  5c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  60:	b	15c <_ZNK4llvm5Twine6concatERKS0_+0x15c>
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  6c:	and	w0, w0, #0xff
  70:	cmp	w0, #0x0
  74:	b.eq	98 <_ZNK4llvm5Twine6concatERKS0_+0x98>  // b.none
  78:	ldr	x0, [sp, #32]
  7c:	mov	x2, x19
  80:	mov	x3, x0
  84:	ldp	x0, x1, [x3]
  88:	stp	x0, x1, [x2]
  8c:	ldr	x0, [x3, #16]
  90:	str	x0, [x2, #16]
  94:	b	15c <_ZNK4llvm5Twine6concatERKS0_+0x15c>
  98:	ldr	x0, [sp, #32]
  9c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  a0:	and	w0, w0, #0xff
  a4:	cmp	w0, #0x0
  a8:	b.eq	cc <_ZNK4llvm5Twine6concatERKS0_+0xcc>  // b.none
  ac:	ldr	x0, [sp, #40]
  b0:	mov	x2, x19
  b4:	mov	x3, x0
  b8:	ldp	x0, x1, [x3]
  bc:	stp	x0, x1, [x2]
  c0:	ldr	x0, [x3, #16]
  c4:	str	x0, [x2, #16]
  c8:	b	15c <_ZNK4llvm5Twine6concatERKS0_+0x15c>
  cc:	ldr	x0, [sp, #40]
  d0:	str	x0, [sp, #64]
  d4:	ldr	x0, [sp, #32]
  d8:	str	x0, [sp, #56]
  dc:	mov	w0, #0x2                   	// #2
  e0:	strb	w0, [sp, #79]
  e4:	mov	w0, #0x2                   	// #2
  e8:	strb	w0, [sp, #78]
  ec:	ldr	x0, [sp, #40]
  f0:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  f4:	and	w0, w0, #0xff
  f8:	cmp	w0, #0x0
  fc:	b.eq	118 <_ZNK4llvm5Twine6concatERKS0_+0x118>  // b.none
 100:	ldr	x0, [sp, #40]
 104:	ldr	x0, [x0]
 108:	str	x0, [sp, #64]
 10c:	ldr	x0, [sp, #40]
 110:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 114:	strb	w0, [sp, #79]
 118:	ldr	x0, [sp, #32]
 11c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 120:	and	w0, w0, #0xff
 124:	cmp	w0, #0x0
 128:	b.eq	144 <_ZNK4llvm5Twine6concatERKS0_+0x144>  // b.none
 12c:	ldr	x0, [sp, #32]
 130:	ldr	x0, [x0]
 134:	str	x0, [sp, #56]
 138:	ldr	x0, [sp, #32]
 13c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 140:	strb	w0, [sp, #78]
 144:	ldrb	w4, [sp, #78]
 148:	ldr	x3, [sp, #56]
 14c:	ldrb	w2, [sp, #79]
 150:	ldr	x1, [sp, #64]
 154:	mov	x0, x19
 158:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 15c:	ldr	x19, [sp, #16]
 160:	ldp	x29, x30, [sp], #80
 164:	ret

Disassembly of section .text._ZN4llvmplERKNS_5TwineES2_:

0000000000000000 <_ZN4llvmplERKNS_5TwineES2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	mov	x2, x8
   c:	str	x0, [sp, #24]
  10:	str	x1, [sp, #16]
  14:	mov	x8, x2
  18:	ldr	x1, [sp, #16]
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvmplERKNS_5TwineES2_>
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm3opt12OptSpecifierC2Ej:

0000000000000000 <_ZN4llvm3opt12OptSpecifierC1Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm3opt12OptSpecifier5getIDEv:

0000000000000000 <_ZNK4llvm3opt12OptSpecifier5getIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7isValidEv:

0000000000000000 <_ZNK4llvm3opt6Option7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	cmp	x0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm3opt6Option5getIDEv:

0000000000000000 <_ZNK4llvm3opt6Option5getIDEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZNK4llvm3opt6Option5getIDEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x58                  	// #88
  28:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	ldr	w0, [x0, #32]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getKindEv:

0000000000000000 <_ZNK4llvm3opt6Option7getKindEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZNK4llvm3opt6Option7getKindEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getKindEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x5d                  	// #93
  28:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getKindEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getKindEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	ldrb	w0, [x0, #36]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getNameEv:

0000000000000000 <_ZNK4llvm3opt6Option7getNameEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZNK4llvm3opt6Option7getNameEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x63                  	// #99
  28:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	ldr	x1, [x0, #8]
  48:	add	x0, sp, #0x20
  4c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv>
  50:	ldp	x0, x1, [sp, #32]
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZNK4llvm3opt6Option8getGroupEv:

0000000000000000 <_ZNK4llvm3opt6Option8getGroupEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0]
  18:	cmp	x0, #0x0
  1c:	b.ne	40 <_ZNK4llvm3opt6Option8getGroupEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x68                  	// #104
  2c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	ldr	x0, [sp, #40]
  44:	ldr	x0, [x0, #8]
  48:	cmp	x0, #0x0
  4c:	b.ne	70 <_ZNK4llvm3opt6Option8getGroupEv+0x70>  // b.any
  50:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  54:	add	x3, x0, #0x0
  58:	mov	w2, #0x69                  	// #105
  5c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  60:	add	x1, x0, #0x0
  64:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  68:	add	x0, x0, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x0, [sp, #40]
  74:	ldr	x19, [x0, #8]
  78:	ldr	x0, [sp, #40]
  7c:	ldr	x0, [x0]
  80:	ldrh	w0, [x0, #40]
  84:	mov	w1, w0
  88:	add	x0, sp, #0x38
  8c:	bl	0 <_ZNK4llvm3opt6Option8getGroupEv>
  90:	ldr	w1, [sp, #56]
  94:	mov	x0, x19
  98:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #64
  a4:	ret

Disassembly of section .text._ZNK4llvm3opt6Option8getAliasEv:

0000000000000000 <_ZNK4llvm3opt6Option8getAliasEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0]
  18:	cmp	x0, #0x0
  1c:	b.ne	40 <_ZNK4llvm3opt6Option8getAliasEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x6e                  	// #110
  2c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	ldr	x0, [sp, #40]
  44:	ldr	x0, [x0, #8]
  48:	cmp	x0, #0x0
  4c:	b.ne	70 <_ZNK4llvm3opt6Option8getAliasEv+0x70>  // b.any
  50:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  54:	add	x3, x0, #0x0
  58:	mov	w2, #0x6f                  	// #111
  5c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  60:	add	x1, x0, #0x0
  64:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  68:	add	x0, x0, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x0, [sp, #40]
  74:	ldr	x19, [x0, #8]
  78:	ldr	x0, [sp, #40]
  7c:	ldr	x0, [x0]
  80:	ldrh	w0, [x0, #42]
  84:	mov	w1, w0
  88:	add	x0, sp, #0x38
  8c:	bl	0 <_ZNK4llvm3opt6Option8getAliasEv>
  90:	ldr	w1, [sp, #56]
  94:	mov	x0, x19
  98:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #64
  a4:	ret

Disassembly of section .text._ZNK4llvm3opt6Option12getAliasArgsEv:

0000000000000000 <_ZNK4llvm3opt6Option12getAliasArgsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZNK4llvm3opt6Option12getAliasArgsEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x76                  	// #118
  28:	adrp	x0, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	ldr	x0, [x0, #48]
  48:	cmp	x0, #0x0
  4c:	b.eq	88 <_ZNK4llvm3opt6Option12getAliasArgsEv+0x88>  // b.none
  50:	ldr	x0, [sp, #24]
  54:	ldr	x0, [x0]
  58:	ldr	x0, [x0, #48]
  5c:	ldrb	w0, [x0]
  60:	cmp	w0, #0x0
  64:	b.ne	88 <_ZNK4llvm3opt6Option12getAliasArgsEv+0x88>  // b.any
  68:	adrp	x0, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  6c:	add	x3, x0, #0x0
  70:	mov	w2, #0x77                  	// #119
  74:	adrp	x0, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  78:	add	x1, x0, #0x0
  7c:	adrp	x0, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  80:	add	x0, x0, #0x0
  84:	bl	0 <__assert_fail>
  88:	ldr	x0, [sp, #24]
  8c:	ldr	x0, [x0]
  90:	ldr	x0, [x0, #48]
  94:	ldp	x29, x30, [sp], #32
  98:	ret

Disassembly of section .text._ZNK4llvm3opt6Option9getPrefixEv:

0000000000000000 <_ZNK4llvm3opt6Option9getPrefixEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	ldr	x0, [x0]
  18:	ldr	x0, [x0]
  1c:	str	x0, [sp, #56]
  20:	ldr	x0, [sp, #56]
  24:	cmp	x0, #0x0
  28:	b.eq	3c <_ZNK4llvm3opt6Option9getPrefixEv+0x3c>  // b.none
  2c:	add	x0, sp, #0x28
  30:	ldr	x1, [sp, #56]
  34:	bl	0 <_ZNK4llvm3opt6Option9getPrefixEv>
  38:	b	4c <_ZNK4llvm3opt6Option9getPrefixEv+0x4c>
  3c:	str	xzr, [sp, #40]
  40:	str	xzr, [sp, #48]
  44:	add	x0, sp, #0x28
  48:	bl	0 <_ZNK4llvm3opt6Option9getPrefixEv>
  4c:	ldp	x0, x1, [sp, #40]
  50:	ldp	x29, x30, [sp], #64
  54:	ret

Disassembly of section .text._ZNK4llvm3opt6Option10getNumArgsEv:

0000000000000000 <_ZNK4llvm3opt6Option10getNumArgsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	ldrb	w0, [x0, #37]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm3opt6Option18getUnaliasedOptionEv:

0000000000000000 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  14:	stp	x0, x1, [sp, #32]
  18:	add	x0, sp, #0x20
  1c:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.eq	38 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x38>  // b.none
  2c:	add	x0, sp, #0x20
  30:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  34:	b	40 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x40>
  38:	ldr	x0, [sp, #24]
  3c:	ldp	x0, x1, [x0]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg8getIndexEv:

0000000000000000 <_ZNK4llvm3opt3Arg8getIndexEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3opt3Arg8setAliasESt10unique_ptrIS1_St14default_deleteIS1_EE:

0000000000000000 <_ZN4llvm3opt3Arg8setAliasESt10unique_ptrIS1_St14default_deleteIS1_EE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	add	x19, x0, #0x50
  1c:	ldr	x0, [sp, #32]
  20:	bl	0 <_ZN4llvm3opt3Arg8setAliasESt10unique_ptrIS1_St14default_deleteIS1_EE>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm3opt3Arg8setAliasESt10unique_ptrIS1_St14default_deleteIS1_EE>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg13getOwnsValuesEv:

0000000000000000 <_ZNK4llvm3opt3Arg13getOwnsValuesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #44]
  10:	and	w0, w0, #0x2
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, ne  // ne = any
  20:	and	w0, w0, #0xff
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg13setOwnsValuesEb:

0000000000000000 <_ZNK4llvm3opt3Arg13setOwnsValuesEb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strb	w1, [sp, #7]
   c:	ldr	x1, [sp, #8]
  10:	ldrb	w0, [x1, #44]
  14:	ldrb	w2, [sp, #7]
  18:	bfi	w0, w2, #1, #1
  1c:	strb	w0, [x1, #44]
  20:	nop
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm3opt3Arg9getValuesEv:

0000000000000000 <_ZN4llvm3opt3Arg9getValuesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x30
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj256EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm11SmallStringILj256EED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE:

0000000000000000 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>:
   0:	stp	x29, x30, [sp, #-320]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	add	x0, sp, #0x30
  18:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x0, [x0]
  24:	add	x0, x0, #0x10
  28:	ldr	x19, [x0]
  2c:	add	x0, sp, #0x30
  30:	mov	x1, x0
  34:	ldr	x0, [sp, #32]
  38:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  3c:	mov	x2, x1
  40:	mov	x1, x0
  44:	ldr	x0, [sp, #40]
  48:	blr	x19
  4c:	mov	x19, x0
  50:	nop
  54:	add	x0, sp, #0x30
  58:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #320
  68:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0, #24]
  18:	ldr	x0, [sp, #24]
  1c:	ldr	x0, [x0, #16]
  20:	cmp	x1, x0
  24:	b.cc	38 <_ZN4llvm11raw_ostreamlsEc+0x38>  // b.lo, b.ul, b.last
  28:	ldrb	w1, [sp, #23]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
  34:	b	58 <_ZN4llvm11raw_ostreamlsEc+0x58>
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x0, [x0, #24]
  40:	add	x2, x0, #0x1
  44:	ldr	x1, [sp, #24]
  48:	str	x2, [x1, #24]
  4c:	ldrb	w1, [sp, #23]
  50:	strb	w1, [x0]
  54:	ldr	x0, [sp, #24]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  1c:	str	x0, [sp, #72]
  20:	ldr	x0, [sp, #56]
  24:	ldr	x1, [x0, #16]
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x0, [x0, #24]
  30:	sub	x0, x1, x0
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #72]
  3c:	cmp	x0, x1
  40:	b.ls	60 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x60>  // b.plast
  44:	add	x0, sp, #0x28
  48:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  4c:	ldr	x2, [sp, #72]
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #56]
  58:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  5c:	b	a8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa8>
  60:	ldr	x0, [sp, #72]
  64:	cmp	x0, #0x0
  68:	b.eq	a4 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa4>  // b.none
  6c:	ldr	x0, [sp, #56]
  70:	ldr	x19, [x0, #24]
  74:	add	x0, sp, #0x28
  78:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  7c:	ldr	x2, [sp, #72]
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <memcpy>
  8c:	ldr	x0, [sp, #56]
  90:	ldr	x1, [x0, #24]
  94:	ldr	x0, [sp, #72]
  98:	add	x1, x1, x0
  9c:	ldr	x0, [sp, #56]
  a0:	str	x1, [x0, #24]
  a4:	ldr	x0, [sp, #56]
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #80
  b0:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  1c:	ldp	x1, x2, [sp, #32]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEj:

0000000000000000 <_ZN4llvm11raw_ostreamlsEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	w0, [sp, #20]
  14:	mov	x1, x0
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_>
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_>
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_>
  30:	ldr	x0, [sp, #24]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_>
  38:	ldr	x0, [sp, #24]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x100                 	// #256
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj256EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  28:	cmp	x19, x0
  2c:	cset	w0, cs  // cs = hs, nlast
  30:	and	w0, w0, #0xff
  34:	and	x0, x0, #0xff
  38:	cmp	x0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.eq	58 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x58>  // b.none
  4c:	mov	x1, #0x0                   	// #0
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  58:	ldr	x0, [sp, #40]
  5c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #32]
  68:	ldr	x0, [x0]
  6c:	str	x0, [x1]
  70:	ldr	x19, [sp, #40]
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  7c:	add	x0, x0, #0x1
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  8c:	nop
  90:	ldr	x19, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_vEEPS2_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1IS4_vEEPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1IS4_vEEPS2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x0, [x0]
  24:	cmp	x0, #0x0
  28:	b.eq	50 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev+0x50>  // b.none
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>
  34:	mov	x19, x0
  38:	ldr	x0, [sp, #56]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED1Ev>
  50:	ldr	x0, [sp, #56]
  54:	str	xzr, [x0]
  58:	nop
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEcvbEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEcvbEv>
  14:	cmp	x0, #0x0
  18:	cset	w0, ne  // ne = any
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv>
  20:	str	xzr, [x0]
  24:	ldr	x0, [sp, #40]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EOS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EOS5_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EOS5_>
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EOS5_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EOS5_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcEaSERKS3_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x1, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.ne	2c <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x2c>  // b.any
  24:	ldr	x0, [sp, #40]
  28:	b	1e4 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x1e4>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  34:	str	x0, [sp, #56]
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  40:	str	x0, [sp, #72]
  44:	ldr	x1, [sp, #72]
  48:	ldr	x0, [sp, #56]
  4c:	cmp	x1, x0
  50:	b.cc	d8 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xd8>  // b.lo, b.ul, b.last
  54:	ldr	x0, [sp, #56]
  58:	cmp	x0, #0x0
  5c:	b.eq	a4 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xa4>  // b.none
  60:	ldr	x0, [sp, #32]
  64:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  68:	mov	x20, x0
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  74:	mov	x1, x0
  78:	ldr	x0, [sp, #56]
  7c:	lsl	x0, x0, #3
  80:	add	x19, x1, x0
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  8c:	mov	x2, x0
  90:	mov	x1, x19
  94:	mov	x0, x20
  98:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  9c:	str	x0, [sp, #64]
  a0:	b	b0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xb0>
  a4:	ldr	x0, [sp, #40]
  a8:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  ac:	str	x0, [sp, #64]
  b0:	ldr	x0, [sp, #40]
  b4:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  b8:	mov	x1, x0
  bc:	ldr	x0, [sp, #64]
  c0:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  c4:	ldr	x0, [sp, #40]
  c8:	ldr	x1, [sp, #56]
  cc:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  d0:	ldr	x0, [sp, #40]
  d4:	b	1e4 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x1e4>
  d8:	ldr	x0, [sp, #40]
  dc:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  e0:	mov	x1, x0
  e4:	ldr	x0, [sp, #56]
  e8:	cmp	x0, x1
  ec:	cset	w0, hi  // hi = pmore
  f0:	and	w0, w0, #0xff
  f4:	cmp	w0, #0x0
  f8:	b.eq	13c <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x13c>  // b.none
  fc:	ldr	x0, [sp, #40]
 100:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 104:	mov	x19, x0
 108:	ldr	x0, [sp, #40]
 10c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 110:	mov	x1, x0
 114:	mov	x0, x19
 118:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 11c:	ldr	x0, [sp, #40]
 120:	mov	x1, #0x0                   	// #0
 124:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 128:	str	xzr, [sp, #72]
 12c:	ldr	x0, [sp, #40]
 130:	ldr	x1, [sp, #56]
 134:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 138:	b	184 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x184>
 13c:	ldr	x0, [sp, #72]
 140:	cmp	x0, #0x0
 144:	b.eq	184 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x184>  // b.none
 148:	ldr	x0, [sp, #32]
 14c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 150:	mov	x20, x0
 154:	ldr	x0, [sp, #32]
 158:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 15c:	mov	x1, x0
 160:	ldr	x0, [sp, #72]
 164:	lsl	x0, x0, #3
 168:	add	x19, x1, x0
 16c:	ldr	x0, [sp, #40]
 170:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 174:	mov	x2, x0
 178:	mov	x1, x19
 17c:	mov	x0, x20
 180:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 184:	ldr	x0, [sp, #32]
 188:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 18c:	mov	x1, x0
 190:	ldr	x0, [sp, #72]
 194:	lsl	x0, x0, #3
 198:	add	x19, x1, x0
 19c:	ldr	x0, [sp, #32]
 1a0:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 1a4:	mov	x20, x0
 1a8:	ldr	x0, [sp, #40]
 1ac:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 1b0:	mov	x1, x0
 1b4:	ldr	x0, [sp, #72]
 1b8:	lsl	x0, x0, #3
 1bc:	add	x0, x1, x0
 1c0:	mov	x3, #0x0                   	// #0
 1c4:	mov	x2, x0
 1c8:	mov	x1, x20
 1cc:	mov	x0, x19
 1d0:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 1d4:	ldr	x0, [sp, #40]
 1d8:	ldr	x1, [sp, #56]
 1dc:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 1e0:	ldr	x0, [sp, #40]
 1e4:	ldp	x19, x20, [sp, #16]
 1e8:	ldp	x29, x30, [sp], #80
 1ec:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldr	x0, [x0]
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_>
  1c:	mov	x2, x0
  20:	add	x0, sp, #0x20
  24:	mov	x1, x0
  28:	mov	x0, x2
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_>
  30:	ldr	x0, [sp, #32]
  34:	cmp	x0, #0x0
  38:	b.eq	60 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_+0x60>  // b.none
  3c:	ldr	x0, [sp, #40]
  40:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_>
  44:	mov	x19, x0
  48:	add	x0, sp, #0x20
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_>
  50:	ldr	x0, [x0]
  54:	mov	x1, x0
  58:	mov	x0, x19
  5c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_>
  60:	nop
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm3opt3ArgEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm3opt3ArgEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplIcEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplIcED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplIcED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  24:	add	x0, x19, x0
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	mov	x2, #0x8                   	// #8
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>
  20:	nop
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EPS2_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EPS2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EPS2_>
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1EPS2_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #16]
  28:	str	x0, [x1]
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm3opt3ArgEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPN4llvm3opt3ArgEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #32]
  18:	cmp	x19, #0x0
  1c:	b.eq	34 <_ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_+0x34>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
  28:	mov	x1, #0x58                  	// #88
  2c:	mov	x0, x19
  30:	bl	0 <_ZdlPvm>
  34:	nop
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC1IS4_EEPS2_OT_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZSt4copyIPKPKcPS1_ET0_T_S6_S5_:

0000000000000000 <_ZSt4copyIPKPKcPS1_ET0_T_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt4copyIPKPKcPS1_ET0_T_S6_S5_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt4copyIPKPKcPS1_ET0_T_S6_S5_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt4copyIPKPKcPS1_ET0_T_S6_S5_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  24:	lsl	x0, x0, #3
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS6_E4typeES8_E5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS6_E4typeES8_E5valueEvE4typeE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x1, [sp, #40]
  1c:	ldr	x0, [sp, #32]
  20:	cmp	x1, x0
  24:	b.eq	44 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsrSt7is_sameINSt12remove_constIS6_E4typeES8_E5valueEvE4typeE+0x44>  // b.none
  28:	ldr	x1, [sp, #32]
  2c:	ldr	x0, [sp, #40]
  30:	sub	x0, x1, x0
  34:	mov	x2, x0
  38:	ldr	x1, [sp, #40]
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <memcpy>
  44:	nop
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt4swapIPN4llvm3opt3ArgEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS8_ESt18is_move_assignableIS8_EEE5valueEvE4typeERS8_SI_:

0000000000000000 <_ZSt4swapIPN4llvm3opt3ArgEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS8_ESt18is_move_assignableIS8_EEE5valueEvE4typeERS8_SI_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZSt4swapIPN4llvm3opt3ArgEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS8_ESt18is_move_assignableIS8_EEE5valueEvE4typeERS8_SI_>
  18:	ldr	x0, [x0]
  1c:	str	x0, [sp, #40]
  20:	ldr	x0, [sp, #16]
  24:	bl	0 <_ZSt4swapIPN4llvm3opt3ArgEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS8_ESt18is_move_assignableIS8_EEE5valueEvE4typeERS8_SI_>
  28:	ldr	x1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	str	x1, [x0]
  34:	add	x0, sp, #0x28
  38:	bl	0 <_ZSt4swapIPN4llvm3opt3ArgEENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS8_ESt18is_move_assignableIS8_EEE5valueEvE4typeERS8_SI_>
  3c:	ldr	x1, [x0]
  40:	ldr	x0, [sp, #16]
  44:	str	x1, [x0]
  48:	nop
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>
  24:	ldr	x3, [sp, #40]
  28:	ldr	x2, [sp, #48]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IS3_S5_Lb1EEEv>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x19, [sp, #56]
  1c:	ldr	x0, [sp, #48]
  20:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  24:	mov	x20, x0
  28:	ldr	x0, [sp, #40]
  2c:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  30:	mov	x2, x0
  34:	mov	x1, x20
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_S5_Lb1EEEOT_OT0_>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZSt12__miter_baseIPKPKcET_S4_:

0000000000000000 <_ZSt12__miter_baseIPKPKcET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_>
  48:	mov	x1, x0
  4c:	add	x0, sp, #0x28
  50:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm3opt3ArgEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm3opt3ArgEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  20:	mov	x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #48]
  34:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC1IRS3_JS5_EvEEOT_DpOT0_>
  44:	nop
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #64
  50:	ret

Disassembly of section .text._ZSt12__niter_baseIPKPKcET_S4_:

0000000000000000 <_ZSt12__niter_baseIPKPKcET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPPKcET_S3_:

0000000000000000 <_ZSt12__niter_baseIPPKcET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKPKcPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKPKcPS1_ET1_T0_S6_S5_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt13__copy_move_aILb0EPKPKcPS1_ET1_T0_S6_S5_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt12__niter_wrapIPPKcET_RKS3_S3_:

0000000000000000 <_ZSt12__niter_wrapIPPKcET_RKS3_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	nop
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC1IS4_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC1IS4_EEOT_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC1IRS3_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC1IRS3_EEOT_>
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPKcEEPT_PKS5_S8_S6_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPKcEEPT_PKS5_S8_S6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	asr	x0, x0, #3
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #56]
  2c:	cmp	x0, #0x0
  30:	b.eq	4c <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPKcEEPT_PKS5_S8_S6_+0x4c>  // b.none
  34:	ldr	x0, [sp, #56]
  38:	lsl	x0, x0, #3
  3c:	mov	x2, x0
  40:	ldr	x1, [sp, #40]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <memmove>
  4c:	ldr	x0, [sp, #56]
  50:	lsl	x0, x0, #3
  54:	ldr	x1, [sp, #24]
  58:	add	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC1IS4_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC1IS4_EEOT_>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

OptTable.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>:
       0:	stp	x29, x30, [sp, #-64]!
       4:	mov	x29, sp
       8:	str	x0, [sp, #24]
       c:	str	x1, [sp, #16]
      10:	ldr	x0, [sp, #24]
      14:	str	x0, [sp, #56]
      18:	ldr	x0, [sp, #16]
      1c:	str	x0, [sp, #48]
      20:	ldr	x0, [sp, #24]
      24:	ldrb	w0, [x0]
      28:	bl	0 <tolower>
      2c:	strb	w0, [sp, #47]
      30:	ldr	x0, [sp, #16]
      34:	ldrb	w0, [x0]
      38:	bl	0 <tolower>
      3c:	strb	w0, [sp, #46]
      40:	ldrb	w1, [sp, #47]
      44:	ldrb	w0, [sp, #46]
      48:	cmp	w1, w0
      4c:	b.ne	a0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xa0>  // b.any
      50:	ldrb	w0, [sp, #47]
      54:	cmp	w0, #0x0
      58:	b.ne	64 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x64>  // b.any
      5c:	mov	w0, #0x0                   	// #0
      60:	b	e8 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xe8>
      64:	ldr	x0, [sp, #56]
      68:	add	x0, x0, #0x1
      6c:	str	x0, [sp, #56]
      70:	ldr	x0, [sp, #56]
      74:	ldrb	w0, [x0]
      78:	bl	0 <tolower>
      7c:	strb	w0, [sp, #47]
      80:	ldr	x0, [sp, #48]
      84:	add	x0, x0, #0x1
      88:	str	x0, [sp, #48]
      8c:	ldr	x0, [sp, #48]
      90:	ldrb	w0, [x0]
      94:	bl	0 <tolower>
      98:	strb	w0, [sp, #46]
      9c:	b	40 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x40>
      a0:	ldrb	w0, [sp, #47]
      a4:	cmp	w0, #0x0
      a8:	b.ne	b4 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xb4>  // b.any
      ac:	mov	w0, #0x1                   	// #1
      b0:	b	e8 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xe8>
      b4:	ldrb	w0, [sp, #46]
      b8:	cmp	w0, #0x0
      bc:	b.ne	c8 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xc8>  // b.any
      c0:	mov	w0, #0xffffffff            	// #-1
      c4:	b	e8 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xe8>
      c8:	ldrb	w1, [sp, #47]
      cc:	ldrb	w0, [sp, #46]
      d0:	cmp	w1, w0
      d4:	b.cs	e0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xe0>  // b.hs, b.nlast
      d8:	mov	w0, #0xffffffff            	// #-1
      dc:	b	e4 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xe4>
      e0:	mov	w0, #0x1                   	// #1
      e4:	nop
      e8:	ldp	x29, x30, [sp], #64
      ec:	ret

00000000000000f0 <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_>:
      f0:	stp	x29, x30, [sp, #-48]!
      f4:	mov	x29, sp
      f8:	str	x0, [sp, #24]
      fc:	str	x1, [sp, #16]
     100:	ldr	x1, [sp, #16]
     104:	ldr	x0, [sp, #24]
     108:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     10c:	str	w0, [sp, #44]
     110:	ldr	w0, [sp, #44]
     114:	cmp	w0, #0x0
     118:	b.eq	124 <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_+0x34>  // b.none
     11c:	ldr	w0, [sp, #44]
     120:	b	134 <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_+0x44>
     124:	ldr	x1, [sp, #16]
     128:	ldr	x0, [sp, #24]
     12c:	bl	0 <strcmp>
     130:	nop
     134:	ldp	x29, x30, [sp], #48
     138:	ret

000000000000013c <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_>:
     13c:	stp	x29, x30, [sp, #-64]!
     140:	mov	x29, sp
     144:	str	x0, [sp, #24]
     148:	str	x1, [sp, #16]
     14c:	ldr	x1, [sp, #24]
     150:	ldr	x0, [sp, #16]
     154:	cmp	x1, x0
     158:	b.ne	164 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x28>  // b.any
     15c:	mov	w0, #0x0                   	// #0
     160:	b	29c <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x160>
     164:	ldr	x0, [sp, #24]
     168:	ldr	x2, [x0, #8]
     16c:	ldr	x0, [sp, #16]
     170:	ldr	x0, [x0, #8]
     174:	mov	x1, x0
     178:	mov	x0, x2
     17c:	bl	f0 <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_>
     180:	str	w0, [sp, #44]
     184:	ldr	w0, [sp, #44]
     188:	cmp	w0, #0x0
     18c:	b.eq	1a0 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x64>  // b.none
     190:	ldr	w0, [sp, #44]
     194:	lsr	w0, w0, #31
     198:	and	w0, w0, #0xff
     19c:	b	29c <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x160>
     1a0:	ldr	x0, [sp, #24]
     1a4:	ldr	x0, [x0]
     1a8:	str	x0, [sp, #56]
     1ac:	ldr	x0, [sp, #16]
     1b0:	ldr	x0, [x0]
     1b4:	str	x0, [sp, #48]
     1b8:	ldr	x0, [sp, #56]
     1bc:	ldr	x0, [x0]
     1c0:	cmp	x0, #0x0
     1c4:	b.eq	230 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0xf4>  // b.none
     1c8:	ldr	x0, [sp, #48]
     1cc:	ldr	x0, [x0]
     1d0:	cmp	x0, #0x0
     1d4:	b.eq	230 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0xf4>  // b.none
     1d8:	ldr	x0, [sp, #56]
     1dc:	ldr	x2, [x0]
     1e0:	ldr	x0, [sp, #48]
     1e4:	ldr	x0, [x0]
     1e8:	mov	x1, x0
     1ec:	mov	x0, x2
     1f0:	bl	f0 <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_>
     1f4:	str	w0, [sp, #40]
     1f8:	ldr	w0, [sp, #40]
     1fc:	cmp	w0, #0x0
     200:	b.eq	214 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0xd8>  // b.none
     204:	ldr	w0, [sp, #40]
     208:	lsr	w0, w0, #31
     20c:	and	w0, w0, #0xff
     210:	b	29c <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x160>
     214:	ldr	x0, [sp, #56]
     218:	add	x0, x0, #0x8
     21c:	str	x0, [sp, #56]
     220:	ldr	x0, [sp, #48]
     224:	add	x0, x0, #0x8
     228:	str	x0, [sp, #48]
     22c:	b	1b8 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x7c>
     230:	ldr	x0, [sp, #24]
     234:	ldrb	w0, [x0, #36]
     238:	cmp	w0, #0x4
     23c:	cset	w0, eq  // eq = none
     240:	and	w0, w0, #0xff
     244:	mov	w1, w0
     248:	ldr	x0, [sp, #16]
     24c:	ldrb	w0, [x0, #36]
     250:	cmp	w0, #0x4
     254:	cset	w0, eq  // eq = none
     258:	and	w0, w0, #0xff
     25c:	eor	w0, w1, w0
     260:	cmp	w0, #0x0
     264:	b.ne	288 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x14c>  // b.any
     268:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     26c:	add	x3, x0, #0x0
     270:	mov	w2, #0x51                  	// #81
     274:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     278:	add	x1, x0, #0x0
     27c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     280:	add	x0, x0, #0x0
     284:	bl	0 <__assert_fail>
     288:	ldr	x0, [sp, #16]
     28c:	ldrb	w0, [x0, #36]
     290:	cmp	w0, #0x4
     294:	cset	w0, eq  // eq = none
     298:	and	w0, w0, #0xff
     29c:	ldp	x29, x30, [sp], #64
     2a0:	ret

00000000000002a4 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>:
     2a4:	stp	x29, x30, [sp, #-32]!
     2a8:	mov	x29, sp
     2ac:	str	x0, [sp, #24]
     2b0:	str	x1, [sp, #16]
     2b4:	ldr	x0, [sp, #16]
     2b8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     2bc:	mov	w1, w0
     2c0:	ldr	x0, [sp, #24]
     2c4:	str	w1, [x0]
     2c8:	nop
     2cc:	ldp	x29, x30, [sp], #32
     2d0:	ret

00000000000002d4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb>:
     2d4:	stp	x29, x30, [sp, #-304]!
     2d8:	mov	x29, sp
     2dc:	str	x19, [sp, #16]
     2e0:	str	x0, [sp, #56]
     2e4:	stp	x1, x2, [sp, #40]
     2e8:	strb	w3, [sp, #39]
     2ec:	ldr	x1, [sp, #56]
     2f0:	add	x0, sp, #0x28
     2f4:	mov	x8, x1
     2f8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     2fc:	ldr	x0, [sp, #56]
     300:	ldrb	w1, [sp, #39]
     304:	strb	w1, [x0, #24]
     308:	ldr	x0, [sp, #56]
     30c:	str	wzr, [x0, #28]
     310:	ldr	x0, [sp, #56]
     314:	str	wzr, [x0, #32]
     318:	ldr	x0, [sp, #56]
     31c:	str	wzr, [x0, #36]
     320:	ldr	x0, [sp, #56]
     324:	add	x0, x0, #0x28
     328:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     32c:	ldr	x0, [sp, #56]
     330:	add	x0, x0, #0x48
     334:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
     338:	str	wzr, [sp, #300]
     33c:	ldr	x0, [sp, #56]
     340:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     344:	str	w0, [sp, #268]
     348:	ldr	w1, [sp, #300]
     34c:	ldr	w0, [sp, #268]
     350:	cmp	w1, w0
     354:	b.eq	478 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1a4>  // b.none
     358:	ldr	w0, [sp, #300]
     35c:	add	w1, w0, #0x1
     360:	add	x0, sp, #0x68
     364:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     368:	ldr	w1, [sp, #104]
     36c:	ldr	x0, [sp, #56]
     370:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     374:	ldrb	w0, [x0, #36]
     378:	str	w0, [sp, #264]
     37c:	ldr	w0, [sp, #264]
     380:	cmp	w0, #0x1
     384:	b.ne	3e4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x110>  // b.any
     388:	ldr	x0, [sp, #56]
     38c:	ldr	w0, [x0, #28]
     390:	cmp	w0, #0x0
     394:	b.eq	3b8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xe4>  // b.none
     398:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     39c:	add	x3, x0, #0x0
     3a0:	mov	w2, #0x6a                  	// #106
     3a4:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     3a8:	add	x1, x0, #0x0
     3ac:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     3b0:	add	x0, x0, #0x0
     3b4:	bl	0 <__assert_fail>
     3b8:	ldr	w0, [sp, #300]
     3bc:	add	w1, w0, #0x1
     3c0:	add	x0, sp, #0x70
     3c4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     3c8:	ldr	w1, [sp, #112]
     3cc:	ldr	x0, [sp, #56]
     3d0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     3d4:	ldr	w1, [x0, #32]
     3d8:	ldr	x0, [sp, #56]
     3dc:	str	w1, [x0, #28]
     3e0:	b	468 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x194>
     3e4:	ldr	w0, [sp, #264]
     3e8:	cmp	w0, #0x2
     3ec:	b.ne	44c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x178>  // b.any
     3f0:	ldr	x0, [sp, #56]
     3f4:	ldr	w0, [x0, #32]
     3f8:	cmp	w0, #0x0
     3fc:	b.eq	420 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x14c>  // b.none
     400:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     404:	add	x3, x0, #0x0
     408:	mov	w2, #0x6d                  	// #109
     40c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     410:	add	x1, x0, #0x0
     414:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     418:	add	x0, x0, #0x0
     41c:	bl	0 <__assert_fail>
     420:	ldr	w0, [sp, #300]
     424:	add	w1, w0, #0x1
     428:	add	x0, sp, #0x78
     42c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     430:	ldr	w1, [sp, #120]
     434:	ldr	x0, [sp, #56]
     438:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     43c:	ldr	w1, [x0, #32]
     440:	ldr	x0, [sp, #56]
     444:	str	w1, [x0, #32]
     448:	b	468 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x194>
     44c:	ldr	w0, [sp, #264]
     450:	cmp	w0, #0x0
     454:	b.eq	468 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x194>  // b.none
     458:	ldr	x0, [sp, #56]
     45c:	ldr	w1, [sp, #300]
     460:	str	w1, [x0, #36]
     464:	b	478 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1a4>
     468:	ldr	w0, [sp, #300]
     46c:	add	w0, w0, #0x1
     470:	str	w0, [sp, #300]
     474:	b	348 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x74>
     478:	ldr	x0, [sp, #56]
     47c:	ldr	w0, [x0, #36]
     480:	cmp	w0, #0x0
     484:	b.ne	4a8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1d4>  // b.any
     488:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     48c:	add	x3, x0, #0x0
     490:	mov	w2, #0x74                  	// #116
     494:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     498:	add	x1, x0, #0x0
     49c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     4a0:	add	x0, x0, #0x0
     4a4:	bl	0 <__assert_fail>
     4a8:	ldr	x0, [sp, #56]
     4ac:	ldr	w0, [x0, #36]
     4b0:	str	w0, [sp, #296]
     4b4:	ldr	x0, [sp, #56]
     4b8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     4bc:	str	w0, [sp, #260]
     4c0:	ldr	w1, [sp, #296]
     4c4:	ldr	w0, [sp, #260]
     4c8:	cmp	w1, w0
     4cc:	b.eq	548 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x274>  // b.none
     4d0:	ldr	w0, [sp, #296]
     4d4:	add	w1, w0, #0x1
     4d8:	add	x0, sp, #0x80
     4dc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     4e0:	ldr	w1, [sp, #128]
     4e4:	ldr	x0, [sp, #56]
     4e8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     4ec:	ldrb	w0, [x0, #36]
     4f0:	str	w0, [sp, #256]
     4f4:	ldr	w0, [sp, #256]
     4f8:	cmp	w0, #0x1
     4fc:	b.eq	518 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x244>  // b.none
     500:	ldr	w0, [sp, #256]
     504:	cmp	w0, #0x2
     508:	b.eq	518 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x244>  // b.none
     50c:	ldr	w0, [sp, #256]
     510:	cmp	w0, #0x0
     514:	b.ne	538 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x264>  // b.any
     518:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     51c:	add	x3, x0, #0x0
     520:	mov	w2, #0x7b                  	// #123
     524:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     528:	add	x1, x0, #0x0
     52c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     530:	add	x0, x0, #0x0
     534:	bl	0 <__assert_fail>
     538:	ldr	w0, [sp, #296]
     53c:	add	w0, w0, #0x1
     540:	str	w0, [sp, #296]
     544:	b	4c0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1ec>
     548:	ldr	x0, [sp, #56]
     54c:	ldr	w0, [x0, #36]
     550:	add	w0, w0, #0x1
     554:	str	w0, [sp, #292]
     558:	ldr	x0, [sp, #56]
     55c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     560:	str	w0, [sp, #252]
     564:	ldr	w1, [sp, #292]
     568:	ldr	w0, [sp, #252]
     56c:	cmp	w1, w0
     570:	b.eq	640 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x36c>  // b.none
     574:	add	x0, sp, #0x88
     578:	ldr	w1, [sp, #292]
     57c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     580:	ldr	w1, [sp, #136]
     584:	ldr	x0, [sp, #56]
     588:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     58c:	mov	x19, x0
     590:	ldr	w0, [sp, #292]
     594:	add	w1, w0, #0x1
     598:	add	x0, sp, #0x90
     59c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     5a0:	ldr	w1, [sp, #144]
     5a4:	ldr	x0, [sp, #56]
     5a8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     5ac:	mov	x1, x0
     5b0:	mov	x0, x19
     5b4:	bl	13c <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_>
     5b8:	and	w0, w0, #0xff
     5bc:	eor	w0, w0, #0x1
     5c0:	and	w0, w0, #0xff
     5c4:	cmp	w0, #0x0
     5c8:	b.eq	630 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x35c>  // b.none
     5cc:	add	x0, sp, #0xa8
     5d0:	ldr	w1, [sp, #292]
     5d4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     5d8:	ldr	w1, [sp, #168]
     5dc:	ldr	x0, [sp, #56]
     5e0:	bl	81c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     5e4:	stp	x0, x1, [sp, #152]
     5e8:	add	x0, sp, #0x98
     5ec:	bl	0 <_ZNK4llvm3opt6Option4dumpEv>
     5f0:	ldr	w0, [sp, #292]
     5f4:	add	w1, w0, #0x1
     5f8:	add	x0, sp, #0xc0
     5fc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     600:	ldr	w1, [sp, #192]
     604:	ldr	x0, [sp, #56]
     608:	bl	81c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     60c:	stp	x0, x1, [sp, #176]
     610:	add	x0, sp, #0xb0
     614:	bl	0 <_ZNK4llvm3opt6Option4dumpEv>
     618:	mov	w2, #0x85                  	// #133
     61c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     620:	add	x1, x0, #0x0
     624:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     628:	add	x0, x0, #0x0
     62c:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     630:	ldr	w0, [sp, #292]
     634:	add	w0, w0, #0x1
     638:	str	w0, [sp, #292]
     63c:	b	564 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x290>
     640:	ldr	x0, [sp, #56]
     644:	ldr	w0, [x0, #36]
     648:	add	w0, w0, #0x1
     64c:	str	w0, [sp, #288]
     650:	ldr	x0, [sp, #56]
     654:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     658:	add	w0, w0, #0x1
     65c:	str	w0, [sp, #248]
     660:	ldr	w1, [sp, #288]
     664:	ldr	w0, [sp, #248]
     668:	cmp	w1, w0
     66c:	b.eq	6f0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x41c>  // b.none
     670:	add	x0, sp, #0xc8
     674:	ldr	w1, [sp, #288]
     678:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     67c:	ldr	w1, [sp, #200]
     680:	ldr	x0, [sp, #56]
     684:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     688:	ldr	x0, [x0]
     68c:	str	x0, [sp, #280]
     690:	ldr	x0, [sp, #280]
     694:	cmp	x0, #0x0
     698:	b.eq	6e0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x40c>  // b.none
     69c:	ldr	x0, [sp, #280]
     6a0:	ldr	x0, [x0]
     6a4:	cmp	x0, #0x0
     6a8:	b.eq	6e0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x40c>  // b.none
     6ac:	ldr	x0, [sp, #56]
     6b0:	add	x19, x0, #0x28
     6b4:	ldr	x0, [sp, #280]
     6b8:	ldr	x1, [x0]
     6bc:	add	x0, sp, #0xd0
     6c0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     6c4:	ldp	x1, x2, [sp, #208]
     6c8:	mov	x0, x19
     6cc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     6d0:	ldr	x0, [sp, #280]
     6d4:	add	x0, x0, #0x8
     6d8:	str	x0, [sp, #280]
     6dc:	b	69c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x3c8>
     6e0:	ldr	w0, [sp, #288]
     6e4:	add	w0, w0, #0x1
     6e8:	str	w0, [sp, #288]
     6ec:	b	660 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x38c>
     6f0:	ldr	x0, [sp, #56]
     6f4:	add	x0, x0, #0x28
     6f8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     6fc:	str	x0, [sp, #224]
     700:	add	x0, sp, #0xe0
     704:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     708:	str	x0, [sp, #96]
     70c:	ldr	x0, [sp, #56]
     710:	add	x0, x0, #0x28
     714:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     718:	str	x0, [sp, #232]
     71c:	add	x0, sp, #0xe8
     720:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     724:	str	x0, [sp, #88]
     728:	add	x1, sp, #0x58
     72c:	add	x0, sp, #0x60
     730:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     734:	and	w0, w0, #0xff
     738:	cmp	w0, #0x0
     73c:	b.eq	7d4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x500>  // b.none
     740:	add	x0, sp, #0x60
     744:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     748:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     74c:	stp	x0, x1, [sp, #72]
     750:	add	x0, sp, #0x48
     754:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     758:	str	x0, [sp, #272]
     75c:	add	x0, sp, #0x48
     760:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     764:	str	x0, [sp, #240]
     768:	ldr	x1, [sp, #272]
     76c:	ldr	x0, [sp, #240]
     770:	cmp	x1, x0
     774:	b.eq	7c8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4f4>  // b.none
     778:	ldr	x0, [sp, #56]
     77c:	add	x0, x0, #0x48
     780:	ldr	x1, [sp, #272]
     784:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     788:	and	w0, w0, #0xff
     78c:	eor	w0, w0, #0x1
     790:	and	w0, w0, #0xff
     794:	cmp	w0, #0x0
     798:	b.eq	7b8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4e4>  // b.none
     79c:	ldr	x0, [sp, #56]
     7a0:	add	x2, x0, #0x48
     7a4:	ldr	x0, [sp, #272]
     7a8:	ldrb	w0, [x0]
     7ac:	mov	w1, w0
     7b0:	mov	x0, x2
     7b4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
     7b8:	ldr	x0, [sp, #272]
     7bc:	add	x0, x0, #0x1
     7c0:	str	x0, [sp, #272]
     7c4:	b	768 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x494>
     7c8:	add	x0, sp, #0x60
     7cc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     7d0:	b	728 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x454>
     7d4:	nop
     7d8:	ldr	x19, [sp, #16]
     7dc:	ldp	x29, x30, [sp], #304
     7e0:	ret

00000000000007e4 <_ZN4llvm3opt8OptTableD1Ev>:
     7e4:	stp	x29, x30, [sp, #-32]!
     7e8:	mov	x29, sp
     7ec:	str	x0, [sp, #24]
     7f0:	ldr	x0, [sp, #24]
     7f4:	add	x0, x0, #0x48
     7f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     7fc:	ldr	x0, [sp, #24]
     800:	add	x0, x0, #0x28
     804:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     808:	ldr	x0, [sp, #24]
     80c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     810:	nop
     814:	ldp	x29, x30, [sp], #32
     818:	ret

000000000000081c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>:
     81c:	stp	x29, x30, [sp, #-96]!
     820:	mov	x29, sp
     824:	str	x19, [sp, #16]
     828:	str	x0, [sp, #40]
     82c:	str	w1, [sp, #32]
     830:	add	x0, sp, #0x20
     834:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     838:	str	w0, [sp, #92]
     83c:	ldr	w0, [sp, #92]
     840:	cmp	w0, #0x0
     844:	b.ne	860 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x44>  // b.any
     848:	add	x0, sp, #0x38
     84c:	mov	x2, #0x0                   	// #0
     850:	mov	x1, #0x0                   	// #0
     854:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     858:	ldp	x0, x1, [sp, #56]
     85c:	b	8c8 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0xac>
     860:	ldr	w0, [sp, #92]
     864:	sub	w19, w0, #0x1
     868:	ldr	x0, [sp, #40]
     86c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     870:	cmp	w19, w0
     874:	b.cc	898 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x7c>  // b.lo, b.ul, b.last
     878:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     87c:	add	x3, x0, #0x0
     880:	mov	w2, #0xa5                  	// #165
     884:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     888:	add	x1, x0, #0x0
     88c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     890:	add	x0, x0, #0x0
     894:	bl	0 <__assert_fail>
     898:	nop
     89c:	add	x0, sp, #0x58
     8a0:	ldr	w1, [sp, #92]
     8a4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     8a8:	ldr	w1, [sp, #88]
     8ac:	ldr	x0, [sp, #40]
     8b0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     8b4:	mov	x1, x0
     8b8:	add	x0, sp, #0x48
     8bc:	ldr	x2, [sp, #40]
     8c0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     8c4:	ldp	x0, x1, [sp, #72]
     8c8:	ldr	x19, [sp, #16]
     8cc:	ldp	x29, x30, [sp], #96
     8d0:	ret

00000000000008d4 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE>:
     8d4:	stp	x29, x30, [sp, #-80]!
     8d8:	mov	x29, sp
     8dc:	str	x0, [sp, #40]
     8e0:	stp	x1, x2, [sp, #24]
     8e4:	add	x2, sp, #0x40
     8e8:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     8ec:	add	x1, x0, #0x0
     8f0:	mov	x0, x2
     8f4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     8f8:	ldp	x2, x3, [sp, #64]
     8fc:	ldp	x0, x1, [sp, #24]
     900:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     904:	and	w0, w0, #0xff
     908:	cmp	w0, #0x0
     90c:	b.eq	918 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0x44>  // b.none
     910:	mov	w0, #0x1                   	// #1
     914:	b	98c <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0xb8>
     918:	ldr	x0, [sp, #40]
     91c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     920:	str	x0, [sp, #56]
     924:	ldr	x0, [sp, #40]
     928:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     92c:	str	x0, [sp, #48]
     930:	add	x1, sp, #0x30
     934:	add	x0, sp, #0x38
     938:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     93c:	and	w0, w0, #0xff
     940:	cmp	w0, #0x0
     944:	b.eq	988 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0xb4>  // b.none
     948:	add	x0, sp, #0x38
     94c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     950:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     954:	add	x3, sp, #0x18
     958:	mov	x2, x1
     95c:	mov	x1, x0
     960:	mov	x0, x3
     964:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     968:	and	w0, w0, #0xff
     96c:	cmp	w0, #0x0
     970:	b.eq	97c <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0xa8>  // b.none
     974:	mov	w0, #0x0                   	// #0
     978:	b	98c <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0xb8>
     97c:	add	x0, sp, #0x38
     980:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     984:	b	930 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0x5c>
     988:	mov	w0, #0x1                   	// #1
     98c:	ldp	x29, x30, [sp], #80
     990:	ret

0000000000000994 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb>:
     994:	stp	x29, x30, [sp, #-160]!
     998:	mov	x29, sp
     99c:	str	x19, [sp, #16]
     9a0:	str	x0, [sp, #56]
     9a4:	stp	x1, x2, [sp, #40]
     9a8:	strb	w3, [sp, #39]
     9ac:	ldr	x0, [sp, #56]
     9b0:	ldr	x0, [x0]
     9b4:	str	x0, [sp, #152]
     9b8:	ldr	x0, [sp, #152]
     9bc:	ldr	x0, [x0]
     9c0:	cmp	x0, #0x0
     9c4:	b.eq	ac0 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0x12c>  // b.none
     9c8:	ldr	x0, [sp, #152]
     9cc:	ldr	x1, [x0]
     9d0:	add	x0, sp, #0x50
     9d4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     9d8:	add	x0, sp, #0x28
     9dc:	ldp	x1, x2, [sp, #80]
     9e0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     9e4:	and	w0, w0, #0xff
     9e8:	cmp	w0, #0x0
     9ec:	b.eq	ab0 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0x11c>  // b.none
     9f0:	add	x0, sp, #0x50
     9f4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     9f8:	mov	x1, x0
     9fc:	add	x0, sp, #0x28
     a00:	mov	x2, #0xffffffffffffffff    	// #-1
     a04:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     a08:	stp	x0, x1, [sp, #64]
     a0c:	ldrb	w0, [sp, #39]
     a10:	cmp	w0, #0x0
     a14:	b.eq	a48 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0xb4>  // b.none
     a18:	ldr	x0, [sp, #56]
     a1c:	ldr	x1, [x0, #8]
     a20:	add	x0, sp, #0x60
     a24:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     a28:	add	x0, sp, #0x40
     a2c:	ldp	x1, x2, [sp, #96]
     a30:	bl	0 <_ZNK4llvm9StringRef16startswith_lowerES0_>
     a34:	and	w0, w0, #0xff
     a38:	cmp	w0, #0x0
     a3c:	cset	w0, ne  // ne = any
     a40:	and	w0, w0, #0xff
     a44:	b	a74 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0xe0>
     a48:	ldr	x0, [sp, #56]
     a4c:	ldr	x1, [x0, #8]
     a50:	add	x0, sp, #0x70
     a54:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     a58:	add	x0, sp, #0x40
     a5c:	ldp	x1, x2, [sp, #112]
     a60:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     a64:	and	w0, w0, #0xff
     a68:	cmp	w0, #0x0
     a6c:	cset	w0, ne  // ne = any
     a70:	and	w0, w0, #0xff
     a74:	strb	w0, [sp, #151]
     a78:	ldrb	w0, [sp, #151]
     a7c:	cmp	w0, #0x0
     a80:	b.eq	ab0 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0x11c>  // b.none
     a84:	add	x0, sp, #0x50
     a88:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     a8c:	mov	w19, w0
     a90:	ldr	x0, [sp, #56]
     a94:	ldr	x1, [x0, #8]
     a98:	add	x0, sp, #0x80
     a9c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     aa0:	add	x0, sp, #0x80
     aa4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     aa8:	add	w0, w19, w0
     aac:	b	ac4 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0x130>
     ab0:	ldr	x0, [sp, #152]
     ab4:	add	x0, x0, #0x8
     ab8:	str	x0, [sp, #152]
     abc:	b	9b8 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0x24>
     ac0:	mov	w0, #0x0                   	// #0
     ac4:	ldr	x19, [sp, #16]
     ac8:	ldp	x29, x30, [sp], #160
     acc:	ret

0000000000000ad0 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE>:
     ad0:	stp	x29, x30, [sp, #-160]!
     ad4:	mov	x29, sp
     ad8:	str	x19, [sp, #16]
     adc:	str	x0, [sp, #56]
     ae0:	stp	x1, x2, [sp, #40]
     ae4:	ldr	x0, [sp, #56]
     ae8:	ldr	x0, [x0]
     aec:	cmp	x0, #0x0
     af0:	b.eq	bb8 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0xe8>  // b.none
     af4:	str	xzr, [sp, #152]
     af8:	ldr	x0, [sp, #56]
     afc:	ldr	x1, [x0]
     b00:	ldr	x0, [sp, #152]
     b04:	lsl	x0, x0, #3
     b08:	add	x0, x1, x0
     b0c:	ldr	x0, [x0]
     b10:	cmp	x0, #0x0
     b14:	b.eq	bb8 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0xe8>  // b.none
     b18:	ldr	x0, [sp, #56]
     b1c:	ldr	x1, [x0]
     b20:	ldr	x0, [sp, #152]
     b24:	lsl	x0, x0, #3
     b28:	add	x0, x1, x0
     b2c:	ldr	x19, [x0]
     b30:	add	x0, sp, #0x90
     b34:	bl	0 <_ZNSaIcEC1Ev>
     b38:	add	x1, sp, #0x90
     b3c:	add	x0, sp, #0x70
     b40:	mov	x2, x1
     b44:	mov	x1, x19
     b48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     b4c:	ldr	x0, [sp, #56]
     b50:	ldr	x1, [x0, #8]
     b54:	add	x0, sp, #0x70
     b58:	add	x2, sp, #0x50
     b5c:	mov	x8, x2
     b60:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     b64:	add	x1, sp, #0x50
     b68:	add	x0, sp, #0x40
     b6c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     b70:	ldp	x2, x3, [sp, #64]
     b74:	ldp	x0, x1, [sp, #40]
     b78:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     b7c:	and	w19, w0, #0xff
     b80:	add	x0, sp, #0x50
     b84:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     b88:	add	x0, sp, #0x70
     b8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     b90:	add	x0, sp, #0x90
     b94:	bl	0 <_ZNSaIcED1Ev>
     b98:	cmp	w19, #0x0
     b9c:	b.eq	ba8 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0xd8>  // b.none
     ba0:	mov	w0, #0x1                   	// #1
     ba4:	b	bbc <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0xec>
     ba8:	ldr	x0, [sp, #152]
     bac:	add	x0, x0, #0x1
     bb0:	str	x0, [sp, #152]
     bb4:	b	af8 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x28>
     bb8:	mov	w0, #0x0                   	// #0
     bbc:	ldr	x19, [sp, #16]
     bc0:	ldp	x29, x30, [sp], #160
     bc4:	ret

0000000000000bc8 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_>:
     bc8:	stp	x29, x30, [sp, #-384]!
     bcc:	mov	x29, sp
     bd0:	str	x19, [sp, #16]
     bd4:	mov	x19, x8
     bd8:	str	x0, [sp, #72]
     bdc:	stp	x1, x2, [sp, #56]
     be0:	stp	x3, x4, [sp, #40]
     be4:	ldr	x0, [sp, #72]
     be8:	ldr	w0, [x0, #36]
     bec:	mov	w0, w0
     bf0:	str	x0, [sp, #376]
     bf4:	ldr	x0, [sp, #72]
     bf8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     bfc:	str	x0, [sp, #360]
     c00:	ldr	x1, [sp, #376]
     c04:	ldr	x0, [sp, #360]
     c08:	cmp	x1, x0
     c0c:	b.cs	d94 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1cc>  // b.hs, b.nlast
     c10:	ldr	x0, [sp, #72]
     c14:	ldr	x1, [sp, #376]
     c18:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     c1c:	str	x0, [sp, #352]
     c20:	ldr	x0, [sp, #352]
     c24:	ldr	x0, [x0, #56]
     c28:	cmp	x0, #0x0
     c2c:	b.eq	c50 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x88>  // b.none
     c30:	ldp	x1, x2, [sp, #56]
     c34:	ldr	x0, [sp, #352]
     c38:	bl	ad0 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE>
     c3c:	and	w0, w0, #0xff
     c40:	eor	w0, w0, #0x1
     c44:	and	w0, w0, #0xff
     c48:	cmp	w0, #0x0
     c4c:	b.eq	c58 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x90>  // b.none
     c50:	mov	w0, #0x1                   	// #1
     c54:	b	c5c <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x94>
     c58:	mov	w0, #0x0                   	// #0
     c5c:	cmp	w0, #0x0
     c60:	b.eq	c74 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0xac>  // b.none
     c64:	ldr	x0, [sp, #376]
     c68:	add	x0, x0, #0x1
     c6c:	str	x0, [sp, #376]
     c70:	b	c00 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x38>
     c74:	add	x0, sp, #0x58
     c78:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     c7c:	ldr	x0, [sp, #352]
     c80:	ldr	x1, [x0, #56]
     c84:	add	x0, sp, #0x110
     c88:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     c8c:	add	x2, sp, #0x120
     c90:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     c94:	add	x1, x0, #0x0
     c98:	mov	x0, x2
     c9c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     ca0:	add	x1, sp, #0x58
     ca4:	add	x0, sp, #0x110
     ca8:	mov	w5, #0x0                   	// #0
     cac:	mov	w4, #0xffffffff            	// #-1
     cb0:	ldp	x2, x3, [sp, #288]
     cb4:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EES0_ib>
     cb8:	add	x0, sp, #0xf8
     cbc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     cc0:	add	x0, sp, #0x58
     cc4:	str	x0, [sp, #344]
     cc8:	ldr	x0, [sp, #344]
     ccc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     cd0:	str	x0, [sp, #368]
     cd4:	ldr	x0, [sp, #344]
     cd8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     cdc:	str	x0, [sp, #336]
     ce0:	ldr	x1, [sp, #368]
     ce4:	ldr	x0, [sp, #336]
     ce8:	cmp	x1, x0
     cec:	b.eq	d70 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1a8>  // b.none
     cf0:	ldr	x0, [sp, #368]
     cf4:	ldp	x0, x1, [x0]
     cf8:	stp	x0, x1, [sp, #232]
     cfc:	add	x0, sp, #0xe8
     d00:	ldp	x1, x2, [sp, #40]
     d04:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d08:	and	w0, w0, #0xff
     d0c:	cmp	w0, #0x0
     d10:	b.eq	d30 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x168>  // b.none
     d14:	add	x0, sp, #0x28
     d18:	ldp	x1, x2, [sp, #232]
     d1c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d20:	cmp	w0, #0x0
     d24:	b.eq	d30 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x168>  // b.none
     d28:	mov	w0, #0x1                   	// #1
     d2c:	b	d34 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x16c>
     d30:	mov	w0, #0x0                   	// #0
     d34:	cmp	w0, #0x0
     d38:	b.eq	d60 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x198>  // b.none
     d3c:	add	x0, sp, #0xe8
     d40:	add	x1, sp, #0x130
     d44:	mov	x8, x1
     d48:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d4c:	add	x1, sp, #0x130
     d50:	add	x0, sp, #0xf8
     d54:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d58:	add	x0, sp, #0x130
     d5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     d60:	ldr	x0, [sp, #368]
     d64:	add	x0, x0, #0x10
     d68:	str	x0, [sp, #368]
     d6c:	b	ce0 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x118>
     d70:	add	x0, sp, #0xf8
     d74:	mov	x1, x0
     d78:	mov	x0, x19
     d7c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d80:	add	x0, sp, #0xf8
     d84:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d88:	add	x0, sp, #0x58
     d8c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     d90:	b	da8 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1e0>
     d94:	str	xzr, [x19]
     d98:	str	xzr, [x19, #8]
     d9c:	str	xzr, [x19, #16]
     da0:	mov	x0, x19
     da4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     da8:	mov	x0, x19
     dac:	ldr	x19, [sp, #16]
     db0:	ldp	x29, x30, [sp], #384
     db4:	ret

0000000000000db8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt>:
     db8:	stp	x29, x30, [sp, #-336]!
     dbc:	mov	x29, sp
     dc0:	stp	x19, x20, [sp, #16]
     dc4:	stp	x21, x22, [sp, #32]
     dc8:	mov	x19, x8
     dcc:	str	x0, [sp, #72]
     dd0:	stp	x1, x2, [sp, #56]
     dd4:	strh	w3, [sp, #54]
     dd8:	mov	x0, x19
     ddc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     de0:	ldr	x0, [sp, #72]
     de4:	ldr	w0, [x0, #36]
     de8:	mov	w0, w0
     dec:	str	x0, [sp, #328]
     df0:	ldr	x0, [sp, #72]
     df4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     df8:	str	x0, [sp, #312]
     dfc:	ldr	x1, [sp, #328]
     e00:	ldr	x0, [sp, #312]
     e04:	cmp	x1, x0
     e08:	b.cs	1048 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x290>  // b.hs, b.nlast
     e0c:	ldr	x0, [sp, #72]
     e10:	ldr	x1, [sp, #328]
     e14:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     e18:	str	x0, [sp, #304]
     e1c:	ldr	x0, [sp, #304]
     e20:	ldr	x0, [x0]
     e24:	cmp	x0, #0x0
     e28:	b.eq	102c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x274>  // b.none
     e2c:	ldr	x0, [sp, #304]
     e30:	ldr	x0, [x0, #16]
     e34:	cmp	x0, #0x0
     e38:	b.ne	e4c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x94>  // b.any
     e3c:	ldr	x0, [sp, #304]
     e40:	ldrh	w0, [x0, #40]
     e44:	cmp	w0, #0x0
     e48:	b.eq	102c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x274>  // b.none
     e4c:	ldr	x0, [sp, #304]
     e50:	ldrh	w1, [x0, #38]
     e54:	ldrh	w0, [sp, #54]
     e58:	and	w0, w1, w0
     e5c:	and	w0, w0, #0xffff
     e60:	cmp	w0, #0x0
     e64:	b.ne	1034 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x27c>  // b.any
     e68:	str	wzr, [sp, #324]
     e6c:	ldr	x0, [sp, #304]
     e70:	ldr	x1, [x0]
     e74:	ldrsw	x0, [sp, #324]
     e78:	lsl	x0, x0, #3
     e7c:	add	x0, x1, x0
     e80:	ldr	x0, [x0]
     e84:	cmp	x0, #0x0
     e88:	b.eq	1038 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x280>  // b.none
     e8c:	ldr	x0, [sp, #304]
     e90:	ldr	x1, [x0]
     e94:	ldrsw	x0, [sp, #324]
     e98:	lsl	x0, x0, #3
     e9c:	add	x0, x1, x0
     ea0:	ldr	x20, [x0]
     ea4:	add	x0, sp, #0xb0
     ea8:	bl	0 <_ZNSaIcEC1Ev>
     eac:	add	x1, sp, #0xb0
     eb0:	add	x0, sp, #0x90
     eb4:	mov	x2, x1
     eb8:	mov	x1, x20
     ebc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     ec0:	ldr	x0, [sp, #304]
     ec4:	ldr	x20, [x0, #8]
     ec8:	add	x0, sp, #0xd8
     ecc:	bl	0 <_ZNSaIcEC1Ev>
     ed0:	add	x1, sp, #0xd8
     ed4:	add	x0, sp, #0xb8
     ed8:	mov	x2, x1
     edc:	mov	x1, x20
     ee0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     ee4:	add	x1, sp, #0xb8
     ee8:	add	x0, sp, #0x90
     eec:	add	x2, sp, #0x70
     ef0:	mov	x8, x2
     ef4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     ef8:	add	x2, sp, #0x70
     efc:	add	x0, sp, #0x50
     f00:	mov	x8, x0
     f04:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f08:	add	x1, x0, #0x0
     f0c:	mov	x0, x2
     f10:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f14:	add	x0, sp, #0x70
     f18:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     f1c:	add	x0, sp, #0xb8
     f20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     f24:	add	x0, sp, #0xd8
     f28:	bl	0 <_ZNSaIcED1Ev>
     f2c:	add	x0, sp, #0x90
     f30:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     f34:	add	x0, sp, #0xb0
     f38:	bl	0 <_ZNSaIcED1Ev>
     f3c:	ldr	x0, [sp, #304]
     f40:	ldr	x0, [x0, #16]
     f44:	cmp	x0, #0x0
     f48:	b.eq	f5c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x1a4>  // b.none
     f4c:	ldr	x0, [sp, #304]
     f50:	ldr	x1, [x0, #16]
     f54:	add	x0, sp, #0x50
     f58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
     f5c:	mov	w21, #0x0                   	// #0
     f60:	mov	w22, #0x0                   	// #0
     f64:	add	x1, sp, #0x50
     f68:	add	x0, sp, #0xe0
     f6c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f70:	add	x0, sp, #0xe0
     f74:	ldp	x1, x2, [sp, #56]
     f78:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f7c:	and	w0, w0, #0xff
     f80:	cmp	w0, #0x0
     f84:	b.eq	fd8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x220>  // b.none
     f88:	add	x0, sp, #0x38
     f8c:	add	x1, sp, #0x110
     f90:	mov	x8, x1
     f94:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     f98:	mov	w21, #0x1                   	// #1
     f9c:	add	x2, sp, #0x110
     fa0:	add	x0, sp, #0xf0
     fa4:	mov	x8, x0
     fa8:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     fac:	add	x1, x0, #0x0
     fb0:	mov	x0, x2
     fb4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
     fb8:	mov	w22, #0x1                   	// #1
     fbc:	add	x1, sp, #0xf0
     fc0:	add	x0, sp, #0x50
     fc4:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
     fc8:	cmp	w0, #0x0
     fcc:	b.eq	fd8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x220>  // b.none
     fd0:	mov	w20, #0x1                   	// #1
     fd4:	b	fdc <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x224>
     fd8:	mov	w20, #0x0                   	// #0
     fdc:	cmp	w22, #0x0
     fe0:	b.eq	fec <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x234>  // b.none
     fe4:	add	x0, sp, #0xf0
     fe8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     fec:	cmp	w21, #0x0
     ff0:	b.eq	ffc <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x244>  // b.none
     ff4:	add	x0, sp, #0x110
     ff8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     ffc:	cmp	w20, #0x0
    1000:	b.eq	1014 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x25c>  // b.none
    1004:	add	x0, sp, #0x50
    1008:	mov	x1, x0
    100c:	mov	x0, x19
    1010:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1014:	add	x0, sp, #0x50
    1018:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    101c:	ldr	w0, [sp, #324]
    1020:	add	w0, w0, #0x1
    1024:	str	w0, [sp, #324]
    1028:	b	e6c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0xb4>
    102c:	nop
    1030:	b	1038 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x280>
    1034:	nop
    1038:	ldr	x0, [sp, #328]
    103c:	add	x0, x0, #0x1
    1040:	str	x0, [sp, #328]
    1044:	b	dfc <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x44>
    1048:	nop
    104c:	mov	x0, x19
    1050:	ldp	x19, x20, [sp, #16]
    1054:	ldp	x21, x22, [sp, #32]
    1058:	ldp	x29, x30, [sp], #336
    105c:	ret

0000000000001060 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj>:
    1060:	sub	sp, sp, #0x210
    1064:	stp	x29, x30, [sp]
    1068:	mov	x29, sp
    106c:	str	x19, [sp, #16]
    1070:	str	x0, [sp, #72]
    1074:	stp	x1, x2, [sp, #56]
    1078:	str	x3, [sp, #48]
    107c:	str	w4, [sp, #44]
    1080:	str	w5, [sp, #40]
    1084:	str	w6, [sp, #36]
    1088:	add	x0, sp, #0x38
    108c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1090:	and	w0, w0, #0xff
    1094:	eor	w0, w0, #0x1
    1098:	and	w0, w0, #0xff
    109c:	cmp	w0, #0x0
    10a0:	b.ne	10c4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x64>  // b.any
    10a4:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    10a8:	add	x3, x0, #0x0
    10ac:	mov	w2, #0xfc                  	// #252
    10b0:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    10b4:	add	x1, x0, #0x0
    10b8:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    10bc:	add	x0, x0, #0x0
    10c0:	bl	0 <__assert_fail>
    10c4:	mov	w0, #0xffffffff            	// #-1
    10c8:	str	w0, [sp, #524]
    10cc:	ldr	x1, [sp, #72]
    10d0:	add	x0, sp, #0xe0
    10d4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    10d8:	ldr	x0, [sp, #72]
    10dc:	ldr	w0, [x0, #36]
    10e0:	mov	w1, w0
    10e4:	add	x0, sp, #0xe0
    10e8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    10ec:	stp	x0, x1, [sp, #208]
    10f0:	add	x0, sp, #0xd0
    10f4:	str	x0, [sp, #496]
    10f8:	ldr	x0, [sp, #496]
    10fc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1100:	str	x0, [sp, #512]
    1104:	ldr	x0, [sp, #496]
    1108:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    110c:	str	x0, [sp, #488]
    1110:	ldr	x1, [sp, #512]
    1114:	ldr	x0, [sp, #488]
    1118:	cmp	x1, x0
    111c:	b.eq	1444 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3e4>  // b.none
    1120:	ldr	x0, [sp, #512]
    1124:	str	x0, [sp, #480]
    1128:	ldr	x0, [sp, #480]
    112c:	ldr	x1, [x0, #8]
    1130:	add	x0, sp, #0xc0
    1134:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1138:	add	x0, sp, #0xc0
    113c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1140:	and	w0, w0, #0xff
    1144:	cmp	w0, #0x0
    1148:	b.ne	1164 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x104>  // b.any
    114c:	add	x0, sp, #0xc0
    1150:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1154:	mov	x1, x0
    1158:	ldr	w0, [sp, #36]
    115c:	cmp	x1, x0
    1160:	b.cs	116c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x10c>  // b.hs, b.nlast
    1164:	mov	w0, #0x1                   	// #1
    1168:	b	1170 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x110>
    116c:	mov	w0, #0x0                   	// #0
    1170:	cmp	w0, #0x0
    1174:	b.ne	1418 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3b8>  // b.any
    1178:	ldr	w0, [sp, #44]
    117c:	cmp	w0, #0x0
    1180:	b.eq	11a0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x140>  // b.none
    1184:	ldr	x0, [sp, #480]
    1188:	ldrh	w0, [x0, #38]
    118c:	mov	w1, w0
    1190:	ldr	w0, [sp, #44]
    1194:	and	w0, w1, w0
    1198:	cmp	w0, #0x0
    119c:	b.eq	1420 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3c0>  // b.none
    11a0:	ldr	x0, [sp, #480]
    11a4:	ldrh	w0, [x0, #38]
    11a8:	mov	w1, w0
    11ac:	ldr	w0, [sp, #40]
    11b0:	and	w0, w1, w0
    11b4:	cmp	w0, #0x0
    11b8:	b.ne	1428 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3c8>  // b.any
    11bc:	ldr	x0, [sp, #480]
    11c0:	ldr	x0, [x0]
    11c4:	cmp	x0, #0x0
    11c8:	b.eq	1430 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3d0>  // b.none
    11cc:	str	xzr, [sp, #176]
    11d0:	str	xzr, [sp, #184]
    11d4:	str	xzr, [sp, #160]
    11d8:	str	xzr, [sp, #168]
    11dc:	add	x0, sp, #0xc0
    11e0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    11e4:	strb	w0, [sp, #479]
    11e8:	ldrb	w0, [sp, #479]
    11ec:	cmp	w0, #0x3d
    11f0:	b.eq	1200 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1a0>  // b.none
    11f4:	ldrb	w0, [sp, #479]
    11f8:	cmp	w0, #0x3a
    11fc:	b.ne	1208 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1a8>  // b.any
    1200:	mov	w0, #0x1                   	// #1
    1204:	b	120c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1ac>
    1208:	mov	w0, #0x0                   	// #0
    120c:	strb	w0, [sp, #478]
    1210:	add	x0, sp, #0x38
    1214:	add	x1, sp, #0x50
    1218:	mov	x8, x1
    121c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1220:	ldrb	w0, [sp, #478]
    1224:	cmp	w0, #0x0
    1228:	b.eq	12c0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x260>  // b.none
    122c:	add	x1, sp, #0xa0
    1230:	add	x0, sp, #0xb0
    1234:	add	x2, sp, #0xf0
    1238:	mov	x8, x2
    123c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1240:	add	x0, sp, #0x38
    1244:	add	x1, sp, #0x100
    1248:	mov	x8, x1
    124c:	ldrb	w1, [sp, #479]
    1250:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1254:	add	x1, sp, #0x100
    1258:	add	x0, sp, #0xf0
    125c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1260:	add	x0, sp, #0xb0
    1264:	add	x1, sp, #0x120
    1268:	mov	x8, x1
    126c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1270:	add	x1, sp, #0x120
    1274:	add	x0, sp, #0x50
    1278:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
    127c:	add	x0, sp, #0x120
    1280:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    1284:	add	x0, sp, #0x38
    1288:	mov	x2, #0x0                   	// #0
    128c:	ldrb	w1, [sp, #479]
    1290:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1294:	mov	x19, x0
    1298:	add	x0, sp, #0xb0
    129c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    12a0:	cmp	x19, x0
    12a4:	cset	w0, eq  // eq = none
    12a8:	and	w0, w0, #0xff
    12ac:	cmp	w0, #0x0
    12b0:	b.eq	12c0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x260>  // b.none
    12b4:	add	x0, sp, #0x50
    12b8:	ldrb	w1, [sp, #479]
    12bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
    12c0:	str	wzr, [sp, #508]
    12c4:	ldr	x0, [sp, #480]
    12c8:	ldr	x1, [x0]
    12cc:	ldrsw	x0, [sp, #508]
    12d0:	lsl	x0, x0, #3
    12d4:	add	x0, x1, x0
    12d8:	ldr	x0, [x0]
    12dc:	str	x0, [sp, #464]
    12e0:	ldr	x0, [sp, #464]
    12e4:	cmp	x0, #0x0
    12e8:	b.eq	140c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3ac>  // b.none
    12ec:	add	x0, sp, #0xc0
    12f0:	add	x1, sp, #0x140
    12f4:	mov	x8, x1
    12f8:	mov	x1, x0
    12fc:	ldr	x0, [sp, #464]
    1300:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1304:	add	x0, sp, #0x140
    1308:	add	x1, sp, #0x70
    130c:	mov	x8, x1
    1310:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    1314:	add	x1, sp, #0x70
    1318:	add	x0, sp, #0x90
    131c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1320:	add	x1, sp, #0x50
    1324:	add	x0, sp, #0x158
    1328:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    132c:	add	x0, sp, #0x90
    1330:	ldr	w4, [sp, #524]
    1334:	mov	w3, #0x1                   	// #1
    1338:	add	x1, sp, #0x200
    133c:	ldp	x1, x2, [x1, #-168]
    1340:	bl	0 <_ZNK4llvm9StringRef13edit_distanceES0_bj>
    1344:	str	w0, [sp, #504]
    1348:	add	x0, sp, #0xa0
    134c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1350:	and	w0, w0, #0xff
    1354:	cmp	w0, #0x0
    1358:	b.eq	1370 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x310>  // b.none
    135c:	ldrb	w0, [sp, #478]
    1360:	cmp	w0, #0x0
    1364:	b.eq	1370 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x310>  // b.none
    1368:	mov	w0, #0x1                   	// #1
    136c:	b	1374 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x314>
    1370:	mov	w0, #0x0                   	// #0
    1374:	cmp	w0, #0x0
    1378:	b.eq	1388 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x328>  // b.none
    137c:	ldr	w0, [sp, #504]
    1380:	add	w0, w0, #0x1
    1384:	str	w0, [sp, #504]
    1388:	ldr	w1, [sp, #504]
    138c:	ldr	w0, [sp, #524]
    1390:	cmp	w1, w0
    1394:	b.cs	13f4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x394>  // b.hs, b.nlast
    1398:	ldr	w0, [sp, #504]
    139c:	str	w0, [sp, #524]
    13a0:	add	x1, sp, #0x70
    13a4:	add	x0, sp, #0x1a0
    13a8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    13ac:	add	x1, sp, #0xa0
    13b0:	add	x0, sp, #0x1b8
    13b4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    13b8:	add	x1, sp, #0x1b8
    13bc:	add	x0, sp, #0x1a0
    13c0:	add	x2, sp, #0x188
    13c4:	mov	x8, x2
    13c8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    13cc:	add	x0, sp, #0x188
    13d0:	add	x1, sp, #0x168
    13d4:	mov	x8, x1
    13d8:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    13dc:	add	x0, sp, #0x168
    13e0:	mov	x1, x0
    13e4:	ldr	x0, [sp, #48]
    13e8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
    13ec:	add	x0, sp, #0x168
    13f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    13f4:	add	x0, sp, #0x70
    13f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    13fc:	ldr	w0, [sp, #508]
    1400:	add	w0, w0, #0x1
    1404:	str	w0, [sp, #508]
    1408:	b	12c4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x264>
    140c:	add	x0, sp, #0x50
    1410:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    1414:	b	1434 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3d4>
    1418:	nop
    141c:	b	1434 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3d4>
    1420:	nop
    1424:	b	1434 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3d4>
    1428:	nop
    142c:	b	1434 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3d4>
    1430:	nop
    1434:	ldr	x0, [sp, #512]
    1438:	add	x0, x0, #0x40
    143c:	str	x0, [sp, #512]
    1440:	b	1110 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0xb0>
    1444:	ldr	w0, [sp, #524]
    1448:	ldr	x19, [sp, #16]
    144c:	ldp	x29, x30, [sp]
    1450:	add	sp, sp, #0x210
    1454:	ret

0000000000001458 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_>:
    1458:	stp	x29, x30, [sp, #-96]!
    145c:	mov	x29, sp
    1460:	str	x0, [sp, #40]
    1464:	str	x1, [sp, #32]
    1468:	str	x2, [sp, #24]
    146c:	ldr	x0, [sp, #40]
    1470:	ldr	w0, [x0, #36]
    1474:	mov	w0, w0
    1478:	str	x0, [sp, #88]
    147c:	ldr	x0, [sp, #40]
    1480:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1484:	str	x0, [sp, #80]
    1488:	ldr	x1, [sp, #88]
    148c:	ldr	x0, [sp, #80]
    1490:	cmp	x1, x0
    1494:	b.cs	14f0 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x98>  // b.hs, b.nlast
    1498:	ldr	x0, [sp, #40]
    149c:	ldr	x1, [sp, #88]
    14a0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    14a4:	str	x0, [sp, #72]
    14a8:	add	x0, sp, #0x38
    14ac:	ldr	x1, [sp, #32]
    14b0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    14b4:	ldp	x1, x2, [sp, #56]
    14b8:	ldr	x0, [sp, #72]
    14bc:	bl	ad0 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE>
    14c0:	and	w0, w0, #0xff
    14c4:	cmp	w0, #0x0
    14c8:	b.eq	14e0 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x88>  // b.none
    14cc:	ldr	x0, [sp, #72]
    14d0:	ldr	x1, [sp, #24]
    14d4:	str	x1, [x0, #56]
    14d8:	mov	w0, #0x1                   	// #1
    14dc:	b	14f4 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x9c>
    14e0:	ldr	x0, [sp, #88]
    14e4:	add	x0, x0, #0x1
    14e8:	str	x0, [sp, #88]
    14ec:	b	1488 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x30>
    14f0:	mov	w0, #0x0                   	// #0
    14f4:	ldp	x29, x30, [sp], #96
    14f8:	ret

00000000000014fc <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj>:
    14fc:	stp	x29, x30, [sp, #-336]!
    1500:	mov	x29, sp
    1504:	stp	x19, x20, [sp, #16]
    1508:	str	x0, [sp, #56]
    150c:	str	x1, [sp, #48]
    1510:	str	x2, [sp, #40]
    1514:	str	w3, [sp, #36]
    1518:	str	w4, [sp, #32]
    151c:	ldr	x0, [sp, #40]
    1520:	ldr	w0, [x0]
    1524:	str	w0, [sp, #320]
    1528:	ldr	x0, [sp, #48]
    152c:	ldr	x0, [x0]
    1530:	ldr	x2, [x0]
    1534:	ldr	x0, [sp, #40]
    1538:	ldr	w0, [x0]
    153c:	mov	w1, w0
    1540:	ldr	x0, [sp, #48]
    1544:	blr	x2
    1548:	str	x0, [sp, #312]
    154c:	ldr	x0, [sp, #56]
    1550:	add	x19, x0, #0x28
    1554:	add	x0, sp, #0x68
    1558:	ldr	x1, [sp, #312]
    155c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1560:	ldp	x1, x2, [sp, #104]
    1564:	mov	x0, x19
    1568:	bl	8d4 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE>
    156c:	and	w0, w0, #0xff
    1570:	cmp	w0, #0x0
    1574:	b.eq	15e4 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0xe8>  // b.none
    1578:	ldr	x0, [sp, #56]
    157c:	ldr	w1, [x0, #28]
    1580:	add	x0, sp, #0x88
    1584:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1588:	ldr	w1, [sp, #136]
    158c:	ldr	x0, [sp, #56]
    1590:	bl	81c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    1594:	stp	x0, x1, [sp, #120]
    1598:	add	x0, sp, #0x90
    159c:	ldr	x1, [sp, #312]
    15a0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    15a4:	ldr	x0, [sp, #40]
    15a8:	ldr	w20, [x0]
    15ac:	add	w1, w20, #0x1
    15b0:	ldr	x0, [sp, #40]
    15b4:	str	w1, [x0]
    15b8:	mov	x0, #0x58                  	// #88
    15bc:	bl	0 <_Znwm>
    15c0:	mov	x19, x0
    15c4:	mov	x7, #0x0                   	// #0
    15c8:	ldr	x6, [sp, #312]
    15cc:	mov	w5, w20
    15d0:	ldp	x3, x4, [sp, #144]
    15d4:	ldp	x1, x2, [sp, #120]
    15d8:	mov	x0, x19
    15dc:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    15e0:	b	18b8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3bc>
    15e4:	ldr	x0, [sp, #56]
    15e8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    15ec:	mov	x1, x0
    15f0:	ldr	x0, [sp, #56]
    15f4:	ldr	w0, [x0, #36]
    15f8:	mov	w0, w0
    15fc:	lsl	x0, x0, #6
    1600:	add	x0, x1, x0
    1604:	str	x0, [sp, #328]
    1608:	ldr	x0, [sp, #56]
    160c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1610:	mov	x19, x0
    1614:	ldr	x0, [sp, #56]
    1618:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    161c:	lsl	x0, x0, #6
    1620:	add	x0, x19, x0
    1624:	str	x0, [sp, #304]
    1628:	add	x0, sp, #0xa0
    162c:	ldr	x1, [sp, #312]
    1630:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1634:	ldr	x0, [sp, #56]
    1638:	add	x1, x0, #0x48
    163c:	add	x0, sp, #0xb0
    1640:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1644:	add	x0, sp, #0xa0
    1648:	ldp	x1, x2, [sp, #176]
    164c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1650:	stp	x0, x1, [sp, #88]
    1654:	add	x0, sp, #0x58
    1658:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    165c:	str	x0, [sp, #192]
    1660:	add	x0, sp, #0xc0
    1664:	mov	x2, x0
    1668:	ldr	x1, [sp, #304]
    166c:	ldr	x0, [sp, #328]
    1670:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1674:	str	x0, [sp, #328]
    1678:	ldr	x1, [sp, #328]
    167c:	ldr	x0, [sp, #304]
    1680:	cmp	x1, x0
    1684:	b.eq	17d0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2d4>  // b.none
    1688:	str	wzr, [sp, #324]
    168c:	ldr	x1, [sp, #328]
    1690:	ldr	x0, [sp, #304]
    1694:	cmp	x1, x0
    1698:	b.eq	16f0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1f4>  // b.none
    169c:	add	x0, sp, #0xc8
    16a0:	ldr	x1, [sp, #312]
    16a4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    16a8:	ldr	x0, [sp, #56]
    16ac:	ldrb	w0, [x0, #24]
    16b0:	mov	w3, w0
    16b4:	ldp	x1, x2, [sp, #200]
    16b8:	ldr	x0, [sp, #328]
    16bc:	bl	994 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb>
    16c0:	str	w0, [sp, #324]
    16c4:	ldr	w0, [sp, #324]
    16c8:	cmp	w0, #0x0
    16cc:	cset	w0, ne  // ne = any
    16d0:	and	w0, w0, #0xff
    16d4:	cmp	w0, #0x0
    16d8:	b.ne	16ec <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1f0>  // b.any
    16dc:	ldr	x0, [sp, #328]
    16e0:	add	x0, x0, #0x40
    16e4:	str	x0, [sp, #328]
    16e8:	b	168c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x190>
    16ec:	nop
    16f0:	ldr	x1, [sp, #328]
    16f4:	ldr	x0, [sp, #304]
    16f8:	cmp	x1, x0
    16fc:	b.eq	17cc <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2d0>  // b.none
    1700:	add	x0, sp, #0x48
    1704:	ldr	x2, [sp, #56]
    1708:	ldr	x1, [sp, #328]
    170c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1710:	ldr	w0, [sp, #36]
    1714:	cmp	w0, #0x0
    1718:	b.eq	1744 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x248>  // b.none
    171c:	add	x0, sp, #0x48
    1720:	ldr	w1, [sp, #36]
    1724:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1728:	and	w0, w0, #0xff
    172c:	eor	w0, w0, #0x1
    1730:	and	w0, w0, #0xff
    1734:	cmp	w0, #0x0
    1738:	b.eq	1744 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x248>  // b.none
    173c:	mov	w0, #0x1                   	// #1
    1740:	b	1748 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x24c>
    1744:	mov	w0, #0x0                   	// #0
    1748:	cmp	w0, #0x0
    174c:	b.ne	17b0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2b4>  // b.any
    1750:	add	x0, sp, #0x48
    1754:	ldr	w1, [sp, #32]
    1758:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    175c:	and	w0, w0, #0xff
    1760:	cmp	w0, #0x0
    1764:	b.ne	17b8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2bc>  // b.any
    1768:	add	x0, sp, #0x48
    176c:	ldr	w3, [sp, #324]
    1770:	ldr	x2, [sp, #40]
    1774:	ldr	x1, [sp, #48]
    1778:	bl	0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj>
    177c:	str	x0, [sp, #296]
    1780:	ldr	x0, [sp, #296]
    1784:	cmp	x0, #0x0
    1788:	b.eq	1794 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x298>  // b.none
    178c:	ldr	x19, [sp, #296]
    1790:	b	18b8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3bc>
    1794:	ldr	x0, [sp, #40]
    1798:	ldr	w0, [x0]
    179c:	ldr	w1, [sp, #320]
    17a0:	cmp	w1, w0
    17a4:	b.eq	17bc <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2c0>  // b.none
    17a8:	mov	x19, #0x0                   	// #0
    17ac:	b	18b8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3bc>
    17b0:	nop
    17b4:	b	17bc <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2c0>
    17b8:	nop
    17bc:	ldr	x0, [sp, #328]
    17c0:	add	x0, x0, #0x40
    17c4:	str	x0, [sp, #328]
    17c8:	b	1678 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x17c>
    17cc:	nop
    17d0:	ldr	x0, [sp, #312]
    17d4:	ldrb	w0, [x0]
    17d8:	cmp	w0, #0x2f
    17dc:	b.ne	184c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x350>  // b.any
    17e0:	ldr	x0, [sp, #56]
    17e4:	ldr	w1, [x0, #28]
    17e8:	add	x0, sp, #0xe8
    17ec:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    17f0:	ldr	w1, [sp, #232]
    17f4:	ldr	x0, [sp, #56]
    17f8:	bl	81c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    17fc:	stp	x0, x1, [sp, #216]
    1800:	add	x0, sp, #0xf0
    1804:	ldr	x1, [sp, #312]
    1808:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    180c:	ldr	x0, [sp, #40]
    1810:	ldr	w20, [x0]
    1814:	add	w1, w20, #0x1
    1818:	ldr	x0, [sp, #40]
    181c:	str	w1, [x0]
    1820:	mov	x0, #0x58                  	// #88
    1824:	bl	0 <_Znwm>
    1828:	mov	x19, x0
    182c:	mov	x7, #0x0                   	// #0
    1830:	ldr	x6, [sp, #312]
    1834:	mov	w5, w20
    1838:	ldp	x3, x4, [sp, #240]
    183c:	ldp	x1, x2, [sp, #216]
    1840:	mov	x0, x19
    1844:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    1848:	b	18b8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3bc>
    184c:	ldr	x0, [sp, #56]
    1850:	ldr	w1, [x0, #32]
    1854:	add	x0, sp, #0x110
    1858:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    185c:	ldr	w1, [sp, #272]
    1860:	ldr	x0, [sp, #56]
    1864:	bl	81c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    1868:	stp	x0, x1, [sp, #256]
    186c:	add	x0, sp, #0x118
    1870:	ldr	x1, [sp, #312]
    1874:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1878:	ldr	x0, [sp, #40]
    187c:	ldr	w20, [x0]
    1880:	add	w1, w20, #0x1
    1884:	ldr	x0, [sp, #40]
    1888:	str	w1, [x0]
    188c:	mov	x0, #0x58                  	// #88
    1890:	bl	0 <_Znwm>
    1894:	mov	x19, x0
    1898:	mov	x7, #0x0                   	// #0
    189c:	ldr	x6, [sp, #312]
    18a0:	mov	w5, w20
    18a4:	add	x0, sp, #0x200
    18a8:	ldp	x3, x4, [x0, #-232]
    18ac:	ldp	x1, x2, [sp, #256]
    18b0:	mov	x0, x19
    18b4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    18b8:	mov	x0, x19
    18bc:	ldp	x19, x20, [sp, #16]
    18c0:	ldp	x29, x30, [sp], #336
    18c4:	ret

00000000000018c8 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj>:
    18c8:	stp	x29, x30, [sp, #-144]!
    18cc:	mov	x29, sp
    18d0:	stp	x19, x20, [sp, #16]
    18d4:	mov	x19, x8
    18d8:	str	x0, [sp, #72]
    18dc:	stp	x1, x2, [sp, #56]
    18e0:	str	x3, [sp, #48]
    18e4:	str	x4, [sp, #40]
    18e8:	str	w5, [sp, #36]
    18ec:	str	w6, [sp, #32]
    18f0:	add	x0, sp, #0x38
    18f4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    18f8:	mov	x20, x0
    18fc:	add	x0, sp, #0x38
    1900:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1904:	mov	x2, x0
    1908:	mov	x1, x20
    190c:	mov	x0, x19
    1910:	bl	0 <_ZN4llvm3opt12InputArgListC1EPKPKcS5_>
    1914:	ldr	x0, [sp, #40]
    1918:	str	wzr, [x0]
    191c:	ldr	x0, [sp, #40]
    1920:	ldr	w1, [x0]
    1924:	ldr	x0, [sp, #48]
    1928:	str	w1, [x0]
    192c:	str	wzr, [sp, #108]
    1930:	add	x0, sp, #0x38
    1934:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1938:	str	w0, [sp, #140]
    193c:	ldr	w0, [sp, #108]
    1940:	ldr	w1, [sp, #140]
    1944:	cmp	w1, w0
    1948:	b.ls	1ad8 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x210>  // b.plast
    194c:	ldr	w0, [sp, #108]
    1950:	mov	w1, w0
    1954:	mov	x0, x19
    1958:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    195c:	cmp	x0, #0x0
    1960:	cset	w0, eq  // eq = none
    1964:	and	w0, w0, #0xff
    1968:	cmp	w0, #0x0
    196c:	b.eq	1980 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xb8>  // b.none
    1970:	ldr	w0, [sp, #108]
    1974:	add	w0, w0, #0x1
    1978:	str	w0, [sp, #108]
    197c:	b	1ad4 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x20c>
    1980:	ldr	w0, [sp, #108]
    1984:	mov	w1, w0
    1988:	mov	x0, x19
    198c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1990:	mov	x1, x0
    1994:	add	x0, sp, #0x58
    1998:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    199c:	add	x2, sp, #0x70
    19a0:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    19a4:	add	x1, x0, #0x0
    19a8:	mov	x0, x2
    19ac:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    19b0:	ldp	x2, x3, [sp, #112]
    19b4:	ldp	x0, x1, [sp, #88]
    19b8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    19bc:	and	w0, w0, #0xff
    19c0:	cmp	w0, #0x0
    19c4:	b.eq	19d8 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x110>  // b.none
    19c8:	ldr	w0, [sp, #108]
    19cc:	add	w0, w0, #0x1
    19d0:	str	w0, [sp, #108]
    19d4:	b	1ad4 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x20c>
    19d8:	ldr	w0, [sp, #108]
    19dc:	str	w0, [sp, #136]
    19e0:	mov	x1, x19
    19e4:	add	x0, sp, #0x6c
    19e8:	ldr	w4, [sp, #32]
    19ec:	ldr	w3, [sp, #36]
    19f0:	mov	x2, x0
    19f4:	ldr	x0, [sp, #72]
    19f8:	bl	14fc <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj>
    19fc:	str	x0, [sp, #128]
    1a00:	ldr	w0, [sp, #108]
    1a04:	ldr	w1, [sp, #136]
    1a08:	cmp	w1, w0
    1a0c:	b.cc	1a30 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x168>  // b.lo, b.ul, b.last
    1a10:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1a14:	add	x3, x0, #0x0
    1a18:	mov	w2, #0x1a2                 	// #418
    1a1c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1a20:	add	x1, x0, #0x0
    1a24:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1a28:	add	x0, x0, #0x0
    1a2c:	bl	0 <__assert_fail>
    1a30:	ldr	x0, [sp, #128]
    1a34:	cmp	x0, #0x0
    1a38:	b.ne	1ac8 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x200>  // b.any
    1a3c:	ldr	w0, [sp, #108]
    1a40:	ldr	w1, [sp, #140]
    1a44:	cmp	w1, w0
    1a48:	b.ls	1a6c <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x1a4>  // b.plast
    1a4c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1a50:	add	x3, x0, #0x0
    1a54:	mov	w2, #0x1a6                 	// #422
    1a58:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1a5c:	add	x1, x0, #0x0
    1a60:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1a64:	add	x0, x0, #0x0
    1a68:	bl	0 <__assert_fail>
    1a6c:	ldr	w1, [sp, #108]
    1a70:	ldr	w0, [sp, #136]
    1a74:	sub	w0, w1, w0
    1a78:	cmp	w0, #0x1
    1a7c:	b.ne	1aa0 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x1d8>  // b.any
    1a80:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1a84:	add	x3, x0, #0x0
    1a88:	mov	w2, #0x1a7                 	// #423
    1a8c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1a90:	add	x1, x0, #0x0
    1a94:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1a98:	add	x0, x0, #0x0
    1a9c:	bl	0 <__assert_fail>
    1aa0:	ldr	x0, [sp, #48]
    1aa4:	ldr	w1, [sp, #136]
    1aa8:	str	w1, [x0]
    1aac:	ldr	w1, [sp, #108]
    1ab0:	ldr	w0, [sp, #136]
    1ab4:	sub	w0, w1, w0
    1ab8:	sub	w1, w0, #0x1
    1abc:	ldr	x0, [sp, #40]
    1ac0:	str	w1, [x0]
    1ac4:	b	1ad8 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x210>
    1ac8:	mov	x0, x19
    1acc:	ldr	x1, [sp, #128]
    1ad0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1ad4:	b	193c <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x74>
    1ad8:	nop
    1adc:	mov	x0, x19
    1ae0:	ldp	x19, x20, [sp, #16]
    1ae4:	ldp	x29, x30, [sp], #144
    1ae8:	ret

0000000000001aec <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE>:
    1aec:	stp	x29, x30, [sp, #-96]!
    1af0:	mov	x29, sp
    1af4:	str	x19, [sp, #16]
    1af8:	mov	x19, x8
    1afc:	str	x0, [sp, #40]
    1b00:	str	w1, [sp, #32]
    1b04:	ldr	w1, [sp, #32]
    1b08:	ldr	x0, [sp, #40]
    1b0c:	bl	81c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    1b10:	stp	x0, x1, [sp, #48]
    1b14:	add	x0, sp, #0x30
    1b18:	mov	x8, x19
    1b1c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1b20:	add	x0, sp, #0x30
    1b24:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1b28:	cmp	w0, #0xc
    1b2c:	b.eq	1c50 <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x164>  // b.none
    1b30:	cmp	w0, #0xc
    1b34:	b.gt	1c9c <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1b0>
    1b38:	cmp	w0, #0xb
    1b3c:	b.eq	1c44 <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x158>  // b.none
    1b40:	cmp	w0, #0xb
    1b44:	b.gt	1c9c <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1b0>
    1b48:	cmp	w0, #0xa
    1b4c:	b.eq	1bcc <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0xe0>  // b.none
    1b50:	cmp	w0, #0xa
    1b54:	b.gt	1c9c <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1b0>
    1b58:	cmp	w0, #0x9
    1b5c:	b.eq	1c50 <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x164>  // b.none
    1b60:	cmp	w0, #0x9
    1b64:	b.gt	1c9c <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1b0>
    1b68:	cmp	w0, #0x8
    1b6c:	b.gt	1c9c <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1b0>
    1b70:	cmp	w0, #0x6
    1b74:	b.ge	1c44 <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x158>  // b.tcont
    1b78:	cmp	w0, #0x5
    1b7c:	b.eq	1c90 <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1a4>  // b.none
    1b80:	cmp	w0, #0x5
    1b84:	b.gt	1c9c <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1b0>
    1b88:	cmp	w0, #0x4
    1b8c:	b.eq	1c50 <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x164>  // b.none
    1b90:	cmp	w0, #0x4
    1b94:	b.gt	1c9c <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1b0>
    1b98:	cmp	w0, #0x2
    1b9c:	b.gt	1bac <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0xc0>
    1ba0:	cmp	w0, #0x0
    1ba4:	b.ge	1bb4 <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0xc8>  // b.tcont
    1ba8:	b	1c9c <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1b0>
    1bac:	cmp	w0, #0x3
    1bb0:	b	1c9c <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1b0>
    1bb4:	mov	w2, #0x1ba                 	// #442
    1bb8:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1bbc:	add	x1, x0, #0x0
    1bc0:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1bc4:	add	x0, x0, #0x0
    1bc8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    1bcc:	ldr	w1, [sp, #32]
    1bd0:	ldr	x0, [sp, #40]
    1bd4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1bd8:	str	x0, [sp, #80]
    1bdc:	ldr	x0, [sp, #80]
    1be0:	cmp	x0, #0x0
    1be4:	b.eq	1c04 <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x118>  // b.none
    1be8:	mov	w1, #0x20                  	// #32
    1bec:	mov	x0, x19
    1bf0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
    1bf4:	ldr	x1, [sp, #80]
    1bf8:	mov	x0, x19
    1bfc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
    1c00:	b	1c98 <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1ac>
    1c04:	str	wzr, [sp, #92]
    1c08:	add	x0, sp, #0x30
    1c0c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1c10:	str	w0, [sp, #76]
    1c14:	ldr	w1, [sp, #92]
    1c18:	ldr	w0, [sp, #76]
    1c1c:	cmp	w1, w0
    1c20:	b.cs	1c98 <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1ac>  // b.hs, b.nlast
    1c24:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1c28:	add	x1, x0, #0x0
    1c2c:	mov	x0, x19
    1c30:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
    1c34:	ldr	w0, [sp, #92]
    1c38:	add	w0, w0, #0x1
    1c3c:	str	w0, [sp, #92]
    1c40:	b	1c14 <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x128>
    1c44:	mov	w1, #0x20                  	// #32
    1c48:	mov	x0, x19
    1c4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
    1c50:	ldr	w1, [sp, #32]
    1c54:	ldr	x0, [sp, #40]
    1c58:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1c5c:	str	x0, [sp, #64]
    1c60:	ldr	x0, [sp, #64]
    1c64:	cmp	x0, #0x0
    1c68:	b.eq	1c7c <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x190>  // b.none
    1c6c:	ldr	x1, [sp, #64]
    1c70:	mov	x0, x19
    1c74:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
    1c78:	b	1c9c <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1b0>
    1c7c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1c80:	add	x1, x0, #0x0
    1c84:	mov	x0, x19
    1c88:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
    1c8c:	b	1c9c <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1b0>
    1c90:	nop
    1c94:	b	1c9c <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1b0>
    1c98:	nop
    1c9c:	nop
    1ca0:	mov	x0, x19
    1ca4:	ldr	x19, [sp, #16]
    1ca8:	ldp	x29, x30, [sp], #96
    1cac:	ret

0000000000001cb0 <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE>:
    1cb0:	stp	x29, x30, [sp, #-112]!
    1cb4:	mov	x29, sp
    1cb8:	str	x19, [sp, #16]
    1cbc:	str	x0, [sp, #56]
    1cc0:	stp	x1, x2, [sp, #40]
    1cc4:	str	x3, [sp, #32]
    1cc8:	ldp	x1, x2, [sp, #40]
    1ccc:	ldr	x0, [sp, #56]
    1cd0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1cd4:	mov	x2, x0
    1cd8:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1cdc:	add	x1, x0, #0x0
    1ce0:	mov	x0, x2
    1ce4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1ce8:	str	wzr, [sp, #76]
    1cec:	str	wzr, [sp, #108]
    1cf0:	ldr	x0, [sp, #32]
    1cf4:	bl	2358 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>
    1cf8:	str	w0, [sp, #96]
    1cfc:	ldr	w1, [sp, #108]
    1d00:	ldr	w0, [sp, #96]
    1d04:	cmp	w1, w0
    1d08:	b.eq	1d54 <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE+0xa4>  // b.none
    1d0c:	ldr	w0, [sp, #108]
    1d10:	mov	x1, x0
    1d14:	ldr	x0, [sp, #32]
    1d18:	bl	238c <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EEixEm>
    1d1c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
    1d20:	str	w0, [sp, #72]
    1d24:	ldr	w0, [sp, #72]
    1d28:	cmp	w0, #0x17
    1d2c:	b.hi	1d44 <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE+0x94>  // b.pmore
    1d30:	add	x1, sp, #0x48
    1d34:	add	x0, sp, #0x4c
    1d38:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1d3c:	ldr	w0, [x0]
    1d40:	str	w0, [sp, #76]
    1d44:	ldr	w0, [sp, #108]
    1d48:	add	w0, w0, #0x1
    1d4c:	str	w0, [sp, #108]
    1d50:	b	1cfc <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE+0x4c>
    1d54:	mov	w0, #0x2                   	// #2
    1d58:	str	w0, [sp, #92]
    1d5c:	str	wzr, [sp, #104]
    1d60:	ldr	x0, [sp, #32]
    1d64:	bl	2358 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>
    1d68:	str	w0, [sp, #88]
    1d6c:	ldr	w1, [sp, #104]
    1d70:	ldr	w0, [sp, #88]
    1d74:	cmp	w1, w0
    1d78:	b.eq	1e2c <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE+0x17c>  // b.none
    1d7c:	ldr	w0, [sp, #104]
    1d80:	mov	x1, x0
    1d84:	ldr	x0, [sp, #32]
    1d88:	bl	238c <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EEixEm>
    1d8c:	str	x0, [sp, #80]
    1d90:	ldr	w19, [sp, #76]
    1d94:	ldr	x0, [sp, #80]
    1d98:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
    1d9c:	sub	w0, w19, w0
    1da0:	str	w0, [sp, #100]
    1da4:	mov	w1, #0x2                   	// #2
    1da8:	ldr	x0, [sp, #56]
    1dac:	bl	0 <_ZN4llvm11raw_ostream6indentEj>
    1db0:	ldr	x1, [sp, #80]
    1db4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1db8:	ldr	w0, [sp, #100]
    1dbc:	cmp	w0, #0x0
    1dc0:	b.ge	1de0 <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE+0x130>  // b.tcont
    1dc4:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1dc8:	add	x1, x0, #0x0
    1dcc:	ldr	x0, [sp, #56]
    1dd0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1dd4:	ldr	w0, [sp, #76]
    1dd8:	add	w0, w0, #0x2
    1ddc:	str	w0, [sp, #100]
    1de0:	ldr	w0, [sp, #100]
    1de4:	add	w0, w0, #0x1
    1de8:	mov	w1, w0
    1dec:	ldr	x0, [sp, #56]
    1df0:	bl	0 <_ZN4llvm11raw_ostream6indentEj>
    1df4:	mov	x19, x0
    1df8:	ldr	w0, [sp, #104]
    1dfc:	mov	x1, x0
    1e00:	ldr	x0, [sp, #32]
    1e04:	bl	238c <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EEixEm>
    1e08:	ldp	x1, x2, [x0, #32]
    1e0c:	mov	x0, x19
    1e10:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1e14:	mov	w1, #0xa                   	// #10
    1e18:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1e1c:	ldr	w0, [sp, #104]
    1e20:	add	w0, w0, #0x1
    1e24:	str	w0, [sp, #104]
    1e28:	b	1d6c <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE+0xbc>
    1e2c:	nop
    1e30:	ldr	x19, [sp, #16]
    1e34:	ldp	x29, x30, [sp], #112
    1e38:	ret

0000000000001e3c <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE>:
    1e3c:	stp	x29, x30, [sp, #-64]!
    1e40:	mov	x29, sp
    1e44:	str	x0, [sp, #24]
    1e48:	str	w1, [sp, #16]
    1e4c:	ldr	w1, [sp, #16]
    1e50:	ldr	x0, [sp, #24]
    1e54:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1e58:	str	w0, [sp, #60]
    1e5c:	ldr	w0, [sp, #60]
    1e60:	cmp	w0, #0x0
    1e64:	b.ne	1e74 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x38>  // b.any
    1e68:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1e6c:	add	x0, x0, #0x0
    1e70:	b	1ec0 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x84>
    1e74:	add	x0, sp, #0x20
    1e78:	ldr	w1, [sp, #60]
    1e7c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1e80:	ldr	w1, [sp, #32]
    1e84:	ldr	x0, [sp, #24]
    1e88:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1e8c:	str	x0, [sp, #48]
    1e90:	ldr	x0, [sp, #48]
    1e94:	cmp	x0, #0x0
    1e98:	b.eq	1ea4 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x68>  // b.none
    1e9c:	ldr	x0, [sp, #48]
    1ea0:	b	1ec0 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x84>
    1ea4:	add	x0, sp, #0x28
    1ea8:	ldr	w1, [sp, #60]
    1eac:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1eb0:	ldr	w1, [sp, #40]
    1eb4:	ldr	x0, [sp, #24]
    1eb8:	bl	1e3c <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE>
    1ebc:	nop
    1ec0:	ldp	x29, x30, [sp], #64
    1ec4:	ret

0000000000001ec8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_bb>:
    1ec8:	stp	x29, x30, [sp, #-64]!
    1ecc:	mov	x29, sp
    1ed0:	str	x0, [sp, #56]
    1ed4:	str	x1, [sp, #48]
    1ed8:	str	x2, [sp, #40]
    1edc:	str	x3, [sp, #32]
    1ee0:	strb	w4, [sp, #31]
    1ee4:	strb	w5, [sp, #30]
    1ee8:	ldrb	w0, [sp, #31]
    1eec:	cmp	w0, #0x0
    1ef0:	b.eq	1efc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_bb+0x34>  // b.none
    1ef4:	mov	w0, #0x0                   	// #0
    1ef8:	b	1f00 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_bb+0x38>
    1efc:	mov	w0, #0x1                   	// #1
    1f00:	ldrb	w6, [sp, #30]
    1f04:	mov	w5, w0
    1f08:	mov	w4, #0x0                   	// #0
    1f0c:	ldr	x3, [sp, #32]
    1f10:	ldr	x2, [sp, #40]
    1f14:	ldr	x1, [sp, #48]
    1f18:	ldr	x0, [sp, #56]
    1f1c:	bl	1fcc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb>
    1f20:	nop
    1f24:	ldp	x29, x30, [sp], #64
    1f28:	ret

0000000000001f2c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE13_Rb_tree_implISH_Lb1EED1Ev>:
    1f2c:	stp	x29, x30, [sp, #-32]!
    1f30:	mov	x29, sp
    1f34:	str	x0, [sp, #24]
    1f38:	ldr	x0, [sp, #24]
    1f3c:	bl	23f4 <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEED2Ev>
    1f40:	nop
    1f44:	ldp	x29, x30, [sp], #32
    1f48:	ret

0000000000001f4c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EEC1Ev>:
    1f4c:	stp	x29, x30, [sp, #-32]!
    1f50:	mov	x29, sp
    1f54:	str	x0, [sp, #24]
    1f58:	ldr	x0, [sp, #24]
    1f5c:	bl	23c0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE13_Rb_tree_implISH_Lb1EEC1Ev>
    1f60:	nop
    1f64:	ldp	x29, x30, [sp], #32
    1f68:	ret

0000000000001f6c <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEC1Ev>:
    1f6c:	stp	x29, x30, [sp, #-32]!
    1f70:	mov	x29, sp
    1f74:	str	x0, [sp, #24]
    1f78:	ldr	x0, [sp, #24]
    1f7c:	bl	1f4c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EEC1Ev>
    1f80:	nop
    1f84:	ldp	x29, x30, [sp], #32
    1f88:	ret

0000000000001f8c <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEED1Ev>:
    1f8c:	stp	x29, x30, [sp, #-32]!
    1f90:	mov	x29, sp
    1f94:	str	x0, [sp, #24]
    1f98:	ldr	x0, [sp, #24]
    1f9c:	bl	2414 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EED1Ev>
    1fa0:	nop
    1fa4:	ldp	x29, x30, [sp], #32
    1fa8:	ret

0000000000001fac <_ZN12_GLOBAL__N_110OptionInfoD1Ev>:
    1fac:	stp	x29, x30, [sp, #-32]!
    1fb0:	mov	x29, sp
    1fb4:	str	x0, [sp, #24]
    1fb8:	ldr	x0, [sp, #24]
    1fbc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    1fc0:	nop
    1fc4:	ldp	x29, x30, [sp], #32
    1fc8:	ret

0000000000001fcc <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb>:
    1fcc:	stp	x29, x30, [sp, #-432]!
    1fd0:	mov	x29, sp
    1fd4:	str	x19, [sp, #16]
    1fd8:	str	x0, [sp, #72]
    1fdc:	str	x1, [sp, #64]
    1fe0:	str	x2, [sp, #56]
    1fe4:	str	x3, [sp, #48]
    1fe8:	str	w4, [sp, #44]
    1fec:	str	w5, [sp, #40]
    1ff0:	strb	w6, [sp, #39]
    1ff4:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    1ff8:	add	x1, x0, #0x0
    1ffc:	ldr	x0, [sp, #64]
    2000:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2004:	ldr	x1, [sp, #48]
    2008:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    200c:	mov	x2, x0
    2010:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2014:	add	x1, x0, #0x0
    2018:	mov	x0, x2
    201c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2020:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2024:	add	x1, x0, #0x0
    2028:	ldr	x0, [sp, #64]
    202c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2030:	ldr	x1, [sp, #56]
    2034:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2038:	mov	x2, x0
    203c:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2040:	add	x1, x0, #0x0
    2044:	mov	x0, x2
    2048:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    204c:	add	x0, sp, #0x90
    2050:	bl	1f6c <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEC1Ev>
    2054:	mov	w0, #0x1                   	// #1
    2058:	str	w0, [sp, #428]
    205c:	ldr	x0, [sp, #72]
    2060:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2064:	add	w0, w0, #0x1
    2068:	str	w0, [sp, #412]
    206c:	ldr	w1, [sp, #428]
    2070:	ldr	w0, [sp, #412]
    2074:	cmp	w1, w0
    2078:	b.eq	2280 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2b4>  // b.none
    207c:	add	x0, sp, #0xc0
    2080:	ldr	w1, [sp, #428]
    2084:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2088:	ldr	w1, [sp, #192]
    208c:	ldr	x0, [sp, #72]
    2090:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2094:	cmp	w0, #0x0
    2098:	cset	w0, eq  // eq = none
    209c:	and	w0, w0, #0xff
    20a0:	cmp	w0, #0x0
    20a4:	b.ne	225c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x290>  // b.any
    20a8:	add	x0, sp, #0xc8
    20ac:	ldr	w1, [sp, #428]
    20b0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    20b4:	ldr	w1, [sp, #200]
    20b8:	ldr	x0, [sp, #72]
    20bc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    20c0:	ldrh	w0, [x0, #38]
    20c4:	str	w0, [sp, #408]
    20c8:	ldr	w0, [sp, #44]
    20cc:	cmp	w0, #0x0
    20d0:	b.eq	20e8 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x11c>  // b.none
    20d4:	ldr	w1, [sp, #408]
    20d8:	ldr	w0, [sp, #44]
    20dc:	and	w0, w1, w0
    20e0:	cmp	w0, #0x0
    20e4:	b.eq	2264 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x298>  // b.none
    20e8:	ldr	w1, [sp, #408]
    20ec:	ldr	w0, [sp, #40]
    20f0:	and	w0, w1, w0
    20f4:	cmp	w0, #0x0
    20f8:	b.ne	226c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2a0>  // b.any
    20fc:	add	x0, sp, #0xd0
    2100:	ldr	w1, [sp, #428]
    2104:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2108:	ldr	w1, [sp, #208]
    210c:	ldr	x0, [sp, #72]
    2110:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2114:	str	x0, [sp, #416]
    2118:	ldr	x0, [sp, #416]
    211c:	cmp	x0, #0x0
    2120:	b.ne	2190 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1c4>  // b.any
    2124:	ldrb	w0, [sp, #39]
    2128:	cmp	w0, #0x0
    212c:	b.eq	2190 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1c4>  // b.none
    2130:	add	x0, sp, #0xe8
    2134:	ldr	w1, [sp, #428]
    2138:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    213c:	ldr	w1, [sp, #232]
    2140:	ldr	x0, [sp, #72]
    2144:	bl	81c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    2148:	stp	x0, x1, [sp, #216]
    214c:	add	x0, sp, #0xd8
    2150:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2154:	stp	x0, x1, [sp, #128]
    2158:	add	x0, sp, #0x80
    215c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2160:	and	w0, w0, #0xff
    2164:	cmp	w0, #0x0
    2168:	b.eq	2190 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1c4>  // b.none
    216c:	add	x0, sp, #0x80
    2170:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2174:	mov	w1, w0
    2178:	add	x0, sp, #0xf0
    217c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2180:	ldr	w1, [sp, #240]
    2184:	ldr	x0, [sp, #72]
    2188:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    218c:	str	x0, [sp, #416]
    2190:	ldr	x0, [sp, #416]
    2194:	cmp	x0, #0x0
    2198:	b.eq	2270 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2a4>  // b.none
    219c:	add	x0, sp, #0xf8
    21a0:	ldr	w1, [sp, #428]
    21a4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    21a8:	ldr	w1, [sp, #248]
    21ac:	ldr	x0, [sp, #72]
    21b0:	bl	1e3c <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE>
    21b4:	str	x0, [sp, #400]
    21b8:	add	x0, sp, #0x100
    21bc:	ldr	w1, [sp, #428]
    21c0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    21c4:	add	x0, sp, #0x50
    21c8:	mov	x8, x0
    21cc:	ldr	w1, [sp, #256]
    21d0:	ldr	x0, [sp, #72]
    21d4:	bl	1aec <_ZL17getOptionHelpNameRKN4llvm3opt8OptTableENS0_12OptSpecifierE>
    21d8:	add	x0, sp, #0x50
    21dc:	str	x0, [sp, #392]
    21e0:	add	x0, sp, #0x128
    21e4:	bl	0 <_ZNSaIcEC1Ev>
    21e8:	add	x1, sp, #0x128
    21ec:	add	x0, sp, #0x108
    21f0:	mov	x2, x1
    21f4:	ldr	x1, [sp, #400]
    21f8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
    21fc:	add	x1, sp, #0x108
    2200:	add	x0, sp, #0x90
    2204:	bl	2448 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEixEOS5_>
    2208:	mov	x19, x0
    220c:	add	x0, sp, #0x130
    2210:	ldr	x1, [sp, #392]
    2214:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
    2218:	add	x0, sp, #0x130
    221c:	add	x0, x0, #0x20
    2220:	ldr	x1, [sp, #416]
    2224:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2228:	add	x0, sp, #0x130
    222c:	mov	x1, x0
    2230:	mov	x0, x19
    2234:	bl	2540 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE9push_backEOS1_>
    2238:	add	x0, sp, #0x130
    223c:	bl	1fac <_ZN12_GLOBAL__N_110OptionInfoD1Ev>
    2240:	add	x0, sp, #0x108
    2244:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2248:	add	x0, sp, #0x128
    224c:	bl	0 <_ZNSaIcED1Ev>
    2250:	add	x0, sp, #0x50
    2254:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2258:	b	2270 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2a4>
    225c:	nop
    2260:	b	2270 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2a4>
    2264:	nop
    2268:	b	2270 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2a4>
    226c:	nop
    2270:	ldr	w0, [sp, #428]
    2274:	add	w0, w0, #0x1
    2278:	str	w0, [sp, #428]
    227c:	b	206c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xa0>
    2280:	add	x0, sp, #0x90
    2284:	str	x0, [sp, #384]
    2288:	ldr	x0, [sp, #384]
    228c:	bl	2570 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE5beginEv>
    2290:	str	x0, [sp, #120]
    2294:	ldr	x0, [sp, #384]
    2298:	bl	258c <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE3endEv>
    229c:	str	x0, [sp, #112]
    22a0:	add	x1, sp, #0x70
    22a4:	add	x0, sp, #0x78
    22a8:	bl	25a8 <_ZStneRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEESG_>
    22ac:	and	w0, w0, #0xff
    22b0:	cmp	w0, #0x0
    22b4:	b.eq	2338 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x36c>  // b.none
    22b8:	add	x0, sp, #0x78
    22bc:	bl	2608 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEdeEv>
    22c0:	str	x0, [sp, #376]
    22c4:	ldr	x19, [sp, #376]
    22c8:	add	x0, sp, #0x90
    22cc:	bl	2570 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE5beginEv>
    22d0:	str	x0, [sp, #352]
    22d4:	add	x0, sp, #0x160
    22d8:	bl	2628 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEptEv>
    22dc:	mov	x1, x0
    22e0:	mov	x0, x19
    22e4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    22e8:	and	w0, w0, #0xff
    22ec:	cmp	w0, #0x0
    22f0:	b.eq	2304 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x338>  // b.none
    22f4:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    22f8:	add	x1, x0, #0x0
    22fc:	ldr	x0, [sp, #64]
    2300:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2304:	ldr	x1, [sp, #376]
    2308:	add	x0, sp, #0x168
    230c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2310:	ldr	x0, [sp, #376]
    2314:	add	x0, x0, #0x20
    2318:	mov	x3, x0
    231c:	add	x0, sp, #0x200
    2320:	ldp	x1, x2, [x0, #-152]
    2324:	ldr	x0, [sp, #64]
    2328:	bl	1cb0 <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE>
    232c:	add	x0, sp, #0x78
    2330:	bl	25d8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEppEv>
    2334:	b	22a0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2d4>
    2338:	ldr	x0, [sp, #64]
    233c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2340:	add	x0, sp, #0x90
    2344:	bl	1f8c <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEED1Ev>
    2348:	nop
    234c:	ldr	x19, [sp, #16]
    2350:	ldp	x29, x30, [sp], #432
    2354:	ret

0000000000002358 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>:
    2358:	sub	sp, sp, #0x10
    235c:	str	x0, [sp, #8]
    2360:	ldr	x0, [sp, #8]
    2364:	ldr	x1, [x0, #8]
    2368:	ldr	x0, [sp, #8]
    236c:	ldr	x0, [x0]
    2370:	sub	x0, x1, x0
    2374:	asr	x1, x0, #4
    2378:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    237c:	movk	x0, #0xaaab
    2380:	mul	x0, x1, x0
    2384:	add	sp, sp, #0x10
    2388:	ret

000000000000238c <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EEixEm>:
    238c:	sub	sp, sp, #0x10
    2390:	str	x0, [sp, #8]
    2394:	str	x1, [sp]
    2398:	ldr	x0, [sp, #8]
    239c:	ldr	x2, [x0]
    23a0:	ldr	x1, [sp]
    23a4:	mov	x0, x1
    23a8:	lsl	x0, x0, #1
    23ac:	add	x0, x0, x1
    23b0:	lsl	x0, x0, #4
    23b4:	add	x0, x2, x0
    23b8:	add	sp, sp, #0x10
    23bc:	ret

00000000000023c0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE13_Rb_tree_implISH_Lb1EEC1Ev>:
    23c0:	stp	x29, x30, [sp, #-32]!
    23c4:	mov	x29, sp
    23c8:	str	x0, [sp, #24]
    23cc:	ldr	x0, [sp, #24]
    23d0:	bl	2648 <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEEC2Ev>
    23d4:	ldr	x0, [sp, #24]
    23d8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    23dc:	ldr	x0, [sp, #24]
    23e0:	add	x0, x0, #0x8
    23e4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    23e8:	nop
    23ec:	ldp	x29, x30, [sp], #32
    23f0:	ret

00000000000023f4 <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEED2Ev>:
    23f4:	stp	x29, x30, [sp, #-32]!
    23f8:	mov	x29, sp
    23fc:	str	x0, [sp, #24]
    2400:	ldr	x0, [sp, #24]
    2404:	bl	2668 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEED2Ev>
    2408:	nop
    240c:	ldp	x29, x30, [sp], #32
    2410:	ret

0000000000002414 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EED1Ev>:
    2414:	stp	x29, x30, [sp, #-32]!
    2418:	mov	x29, sp
    241c:	str	x0, [sp, #24]
    2420:	ldr	x0, [sp, #24]
    2424:	bl	26dc <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_beginEv>
    2428:	mov	x1, x0
    242c:	ldr	x0, [sp, #24]
    2430:	bl	267c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>
    2434:	ldr	x0, [sp, #24]
    2438:	bl	1f2c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE13_Rb_tree_implISH_Lb1EED1Ev>
    243c:	nop
    2440:	ldp	x29, x30, [sp], #32
    2444:	ret

0000000000002448 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEixEOS5_>:
    2448:	stp	x29, x30, [sp, #-96]!
    244c:	mov	x29, sp
    2450:	str	x19, [sp, #16]
    2454:	str	x0, [sp, #40]
    2458:	str	x1, [sp, #32]
    245c:	ldr	x1, [sp, #32]
    2460:	ldr	x0, [sp, #40]
    2464:	bl	26f4 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE11lower_boundERSE_>
    2468:	str	x0, [sp, #48]
    246c:	ldr	x0, [sp, #40]
    2470:	bl	258c <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE3endEv>
    2474:	str	x0, [sp, #56]
    2478:	add	x1, sp, #0x38
    247c:	add	x0, sp, #0x30
    2480:	bl	2718 <_ZSteqRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEESG_>
    2484:	and	w0, w0, #0xff
    2488:	cmp	w0, #0x0
    248c:	b.ne	24c0 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEixEOS5_+0x78>  // b.any
    2490:	ldr	x0, [sp, #40]
    2494:	bl	2748 <_ZNKSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE8key_compEv>
    2498:	add	x0, sp, #0x30
    249c:	bl	2608 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEdeEv>
    24a0:	mov	x1, x0
    24a4:	add	x0, sp, #0x40
    24a8:	mov	x2, x1
    24ac:	ldr	x1, [sp, #32]
    24b0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    24b4:	and	w0, w0, #0xff
    24b8:	cmp	w0, #0x0
    24bc:	b.eq	24c8 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEixEOS5_+0x80>  // b.none
    24c0:	mov	w0, #0x1                   	// #1
    24c4:	b	24cc <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEixEOS5_+0x84>
    24c8:	mov	w0, #0x0                   	// #0
    24cc:	cmp	w0, #0x0
    24d0:	b.eq	2528 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEixEOS5_+0xe0>  // b.none
    24d4:	ldr	x19, [sp, #40]
    24d8:	add	x1, sp, #0x30
    24dc:	add	x0, sp, #0x48
    24e0:	bl	2770 <_ZNSt23_Rb_tree_const_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC1ERKSt17_Rb_tree_iteratorISD_E>
    24e4:	ldr	x0, [sp, #32]
    24e8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    24ec:	mov	x1, x0
    24f0:	add	x0, sp, #0x50
    24f4:	mov	x8, x0
    24f8:	mov	x0, x1
    24fc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2500:	add	x1, sp, #0x58
    2504:	add	x0, sp, #0x50
    2508:	mov	x4, x1
    250c:	mov	x3, x0
    2510:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2514:	add	x2, x0, #0x0
    2518:	ldr	x1, [sp, #72]
    251c:	mov	x0, x19
    2520:	bl	2798 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEESt17_Rb_tree_iteratorISD_ESt23_Rb_tree_const_iteratorISD_EDpOT_>
    2524:	str	x0, [sp, #48]
    2528:	add	x0, sp, #0x30
    252c:	bl	2608 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEdeEv>
    2530:	add	x0, x0, #0x20
    2534:	ldr	x19, [sp, #16]
    2538:	ldp	x29, x30, [sp], #96
    253c:	ret

0000000000002540 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE9push_backEOS1_>:
    2540:	stp	x29, x30, [sp, #-32]!
    2544:	mov	x29, sp
    2548:	str	x0, [sp, #24]
    254c:	str	x1, [sp, #16]
    2550:	ldr	x0, [sp, #16]
    2554:	bl	2860 <_ZSt4moveIRN12_GLOBAL__N_110OptionInfoEEONSt16remove_referenceIT_E4typeEOS4_>
    2558:	mov	x1, x0
    255c:	ldr	x0, [sp, #24]
    2560:	bl	2874 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
    2564:	nop
    2568:	ldp	x29, x30, [sp], #32
    256c:	ret

0000000000002570 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE5beginEv>:
    2570:	stp	x29, x30, [sp, #-32]!
    2574:	mov	x29, sp
    2578:	str	x0, [sp, #24]
    257c:	ldr	x0, [sp, #24]
    2580:	bl	2910 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE5beginEv>
    2584:	ldp	x29, x30, [sp], #32
    2588:	ret

000000000000258c <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE3endEv>:
    258c:	stp	x29, x30, [sp, #-32]!
    2590:	mov	x29, sp
    2594:	str	x0, [sp, #24]
    2598:	ldr	x0, [sp, #24]
    259c:	bl	2938 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE3endEv>
    25a0:	ldp	x29, x30, [sp], #32
    25a4:	ret

00000000000025a8 <_ZStneRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEESG_>:
    25a8:	sub	sp, sp, #0x10
    25ac:	str	x0, [sp, #8]
    25b0:	str	x1, [sp]
    25b4:	ldr	x0, [sp, #8]
    25b8:	ldr	x1, [x0]
    25bc:	ldr	x0, [sp]
    25c0:	ldr	x0, [x0]
    25c4:	cmp	x1, x0
    25c8:	cset	w0, ne  // ne = any
    25cc:	and	w0, w0, #0xff
    25d0:	add	sp, sp, #0x10
    25d4:	ret

00000000000025d8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEppEv>:
    25d8:	stp	x29, x30, [sp, #-32]!
    25dc:	mov	x29, sp
    25e0:	str	x0, [sp, #24]
    25e4:	ldr	x0, [sp, #24]
    25e8:	ldr	x0, [x0]
    25ec:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
    25f0:	mov	x1, x0
    25f4:	ldr	x0, [sp, #24]
    25f8:	str	x1, [x0]
    25fc:	ldr	x0, [sp, #24]
    2600:	ldp	x29, x30, [sp], #32
    2604:	ret

0000000000002608 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEdeEv>:
    2608:	stp	x29, x30, [sp, #-32]!
    260c:	mov	x29, sp
    2610:	str	x0, [sp, #24]
    2614:	ldr	x0, [sp, #24]
    2618:	ldr	x0, [x0]
    261c:	bl	2960 <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>
    2620:	ldp	x29, x30, [sp], #32
    2624:	ret

0000000000002628 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEptEv>:
    2628:	stp	x29, x30, [sp, #-32]!
    262c:	mov	x29, sp
    2630:	str	x0, [sp, #24]
    2634:	ldr	x0, [sp, #24]
    2638:	ldr	x0, [x0]
    263c:	bl	2960 <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>
    2640:	ldp	x29, x30, [sp], #32
    2644:	ret

0000000000002648 <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEEC2Ev>:
    2648:	stp	x29, x30, [sp, #-32]!
    264c:	mov	x29, sp
    2650:	str	x0, [sp, #24]
    2654:	ldr	x0, [sp, #24]
    2658:	bl	2980 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEEC2Ev>
    265c:	nop
    2660:	ldp	x29, x30, [sp], #32
    2664:	ret

0000000000002668 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEED2Ev>:
    2668:	sub	sp, sp, #0x10
    266c:	str	x0, [sp, #8]
    2670:	nop
    2674:	add	sp, sp, #0x10
    2678:	ret

000000000000267c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>:
    267c:	stp	x29, x30, [sp, #-48]!
    2680:	mov	x29, sp
    2684:	str	x0, [sp, #24]
    2688:	str	x1, [sp, #16]
    268c:	ldr	x0, [sp, #16]
    2690:	cmp	x0, #0x0
    2694:	b.eq	26d0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x54>  // b.none
    2698:	ldr	x0, [sp, #16]
    269c:	bl	2994 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_S_rightEPSt18_Rb_tree_node_base>
    26a0:	mov	x1, x0
    26a4:	ldr	x0, [sp, #24]
    26a8:	bl	267c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>
    26ac:	ldr	x0, [sp, #16]
    26b0:	bl	29ac <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE7_S_leftEPSt18_Rb_tree_node_base>
    26b4:	str	x0, [sp, #40]
    26b8:	ldr	x1, [sp, #16]
    26bc:	ldr	x0, [sp, #24]
    26c0:	bl	29c4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E>
    26c4:	ldr	x0, [sp, #40]
    26c8:	str	x0, [sp, #16]
    26cc:	b	268c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x10>
    26d0:	nop
    26d4:	ldp	x29, x30, [sp], #48
    26d8:	ret

00000000000026dc <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_beginEv>:
    26dc:	sub	sp, sp, #0x10
    26e0:	str	x0, [sp, #8]
    26e4:	ldr	x0, [sp, #8]
    26e8:	ldr	x0, [x0, #16]
    26ec:	add	sp, sp, #0x10
    26f0:	ret

00000000000026f4 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE11lower_boundERSE_>:
    26f4:	stp	x29, x30, [sp, #-32]!
    26f8:	mov	x29, sp
    26fc:	str	x0, [sp, #24]
    2700:	str	x1, [sp, #16]
    2704:	ldr	x0, [sp, #24]
    2708:	ldr	x1, [sp, #16]
    270c:	bl	29f8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11lower_boundERS7_>
    2710:	ldp	x29, x30, [sp], #32
    2714:	ret

0000000000002718 <_ZSteqRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEESG_>:
    2718:	sub	sp, sp, #0x10
    271c:	str	x0, [sp, #8]
    2720:	str	x1, [sp]
    2724:	ldr	x0, [sp, #8]
    2728:	ldr	x1, [x0]
    272c:	ldr	x0, [sp]
    2730:	ldr	x0, [x0]
    2734:	cmp	x1, x0
    2738:	cset	w0, eq  // eq = none
    273c:	and	w0, w0, #0xff
    2740:	add	sp, sp, #0x10
    2744:	ret

0000000000002748 <_ZNKSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE8key_compEv>:
    2748:	stp	x29, x30, [sp, #-48]!
    274c:	mov	x29, sp
    2750:	str	x19, [sp, #16]
    2754:	str	x0, [sp, #40]
    2758:	ldr	x0, [sp, #40]
    275c:	bl	2a40 <_ZNKSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8key_compEv>
    2760:	mov	w0, w19
    2764:	ldr	x19, [sp, #16]
    2768:	ldp	x29, x30, [sp], #48
    276c:	ret

0000000000002770 <_ZNSt23_Rb_tree_const_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC1ERKSt17_Rb_tree_iteratorISD_E>:
    2770:	sub	sp, sp, #0x10
    2774:	str	x0, [sp, #8]
    2778:	str	x1, [sp]
    277c:	ldr	x0, [sp]
    2780:	ldr	x1, [x0]
    2784:	ldr	x0, [sp, #8]
    2788:	str	x1, [x0]
    278c:	nop
    2790:	add	sp, sp, #0x10
    2794:	ret

0000000000002798 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEESt17_Rb_tree_iteratorISD_ESt23_Rb_tree_const_iteratorISD_EDpOT_>:
    2798:	stp	x29, x30, [sp, #-112]!
    279c:	mov	x29, sp
    27a0:	stp	x19, x20, [sp, #16]
    27a4:	str	x0, [sp, #72]
    27a8:	str	x1, [sp, #64]
    27ac:	str	x2, [sp, #56]
    27b0:	str	x3, [sp, #48]
    27b4:	str	x4, [sp, #40]
    27b8:	ldr	x0, [sp, #56]
    27bc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    27c0:	mov	x19, x0
    27c4:	ldr	x0, [sp, #48]
    27c8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    27cc:	mov	x20, x0
    27d0:	ldr	x0, [sp, #40]
    27d4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    27d8:	mov	x3, x0
    27dc:	mov	x2, x20
    27e0:	mov	x1, x19
    27e4:	ldr	x0, [sp, #72]
    27e8:	bl	2a54 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_create_nodeIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEEPSt13_Rb_tree_nodeISD_EDpOT_>
    27ec:	str	x0, [sp, #104]
    27f0:	ldr	x0, [sp, #104]
    27f4:	bl	2dd0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt13_Rb_tree_nodeISD_E>
    27f8:	mov	x2, x0
    27fc:	ldr	x1, [sp, #64]
    2800:	ldr	x0, [sp, #72]
    2804:	bl	2ac4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_>
    2808:	stp	x0, x1, [sp, #80]
    280c:	ldr	x0, [sp, #88]
    2810:	cmp	x0, #0x0
    2814:	b.eq	2838 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEESt17_Rb_tree_iteratorISD_ESt23_Rb_tree_const_iteratorISD_EDpOT_+0xa0>  // b.none
    2818:	ldr	x0, [sp, #80]
    281c:	ldr	x1, [sp, #88]
    2820:	ldr	x3, [sp, #104]
    2824:	mov	x2, x1
    2828:	mov	x1, x0
    282c:	ldr	x0, [sp, #72]
    2830:	bl	2df8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSL_PSt13_Rb_tree_nodeISD_E>
    2834:	b	2854 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEESt17_Rb_tree_iteratorISD_ESt23_Rb_tree_const_iteratorISD_EDpOT_+0xbc>
    2838:	ldr	x1, [sp, #104]
    283c:	ldr	x0, [sp, #72]
    2840:	bl	29c4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E>
    2844:	ldr	x1, [sp, #80]
    2848:	add	x0, sp, #0x60
    284c:	bl	2ec8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC1EPSt18_Rb_tree_node_base>
    2850:	ldr	x0, [sp, #96]
    2854:	ldp	x19, x20, [sp, #16]
    2858:	ldp	x29, x30, [sp], #112
    285c:	ret

0000000000002860 <_ZSt4moveIRN12_GLOBAL__N_110OptionInfoEEONSt16remove_referenceIT_E4typeEOS4_>:
    2860:	sub	sp, sp, #0x10
    2864:	str	x0, [sp, #8]
    2868:	ldr	x0, [sp, #8]
    286c:	add	sp, sp, #0x10
    2870:	ret

0000000000002874 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
    2874:	stp	x29, x30, [sp, #-48]!
    2878:	mov	x29, sp
    287c:	stp	x19, x20, [sp, #16]
    2880:	str	x0, [sp, #40]
    2884:	str	x1, [sp, #32]
    2888:	ldr	x0, [sp, #40]
    288c:	ldr	x1, [x0, #8]
    2890:	ldr	x0, [sp, #40]
    2894:	ldr	x0, [x0, #16]
    2898:	cmp	x1, x0
    289c:	b.eq	28dc <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x68>  // b.none
    28a0:	ldr	x19, [sp, #40]
    28a4:	ldr	x0, [sp, #40]
    28a8:	ldr	x20, [x0, #8]
    28ac:	ldr	x0, [sp, #32]
    28b0:	bl	2eec <_ZSt7forwardIN12_GLOBAL__N_110OptionInfoEEOT_RNSt16remove_referenceIS2_E4typeE>
    28b4:	mov	x2, x0
    28b8:	mov	x1, x20
    28bc:	mov	x0, x19
    28c0:	bl	2f00 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
    28c4:	ldr	x0, [sp, #40]
    28c8:	ldr	x0, [x0, #8]
    28cc:	add	x1, x0, #0x30
    28d0:	ldr	x0, [sp, #40]
    28d4:	str	x1, [x0, #8]
    28d8:	b	2900 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x8c>
    28dc:	ldr	x0, [sp, #40]
    28e0:	bl	2f38 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE3endEv>
    28e4:	mov	x19, x0
    28e8:	ldr	x0, [sp, #32]
    28ec:	bl	2eec <_ZSt7forwardIN12_GLOBAL__N_110OptionInfoEEOT_RNSt16remove_referenceIS2_E4typeE>
    28f0:	mov	x2, x0
    28f4:	mov	x1, x19
    28f8:	ldr	x0, [sp, #40]
    28fc:	bl	2f8c <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
    2900:	nop
    2904:	ldp	x19, x20, [sp, #16]
    2908:	ldp	x29, x30, [sp], #48
    290c:	ret

0000000000002910 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE5beginEv>:
    2910:	stp	x29, x30, [sp, #-48]!
    2914:	mov	x29, sp
    2918:	str	x0, [sp, #24]
    291c:	ldr	x0, [sp, #24]
    2920:	ldr	x1, [x0, #24]
    2924:	add	x0, sp, #0x28
    2928:	bl	2ec8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC1EPSt18_Rb_tree_node_base>
    292c:	ldr	x0, [sp, #40]
    2930:	ldp	x29, x30, [sp], #48
    2934:	ret

0000000000002938 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE3endEv>:
    2938:	stp	x29, x30, [sp, #-48]!
    293c:	mov	x29, sp
    2940:	str	x0, [sp, #24]
    2944:	ldr	x0, [sp, #24]
    2948:	add	x1, x0, #0x8
    294c:	add	x0, sp, #0x28
    2950:	bl	2ec8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC1EPSt18_Rb_tree_node_base>
    2954:	ldr	x0, [sp, #40]
    2958:	ldp	x29, x30, [sp], #48
    295c:	ret

0000000000002960 <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>:
    2960:	stp	x29, x30, [sp, #-32]!
    2964:	mov	x29, sp
    2968:	str	x0, [sp, #24]
    296c:	ldr	x0, [sp, #24]
    2970:	add	x0, x0, #0x20
    2974:	bl	31d8 <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE6_M_ptrEv>
    2978:	ldp	x29, x30, [sp], #32
    297c:	ret

0000000000002980 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEEC2Ev>:
    2980:	sub	sp, sp, #0x10
    2984:	str	x0, [sp, #8]
    2988:	nop
    298c:	add	sp, sp, #0x10
    2990:	ret

0000000000002994 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_S_rightEPSt18_Rb_tree_node_base>:
    2994:	sub	sp, sp, #0x10
    2998:	str	x0, [sp, #8]
    299c:	ldr	x0, [sp, #8]
    29a0:	ldr	x0, [x0, #24]
    29a4:	add	sp, sp, #0x10
    29a8:	ret

00000000000029ac <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE7_S_leftEPSt18_Rb_tree_node_base>:
    29ac:	sub	sp, sp, #0x10
    29b0:	str	x0, [sp, #8]
    29b4:	ldr	x0, [sp, #8]
    29b8:	ldr	x0, [x0, #16]
    29bc:	add	sp, sp, #0x10
    29c0:	ret

00000000000029c4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E>:
    29c4:	stp	x29, x30, [sp, #-32]!
    29c8:	mov	x29, sp
    29cc:	str	x0, [sp, #24]
    29d0:	str	x1, [sp, #16]
    29d4:	ldr	x1, [sp, #16]
    29d8:	ldr	x0, [sp, #24]
    29dc:	bl	31f4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeISD_E>
    29e0:	ldr	x1, [sp, #16]
    29e4:	ldr	x0, [sp, #24]
    29e8:	bl	3238 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_put_nodeEPSt13_Rb_tree_nodeISD_E>
    29ec:	nop
    29f0:	ldp	x29, x30, [sp], #32
    29f4:	ret

00000000000029f8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11lower_boundERS7_>:
    29f8:	stp	x29, x30, [sp, #-48]!
    29fc:	mov	x29, sp
    2a00:	str	x19, [sp, #16]
    2a04:	str	x0, [sp, #40]
    2a08:	str	x1, [sp, #32]
    2a0c:	ldr	x0, [sp, #40]
    2a10:	bl	26dc <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_beginEv>
    2a14:	mov	x19, x0
    2a18:	ldr	x0, [sp, #40]
    2a1c:	bl	3268 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_M_endEv>
    2a20:	ldr	x3, [sp, #32]
    2a24:	mov	x2, x0
    2a28:	mov	x1, x19
    2a2c:	ldr	x0, [sp, #40]
    2a30:	bl	3280 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_lower_boundEPSt13_Rb_tree_nodeISD_EPSt18_Rb_tree_node_baseRS7_>
    2a34:	ldr	x19, [sp, #16]
    2a38:	ldp	x29, x30, [sp], #48
    2a3c:	ret

0000000000002a40 <_ZNKSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8key_compEv>:
    2a40:	sub	sp, sp, #0x10
    2a44:	str	x0, [sp, #8]
    2a48:	mov	w0, w1
    2a4c:	add	sp, sp, #0x10
    2a50:	ret

0000000000002a54 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_create_nodeIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEEPSt13_Rb_tree_nodeISD_EDpOT_>:
    2a54:	stp	x29, x30, [sp, #-80]!
    2a58:	mov	x29, sp
    2a5c:	stp	x19, x20, [sp, #16]
    2a60:	str	x0, [sp, #56]
    2a64:	str	x1, [sp, #48]
    2a68:	str	x2, [sp, #40]
    2a6c:	str	x3, [sp, #32]
    2a70:	ldr	x0, [sp, #56]
    2a74:	bl	331c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_get_nodeEv>
    2a78:	str	x0, [sp, #72]
    2a7c:	ldr	x0, [sp, #48]
    2a80:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2a84:	mov	x19, x0
    2a88:	ldr	x0, [sp, #40]
    2a8c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2a90:	mov	x20, x0
    2a94:	ldr	x0, [sp, #32]
    2a98:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2a9c:	mov	x4, x0
    2aa0:	mov	x3, x20
    2aa4:	mov	x2, x19
    2aa8:	ldr	x1, [sp, #72]
    2aac:	ldr	x0, [sp, #56]
    2ab0:	bl	3340 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE17_M_construct_nodeIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEEvPSt13_Rb_tree_nodeISD_EDpOT_>
    2ab4:	ldr	x0, [sp, #72]
    2ab8:	ldp	x19, x20, [sp, #16]
    2abc:	ldp	x29, x30, [sp], #80
    2ac0:	ret

0000000000002ac4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_>:
    2ac4:	stp	x29, x30, [sp, #-256]!
    2ac8:	mov	x29, sp
    2acc:	str	x19, [sp, #16]
    2ad0:	str	x0, [sp, #56]
    2ad4:	str	x1, [sp, #48]
    2ad8:	str	x2, [sp, #40]
    2adc:	add	x0, sp, #0x30
    2ae0:	bl	33d8 <_ZNKSt23_Rb_tree_const_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE13_M_const_castEv>
    2ae4:	str	x0, [sp, #80]
    2ae8:	ldr	x19, [sp, #80]
    2aec:	ldr	x0, [sp, #56]
    2af0:	bl	3268 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_M_endEv>
    2af4:	cmp	x19, x0
    2af8:	cset	w0, eq  // eq = none
    2afc:	and	w0, w0, #0xff
    2b00:	cmp	w0, #0x0
    2b04:	b.eq	2b90 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0xcc>  // b.none
    2b08:	ldr	x0, [sp, #56]
    2b0c:	bl	3400 <_ZNKSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE4sizeEv>
    2b10:	cmp	x0, #0x0
    2b14:	b.eq	2b50 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x8c>  // b.none
    2b18:	ldr	x19, [sp, #56]
    2b1c:	ldr	x0, [sp, #56]
    2b20:	bl	3418 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_rightmostEv>
    2b24:	ldr	x0, [x0]
    2b28:	bl	3430 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    2b2c:	ldr	x2, [sp, #40]
    2b30:	mov	x1, x0
    2b34:	mov	x0, x19
    2b38:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2b3c:	and	w0, w0, #0xff
    2b40:	cmp	w0, #0x0
    2b44:	b.eq	2b50 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x8c>  // b.none
    2b48:	mov	w0, #0x1                   	// #1
    2b4c:	b	2b54 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x90>
    2b50:	mov	w0, #0x0                   	// #0
    2b54:	cmp	w0, #0x0
    2b58:	b.eq	2b80 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0xbc>  // b.none
    2b5c:	str	xzr, [sp, #104]
    2b60:	ldr	x0, [sp, #56]
    2b64:	bl	3418 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_rightmostEv>
    2b68:	mov	x2, x0
    2b6c:	add	x1, sp, #0x68
    2b70:	add	x0, sp, #0x58
    2b74:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2b78:	ldp	x0, x1, [sp, #88]
    2b7c:	b	2dc4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x300>
    2b80:	ldr	x1, [sp, #40]
    2b84:	ldr	x0, [sp, #56]
    2b88:	bl	344c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>
    2b8c:	b	2dc4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x300>
    2b90:	ldr	x19, [sp, #56]
    2b94:	ldr	x0, [sp, #80]
    2b98:	bl	3430 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    2b9c:	mov	x2, x0
    2ba0:	ldr	x1, [sp, #40]
    2ba4:	mov	x0, x19
    2ba8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2bac:	and	w0, w0, #0xff
    2bb0:	cmp	w0, #0x0
    2bb4:	b.eq	2ca4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x1e0>  // b.none
    2bb8:	ldr	x0, [sp, #80]
    2bbc:	str	x0, [sp, #72]
    2bc0:	ldr	x19, [sp, #80]
    2bc4:	ldr	x0, [sp, #56]
    2bc8:	bl	359c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_leftmostEv>
    2bcc:	ldr	x0, [x0]
    2bd0:	cmp	x19, x0
    2bd4:	cset	w0, eq  // eq = none
    2bd8:	and	w0, w0, #0xff
    2bdc:	cmp	w0, #0x0
    2be0:	b.eq	2c14 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x150>  // b.none
    2be4:	ldr	x0, [sp, #56]
    2be8:	bl	359c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_leftmostEv>
    2bec:	mov	x19, x0
    2bf0:	ldr	x0, [sp, #56]
    2bf4:	bl	359c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_leftmostEv>
    2bf8:	mov	x1, x0
    2bfc:	add	x0, sp, #0x70
    2c00:	mov	x2, x1
    2c04:	mov	x1, x19
    2c08:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2c0c:	ldp	x0, x1, [sp, #112]
    2c10:	b	2dc4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x300>
    2c14:	ldr	x19, [sp, #56]
    2c18:	add	x0, sp, #0x48
    2c1c:	bl	35b4 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEmmEv>
    2c20:	ldr	x0, [x0]
    2c24:	bl	3430 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    2c28:	ldr	x2, [sp, #40]
    2c2c:	mov	x1, x0
    2c30:	mov	x0, x19
    2c34:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2c38:	and	w0, w0, #0xff
    2c3c:	cmp	w0, #0x0
    2c40:	b.eq	2c94 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x1d0>  // b.none
    2c44:	ldr	x0, [sp, #72]
    2c48:	bl	2994 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_S_rightEPSt18_Rb_tree_node_base>
    2c4c:	cmp	x0, #0x0
    2c50:	cset	w0, eq  // eq = none
    2c54:	and	w0, w0, #0xff
    2c58:	cmp	w0, #0x0
    2c5c:	b.eq	2c7c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x1b8>  // b.none
    2c60:	str	xzr, [sp, #144]
    2c64:	add	x2, sp, #0x48
    2c68:	add	x1, sp, #0x90
    2c6c:	add	x0, sp, #0x80
    2c70:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2c74:	ldp	x0, x1, [sp, #128]
    2c78:	b	2dc4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x300>
    2c7c:	add	x2, sp, #0x50
    2c80:	add	x1, sp, #0x50
    2c84:	add	x0, sp, #0x98
    2c88:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2c8c:	ldp	x0, x1, [sp, #152]
    2c90:	b	2dc4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x300>
    2c94:	ldr	x1, [sp, #40]
    2c98:	ldr	x0, [sp, #56]
    2c9c:	bl	344c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>
    2ca0:	b	2dc4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x300>
    2ca4:	ldr	x19, [sp, #56]
    2ca8:	ldr	x0, [sp, #80]
    2cac:	bl	3430 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    2cb0:	ldr	x2, [sp, #40]
    2cb4:	mov	x1, x0
    2cb8:	mov	x0, x19
    2cbc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2cc0:	and	w0, w0, #0xff
    2cc4:	cmp	w0, #0x0
    2cc8:	b.eq	2dac <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x2e8>  // b.none
    2ccc:	ldr	x0, [sp, #80]
    2cd0:	str	x0, [sp, #64]
    2cd4:	ldr	x19, [sp, #80]
    2cd8:	ldr	x0, [sp, #56]
    2cdc:	bl	3418 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_rightmostEv>
    2ce0:	ldr	x0, [x0]
    2ce4:	cmp	x19, x0
    2ce8:	cset	w0, eq  // eq = none
    2cec:	and	w0, w0, #0xff
    2cf0:	cmp	w0, #0x0
    2cf4:	b.eq	2d1c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x258>  // b.none
    2cf8:	str	xzr, [sp, #184]
    2cfc:	ldr	x0, [sp, #56]
    2d00:	bl	3418 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_rightmostEv>
    2d04:	mov	x2, x0
    2d08:	add	x1, sp, #0xb8
    2d0c:	add	x0, sp, #0xa8
    2d10:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2d14:	ldp	x0, x1, [sp, #168]
    2d18:	b	2dc4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x300>
    2d1c:	ldr	x19, [sp, #56]
    2d20:	add	x0, sp, #0x40
    2d24:	bl	25d8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEppEv>
    2d28:	ldr	x0, [x0]
    2d2c:	bl	3430 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    2d30:	mov	x2, x0
    2d34:	ldr	x1, [sp, #40]
    2d38:	mov	x0, x19
    2d3c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2d40:	and	w0, w0, #0xff
    2d44:	cmp	w0, #0x0
    2d48:	b.eq	2d9c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x2d8>  // b.none
    2d4c:	ldr	x0, [sp, #80]
    2d50:	bl	2994 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_S_rightEPSt18_Rb_tree_node_base>
    2d54:	cmp	x0, #0x0
    2d58:	cset	w0, eq  // eq = none
    2d5c:	and	w0, w0, #0xff
    2d60:	cmp	w0, #0x0
    2d64:	b.eq	2d84 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x2c0>  // b.none
    2d68:	str	xzr, [sp, #208]
    2d6c:	add	x2, sp, #0x50
    2d70:	add	x1, sp, #0xd0
    2d74:	add	x0, sp, #0xc0
    2d78:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2d7c:	ldp	x0, x1, [sp, #192]
    2d80:	b	2dc4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x300>
    2d84:	add	x2, sp, #0x40
    2d88:	add	x1, sp, #0x40
    2d8c:	add	x0, sp, #0xd8
    2d90:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2d94:	ldp	x0, x1, [sp, #216]
    2d98:	b	2dc4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x300>
    2d9c:	ldr	x1, [sp, #40]
    2da0:	ldr	x0, [sp, #56]
    2da4:	bl	344c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>
    2da8:	b	2dc4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x300>
    2dac:	str	xzr, [sp, #248]
    2db0:	add	x2, sp, #0xf8
    2db4:	add	x1, sp, #0x50
    2db8:	add	x0, sp, #0xe8
    2dbc:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2dc0:	ldp	x0, x1, [sp, #232]
    2dc4:	ldr	x19, [sp, #16]
    2dc8:	ldp	x29, x30, [sp], #256
    2dcc:	ret

0000000000002dd0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt13_Rb_tree_nodeISD_E>:
    2dd0:	stp	x29, x30, [sp, #-48]!
    2dd4:	mov	x29, sp
    2dd8:	str	x0, [sp, #24]
    2ddc:	ldr	x0, [sp, #24]
    2de0:	bl	35e4 <_ZNKSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>
    2de4:	mov	x1, x0
    2de8:	add	x0, sp, #0x28
    2dec:	bl	3604 <_ZNKSt10_Select1stISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEclERKSD_>
    2df0:	ldp	x29, x30, [sp], #48
    2df4:	ret

0000000000002df8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSL_PSt13_Rb_tree_nodeISD_E>:
    2df8:	stp	x29, x30, [sp, #-80]!
    2dfc:	mov	x29, sp
    2e00:	stp	x19, x20, [sp, #16]
    2e04:	str	x0, [sp, #56]
    2e08:	str	x1, [sp, #48]
    2e0c:	str	x2, [sp, #40]
    2e10:	str	x3, [sp, #32]
    2e14:	ldr	x0, [sp, #48]
    2e18:	cmp	x0, #0x0
    2e1c:	b.ne	2e6c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSL_PSt13_Rb_tree_nodeISD_E+0x74>  // b.any
    2e20:	ldr	x0, [sp, #56]
    2e24:	bl	3268 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_M_endEv>
    2e28:	mov	x1, x0
    2e2c:	ldr	x0, [sp, #40]
    2e30:	cmp	x0, x1
    2e34:	b.eq	2e6c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSL_PSt13_Rb_tree_nodeISD_E+0x74>  // b.none
    2e38:	ldr	x19, [sp, #56]
    2e3c:	ldr	x0, [sp, #32]
    2e40:	bl	2dd0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt13_Rb_tree_nodeISD_E>
    2e44:	mov	x20, x0
    2e48:	ldr	x0, [sp, #40]
    2e4c:	bl	3430 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    2e50:	mov	x2, x0
    2e54:	mov	x1, x20
    2e58:	mov	x0, x19
    2e5c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2e60:	and	w0, w0, #0xff
    2e64:	cmp	w0, #0x0
    2e68:	b.eq	2e74 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSL_PSt13_Rb_tree_nodeISD_E+0x7c>  // b.none
    2e6c:	mov	w0, #0x1                   	// #1
    2e70:	b	2e78 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSL_PSt13_Rb_tree_nodeISD_E+0x80>
    2e74:	mov	w0, #0x0                   	// #0
    2e78:	strb	w0, [sp, #79]
    2e7c:	ldr	x0, [sp, #56]
    2e80:	add	x0, x0, #0x8
    2e84:	mov	x3, x0
    2e88:	ldr	x2, [sp, #40]
    2e8c:	ldr	x1, [sp, #32]
    2e90:	ldrb	w0, [sp, #79]
    2e94:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
    2e98:	ldr	x0, [sp, #56]
    2e9c:	ldr	x0, [x0, #40]
    2ea0:	add	x1, x0, #0x1
    2ea4:	ldr	x0, [sp, #56]
    2ea8:	str	x1, [x0, #40]
    2eac:	add	x0, sp, #0x40
    2eb0:	ldr	x1, [sp, #32]
    2eb4:	bl	2ec8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC1EPSt18_Rb_tree_node_base>
    2eb8:	ldr	x0, [sp, #64]
    2ebc:	ldp	x19, x20, [sp, #16]
    2ec0:	ldp	x29, x30, [sp], #80
    2ec4:	ret

0000000000002ec8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC1EPSt18_Rb_tree_node_base>:
    2ec8:	sub	sp, sp, #0x10
    2ecc:	str	x0, [sp, #8]
    2ed0:	str	x1, [sp]
    2ed4:	ldr	x0, [sp, #8]
    2ed8:	ldr	x1, [sp]
    2edc:	str	x1, [x0]
    2ee0:	nop
    2ee4:	add	sp, sp, #0x10
    2ee8:	ret

0000000000002eec <_ZSt7forwardIN12_GLOBAL__N_110OptionInfoEEOT_RNSt16remove_referenceIS2_E4typeE>:
    2eec:	sub	sp, sp, #0x10
    2ef0:	str	x0, [sp, #8]
    2ef4:	ldr	x0, [sp, #8]
    2ef8:	add	sp, sp, #0x10
    2efc:	ret

0000000000002f00 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
    2f00:	stp	x29, x30, [sp, #-48]!
    2f04:	mov	x29, sp
    2f08:	str	x0, [sp, #40]
    2f0c:	str	x1, [sp, #32]
    2f10:	str	x2, [sp, #24]
    2f14:	ldr	x0, [sp, #24]
    2f18:	bl	2eec <_ZSt7forwardIN12_GLOBAL__N_110OptionInfoEEOT_RNSt16remove_referenceIS2_E4typeE>
    2f1c:	mov	x2, x0
    2f20:	ldr	x1, [sp, #32]
    2f24:	ldr	x0, [sp, #40]
    2f28:	bl	3654 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE9constructIS2_JS2_EEEvPT_DpOT0_>
    2f2c:	nop
    2f30:	ldp	x29, x30, [sp], #48
    2f34:	ret

0000000000002f38 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE3endEv>:
    2f38:	stp	x29, x30, [sp, #-48]!
    2f3c:	mov	x29, sp
    2f40:	str	x0, [sp, #24]
    2f44:	ldr	x0, [sp, #24]
    2f48:	add	x1, x0, #0x8
    2f4c:	add	x0, sp, #0x28
    2f50:	bl	36a0 <_ZN9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEEC1ERKS3_>
    2f54:	ldr	x0, [sp, #40]
    2f58:	ldp	x29, x30, [sp], #48
    2f5c:	ret

0000000000002f60 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE15_S_use_relocateEv>:
    2f60:	stp	x29, x30, [sp, #-32]!
    2f64:	mov	x29, sp
    2f68:	bl	2f78 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
    2f6c:	and	w0, w0, #0xff
    2f70:	ldp	x29, x30, [sp], #32
    2f74:	ret

0000000000002f78 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
    2f78:	sub	sp, sp, #0x10
    2f7c:	strb	w0, [sp, #8]
    2f80:	mov	w0, #0x1                   	// #1
    2f84:	add	sp, sp, #0x10
    2f88:	ret

0000000000002f8c <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
    2f8c:	stp	x29, x30, [sp, #-128]!
    2f90:	mov	x29, sp
    2f94:	stp	x19, x20, [sp, #16]
    2f98:	str	x0, [sp, #56]
    2f9c:	str	x1, [sp, #48]
    2fa0:	str	x2, [sp, #40]
    2fa4:	adrp	x0, 0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2fa8:	add	x2, x0, #0x0
    2fac:	mov	x1, #0x1                   	// #1
    2fb0:	ldr	x0, [sp, #56]
    2fb4:	bl	36c8 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_M_check_lenEmPKc>
    2fb8:	str	x0, [sp, #112]
    2fbc:	ldr	x0, [sp, #56]
    2fc0:	ldr	x0, [x0]
    2fc4:	str	x0, [sp, #104]
    2fc8:	ldr	x0, [sp, #56]
    2fcc:	ldr	x0, [x0, #8]
    2fd0:	str	x0, [sp, #96]
    2fd4:	ldr	x0, [sp, #56]
    2fd8:	bl	3794 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE5beginEv>
    2fdc:	str	x0, [sp, #72]
    2fe0:	add	x1, sp, #0x48
    2fe4:	add	x0, sp, #0x30
    2fe8:	bl	37b8 <_ZN9__gnu_cxxmiIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
    2fec:	str	x0, [sp, #88]
    2ff0:	ldr	x0, [sp, #56]
    2ff4:	ldr	x1, [sp, #112]
    2ff8:	bl	3804 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_M_allocateEm>
    2ffc:	str	x0, [sp, #80]
    3000:	ldr	x0, [sp, #80]
    3004:	str	x0, [sp, #120]
    3008:	ldr	x19, [sp, #56]
    300c:	ldr	x1, [sp, #88]
    3010:	mov	x0, x1
    3014:	lsl	x0, x0, #1
    3018:	add	x0, x0, x1
    301c:	lsl	x0, x0, #4
    3020:	mov	x1, x0
    3024:	ldr	x0, [sp, #80]
    3028:	add	x20, x0, x1
    302c:	ldr	x0, [sp, #40]
    3030:	bl	2eec <_ZSt7forwardIN12_GLOBAL__N_110OptionInfoEEOT_RNSt16remove_referenceIS2_E4typeE>
    3034:	mov	x2, x0
    3038:	mov	x1, x20
    303c:	mov	x0, x19
    3040:	bl	2f00 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
    3044:	str	xzr, [sp, #120]
    3048:	bl	2f60 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE15_S_use_relocateEv>
    304c:	and	w0, w0, #0xff
    3050:	cmp	w0, #0x0
    3054:	b.eq	30c0 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x134>  // b.none
    3058:	add	x0, sp, #0x30
    305c:	bl	3870 <_ZNK9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEE4baseEv>
    3060:	ldr	x19, [x0]
    3064:	ldr	x0, [sp, #56]
    3068:	bl	3884 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>
    306c:	mov	x3, x0
    3070:	ldr	x2, [sp, #80]
    3074:	mov	x1, x19
    3078:	ldr	x0, [sp, #104]
    307c:	bl	383c <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
    3080:	str	x0, [sp, #120]
    3084:	ldr	x0, [sp, #120]
    3088:	add	x0, x0, #0x30
    308c:	str	x0, [sp, #120]
    3090:	add	x0, sp, #0x30
    3094:	bl	3870 <_ZNK9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEE4baseEv>
    3098:	ldr	x19, [x0]
    309c:	ldr	x0, [sp, #56]
    30a0:	bl	3884 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>
    30a4:	mov	x3, x0
    30a8:	ldr	x2, [sp, #120]
    30ac:	ldr	x1, [sp, #96]
    30b0:	mov	x0, x19
    30b4:	bl	383c <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
    30b8:	str	x0, [sp, #120]
    30bc:	b	3124 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x198>
    30c0:	add	x0, sp, #0x30
    30c4:	bl	3870 <_ZNK9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEE4baseEv>
    30c8:	ldr	x19, [x0]
    30cc:	ldr	x0, [sp, #56]
    30d0:	bl	3884 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>
    30d4:	mov	x3, x0
    30d8:	ldr	x2, [sp, #80]
    30dc:	mov	x1, x19
    30e0:	ldr	x0, [sp, #104]
    30e4:	bl	3898 <_ZSt34__uninitialized_move_if_noexcept_aIPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_>
    30e8:	str	x0, [sp, #120]
    30ec:	ldr	x0, [sp, #120]
    30f0:	add	x0, x0, #0x30
    30f4:	str	x0, [sp, #120]
    30f8:	add	x0, sp, #0x30
    30fc:	bl	3870 <_ZNK9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEE4baseEv>
    3100:	ldr	x19, [x0]
    3104:	ldr	x0, [sp, #56]
    3108:	bl	3884 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>
    310c:	mov	x3, x0
    3110:	ldr	x2, [sp, #120]
    3114:	ldr	x1, [sp, #96]
    3118:	mov	x0, x19
    311c:	bl	3898 <_ZSt34__uninitialized_move_if_noexcept_aIPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_>
    3120:	str	x0, [sp, #120]
    3124:	bl	2f60 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE15_S_use_relocateEv>
    3128:	and	w0, w0, #0xff
    312c:	eor	w0, w0, #0x1
    3130:	and	w0, w0, #0xff
    3134:	cmp	w0, #0x0
    3138:	b.eq	3154 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x1c8>  // b.none
    313c:	ldr	x0, [sp, #56]
    3140:	bl	3884 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>
    3144:	mov	x2, x0
    3148:	ldr	x1, [sp, #96]
    314c:	ldr	x0, [sp, #104]
    3150:	bl	3910 <_ZSt8_DestroyIPN12_GLOBAL__N_110OptionInfoES1_EvT_S3_RSaIT0_E>
    3154:	ldr	x3, [sp, #56]
    3158:	ldr	x0, [sp, #56]
    315c:	ldr	x1, [x0, #16]
    3160:	ldr	x0, [sp, #104]
    3164:	sub	x0, x1, x0
    3168:	asr	x1, x0, #4
    316c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    3170:	movk	x0, #0xaaab
    3174:	mul	x0, x1, x0
    3178:	mov	x2, x0
    317c:	ldr	x1, [sp, #104]
    3180:	mov	x0, x3
    3184:	bl	393c <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE13_M_deallocateEPS1_m>
    3188:	ldr	x0, [sp, #56]
    318c:	ldr	x1, [sp, #80]
    3190:	str	x1, [x0]
    3194:	ldr	x0, [sp, #56]
    3198:	ldr	x1, [sp, #120]
    319c:	str	x1, [x0, #8]
    31a0:	ldr	x1, [sp, #112]
    31a4:	mov	x0, x1
    31a8:	lsl	x0, x0, #1
    31ac:	add	x0, x0, x1
    31b0:	lsl	x0, x0, #4
    31b4:	mov	x1, x0
    31b8:	ldr	x0, [sp, #80]
    31bc:	add	x1, x0, x1
    31c0:	ldr	x0, [sp, #56]
    31c4:	str	x1, [x0, #16]
    31c8:	nop
    31cc:	ldp	x19, x20, [sp, #16]
    31d0:	ldp	x29, x30, [sp], #128
    31d4:	ret

00000000000031d8 <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE6_M_ptrEv>:
    31d8:	stp	x29, x30, [sp, #-32]!
    31dc:	mov	x29, sp
    31e0:	str	x0, [sp, #24]
    31e4:	ldr	x0, [sp, #24]
    31e8:	bl	3978 <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE7_M_addrEv>
    31ec:	ldp	x29, x30, [sp], #32
    31f0:	ret

00000000000031f4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeISD_E>:
    31f4:	stp	x29, x30, [sp, #-48]!
    31f8:	mov	x29, sp
    31fc:	str	x19, [sp, #16]
    3200:	str	x0, [sp, #40]
    3204:	str	x1, [sp, #32]
    3208:	ldr	x0, [sp, #40]
    320c:	bl	398c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE21_M_get_Node_allocatorEv>
    3210:	mov	x19, x0
    3214:	ldr	x0, [sp, #32]
    3218:	bl	2960 <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>
    321c:	mov	x1, x0
    3220:	mov	x0, x19
    3224:	bl	39a0 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE7destroyISE_EEvRSG_PT_>
    3228:	nop
    322c:	ldr	x19, [sp, #16]
    3230:	ldp	x29, x30, [sp], #48
    3234:	ret

0000000000003238 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_put_nodeEPSt13_Rb_tree_nodeISD_E>:
    3238:	stp	x29, x30, [sp, #-32]!
    323c:	mov	x29, sp
    3240:	str	x0, [sp, #24]
    3244:	str	x1, [sp, #16]
    3248:	ldr	x0, [sp, #24]
    324c:	bl	398c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE21_M_get_Node_allocatorEv>
    3250:	mov	x2, #0x1                   	// #1
    3254:	ldr	x1, [sp, #16]
    3258:	bl	39c8 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE10deallocateERSG_PSF_m>
    325c:	nop
    3260:	ldp	x29, x30, [sp], #32
    3264:	ret

0000000000003268 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_M_endEv>:
    3268:	sub	sp, sp, #0x10
    326c:	str	x0, [sp, #8]
    3270:	ldr	x0, [sp, #8]
    3274:	add	x0, x0, #0x8
    3278:	add	sp, sp, #0x10
    327c:	ret

0000000000003280 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_lower_boundEPSt13_Rb_tree_nodeISD_EPSt18_Rb_tree_node_baseRS7_>:
    3280:	stp	x29, x30, [sp, #-80]!
    3284:	mov	x29, sp
    3288:	str	x19, [sp, #16]
    328c:	str	x0, [sp, #56]
    3290:	str	x1, [sp, #48]
    3294:	str	x2, [sp, #40]
    3298:	str	x3, [sp, #32]
    329c:	ldr	x0, [sp, #48]
    32a0:	cmp	x0, #0x0
    32a4:	b.eq	3300 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_lower_boundEPSt13_Rb_tree_nodeISD_EPSt18_Rb_tree_node_baseRS7_+0x80>  // b.none
    32a8:	ldr	x19, [sp, #56]
    32ac:	ldr	x0, [sp, #48]
    32b0:	bl	2dd0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt13_Rb_tree_nodeISD_E>
    32b4:	ldr	x2, [sp, #32]
    32b8:	mov	x1, x0
    32bc:	mov	x0, x19
    32c0:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    32c4:	and	w0, w0, #0xff
    32c8:	eor	w0, w0, #0x1
    32cc:	and	w0, w0, #0xff
    32d0:	cmp	w0, #0x0
    32d4:	b.eq	32f0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_lower_boundEPSt13_Rb_tree_nodeISD_EPSt18_Rb_tree_node_baseRS7_+0x70>  // b.none
    32d8:	ldr	x0, [sp, #48]
    32dc:	str	x0, [sp, #40]
    32e0:	ldr	x0, [sp, #48]
    32e4:	bl	29ac <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE7_S_leftEPSt18_Rb_tree_node_base>
    32e8:	str	x0, [sp, #48]
    32ec:	b	329c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_lower_boundEPSt13_Rb_tree_nodeISD_EPSt18_Rb_tree_node_baseRS7_+0x1c>
    32f0:	ldr	x0, [sp, #48]
    32f4:	bl	2994 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_S_rightEPSt18_Rb_tree_node_base>
    32f8:	str	x0, [sp, #48]
    32fc:	b	329c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_lower_boundEPSt13_Rb_tree_nodeISD_EPSt18_Rb_tree_node_baseRS7_+0x1c>
    3300:	add	x0, sp, #0x48
    3304:	ldr	x1, [sp, #40]
    3308:	bl	2ec8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC1EPSt18_Rb_tree_node_base>
    330c:	ldr	x0, [sp, #72]
    3310:	ldr	x19, [sp, #16]
    3314:	ldp	x29, x30, [sp], #80
    3318:	ret

000000000000331c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_get_nodeEv>:
    331c:	stp	x29, x30, [sp, #-32]!
    3320:	mov	x29, sp
    3324:	str	x0, [sp, #24]
    3328:	ldr	x0, [sp, #24]
    332c:	bl	398c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE21_M_get_Node_allocatorEv>
    3330:	mov	x1, #0x1                   	// #1
    3334:	bl	39f8 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE8allocateERSG_m>
    3338:	ldp	x29, x30, [sp], #32
    333c:	ret

0000000000003340 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE17_M_construct_nodeIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEEvPSt13_Rb_tree_nodeISD_EDpOT_>:
    3340:	stp	x29, x30, [sp, #-96]!
    3344:	mov	x29, sp
    3348:	stp	x19, x20, [sp, #16]
    334c:	stp	x21, x22, [sp, #32]
    3350:	str	x0, [sp, #88]
    3354:	str	x1, [sp, #80]
    3358:	str	x2, [sp, #72]
    335c:	str	x3, [sp, #64]
    3360:	str	x4, [sp, #56]
    3364:	ldr	x0, [sp, #80]
    3368:	mov	x1, x0
    336c:	mov	x0, #0x58                  	// #88
    3370:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3374:	ldr	x0, [sp, #88]
    3378:	bl	398c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE21_M_get_Node_allocatorEv>
    337c:	mov	x19, x0
    3380:	ldr	x0, [sp, #80]
    3384:	bl	2960 <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>
    3388:	mov	x20, x0
    338c:	ldr	x0, [sp, #72]
    3390:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3394:	mov	x21, x0
    3398:	ldr	x0, [sp, #64]
    339c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    33a0:	mov	x22, x0
    33a4:	ldr	x0, [sp, #56]
    33a8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    33ac:	mov	x4, x0
    33b0:	mov	x3, x22
    33b4:	mov	x2, x21
    33b8:	mov	x1, x20
    33bc:	mov	x0, x19
    33c0:	bl	3a20 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE9constructISE_JRKSt21piecewise_construct_tSt5tupleIJOS7_EESM_IJEEEEEvRSG_PT_DpOT0_>
    33c4:	nop
    33c8:	ldp	x19, x20, [sp, #16]
    33cc:	ldp	x21, x22, [sp, #32]
    33d0:	ldp	x29, x30, [sp], #96
    33d4:	ret

00000000000033d8 <_ZNKSt23_Rb_tree_const_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE13_M_const_castEv>:
    33d8:	stp	x29, x30, [sp, #-48]!
    33dc:	mov	x29, sp
    33e0:	str	x0, [sp, #24]
    33e4:	ldr	x0, [sp, #24]
    33e8:	ldr	x1, [x0]
    33ec:	add	x0, sp, #0x28
    33f0:	bl	2ec8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC1EPSt18_Rb_tree_node_base>
    33f4:	ldr	x0, [sp, #40]
    33f8:	ldp	x29, x30, [sp], #48
    33fc:	ret

0000000000003400 <_ZNKSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE4sizeEv>:
    3400:	sub	sp, sp, #0x10
    3404:	str	x0, [sp, #8]
    3408:	ldr	x0, [sp, #8]
    340c:	ldr	x0, [x0, #40]
    3410:	add	sp, sp, #0x10
    3414:	ret

0000000000003418 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_rightmostEv>:
    3418:	sub	sp, sp, #0x10
    341c:	str	x0, [sp, #8]
    3420:	ldr	x0, [sp, #8]
    3424:	add	x0, x0, #0x20
    3428:	add	sp, sp, #0x10
    342c:	ret

0000000000003430 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>:
    3430:	stp	x29, x30, [sp, #-32]!
    3434:	mov	x29, sp
    3438:	str	x0, [sp, #24]
    343c:	ldr	x0, [sp, #24]
    3440:	bl	2dd0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt13_Rb_tree_nodeISD_E>
    3444:	ldp	x29, x30, [sp], #32
    3448:	ret

000000000000344c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>:
    344c:	stp	x29, x30, [sp, #-144]!
    3450:	mov	x29, sp
    3454:	str	x19, [sp, #16]
    3458:	str	x0, [sp, #40]
    345c:	str	x1, [sp, #32]
    3460:	ldr	x0, [sp, #40]
    3464:	bl	26dc <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_beginEv>
    3468:	str	x0, [sp, #64]
    346c:	ldr	x0, [sp, #40]
    3470:	bl	3268 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_M_endEv>
    3474:	str	x0, [sp, #56]
    3478:	mov	w0, #0x1                   	// #1
    347c:	strb	w0, [sp, #143]
    3480:	ldr	x0, [sp, #64]
    3484:	cmp	x0, #0x0
    3488:	b.eq	34dc <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x90>  // b.none
    348c:	ldr	x0, [sp, #64]
    3490:	str	x0, [sp, #56]
    3494:	ldr	x19, [sp, #40]
    3498:	ldr	x0, [sp, #64]
    349c:	bl	2dd0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt13_Rb_tree_nodeISD_E>
    34a0:	mov	x2, x0
    34a4:	ldr	x1, [sp, #32]
    34a8:	mov	x0, x19
    34ac:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    34b0:	strb	w0, [sp, #143]
    34b4:	ldrb	w0, [sp, #143]
    34b8:	cmp	w0, #0x0
    34bc:	b.eq	34cc <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x80>  // b.none
    34c0:	ldr	x0, [sp, #64]
    34c4:	bl	29ac <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE7_S_leftEPSt18_Rb_tree_node_base>
    34c8:	b	34d4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x88>
    34cc:	ldr	x0, [sp, #64]
    34d0:	bl	2994 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_S_rightEPSt18_Rb_tree_node_base>
    34d4:	str	x0, [sp, #64]
    34d8:	b	3480 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x34>
    34dc:	ldr	x1, [sp, #56]
    34e0:	add	x0, sp, #0x30
    34e4:	bl	2ec8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC1EPSt18_Rb_tree_node_base>
    34e8:	ldrb	w0, [sp, #143]
    34ec:	cmp	w0, #0x0
    34f0:	b.eq	3538 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0xec>  // b.none
    34f4:	ldr	x0, [sp, #40]
    34f8:	bl	2910 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE5beginEv>
    34fc:	str	x0, [sp, #72]
    3500:	add	x1, sp, #0x48
    3504:	add	x0, sp, #0x30
    3508:	bl	2718 <_ZSteqRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEESG_>
    350c:	and	w0, w0, #0xff
    3510:	cmp	w0, #0x0
    3514:	b.eq	3530 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0xe4>  // b.none
    3518:	add	x2, sp, #0x38
    351c:	add	x1, sp, #0x40
    3520:	add	x0, sp, #0x50
    3524:	bl	3a88 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC1IRPSt13_Rb_tree_nodeIS_IKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISE_EEEERS1_Lb1EEEOT_OT0_>
    3528:	ldp	x0, x1, [sp, #80]
    352c:	b	3590 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x144>
    3530:	add	x0, sp, #0x30
    3534:	bl	35b4 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEmmEv>
    3538:	ldr	x19, [sp, #40]
    353c:	ldr	x0, [sp, #48]
    3540:	bl	3430 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    3544:	ldr	x2, [sp, #32]
    3548:	mov	x1, x0
    354c:	mov	x0, x19
    3550:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3554:	and	w0, w0, #0xff
    3558:	cmp	w0, #0x0
    355c:	b.eq	3578 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x12c>  // b.none
    3560:	add	x2, sp, #0x38
    3564:	add	x1, sp, #0x40
    3568:	add	x0, sp, #0x60
    356c:	bl	3a88 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC1IRPSt13_Rb_tree_nodeIS_IKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISE_EEEERS1_Lb1EEEOT_OT0_>
    3570:	ldp	x0, x1, [sp, #96]
    3574:	b	3590 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x144>
    3578:	str	xzr, [sp, #128]
    357c:	add	x2, sp, #0x80
    3580:	add	x1, sp, #0x30
    3584:	add	x0, sp, #0x70
    3588:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    358c:	ldp	x0, x1, [sp, #112]
    3590:	ldr	x19, [sp, #16]
    3594:	ldp	x29, x30, [sp], #144
    3598:	ret

000000000000359c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_leftmostEv>:
    359c:	sub	sp, sp, #0x10
    35a0:	str	x0, [sp, #8]
    35a4:	ldr	x0, [sp, #8]
    35a8:	add	x0, x0, #0x18
    35ac:	add	sp, sp, #0x10
    35b0:	ret

00000000000035b4 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEmmEv>:
    35b4:	stp	x29, x30, [sp, #-32]!
    35b8:	mov	x29, sp
    35bc:	str	x0, [sp, #24]
    35c0:	ldr	x0, [sp, #24]
    35c4:	ldr	x0, [x0]
    35c8:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
    35cc:	mov	x1, x0
    35d0:	ldr	x0, [sp, #24]
    35d4:	str	x1, [x0]
    35d8:	ldr	x0, [sp, #24]
    35dc:	ldp	x29, x30, [sp], #32
    35e0:	ret

00000000000035e4 <_ZNKSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>:
    35e4:	stp	x29, x30, [sp, #-32]!
    35e8:	mov	x29, sp
    35ec:	str	x0, [sp, #24]
    35f0:	ldr	x0, [sp, #24]
    35f4:	add	x0, x0, #0x20
    35f8:	bl	3ad0 <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE6_M_ptrEv>
    35fc:	ldp	x29, x30, [sp], #32
    3600:	ret

0000000000003604 <_ZNKSt10_Select1stISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEclERKSD_>:
    3604:	sub	sp, sp, #0x10
    3608:	str	x0, [sp, #8]
    360c:	str	x1, [sp]
    3610:	ldr	x0, [sp]
    3614:	add	sp, sp, #0x10
    3618:	ret

000000000000361c <_ZN12_GLOBAL__N_110OptionInfoC1EOS0_>:
    361c:	stp	x29, x30, [sp, #-32]!
    3620:	mov	x29, sp
    3624:	str	x0, [sp, #24]
    3628:	str	x1, [sp, #16]
    362c:	ldr	x0, [sp, #24]
    3630:	ldr	x1, [sp, #16]
    3634:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    3638:	ldr	x2, [sp, #24]
    363c:	ldr	x0, [sp, #16]
    3640:	ldp	x0, x1, [x0, #32]
    3644:	stp	x0, x1, [x2, #32]
    3648:	nop
    364c:	ldp	x29, x30, [sp], #32
    3650:	ret

0000000000003654 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE9constructIS2_JS2_EEEvPT_DpOT0_>:
    3654:	stp	x29, x30, [sp, #-64]!
    3658:	mov	x29, sp
    365c:	str	x19, [sp, #16]
    3660:	str	x0, [sp, #56]
    3664:	str	x1, [sp, #48]
    3668:	str	x2, [sp, #40]
    366c:	ldr	x0, [sp, #40]
    3670:	bl	2eec <_ZSt7forwardIN12_GLOBAL__N_110OptionInfoEEOT_RNSt16remove_referenceIS2_E4typeE>
    3674:	mov	x19, x0
    3678:	ldr	x0, [sp, #48]
    367c:	mov	x1, x0
    3680:	mov	x0, #0x30                  	// #48
    3684:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3688:	mov	x1, x19
    368c:	bl	361c <_ZN12_GLOBAL__N_110OptionInfoC1EOS0_>
    3690:	nop
    3694:	ldr	x19, [sp, #16]
    3698:	ldp	x29, x30, [sp], #64
    369c:	ret

00000000000036a0 <_ZN9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEEC1ERKS3_>:
    36a0:	sub	sp, sp, #0x10
    36a4:	str	x0, [sp, #8]
    36a8:	str	x1, [sp]
    36ac:	ldr	x0, [sp]
    36b0:	ldr	x1, [x0]
    36b4:	ldr	x0, [sp, #8]
    36b8:	str	x1, [x0]
    36bc:	nop
    36c0:	add	sp, sp, #0x10
    36c4:	ret

00000000000036c8 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_M_check_lenEmPKc>:
    36c8:	stp	x29, x30, [sp, #-80]!
    36cc:	mov	x29, sp
    36d0:	str	x19, [sp, #16]
    36d4:	str	x0, [sp, #56]
    36d8:	str	x1, [sp, #48]
    36dc:	str	x2, [sp, #40]
    36e0:	ldr	x0, [sp, #56]
    36e4:	bl	3aec <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE8max_sizeEv>
    36e8:	mov	x19, x0
    36ec:	ldr	x0, [sp, #56]
    36f0:	bl	2358 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>
    36f4:	sub	x1, x19, x0
    36f8:	ldr	x0, [sp, #48]
    36fc:	cmp	x1, x0
    3700:	cset	w0, cc  // cc = lo, ul, last
    3704:	and	w0, w0, #0xff
    3708:	cmp	w0, #0x0
    370c:	b.eq	3718 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_M_check_lenEmPKc+0x50>  // b.none
    3710:	ldr	x0, [sp, #40]
    3714:	bl	0 <_ZSt20__throw_length_errorPKc>
    3718:	ldr	x0, [sp, #56]
    371c:	bl	2358 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>
    3720:	mov	x19, x0
    3724:	ldr	x0, [sp, #56]
    3728:	bl	2358 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>
    372c:	str	x0, [sp, #64]
    3730:	add	x1, sp, #0x30
    3734:	add	x0, sp, #0x40
    3738:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    373c:	ldr	x0, [x0]
    3740:	add	x0, x19, x0
    3744:	str	x0, [sp, #72]
    3748:	ldr	x0, [sp, #56]
    374c:	bl	2358 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>
    3750:	mov	x1, x0
    3754:	ldr	x0, [sp, #72]
    3758:	cmp	x0, x1
    375c:	b.cc	3778 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_M_check_lenEmPKc+0xb0>  // b.lo, b.ul, b.last
    3760:	ldr	x0, [sp, #56]
    3764:	bl	3aec <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE8max_sizeEv>
    3768:	mov	x1, x0
    376c:	ldr	x0, [sp, #72]
    3770:	cmp	x0, x1
    3774:	b.ls	3784 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_M_check_lenEmPKc+0xbc>  // b.plast
    3778:	ldr	x0, [sp, #56]
    377c:	bl	3aec <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE8max_sizeEv>
    3780:	b	3788 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_M_check_lenEmPKc+0xc0>
    3784:	ldr	x0, [sp, #72]
    3788:	ldr	x19, [sp, #16]
    378c:	ldp	x29, x30, [sp], #80
    3790:	ret

0000000000003794 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE5beginEv>:
    3794:	stp	x29, x30, [sp, #-48]!
    3798:	mov	x29, sp
    379c:	str	x0, [sp, #24]
    37a0:	ldr	x1, [sp, #24]
    37a4:	add	x0, sp, #0x28
    37a8:	bl	36a0 <_ZN9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEEC1ERKS3_>
    37ac:	ldr	x0, [sp, #40]
    37b0:	ldp	x29, x30, [sp], #48
    37b4:	ret

00000000000037b8 <_ZN9__gnu_cxxmiIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
    37b8:	stp	x29, x30, [sp, #-48]!
    37bc:	mov	x29, sp
    37c0:	str	x19, [sp, #16]
    37c4:	str	x0, [sp, #40]
    37c8:	str	x1, [sp, #32]
    37cc:	ldr	x0, [sp, #40]
    37d0:	bl	3870 <_ZNK9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEE4baseEv>
    37d4:	ldr	x19, [x0]
    37d8:	ldr	x0, [sp, #32]
    37dc:	bl	3870 <_ZNK9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEE4baseEv>
    37e0:	ldr	x0, [x0]
    37e4:	sub	x0, x19, x0
    37e8:	asr	x1, x0, #4
    37ec:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    37f0:	movk	x0, #0xaaab
    37f4:	mul	x0, x1, x0
    37f8:	ldr	x19, [sp, #16]
    37fc:	ldp	x29, x30, [sp], #48
    3800:	ret

0000000000003804 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_M_allocateEm>:
    3804:	stp	x29, x30, [sp, #-32]!
    3808:	mov	x29, sp
    380c:	str	x0, [sp, #24]
    3810:	str	x1, [sp, #16]
    3814:	ldr	x0, [sp, #16]
    3818:	cmp	x0, #0x0
    381c:	b.eq	3830 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_M_allocateEm+0x2c>  // b.none
    3820:	ldr	x0, [sp, #24]
    3824:	ldr	x1, [sp, #16]
    3828:	bl	3b0c <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE8allocateERS2_m>
    382c:	b	3834 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_M_allocateEm+0x30>
    3830:	mov	x0, #0x0                   	// #0
    3834:	ldp	x29, x30, [sp], #32
    3838:	ret

000000000000383c <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
    383c:	stp	x29, x30, [sp, #-64]!
    3840:	mov	x29, sp
    3844:	str	x0, [sp, #40]
    3848:	str	x1, [sp, #32]
    384c:	str	x2, [sp, #24]
    3850:	str	x3, [sp, #16]
    3854:	ldr	x3, [sp, #16]
    3858:	ldr	x2, [sp, #24]
    385c:	ldr	x1, [sp, #32]
    3860:	ldr	x0, [sp, #40]
    3864:	bl	3b34 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
    3868:	ldp	x29, x30, [sp], #64
    386c:	ret

0000000000003870 <_ZNK9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEE4baseEv>:
    3870:	sub	sp, sp, #0x10
    3874:	str	x0, [sp, #8]
    3878:	ldr	x0, [sp, #8]
    387c:	add	sp, sp, #0x10
    3880:	ret

0000000000003884 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>:
    3884:	sub	sp, sp, #0x10
    3888:	str	x0, [sp, #8]
    388c:	ldr	x0, [sp, #8]
    3890:	add	sp, sp, #0x10
    3894:	ret

0000000000003898 <_ZSt34__uninitialized_move_if_noexcept_aIPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_>:
    3898:	stp	x29, x30, [sp, #-64]!
    389c:	mov	x29, sp
    38a0:	str	x19, [sp, #16]
    38a4:	str	x0, [sp, #56]
    38a8:	str	x1, [sp, #48]
    38ac:	str	x2, [sp, #40]
    38b0:	str	x3, [sp, #32]
    38b4:	ldr	x0, [sp, #56]
    38b8:	bl	3b6c <_ZSt32__make_move_if_noexcept_iteratorIN12_GLOBAL__N_110OptionInfoESt13move_iteratorIPS1_EET0_PT_>
    38bc:	mov	x19, x0
    38c0:	ldr	x0, [sp, #48]
    38c4:	bl	3b6c <_ZSt32__make_move_if_noexcept_iteratorIN12_GLOBAL__N_110OptionInfoESt13move_iteratorIPS1_EET0_PT_>
    38c8:	ldr	x3, [sp, #32]
    38cc:	ldr	x2, [sp, #40]
    38d0:	mov	x1, x0
    38d4:	mov	x0, x19
    38d8:	bl	3b90 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEES3_S2_ET0_T_S6_S5_RSaIT1_E>
    38dc:	ldr	x19, [sp, #16]
    38e0:	ldp	x29, x30, [sp], #64
    38e4:	ret

00000000000038e8 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE7destroyIS1_EEvRS2_PT_>:
    38e8:	stp	x29, x30, [sp, #-32]!
    38ec:	mov	x29, sp
    38f0:	str	x0, [sp, #24]
    38f4:	str	x1, [sp, #16]
    38f8:	ldr	x1, [sp, #16]
    38fc:	ldr	x0, [sp, #24]
    3900:	bl	3bc0 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE7destroyIS2_EEvPT_>
    3904:	nop
    3908:	ldp	x29, x30, [sp], #32
    390c:	ret

0000000000003910 <_ZSt8_DestroyIPN12_GLOBAL__N_110OptionInfoES1_EvT_S3_RSaIT0_E>:
    3910:	stp	x29, x30, [sp, #-48]!
    3914:	mov	x29, sp
    3918:	str	x0, [sp, #40]
    391c:	str	x1, [sp, #32]
    3920:	str	x2, [sp, #24]
    3924:	ldr	x1, [sp, #32]
    3928:	ldr	x0, [sp, #40]
    392c:	bl	3be4 <_ZSt8_DestroyIPN12_GLOBAL__N_110OptionInfoEEvT_S3_>
    3930:	nop
    3934:	ldp	x29, x30, [sp], #48
    3938:	ret

000000000000393c <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE13_M_deallocateEPS1_m>:
    393c:	stp	x29, x30, [sp, #-48]!
    3940:	mov	x29, sp
    3944:	str	x0, [sp, #40]
    3948:	str	x1, [sp, #32]
    394c:	str	x2, [sp, #24]
    3950:	ldr	x0, [sp, #32]
    3954:	cmp	x0, #0x0
    3958:	b.eq	396c <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE13_M_deallocateEPS1_m+0x30>  // b.none
    395c:	ldr	x0, [sp, #40]
    3960:	ldr	x2, [sp, #24]
    3964:	ldr	x1, [sp, #32]
    3968:	bl	3c0c <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE10deallocateERS2_PS1_m>
    396c:	nop
    3970:	ldp	x29, x30, [sp], #48
    3974:	ret

0000000000003978 <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE7_M_addrEv>:
    3978:	sub	sp, sp, #0x10
    397c:	str	x0, [sp, #8]
    3980:	ldr	x0, [sp, #8]
    3984:	add	sp, sp, #0x10
    3988:	ret

000000000000398c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE21_M_get_Node_allocatorEv>:
    398c:	sub	sp, sp, #0x10
    3990:	str	x0, [sp, #8]
    3994:	ldr	x0, [sp, #8]
    3998:	add	sp, sp, #0x10
    399c:	ret

00000000000039a0 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE7destroyISE_EEvRSG_PT_>:
    39a0:	stp	x29, x30, [sp, #-32]!
    39a4:	mov	x29, sp
    39a8:	str	x0, [sp, #24]
    39ac:	str	x1, [sp, #16]
    39b0:	ldr	x1, [sp, #16]
    39b4:	ldr	x0, [sp, #24]
    39b8:	bl	3c68 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE7destroyISF_EEvPT_>
    39bc:	nop
    39c0:	ldp	x29, x30, [sp], #32
    39c4:	ret

00000000000039c8 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE10deallocateERSG_PSF_m>:
    39c8:	stp	x29, x30, [sp, #-48]!
    39cc:	mov	x29, sp
    39d0:	str	x0, [sp, #40]
    39d4:	str	x1, [sp, #32]
    39d8:	str	x2, [sp, #24]
    39dc:	ldr	x2, [sp, #24]
    39e0:	ldr	x1, [sp, #32]
    39e4:	ldr	x0, [sp, #40]
    39e8:	bl	3c8c <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE10deallocateEPSG_m>
    39ec:	nop
    39f0:	ldp	x29, x30, [sp], #48
    39f4:	ret

00000000000039f8 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE8allocateERSG_m>:
    39f8:	stp	x29, x30, [sp, #-32]!
    39fc:	mov	x29, sp
    3a00:	str	x0, [sp, #24]
    3a04:	str	x1, [sp, #16]
    3a08:	mov	x2, #0x0                   	// #0
    3a0c:	ldr	x1, [sp, #16]
    3a10:	ldr	x0, [sp, #24]
    3a14:	bl	3cb4 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE8allocateEmPKv>
    3a18:	ldp	x29, x30, [sp], #32
    3a1c:	ret

0000000000003a20 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE9constructISE_JRKSt21piecewise_construct_tSt5tupleIJOS7_EESM_IJEEEEEvRSG_PT_DpOT0_>:
    3a20:	stp	x29, x30, [sp, #-80]!
    3a24:	mov	x29, sp
    3a28:	stp	x19, x20, [sp, #16]
    3a2c:	str	x0, [sp, #72]
    3a30:	str	x1, [sp, #64]
    3a34:	str	x2, [sp, #56]
    3a38:	str	x3, [sp, #48]
    3a3c:	str	x4, [sp, #40]
    3a40:	ldr	x0, [sp, #56]
    3a44:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3a48:	mov	x19, x0
    3a4c:	ldr	x0, [sp, #48]
    3a50:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3a54:	mov	x20, x0
    3a58:	ldr	x0, [sp, #40]
    3a5c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3a60:	mov	x4, x0
    3a64:	mov	x3, x20
    3a68:	mov	x2, x19
    3a6c:	ldr	x1, [sp, #64]
    3a70:	ldr	x0, [sp, #72]
    3a74:	bl	3d18 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE9constructISF_JRKSt21piecewise_construct_tSt5tupleIJOS8_EESM_IJEEEEEvPT_DpOT0_>
    3a78:	nop
    3a7c:	ldp	x19, x20, [sp, #16]
    3a80:	ldp	x29, x30, [sp], #80
    3a84:	ret

0000000000003a88 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC1IRPSt13_Rb_tree_nodeIS_IKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISE_EEEERS1_Lb1EEEOT_OT0_>:
    3a88:	stp	x29, x30, [sp, #-48]!
    3a8c:	mov	x29, sp
    3a90:	str	x0, [sp, #40]
    3a94:	str	x1, [sp, #32]
    3a98:	str	x2, [sp, #24]
    3a9c:	ldr	x0, [sp, #32]
    3aa0:	bl	3d90 <_ZSt7forwardIRPSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEOT_RNSt16remove_referenceISI_E4typeE>
    3aa4:	ldr	x1, [x0]
    3aa8:	ldr	x0, [sp, #40]
    3aac:	str	x1, [x0]
    3ab0:	ldr	x0, [sp, #24]
    3ab4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3ab8:	ldr	x1, [x0]
    3abc:	ldr	x0, [sp, #40]
    3ac0:	str	x1, [x0, #8]
    3ac4:	nop
    3ac8:	ldp	x29, x30, [sp], #48
    3acc:	ret

0000000000003ad0 <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE6_M_ptrEv>:
    3ad0:	stp	x29, x30, [sp, #-32]!
    3ad4:	mov	x29, sp
    3ad8:	str	x0, [sp, #24]
    3adc:	ldr	x0, [sp, #24]
    3ae0:	bl	3da4 <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE7_M_addrEv>
    3ae4:	ldp	x29, x30, [sp], #32
    3ae8:	ret

0000000000003aec <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE8max_sizeEv>:
    3aec:	stp	x29, x30, [sp, #-32]!
    3af0:	mov	x29, sp
    3af4:	str	x0, [sp, #24]
    3af8:	ldr	x0, [sp, #24]
    3afc:	bl	3df4 <_ZNKSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>
    3b00:	bl	3db8 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_S_max_sizeERKS2_>
    3b04:	ldp	x29, x30, [sp], #32
    3b08:	ret

0000000000003b0c <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE8allocateERS2_m>:
    3b0c:	stp	x29, x30, [sp, #-32]!
    3b10:	mov	x29, sp
    3b14:	str	x0, [sp, #24]
    3b18:	str	x1, [sp, #16]
    3b1c:	mov	x2, #0x0                   	// #0
    3b20:	ldr	x1, [sp, #16]
    3b24:	ldr	x0, [sp, #24]
    3b28:	bl	3e08 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE8allocateEmPKv>
    3b2c:	ldp	x29, x30, [sp], #32
    3b30:	ret

0000000000003b34 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
    3b34:	stp	x29, x30, [sp, #-64]!
    3b38:	mov	x29, sp
    3b3c:	str	x0, [sp, #56]
    3b40:	str	x1, [sp, #48]
    3b44:	str	x2, [sp, #40]
    3b48:	str	x3, [sp, #32]
    3b4c:	strb	w4, [sp, #24]
    3b50:	ldr	x3, [sp, #32]
    3b54:	ldr	x2, [sp, #40]
    3b58:	ldr	x1, [sp, #48]
    3b5c:	ldr	x0, [sp, #56]
    3b60:	bl	3e64 <_ZSt12__relocate_aIPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_>
    3b64:	ldp	x29, x30, [sp], #64
    3b68:	ret

0000000000003b6c <_ZSt32__make_move_if_noexcept_iteratorIN12_GLOBAL__N_110OptionInfoESt13move_iteratorIPS1_EET0_PT_>:
    3b6c:	stp	x29, x30, [sp, #-48]!
    3b70:	mov	x29, sp
    3b74:	str	x0, [sp, #24]
    3b78:	add	x0, sp, #0x28
    3b7c:	ldr	x1, [sp, #24]
    3b80:	bl	3ec0 <_ZNSt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEEC1ES2_>
    3b84:	ldr	x0, [sp, #40]
    3b88:	ldp	x29, x30, [sp], #48
    3b8c:	ret

0000000000003b90 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEES3_S2_ET0_T_S6_S5_RSaIT1_E>:
    3b90:	stp	x29, x30, [sp, #-48]!
    3b94:	mov	x29, sp
    3b98:	str	x0, [sp, #40]
    3b9c:	str	x1, [sp, #32]
    3ba0:	str	x2, [sp, #24]
    3ba4:	str	x3, [sp, #16]
    3ba8:	ldr	x2, [sp, #24]
    3bac:	ldr	x1, [sp, #32]
    3bb0:	ldr	x0, [sp, #40]
    3bb4:	bl	3ee4 <_ZSt18uninitialized_copyISt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEES3_ET0_T_S6_S5_>
    3bb8:	ldp	x29, x30, [sp], #48
    3bbc:	ret

0000000000003bc0 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE7destroyIS2_EEvPT_>:
    3bc0:	stp	x29, x30, [sp, #-32]!
    3bc4:	mov	x29, sp
    3bc8:	str	x0, [sp, #24]
    3bcc:	str	x1, [sp, #16]
    3bd0:	ldr	x0, [sp, #16]
    3bd4:	bl	1fac <_ZN12_GLOBAL__N_110OptionInfoD1Ev>
    3bd8:	nop
    3bdc:	ldp	x29, x30, [sp], #32
    3be0:	ret

0000000000003be4 <_ZSt8_DestroyIPN12_GLOBAL__N_110OptionInfoEEvT_S3_>:
    3be4:	stp	x29, x30, [sp, #-32]!
    3be8:	mov	x29, sp
    3bec:	str	x0, [sp, #24]
    3bf0:	str	x1, [sp, #16]
    3bf4:	ldr	x1, [sp, #16]
    3bf8:	ldr	x0, [sp, #24]
    3bfc:	bl	3f18 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN12_GLOBAL__N_110OptionInfoEEEvT_S5_>
    3c00:	nop
    3c04:	ldp	x29, x30, [sp], #32
    3c08:	ret

0000000000003c0c <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE10deallocateERS2_PS1_m>:
    3c0c:	stp	x29, x30, [sp, #-48]!
    3c10:	mov	x29, sp
    3c14:	str	x0, [sp, #40]
    3c18:	str	x1, [sp, #32]
    3c1c:	str	x2, [sp, #24]
    3c20:	ldr	x2, [sp, #24]
    3c24:	ldr	x1, [sp, #32]
    3c28:	ldr	x0, [sp, #40]
    3c2c:	bl	3f60 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE10deallocateEPS2_m>
    3c30:	nop
    3c34:	ldp	x29, x30, [sp], #48
    3c38:	ret

0000000000003c3c <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS9_EEED1Ev>:
    3c3c:	stp	x29, x30, [sp, #-32]!
    3c40:	mov	x29, sp
    3c44:	str	x0, [sp, #24]
    3c48:	ldr	x0, [sp, #24]
    3c4c:	add	x0, x0, #0x20
    3c50:	bl	3f88 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EED1Ev>
    3c54:	ldr	x0, [sp, #24]
    3c58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    3c5c:	nop
    3c60:	ldp	x29, x30, [sp], #32
    3c64:	ret

0000000000003c68 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE7destroyISF_EEvPT_>:
    3c68:	stp	x29, x30, [sp, #-32]!
    3c6c:	mov	x29, sp
    3c70:	str	x0, [sp, #24]
    3c74:	str	x1, [sp, #16]
    3c78:	ldr	x0, [sp, #16]
    3c7c:	bl	3c3c <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS9_EEED1Ev>
    3c80:	nop
    3c84:	ldp	x29, x30, [sp], #32
    3c88:	ret

0000000000003c8c <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE10deallocateEPSG_m>:
    3c8c:	stp	x29, x30, [sp, #-48]!
    3c90:	mov	x29, sp
    3c94:	str	x0, [sp, #40]
    3c98:	str	x1, [sp, #32]
    3c9c:	str	x2, [sp, #24]
    3ca0:	ldr	x0, [sp, #32]
    3ca4:	bl	0 <_ZdlPv>
    3ca8:	nop
    3cac:	ldp	x29, x30, [sp], #48
    3cb0:	ret

0000000000003cb4 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE8allocateEmPKv>:
    3cb4:	stp	x29, x30, [sp, #-48]!
    3cb8:	mov	x29, sp
    3cbc:	str	x0, [sp, #40]
    3cc0:	str	x1, [sp, #32]
    3cc4:	str	x2, [sp, #24]
    3cc8:	ldr	x0, [sp, #40]
    3ccc:	bl	3fd8 <_ZNK9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE8max_sizeEv>
    3cd0:	mov	x1, x0
    3cd4:	ldr	x0, [sp, #32]
    3cd8:	cmp	x0, x1
    3cdc:	cset	w0, hi  // hi = pmore
    3ce0:	and	w0, w0, #0xff
    3ce4:	cmp	w0, #0x0
    3ce8:	b.eq	3cf0 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE8allocateEmPKv+0x3c>  // b.none
    3cec:	bl	0 <_ZSt17__throw_bad_allocv>
    3cf0:	ldr	x1, [sp, #32]
    3cf4:	mov	x0, x1
    3cf8:	lsl	x0, x0, #1
    3cfc:	add	x0, x0, x1
    3d00:	lsl	x0, x0, #2
    3d04:	sub	x0, x0, x1
    3d08:	lsl	x0, x0, #3
    3d0c:	bl	0 <_Znwm>
    3d10:	ldp	x29, x30, [sp], #48
    3d14:	ret

0000000000003d18 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE9constructISF_JRKSt21piecewise_construct_tSt5tupleIJOS8_EESM_IJEEEEEvPT_DpOT0_>:
    3d18:	stp	x29, x30, [sp, #-112]!
    3d1c:	mov	x29, sp
    3d20:	str	x19, [sp, #16]
    3d24:	str	x0, [sp, #72]
    3d28:	str	x1, [sp, #64]
    3d2c:	str	x2, [sp, #56]
    3d30:	str	x3, [sp, #48]
    3d34:	str	x4, [sp, #40]
    3d38:	ldr	x0, [sp, #56]
    3d3c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3d40:	ldr	x0, [sp, #48]
    3d44:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3d48:	mov	x1, x0
    3d4c:	add	x0, sp, #0x60
    3d50:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3d54:	add	x19, sp, #0x60
    3d58:	ldr	x0, [sp, #40]
    3d5c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3d60:	ldr	x0, [sp, #64]
    3d64:	mov	x1, x0
    3d68:	mov	x0, #0x38                  	// #56
    3d6c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3d70:	ldrb	w3, [sp, #104]
    3d74:	mov	x2, x19
    3d78:	ldrb	w1, [sp, #88]
    3d7c:	bl	3ff8 <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS9_EEEC1IJOS5_EJEEESt21piecewise_construct_tSt5tupleIJDpT_EESG_IJDpT0_EE>
    3d80:	nop
    3d84:	ldr	x19, [sp, #16]
    3d88:	ldp	x29, x30, [sp], #112
    3d8c:	ret

0000000000003d90 <_ZSt7forwardIRPSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEOT_RNSt16remove_referenceISI_E4typeE>:
    3d90:	sub	sp, sp, #0x10
    3d94:	str	x0, [sp, #8]
    3d98:	ldr	x0, [sp, #8]
    3d9c:	add	sp, sp, #0x10
    3da0:	ret

0000000000003da4 <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE7_M_addrEv>:
    3da4:	sub	sp, sp, #0x10
    3da8:	str	x0, [sp, #8]
    3dac:	ldr	x0, [sp, #8]
    3db0:	add	sp, sp, #0x10
    3db4:	ret

0000000000003db8 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_S_max_sizeERKS2_>:
    3db8:	stp	x29, x30, [sp, #-48]!
    3dbc:	mov	x29, sp
    3dc0:	str	x0, [sp, #24]
    3dc4:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    3dc8:	movk	x0, #0x2aa, lsl #48
    3dcc:	str	x0, [sp, #40]
    3dd0:	ldr	x0, [sp, #24]
    3dd4:	bl	4034 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE8max_sizeERKS2_>
    3dd8:	str	x0, [sp, #32]
    3ddc:	add	x1, sp, #0x20
    3de0:	add	x0, sp, #0x28
    3de4:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    3de8:	ldr	x0, [x0]
    3dec:	ldp	x29, x30, [sp], #48
    3df0:	ret

0000000000003df4 <_ZNKSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>:
    3df4:	sub	sp, sp, #0x10
    3df8:	str	x0, [sp, #8]
    3dfc:	ldr	x0, [sp, #8]
    3e00:	add	sp, sp, #0x10
    3e04:	ret

0000000000003e08 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE8allocateEmPKv>:
    3e08:	stp	x29, x30, [sp, #-48]!
    3e0c:	mov	x29, sp
    3e10:	str	x0, [sp, #40]
    3e14:	str	x1, [sp, #32]
    3e18:	str	x2, [sp, #24]
    3e1c:	ldr	x0, [sp, #40]
    3e20:	bl	4050 <_ZNK9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE8max_sizeEv>
    3e24:	mov	x1, x0
    3e28:	ldr	x0, [sp, #32]
    3e2c:	cmp	x0, x1
    3e30:	cset	w0, hi  // hi = pmore
    3e34:	and	w0, w0, #0xff
    3e38:	cmp	w0, #0x0
    3e3c:	b.eq	3e44 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE8allocateEmPKv+0x3c>  // b.none
    3e40:	bl	0 <_ZSt17__throw_bad_allocv>
    3e44:	ldr	x1, [sp, #32]
    3e48:	mov	x0, x1
    3e4c:	lsl	x0, x0, #1
    3e50:	add	x0, x0, x1
    3e54:	lsl	x0, x0, #4
    3e58:	bl	0 <_Znwm>
    3e5c:	ldp	x29, x30, [sp], #48
    3e60:	ret

0000000000003e64 <_ZSt12__relocate_aIPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_>:
    3e64:	stp	x29, x30, [sp, #-64]!
    3e68:	mov	x29, sp
    3e6c:	stp	x19, x20, [sp, #16]
    3e70:	str	x0, [sp, #56]
    3e74:	str	x1, [sp, #48]
    3e78:	str	x2, [sp, #40]
    3e7c:	str	x3, [sp, #32]
    3e80:	ldr	x0, [sp, #56]
    3e84:	bl	4068 <_ZSt12__niter_baseIPN12_GLOBAL__N_110OptionInfoEET_S3_>
    3e88:	mov	x19, x0
    3e8c:	ldr	x0, [sp, #48]
    3e90:	bl	4068 <_ZSt12__niter_baseIPN12_GLOBAL__N_110OptionInfoEET_S3_>
    3e94:	mov	x20, x0
    3e98:	ldr	x0, [sp, #40]
    3e9c:	bl	4068 <_ZSt12__niter_baseIPN12_GLOBAL__N_110OptionInfoEET_S3_>
    3ea0:	ldr	x3, [sp, #32]
    3ea4:	mov	x2, x0
    3ea8:	mov	x1, x20
    3eac:	mov	x0, x19
    3eb0:	bl	407c <_ZSt14__relocate_a_1IPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_>
    3eb4:	ldp	x19, x20, [sp, #16]
    3eb8:	ldp	x29, x30, [sp], #64
    3ebc:	ret

0000000000003ec0 <_ZNSt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEEC1ES2_>:
    3ec0:	sub	sp, sp, #0x10
    3ec4:	str	x0, [sp, #8]
    3ec8:	str	x1, [sp]
    3ecc:	ldr	x0, [sp, #8]
    3ed0:	ldr	x1, [sp]
    3ed4:	str	x1, [x0]
    3ed8:	nop
    3edc:	add	sp, sp, #0x10
    3ee0:	ret

0000000000003ee4 <_ZSt18uninitialized_copyISt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEES3_ET0_T_S6_S5_>:
    3ee4:	stp	x29, x30, [sp, #-64]!
    3ee8:	mov	x29, sp
    3eec:	str	x0, [sp, #40]
    3ef0:	str	x1, [sp, #32]
    3ef4:	str	x2, [sp, #24]
    3ef8:	mov	w0, #0x1                   	// #1
    3efc:	strb	w0, [sp, #63]
    3f00:	ldr	x2, [sp, #24]
    3f04:	ldr	x1, [sp, #32]
    3f08:	ldr	x0, [sp, #40]
    3f0c:	bl	4100 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEES5_EET0_T_S8_S7_>
    3f10:	ldp	x29, x30, [sp], #64
    3f14:	ret

0000000000003f18 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN12_GLOBAL__N_110OptionInfoEEEvT_S5_>:
    3f18:	stp	x29, x30, [sp, #-32]!
    3f1c:	mov	x29, sp
    3f20:	str	x0, [sp, #24]
    3f24:	str	x1, [sp, #16]
    3f28:	ldr	x1, [sp, #24]
    3f2c:	ldr	x0, [sp, #16]
    3f30:	cmp	x1, x0
    3f34:	b.eq	3f54 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN12_GLOBAL__N_110OptionInfoEEEvT_S5_+0x3c>  // b.none
    3f38:	ldr	x0, [sp, #24]
    3f3c:	bl	4180 <_ZSt11__addressofIN12_GLOBAL__N_110OptionInfoEEPT_RS2_>
    3f40:	bl	4194 <_ZSt8_DestroyIN12_GLOBAL__N_110OptionInfoEEvPT_>
    3f44:	ldr	x0, [sp, #24]
    3f48:	add	x0, x0, #0x30
    3f4c:	str	x0, [sp, #24]
    3f50:	b	3f28 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN12_GLOBAL__N_110OptionInfoEEEvT_S5_+0x10>
    3f54:	nop
    3f58:	ldp	x29, x30, [sp], #32
    3f5c:	ret

0000000000003f60 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE10deallocateEPS2_m>:
    3f60:	stp	x29, x30, [sp, #-48]!
    3f64:	mov	x29, sp
    3f68:	str	x0, [sp, #40]
    3f6c:	str	x1, [sp, #32]
    3f70:	str	x2, [sp, #24]
    3f74:	ldr	x0, [sp, #32]
    3f78:	bl	0 <_ZdlPv>
    3f7c:	nop
    3f80:	ldp	x29, x30, [sp], #48
    3f84:	ret

0000000000003f88 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EED1Ev>:
    3f88:	stp	x29, x30, [sp, #-48]!
    3f8c:	mov	x29, sp
    3f90:	stp	x19, x20, [sp, #16]
    3f94:	str	x0, [sp, #40]
    3f98:	ldr	x0, [sp, #40]
    3f9c:	ldr	x19, [x0]
    3fa0:	ldr	x0, [sp, #40]
    3fa4:	ldr	x20, [x0, #8]
    3fa8:	ldr	x0, [sp, #40]
    3fac:	bl	3884 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>
    3fb0:	mov	x2, x0
    3fb4:	mov	x1, x20
    3fb8:	mov	x0, x19
    3fbc:	bl	3910 <_ZSt8_DestroyIPN12_GLOBAL__N_110OptionInfoES1_EvT_S3_RSaIT0_E>
    3fc0:	ldr	x0, [sp, #40]
    3fc4:	bl	41d4 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EED2Ev>
    3fc8:	nop
    3fcc:	ldp	x19, x20, [sp, #16]
    3fd0:	ldp	x29, x30, [sp], #48
    3fd4:	ret

0000000000003fd8 <_ZNK9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE8max_sizeEv>:
    3fd8:	sub	sp, sp, #0x10
    3fdc:	str	x0, [sp, #8]
    3fe0:	mov	x0, #0x745d                	// #29789
    3fe4:	movk	x0, #0x45d1, lsl #16
    3fe8:	movk	x0, #0x5d17, lsl #32
    3fec:	movk	x0, #0x174, lsl #48
    3ff0:	add	sp, sp, #0x10
    3ff4:	ret

0000000000003ff8 <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS9_EEEC1IJOS5_EJEEESt21piecewise_construct_tSt5tupleIJDpT_EESG_IJDpT0_EE>:
    3ff8:	stp	x29, x30, [sp, #-64]!
    3ffc:	mov	x29, sp
    4000:	str	x0, [sp, #40]
    4004:	strb	w1, [sp, #32]
    4008:	str	x2, [sp, #24]
    400c:	strb	w3, [sp, #16]
    4010:	add	x0, sp, #0x10
    4014:	mov	w3, w5
    4018:	mov	x2, x0
    401c:	ldr	x1, [sp, #24]
    4020:	ldr	x0, [sp, #40]
    4024:	bl	4270 <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS9_EEEC1IJOS5_EJLm0EEJEJEEERSt5tupleIJDpT_EERSF_IJDpT1_EESt12_Index_tupleIJXspT0_EEESO_IJXspT2_EEE>
    4028:	nop
    402c:	ldp	x29, x30, [sp], #64
    4030:	ret

0000000000004034 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE8max_sizeERKS2_>:
    4034:	stp	x29, x30, [sp, #-32]!
    4038:	mov	x29, sp
    403c:	str	x0, [sp, #24]
    4040:	ldr	x0, [sp, #24]
    4044:	bl	4050 <_ZNK9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE8max_sizeEv>
    4048:	ldp	x29, x30, [sp], #32
    404c:	ret

0000000000004050 <_ZNK9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE8max_sizeEv>:
    4050:	sub	sp, sp, #0x10
    4054:	str	x0, [sp, #8]
    4058:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    405c:	movk	x0, #0x2aa, lsl #48
    4060:	add	sp, sp, #0x10
    4064:	ret

0000000000004068 <_ZSt12__niter_baseIPN12_GLOBAL__N_110OptionInfoEET_S3_>:
    4068:	sub	sp, sp, #0x10
    406c:	str	x0, [sp, #8]
    4070:	ldr	x0, [sp, #8]
    4074:	add	sp, sp, #0x10
    4078:	ret

000000000000407c <_ZSt14__relocate_a_1IPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_>:
    407c:	stp	x29, x30, [sp, #-80]!
    4080:	mov	x29, sp
    4084:	str	x19, [sp, #16]
    4088:	str	x0, [sp, #56]
    408c:	str	x1, [sp, #48]
    4090:	str	x2, [sp, #40]
    4094:	str	x3, [sp, #32]
    4098:	ldr	x0, [sp, #40]
    409c:	str	x0, [sp, #72]
    40a0:	ldr	x1, [sp, #56]
    40a4:	ldr	x0, [sp, #48]
    40a8:	cmp	x1, x0
    40ac:	b.eq	40f0 <_ZSt14__relocate_a_1IPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_+0x74>  // b.none
    40b0:	ldr	x0, [sp, #72]
    40b4:	bl	4180 <_ZSt11__addressofIN12_GLOBAL__N_110OptionInfoEEPT_RS2_>
    40b8:	mov	x19, x0
    40bc:	ldr	x0, [sp, #56]
    40c0:	bl	4180 <_ZSt11__addressofIN12_GLOBAL__N_110OptionInfoEEPT_RS2_>
    40c4:	ldr	x2, [sp, #32]
    40c8:	mov	x1, x0
    40cc:	mov	x0, x19
    40d0:	bl	42e0 <_ZSt19__relocate_object_aIN12_GLOBAL__N_110OptionInfoES1_SaIS1_EEvPT_PT0_RT1_>
    40d4:	ldr	x0, [sp, #56]
    40d8:	add	x0, x0, #0x30
    40dc:	str	x0, [sp, #56]
    40e0:	ldr	x0, [sp, #72]
    40e4:	add	x0, x0, #0x30
    40e8:	str	x0, [sp, #72]
    40ec:	b	40a0 <_ZSt14__relocate_a_1IPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_+0x24>
    40f0:	ldr	x0, [sp, #72]
    40f4:	ldr	x19, [sp, #16]
    40f8:	ldp	x29, x30, [sp], #80
    40fc:	ret

0000000000004100 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEES5_EET0_T_S8_S7_>:
    4100:	stp	x29, x30, [sp, #-80]!
    4104:	mov	x29, sp
    4108:	str	x19, [sp, #16]
    410c:	str	x0, [sp, #56]
    4110:	str	x1, [sp, #48]
    4114:	str	x2, [sp, #40]
    4118:	ldr	x0, [sp, #40]
    411c:	str	x0, [sp, #72]
    4120:	add	x1, sp, #0x30
    4124:	add	x0, sp, #0x38
    4128:	bl	432c <_ZStneIPN12_GLOBAL__N_110OptionInfoEEbRKSt13move_iteratorIT_ES7_>
    412c:	and	w0, w0, #0xff
    4130:	cmp	w0, #0x0
    4134:	b.eq	4170 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEES5_EET0_T_S8_S7_+0x70>  // b.none
    4138:	ldr	x0, [sp, #72]
    413c:	bl	4180 <_ZSt11__addressofIN12_GLOBAL__N_110OptionInfoEEPT_RS2_>
    4140:	mov	x19, x0
    4144:	add	x0, sp, #0x38
    4148:	bl	4384 <_ZNKSt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEEdeEv>
    414c:	mov	x1, x0
    4150:	mov	x0, x19
    4154:	bl	439c <_ZSt10_ConstructIN12_GLOBAL__N_110OptionInfoEJS1_EEvPT_DpOT0_>
    4158:	add	x0, sp, #0x38
    415c:	bl	435c <_ZNSt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEEppEv>
    4160:	ldr	x0, [sp, #72]
    4164:	add	x0, x0, #0x30
    4168:	str	x0, [sp, #72]
    416c:	b	4120 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEES5_EET0_T_S8_S7_+0x20>
    4170:	ldr	x0, [sp, #72]
    4174:	ldr	x19, [sp, #16]
    4178:	ldp	x29, x30, [sp], #80
    417c:	ret

0000000000004180 <_ZSt11__addressofIN12_GLOBAL__N_110OptionInfoEEPT_RS2_>:
    4180:	sub	sp, sp, #0x10
    4184:	str	x0, [sp, #8]
    4188:	ldr	x0, [sp, #8]
    418c:	add	sp, sp, #0x10
    4190:	ret

0000000000004194 <_ZSt8_DestroyIN12_GLOBAL__N_110OptionInfoEEvPT_>:
    4194:	stp	x29, x30, [sp, #-32]!
    4198:	mov	x29, sp
    419c:	str	x0, [sp, #24]
    41a0:	ldr	x0, [sp, #24]
    41a4:	bl	1fac <_ZN12_GLOBAL__N_110OptionInfoD1Ev>
    41a8:	nop
    41ac:	ldp	x29, x30, [sp], #32
    41b0:	ret

00000000000041b4 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_Vector_implD1Ev>:
    41b4:	stp	x29, x30, [sp, #-32]!
    41b8:	mov	x29, sp
    41bc:	str	x0, [sp, #24]
    41c0:	ldr	x0, [sp, #24]
    41c4:	bl	43e4 <_ZNSaIN12_GLOBAL__N_110OptionInfoEED2Ev>
    41c8:	nop
    41cc:	ldp	x29, x30, [sp], #32
    41d0:	ret

00000000000041d4 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EED2Ev>:
    41d4:	stp	x29, x30, [sp, #-32]!
    41d8:	mov	x29, sp
    41dc:	str	x0, [sp, #24]
    41e0:	ldr	x0, [sp, #24]
    41e4:	ldr	x3, [x0]
    41e8:	ldr	x0, [sp, #24]
    41ec:	ldr	x1, [x0, #16]
    41f0:	ldr	x0, [sp, #24]
    41f4:	ldr	x0, [x0]
    41f8:	sub	x0, x1, x0
    41fc:	asr	x1, x0, #4
    4200:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    4204:	movk	x0, #0xaaab
    4208:	mul	x0, x1, x0
    420c:	mov	x2, x0
    4210:	mov	x1, x3
    4214:	ldr	x0, [sp, #24]
    4218:	bl	393c <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE13_M_deallocateEPS1_m>
    421c:	ldr	x0, [sp, #24]
    4220:	bl	41b4 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_Vector_implD1Ev>
    4224:	nop
    4228:	ldp	x29, x30, [sp], #32
    422c:	ret

0000000000004230 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EEC2Ev>:
    4230:	stp	x29, x30, [sp, #-32]!
    4234:	mov	x29, sp
    4238:	str	x0, [sp, #24]
    423c:	ldr	x0, [sp, #24]
    4240:	bl	4404 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_Vector_implC1Ev>
    4244:	nop
    4248:	ldp	x29, x30, [sp], #32
    424c:	ret

0000000000004250 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EEC1Ev>:
    4250:	stp	x29, x30, [sp, #-32]!
    4254:	mov	x29, sp
    4258:	str	x0, [sp, #24]
    425c:	ldr	x0, [sp, #24]
    4260:	bl	4230 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EEC2Ev>
    4264:	nop
    4268:	ldp	x29, x30, [sp], #32
    426c:	ret

0000000000004270 <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS9_EEEC1IJOS5_EJLm0EEJEJEEERSt5tupleIJDpT_EERSF_IJDpT1_EESt12_Index_tupleIJXspT0_EEESO_IJXspT2_EEE>:
    4270:	stp	x29, x30, [sp, #-80]!
    4274:	mov	x29, sp
    4278:	str	x19, [sp, #16]
    427c:	str	x0, [sp, #72]
    4280:	str	x1, [sp, #64]
    4284:	str	x2, [sp, #56]
    4288:	strb	w3, [sp, #48]
    428c:	strb	w4, [sp, #40]
    4290:	ldr	x19, [sp, #72]
    4294:	ldr	x0, [sp, #64]
    4298:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    429c:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    42a0:	mov	x1, x0
    42a4:	mov	x0, x19
    42a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    42ac:	ldr	x0, [sp, #72]
    42b0:	str	xzr, [x0, #32]
    42b4:	ldr	x0, [sp, #72]
    42b8:	str	xzr, [x0, #40]
    42bc:	ldr	x0, [sp, #72]
    42c0:	str	xzr, [x0, #48]
    42c4:	ldr	x0, [sp, #72]
    42c8:	add	x0, x0, #0x20
    42cc:	bl	4250 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EEC1Ev>
    42d0:	nop
    42d4:	ldr	x19, [sp, #16]
    42d8:	ldp	x29, x30, [sp], #80
    42dc:	ret

00000000000042e0 <_ZSt19__relocate_object_aIN12_GLOBAL__N_110OptionInfoES1_SaIS1_EEvPT_PT0_RT1_>:
    42e0:	stp	x29, x30, [sp, #-48]!
    42e4:	mov	x29, sp
    42e8:	str	x0, [sp, #40]
    42ec:	str	x1, [sp, #32]
    42f0:	str	x2, [sp, #24]
    42f4:	ldr	x0, [sp, #32]
    42f8:	bl	2860 <_ZSt4moveIRN12_GLOBAL__N_110OptionInfoEEONSt16remove_referenceIT_E4typeEOS4_>
    42fc:	mov	x2, x0
    4300:	ldr	x1, [sp, #40]
    4304:	ldr	x0, [sp, #24]
    4308:	bl	2f00 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
    430c:	ldr	x0, [sp, #32]
    4310:	bl	4180 <_ZSt11__addressofIN12_GLOBAL__N_110OptionInfoEEPT_RS2_>
    4314:	mov	x1, x0
    4318:	ldr	x0, [sp, #24]
    431c:	bl	38e8 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE7destroyIS1_EEvRS2_PT_>
    4320:	nop
    4324:	ldp	x29, x30, [sp], #48
    4328:	ret

000000000000432c <_ZStneIPN12_GLOBAL__N_110OptionInfoEEbRKSt13move_iteratorIT_ES7_>:
    432c:	stp	x29, x30, [sp, #-32]!
    4330:	mov	x29, sp
    4334:	str	x0, [sp, #24]
    4338:	str	x1, [sp, #16]
    433c:	ldr	x1, [sp, #16]
    4340:	ldr	x0, [sp, #24]
    4344:	bl	442c <_ZSteqIPN12_GLOBAL__N_110OptionInfoEEbRKSt13move_iteratorIT_ES7_>
    4348:	and	w0, w0, #0xff
    434c:	eor	w0, w0, #0x1
    4350:	and	w0, w0, #0xff
    4354:	ldp	x29, x30, [sp], #32
    4358:	ret

000000000000435c <_ZNSt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEEppEv>:
    435c:	sub	sp, sp, #0x10
    4360:	str	x0, [sp, #8]
    4364:	ldr	x0, [sp, #8]
    4368:	ldr	x0, [x0]
    436c:	add	x1, x0, #0x30
    4370:	ldr	x0, [sp, #8]
    4374:	str	x1, [x0]
    4378:	ldr	x0, [sp, #8]
    437c:	add	sp, sp, #0x10
    4380:	ret

0000000000004384 <_ZNKSt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEEdeEv>:
    4384:	sub	sp, sp, #0x10
    4388:	str	x0, [sp, #8]
    438c:	ldr	x0, [sp, #8]
    4390:	ldr	x0, [x0]
    4394:	add	sp, sp, #0x10
    4398:	ret

000000000000439c <_ZSt10_ConstructIN12_GLOBAL__N_110OptionInfoEJS1_EEvPT_DpOT0_>:
    439c:	stp	x29, x30, [sp, #-48]!
    43a0:	mov	x29, sp
    43a4:	str	x19, [sp, #16]
    43a8:	str	x0, [sp, #40]
    43ac:	str	x1, [sp, #32]
    43b0:	ldr	x0, [sp, #32]
    43b4:	bl	2eec <_ZSt7forwardIN12_GLOBAL__N_110OptionInfoEEOT_RNSt16remove_referenceIS2_E4typeE>
    43b8:	mov	x19, x0
    43bc:	ldr	x0, [sp, #40]
    43c0:	mov	x1, x0
    43c4:	mov	x0, #0x30                  	// #48
    43c8:	bl	0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    43cc:	mov	x1, x19
    43d0:	bl	361c <_ZN12_GLOBAL__N_110OptionInfoC1EOS0_>
    43d4:	nop
    43d8:	ldr	x19, [sp, #16]
    43dc:	ldp	x29, x30, [sp], #48
    43e0:	ret

00000000000043e4 <_ZNSaIN12_GLOBAL__N_110OptionInfoEED2Ev>:
    43e4:	stp	x29, x30, [sp, #-32]!
    43e8:	mov	x29, sp
    43ec:	str	x0, [sp, #24]
    43f0:	ldr	x0, [sp, #24]
    43f4:	bl	446c <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEED2Ev>
    43f8:	nop
    43fc:	ldp	x29, x30, [sp], #32
    4400:	ret

0000000000004404 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_Vector_implC1Ev>:
    4404:	stp	x29, x30, [sp, #-32]!
    4408:	mov	x29, sp
    440c:	str	x0, [sp, #24]
    4410:	ldr	x0, [sp, #24]
    4414:	bl	4480 <_ZNSaIN12_GLOBAL__N_110OptionInfoEEC2Ev>
    4418:	ldr	x0, [sp, #24]
    441c:	bl	44a0 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE17_Vector_impl_dataC2Ev>
    4420:	nop
    4424:	ldp	x29, x30, [sp], #32
    4428:	ret

000000000000442c <_ZSteqIPN12_GLOBAL__N_110OptionInfoEEbRKSt13move_iteratorIT_ES7_>:
    442c:	stp	x29, x30, [sp, #-48]!
    4430:	mov	x29, sp
    4434:	str	x19, [sp, #16]
    4438:	str	x0, [sp, #40]
    443c:	str	x1, [sp, #32]
    4440:	ldr	x0, [sp, #40]
    4444:	bl	44cc <_ZNKSt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEE4baseEv>
    4448:	mov	x19, x0
    444c:	ldr	x0, [sp, #32]
    4450:	bl	44cc <_ZNKSt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEE4baseEv>
    4454:	cmp	x19, x0
    4458:	cset	w0, eq  // eq = none
    445c:	and	w0, w0, #0xff
    4460:	ldr	x19, [sp, #16]
    4464:	ldp	x29, x30, [sp], #48
    4468:	ret

000000000000446c <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEED2Ev>:
    446c:	sub	sp, sp, #0x10
    4470:	str	x0, [sp, #8]
    4474:	nop
    4478:	add	sp, sp, #0x10
    447c:	ret

0000000000004480 <_ZNSaIN12_GLOBAL__N_110OptionInfoEEC2Ev>:
    4480:	stp	x29, x30, [sp, #-32]!
    4484:	mov	x29, sp
    4488:	str	x0, [sp, #24]
    448c:	ldr	x0, [sp, #24]
    4490:	bl	44e4 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEEC2Ev>
    4494:	nop
    4498:	ldp	x29, x30, [sp], #32
    449c:	ret

00000000000044a0 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE17_Vector_impl_dataC2Ev>:
    44a0:	sub	sp, sp, #0x10
    44a4:	str	x0, [sp, #8]
    44a8:	ldr	x0, [sp, #8]
    44ac:	str	xzr, [x0]
    44b0:	ldr	x0, [sp, #8]
    44b4:	str	xzr, [x0, #8]
    44b8:	ldr	x0, [sp, #8]
    44bc:	str	xzr, [x0, #16]
    44c0:	nop
    44c4:	add	sp, sp, #0x10
    44c8:	ret

00000000000044cc <_ZNKSt13move_iteratorIPN12_GLOBAL__N_110OptionInfoEE4baseEv>:
    44cc:	sub	sp, sp, #0x10
    44d0:	str	x0, [sp, #8]
    44d4:	ldr	x0, [sp, #8]
    44d8:	ldr	x0, [x0]
    44dc:	add	sp, sp, #0x10
    44e0:	ret

00000000000044e4 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEEC2Ev>:
    44e4:	sub	sp, sp, #0x10
    44e8:	str	x0, [sp, #8]
    44ec:	nop
    44f0:	add	sp, sp, #0x10
    44f4:	ret

Disassembly of section .text._ZnwmPv:

0000000000000000 <_ZnwmPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx5__ops15__iter_less_valEv:

0000000000000000 <_ZN9__gnu_cxx5__ops15__iter_less_valEv>:
   0:	ret

Disassembly of section .text._ZNSt11char_traitsIcE7compareEPKcS2_m:

0000000000000000 <_ZNSt11char_traitsIcE7compareEPKcS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	cmp	x0, #0x0
  1c:	b.ne	28 <_ZNSt11char_traitsIcE7compareEPKcS2_m+0x28>  // b.any
  20:	mov	w0, #0x0                   	// #0
  24:	b	3c <_ZNSt11char_traitsIcE7compareEPKcS2_m+0x3c>
  28:	ldr	x2, [sp, #24]
  2c:	ldr	x1, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <memcmp>
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	cmp	x0, #0x0
  1c:	b.ne	28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>  // b.any
  20:	mov	w0, #0x0                   	// #0
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x2, [sp, #24]
  2c:	ldr	x1, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <memcmp>
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <strlen>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC1EPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, #0x0
  24:	b.eq	38 <_ZN4llvm9StringRefC1EPKc+0x38>  // b.none
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm9StringRefC1EPKc>
  30:	mov	x1, x0
  34:	b	3c <_ZN4llvm9StringRefC1EPKc+0x3c>
  38:	mov	x1, #0x0                   	// #0
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [x0, #8]
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC1EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm9StringRef5beginEv:

0000000000000000 <_ZNK4llvm9StringRef5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef3endEv:

0000000000000000 <_ZNK4llvm9StringRef3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0, #8]
  18:	add	x0, x1, x0
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef5emptyEv:

0000000000000000 <_ZNK4llvm9StringRef5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	cmp	x0, #0x0
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4backEv:

0000000000000000 <_ZNK4llvm9StringRef4backEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm9StringRef4backEv>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.ne	48 <_ZNK4llvm9StringRef4backEv+0x48>  // b.any
  28:	adrp	x0, 0 <_ZNK4llvm9StringRef4backEv>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xa3                  	// #163
  34:	adrp	x0, 0 <_ZNK4llvm9StringRef4backEv>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZNK4llvm9StringRef4backEv>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x1, [x0]
  50:	ldr	x0, [sp, #24]
  54:	ldr	x0, [x0, #8]
  58:	sub	x0, x0, #0x1
  5c:	add	x0, x1, x0
  60:	ldrb	w0, [x0]
  64:	ldp	x29, x30, [sp], #32
  68:	ret

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.ne	48 <_ZNK4llvm9StringRef6equalsES0_+0x48>  // b.any
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0]
  2c:	ldr	x1, [sp, #24]
  30:	ldr	x2, [sp, #32]
  34:	bl	0 <_ZNK4llvm9StringRef6equalsES0_>
  38:	cmp	w0, #0x0
  3c:	b.ne	48 <_ZNK4llvm9StringRef6equalsES0_+0x48>  // b.any
  40:	mov	w0, #0x1                   	// #1
  44:	b	4c <_ZNK4llvm9StringRef6equalsES0_+0x4c>
  48:	mov	w0, #0x0                   	// #0
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNK4llvm9StringRef7compareES0_:

0000000000000000 <_ZNK4llvm9StringRef7compareES0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	ldr	x0, [sp, #56]
  18:	ldr	x19, [x0]
  1c:	ldr	x20, [sp, #40]
  20:	ldr	x0, [sp, #56]
  24:	add	x2, x0, #0x8
  28:	add	x0, sp, #0x28
  2c:	add	x0, x0, #0x8
  30:	mov	x1, x0
  34:	mov	x0, x2
  38:	bl	0 <_ZNK4llvm9StringRef7compareES0_>
  3c:	ldr	x0, [x0]
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZNK4llvm9StringRef7compareES0_>
  50:	str	w0, [sp, #76]
  54:	ldr	w0, [sp, #76]
  58:	cmp	w0, #0x0
  5c:	b.eq	7c <_ZNK4llvm9StringRef7compareES0_+0x7c>  // b.none
  60:	ldr	w0, [sp, #76]
  64:	cmp	w0, #0x0
  68:	b.ge	74 <_ZNK4llvm9StringRef7compareES0_+0x74>  // b.tcont
  6c:	mov	w0, #0xffffffff            	// #-1
  70:	b	bc <_ZNK4llvm9StringRef7compareES0_+0xbc>
  74:	mov	w0, #0x1                   	// #1
  78:	b	bc <_ZNK4llvm9StringRef7compareES0_+0xbc>
  7c:	ldr	x0, [sp, #56]
  80:	ldr	x1, [x0, #8]
  84:	ldr	x0, [sp, #48]
  88:	cmp	x1, x0
  8c:	b.ne	98 <_ZNK4llvm9StringRef7compareES0_+0x98>  // b.any
  90:	mov	w0, #0x0                   	// #0
  94:	b	bc <_ZNK4llvm9StringRef7compareES0_+0xbc>
  98:	ldr	x0, [sp, #56]
  9c:	ldr	x1, [x0, #8]
  a0:	ldr	x0, [sp, #48]
  a4:	cmp	x1, x0
  a8:	b.cs	b4 <_ZNK4llvm9StringRef7compareES0_+0xb4>  // b.hs, b.nlast
  ac:	mov	w0, #0xffffffff            	// #-1
  b0:	b	b8 <_ZNK4llvm9StringRef7compareES0_+0xb8>
  b4:	mov	w0, #0x1                   	// #1
  b8:	nop
  bc:	ldp	x19, x20, [sp, #16]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x0, [x0]
  20:	cmp	x0, #0x0
  24:	b.ne	34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>  // b.any
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	6c <_ZNK4llvm9StringRef3strB5cxx11Ev+0x6c>
  34:	ldr	x0, [sp, #56]
  38:	ldr	x20, [x0]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x21, [x0, #8]
  44:	add	x0, sp, #0x48
  48:	bl	0 <_ZNSaIcEC1Ev>
  4c:	add	x0, sp, #0x48
  50:	mov	x3, x0
  54:	mov	x2, x21
  58:	mov	x1, x20
  5c:	mov	x0, x19
  60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  64:	add	x0, sp, #0x48
  68:	bl	0 <_ZNSaIcED1Ev>
  6c:	mov	x0, x19
  70:	ldp	x19, x20, [sp, #16]
  74:	ldr	x21, [sp, #32]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	mov	x8, x19
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  20:	mov	x0, x19
  24:	ldr	x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNK4llvm9StringRef10startswithES0_:

0000000000000000 <_ZNK4llvm9StringRef10startswithES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	stp	x1, x2, [sp, #24]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #32]
  1c:	cmp	x1, x0
  20:	b.cc	48 <_ZNK4llvm9StringRef10startswithES0_+0x48>  // b.lo, b.ul, b.last
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0]
  2c:	ldr	x1, [sp, #24]
  30:	ldr	x2, [sp, #32]
  34:	bl	0 <_ZNK4llvm9StringRef10startswithES0_>
  38:	cmp	w0, #0x0
  3c:	b.ne	48 <_ZNK4llvm9StringRef10startswithES0_+0x48>  // b.any
  40:	mov	w0, #0x1                   	// #1
  44:	b	4c <_ZNK4llvm9StringRef10startswithES0_+0x4c>
  48:	mov	w0, #0x0                   	// #0
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZNK4llvm9StringRef4findEcm:

0000000000000000 <_ZNK4llvm9StringRef4findEcm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	strb	w1, [sp, #39]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	add	x1, x0, #0x8
  1c:	add	x0, sp, #0x18
  20:	bl	0 <_ZNK4llvm9StringRef4findEcm>
  24:	ldr	x0, [x0]
  28:	str	x0, [sp, #56]
  2c:	ldr	x0, [sp, #40]
  30:	ldr	x0, [x0, #8]
  34:	ldr	x1, [sp, #56]
  38:	cmp	x1, x0
  3c:	b.cs	98 <_ZNK4llvm9StringRef4findEcm+0x98>  // b.hs, b.nlast
  40:	ldr	x0, [sp, #40]
  44:	ldr	x1, [x0]
  48:	ldr	x0, [sp, #56]
  4c:	add	x3, x1, x0
  50:	ldrb	w4, [sp, #39]
  54:	ldr	x0, [sp, #40]
  58:	ldr	x1, [x0, #8]
  5c:	ldr	x0, [sp, #56]
  60:	sub	x0, x1, x0
  64:	mov	x2, x0
  68:	mov	w1, w4
  6c:	mov	x0, x3
  70:	bl	0 <memchr>
  74:	str	x0, [sp, #48]
  78:	ldr	x0, [sp, #48]
  7c:	cmp	x0, #0x0
  80:	b.eq	98 <_ZNK4llvm9StringRef4findEcm+0x98>  // b.none
  84:	ldr	x0, [sp, #40]
  88:	ldr	x0, [x0]
  8c:	ldr	x1, [sp, #48]
  90:	sub	x0, x1, x0
  94:	b	9c <_ZNK4llvm9StringRef4findEcm+0x9c>
  98:	mov	x0, #0xffffffffffffffff    	// #-1
  9c:	ldp	x29, x30, [sp], #64
  a0:	ret

Disassembly of section .text._ZNK4llvm9StringRef6substrEmm:

0000000000000000 <_ZNK4llvm9StringRef6substrEmm>:
   0:	stp	x29, x30, [sp, #-96]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	add	x1, x0, #0x8
  20:	add	x0, sp, #0x30
  24:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  28:	ldr	x0, [x0]
  2c:	str	x0, [sp, #48]
  30:	ldr	x0, [sp, #56]
  34:	ldr	x1, [x0]
  38:	ldr	x0, [sp, #48]
  3c:	add	x19, x1, x0
  40:	ldr	x0, [sp, #56]
  44:	ldr	x1, [x0, #8]
  48:	ldr	x0, [sp, #48]
  4c:	sub	x0, x1, x0
  50:	str	x0, [sp, #88]
  54:	add	x1, sp, #0x58
  58:	add	x0, sp, #0x28
  5c:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  60:	ldr	x1, [x0]
  64:	add	x0, sp, #0x48
  68:	mov	x2, x1
  6c:	mov	x1, x19
  70:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  74:	ldp	x0, x1, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #96
  80:	ret

Disassembly of section .text._ZNK4llvm9StringRef10drop_frontEm:

0000000000000000 <_ZNK4llvm9StringRef10drop_frontEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm9StringRef10drop_frontEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.ls	48 <_ZNK4llvm9StringRef10drop_frontEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZNK4llvm9StringRef10drop_frontEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x283                 	// #643
  34:	adrp	x0, 0 <_ZNK4llvm9StringRef10drop_frontEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZNK4llvm9StringRef10drop_frontEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	nop
  4c:	mov	x2, #0xffffffffffffffff    	// #-1
  50:	ldr	x1, [sp, #16]
  54:	ldr	x0, [sp, #24]
  58:	bl	0 <_ZNK4llvm9StringRef10drop_frontEm>
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZNK4llvm9StringRef5sliceEmm:

0000000000000000 <_ZNK4llvm9StringRef5sliceEmm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	add	x1, x0, #0x8
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZNK4llvm9StringRef5sliceEmm>
  24:	ldr	x0, [x0]
  28:	str	x0, [sp, #32]
  2c:	add	x1, sp, #0x18
  30:	add	x0, sp, #0x20
  34:	bl	0 <_ZNK4llvm9StringRef5sliceEmm>
  38:	mov	x2, x0
  3c:	ldr	x0, [sp, #40]
  40:	add	x0, x0, #0x8
  44:	mov	x1, x0
  48:	mov	x0, x2
  4c:	bl	0 <_ZNK4llvm9StringRef5sliceEmm>
  50:	ldr	x0, [x0]
  54:	str	x0, [sp, #24]
  58:	ldr	x0, [sp, #40]
  5c:	ldr	x1, [x0]
  60:	ldr	x0, [sp, #32]
  64:	add	x3, x1, x0
  68:	ldr	x1, [sp, #24]
  6c:	ldr	x0, [sp, #32]
  70:	sub	x1, x1, x0
  74:	add	x0, sp, #0x30
  78:	mov	x2, x1
  7c:	mov	x1, x3
  80:	bl	0 <_ZNK4llvm9StringRef5sliceEmm>
  84:	ldp	x0, x1, [sp, #48]
  88:	ldp	x29, x30, [sp], #64
  8c:	ret

Disassembly of section .text._ZNK4llvm9StringRef5splitEc:

0000000000000000 <_ZNK4llvm9StringRef5splitEc>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	strb	w1, [sp, #39]
  18:	add	x1, sp, #0x27
  1c:	add	x0, sp, #0x30
  20:	mov	x2, #0x1                   	// #1
  24:	bl	0 <_ZNK4llvm9StringRef5splitEc>
  28:	mov	x8, x19
  2c:	ldp	x1, x2, [sp, #48]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZNK4llvm9StringRef5splitEc>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #64
  40:	ret

Disassembly of section .text._ZN4llvm9StringRefC2Ev:

0000000000000000 <_ZN4llvm9StringRefC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm9StringRef5splitES0_:

0000000000000000 <_ZNK4llvm9StringRef5splitES0_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #56]
  14:	stp	x1, x2, [sp, #40]
  18:	mov	x3, #0x0                   	// #0
  1c:	ldp	x1, x2, [sp, #40]
  20:	ldr	x0, [sp, #56]
  24:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
  28:	str	x0, [sp, #120]
  2c:	ldr	x0, [sp, #120]
  30:	cmn	x0, #0x1
  34:	b.ne	60 <_ZNK4llvm9StringRef5splitES0_+0x60>  // b.any
  38:	str	xzr, [sp, #72]
  3c:	str	xzr, [sp, #80]
  40:	add	x0, sp, #0x48
  44:	bl	0 <_ZNK4llvm9StringRef5splitES0_>
  48:	add	x0, sp, #0x48
  4c:	mov	x8, x19
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #56]
  58:	bl	0 <_ZNK4llvm9StringRef5splitES0_>
  5c:	b	ac <_ZNK4llvm9StringRef5splitES0_+0xac>
  60:	ldr	x2, [sp, #120]
  64:	mov	x1, #0x0                   	// #0
  68:	ldr	x0, [sp, #56]
  6c:	bl	0 <_ZNK4llvm9StringRef5splitES0_>
  70:	stp	x0, x1, [sp, #88]
  74:	add	x0, sp, #0x28
  78:	bl	0 <_ZNK4llvm9StringRef5splitES0_>
  7c:	mov	x1, x0
  80:	ldr	x0, [sp, #120]
  84:	add	x0, x1, x0
  88:	mov	x2, #0xffffffffffffffff    	// #-1
  8c:	mov	x1, x0
  90:	ldr	x0, [sp, #56]
  94:	bl	0 <_ZNK4llvm9StringRef5splitES0_>
  98:	stp	x0, x1, [sp, #104]
  9c:	add	x1, sp, #0x68
  a0:	add	x0, sp, #0x58
  a4:	mov	x8, x19
  a8:	bl	0 <_ZNK4llvm9StringRef5splitES0_>
  ac:	ldr	x19, [sp, #16]
  b0:	ldp	x29, x30, [sp], #128
  b4:	ret

Disassembly of section .text._ZNK4llvm9StringRef5ltrimES0_:

0000000000000000 <_ZNK4llvm9StringRef5ltrimES0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	ldr	x0, [sp, #56]
  18:	add	x19, x0, #0x8
  1c:	mov	x3, #0x0                   	// #0
  20:	ldp	x1, x2, [sp, #40]
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
  2c:	str	x0, [sp, #72]
  30:	add	x0, sp, #0x48
  34:	mov	x1, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZNK4llvm9StringRef5ltrimES0_>
  40:	ldr	x0, [x0]
  44:	mov	x1, x0
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZNK4llvm9StringRef5ltrimES0_>
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #80
  58:	ret

Disassembly of section .text._ZN4llvmeqENS_9StringRefES0_:

0000000000000000 <_ZN4llvmeqENS_9StringRefES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x0, x1, [sp, #32]
   c:	stp	x2, x3, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	ldp	x1, x2, [sp, #16]
  18:	bl	0 <_ZN4llvmeqENS_9StringRefES0_>
  1c:	and	w0, w0, #0xff
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE:

0000000000000000 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>
  1c:	mov	x19, x0
  20:	add	x0, sp, #0x28
  24:	bl	0 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>
  28:	mov	x2, x0
  2c:	mov	x1, x19
  30:	ldr	x0, [sp, #56]
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #64
  40:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <malloc>
  14:	str	x0, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	cmp	x0, #0x0
  20:	b.ne	4c <_ZN4llvm11safe_mallocEm+0x4c>  // b.any
  24:	ldr	x0, [sp, #24]
  28:	cmp	x0, #0x0
  2c:	b.ne	3c <_ZN4llvm11safe_mallocEm+0x3c>  // b.any
  30:	mov	x0, #0x1                   	// #1
  34:	bl	0 <_ZN4llvm11safe_mallocEm>
  38:	b	50 <_ZN4llvm11safe_mallocEm+0x50>
  3c:	mov	w1, #0x1                   	// #1
  40:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  44:	add	x0, x0, #0x0
  48:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  4c:	ldr	x0, [sp, #40]
  50:	ldp	x29, x30, [sp], #48
  54:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC1EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	str	wzr, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	mov	w1, w0
  2c:	ldr	x0, [sp, #24]
  30:	str	w1, [x0, #12]
  34:	nop
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #8]
  10:	mov	w0, w0
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm15MallocAllocator8AllocateEmm:

0000000000000000 <_ZN4llvm15MallocAllocator8AllocateEmm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZN4llvm15MallocAllocator8AllocateEmm>
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN4llvm15MallocAllocator10DeallocateEPKvm:

0000000000000000 <_ZN4llvm15MallocAllocator10DeallocateEPKvm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <free>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZN4llvm18StringMapEntryBaseC2Em:

0000000000000000 <_ZN4llvm18StringMapEntryBaseC1Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm18StringMapEntryBase12getKeyLengthEv:

0000000000000000 <_ZNK4llvm18StringMapEntryBase12getKeyLengthEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13StringMapImplC2Ej:

0000000000000000 <_ZN4llvm13StringMapImplC1Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	str	xzr, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	wzr, [x0, #8]
  1c:	ldr	x0, [sp, #8]
  20:	str	wzr, [x0, #12]
  24:	ldr	x0, [sp, #8]
  28:	str	wzr, [x0, #16]
  2c:	ldr	x0, [sp, #8]
  30:	ldr	w1, [sp, #4]
  34:	str	w1, [x0, #20]
  38:	nop
  3c:	add	sp, sp, #0x10
  40:	ret

Disassembly of section .text._ZN4llvm13StringMapImpl15getTombstoneValEv:

0000000000000000 <_ZN4llvm13StringMapImpl15getTombstoneValEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x0, #0xffffffffffffffff    	// #-1
   8:	str	x0, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	lsl	x0, x0, #3
  14:	str	x0, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm13StringMapImpl5emptyEv:

0000000000000000 <_ZNK4llvm13StringMapImpl5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0, #12]
  10:	cmp	w0, #0x0
  14:	cset	w0, eq  // eq = none
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm21StringMapEntryStorageINS_8NoneTypeEEC2EmS1_:

0000000000000000 <_ZN4llvm21StringMapEntryStorageINS_8NoneTypeEEC1EmS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #32]
  1c:	bl	0 <_ZN4llvm21StringMapEntryStorageINS_8NoneTypeEEC1EmS1_>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm3opt12OptSpecifierC2Ej:

0000000000000000 <_ZN4llvm3opt12OptSpecifierC1Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [sp, #4]
  14:	str	w1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm3opt12OptSpecifier5getIDEv:

0000000000000000 <_ZNK4llvm3opt12OptSpecifier5getIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	w0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE:

0000000000000000 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	w1, [sp, #32]
  14:	add	x0, sp, #0x20
  18:	bl	0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  1c:	str	w0, [sp, #60]
  20:	ldr	w0, [sp, #60]
  24:	cmp	w0, #0x0
  28:	b.eq	44 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE+0x44>  // b.none
  2c:	ldr	w0, [sp, #60]
  30:	sub	w19, w0, #0x1
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  3c:	cmp	w19, w0
  40:	b.cc	64 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE+0x64>  // b.lo, b.ul, b.last
  44:	adrp	x0, 0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  48:	add	x3, x0, #0x0
  4c:	mov	w2, #0x4e                  	// #78
  50:	adrp	x0, 0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  54:	add	x1, x0, #0x0
  58:	adrp	x0, 0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  5c:	add	x0, x0, #0x0
  60:	bl	0 <__assert_fail>
  64:	nop
  68:	ldr	x2, [sp, #40]
  6c:	ldr	w0, [sp, #60]
  70:	sub	w0, w0, #0x1
  74:	mov	w0, w0
  78:	mov	x1, x0
  7c:	mov	x0, x2
  80:	bl	0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #64
  8c:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable13getNumOptionsEv:

0000000000000000 <_ZNK4llvm3opt8OptTable13getNumOptionsEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm3opt8OptTable13getNumOptionsEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable13getOptionKindENS0_12OptSpecifierE:

0000000000000000 <_ZNK4llvm3opt8OptTable13getOptionKindENS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #16]
  10:	ldr	w1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNK4llvm3opt8OptTable13getOptionKindENS0_12OptSpecifierE>
  1c:	ldrb	w0, [x0, #36]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable16getOptionGroupIDENS0_12OptSpecifierE:

0000000000000000 <_ZNK4llvm3opt8OptTable16getOptionGroupIDENS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #16]
  10:	ldr	w1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNK4llvm3opt8OptTable16getOptionGroupIDENS0_12OptSpecifierE>
  1c:	ldrh	w0, [x0, #40]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable17getOptionHelpTextENS0_12OptSpecifierE:

0000000000000000 <_ZNK4llvm3opt8OptTable17getOptionHelpTextENS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #16]
  10:	ldr	w1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNK4llvm3opt8OptTable17getOptionHelpTextENS0_12OptSpecifierE>
  1c:	ldr	x0, [x0, #16]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable16getOptionMetaVarENS0_12OptSpecifierE:

0000000000000000 <_ZNK4llvm3opt8OptTable16getOptionMetaVarENS0_12OptSpecifierE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #16]
  10:	ldr	w1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNK4llvm3opt8OptTable16getOptionMetaVarENS0_12OptSpecifierE>
  1c:	ldr	x0, [x0, #24]
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7isValidEv:

0000000000000000 <_ZNK4llvm3opt6Option7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	cmp	x0, #0x0
  14:	cset	w0, ne  // ne = any
  18:	and	w0, w0, #0xff
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm3opt6Option5getIDEv:

0000000000000000 <_ZNK4llvm3opt6Option5getIDEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZNK4llvm3opt6Option5getIDEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x58                  	// #88
  28:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	ldr	w0, [x0, #32]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getKindEv:

0000000000000000 <_ZNK4llvm3opt6Option7getKindEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZNK4llvm3opt6Option7getKindEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getKindEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x5d                  	// #93
  28:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getKindEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getKindEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	ldrb	w0, [x0, #36]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getNameEv:

0000000000000000 <_ZNK4llvm3opt6Option7getNameEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	cmp	x0, #0x0
  18:	b.ne	3c <_ZNK4llvm3opt6Option7getNameEv+0x3c>  // b.any
  1c:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  20:	add	x3, x0, #0x0
  24:	mov	w2, #0x63                  	// #99
  28:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  2c:	add	x1, x0, #0x0
  30:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  34:	add	x0, x0, #0x0
  38:	bl	0 <__assert_fail>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x0, [x0]
  44:	ldr	x1, [x0, #8]
  48:	add	x0, sp, #0x20
  4c:	bl	0 <_ZNK4llvm3opt6Option7getNameEv>
  50:	ldp	x0, x1, [sp, #32]
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZNK4llvm3opt6Option8getAliasEv:

0000000000000000 <_ZNK4llvm3opt6Option8getAliasEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0]
  18:	cmp	x0, #0x0
  1c:	b.ne	40 <_ZNK4llvm3opt6Option8getAliasEv+0x40>  // b.any
  20:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  24:	add	x3, x0, #0x0
  28:	mov	w2, #0x6e                  	// #110
  2c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  30:	add	x1, x0, #0x0
  34:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  38:	add	x0, x0, #0x0
  3c:	bl	0 <__assert_fail>
  40:	ldr	x0, [sp, #40]
  44:	ldr	x0, [x0, #8]
  48:	cmp	x0, #0x0
  4c:	b.ne	70 <_ZNK4llvm3opt6Option8getAliasEv+0x70>  // b.any
  50:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  54:	add	x3, x0, #0x0
  58:	mov	w2, #0x6f                  	// #111
  5c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  60:	add	x1, x0, #0x0
  64:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  68:	add	x0, x0, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x0, [sp, #40]
  74:	ldr	x19, [x0, #8]
  78:	ldr	x0, [sp, #40]
  7c:	ldr	x0, [x0]
  80:	ldrh	w0, [x0, #42]
  84:	mov	w1, w0
  88:	add	x0, sp, #0x38
  8c:	bl	0 <_ZNK4llvm3opt6Option8getAliasEv>
  90:	ldr	w1, [sp, #56]
  94:	mov	x0, x19
  98:	bl	81c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  9c:	ldr	x19, [sp, #16]
  a0:	ldp	x29, x30, [sp], #64
  a4:	ret

Disassembly of section .text._ZNK4llvm3opt6Option9getPrefixEv:

0000000000000000 <_ZNK4llvm3opt6Option9getPrefixEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	ldr	x0, [x0]
  18:	ldr	x0, [x0]
  1c:	str	x0, [sp, #56]
  20:	ldr	x0, [sp, #56]
  24:	cmp	x0, #0x0
  28:	b.eq	3c <_ZNK4llvm3opt6Option9getPrefixEv+0x3c>  // b.none
  2c:	add	x0, sp, #0x28
  30:	ldr	x1, [sp, #56]
  34:	bl	0 <_ZNK4llvm3opt6Option9getPrefixEv>
  38:	b	4c <_ZNK4llvm3opt6Option9getPrefixEv+0x4c>
  3c:	str	xzr, [sp, #40]
  40:	str	xzr, [sp, #48]
  44:	add	x0, sp, #0x28
  48:	bl	0 <_ZNK4llvm3opt6Option9getPrefixEv>
  4c:	ldp	x0, x1, [sp, #40]
  50:	ldp	x29, x30, [sp], #64
  54:	ret

Disassembly of section .text._ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev:

0000000000000000 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev>
  1c:	stp	x0, x1, [sp, #48]
  20:	add	x0, sp, #0x30
  24:	mov	x8, x19
  28:	bl	0 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev>
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev>
  34:	mov	x2, x1
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev>
  44:	nop
  48:	mov	x0, x19
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #64
  54:	ret

Disassembly of section .text._ZNK4llvm3opt6Option10getNumArgsEv:

0000000000000000 <_ZNK4llvm3opt6Option10getNumArgsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	ldrb	w0, [x0, #37]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7hasFlagEj:

0000000000000000 <_ZNK4llvm3opt6Option7hasFlagEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x0, [x0]
  14:	ldrh	w0, [x0, #38]
  18:	mov	w1, w0
  1c:	ldr	w0, [sp, #4]
  20:	and	w0, w1, w0
  24:	cmp	w0, #0x0
  28:	cset	w0, ne  // ne = any
  2c:	and	w0, w0, #0xff
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_8NodeKindE:

0000000000000000 <_ZN4llvm5TwineC1ENS0_8NodeKindE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	ldrb	w1, [sp, #23]
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  40:	and	w0, w0, #0xff
  44:	cmp	w0, #0x0
  48:	b.ne	6c <_ZN4llvm5TwineC1ENS0_8NodeKindE+0x6c>  // b.any
  4c:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  50:	add	x3, x0, #0x0
  54:	mov	w2, #0xaa                  	// #170
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  5c:	add	x1, x0, #0x0
  60:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_8NodeKindE>
  64:	add	x0, x0, #0x0
  68:	bl	0 <__assert_fail>
  6c:	nop
  70:	nop
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	str	x3, [sp, #16]
  18:	strb	w4, [sp, #30]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x1, [sp, #32]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #40]
  2c:	ldr	x1, [sp, #16]
  30:	str	x1, [x0, #8]
  34:	ldr	x0, [sp, #40]
  38:	ldrb	w1, [sp, #31]
  3c:	strb	w1, [x0, #16]
  40:	ldr	x0, [sp, #40]
  44:	ldrb	w1, [sp, #30]
  48:	strb	w1, [x0, #17]
  4c:	ldr	x0, [sp, #40]
  50:	bl	0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  54:	and	w0, w0, #0xff
  58:	cmp	w0, #0x0
  5c:	b.ne	80 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_+0x80>  // b.any
  60:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  64:	add	x3, x0, #0x0
  68:	mov	w2, #0xb8                  	// #184
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  70:	add	x1, x0, #0x0
  74:	adrp	x0, 0 <_ZN4llvm5TwineC1ENS0_5ChildENS0_8NodeKindES1_S2_>
  78:	add	x0, x0, #0x0
  7c:	bl	0 <__assert_fail>
  80:	nop
  84:	nop
  88:	ldp	x29, x30, [sp], #48
  8c:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	cset	w0, eq  // eq = none
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.ne	34 <_ZNK4llvm5Twine9isNullaryEv+0x34>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZNK4llvm5Twine9isNullaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine9isNullaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x1
  1c:	b.ne	44 <_ZNK4llvm5Twine7isUnaryEv+0x44>  // b.any
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  28:	and	w0, w0, #0xff
  2c:	eor	w0, w0, #0x1
  30:	and	w0, w0, #0xff
  34:	cmp	w0, #0x0
  38:	b.eq	44 <_ZNK4llvm5Twine7isUnaryEv+0x44>  // b.none
  3c:	mov	w0, #0x1                   	// #1
  40:	b	48 <_ZNK4llvm5Twine7isUnaryEv+0x48>
  44:	mov	w0, #0x0                   	// #0
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine8isBinaryEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine8isBinaryEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  14:	and	w0, w0, #0xff
  18:	cmp	w0, #0x0
  1c:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x1
  30:	b.eq	3c <_ZNK4llvm5Twine7isValidEv+0x3c>  // b.none
  34:	mov	w0, #0x1                   	// #1
  38:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  3c:	mov	w0, #0x0                   	// #0
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNK4llvm5Twine7isValidEv+0x50>  // b.none
  48:	mov	w0, #0x0                   	// #0
  4c:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  58:	and	w0, w0, #0xff
  5c:	cmp	w0, #0x0
  60:	cset	w0, eq  // eq = none
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  70:	mov	w0, #0x0                   	// #0
  74:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  80:	and	w0, w0, #0xff
  84:	cmp	w0, #0x1
  88:	b.eq	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.none
  8c:	ldr	x0, [sp, #24]
  90:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x1
  9c:	b.ne	a8 <_ZNK4llvm5Twine7isValidEv+0xa8>  // b.any
  a0:	mov	w0, #0x1                   	// #1
  a4:	b	ac <_ZNK4llvm5Twine7isValidEv+0xac>
  a8:	mov	w0, #0x0                   	// #0
  ac:	cmp	w0, #0x0
  b0:	b.eq	bc <_ZNK4llvm5Twine7isValidEv+0xbc>  // b.none
  b4:	mov	w0, #0x0                   	// #0
  b8:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
  bc:	ldr	x0, [sp, #24]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	and	w0, w0, #0xff
  c8:	cmp	w0, #0x2
  cc:	b.ne	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.any
  d0:	ldr	x0, [sp, #24]
  d4:	ldr	x0, [x0]
  d8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  dc:	and	w0, w0, #0xff
  e0:	eor	w0, w0, #0x1
  e4:	and	w0, w0, #0xff
  e8:	cmp	w0, #0x0
  ec:	b.eq	f8 <_ZNK4llvm5Twine7isValidEv+0xf8>  // b.none
  f0:	mov	w0, #0x1                   	// #1
  f4:	b	fc <_ZNK4llvm5Twine7isValidEv+0xfc>
  f8:	mov	w0, #0x0                   	// #0
  fc:	cmp	w0, #0x0
 100:	b.eq	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.none
 104:	mov	w0, #0x0                   	// #0
 108:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 10c:	ldr	x0, [sp, #24]
 110:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 114:	and	w0, w0, #0xff
 118:	cmp	w0, #0x2
 11c:	b.ne	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.any
 120:	ldr	x0, [sp, #24]
 124:	ldr	x0, [x0, #8]
 128:	bl	0 <_ZNK4llvm5Twine7isValidEv>
 12c:	and	w0, w0, #0xff
 130:	eor	w0, w0, #0x1
 134:	and	w0, w0, #0xff
 138:	cmp	w0, #0x0
 13c:	b.eq	148 <_ZNK4llvm5Twine7isValidEv+0x148>  // b.none
 140:	mov	w0, #0x1                   	// #1
 144:	b	14c <_ZNK4llvm5Twine7isValidEv+0x14c>
 148:	mov	w0, #0x0                   	// #0
 14c:	cmp	w0, #0x0
 150:	b.eq	15c <_ZNK4llvm5Twine7isValidEv+0x15c>  // b.none
 154:	mov	w0, #0x0                   	// #0
 158:	b	160 <_ZNK4llvm5Twine7isValidEv+0x160>
 15c:	mov	w0, #0x1                   	// #1
 160:	ldp	x29, x30, [sp], #32
 164:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldrb	w0, [x0, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x4                   	// #4
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x11b                 	// #283
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	str	xzr, [x0]
  18:	ldr	x0, [sp, #24]
  1c:	str	xzr, [x0, #8]
  20:	ldr	x0, [sp, #24]
  24:	mov	w1, #0x5                   	// #5
  28:	strb	w1, [x0, #16]
  2c:	ldr	x0, [sp, #24]
  30:	mov	w1, #0x1                   	// #1
  34:	strb	w1, [x0, #17]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x1, [x0]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  4c:	and	w0, w0, #0xff
  50:	cmp	w0, #0x0
  54:	b.ne	78 <_ZN4llvm5TwineC1ERKNS_9StringRefE+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0x121                 	// #289
  64:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC1ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	nop
  7c:	nop
  80:	ldp	x29, x30, [sp], #32
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	str	xzr, [x0]
  1c:	ldr	x0, [sp, #40]
  20:	str	xzr, [x0, #8]
  24:	ldr	x0, [sp, #40]
  28:	mov	w1, #0x3                   	// #3
  2c:	strb	w1, [x0, #16]
  30:	ldr	x0, [sp, #40]
  34:	mov	w1, #0x5                   	// #5
  38:	strb	w1, [x0, #17]
  3c:	ldr	x0, [sp, #40]
  40:	ldr	x1, [sp, #32]
  44:	str	x1, [x0]
  48:	ldr	x0, [sp, #40]
  4c:	ldr	x1, [sp, #24]
  50:	str	x1, [x0, #8]
  54:	ldr	x0, [sp, #40]
  58:	bl	0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  5c:	and	w0, w0, #0xff
  60:	cmp	w0, #0x0
  64:	b.ne	88 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE+0x88>  // b.any
  68:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  6c:	add	x3, x0, #0x0
  70:	mov	w2, #0x169                 	// #361
  74:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  78:	add	x1, x0, #0x0
  7c:	adrp	x0, 0 <_ZN4llvm5TwineC1EPKcRKNS_9StringRefE>
  80:	add	x0, x0, #0x0
  84:	bl	0 <__assert_fail>
  88:	nop
  8c:	nop
  90:	ldp	x29, x30, [sp], #48
  94:	ret

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  20:	and	w0, w0, #0xff
  24:	cmp	w0, #0x0
  28:	b.ne	40 <_ZNK4llvm5Twine6concatERKS0_+0x40>  // b.any
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  34:	and	w0, w0, #0xff
  38:	cmp	w0, #0x0
  3c:	b.eq	48 <_ZNK4llvm5Twine6concatERKS0_+0x48>  // b.none
  40:	mov	w0, #0x1                   	// #1
  44:	b	4c <_ZNK4llvm5Twine6concatERKS0_+0x4c>
  48:	mov	w0, #0x0                   	// #0
  4c:	cmp	w0, #0x0
  50:	b.eq	64 <_ZNK4llvm5Twine6concatERKS0_+0x64>  // b.none
  54:	mov	w1, #0x0                   	// #0
  58:	mov	x0, x19
  5c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  60:	b	15c <_ZNK4llvm5Twine6concatERKS0_+0x15c>
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  6c:	and	w0, w0, #0xff
  70:	cmp	w0, #0x0
  74:	b.eq	98 <_ZNK4llvm5Twine6concatERKS0_+0x98>  // b.none
  78:	ldr	x0, [sp, #32]
  7c:	mov	x2, x19
  80:	mov	x3, x0
  84:	ldp	x0, x1, [x3]
  88:	stp	x0, x1, [x2]
  8c:	ldr	x0, [x3, #16]
  90:	str	x0, [x2, #16]
  94:	b	15c <_ZNK4llvm5Twine6concatERKS0_+0x15c>
  98:	ldr	x0, [sp, #32]
  9c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  a0:	and	w0, w0, #0xff
  a4:	cmp	w0, #0x0
  a8:	b.eq	cc <_ZNK4llvm5Twine6concatERKS0_+0xcc>  // b.none
  ac:	ldr	x0, [sp, #40]
  b0:	mov	x2, x19
  b4:	mov	x3, x0
  b8:	ldp	x0, x1, [x3]
  bc:	stp	x0, x1, [x2]
  c0:	ldr	x0, [x3, #16]
  c4:	str	x0, [x2, #16]
  c8:	b	15c <_ZNK4llvm5Twine6concatERKS0_+0x15c>
  cc:	ldr	x0, [sp, #40]
  d0:	str	x0, [sp, #64]
  d4:	ldr	x0, [sp, #32]
  d8:	str	x0, [sp, #56]
  dc:	mov	w0, #0x2                   	// #2
  e0:	strb	w0, [sp, #79]
  e4:	mov	w0, #0x2                   	// #2
  e8:	strb	w0, [sp, #78]
  ec:	ldr	x0, [sp, #40]
  f0:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  f4:	and	w0, w0, #0xff
  f8:	cmp	w0, #0x0
  fc:	b.eq	118 <_ZNK4llvm5Twine6concatERKS0_+0x118>  // b.none
 100:	ldr	x0, [sp, #40]
 104:	ldr	x0, [x0]
 108:	str	x0, [sp, #64]
 10c:	ldr	x0, [sp, #40]
 110:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 114:	strb	w0, [sp, #79]
 118:	ldr	x0, [sp, #32]
 11c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 120:	and	w0, w0, #0xff
 124:	cmp	w0, #0x0
 128:	b.eq	144 <_ZNK4llvm5Twine6concatERKS0_+0x144>  // b.none
 12c:	ldr	x0, [sp, #32]
 130:	ldr	x0, [x0]
 134:	str	x0, [sp, #56]
 138:	ldr	x0, [sp, #32]
 13c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 140:	strb	w0, [sp, #78]
 144:	ldrb	w4, [sp, #78]
 148:	ldr	x3, [sp, #56]
 14c:	ldrb	w2, [sp, #79]
 150:	ldr	x1, [sp, #64]
 154:	mov	x0, x19
 158:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 15c:	ldr	x19, [sp, #16]
 160:	ldp	x29, x30, [sp], #80
 164:	ret

Disassembly of section .text._ZN4llvmplERKNS_5TwineES2_:

0000000000000000 <_ZN4llvmplERKNS_5TwineES2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	mov	x2, x8
   c:	str	x0, [sp, #24]
  10:	str	x1, [sp, #16]
  14:	mov	x8, x2
  18:	ldr	x1, [sp, #16]
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZN4llvmplERKNS_5TwineES2_>
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvmplEPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvmplEPKcRKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	mov	x3, x8
   c:	str	x0, [sp, #24]
  10:	str	x1, [sp, #16]
  14:	ldr	x2, [sp, #16]
  18:	ldr	x1, [sp, #24]
  1c:	mov	x0, x3
  20:	bl	0 <_ZN4llvmplEPKcRKNS_9StringRefE>
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNK4llvm3opt12InputArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt12InputArgList12getArgStringEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	add	x0, x0, #0xb8
  18:	ldr	w1, [sp, #20]
  1c:	bl	0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  20:	ldr	x0, [x0]
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0, #24]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0, #8]
  1c:	cmp	x1, x0
  20:	b.eq	2c <_ZN4llvm11raw_ostream5flushEv+0x2c>  // b.none
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  2c:	nop
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	strb	w1, [sp, #23]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0, #24]
  18:	ldr	x0, [sp, #24]
  1c:	ldr	x0, [x0, #16]
  20:	cmp	x1, x0
  24:	b.cc	38 <_ZN4llvm11raw_ostreamlsEc+0x38>  // b.lo, b.ul, b.last
  28:	ldrb	w1, [sp, #23]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
  34:	b	58 <_ZN4llvm11raw_ostreamlsEc+0x58>
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x0, [x0, #24]
  40:	add	x2, x0, #0x1
  44:	ldr	x1, [sp, #24]
  48:	str	x2, [x1, #24]
  4c:	ldrb	w1, [sp, #23]
  50:	strb	w1, [x0]
  54:	ldr	x0, [sp, #24]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  1c:	str	x0, [sp, #72]
  20:	ldr	x0, [sp, #56]
  24:	ldr	x1, [x0, #16]
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x0, [x0, #24]
  30:	sub	x0, x1, x0
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #72]
  3c:	cmp	x0, x1
  40:	b.ls	60 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x60>  // b.plast
  44:	add	x0, sp, #0x28
  48:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  4c:	ldr	x2, [sp, #72]
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #56]
  58:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  5c:	b	a8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa8>
  60:	ldr	x0, [sp, #72]
  64:	cmp	x0, #0x0
  68:	b.eq	a4 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xa4>  // b.none
  6c:	ldr	x0, [sp, #56]
  70:	ldr	x19, [x0, #24]
  74:	add	x0, sp, #0x28
  78:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  7c:	ldr	x2, [sp, #72]
  80:	mov	x1, x0
  84:	mov	x0, x19
  88:	bl	0 <memcpy>
  8c:	ldr	x0, [sp, #56]
  90:	ldr	x1, [x0, #24]
  94:	ldr	x0, [sp, #72]
  98:	add	x1, x1, x0
  9c:	ldr	x0, [sp, #56]
  a0:	str	x1, [x0, #24]
  a4:	ldr	x0, [sp, #56]
  a8:	ldr	x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #80
  b0:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	add	x0, sp, #0x20
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  1c:	ldp	x1, x2, [sp, #32]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  28:	mov	x2, x0
  2c:	mov	x1, x19
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNSt15_Rb_tree_headerC2Ev:

0000000000000000 <_ZNSt15_Rb_tree_headerC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	str	wzr, [x0]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt15_Rb_tree_headerC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt15_Rb_tree_header8_M_resetEv:

0000000000000000 <_ZNSt15_Rb_tree_header8_M_resetEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0, #8]
  10:	ldr	x1, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0, #16]
  1c:	ldr	x1, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	str	x1, [x0, #24]
  28:	ldr	x0, [sp, #8]
  2c:	str	xzr, [x0, #32]
  30:	nop
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZN4llvm3optltERKNS0_8OptTable4InfoEPKc:

0000000000000000 <_ZN4llvm3optltERKNS0_8OptTable4InfoEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x0, [x0, #8]
  18:	ldr	x1, [sp, #16]
  1c:	bl	0 <_ZN4llvm3optltERKNS0_8OptTable4InfoEPKc>
  20:	lsr	w0, w0, #31
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm9StringSetINS_15MallocAllocatorEEC2Ev:

0000000000000000 <_ZN4llvm9StringSetINS_15MallocAllocatorEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm9StringSetINS_15MallocAllocatorEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm9StringSetINS_15MallocAllocatorEED2Ev:

0000000000000000 <_ZN4llvm9StringSetINS_15MallocAllocatorEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm9StringSetINS_15MallocAllocatorEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2EOS7_:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1EOS7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1EOS7_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2EOS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1EOS7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC1EOS7_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  2c:	add	x0, x20, x0
  30:	str	x0, [sp, #56]
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
  3c:	mov	x1, x0
  40:	ldr	x0, [sp, #56]
  44:	cmp	x0, x1
  48:	b.ls	6c <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x6c>  // b.plast
  4c:	ldr	x0, [sp, #32]
  50:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
  54:	mov	x1, x0
  58:	ldr	x0, [sp, #56]
  5c:	cmp	x0, x1
  60:	b.hi	6c <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x6c>  // b.pmore
  64:	mov	w0, #0x1                   	// #1
  68:	b	70 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x70>
  6c:	mov	w0, #0x0                   	// #0
  70:	strb	w0, [sp, #55]
  74:	ldrb	w0, [sp, #55]
  78:	cmp	w0, #0x0
  7c:	b.eq	98 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x98>  // b.none
  80:	ldr	x2, [sp, #40]
  84:	mov	x1, #0x0                   	// #0
  88:	ldr	x0, [sp, #32]
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEmRKS4_>
  90:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>
  94:	b	a8 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0xa8>
  98:	ldr	x1, [sp, #32]
  9c:	ldr	x0, [sp, #40]
  a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
  a4:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>
  a8:	mov	x1, x0
  ac:	mov	x0, x19
  b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  b4:	mov	x0, x19
  b8:	ldp	x19, x20, [sp, #16]
  bc:	ldp	x29, x30, [sp], #64
  c0:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3minImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3minImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	b.cs	2c <_ZSt3maxImERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3maxImERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZSt9make_pairIRKN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_:

0000000000000000 <_ZSt9make_pairIRKN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt9make_pairIRKN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZSt9make_pairIRKN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  2c:	mov	x2, x0
  30:	mov	x1, x20
  34:	mov	x0, x19
  38:	bl	0 <_ZSt9make_pairIRKN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_:

0000000000000000 <_ZSt9make_pairIN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt9make_pairIN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZSt9make_pairIN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_>
  2c:	mov	x2, x0
  30:	mov	x1, x20
  34:	mov	x0, x19
  38:	bl	0 <_ZSt9make_pairIN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEixEm:

0000000000000000 <_ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	lsl	x0, x0, #6
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #6
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.cc	48 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x48>  // b.lo, b.ul, b.last
  28:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0x95                  	// #149
  34:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #16]
  58:	lsl	x0, x0, #3
  5c:	add	x0, x1, x0
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEEcvSt6vectorIS3_SaIS3_EEEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEEcvSt6vectorIS3_SaIS3_EEEv>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x19, x8
  14:	str	x0, [sp, #56]
  18:	ldr	x0, [sp, #56]
  1c:	ldr	x20, [x0]
  20:	ldr	x0, [sp, #56]
  24:	ldr	x1, [x0]
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x0, [x0, #8]
  30:	lsl	x0, x0, #6
  34:	add	x21, x1, x0
  38:	add	x0, sp, #0x48
  3c:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEEcvSt6vectorIS3_SaIS3_EEEv>
  40:	add	x0, sp, #0x48
  44:	mov	x3, x0
  48:	mov	x2, x21
  4c:	mov	x1, x20
  50:	mov	x0, x19
  54:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEEcvSt6vectorIS3_SaIS3_EEEv>
  58:	add	x0, sp, #0x48
  5c:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEEcvSt6vectorIS3_SaIS3_EEEv>
  60:	mov	x0, x19
  64:	ldp	x19, x20, [sp, #16]
  68:	ldr	x21, [sp, #32]
  6c:	ldp	x29, x30, [sp], #80
  70:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EED2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x20, [x0, #8]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EED1Ev>
  28:	mov	x2, x0
  2c:	mov	x1, x20
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EED1Ev>
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EED1Ev>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSaIN4llvm3opt8OptTable4InfoEED2Ev:

0000000000000000 <_ZNSaIN4llvm3opt8OptTable4InfoEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaIN4llvm3opt8OptTable4InfoEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x3, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [x0, #16]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	sub	x0, x1, x0
  28:	asr	x0, x0, #6
  2c:	mov	x2, x0
  30:	mov	x1, x3
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEEC2Ev:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x8                   	// #8
  14:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	bc <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED1Ev+0xbc>  // b.none
  28:	str	wzr, [sp, #44]
  2c:	ldr	x0, [sp, #24]
  30:	ldr	w0, [x0, #8]
  34:	str	w0, [sp, #40]
  38:	ldr	w1, [sp, #44]
  3c:	ldr	w0, [sp, #40]
  40:	cmp	w1, w0
  44:	b.eq	bc <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED1Ev+0xbc>  // b.none
  48:	ldr	x0, [sp, #24]
  4c:	ldr	x1, [x0]
  50:	ldr	w0, [sp, #44]
  54:	lsl	x0, x0, #3
  58:	add	x0, x1, x0
  5c:	ldr	x0, [x0]
  60:	str	x0, [sp, #32]
  64:	ldr	x0, [sp, #32]
  68:	cmp	x0, #0x0
  6c:	b.eq	8c <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED1Ev+0x8c>  // b.none
  70:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED1Ev>
  74:	mov	x1, x0
  78:	ldr	x0, [sp, #32]
  7c:	cmp	x0, x1
  80:	b.eq	8c <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED1Ev+0x8c>  // b.none
  84:	mov	w0, #0x1                   	// #1
  88:	b	90 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED1Ev+0x90>
  8c:	mov	w0, #0x0                   	// #0
  90:	cmp	w0, #0x0
  94:	b.eq	ac <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED1Ev+0xac>  // b.none
  98:	ldr	x0, [sp, #24]
  9c:	add	x0, x0, #0x18
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #32]
  a8:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED1Ev>
  ac:	ldr	w0, [sp, #44]
  b0:	add	w0, w0, #0x1
  b4:	str	w0, [sp, #44]
  b8:	b	38 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED1Ev+0x38>
  bc:	ldr	x0, [sp, #24]
  c0:	ldr	x0, [x0]
  c4:	bl	0 <free>
  c8:	nop
  cc:	ldp	x29, x30, [sp], #48
  d0:	ret

Disassembly of section .text._ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE:

0000000000000000 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #88]
  10:	stp	x1, x2, [sp, #72]
  14:	add	x0, sp, #0x48
  18:	bl	0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	cmp	w0, #0x0
  2c:	b.ne	50 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE+0x50>  // b.any
  30:	adrp	x0, 0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  34:	add	x3, x0, #0x0
  38:	mov	w2, #0x27                  	// #39
  3c:	adrp	x0, 0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  40:	add	x1, x0, #0x0
  44:	adrp	x0, 0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  48:	add	x0, x0, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x19, [sp, #88]
  54:	add	x2, sp, #0x48
  58:	add	x0, sp, #0x68
  5c:	mov	x8, x0
  60:	adrp	x0, 0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  64:	add	x1, x0, #0x0
  68:	mov	x0, x2
  6c:	bl	0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  70:	add	x2, sp, #0x20
  74:	add	x3, sp, #0x68
  78:	ldp	x0, x1, [x3]
  7c:	stp	x0, x1, [x2]
  80:	ldr	x0, [x3, #16]
  84:	str	x0, [x2, #16]
  88:	add	x0, sp, #0x20
  8c:	mov	x1, x0
  90:	mov	x0, x19
  94:	bl	0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  98:	ldr	x19, [sp, #16]
  9c:	ldp	x29, x30, [sp], #128
  a0:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE5beginEv:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	w0, [x0, #8]
  1c:	cmp	w0, #0x0
  20:	cset	w0, eq  // eq = none
  24:	and	w2, w0, #0xff
  28:	add	x0, sp, #0x28
  2c:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE5beginEv>
  30:	ldr	x0, [sp, #40]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNK4llvm17StringMapIteratorINS_8NoneTypeEEcvNS_22StringMapConstIteratorIS1_EEEv:

0000000000000000 <_ZNK4llvm17StringMapIteratorINS_8NoneTypeEEcvNS_22StringMapConstIteratorIS1_EEEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0]
  14:	add	x0, sp, #0x28
  18:	mov	w2, #0x1                   	// #1
  1c:	bl	0 <_ZNK4llvm17StringMapIteratorINS_8NoneTypeEEcvNS_22StringMapConstIteratorIS1_EEEv>
  20:	ldr	x0, [sp, #40]
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE3endEv:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	w0, [x0, #8]
  1c:	mov	w0, w0
  20:	lsl	x0, x0, #3
  24:	add	x1, x1, x0
  28:	add	x0, sp, #0x28
  2c:	mov	w2, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE3endEv>
  34:	ldr	x0, [sp, #40]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_8NoneTypeEEESt20forward_iterator_tagKNS_14StringMapEntryIS2_EElPS7_RS7_EneERKS3_:

0000000000000000 <_ZNK4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_8NoneTypeEEESt20forward_iterator_tagKNS_14StringMapEntryIS2_EElPS7_RS7_EneERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNK4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_8NoneTypeEEESt20forward_iterator_tagKNS_14StringMapEntryIS2_EElPS7_RS7_EneERKS3_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEppEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEppEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x8
  18:	ldr	x0, [sp, #24]
  1c:	str	x1, [x0]
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEppEv>
  28:	ldr	x0, [sp, #24]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_8NoneTypeEEESt20forward_iterator_tagKNS_14StringMapEntryIS2_EElPS7_RS7_EptEv:

0000000000000000 <_ZN4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_8NoneTypeEEESt20forward_iterator_tagKNS_14StringMapEntryIS2_EElPS7_RS7_EptEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_8NoneTypeEEESt20forward_iterator_tagKNS_14StringMapEntryIS2_EElPS7_RS7_EptEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryINS_8NoneTypeEE6getKeyEv:

0000000000000000 <_ZNK4llvm14StringMapEntryINS_8NoneTypeEE6getKeyEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZNK4llvm14StringMapEntryINS_8NoneTypeEE6getKeyEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNK4llvm14StringMapEntryINS_8NoneTypeEE6getKeyEv>
  24:	mov	x1, x0
  28:	add	x0, sp, #0x30
  2c:	mov	x2, x1
  30:	mov	x1, x19
  34:	bl	0 <_ZNK4llvm14StringMapEntryINS_8NoneTypeEE6getKeyEv>
  38:	ldp	x0, x1, [sp, #48]
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_:

0000000000000000 <_ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_>
  28:	ldr	x2, [sp, #32]
  2c:	mov	x1, x0
  30:	mov	x0, x19
  34:	bl	0 <_ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_>
  38:	str	x0, [sp, #48]
  3c:	ldr	x0, [sp, #40]
  40:	bl	0 <_ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_>
  44:	str	x0, [sp, #56]
  48:	add	x1, sp, #0x38
  4c:	add	x0, sp, #0x30
  50:	bl	0 <_ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_>
  54:	and	w0, w0, #0xff
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZNK4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE5beginEv:

0000000000000000 <_ZNK4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	w0, [x0, #8]
  1c:	cmp	w0, #0x0
  20:	cset	w0, eq  // eq = none
  24:	and	w2, w0, #0xff
  28:	add	x0, sp, #0x28
  2c:	bl	0 <_ZNK4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE5beginEv>
  30:	ldr	x0, [sp, #40]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNK4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE3endEv:

0000000000000000 <_ZNK4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	w0, [x0, #8]
  1c:	mov	w0, w0
  20:	lsl	x0, x0, #3
  24:	add	x1, x1, x0
  28:	add	x0, sp, #0x28
  2c:	mov	w2, #0x1                   	// #1
  30:	bl	0 <_ZNK4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE3endEv>
  34:	ldr	x0, [sp, #40]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
  24:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
  28:	mov	x1, x0
  2c:	mov	x0, x19
  30:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9StringRefELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9StringRefELj8EEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	mov	w1, #0x8                   	// #8
  14:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj8EEC1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9StringRefELj8EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9StringRefELj8EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj8EED1Ev>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj8EED1Ev>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj8EED1Ev>
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj8EED1Ev>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1Ev>
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1Ev>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x3, [x0]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x1, [x0, #16]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	sub	x0, x1, x0
  28:	asr	x0, x0, #5
  2c:	mov	x2, x0
  30:	mov	x1, x3
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  44:	nop
  48:	ldp	x29, x30, [sp], #32
  4c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	ldr	x20, [x0, #8]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  28:	mov	x2, x0
  2c:	mov	x1, x20
  30:	mov	x0, x19
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED1Ev>
  40:	nop
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE3endEv>
  18:	mov	x19, x0
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE3endEv>
  24:	lsl	x0, x0, #4
  28:	add	x0, x19, x0
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2EOS8_:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1EOS8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1EOS8_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1EOS8_>
  28:	ldr	x19, [sp, #40]
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1EOS8_>
  34:	mov	x1, x0
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC1EOS8_>
  40:	nop
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0, #8]
  18:	ldr	x0, [sp, #24]
  1c:	ldr	x0, [x0, #16]
  20:	cmp	x1, x0
  24:	b.eq	5c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x5c>  // b.none
  28:	ldr	x3, [sp, #24]
  2c:	ldr	x0, [sp, #24]
  30:	ldr	x0, [x0, #8]
  34:	ldr	x2, [sp, #16]
  38:	mov	x1, x0
  3c:	mov	x0, x3
  40:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  44:	ldr	x0, [sp, #24]
  48:	ldr	x0, [x0, #8]
  4c:	add	x1, x0, #0x20
  50:	ldr	x0, [sp, #24]
  54:	str	x1, [x0, #8]
  58:	b	74 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x74>
  5c:	ldr	x0, [sp, #24]
  60:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  64:	ldr	x2, [sp, #16]
  68:	mov	x1, x0
  6c:	ldr	x0, [sp, #24]
  70:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  74:	nop
  78:	ldp	x29, x30, [sp], #32
  7c:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC2ISaIS3_EEERKSt6vectorIS3_T_E:

0000000000000000 <_ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC1ISaIS3_EEERKSt6vectorIS3_T_E>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC1ISaIS3_EEERKSt6vectorIS3_T_E>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #16]
  28:	bl	0 <_ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC1ISaIS3_EEERKSt6vectorIS3_T_E>
  2c:	mov	x1, x0
  30:	ldr	x0, [sp, #24]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #16]
  20:	cmp	x0, x1
  24:	b.ls	48 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm+0x48>  // b.plast
  28:	adrp	x0, 0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>
  2c:	add	x3, x0, #0x0
  30:	mov	w2, #0xc6                  	// #198
  34:	adrp	x0, 0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>
  38:	add	x1, x0, #0x0
  3c:	adrp	x0, 0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>
  40:	add	x0, x0, #0x0
  44:	bl	0 <__assert_fail>
  48:	nop
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>
  54:	mov	x1, x0
  58:	ldr	x0, [sp, #16]
  5c:	sub	x0, x1, x0
  60:	mov	x2, x0
  64:	ldr	x1, [sp, #16]
  68:	ldr	x0, [sp, #24]
  6c:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>
  70:	ldp	x29, x30, [sp], #32
  74:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5beginEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE3endEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0, #8]
  18:	lsl	x0, x0, #6
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt3tieIJN4llvm9StringRefES1_EESt5tupleIJDpRT_EES5_:

0000000000000000 <_ZSt3tieIJN4llvm9StringRefES1_EESt5tupleIJDpRT_EES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x2, [sp, #32]
  1c:	ldr	x1, [sp, #40]
  20:	mov	x0, x19
  24:	bl	0 <_ZSt3tieIJN4llvm9StringRefES1_EESt5tupleIJDpRT_EES5_>
  28:	mov	x0, x19
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E:

0000000000000000 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E>
  28:	mov	x2, x0
  2c:	ldp	x0, x1, [x19]
  30:	stp	x0, x1, [x2]
  34:	ldr	x0, [sp, #32]
  38:	add	x0, x0, #0x10
  3c:	bl	0 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E>
  40:	mov	x19, x0
  44:	ldr	x0, [sp, #40]
  48:	bl	0 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E>
  4c:	ldr	x0, [sp, #40]
  50:	bl	0 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E>
  54:	mov	x2, x0
  58:	ldp	x0, x1, [x19]
  5c:	stp	x0, x1, [x2]
  60:	ldr	x0, [sp, #40]
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEixEm:

0000000000000000 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	lsl	x0, x0, #6
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE4dataEv:

0000000000000000 <_ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE4dataEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	ldr	x0, [x0]
  14:	mov	x1, x0
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE4dataEv>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt11lower_boundIPKN4llvm3opt8OptTable4InfoEPKcET_S8_S8_RKT0_:

0000000000000000 <_ZSt11lower_boundIPKN4llvm3opt8OptTable4InfoEPKcET_S8_S8_RKT0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	bl	0 <_ZSt11lower_boundIPKN4llvm3opt8OptTable4InfoEPKcET_S8_S8_RKT0_>
  1c:	mov	w3, w19
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZSt11lower_boundIPKN4llvm3opt8OptTable4InfoEPKcET_S8_S8_RKT0_>
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #80
  38:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE5beginEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE3endEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0, #8]
  18:	lsl	x0, x0, #3
  1c:	add	x0, x1, x0
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt3maxIjERKT_S2_S2_:

0000000000000000 <_ZSt3maxIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	w1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	w0, [x0]
  1c:	cmp	w1, w0
  20:	b.cs	2c <_ZSt3maxIjERKT_S2_S2_+0x2c>  // b.hs, b.nlast
  24:	ldr	x0, [sp]
  28:	b	30 <_ZSt3maxIjERKT_S2_S2_+0x30>
  2c:	ldr	x0, [sp, #8]
  30:	add	sp, sp, #0x10
  34:	ret

Disassembly of section .text._ZStneIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_:

0000000000000000 <_ZStneIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm9StringRefEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm9StringRefEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm9StringRefES1_EC2IS1_Lb1EEERKS1_OT_:

0000000000000000 <_ZNSt4pairIN4llvm9StringRefES1_EC1IS1_Lb1EEERKS1_OT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	ldp	x0, x1, [x0]
  20:	stp	x0, x1, [x2]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZNSt4pairIN4llvm9StringRefES1_EC1IS1_Lb1EEERKS1_OT_>
  2c:	ldr	x2, [sp, #40]
  30:	ldp	x0, x1, [x0]
  34:	stp	x0, x1, [x2, #16]
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNSt4pairIN4llvm9StringRefES1_EC2IS1_S1_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm9StringRefES1_EC1IS1_S1_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIN4llvm9StringRefES1_EC1IS1_S1_Lb1EEEOT_OT0_>
  1c:	ldr	x2, [sp, #40]
  20:	ldp	x0, x1, [x0]
  24:	stp	x0, x1, [x2]
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZNSt4pairIN4llvm9StringRefES1_EC1IS1_S1_Lb1EEEOT_OT0_>
  30:	ldr	x2, [sp, #40]
  34:	ldp	x0, x1, [x0]
  38:	stp	x0, x1, [x2, #16]
  3c:	nop
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSaIN4llvm3opt8OptTable4InfoEEC2Ev:

0000000000000000 <_ZNSaIN4llvm3opt8OptTable4InfoEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaIN4llvm3opt8OptTable4InfoEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEC2IPKS3_vEET_S9_RKS4_:

0000000000000000 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEC1IPKS3_vEET_S9_RKS4_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	ldr	x1, [sp, #32]
  24:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEC1IPKS3_vEET_S9_RKS4_>
  28:	ldr	x19, [sp, #48]
  2c:	add	x0, sp, #0x30
  30:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEC1IPKS3_vEET_S9_RKS4_>
  34:	mov	w3, w20
  38:	ldr	x2, [sp, #40]
  3c:	mov	x1, x19
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEC1IPKS3_vEET_S9_RKS4_>
  48:	nop
  4c:	ldp	x19, x20, [sp, #16]
  50:	ldp	x29, x30, [sp], #80
  54:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm3opt8OptTable4InfoES3_EvT_S5_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPN4llvm3opt8OptTable4InfoES3_EvT_S5_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPN4llvm3opt8OptTable4InfoES3_EvT_S5_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNSaIN4llvm3opt8OptTable4InfoEEC2ERKS3_:

0000000000000000 <_ZNSaIN4llvm3opt8OptTable4InfoEEC1ERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSaIN4llvm3opt8OptTable4InfoEEC1ERKS3_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE13_M_deallocateEPS3_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE13_M_deallocateEPS3_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE13_M_deallocateEPS3_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE13_M_deallocateEPS3_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINS_8NoneTypeEE7DestroyINS_15MallocAllocatorEEEvRT_:

0000000000000000 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE7DestroyINS_15MallocAllocatorEEEvRT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE7DestroyINS_15MallocAllocatorEEEvRT_>
  18:	add	x0, x0, #0x9
  1c:	str	x0, [sp, #40]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE7DestroyINS_15MallocAllocatorEEEvRT_>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZSt9make_pairIRN4llvm9StringRefERKNS0_8NoneTypeEESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_:

0000000000000000 <_ZSt9make_pairIRN4llvm9StringRefERKNS0_8NoneTypeEESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	str	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt9make_pairIRN4llvm9StringRefERKNS0_8NoneTypeEESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_>
  20:	mov	x20, x0
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZSt9make_pairIRN4llvm9StringRefERKNS0_8NoneTypeEESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_>
  2c:	mov	x2, x0
  30:	mov	x1, x20
  34:	mov	x0, x19
  38:	bl	0 <_ZSt9make_pairIRN4llvm9StringRefERKNS0_8NoneTypeEESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_>
  3c:	ldp	x19, x20, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES1_E:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	mov	x19, x1
  14:	add	x0, x19, #0x10
  18:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES1_E>
  1c:	mov	x3, x0
  20:	ldp	x1, x2, [x19]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES1_E>
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN4llvm17StringMapIteratorINS_8NoneTypeEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIteratorINS_8NoneTypeEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	ldr	x0, [sp, #40]
  18:	ldrb	w2, [sp, #31]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZN4llvm17StringMapIteratorINS_8NoneTypeEEC1EPPNS_18StringMapEntryBaseEb>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm22StringMapConstIteratorINS_8NoneTypeEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm22StringMapConstIteratorINS_8NoneTypeEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	ldr	x0, [sp, #40]
  18:	ldrb	w2, [sp, #31]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZN4llvm22StringMapConstIteratorINS_8NoneTypeEEC1EPPNS_18StringMapEntryBaseEb>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNK4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEeqERKS3_:

0000000000000000 <_ZNK4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEeqERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp]
  18:	ldr	x0, [x0]
  1c:	cmp	x1, x0
  20:	cset	w0, eq  // eq = none
  24:	and	w0, w0, #0xff
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0]
  18:	ldr	x0, [x0]
  1c:	cmp	x0, #0x0
  20:	b.eq	3c <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x3c>  // b.none
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0]
  2c:	ldr	x19, [x0]
  30:	bl	0 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv>
  34:	cmp	x19, x0
  38:	b.ne	44 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x44>  // b.any
  3c:	mov	w0, #0x1                   	// #1
  40:	b	48 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x48>
  44:	mov	w0, #0x0                   	// #0
  48:	cmp	w0, #0x0
  4c:	b.eq	68 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x68>  // b.none
  50:	ldr	x0, [sp, #40]
  54:	ldr	x0, [x0]
  58:	add	x1, x0, #0x8
  5c:	ldr	x0, [sp, #40]
  60:	str	x1, [x0]
  64:	b	10 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x10>
  68:	nop
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	ret

Disassembly of section .text._ZNK4llvm22StringMapConstIteratorINS_8NoneTypeEEdeEv:

0000000000000000 <_ZNK4llvm22StringMapConstIteratorINS_8NoneTypeEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	ldr	x0, [x0]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryINS_8NoneTypeEE10getKeyDataEv:

0000000000000000 <_ZNK4llvm14StringMapEntryINS_8NoneTypeEE10getKeyDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl9adl_begincl7forwardIT_Efp_EEEOS8_:

0000000000000000 <_ZN4llvm9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl9adl_begincl7forwardIT_Efp_EEEOS8_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl9adl_begincl7forwardIT_Efp_EEEOS8_>
  14:	bl	0 <_ZN4llvm9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl9adl_begincl7forwardIT_Efp_EEEOS8_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl7adl_endcl7forwardIT_Efp_EEEOS8_:

0000000000000000 <_ZN4llvm7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl7adl_endcl7forwardIT_Efp_EEEOS8_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl7adl_endcl7forwardIT_Efp_EEEOS8_>
  14:	bl	0 <_ZN4llvm7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl7adl_endcl7forwardIT_Efp_EEEOS8_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZSt4findIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEcET_SA_SA_RKT0_:

0000000000000000 <_ZSt4findIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEcET_SA_SA_RKT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt4findIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEcET_SA_SA_RKT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt4findIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEcET_SA_SA_RKT0_>
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKNS_17__normal_iteratorIT_T0_EESD_:

0000000000000000 <_ZN9__gnu_cxxneIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKNS_17__normal_iteratorIT_T0_EESD_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxneIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxneIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  28:	ldr	x0, [x0]
  2c:	cmp	x19, x0
  30:	cset	w0, ne  // ne = any
  34:	and	w0, w0, #0xff
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9StringRefEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9StringRefEEC1Ej>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	w1, [sp, #20]
  10:	ldr	x0, [sp, #24]
  14:	ldr	w1, [sp, #20]
  18:	bl	0 <_ZN4llvm15SmallVectorImplINS_9StringRefEEC1Ej>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9StringRefEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9StringRefEED1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm15SmallVectorImplINS_9StringRefEED1Ev>
  14:	and	w0, w0, #0xff
  18:	eor	w0, w0, #0x1
  1c:	and	w0, w0, #0xff
  20:	cmp	w0, #0x0
  24:	b.eq	34 <_ZN4llvm15SmallVectorImplINS_9StringRefEED1Ev+0x34>  // b.none
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplINS_9StringRefEED1Ev>
  30:	bl	0 <free>
  34:	nop
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE13destroy_rangeEPS1_S3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE13destroy_rangeEPS1_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	xzr, [x0, #16]
  20:	nop
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	cmp	x0, #0x0
  1c:	b.eq	30 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m+0x30>  // b.none
  20:	ldr	x0, [sp, #40]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
  20:	nop
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [x0, #8]
  1c:	ldr	x0, [sp, #40]
  20:	ldr	x0, [x0, #16]
  24:	cmp	x1, x0
  28:	b.eq	68 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x68>  // b.none
  2c:	ldr	x19, [sp, #40]
  30:	ldr	x0, [sp, #40]
  34:	ldr	x20, [x0, #8]
  38:	ldr	x0, [sp, #32]
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  50:	ldr	x0, [sp, #40]
  54:	ldr	x0, [x0, #8]
  58:	add	x1, x0, #0x20
  5c:	ldr	x0, [sp, #40]
  60:	str	x1, [x0, #8]
  64:	b	8c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x8c>
  68:	ldr	x0, [sp, #40]
  6c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  70:	mov	x19, x0
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  7c:	mov	x2, x0
  80:	mov	x1, x19
  84:	ldr	x0, [sp, #40]
  88:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  8c:	nop
  90:	ldp	x19, x20, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZSt4moveIRNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS6_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOSC_:

0000000000000000 <_ZSt4moveIRNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS6_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOSC_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS5_:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS5_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2EOS8_:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC1EOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp]
  20:	ldr	x1, [x0, #8]
  24:	ldr	x0, [sp, #8]
  28:	str	x1, [x0, #8]
  2c:	ldr	x0, [sp]
  30:	ldr	x1, [x0, #16]
  34:	ldr	x0, [sp, #8]
  38:	str	x1, [x0, #16]
  3c:	ldr	x0, [sp]
  40:	str	xzr, [x0, #16]
  44:	ldr	x0, [sp]
  48:	ldr	x1, [x0, #16]
  4c:	ldr	x0, [sp]
  50:	str	x1, [x0, #8]
  54:	ldr	x0, [sp]
  58:	ldr	x1, [x0, #8]
  5c:	ldr	x0, [sp]
  60:	str	x1, [x0]
  64:	nop
  68:	add	sp, sp, #0x10
  6c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x1, x0, #0x8
  14:	add	x0, sp, #0x28
  18:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>
  1c:	ldr	x0, [sp, #40]
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_S_use_relocateEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_S_use_relocateEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE15_S_use_relocateEv>
   c:	and	w0, w0, #0xff
  10:	ldp	x29, x30, [sp], #32
  14:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x10
   4:	strb	w0, [sp, #8]
   8:	mov	w0, #0x1                   	// #1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  1c:	add	x2, x0, #0x0
  20:	mov	x1, #0x1                   	// #1
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  2c:	str	x0, [sp, #112]
  30:	ldr	x0, [sp, #56]
  34:	ldr	x0, [x0]
  38:	str	x0, [sp, #104]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x0, [x0, #8]
  44:	str	x0, [sp, #96]
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  50:	str	x0, [sp, #72]
  54:	add	x1, sp, #0x48
  58:	add	x0, sp, #0x30
  5c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  60:	str	x0, [sp, #88]
  64:	ldr	x0, [sp, #56]
  68:	ldr	x1, [sp, #112]
  6c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  70:	str	x0, [sp, #80]
  74:	ldr	x0, [sp, #80]
  78:	str	x0, [sp, #120]
  7c:	ldr	x19, [sp, #56]
  80:	ldr	x0, [sp, #88]
  84:	lsl	x0, x0, #5
  88:	ldr	x1, [sp, #80]
  8c:	add	x20, x1, x0
  90:	ldr	x0, [sp, #40]
  94:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  98:	mov	x2, x0
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  a8:	str	xzr, [sp, #120]
  ac:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.eq	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>  // b.none
  bc:	add	x0, sp, #0x30
  c0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  c4:	ldr	x19, [x0]
  c8:	ldr	x0, [sp, #56]
  cc:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  d0:	mov	x3, x0
  d4:	ldr	x2, [sp, #80]
  d8:	mov	x1, x19
  dc:	ldr	x0, [sp, #104]
  e0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  e4:	str	x0, [sp, #120]
  e8:	ldr	x0, [sp, #120]
  ec:	add	x0, x0, #0x20
  f0:	str	x0, [sp, #120]
  f4:	add	x0, sp, #0x30
  f8:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  fc:	ldr	x19, [x0]
 100:	ldr	x0, [sp, #56]
 104:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 108:	mov	x3, x0
 10c:	ldr	x2, [sp, #120]
 110:	ldr	x1, [sp, #96]
 114:	mov	x0, x19
 118:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 11c:	str	x0, [sp, #120]
 120:	b	188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x188>
 124:	add	x0, sp, #0x30
 128:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 12c:	ldr	x19, [x0]
 130:	ldr	x0, [sp, #56]
 134:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 138:	mov	x3, x0
 13c:	ldr	x2, [sp, #80]
 140:	mov	x1, x19
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 14c:	str	x0, [sp, #120]
 150:	ldr	x0, [sp, #120]
 154:	add	x0, x0, #0x20
 158:	str	x0, [sp, #120]
 15c:	add	x0, sp, #0x30
 160:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 164:	ldr	x19, [x0]
 168:	ldr	x0, [sp, #56]
 16c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 170:	mov	x3, x0
 174:	ldr	x2, [sp, #120]
 178:	ldr	x1, [sp, #96]
 17c:	mov	x0, x19
 180:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 184:	str	x0, [sp, #120]
 188:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 18c:	and	w0, w0, #0xff
 190:	eor	w0, w0, #0x1
 194:	and	w0, w0, #0xff
 198:	cmp	w0, #0x0
 19c:	b.eq	1b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b8>  // b.none
 1a0:	ldr	x0, [sp, #56]
 1a4:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1a8:	mov	x2, x0
 1ac:	ldr	x1, [sp, #96]
 1b0:	ldr	x0, [sp, #104]
 1b4:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1b8:	ldr	x3, [sp, #56]
 1bc:	ldr	x0, [sp, #56]
 1c0:	ldr	x1, [x0, #16]
 1c4:	ldr	x0, [sp, #104]
 1c8:	sub	x0, x1, x0
 1cc:	asr	x0, x0, #5
 1d0:	mov	x2, x0
 1d4:	ldr	x1, [sp, #104]
 1d8:	mov	x0, x3
 1dc:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1e0:	ldr	x0, [sp, #56]
 1e4:	ldr	x1, [sp, #80]
 1e8:	str	x1, [x0]
 1ec:	ldr	x0, [sp, #56]
 1f0:	ldr	x1, [sp, #120]
 1f4:	str	x1, [x0, #8]
 1f8:	ldr	x0, [sp, #112]
 1fc:	lsl	x0, x0, #5
 200:	ldr	x1, [sp, #80]
 204:	add	x1, x1, x0
 208:	ldr	x0, [sp, #56]
 20c:	str	x1, [x0, #16]
 210:	nop
 214:	ldp	x19, x20, [sp, #16]
 218:	ldp	x29, x30, [sp], #128
 21c:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x1, [sp, #48]
  1c:	ldr	x0, [sp, #40]
  20:	add	x19, x1, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>
  2c:	cmp	x19, x0
  30:	b.ls	54 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm+0x54>  // b.plast
  34:	adrp	x0, 0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>
  38:	add	x3, x0, #0x0
  3c:	mov	w2, #0xbd                  	// #189
  40:	adrp	x0, 0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>
  44:	add	x1, x0, #0x0
  48:	adrp	x0, 0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>
  4c:	add	x0, x0, #0x0
  50:	bl	0 <__assert_fail>
  54:	nop
  58:	ldr	x0, [sp, #56]
  5c:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>
  60:	mov	x1, x0
  64:	ldr	x0, [sp, #48]
  68:	lsl	x0, x0, #6
  6c:	add	x1, x1, x0
  70:	add	x0, sp, #0x40
  74:	ldr	x2, [sp, #40]
  78:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>
  7c:	ldp	x0, x1, [sp, #64]
  80:	ldr	x19, [sp, #16]
  84:	ldp	x29, x30, [sp], #80
  88:	ret

Disassembly of section .text._ZNSt5tupleIJRN4llvm9StringRefES2_EEC2IvLb1EEES2_S2_:

0000000000000000 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEC1IvLb1EEES2_S2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	bl	0 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEC1IvLb1EEES2_S2_>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EE7_M_headERS3_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EE7_M_headERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	add	x0, x0, #0x8
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EE7_M_headERS3_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EE7_M_tailERS3_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EE7_M_tailERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRN4llvm9StringRefEEE7_M_headERS3_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRN4llvm9StringRefEEE7_M_headERS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm1EJRN4llvm9StringRefEEE7_M_headERS3_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_data_ptrIS3_EEPT_S8_:

0000000000000000 <_ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_data_ptrIS3_EEPT_S8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_:

0000000000000000 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	strb	w3, [sp, #16]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_>
  24:	str	x0, [sp, #72]
  28:	ldr	x0, [sp, #72]
  2c:	cmp	x0, #0x0
  30:	b.le	a8 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_+0xa8>
  34:	ldr	x0, [sp, #72]
  38:	asr	x0, x0, #1
  3c:	str	x0, [sp, #64]
  40:	ldr	x0, [sp, #40]
  44:	str	x0, [sp, #56]
  48:	add	x0, sp, #0x38
  4c:	ldr	x1, [sp, #64]
  50:	bl	0 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_>
  54:	ldr	x1, [sp, #56]
  58:	add	x0, sp, #0x10
  5c:	ldr	x2, [sp, #24]
  60:	bl	0 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_>
  64:	and	w0, w0, #0xff
  68:	cmp	w0, #0x0
  6c:	b.eq	9c <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_+0x9c>  // b.none
  70:	ldr	x0, [sp, #56]
  74:	str	x0, [sp, #40]
  78:	ldr	x0, [sp, #40]
  7c:	add	x0, x0, #0x40
  80:	str	x0, [sp, #40]
  84:	ldr	x1, [sp, #72]
  88:	ldr	x0, [sp, #64]
  8c:	sub	x0, x1, x0
  90:	sub	x0, x0, #0x1
  94:	str	x0, [sp, #72]
  98:	b	28 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_+0x28>
  9c:	ldr	x0, [sp, #64]
  a0:	str	x0, [sp, #72]
  a4:	b	28 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_+0x28>
  a8:	ldr	x0, [sp, #40]
  ac:	ldp	x29, x30, [sp], #80
  b0:	ret

Disassembly of section .text._ZNSt20_Rb_tree_key_compareISt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev:

0000000000000000 <_ZNSt20_Rb_tree_key_compareISt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclERKS5_S8_:

0000000000000000 <_ZNKSt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclERKS5_S8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #24]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNKSt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclERKS5_S8_>
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2EOS7_:

0000000000000000 <_ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1EOS7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1EOS7_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt16forward_as_tupleIJNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt5tupleIJDpOT_EES9_:

0000000000000000 <_ZSt16forward_as_tupleIJNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt5tupleIJDpOT_EES9_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x8
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSt16forward_as_tupleIJNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt5tupleIJDpOT_EES9_>
  1c:	mov	x1, x0
  20:	mov	x0, x19
  24:	bl	0 <_ZSt16forward_as_tupleIJNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt5tupleIJDpOT_EES9_>
  28:	mov	x0, x19
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZSteqIcEN9__gnu_cxx11__enable_ifIXsrSt9__is_charIT_E7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS3_St11char_traitsIS3_ESaIS3_EEESE_:

0000000000000000 <_ZSteqIcEN9__gnu_cxx11__enable_ifIXsrSt9__is_charIT_E7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS3_St11char_traitsIS3_ESaIS3_EEESE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  28:	cmp	x19, x0
  2c:	b.ne	70 <_ZSteqIcEN9__gnu_cxx11__enable_ifIXsrSt9__is_charIT_E7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS3_St11char_traitsIS3_ESaIS3_EEESE_+0x70>  // b.any
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  38:	mov	x19, x0
  3c:	ldr	x0, [sp, #32]
  40:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  44:	mov	x20, x0
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  50:	mov	x2, x0
  54:	mov	x1, x20
  58:	mov	x0, x19
  5c:	bl	0 <_ZSteqIcEN9__gnu_cxx11__enable_ifIXsrSt9__is_charIT_E7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS3_St11char_traitsIS3_ESaIS3_EEESE_>
  60:	cmp	w0, #0x0
  64:	b.ne	70 <_ZSteqIcEN9__gnu_cxx11__enable_ifIXsrSt9__is_charIT_E7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS3_St11char_traitsIS3_ESaIS3_EEESE_+0x70>  // b.any
  68:	mov	w0, #0x1                   	// #1
  6c:	b	74 <_ZSteqIcEN9__gnu_cxx11__enable_ifIXsrSt9__is_charIT_E7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS3_St11char_traitsIS3_ESaIS3_EEESE_+0x74>
  70:	mov	w0, #0x0                   	// #0
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x29, x30, [sp], #48
  7c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EEC2ERKS4_:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EEC1ERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EEC1ERKS4_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E17iterator_categoryERKS7_:

0000000000000000 <_ZSt19__iterator_categoryIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E17iterator_categoryERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	strb	w3, [sp, #32]
  1c:	ldr	x1, [sp, #40]
  20:	ldr	x0, [sp, #48]
  24:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  28:	str	x0, [sp, #72]
  2c:	ldr	x19, [sp, #56]
  30:	ldr	x0, [sp, #56]
  34:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  38:	mov	x1, x0
  3c:	ldr	x0, [sp, #72]
  40:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  44:	mov	x1, x0
  48:	mov	x0, x19
  4c:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  50:	mov	x1, x0
  54:	ldr	x0, [sp, #56]
  58:	str	x1, [x0]
  5c:	ldr	x0, [sp, #56]
  60:	ldr	x1, [x0]
  64:	ldr	x0, [sp, #72]
  68:	lsl	x0, x0, #6
  6c:	add	x1, x1, x0
  70:	ldr	x0, [sp, #56]
  74:	str	x1, [x0, #16]
  78:	ldr	x0, [sp, #56]
  7c:	ldr	x19, [x0]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  88:	mov	x3, x0
  8c:	mov	x2, x19
  90:	ldr	x1, [sp, #40]
  94:	ldr	x0, [sp, #48]
  98:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  9c:	mov	x1, x0
  a0:	ldr	x0, [sp, #56]
  a4:	str	x1, [x0, #8]
  a8:	nop
  ac:	ldr	x19, [sp, #16]
  b0:	ldp	x29, x30, [sp], #80
  b4:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm3opt8OptTable4InfoEEvT_S5_:

0000000000000000 <_ZSt8_DestroyIPN4llvm3opt8OptTable4InfoEEvT_S5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPN4llvm3opt8OptTable4InfoEEvT_S5_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEEC1ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE10deallocateERS4_PS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE10deallocateERS4_PS3_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE10deallocateERS4_PS3_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm9StringRefEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm9StringRefEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm8NoneTypeEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm8NoneTypeEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm9StringRefENS0_8NoneTypeEEC2IRS1_Lb1EEEOT_RKS2_:

0000000000000000 <_ZNSt4pairIN4llvm9StringRefENS0_8NoneTypeEEC1IRS1_Lb1EEEOT_RKS2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIN4llvm9StringRefENS0_8NoneTypeEEC1IRS1_Lb1EEEOT_RKS2_>
  1c:	ldr	x2, [sp, #40]
  20:	ldp	x0, x1, [x0]
  24:	stp	x0, x1, [x2]
  28:	ldr	x0, [sp, #24]
  2c:	ldr	w1, [x0]
  30:	ldr	x0, [sp, #40]
  34:	str	w1, [x0, #16]
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZSt4moveIRN4llvm8NoneTypeEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm8NoneTypeEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	stp	x1, x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	ldr	x0, [sp, #56]
  1c:	ldp	x1, x2, [sp, #40]
  20:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  24:	str	w0, [sp, #108]
  28:	ldr	x0, [sp, #56]
  2c:	ldr	x1, [x0]
  30:	ldr	w0, [sp, #108]
  34:	lsl	x0, x0, #3
  38:	add	x0, x1, x0
  3c:	str	x0, [sp, #96]
  40:	ldr	x0, [sp, #96]
  44:	ldr	x0, [x0]
  48:	cmp	x0, #0x0
  4c:	b.eq	6c <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x6c>  // b.none
  50:	ldr	x0, [sp, #96]
  54:	ldr	x19, [x0]
  58:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
  5c:	cmp	x19, x0
  60:	b.eq	6c <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x6c>  // b.none
  64:	mov	w0, #0x1                   	// #1
  68:	b	70 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x70>
  6c:	mov	w0, #0x0                   	// #0
  70:	cmp	w0, #0x0
  74:	b.eq	ac <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0xac>  // b.none
  78:	ldr	x0, [sp, #56]
  7c:	ldr	x1, [x0]
  80:	ldr	w0, [sp, #108]
  84:	lsl	x0, x0, #3
  88:	add	x1, x1, x0
  8c:	add	x0, sp, #0x40
  90:	mov	w2, #0x0                   	// #0
  94:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
  98:	strb	wzr, [sp, #79]
  9c:	add	x1, sp, #0x4f
  a0:	add	x0, sp, #0x40
  a4:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
  a8:	b	1ac <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x1ac>
  ac:	ldr	x0, [sp, #96]
  b0:	ldr	x19, [x0]
  b4:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
  b8:	cmp	x19, x0
  bc:	cset	w0, eq  // eq = none
  c0:	and	w0, w0, #0xff
  c4:	cmp	w0, #0x0
  c8:	b.eq	e0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0xe0>  // b.none
  cc:	ldr	x0, [sp, #56]
  d0:	ldr	w0, [x0, #16]
  d4:	sub	w1, w0, #0x1
  d8:	ldr	x0, [sp, #56]
  dc:	str	w1, [x0, #16]
  e0:	ldr	x0, [sp, #56]
  e4:	add	x19, x0, #0x18
  e8:	ldr	x0, [sp, #32]
  ec:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
  f0:	mov	x3, x0
  f4:	mov	x2, x19
  f8:	ldp	x0, x1, [sp, #40]
  fc:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 100:	mov	x1, x0
 104:	ldr	x0, [sp, #96]
 108:	str	x1, [x0]
 10c:	ldr	x0, [sp, #56]
 110:	ldr	w0, [x0, #12]
 114:	add	w1, w0, #0x1
 118:	ldr	x0, [sp, #56]
 11c:	str	w1, [x0, #12]
 120:	ldr	x0, [sp, #56]
 124:	ldr	w1, [x0, #12]
 128:	ldr	x0, [sp, #56]
 12c:	ldr	w0, [x0, #16]
 130:	add	w1, w1, w0
 134:	ldr	x0, [sp, #56]
 138:	ldr	w0, [x0, #8]
 13c:	cmp	w1, w0
 140:	b.ls	164 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x164>  // b.plast
 144:	adrp	x0, 0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 148:	add	x3, x0, #0x0
 14c:	mov	w2, #0x1bb                 	// #443
 150:	adrp	x0, 0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 154:	add	x1, x0, #0x0
 158:	adrp	x0, 0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 15c:	add	x0, x0, #0x0
 160:	bl	0 <__assert_fail>
 164:	ldr	x0, [sp, #56]
 168:	ldr	w1, [sp, #108]
 16c:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
 170:	str	w0, [sp, #108]
 174:	ldr	x0, [sp, #56]
 178:	ldr	x1, [x0]
 17c:	ldr	w0, [sp, #108]
 180:	lsl	x0, x0, #3
 184:	add	x1, x1, x0
 188:	add	x0, sp, #0x50
 18c:	mov	w2, #0x0                   	// #0
 190:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 194:	mov	w0, #0x1                   	// #1
 198:	strb	w0, [sp, #95]
 19c:	add	x1, sp, #0x5f
 1a0:	add	x0, sp, #0x50
 1a4:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 1a8:	nop
 1ac:	ldr	x19, [sp, #16]
 1b0:	ldp	x29, x30, [sp], #112
 1b4:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #32]
  1c:	str	x1, [x0]
  20:	ldrb	w0, [sp, #31]
  24:	eor	w0, w0, #0x1
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb+0x3c>  // b.none
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb>
  3c:	nop
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	strb	w2, [sp, #31]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #32]
  1c:	str	x1, [x0]
  20:	ldrb	w0, [sp, #31]
  24:	eor	w0, w0, #0x1
  28:	and	w0, w0, #0xff
  2c:	cmp	w0, #0x0
  30:	b.eq	3c <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb+0x3c>  // b.none
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEC1EPPNS_18StringMapEntryBaseEb>
  3c:	nop
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE:

0000000000000000 <_ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm10adl_detail9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl5begincl7forwardIT_Efp_EEEOS9_:

0000000000000000 <_ZN4llvm10adl_detail9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl5begincl7forwardIT_Efp_EEEOS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm10adl_detail9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl5begincl7forwardIT_Efp_EEEOS9_>
  14:	bl	0 <_ZN4llvm10adl_detail9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl5begincl7forwardIT_Efp_EEEOS9_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN4llvm10adl_detail7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl3endcl7forwardIT_Efp_EEEOS9_:

0000000000000000 <_ZN4llvm10adl_detail7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl3endcl7forwardIT_Efp_EEEOS9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZN4llvm10adl_detail7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl3endcl7forwardIT_Efp_EEEOS9_>
  14:	bl	0 <_ZN4llvm10adl_detail7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl3endcl7forwardIT_Efp_EEEOS9_>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZN9__gnu_cxx5__ops17__iter_equals_valIKcEENS0_16_Iter_equals_valIT_EERS4_:

0000000000000000 <_ZN9__gnu_cxx5__ops17__iter_equals_valIKcEENS0_16_Iter_equals_valIT_EERS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZN9__gnu_cxx5__ops17__iter_equals_valIKcEENS0_16_Iter_equals_valIT_EERS4_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_:

0000000000000000 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	add	x0, sp, #0x38
  1c:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_>
  20:	mov	w3, w19
  24:	ldr	x2, [sp, #40]
  28:	ldr	x1, [sp, #48]
  2c:	ldr	x0, [sp, #56]
  30:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_>
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #80
  3c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EEC1Em>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EEC1Em>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE7isSmallEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x19, [x0]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE7isSmallEv>
  20:	cmp	x19, x0
  24:	cset	w0, eq  // eq = none
  28:	and	w0, w0, #0xff
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	nop
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
  2c:	nop
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-128]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  1c:	add	x2, x0, #0x0
  20:	mov	x1, #0x1                   	// #1
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  2c:	str	x0, [sp, #112]
  30:	ldr	x0, [sp, #56]
  34:	ldr	x0, [x0]
  38:	str	x0, [sp, #104]
  3c:	ldr	x0, [sp, #56]
  40:	ldr	x0, [x0, #8]
  44:	str	x0, [sp, #96]
  48:	ldr	x0, [sp, #56]
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  50:	str	x0, [sp, #72]
  54:	add	x1, sp, #0x48
  58:	add	x0, sp, #0x30
  5c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  60:	str	x0, [sp, #88]
  64:	ldr	x0, [sp, #56]
  68:	ldr	x1, [sp, #112]
  6c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  70:	str	x0, [sp, #80]
  74:	ldr	x0, [sp, #80]
  78:	str	x0, [sp, #120]
  7c:	ldr	x19, [sp, #56]
  80:	ldr	x0, [sp, #88]
  84:	lsl	x0, x0, #5
  88:	ldr	x1, [sp, #80]
  8c:	add	x20, x1, x0
  90:	ldr	x0, [sp, #40]
  94:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  98:	mov	x2, x0
  9c:	mov	x1, x20
  a0:	mov	x0, x19
  a4:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  a8:	str	xzr, [sp, #120]
  ac:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  b0:	and	w0, w0, #0xff
  b4:	cmp	w0, #0x0
  b8:	b.eq	124 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x124>  // b.none
  bc:	add	x0, sp, #0x30
  c0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  c4:	ldr	x19, [x0]
  c8:	ldr	x0, [sp, #56]
  cc:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  d0:	mov	x3, x0
  d4:	ldr	x2, [sp, #80]
  d8:	mov	x1, x19
  dc:	ldr	x0, [sp, #104]
  e0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  e4:	str	x0, [sp, #120]
  e8:	ldr	x0, [sp, #120]
  ec:	add	x0, x0, #0x20
  f0:	str	x0, [sp, #120]
  f4:	add	x0, sp, #0x30
  f8:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  fc:	ldr	x19, [x0]
 100:	ldr	x0, [sp, #56]
 104:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 108:	mov	x3, x0
 10c:	ldr	x2, [sp, #120]
 110:	ldr	x1, [sp, #96]
 114:	mov	x0, x19
 118:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 11c:	str	x0, [sp, #120]
 120:	b	188 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x188>
 124:	add	x0, sp, #0x30
 128:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 12c:	ldr	x19, [x0]
 130:	ldr	x0, [sp, #56]
 134:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 138:	mov	x3, x0
 13c:	ldr	x2, [sp, #80]
 140:	mov	x1, x19
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 14c:	str	x0, [sp, #120]
 150:	ldr	x0, [sp, #120]
 154:	add	x0, x0, #0x20
 158:	str	x0, [sp, #120]
 15c:	add	x0, sp, #0x30
 160:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 164:	ldr	x19, [x0]
 168:	ldr	x0, [sp, #56]
 16c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 170:	mov	x3, x0
 174:	ldr	x2, [sp, #120]
 178:	ldr	x1, [sp, #96]
 17c:	mov	x0, x19
 180:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 184:	str	x0, [sp, #120]
 188:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 18c:	and	w0, w0, #0xff
 190:	eor	w0, w0, #0x1
 194:	and	w0, w0, #0xff
 198:	cmp	w0, #0x0
 19c:	b.eq	1b8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x1b8>  // b.none
 1a0:	ldr	x0, [sp, #56]
 1a4:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1a8:	mov	x2, x0
 1ac:	ldr	x1, [sp, #96]
 1b0:	ldr	x0, [sp, #104]
 1b4:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1b8:	ldr	x3, [sp, #56]
 1bc:	ldr	x0, [sp, #56]
 1c0:	ldr	x1, [x0, #16]
 1c4:	ldr	x0, [sp, #104]
 1c8:	sub	x0, x1, x0
 1cc:	asr	x0, x0, #5
 1d0:	mov	x2, x0
 1d4:	ldr	x1, [sp, #104]
 1d8:	mov	x0, x3
 1dc:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1e0:	ldr	x0, [sp, #56]
 1e4:	ldr	x1, [sp, #80]
 1e8:	str	x1, [x0]
 1ec:	ldr	x0, [sp, #56]
 1f0:	ldr	x1, [sp, #120]
 1f4:	str	x1, [x0, #8]
 1f8:	ldr	x0, [sp, #112]
 1fc:	lsl	x0, x0, #5
 200:	ldr	x1, [sp, #80]
 204:	add	x1, x1, x0
 208:	ldr	x0, [sp, #56]
 20c:	str	x1, [x0, #16]
 210:	nop
 214:	ldp	x19, x20, [sp, #16]
 218:	ldp	x29, x30, [sp], #128
 21c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS7_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE:

0000000000000000 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JRKS6_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x20                  	// #32
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>
  34:	mov	x1, x19
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC2ERKS7_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC1ERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	ldr	x1, [x0]
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	nop
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  2c:	sub	x1, x19, x0
  30:	ldr	x0, [sp, #48]
  34:	cmp	x1, x0
  38:	cset	w0, cc  // cc = lo, ul, last
  3c:	and	w0, w0, #0xff
  40:	cmp	w0, #0x0
  44:	b.eq	50 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0x50>  // b.none
  48:	ldr	x0, [sp, #40]
  4c:	bl	0 <_ZSt20__throw_length_errorPKc>
  50:	ldr	x0, [sp, #56]
  54:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  58:	mov	x19, x0
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  64:	str	x0, [sp, #64]
  68:	add	x1, sp, #0x30
  6c:	add	x0, sp, #0x40
  70:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  74:	ldr	x0, [x0]
  78:	add	x0, x19, x0
  7c:	str	x0, [sp, #72]
  80:	ldr	x0, [sp, #56]
  84:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  88:	mov	x1, x0
  8c:	ldr	x0, [sp, #72]
  90:	cmp	x0, x1
  94:	b.cc	b0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xb0>  // b.lo, b.ul, b.last
  98:	ldr	x0, [sp, #56]
  9c:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  a0:	mov	x1, x0
  a4:	ldr	x0, [sp, #72]
  a8:	cmp	x0, x1
  ac:	b.ls	bc <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xbc>  // b.plast
  b0:	ldr	x0, [sp, #56]
  b4:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  b8:	b	c0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xc0>
  bc:	ldr	x0, [sp, #72]
  c0:	ldr	x19, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x1, [sp, #24]
  10:	add	x0, sp, #0x28
  14:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_:

0000000000000000 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	asr	x0, x0, #5
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x3, [sp, #16]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  30:	ldr	x3, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	mov	x1, x0
  3c:	mov	x0, x19
  40:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #64
  4c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE4dataEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC2EPKS3_m:

0000000000000000 <_ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC1EPKS3_m>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #8]
  24:	str	x1, [x0, #8]
  28:	nop
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EEC2ES2_S2_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EEC1ES2_S2_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #24]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EEC1ES2_S2_>
  20:	ldr	x0, [sp, #40]
  24:	add	x0, x0, #0x8
  28:	ldr	x1, [sp, #32]
  2c:	bl	0 <_ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EEC1ES2_S2_>
  30:	nop
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERN4llvm9StringRefELb0EEC2ES2_:

0000000000000000 <_ZNSt10_Head_baseILm0ERN4llvm9StringRefELb0EEC1ES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERN4llvm9StringRefELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0ERN4llvm9StringRefELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ERN4llvm9StringRefELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm1ERN4llvm9StringRefELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt8distanceIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E15difference_typeES7_S7_:

0000000000000000 <_ZSt8distanceIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E15difference_typeES7_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	add	x0, sp, #0x28
  1c:	bl	0 <_ZSt8distanceIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E15difference_typeES7_S7_>
  20:	mov	w2, w20
  24:	ldr	x1, [sp, #32]
  28:	mov	x0, x19
  2c:	bl	0 <_ZSt8distanceIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E15difference_typeES7_S7_>
  30:	ldp	x19, x20, [sp, #16]
  34:	ldp	x29, x30, [sp], #64
  38:	ret

Disassembly of section .text._ZSt7advanceIPKN4llvm3opt8OptTable4InfoElEvRT_T0_:

0000000000000000 <_ZSt7advanceIPKN4llvm3opt8OptTable4InfoElEvRT_T0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	str	x0, [sp, #56]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZSt7advanceIPKN4llvm3opt8OptTable4InfoElEvRT_T0_>
  24:	mov	w2, w19
  28:	ldr	x1, [sp, #56]
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZSt7advanceIPKN4llvm3opt8OptTable4InfoElEvRT_T0_>
  34:	nop
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #64
  40:	ret

Disassembly of section .text._ZNK9__gnu_cxx5__ops14_Iter_less_valclIPKN4llvm3opt8OptTable4InfoEKPKcEEbT_RT0_:

0000000000000000 <_ZNK9__gnu_cxx5__ops14_Iter_less_valclIPKN4llvm3opt8OptTable4InfoEKPKcEEbT_RT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #24]
  18:	ldr	x0, [x0]
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZNK9__gnu_cxx5__ops14_Iter_less_valclIPKN4llvm3opt8OptTable4InfoEKPKcEEbT_RT0_>
  28:	and	w0, w0, #0xff
  2c:	ldp	x29, x30, [sp], #48
  30:	ret

Disassembly of section .text._ZStltIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_:

0000000000000000 <_ZStltIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
  1c:	lsr	w0, w0, #31
  20:	and	w0, w0, #0xff
  24:	ldp	x29, x30, [sp], #32
  28:	ret

Disassembly of section .text._ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2IJS5_ELb1EEEDpOT_:

0000000000000000 <_ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1IJS5_ELb1EEEDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1IJS5_ELb1EEEDpOT_>
  20:	mov	x1, x0
  24:	mov	x0, x19
  28:	bl	0 <_ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1IJS5_ELb1EEEDpOT_>
  2c:	nop
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2EOS7_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1EOS7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1EOS7_>
  20:	bl	0 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1EOS7_>
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1EOS7_>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt7forwardIRKSt21piecewise_construct_tEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRKSt21piecewise_construct_tEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardISt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEOT_RNSt16remove_referenceIS9_E4typeE:

0000000000000000 <_ZSt7forwardISt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEOT_RNSt16remove_referenceIS9_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardISt5tupleIJEEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardISt5tupleIJEEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implC2ERKS4_:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implC1ERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implC1ERKS4_>
  1c:	ldr	x0, [sp, #24]
  20:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implC1ERKS4_>
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_:

0000000000000000 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	add	x0, sp, #0x38
  18:	ldr	x1, [sp, #32]
  1c:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_>
  20:	add	x0, sp, #0x38
  24:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_>
  28:	mov	x1, x0
  2c:	ldr	x0, [sp, #40]
  30:	cmp	x0, x1
  34:	cset	w0, hi  // hi = pmore
  38:	and	w19, w0, #0xff
  3c:	add	x0, sp, #0x38
  40:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_>
  44:	cmp	w19, #0x0
  48:	b.eq	58 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_+0x58>  // b.none
  4c:	adrp	x0, 0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_>
  50:	add	x0, x0, #0x0
  54:	bl	0 <_ZSt20__throw_length_errorPKc>
  58:	ldr	x0, [sp, #40]
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #64
  64:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	cmp	x0, #0x0
  18:	b.eq	2c <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm+0x2c>  // b.none
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x1, [sp, #16]
  24:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm>
  28:	b	30 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm+0x30>
  2c:	mov	x0, #0x0                   	// #0
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIPKN4llvm3opt8OptTable4InfoEPS3_S3_ET0_T_S8_S7_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIPKN4llvm3opt8OptTable4InfoEPS3_S3_ET0_T_S8_S7_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aIPKN4llvm3opt8OptTable4InfoEPS3_S3_ET0_T_S8_S7_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm3opt8OptTable4InfoEEEvT_S7_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm3opt8OptTable4InfoEEEvT_S7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	nop
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE10deallocateEPS4_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE10deallocateEPS4_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_:

0000000000000000 <_ZSt9make_pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  28:	mov	x1, x0
  2c:	add	x0, sp, #0x30
  30:	mov	x2, x1
  34:	mov	x1, x19
  38:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  3c:	ldp	x0, x1, [sp, #48]
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZSt7forwardIN4llvm8NoneTypeEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm8NoneTypeEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINS_8NoneTypeEECI2NS_21StringMapEntryStorageIS1_EEEmS1_:

0000000000000000 <_ZN4llvm14StringMapEntryINS_8NoneTypeEECI1NS_21StringMapEntryStorageIS1_EEEmS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	w2, [sp, #28]
  14:	ldr	x0, [sp, #40]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	w2, [sp, #28]
  20:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEECI1NS_21StringMapEntryStorageIS1_EEEmS1_>
  24:	nop
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_:

0000000000000000 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-112]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	stp	x0, x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	add	x0, sp, #0x30
  1c:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  20:	str	x0, [sp, #104]
  24:	ldr	x0, [sp, #104]
  28:	add	x0, x0, #0x9
  2c:	str	x0, [sp, #96]
  30:	mov	x0, #0x8                   	// #8
  34:	str	x0, [sp, #88]
  38:	ldr	x2, [sp, #88]
  3c:	ldr	x1, [sp, #96]
  40:	ldr	x0, [sp, #40]
  44:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  48:	str	x0, [sp, #80]
  4c:	ldr	x0, [sp, #80]
  50:	cmp	x0, #0x0
  54:	b.ne	78 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_+0x78>  // b.any
  58:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  5c:	add	x3, x0, #0x0
  60:	mov	w2, #0xbd                  	// #189
  64:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  68:	add	x1, x0, #0x0
  6c:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  70:	add	x0, x0, #0x0
  74:	bl	0 <__assert_fail>
  78:	ldr	x0, [sp, #32]
  7c:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  80:	ldr	w19, [x0]
  84:	ldr	x0, [sp, #80]
  88:	mov	x1, x0
  8c:	mov	x0, #0x8                   	// #8
  90:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  94:	mov	w2, w19
  98:	ldr	x1, [sp, #104]
  9c:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  a0:	ldr	x0, [sp, #80]
  a4:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  a8:	str	x0, [sp, #72]
  ac:	ldr	x0, [sp, #104]
  b0:	cmp	x0, #0x0
  b4:	b.eq	d0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_+0xd0>  // b.none
  b8:	add	x0, sp, #0x30
  bc:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  c0:	ldr	x2, [sp, #104]
  c4:	mov	x1, x0
  c8:	ldr	x0, [sp, #72]
  cc:	bl	0 <memcpy>
  d0:	ldr	x1, [sp, #72]
  d4:	ldr	x0, [sp, #104]
  d8:	add	x0, x1, x0
  dc:	strb	wzr, [x0]
  e0:	ldr	x0, [sp, #80]
  e4:	ldr	x19, [sp, #16]
  e8:	ldp	x29, x30, [sp], #112
  ec:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	ldr	x0, [sp, #40]
  14:	ldr	x0, [x0]
  18:	ldr	x0, [x0]
  1c:	cmp	x0, #0x0
  20:	b.eq	3c <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x3c>  // b.none
  24:	ldr	x0, [sp, #40]
  28:	ldr	x0, [x0]
  2c:	ldr	x19, [x0]
  30:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv>
  34:	cmp	x19, x0
  38:	b.ne	44 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x44>  // b.any
  3c:	mov	w0, #0x1                   	// #1
  40:	b	48 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x48>
  44:	mov	w0, #0x0                   	// #0
  48:	cmp	w0, #0x0
  4c:	b.eq	68 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x68>  // b.none
  50:	ldr	x0, [sp, #40]
  54:	ldr	x0, [x0]
  58:	add	x1, x0, #0x8
  5c:	ldr	x0, [sp, #40]
  60:	str	x1, [x0]
  64:	b	10 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x10>
  68:	nop
  6c:	ldr	x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	ret

Disassembly of section .text._ZSt5beginINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEDTcldtfp_5beginEERT_:

0000000000000000 <_ZSt5beginINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEDTcldtfp_5beginEERT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5beginEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt3endINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEDTcldtfp_3endEERT_:

0000000000000000 <_ZSt3endINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEDTcldtfp_3endEERT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE3endEv>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx5__ops16_Iter_equals_valIKcEC2ERS2_:

0000000000000000 <_ZN9__gnu_cxx5__ops16_Iter_equals_valIKcEC1ERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt19__iterator_categoryIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEENSt15iterator_traitsIT_E17iterator_categoryERKSB_:

0000000000000000 <_ZSt19__iterator_categoryIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEENSt15iterator_traitsIT_E17iterator_categoryERKSB_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w0, w1
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	strb	w3, [sp, #16]
  18:	add	x1, sp, #0x28
  1c:	add	x0, sp, #0x20
  20:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  24:	asr	x0, x0, #2
  28:	str	x0, [sp, #56]
  2c:	ldr	x0, [sp, #56]
  30:	cmp	x0, #0x0
  34:	b.le	e8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xe8>
  38:	add	x0, sp, #0x18
  3c:	ldr	x1, [sp, #40]
  40:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  44:	and	w0, w0, #0xff
  48:	cmp	w0, #0x0
  4c:	b.eq	58 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x58>  // b.none
  50:	ldr	x0, [sp, #40]
  54:	b	194 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x194>
  58:	add	x0, sp, #0x28
  5c:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  60:	add	x0, sp, #0x18
  64:	ldr	x1, [sp, #40]
  68:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  6c:	and	w0, w0, #0xff
  70:	cmp	w0, #0x0
  74:	b.eq	80 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x80>  // b.none
  78:	ldr	x0, [sp, #40]
  7c:	b	194 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x194>
  80:	add	x0, sp, #0x28
  84:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  88:	add	x0, sp, #0x18
  8c:	ldr	x1, [sp, #40]
  90:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  94:	and	w0, w0, #0xff
  98:	cmp	w0, #0x0
  9c:	b.eq	a8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xa8>  // b.none
  a0:	ldr	x0, [sp, #40]
  a4:	b	194 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x194>
  a8:	add	x0, sp, #0x28
  ac:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  b0:	add	x0, sp, #0x18
  b4:	ldr	x1, [sp, #40]
  b8:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  bc:	and	w0, w0, #0xff
  c0:	cmp	w0, #0x0
  c4:	b.eq	d0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xd0>  // b.none
  c8:	ldr	x0, [sp, #40]
  cc:	b	194 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x194>
  d0:	add	x0, sp, #0x28
  d4:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  d8:	ldr	x0, [sp, #56]
  dc:	sub	x0, x0, #0x1
  e0:	str	x0, [sp, #56]
  e4:	b	2c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x2c>
  e8:	add	x1, sp, #0x28
  ec:	add	x0, sp, #0x20
  f0:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  f4:	cmp	x0, #0x3
  f8:	b.eq	118 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x118>  // b.none
  fc:	cmp	x0, #0x3
 100:	b.gt	190 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x190>
 104:	cmp	x0, #0x1
 108:	b.eq	168 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x168>  // b.none
 10c:	cmp	x0, #0x2
 110:	b.eq	140 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x140>  // b.none
 114:	b	190 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x190>
 118:	add	x0, sp, #0x18
 11c:	ldr	x1, [sp, #40]
 120:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 124:	and	w0, w0, #0xff
 128:	cmp	w0, #0x0
 12c:	b.eq	138 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x138>  // b.none
 130:	ldr	x0, [sp, #40]
 134:	b	194 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x194>
 138:	add	x0, sp, #0x28
 13c:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 140:	add	x0, sp, #0x18
 144:	ldr	x1, [sp, #40]
 148:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 14c:	and	w0, w0, #0xff
 150:	cmp	w0, #0x0
 154:	b.eq	160 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x160>  // b.none
 158:	ldr	x0, [sp, #40]
 15c:	b	194 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x194>
 160:	add	x0, sp, #0x28
 164:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 168:	add	x0, sp, #0x18
 16c:	ldr	x1, [sp, #40]
 170:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 174:	and	w0, w0, #0xff
 178:	cmp	w0, #0x0
 17c:	b.eq	188 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x188>  // b.none
 180:	ldr	x0, [sp, #40]
 184:	b	194 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x194>
 188:	add	x0, sp, #0x28
 18c:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 190:	ldr	x0, [sp, #32]
 194:	ldp	x29, x30, [sp], #64
 198:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEC1Em>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEC1Em>
  20:	ldr	x2, [sp, #32]
  24:	mov	x1, x0
  28:	mov	x0, x19
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEC1Em>
  30:	nop
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	x0, x0, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZdlPv>
  1c:	nop
  20:	ldp	x29, x30, [sp], #48
  24:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #24]
  14:	ldr	x0, [sp, #16]
  18:	cmp	x1, x0
  1c:	b.eq	3c <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x3c>  // b.none
  20:	ldr	x0, [sp, #24]
  24:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  2c:	ldr	x0, [sp, #24]
  30:	add	x0, x0, #0x20
  34:	str	x0, [sp, #24]
  38:	b	10 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x10>
  3c:	nop
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	mov	x1, x0
  2c:	mov	x0, #0x20                  	// #32
  30:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>
  34:	mov	x1, x19
  38:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  3c:	nop
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #64
  48:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
  14:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x1, [x0, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x0, [x0]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #5
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #56]
   c:	str	x1, [sp, #48]
  10:	str	x2, [sp, #40]
  14:	str	x3, [sp, #32]
  18:	strb	w4, [sp, #24]
  1c:	ldr	x3, [sp, #32]
  20:	ldr	x2, [sp, #40]
  24:	ldr	x1, [sp, #48]
  28:	ldr	x0, [sp, #56]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>
  30:	ldp	x29, x30, [sp], #64
  34:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt13move_iteratorIPS5_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt13move_iteratorIPS5_EET0_PT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	add	x0, sp, #0x28
  10:	ldr	x1, [sp, #24]
  14:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt13move_iteratorIPS5_EET0_PT_>
  18:	ldr	x0, [sp, #40]
  1c:	ldp	x29, x30, [sp], #48
  20:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_S6_ET0_T_SA_S9_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_S6_ET0_T_SA_S9_RSaIT1_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	str	x3, [sp, #16]
  18:	ldr	x2, [sp, #24]
  1c:	ldr	x1, [sp, #32]
  20:	ldr	x0, [sp, #40]
  24:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_S6_ET0_T_SA_S9_RSaIT1_E>
  28:	ldp	x29, x30, [sp], #48
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	nop
  1c:	ldp	x29, x30, [sp], #32
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRN4llvm9StringRefEEEC2ES2_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRN4llvm9StringRefEEEC1ES2_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [sp, #16]
  18:	bl	0 <_ZNSt11_Tuple_implILm1EJRN4llvm9StringRefEEEC1ES2_>
  1c:	nop
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ERN4llvm9StringRefELb0EEC2ES2_:

0000000000000000 <_ZNSt10_Head_baseILm1ERN4llvm9StringRefELb0EEC1ES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt10__distanceIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E15difference_typeES7_S7_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E15difference_typeES7_S7_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #8]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	sub	x0, x1, x0
  1c:	asr	x0, x0, #6
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt9__advanceIPKN4llvm3opt8OptTable4InfoElEvRT_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__advanceIPKN4llvm3opt8OptTable4InfoElEvRT_T0_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	strb	w2, [sp, #8]
  10:	ldr	x0, [sp, #24]
  14:	ldr	x1, [x0]
  18:	ldr	x0, [sp, #16]
  1c:	lsl	x0, x0, #6
  20:	add	x1, x1, x0
  24:	ldr	x0, [sp, #24]
  28:	str	x1, [x0]
  2c:	nop
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2IS5_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1IS5_EEOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x19, [sp, #40]
  18:	ldr	x0, [sp, #32]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1IS5_EEOT_>
  20:	mov	x1, x0
  24:	mov	x0, x19
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC1IS5_EEOT_>
  2c:	nop
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7_M_headERS7_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7_M_headERS7_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7_M_headERS7_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZSt7forwardIONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE:

0000000000000000 <_ZSt7forwardIONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2IS5_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC1IS5_EEOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <_ZNSt10_Head_baseILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC1IS5_EEOT_>
  18:	mov	x1, x0
  1c:	ldr	x0, [sp, #24]
  20:	str	x1, [x0]
  24:	nop
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEERKS1_OT_:

0000000000000000 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC1IRS1_Lb1EEERKS1_OT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	ldr	x1, [x0]
  1c:	ldr	x0, [sp, #40]
  20:	str	x1, [x0]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC1IRS1_Lb1EEERKS1_OT_>
  2c:	ldr	x1, [x0]
  30:	ldr	x0, [sp, #40]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_S4_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC1IRS1_S4_Lb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC1IRS1_S4_Lb1EEEOT_OT0_>
  1c:	ldr	x1, [x0]
  20:	ldr	x0, [sp, #40]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC1IRS1_S4_Lb1EEEOT_OT0_>
  30:	ldr	x1, [x0]
  34:	ldr	x0, [sp, #40]
  38:	str	x1, [x0, #8]
  3c:	nop
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEEOT_RKS1_:

0000000000000000 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC1IRS1_Lb1EEEOT_RKS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC1IRS1_Lb1EEEOT_RKS1_>
  1c:	ldr	x1, [x0]
  20:	ldr	x0, [sp, #40]
  24:	str	x1, [x0]
  28:	ldr	x0, [sp, #24]
  2c:	ldr	x1, [x0]
  30:	ldr	x0, [sp, #40]
  34:	str	x1, [x0, #8]
  38:	nop
  3c:	ldp	x29, x30, [sp], #48
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE17_Vector_impl_dataC1Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	str	xzr, [x0]
  10:	ldr	x0, [sp, #8]
  14:	str	xzr, [x0, #8]
  18:	ldr	x0, [sp, #8]
  1c:	str	xzr, [x0, #16]
  20:	nop
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE11_S_max_sizeERKS4_:

0000000000000000 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE11_S_max_sizeERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0x1ffffffffffffff     	// #144115188075855871
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE11_S_max_sizeERKS4_>
  1c:	str	x0, [sp, #32]
  20:	add	x1, sp, #0x20
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE11_S_max_sizeERKS4_>
  2c:	ldr	x0, [x0]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE8allocateERS4_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE8allocateERS4_m>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	mov	x2, #0x0                   	// #0
  14:	ldr	x1, [sp, #16]
  18:	ldr	x0, [sp, #24]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE8allocateERS4_m>
  20:	ldp	x29, x30, [sp], #32
  24:	ret

Disassembly of section .text._ZSt18uninitialized_copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_:

0000000000000000 <_ZSt18uninitialized_copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt7forwardIN4llvm17StringMapIteratorINS0_8NoneTypeEEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm17StringMapIteratorINS0_8NoneTypeEEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbEC2IS3_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbEC1IS3_bLb1EEEOT_OT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZNSt4pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbEC1IS3_bLb1EEEOT_OT0_>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #40]
  24:	ldr	x1, [x1]
  28:	str	x1, [x0]
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNSt4pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbEC1IS3_bLb1EEEOT_OT0_>
  34:	ldrb	w1, [x0]
  38:	ldr	x0, [sp, #40]
  3c:	strb	w1, [x0, #8]
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_:

0000000000000000 <_ZN9__gnu_cxxmiIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxxmiIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  1c:	ldr	x19, [x0]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN9__gnu_cxxmiIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  28:	ldr	x0, [x0]
  2c:	sub	x0, x19, x0
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #48
  38:	ret

Disassembly of section .text._ZN9__gnu_cxx5__ops16_Iter_equals_valIKcEclINS_17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEEbT_:

0000000000000000 <_ZN9__gnu_cxx5__ops16_Iter_equals_valIKcEclINS_17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEEbT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	add	x0, sp, #0x10
  14:	bl	0 <_ZN9__gnu_cxx5__ops16_Iter_equals_valIKcEclINS_17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEEbT_>
  18:	ldrb	w1, [x0]
  1c:	ldr	x0, [sp, #24]
  20:	ldr	x0, [x0]
  24:	ldrb	w0, [x0]
  28:	cmp	w1, w0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldp	x29, x30, [sp], #32
  38:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x1
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_:

0000000000000000 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  14:	nop
  18:	ldp	x29, x30, [sp], #32
  1c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
  10:	str	x0, [sp, #40]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  1c:	str	x0, [sp, #32]
  20:	add	x1, sp, #0x20
  24:	add	x0, sp, #0x28
  28:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  2c:	ldr	x0, [x0]
  30:	ldp	x29, x30, [sp], #48
  34:	ret

Disassembly of section .text._ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x0, [sp, #32]
  40:	lsl	x0, x0, #5
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #56]
  20:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  24:	mov	x19, x0
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  30:	mov	x20, x0
  34:	ldr	x0, [sp, #40]
  38:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  3c:	ldr	x3, [sp, #32]
  40:	mov	x2, x0
  44:	mov	x1, x20
  48:	mov	x0, x19
  4c:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #64
  58:	ret

Disassembly of section .text._ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ES6_:

0000000000000000 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC1ES6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp, #8]
  10:	ldr	x1, [sp]
  14:	str	x1, [x0]
  18:	nop
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_ET0_T_SA_S9_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE7_M_headERS7_:

0000000000000000 <_ZNSt10_Head_baseILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE7_M_headERS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIRPSt18_Rb_tree_node_baseEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRPSt18_Rb_tree_node_baseEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE8max_sizeERKS4_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE8max_sizeERKS4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE8max_sizeERKS4_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE8allocateEmPKv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE8allocateEmPKv>
  1c:	mov	x1, x0
  20:	ldr	x0, [sp, #32]
  24:	cmp	x0, x1
  28:	cset	w0, hi  // hi = pmore
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE8allocateEmPKv+0x3c>  // b.none
  38:	bl	0 <_ZSt17__throw_bad_allocv>
  3c:	ldr	x0, [sp, #32]
  40:	lsl	x0, x0, #6
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKN4llvm3opt8OptTable4InfoEPS5_EET0_T_SA_S9_:

0000000000000000 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKN4llvm3opt8OptTable4InfoEPS5_EET0_T_SA_S9_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x2, [sp, #24]
  18:	ldr	x1, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	bl	0 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKN4llvm3opt8OptTable4InfoEPS5_EET0_T_SA_S9_>
  24:	ldp	x29, x30, [sp], #48
  28:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x3ffffffffffffff     	// #288230376151711743
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_:

0000000000000000 <_ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	str	x3, [sp, #32]
  1c:	ldr	x0, [sp, #40]
  20:	str	x0, [sp, #72]
  24:	ldr	x1, [sp, #56]
  28:	ldr	x0, [sp, #48]
  2c:	cmp	x1, x0
  30:	b.eq	74 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x74>  // b.none
  34:	ldr	x0, [sp, #72]
  38:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  3c:	mov	x19, x0
  40:	ldr	x0, [sp, #56]
  44:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  48:	ldr	x2, [sp, #32]
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  58:	ldr	x0, [sp, #56]
  5c:	add	x0, x0, #0x20
  60:	str	x0, [sp, #56]
  64:	ldr	x0, [sp, #72]
  68:	add	x0, x0, #0x20
  6c:	str	x0, [sp, #72]
  70:	b	24 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x24>
  74:	ldr	x0, [sp, #72]
  78:	ldr	x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #80
  80:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #40]
  1c:	str	x0, [sp, #72]
  20:	add	x1, sp, #0x30
  24:	add	x0, sp, #0x38
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  2c:	and	w0, w0, #0xff
  30:	cmp	w0, #0x0
  34:	b.eq	70 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_+0x70>  // b.none
  38:	ldr	x0, [sp, #72]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  40:	mov	x19, x0
  44:	add	x0, sp, #0x38
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  4c:	mov	x1, x0
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  58:	add	x0, sp, #0x38
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_>
  60:	ldr	x0, [sp, #72]
  64:	add	x0, x0, #0x20
  68:	str	x0, [sp, #72]
  6c:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES9_EET0_T_SC_SB_+0x20>
  70:	ldr	x0, [sp, #72]
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #80
  7c:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	x0, #0x1ffffffffffffff     	// #144115188075855871
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_:

0000000000000000 <_ZSt4copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt4copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt4copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_>
  2c:	ldr	x2, [sp, #40]
  30:	mov	x1, x0
  34:	mov	x0, x19
  38:	bl	0 <_ZSt4copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #64
  44:	ret

Disassembly of section .text._ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  1c:	mov	x2, x0
  20:	ldr	x1, [sp, #40]
  24:	ldr	x0, [sp, #24]
  28:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  34:	mov	x1, x0
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  40:	nop
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZStneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_:

0000000000000000 <_ZStneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	ldr	x1, [sp, #16]
  14:	ldr	x0, [sp, #24]
  18:	bl	0 <_ZStneIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>
  1c:	and	w0, w0, #0xff
  20:	eor	w0, w0, #0x1
  24:	and	w0, w0, #0xff
  28:	ldp	x29, x30, [sp], #32
  2c:	ret

Disassembly of section .text._ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	x1, x0, #0x20
  14:	ldr	x0, [sp, #8]
  18:	str	x1, [x0]
  1c:	ldr	x0, [sp, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #32]
  18:	bl	0 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #40]
  24:	mov	x1, x0
  28:	mov	x0, #0x20                  	// #32
  2c:	bl	0 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJS5_EEvPT_DpOT0_>
  30:	mov	x1, x19
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  38:	nop
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

Disassembly of section .text._ZSt12__miter_baseIPKN4llvm3opt8OptTable4InfoEET_S6_:

0000000000000000 <_ZSt12__miter_baseIPKN4llvm3opt8OptTable4InfoEET_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x0, [sp, #56]
  10:	str	x1, [sp, #48]
  14:	str	x2, [sp, #40]
  18:	ldr	x0, [sp, #56]
  1c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>
  20:	mov	x19, x0
  24:	ldr	x0, [sp, #48]
  28:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>
  2c:	mov	x20, x0
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>
  38:	mov	x2, x0
  3c:	mov	x1, x20
  40:	mov	x0, x19
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>
  48:	mov	x1, x0
  4c:	add	x0, sp, #0x28
  50:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>
  54:	ldp	x19, x20, [sp, #16]
  58:	ldp	x29, x30, [sp], #64
  5c:	ret

Disassembly of section .text._ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_:

0000000000000000 <_ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	str	x0, [sp, #40]
  10:	str	x1, [sp, #32]
  14:	ldr	x0, [sp, #40]
  18:	bl	0 <_ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>
  1c:	mov	x19, x0
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSteqIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEbRKSt13move_iteratorIT_ESB_>
  28:	cmp	x19, x0
  2c:	cset	w0, eq  // eq = none
  30:	and	w0, w0, #0xff
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #48
  3c:	ret

Disassembly of section .text._ZSt12__niter_baseIPKN4llvm3opt8OptTable4InfoEET_S6_:

0000000000000000 <_ZSt12__niter_baseIPKN4llvm3opt8OptTable4InfoEET_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm3opt8OptTable4InfoEET_S5_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm3opt8OptTable4InfoEET_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	mov	w0, #0x1                   	// #1
  18:	strb	w0, [sp, #63]
  1c:	ldr	x2, [sp, #24]
  20:	ldr	x1, [sp, #32]
  24:	ldr	x0, [sp, #40]
  28:	bl	0 <_ZSt13__copy_move_aILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>
  2c:	ldp	x29, x30, [sp], #64
  30:	ret

Disassembly of section .text._ZSt12__niter_wrapIPN4llvm3opt8OptTable4InfoEET_RKS5_S5_:

0000000000000000 <_ZSt12__niter_wrapIPN4llvm3opt8OptTable4InfoEET_RKS5_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	ldr	x0, [x0]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt3getILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSB_:

0000000000000000 <_ZSt3getILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSB_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt3getILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSB_>
  14:	ldp	x29, x30, [sp], #32
  18:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm3opt8OptTable4InfoEEEPT_PKS7_SA_S8_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm3opt8OptTable4InfoEEEPT_PKS7_SA_S8_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #40]
   c:	str	x1, [sp, #32]
  10:	str	x2, [sp, #24]
  14:	ldr	x1, [sp, #32]
  18:	ldr	x0, [sp, #40]
  1c:	sub	x0, x1, x0
  20:	asr	x0, x0, #6
  24:	str	x0, [sp, #56]
  28:	ldr	x0, [sp, #56]
  2c:	cmp	x0, #0x0
  30:	b.eq	4c <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm3opt8OptTable4InfoEEEPT_PKS7_SA_S8_+0x4c>  // b.none
  34:	ldr	x0, [sp, #56]
  38:	lsl	x0, x0, #6
  3c:	mov	x2, x0
  40:	ldr	x1, [sp, #40]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <memmove>
  4c:	ldr	x0, [sp, #56]
  50:	lsl	x0, x0, #6
  54:	ldr	x1, [sp, #24]
  58:	add	x0, x1, x0
  5c:	ldp	x29, x30, [sp], #64
  60:	ret

Disassembly of section .text._ZSt12__get_helperILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJEERT0_RSt11_Tuple_implIXT_EJS7_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJEERT0_RSt11_Tuple_implIXT_EJS7_DpT1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x0, [sp, #24]
   c:	ldr	x0, [sp, #24]
  10:	bl	0 <_ZSt12__get_helperILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJEERT0_RSt11_Tuple_implIXT_EJS7_DpT1_EE>
  14:	ldp	x29, x30, [sp], #32
  18:	ret
