$date
	Tue Oct 11 21:04:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module two_bit_tb $end
$var wire 2 ! t_sum [1:0] $end
$var wire 1 " t_cout $end
$var reg 2 # t_a [1:0] $end
$var reg 2 $ t_b [1:0] $end
$var integer 32 % i [31:0] $end
$var integer 32 & j [31:0] $end
$scope module adder $end
$var wire 2 ' a [1:0] $end
$var wire 2 ( b [1:0] $end
$var wire 2 ) sum [1:0] $end
$var wire 1 " cout $end
$var wire 1 * c1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#2
b1 !
b1 )
b1 $
b1 (
b1 %
#4
b10 !
b10 )
b10 $
b10 (
b10 %
#6
b11 !
b11 )
b11 $
b11 (
b11 %
#8
b1 !
b1 )
b0 $
b0 (
b1 #
b1 '
b1 &
b0 %
#10
b10 !
b10 )
1*
b1 $
b1 (
b1 %
#12
0*
b11 !
b11 )
0"
b10 $
b10 (
b10 %
#14
1"
b0 !
b0 )
1*
b11 $
b11 (
b11 %
#16
b10 !
b10 )
0"
0*
b0 $
b0 (
b10 #
b10 '
b10 &
b0 %
#18
b11 !
b11 )
b1 $
b1 (
b1 %
#20
b0 !
b0 )
1"
b10 $
b10 (
b10 %
#22
b1 !
b1 )
b11 $
b11 (
b11 %
#24
b11 !
b11 )
0"
b0 $
b0 (
b11 #
b11 '
b11 &
b0 %
#26
1"
b0 !
b0 )
1*
b1 $
b1 (
b1 %
#28
0*
b1 !
b1 )
b10 $
b10 (
b10 %
#30
b10 !
b10 )
1*
b11 $
b11 (
b11 %
#32
b100 &
b100 %
