// Seed: 3139978250
module module_0 (
    output tri0 id_0,
    input wand id_1,
    output wor id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5
);
  logic [7:0] id_7;
  assign module_1.id_9 = 0;
  assign id_7[-1'd0]   = -1;
endmodule
module module_1 #(
    parameter id_11 = 32'd25
) (
    input uwire id_0,
    output wire id_1,
    output supply0 id_2,
    output tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    input tri1 id_7,
    input wand id_8,
    output tri id_9,
    input wand id_10,
    input supply0 _id_11
    , id_13
);
  wire [id_11 : id_11] id_14;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_1,
      id_5,
      id_8,
      id_8
  );
  wire id_15;
endmodule
