# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mips.srcs/sources_1/new/ALU.vhd" \
"../../../../mips.srcs/sources_1/new/ALUControlUnit.vhd" \
"../../../../mips.srcs/sources_1/new/ControlUnit.vhd" \
"../../../../mips.srcs/sources_1/new/PCupdate.vhd" \
"../../../../mips.srcs/sources_1/new/Mux2to1.vhd" \
"../../../../mips.srcs/sources_1/new/RAM.vhd" \
"../../../../mips.srcs/sources_1/new/RegisterN.vhd" \
"../../../../mips.srcs/sources_1/new/InstrSplitter.vhd" \
"../../../../mips.srcs/sources_1/new/SignExtend.vhd" \
"../../../../mips.srcs/sources_1/new/LeftShifter2.vhd" \
"../../../../mips.srcs/sources_1/new/DP_Memory.vhd" \
"../../../../mips.srcs/sources_1/new/RegFile.vhd" \
"../../../../mips.srcs/sources_1/new/Mux4to1.vhd" \
"../../../../mips.srcs/sources_1/new/CPU.vhd" \
"../../../../mips.srcs/sim_1/new/Testbench.vhd" \

# Do not sort compile order
nosort
