> # 0 å…³äº

æ¬¢è¿åˆ°æˆ‘çš„åšå®¢æ–‡ç« æŸ¥çœ‹æ›´å¤šå†…å®¹ğŸ˜„ï¼š
[https://septemus.github.io/computer_organization_exp3/
](https://septemus.github.io/computer_organization_exp3/)
> # 1 å®éªŒå†…å®¹

ç”¨verilogè®¾è®¡ä¸€ä¸ª8ä½åŸç ä¸€ä½ä¹˜æ³•è¿ç®—å™¨ã€‚ä¹˜æ•°å’Œè¢«ä¹˜æ•°å‡ä¸º8ä½åŸç ï¼Œè¢«ä¹˜æ•°å­˜æ”¾åœ¨Bå¯„å­˜å™¨ä¸­ï¼›Cå¯„å­˜å™¨çš„åˆå§‹å€¼å­˜æ”¾ä¹˜æ•°ï¼Œè¿ç®—ç»“æŸåå­˜æ”¾ä¹˜ç§¯çš„ä½ä½éƒ¨åˆ†ï¼›Aå¯„å­˜å™¨ç”¨äºå­˜æ”¾éƒ¨åˆ†ç§¯ï¼Œå…¶åˆå§‹å€¼æ˜¯0ï¼Œè¿ç®—ç»“æŸåå­˜æ”¾ä¹˜ç§¯çš„é«˜ä½éƒ¨åˆ†ã€‚Aå¯„å­˜å™¨å’ŒCå¯„å­˜å™¨å¯çº§è”åœ¨ä¸€èµ·å³ç§»ï¼ŒCRä¸ºä¹˜æ³•æ­¥æ•°è®¡æ•°å™¨ï¼Œåœ¨æ¯ä¸ªæ—¶é’Ÿä¿¡å·ä¸Šå‡æ²¿å¤„ç†ä¸€ä½ä¹˜æ³•çš„ç´¯åŠ å’Œå³ç§»ï¼Œæ ¹æ®ä¹˜æ•°çš„æœ€ä½ä½æ˜¯å¦ä¸º1å†³å®šæ˜¯åŠ è¢«ä¹˜æ•°è¿˜æ˜¯0ï¼Œä¹˜ç§¯çš„ç¬¦å·ä½ç”±è¢«ä¹˜æ•°å’Œä¹˜æ•°çš„ç¬¦å·ä½å¼‚æˆ–å¾—åˆ°

> # 2 ä»£ç /åŸç†å›¾

> ## 2.1 é¡¶å±‚æ–‡ä»¶

```Verilog

 module exp3_2(
    input clk,
	 input [3:0] KEY_R,
	 input clr,
	 input flag1,
	 input flag2,
	 input en,
	 output wire flag3,
	 output [3:0] KEY_C = 4'b0111,
	 output reg[15:0]ans,
	 output reg[8:0] a,
	 output reg[7:0] b,
	 output reg[7:0] c,
	 output reg[3:0] cr_reg,
	 output wire[31:0] N,
	 output [7:0] codeout,
	 output [2:0] sel =3'b000
);
wire [7:0] X,Y;
wire [15:0] key_out;
keymodule km(.clk(clk),.KEY_R(KEY_R),.clr(clr),.KEY_C(KEY_C),.out(key_out)
);
midware (key_out,X,Y);
assign flag3=flag1^flag2;
assign N={X,Y,ans};
segment_displays sd(.clk(clk),.N(N),.seg(codeout),.sel(sel));
initial
begin
	cr_reg<=4'b0000;
end
always @(posedge clk) 
begin
	if(en)
	begin
	 if(cr_reg==4'b0000)
	 begin
		a<=0;
		b<=X[7:0];
		c<=Y[7:0];
		cr_reg<=4'b0001;
	 end
	 else
	 begin
			if(cr_reg==4'b1001)
			begin 
				ans<={a[7:0],c};
				cr_reg<=4'b0000;
			end
			else
			begin
				if(c&1)
				begin
					a=a+{1'b0,b};
				end
				c={a&1,c[7:1]};
				a=a>>1;
				cr_reg<=cr_reg+1;
			end
	 end
	 end
end
endmodule

```

> ## 2.2 æ ¹æ®é”®ç›˜è·å–è¾“å…¥

```Verilog
module keymodule(
	input clk,
	input [3:0] KEY_R,
	input clr,
	output reg[3:0] KEY_C = 4'b0111,
	output reg[15:0] out= 16'hxxxx
);
	reg [1:0] cnt = 2'b0;
	reg[4:0] num=5'd16;
	reg[31:0] count_num=32'b1;
//æ ¹æ®æŒ‰é’®çš„åˆ—æ‰«æä¿¡å·å’Œè¡Œè¾“å…¥ä¿¡å·åˆ¤æ–­æŒ‰é’®æ˜¯å¦è¢«æŒ‰ä¸‹
always  @(posedge clk,posedge clr)
begin
		if(clr)
		begin
			cnt<=2'b0;
			out<=16'hxxxx;
		end
		else
		begin
			cnt = cnt + 1'b1;
			case (cnt)
				2'b00:	KEY_C <= 4'b1110;
				2'b01:	KEY_C <= 4'b1101;
				2'b10:	KEY_C <= 4'b1011;
				2'b11:	KEY_C <= 4'b0111;         
			endcase
			if(KEY_R==4'b1111)
			begin
				num=5'd16;
			end
			else 
			begin 
				  case ({KEY_C, KEY_R})
					 
					 8'b1011_1110: num = 5'd0;
					 8'b0111_0111: num = 5'd1;
					 8'b1011_0111: num = 5'd2;
					 8'b1101_0111: num = 5'd3;
					 
					 8'b0111_1011: num = 5'd4;
					 8'b1011_1011: num = 5'd5;
					 8'b1101_1011: num = 5'd6;
					 8'b0111_1101: num = 5'd7;  
					 
					 8'b1011_1101: num = 5'd8;
					 8'b1101_1101: num = 5'd9;
					 8'b1110_0111: num = 5'd10;
					 8'b1110_1011: num = 5'd11;  
					 
					 8'b1110_1101: num = 5'd12;
					 8'b1110_1110: num = 5'd13;
					 8'b0111_1110: num = 5'd14;
					 8'b1101_1110: num = 5'd15;  
				  endcase
			end
			begin
				if(num == 5'b1_0000)
					begin
						if(count_num == 32'b0)begin
							count_num = 32'd100001;end
						count_num = count_num + 1'b1;
					end
				else if(count_num > 32'd100000)
					begin
						count_num = 32'b1;
					
						//ç§»ä½
						begin
						out=out<<4;
						out[3:0] = num[3:0];
						end
					end
			end
			end
		
end
endmodule   
```

> ### 2.2.1 ä»¿çœŸç”¨key_module

```Verilog
module keymodule(
	input clk,
	input [3:0] KEY_R,
	input clr,
	output reg[3:0] KEY_C = 4'b0111,
	output reg[15:0] out= 16'hxxxx
);
	reg [1:0] cnt = 2'b0;
	reg[4:0] num=5'd16;
	reg[31:0] count_num=32'b1;
//æ ¹æ®æŒ‰é’®çš„åˆ—æ‰«æä¿¡å·å’Œè¡Œè¾“å…¥ä¿¡å·åˆ¤æ–­æŒ‰é’®æ˜¯å¦è¢«æŒ‰ä¸‹
always  @(posedge clk,posedge clr)
begin
		if(clr)
		begin
			cnt<=2'b0;
			out<=16'hxxxx;
		end
		else
		begin
			cnt = cnt + 1'b1;
			case (cnt)
				2'b00:	KEY_C <= 4'b1110;
				2'b01:	KEY_C <= 4'b1101;
				2'b10:	KEY_C <= 4'b1011;
				2'b11:	KEY_C <= 4'b0111;         
			endcase
			if(KEY_R==4'b1111)
			begin
				num=5'd16;
			end
			else 
			begin 
				  case ({KEY_C, KEY_R})
					 
					 8'b1011_1110: num = 5'd0;
					 8'b0111_0111: num = 5'd1;
					 8'b1011_0111: num = 5'd2;
					 8'b1101_0111: num = 5'd3;
					 
					 8'b0111_1011: num = 5'd4;
					 8'b1011_1011: num = 5'd5;
					 8'b1101_1011: num = 5'd6;
					 8'b0111_1101: num = 5'd7;  
					 
					 8'b1011_1101: num = 5'd8;
					 8'b1101_1101: num = 5'd9;
					 8'b1110_0111: num = 5'd10;
					 8'b1110_1011: num = 5'd11;  
					 
					 8'b1110_1101: num = 5'd12;
					 8'b1110_1110: num = 5'd13;
					 8'b0111_1110: num = 5'd14;
					 8'b1101_1110: num = 5'd15;  
				  endcase
				  begin
				  	out=out<<4;
					out[3:0] = num[3:0];	
				  end
				  //æˆ‘ä¸çŸ¥é“ä¸ºä»€ä¹ˆå¿…é¡»è¦ç”¨begin endæŠŠèµ‹å€¼è¯­å¥æ¡†ä½ã€‚æˆ‘åšçš„æ—¶å€™æ²¡æœ‰æ¡†ä½å°±å‡ºä¸æ¥ã€‚
			end
			end
		
end
endmodule   
```

> ## 2.3 å°†é”®ç›˜è¾“å…¥è½¬æ¢ä¸ºæ“ä½œæ•°çš„ä¸­é—´é”®

```Verilog
module midware(
	input [15:0]key_out,
	output wire [7:0] X,
	output wire [7:0] Y
);
	assign X=key_out[15:8];
	assign Y=key_out[7:0];
endmodule

```

> ## 2.4 8ä½7æ®µæ•°ç ç®¡

```Verilog
module segment_displays(clk,N,seg,sel);
	input clk;
	input [31:0] N;
	output reg [7:0] seg;
	output reg [2:0] sel;
	reg [3:0]num;
	always@(posedge clk)
	begin
		sel<=sel+1;
		case(sel)
			3'b110:num<=N[3:0];
			3'b101:num<=N[7:4];
			3'b100:num<=N[11:8];
			3'b011:num<=N[15:12];
			3'b010:num<=N[19:16];
			3'b001:num<=N[23:20];
			3'b000:num<=N[27:24];
			3'b111:num<=N[31:28];
		endcase
	end
	always@(num)
	begin
		case(num)
			4'b0000:seg<=8'b00111111;	//"0"
			4'b0001:seg<=8'b00000110;	//"1"
			4'b0010:seg<=8'b01011011;	//"2"
			4'b0011:seg<=8'b01001111;	//"3â€
			4'b0100:seg<=8'b01100110;	//"4"
			4'b0101:seg<=8'b01101101;	//"5"
			4'b0110:seg<=8'b01111101;	//"6"
			4'b0111:seg<=8'b00000111;	//"8"
			4'b1000:seg<=8'b01111111;	//"8"
			4'b1001:seg<=8'b01101111;	//"9"
			4'b1010:seg<=8'b01110111;	//"A"
			4'b1011:seg<=8'b01111100;	//"b"
			4'b1100:seg<=8'b00111001;	//"c"
			4'b1101:seg<=8'b01011110;	//"d"
			4'b1110:seg<=8'b01111001;	//"E"
			4'b1111:seg<=8'b01110001;	//"F"
			default:seg<=8'b00000000;	//"dark"
		endcase
	end
endmodule
```


> # 3 å¼•è„šåˆ†é…

<img src="/images/pin3.png" width="80%">

> # 4 ä»¿çœŸæ³¢å½¢



<img src="/images/wvf3.png" width="80%">

<img src="/images/wvf3_1.png" width="80%">


