<p> </p><p>AIs: <a class="confluence-userlink user-mention" data-account-id="624b37ffad6b7e006aa7d897" href="https://arterisip.atlassian.net/wiki/people/624b37ffad6b7e006aa7d897?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Mohammed Khaleeluddin (Deactivated)</a></p><ul><li>Check on bug porting to 2.0</li><li>optimization for PV and CV SFs (check with David K)</li><li>massage attribute encoding in a common file. </li></ul><p> </p><p>NP2:</p><ol><li>AIU / NCB<ol><li>parameter fixes in progress to resolve compile issues (ETA Tomorrow)<br/><ol><li>Mem region hack </li><li>DVM parameter issues </li><li>DCE unit ID generation </li></ol></li></ol></li><li>DMI<ol><li>done compile running</li></ol></li><li>DCE <ol><li>done compile running</li><li>3 DCe and 3DMIs are working</li><li>Multiple mem region support pending </li></ol></li></ol><p>AIU:</p><ul><li>4 open bugs<ul><li>2 Snoop table changes</li><li>DTR cleanup </li><li>Attribute bit related</li></ul></li><li>Pending features<ul><li><strong>Attribute bits (ETA 12/09)</strong></li><li>configurable bypass FIFO (parameter specified ???)</li><li>snoop side latency optimization</li><li><strong>Resiliency (ETA 12/09)</strong></li><li><strong>DTR error support (ETA 12/09)</strong></li><li>performance counters</li><li>Unit ID number needs to be a wire (check with AEs)</li></ul></li></ul><p>FSC:</p><ul><li>SCB done</li><li>code-coverage for Fault checker and  safety checker</li><li>SFI and ACE/AXI placeholder block </li><li>SCB checks in all units for parity8 checks</li></ul><p>DCE:</p><ul><li>Pending<ul><li>DTR errors </li><li>Read unique optimizations</li><li>optimization bugs (<a class="confluence-userlink user-mention" data-account-id="624b36c77a3f9e006ab52f3c" href="https://arterisip.atlassian.net/wiki/people/624b36c77a3f9e006ab52f3c?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Parimal Gaikwad (Deactivated)</a> &amp; <a class="confluence-userlink user-mention" data-account-id="624b3782fd5e45007046ff82" href="https://arterisip.atlassian.net/wiki/people/624b3782fd5e45007046ff82?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Abhinav Nippuleti (Deactivated)</a> to quantify --&gt; <strong>ETA today</strong>)</li></ul></li><li>Verification <ul><li>2.0 config porting should be done today </li><li>corse vector support will start working from tomorrow </li><li>regression status for 2.0<strong> ETA (12/02)</strong>.</li></ul></li></ul><p>NCB:</p><ul><li>RTL fix for cache model parameters</li><li>Pending<ul><li>Resilience</li><li>Performance counters  </li></ul></li><li>Verification<ul><li>NON CCP<ul><li>regressions</li></ul></li><li>CCP<ul><li>No allocate 2000 reads and writes passing</li><li>Allocate in debug </li></ul></li><li>checker and traffic ready, bring up in progress</li></ul></li></ul><p>DMI:</p><ul><li>RTT return path </li><li>Working on CSRs<ul><li>error CSRs for non CMC are pretty much done</li><li>Debug CSR and control and activity registers</li><li>Maintenance ops for CCP </li></ul></li><li>Pending <strong>(ETA 12/09)</strong><ul><li>CSR</li><li>Error DTR</li><li>Resilience</li></ul></li><li>Verification<ul><li>initial static configs ready for review</li><li>non CCP<ul><li>Added MrdRdFlsh</li><li>pending Hnts</li><li>regressions : <strong>ETA today (12/01) </strong></li></ul></li><li>CCP<ul><li>all reads and writes coding done</li><li>Hints are pending (fill path) </li><li>Fix the replay issue</li><li>regressions : <strong>ETA tomorrow</strong>  <strong>(12/02)</strong></li></ul></li></ul></li></ul><p> </p><p> </p><p> </p>