// Seed: 2039169460
module module_0 (
    input tri id_0,
    input wor id_1,
    output wand id_2,
    input wand id_3,
    output tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    output tri id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wire id_11,
    input wor id_12,
    input supply1 id_13,
    output wand id_14,
    output wire id_15,
    output uwire id_16,
    output tri0 id_17,
    input tri0 id_18,
    output tri id_19
);
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    output wand id_2,
    input tri1 id_3,
    input supply1 id_4,
    output wand id_5
);
  always @(id_3) begin
    id_0 <= 1'b0;
  end
  module_0(
      id_3,
      id_4,
      id_2,
      id_1,
      id_2,
      id_3,
      id_4,
      id_4,
      id_2,
      id_1,
      id_4,
      id_1,
      id_1,
      id_3,
      id_5,
      id_2,
      id_5,
      id_2,
      id_1,
      id_2
  );
endmodule
