TimeQuest Timing Analyzer report for bmr_tdee
Mon Nov 20 14:47:57 2017
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 17. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. MTBF Summary
 27. Synchronizer Summary
 28. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 29. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 30. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 31. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 39. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 40. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 43. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. MTBF Summary
 53. Synchronizer Summary
 54. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 58. Fast 1200mV 0C Model Setup Summary
 59. Fast 1200mV 0C Model Hold Summary
 60. Fast 1200mV 0C Model Recovery Summary
 61. Fast 1200mV 0C Model Removal Summary
 62. Fast 1200mV 0C Model Minimum Pulse Width Summary
 63. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 64. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 66. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 67. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 68. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 71. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 72. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. MTBF Summary
 78. Synchronizer Summary
 79. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 83. Multicorner Timing Analysis Summary
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths
100. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name      ; bmr_tdee                                         ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE22F17C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; bmr_tdee_qsys/synthesis/submodules/altera_reset_controller.sdc    ; OK     ; Mon Nov 20 14:47:48 2017 ;
; bmr_tdee_qsys/synthesis/submodules/bmr_tdee_qsys_nios2_qsys_0.sdc ; OK     ; Mon Nov 20 14:47:48 2017 ;
; bmr_tdee.SDC                                                      ; OK     ; Mon Nov 20 14:47:48 2017 ;
+-------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; CLOCK_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+-----------+-----------------+---------------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note                                                  ;
+-----------+-----------------+---------------------+-------------------------------------------------------+
; 82.58 MHz ; 24.45 MHz       ; altera_reserved_tck ; limit due to high minimum pulse width violation (tch) ;
; 91.44 MHz ; 91.44 MHz       ; CLOCK_50            ;                                                       ;
+-----------+-----------------+---------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 5.685  ; 0.000         ;
; altera_reserved_tck ; 43.945 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.291 ; 0.000         ;
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 6.665  ; 0.000         ;
; altera_reserved_tck ; 43.608 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Removal Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -2.081 ; -2.081        ;
; CLOCK_50            ; 2.854  ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; CLOCK_50            ; 9.407  ; 0.000              ;
; altera_reserved_tck ; 29.548 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.685 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 4.492      ;
; 5.756 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 4.421      ;
; 5.878 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 4.299      ;
; 6.162 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 4.015      ;
; 6.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.991      ;
; 6.278 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.156      ; 3.873      ;
; 6.288 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 3.866      ;
; 6.304 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 3.850      ;
; 6.515 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.661      ;
; 6.586 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.590      ;
; 6.708 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 3.456      ;
; 6.708 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 3.456      ;
; 6.708 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 3.456      ;
; 6.708 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 3.456      ;
; 6.762 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.414      ;
; 6.762 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.159      ; 3.392      ;
; 6.768 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.408      ;
; 6.839 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 3.325      ;
; 6.940 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 3.224      ;
; 6.979 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 3.185      ;
; 6.981 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 3.195      ;
; 7.023 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 3.154      ;
; 7.070 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 3.094      ;
; 7.071 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.156      ; 3.080      ;
; 7.161 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 3.003      ;
; 7.188 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.156      ; 2.963      ;
; 7.222 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 2.942      ;
; 7.237 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.939      ;
; 7.359 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.818      ;
; 7.411 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.765      ;
; 7.435 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.741      ;
; 7.450 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 2.714      ;
; 7.455 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.722      ;
; 7.466 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.156      ; 2.685      ;
; 7.494 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.155      ; 2.656      ;
; 7.557 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.620      ;
; 7.561 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.616      ;
; 7.588 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 2.576      ;
; 7.644 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.156      ; 2.507      ;
; 7.645 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.532      ;
; 7.653 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.523      ;
; 7.661 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.156      ; 2.490      ;
; 7.701 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.475      ;
; 7.737 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.440      ;
; 7.744 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.432      ;
; 7.744 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.432      ;
; 7.744 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.432      ;
; 7.744 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.432      ;
; 7.744 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.432      ;
; 7.744 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.432      ;
; 7.744 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.432      ;
; 7.744 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.432      ;
; 7.744 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.433      ;
; 7.766 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.410      ;
; 7.769 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.408      ;
; 7.769 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.408      ;
; 7.784 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.392      ;
; 7.784 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.392      ;
; 7.785 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.391      ;
; 7.797 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.379      ;
; 7.802 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.155      ; 2.348      ;
; 7.813 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.364      ;
; 7.840 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.336      ;
; 7.841 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.169      ; 2.323      ;
; 7.849 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.327      ;
; 7.860 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.316      ;
; 7.865 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.311      ;
; 7.866 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.310      ;
; 7.872 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.305      ;
; 7.876 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.300      ;
; 7.887 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.290      ;
; 7.891 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.286      ;
; 7.892 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.284      ;
; 7.897 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.279      ;
; 7.916 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.260      ;
; 7.932 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.244      ;
; 7.936 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.240      ;
; 7.948 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.155      ; 2.202      ;
; 7.952 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.155      ; 2.198      ;
; 7.967 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.209      ;
; 7.969 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.207      ;
; 7.982 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.194      ;
; 7.983 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.193      ;
; 7.983 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.193      ;
; 7.983 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.193      ;
; 7.992 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[31]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.315     ; 1.688      ;
; 7.998 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.178      ;
; 8.015 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.162      ;
; 8.018 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[15]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.315     ; 1.662      ;
; 8.018 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.182      ; 2.159      ;
; 8.021 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[26]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.155      ;
; 8.024 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.152      ;
; 8.024 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.152      ;
; 8.024 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.152      ;
; 8.024 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.152      ;
; 8.024 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.152      ;
; 8.024 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.152      ;
; 8.024 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.152      ;
; 8.024 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.152      ;
; 8.024 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.181      ; 2.152      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.945 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.601      ; 7.651      ;
; 44.056 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.601      ; 7.540      ;
; 44.105 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.601      ; 7.491      ;
; 44.192 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.601      ; 7.404      ;
; 44.214 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.601      ; 7.382      ;
; 44.223 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.601      ; 7.373      ;
; 44.246 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.592      ; 7.341      ;
; 44.264 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.602      ; 7.333      ;
; 44.290 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.201     ; 5.504      ;
; 44.313 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.602      ; 7.284      ;
; 44.332 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.585      ; 7.248      ;
; 44.332 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.585      ; 7.248      ;
; 44.332 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.585      ; 7.248      ;
; 44.332 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.585      ; 7.248      ;
; 44.332 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.585      ; 7.248      ;
; 44.394 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.592      ; 7.193      ;
; 44.396 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.592      ; 7.191      ;
; 44.457 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.602      ; 7.140      ;
; 44.889 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.586      ; 6.692      ;
; 44.889 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.586      ; 6.692      ;
; 44.889 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.586      ; 6.692      ;
; 44.889 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.586      ; 6.692      ;
; 45.021 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.602      ; 6.576      ;
; 45.506 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.201     ; 4.288      ;
; 46.028 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.108     ; 3.859      ;
; 46.331 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.070      ; 3.734      ;
; 46.725 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.124     ; 3.146      ;
; 46.761 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 3.330      ;
; 47.032 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 3.059      ;
; 47.035 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.124     ; 2.836      ;
; 47.111 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 2.980      ;
; 47.143 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 2.944      ;
; 47.754 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 2.337      ;
; 47.846 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 2.248      ;
; 47.865 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 2.226      ;
; 48.101 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 1.997      ;
; 48.153 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 1.938      ;
; 48.368 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.091      ; 1.718      ;
; 48.368 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 1.726      ;
; 48.422 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 1.667      ;
; 48.940 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 1.151      ;
; 49.119 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 0.970      ;
; 49.254 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 0.835      ;
; 93.968 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.949      ;
; 93.969 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.948      ;
; 94.005 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.912      ;
; 94.103 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.817      ;
; 94.104 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.816      ;
; 94.140 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.780      ;
; 94.163 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.757      ;
; 94.166 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.754      ;
; 94.204 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.716      ;
; 94.578 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.339      ;
; 94.579 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.338      ;
; 94.580 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.337      ;
; 94.581 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.336      ;
; 94.583 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.255     ; 3.157      ;
; 94.583 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.255     ; 3.157      ;
; 94.583 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.255     ; 3.157      ;
; 94.584 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.333      ;
; 94.585 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.332      ;
; 94.586 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.331      ;
; 94.590 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.327      ;
; 94.632 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.246     ; 3.117      ;
; 94.632 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.246     ; 3.117      ;
; 94.632 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.246     ; 3.117      ;
; 94.632 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.246     ; 3.117      ;
; 94.632 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.246     ; 3.117      ;
; 94.632 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.246     ; 3.117      ;
; 94.713 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.207      ;
; 94.714 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.206      ;
; 94.715 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.205      ;
; 94.716 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.204      ;
; 94.719 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.201      ;
; 94.720 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.200      ;
; 94.721 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.199      ;
; 94.725 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.195      ;
; 94.764 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.156      ;
; 94.765 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.155      ;
; 94.765 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.155      ;
; 94.766 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.154      ;
; 94.769 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.151      ;
; 94.770 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.150      ;
; 94.771 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.149      ;
; 94.775 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.145      ;
; 94.780 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.141      ;
; 94.937 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.245     ; 2.813      ;
; 94.937 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.245     ; 2.813      ;
; 94.937 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.245     ; 2.813      ;
; 94.937 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.245     ; 2.813      ;
; 95.021 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.901      ;
; 95.030 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.895      ;
; 95.030 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.890      ;
; 95.031 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.889      ;
; 95.067 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.853      ;
; 95.111 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.812      ;
; 95.111 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.812      ;
; 95.119 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.802      ;
; 95.123 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.800      ;
; 95.123 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.800      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.291 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[3]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.865      ;
; 0.292 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[4]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.866      ;
; 0.293 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[3]                                                                                                                                                                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.858      ;
; 0.294 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[28]                                                                                                                                                                     ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.868      ;
; 0.295 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[30]                                                                                                                                                                     ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.869      ;
; 0.296 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_offset[2]                                                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.862      ;
; 0.298 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[0]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.872      ;
; 0.298 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_bht_ptr_unfiltered[2]                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_bht_module:bmr_tdee_qsys_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_s2i1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.862      ;
; 0.299 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[31]                                                                                                                                                                     ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.873      ;
; 0.302 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[1]                                                                                                                                                                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.867      ;
; 0.305 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[19]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.891      ;
; 0.305 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[23]         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.876      ;
; 0.306 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_addr_offset[2]                                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.874      ;
; 0.308 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.875      ;
; 0.309 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[29]                                                                                                                                                                     ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.883      ;
; 0.311 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_offset[1]                                                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.877      ;
; 0.311 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[25]         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.880      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[10]                                                                                                                                                                     ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.884      ;
; 0.313 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[20]         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.884      ;
; 0.315 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[30]         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.889      ;
; 0.315 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[19]                                                                                                                                                                     ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.887      ;
; 0.315 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[6]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.889      ;
; 0.317 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[18]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.903      ;
; 0.317 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[1]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.891      ;
; 0.317 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[7]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.891      ;
; 0.318 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[2]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.892      ;
; 0.319 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[5]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.893      ;
; 0.322 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_addr_offset[0]                                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.890      ;
; 0.323 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[29]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.909      ;
; 0.323 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.890      ;
; 0.323 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[2]                                                                                                                                                                      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.895      ;
; 0.324 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[19]         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.895      ;
; 0.324 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[31]         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.898      ;
; 0.326 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_addr_offset[1]                                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.894      ;
; 0.326 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_bht_ptr_unfiltered[1]                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_bht_module:bmr_tdee_qsys_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_s2i1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.890      ;
; 0.327 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[22]                                                                                                                                                                     ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.385      ; 0.899      ;
; 0.329 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[17]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.915      ;
; 0.329 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[2]          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.903      ;
; 0.330 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_bht_ptr_unfiltered[3]                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_bht_module:bmr_tdee_qsys_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_s2i1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.894      ;
; 0.332 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dst_regnum_from_M[1]                                                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_register_bank_a_module:bmr_tdee_qsys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_sgh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.915      ;
; 0.333 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[29]         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.904      ;
; 0.335 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[17]         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.906      ;
; 0.337 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|D_iw[27]                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_register_bank_a_module:bmr_tdee_qsys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_sgh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.905      ;
; 0.337 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonAReg[3]          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.902      ;
; 0.339 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[7]          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.914      ;
; 0.340 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[18]         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.914      ;
; 0.340 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[5]                                                                                                                                                                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.905      ;
; 0.341 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[0]                                                                                                                                                                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.379      ; 0.907      ;
; 0.341 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dst_regnum_from_M[0]                                                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_register_bank_a_module:bmr_tdee_qsys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_sgh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 0.924      ;
; 0.342 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonAReg[7]          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.907      ;
; 0.344 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[28]         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.918      ;
; 0.344 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.911      ;
; 0.345 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[4]          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.388      ; 0.920      ;
; 0.347 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[3]          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.387      ; 0.921      ;
; 0.347 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[5]                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.915      ;
; 0.349 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.916      ;
; 0.350 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[27]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.936      ;
; 0.351 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[10]         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.924      ;
; 0.351 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[2]                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.919      ;
; 0.353 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[20]                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.939      ;
; 0.355 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[27]         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.384      ; 0.926      ;
; 0.357 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonAReg[9]          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.922      ;
; 0.357 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_active                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_active                                                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_active                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|end_begintransfer                                                                                                                                    ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|resetlatch    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_error ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonRd               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonRd                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_ready ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonWr               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonWr                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|probepresent  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|probepresent                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_shift_rot_stall                                                                                                                                                                     ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_shift_rot_stall                                                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                      ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[5]                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[5]                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[1]                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[1]                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[1]                                                                                                                                                                  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                  ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.372 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.592      ;
; 0.374 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.593      ;
; 0.379 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.598      ;
; 0.381 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.600      ;
; 0.388 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.607      ;
; 0.391 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.611      ;
; 0.392 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.612      ;
; 0.392 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.612      ;
; 0.393 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.614      ;
; 0.394 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.614      ;
; 0.400 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.619      ;
; 0.480 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.699      ;
; 0.497 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.716      ;
; 0.500 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.720      ;
; 0.501 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.720      ;
; 0.502 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.721      ;
; 0.505 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.724      ;
; 0.506 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.725      ;
; 0.512 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.731      ;
; 0.516 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.736      ;
; 0.517 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.737      ;
; 0.519 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.095      ; 2.771      ;
; 0.519 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.095      ; 2.771      ;
; 0.519 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.095      ; 2.771      ;
; 0.519 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.095      ; 2.771      ;
; 0.519 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.737      ;
; 0.527 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.746      ;
; 0.537 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.756      ;
; 0.538 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.757      ;
; 0.562 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.782      ;
; 0.572 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.792      ;
; 0.580 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.799      ;
; 0.583 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.803      ;
; 0.584 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.804      ;
; 0.586 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.806      ;
; 0.586 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.806      ;
; 0.587 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.807      ;
; 0.587 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.806      ;
; 0.611 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.830      ;
; 0.611 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.830      ;
; 0.612 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.831      ;
; 0.612 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.831      ;
; 0.612 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.831      ;
; 0.613 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.832      ;
; 0.666 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.885      ;
; 0.666 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.885      ;
; 0.666 ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.885      ;
; 0.667 ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.886      ;
; 0.668 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.887      ;
; 0.671 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.890      ;
; 0.675 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.894      ;
; 0.681 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.900      ;
; 0.738 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.095      ; 2.990      ;
; 0.738 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.095      ; 2.990      ;
; 0.738 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.095      ; 2.990      ;
; 0.738 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.095      ; 2.990      ;
; 0.738 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.095      ; 2.990      ;
; 0.738 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.095      ; 2.990      ;
; 0.770 ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.989      ;
; 0.771 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.990      ;
; 0.772 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.990      ;
; 0.772 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.991      ;
; 0.772 ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.991      ;
; 0.774 ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.993      ;
; 0.774 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.993      ;
; 0.777 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.086      ; 3.020      ;
; 0.777 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.086      ; 3.020      ;
; 0.777 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.086      ; 3.020      ;
; 0.787 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.006      ;
; 0.796 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.360      ; 1.313      ;
; 0.797 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.016      ;
; 0.800 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.019      ;
; 0.801 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.020      ;
; 0.801 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.022      ;
; 0.807 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.025      ;
; 0.807 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.026      ;
; 0.810 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.029      ;
; 0.810 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.029      ;
; 0.810 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.029      ;
; 0.817 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.036      ;
; 0.819 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.038      ;
; 0.821 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.040      ;
; 0.821 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.043      ;
; 0.828 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.047      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 3.495      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 3.495      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 3.495      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 3.495      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 3.495      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 3.495      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 3.495      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 3.495      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.494      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 3.495      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.165      ; 3.495      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.498      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.498      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.498      ;
; 6.665  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.168      ; 3.498      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[4]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[5]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[6]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[7]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[8]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[9]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[10]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[11]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[12]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[13]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[14]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[15]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[1]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[2]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[3]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[4]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[5]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[6]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[7]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[8]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[9]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[10]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[11]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[12]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[13]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[14]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[15]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[16]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[17]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[18]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
; 15.999 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[19]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.181     ; 3.623      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.608 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.055      ; 12.442     ;
; 43.608 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.055      ; 12.442     ;
; 43.608 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.055      ; 12.442     ;
; 43.608 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.055      ; 12.442     ;
; 43.608 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.055      ; 12.442     ;
; 43.618 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.056      ; 12.433     ;
; 43.618 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.056      ; 12.433     ;
; 43.618 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.056      ; 12.433     ;
; 43.618 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.056      ; 12.433     ;
; 47.296 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 6.071      ; 8.770      ;
; 47.995 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.101      ;
; 48.207 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 1.886      ;
; 48.391 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 1.693      ;
; 90.095 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.231     ; 7.669      ;
; 90.095 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.231     ; 7.669      ;
; 90.095 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.231     ; 7.669      ;
; 90.095 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.231     ; 7.669      ;
; 90.095 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.231     ; 7.669      ;
; 90.105 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.230     ; 7.660      ;
; 90.105 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.230     ; 7.660      ;
; 90.105 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.230     ; 7.660      ;
; 90.105 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.230     ; 7.660      ;
; 94.053 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.056      ; 11.998     ;
; 94.053 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.056      ; 11.998     ;
; 94.053 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.056      ; 11.998     ;
; 94.053 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.056      ; 11.998     ;
; 94.055 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.055      ; 11.995     ;
; 94.055 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.055      ; 11.995     ;
; 94.055 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.055      ; 11.995     ;
; 94.055 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.055      ; 11.995     ;
; 94.055 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.055      ; 11.995     ;
; 97.583 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 6.071      ; 8.483      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.793 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.147      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.844 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.093      ;
; 97.846 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.094      ;
; 97.846 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.094      ;
; 97.846 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.094      ;
; 97.846 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.094      ;
; 97.846 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.094      ;
; 98.036 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.900      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.883      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.883      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.886      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.886      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.886      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.883      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.883      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.883      ;
; 98.050 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.883      ;
; 98.055 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.880      ;
; 98.069 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.866      ;
; 98.069 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.866      ;
; 98.069 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.866      ;
; 98.069 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.866      ;
; 98.069 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.866      ;
; 98.069 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.866      ;
; 98.069 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.866      ;
; 98.069 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.866      ;
; 98.069 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.866      ;
; 98.069 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.866      ;
; 98.262 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.668      ;
; 98.262 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.668      ;
; 98.306 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.627      ;
; 98.306 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.627      ;
; 98.306 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.627      ;
; 98.306 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.627      ;
; 98.306 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.627      ;
; 98.306 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.627      ;
; 98.357 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.574      ;
; 98.357 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.574      ;
; 98.357 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.574      ;
; 98.357 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.574      ;
; 98.357 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.574      ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -2.081 ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.240      ; 6.316      ;
; 0.918  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.137      ;
; 0.918  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.137      ;
; 0.918  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.137      ;
; 0.918  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.137      ;
; 0.918  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.137      ;
; 0.918  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.137      ;
; 0.918  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.137      ;
; 0.918  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.137      ;
; 0.918  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.137      ;
; 0.918  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.137      ;
; 1.040  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.259      ;
; 1.040  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.259      ;
; 1.040  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.259      ;
; 1.144  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.362      ;
; 1.144  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.362      ;
; 1.144  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.362      ;
; 1.144  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.362      ;
; 1.212  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.433      ;
; 1.212  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.433      ;
; 1.212  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.433      ;
; 1.212  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.433      ;
; 1.212  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.433      ;
; 1.212  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.433      ;
; 1.212  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.433      ;
; 1.230  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.447      ;
; 1.230  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.447      ;
; 1.230  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.447      ;
; 1.230  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.447      ;
; 1.230  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.447      ;
; 1.230  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.447      ;
; 1.230  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.447      ;
; 1.230  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.447      ;
; 1.230  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.447      ;
; 1.275  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.307  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.224      ; 9.688      ;
; 1.307  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.224      ; 9.688      ;
; 1.307  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.224      ; 9.688      ;
; 1.307  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.224      ; 9.688      ;
; 1.307  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.224      ; 9.688      ;
; 1.309  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.224      ; 9.690      ;
; 1.309  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.224      ; 9.690      ;
; 1.309  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.224      ; 9.690      ;
; 1.309  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 8.224      ; 9.690      ;
; 1.313  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.530      ;
; 1.313  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.530      ;
; 1.492  ; sld_hub:auto_hub|virtual_ir_scan_reg                   ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.715      ;
; 1.503  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.724      ;
; 1.503  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.724      ;
; 1.503  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.724      ;
; 1.503  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.724      ;
; 1.503  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.724      ;
; 1.503  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.724      ;
; 1.503  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.724      ;
; 1.503  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.724      ;
; 1.503  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.724      ;
; 1.503  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.724      ;
; 1.510  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.729      ;
; 1.510  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.729      ;
; 1.510  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.729      ;
; 1.510  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.729      ;
; 1.510  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.729      ;
; 1.510  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.729      ;
; 1.511  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.733      ;
; 1.511  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.733      ;
; 1.511  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.733      ;
; 1.515  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.736      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.729  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.952      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.960      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.960      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.960      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.960      ;
; 1.734  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.960      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.003      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.003      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.003      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.003      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.003      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.003      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.003      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.003      ;
; 1.777  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.003      ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.091      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.091      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.091      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.097      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.097      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.097      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.097      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.097      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.097      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.088      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.091      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.091      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.088      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.094      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.088      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.091      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.088      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.088      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.088      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.088      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.088      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 3.091      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.088      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 3.088      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.095      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.095      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.095      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.095      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_sw_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.095      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.095      ;
; 2.854 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.090      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.090      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.094      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_bt_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.091      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.090      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.091      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.091      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.091      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter_001|last_channel[3]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 3.098      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.091      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.091      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.091      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.090      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.091      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.090      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.091      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 3.094      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.091      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.090      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 3.090      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.091      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 3.091      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
; 2.855 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 3.095      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[10]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[11]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[12]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[13]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[14]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[15]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[16]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[17]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[18]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[19]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[20]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[21]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[22]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[23]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[24]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[25]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[26]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[27]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[28]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[29]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[30]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[31]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[4]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[5]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[6]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[7]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[8]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[9]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[0]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[0]~_Duplicate_1                                                                                                                                                               ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[10]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[10]~_Duplicate_1                                                                                                                                                              ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[11]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[11]~_Duplicate_1                                                                                                                                                              ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[12]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[12]~_Duplicate_1                                                                                                                                                              ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[13]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[13]~_Duplicate_1                                                                                                                                                              ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[14]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[14]~_Duplicate_1                                                                                                                                                              ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[15]                                                                                                                                                                           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[15]~_Duplicate_1                                                                                                                                                              ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[1]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[1]~_Duplicate_1                                                                                                                                                               ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[2]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[2]~_Duplicate_1                                                                                                                                                               ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[3]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[3]~_Duplicate_1                                                                                                                                                               ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[4]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[4]~_Duplicate_1                                                                                                                                                               ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[5]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[5]~_Duplicate_1                                                                                                                                                               ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[6]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[6]~_Duplicate_1                                                                                                                                                               ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[7]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[7]~_Duplicate_1                                                                                                                                                               ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[8]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[8]~_Duplicate_1                                                                                                                                                               ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[9]                                                                                                                                                                            ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[9]~_Duplicate_1                                                                                                                                                               ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.407 ; 9.701        ; 0.294          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 29.548 ; 49.748       ; 20.200         ; High Pulse Width ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 30.052 ; 50.252       ; 20.200         ; Low Pulse Width  ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.551 ; 49.735       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                                                                         ;
; 49.551 ; 49.735       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                                                                                                         ;
; 49.551 ; 49.735       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                                                                                                         ;
; 49.551 ; 49.735       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.551 ; 49.735       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.551 ; 49.735       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.551 ; 49.735       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.552 ; 49.736       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                                                                                                                                                                                                                                               ;
; 49.552 ; 49.736       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.552 ; 49.736       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.552 ; 49.736       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.552 ; 49.736       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.552 ; 49.736       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.552 ; 49.736       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.555 ; 49.739       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                                                                                                          ;
; 49.562 ; 49.746       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                            ;
; 49.562 ; 49.746       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                                                                                                            ;
; 49.562 ; 49.746       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                                                                                                            ;
; 49.562 ; 49.746       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                                                                                                                                                                                                                            ;
; 49.635 ; 49.851       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                           ;
; 49.635 ; 49.851       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                                                          ;
; 49.635 ; 49.851       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                                                                              ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                             ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                         ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                   ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                   ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                       ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                      ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                      ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                      ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                      ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                      ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                      ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                       ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                       ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                      ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[35]                                                      ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                       ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                       ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                       ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                       ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                       ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                       ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                       ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                  ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                             ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                                                                             ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                                                                                                                             ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                                                                             ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                                                                             ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                             ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                             ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                             ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                                                                                                                                                             ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                             ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                               ;
; 49.685 ; 49.869       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; 2.073  ; 2.645  ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 2.073  ; 2.645  ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.488  ; 0.688  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.517  ; 0.696  ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 0.517  ; 0.696  ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 0.239  ; 0.430  ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; -0.074 ; 0.083  ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; 0.118  ; 0.343  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -1.403 ; -1.215 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.316  ; 3.512  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; -0.155 ; -0.340 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -1.682 ; -2.231 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -0.155 ; -0.340 ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.372  ; 0.221  ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; -0.180 ; -0.350 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 0.073  ; -0.111 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; 0.372  ; 0.221  ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; 0.236  ; 0.031  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 5.396  ; 5.262  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.405  ; 3.097  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; LED[*]              ; CLOCK_50            ; 8.736  ; 8.559  ; Rise       ; CLOCK_50            ;
;  LED[0]             ; CLOCK_50            ; 6.533  ; 6.527  ; Rise       ; CLOCK_50            ;
;  LED[1]             ; CLOCK_50            ; 6.532  ; 6.506  ; Rise       ; CLOCK_50            ;
;  LED[2]             ; CLOCK_50            ; 6.635  ; 6.625  ; Rise       ; CLOCK_50            ;
;  LED[3]             ; CLOCK_50            ; 6.007  ; 5.964  ; Rise       ; CLOCK_50            ;
;  LED[4]             ; CLOCK_50            ; 6.736  ; 6.802  ; Rise       ; CLOCK_50            ;
;  LED[5]             ; CLOCK_50            ; 8.332  ; 8.090  ; Rise       ; CLOCK_50            ;
;  LED[6]             ; CLOCK_50            ; 6.353  ; 6.409  ; Rise       ; CLOCK_50            ;
;  LED[7]             ; CLOCK_50            ; 8.736  ; 8.559  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 16.448 ; 16.950 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; LED[*]              ; CLOCK_50            ; 5.806  ; 5.761  ; Rise       ; CLOCK_50            ;
;  LED[0]             ; CLOCK_50            ; 6.311  ; 6.301  ; Rise       ; CLOCK_50            ;
;  LED[1]             ; CLOCK_50            ; 6.310  ; 6.281  ; Rise       ; CLOCK_50            ;
;  LED[2]             ; CLOCK_50            ; 6.408  ; 6.395  ; Rise       ; CLOCK_50            ;
;  LED[3]             ; CLOCK_50            ; 5.806  ; 5.761  ; Rise       ; CLOCK_50            ;
;  LED[4]             ; CLOCK_50            ; 6.508  ; 6.568  ; Rise       ; CLOCK_50            ;
;  LED[5]             ; CLOCK_50            ; 8.116  ; 7.870  ; Rise       ; CLOCK_50            ;
;  LED[6]             ; CLOCK_50            ; 6.136  ; 6.186  ; Rise       ; CLOCK_50            ;
;  LED[7]             ; CLOCK_50            ; 8.505  ; 8.321  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.997 ; 14.500 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.344 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                                               ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                                                                    ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_ready ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                              ; 38.344                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                                 ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.110       ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.234       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                              ; 38.481                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                                 ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.246       ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.235       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                                               ;
; Synchronization Node    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                       ; 197.458                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.246       ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.212       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                         ;
; Synchronization Node    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                        ; 197.726                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.246       ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.480       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                          ;
+------------+-----------------+---------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                  ;
+------------+-----------------+---------------------+-------------------------------------------------------+
; 81.2 MHz   ; 24.45 MHz       ; altera_reserved_tck ; limit due to high minimum pulse width violation (tch) ;
; 101.41 MHz ; 101.41 MHz      ; CLOCK_50            ;                                                       ;
+------------+-----------------+---------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 6.125  ; 0.000         ;
; altera_reserved_tck ; 43.842 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.272 ; 0.000         ;
; CLOCK_50            ; 0.289 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 7.073  ; 0.000         ;
; altera_reserved_tck ; 43.974 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Removal Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -2.119 ; -2.119        ;
; CLOCK_50            ; 2.567  ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.432  ; 0.000             ;
; altera_reserved_tck ; 29.553 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.125 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 4.054      ;
; 6.211 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 3.968      ;
; 6.343 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 3.836      ;
; 6.564 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 3.615      ;
; 6.596 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 3.583      ;
; 6.660 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 3.496      ;
; 6.701 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.458      ;
; 6.705 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.454      ;
; 6.895 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 3.284      ;
; 6.987 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 3.192      ;
; 7.066 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 3.102      ;
; 7.066 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 3.102      ;
; 7.066 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 3.102      ;
; 7.066 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 3.102      ;
; 7.125 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 3.054      ;
; 7.135 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.164      ; 3.024      ;
; 7.144 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 3.035      ;
; 7.170 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 2.998      ;
; 7.282 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 2.886      ;
; 7.298 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 2.870      ;
; 7.316 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.863      ;
; 7.356 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.823      ;
; 7.399 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.162      ; 2.758      ;
; 7.402 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 2.766      ;
; 7.492 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 2.676      ;
; 7.500 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.162      ; 2.657      ;
; 7.546 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 2.622      ;
; 7.570 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.609      ;
; 7.662 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.517      ;
; 7.703 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.476      ;
; 7.720 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.459      ;
; 7.720 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 2.448      ;
; 7.751 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 2.405      ;
; 7.766 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.413      ;
; 7.770 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 2.386      ;
; 7.859 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.320      ;
; 7.862 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.317      ;
; 7.890 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 2.278      ;
; 7.916 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.162      ; 2.241      ;
; 7.929 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.250      ;
; 7.929 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.250      ;
; 7.931 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.162      ; 2.226      ;
; 7.946 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.233      ;
; 7.985 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.194      ;
; 7.989 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.190      ;
; 7.989 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.190      ;
; 7.989 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.190      ;
; 7.989 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.190      ;
; 7.989 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.190      ;
; 7.989 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.190      ;
; 7.989 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.190      ;
; 7.989 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.190      ;
; 7.991 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.188      ;
; 8.016 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.163      ;
; 8.016 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.163      ;
; 8.034 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.145      ;
; 8.038 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.141      ;
; 8.042 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.137      ;
; 8.043 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.136      ;
; 8.048 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.131      ;
; 8.052 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 2.104      ;
; 8.075 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.104      ;
; 8.106 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.073      ;
; 8.107 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.072      ;
; 8.109 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 2.059      ;
; 8.110 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.069      ;
; 8.117 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.062      ;
; 8.120 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.059      ;
; 8.124 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.055      ;
; 8.130 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.049      ;
; 8.143 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.036      ;
; 8.147 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.032      ;
; 8.155 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.024      ;
; 8.160 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.019      ;
; 8.168 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.011      ;
; 8.174 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 2.005      ;
; 8.175 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[31]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.301     ; 1.519      ;
; 8.182 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 1.974      ;
; 8.193 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.986      ;
; 8.198 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[15]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.301     ; 1.496      ;
; 8.198 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.161      ; 1.958      ;
; 8.201 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[21]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.300     ; 1.494      ;
; 8.213 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.966      ;
; 8.214 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.965      ;
; 8.223 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.956      ;
; 8.225 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.954      ;
; 8.228 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.951      ;
; 8.238 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.941      ;
; 8.246 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.933      ;
; 8.246 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.933      ;
; 8.247 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[13]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.297     ; 1.451      ;
; 8.247 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[17]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.300     ; 1.448      ;
; 8.250 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[15]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.301     ; 1.444      ;
; 8.256 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[5]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.300     ; 1.439      ;
; 8.261 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.918      ;
; 8.261 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.918      ;
; 8.261 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.918      ;
; 8.261 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.918      ;
; 8.261 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.918      ;
; 8.261 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.184      ; 1.918      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.842 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.300      ; 7.453      ;
; 43.982 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.300      ; 7.313      ;
; 44.031 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.300      ; 7.264      ;
; 44.114 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.300      ; 7.181      ;
; 44.116 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.300      ; 7.179      ;
; 44.123 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.300      ; 7.172      ;
; 44.156 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.292      ; 7.131      ;
; 44.180 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.300      ; 7.115      ;
; 44.197 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.284      ; 7.082      ;
; 44.197 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.284      ; 7.082      ;
; 44.197 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.284      ; 7.082      ;
; 44.197 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.284      ; 7.082      ;
; 44.197 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.284      ; 7.082      ;
; 44.197 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.300      ; 7.098      ;
; 44.286 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.292      ; 7.001      ;
; 44.286 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.292      ; 7.001      ;
; 44.335 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.300      ; 6.960      ;
; 44.610 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.443     ; 4.942      ;
; 44.717 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.285      ; 6.563      ;
; 44.717 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.285      ; 6.563      ;
; 44.717 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.285      ; 6.563      ;
; 44.717 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.285      ; 6.563      ;
; 44.852 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.300      ; 6.443      ;
; 45.713 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.443     ; 3.839      ;
; 46.133 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.391     ; 3.471      ;
; 46.746 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.406     ; 2.843      ;
; 46.928 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 3.333      ;
; 47.025 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.406     ; 2.564      ;
; 47.272 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 3.012      ;
; 47.514 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 2.770      ;
; 47.614 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 2.670      ;
; 47.630 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.286      ; 2.651      ;
; 48.181 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 2.104      ;
; 48.278 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.293      ; 2.010      ;
; 48.281 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 2.004      ;
; 48.508 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 1.783      ;
; 48.536 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.290      ; 1.749      ;
; 48.740 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 1.539      ;
; 48.757 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 1.530      ;
; 48.801 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 1.481      ;
; 49.264 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.289      ; 1.020      ;
; 49.415 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 0.868      ;
; 49.547 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.287      ; 0.735      ;
; 94.591 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.334      ;
; 94.591 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.334      ;
; 94.624 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 5.301      ;
; 94.721 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.207      ;
; 94.721 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.207      ;
; 94.754 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 5.174      ;
; 94.785 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.144      ;
; 94.788 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.141      ;
; 94.816 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 5.113      ;
; 94.945 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.198     ; 2.852      ;
; 94.945 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.198     ; 2.852      ;
; 94.945 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.198     ; 2.852      ;
; 94.990 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.190     ; 2.815      ;
; 94.990 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.190     ; 2.815      ;
; 94.990 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.190     ; 2.815      ;
; 94.990 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.190     ; 2.815      ;
; 94.990 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.190     ; 2.815      ;
; 94.990 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.190     ; 2.815      ;
; 95.126 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.799      ;
; 95.126 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.799      ;
; 95.126 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.799      ;
; 95.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.796      ;
; 95.130 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.795      ;
; 95.131 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.794      ;
; 95.131 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.794      ;
; 95.135 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.790      ;
; 95.249 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.190     ; 2.556      ;
; 95.249 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.190     ; 2.556      ;
; 95.249 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.190     ; 2.556      ;
; 95.249 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.190     ; 2.556      ;
; 95.256 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.672      ;
; 95.256 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.672      ;
; 95.256 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.672      ;
; 95.259 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.669      ;
; 95.260 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.668      ;
; 95.261 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.667      ;
; 95.261 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.667      ;
; 95.265 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.663      ;
; 95.306 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.622      ;
; 95.344 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.585      ;
; 95.345 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.584      ;
; 95.345 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.584      ;
; 95.347 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.582      ;
; 95.348 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.581      ;
; 95.349 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.580      ;
; 95.350 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.579      ;
; 95.352 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.577      ;
; 95.513 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.417      ;
; 95.550 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 4.384      ;
; 95.598 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.333      ;
; 95.598 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.333      ;
; 95.603 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.325      ;
; 95.606 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.322      ;
; 95.607 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.321      ;
; 95.621 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.307      ;
; 95.621 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.307      ;
; 95.634 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.294      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.272 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.784      ; 1.200      ;
; 0.288 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.119      ; 2.551      ;
; 0.288 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.119      ; 2.551      ;
; 0.288 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.119      ; 2.551      ;
; 0.288 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.119      ; 2.551      ;
; 0.313 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.314 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.511      ;
; 0.314 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.511      ;
; 0.339 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.343 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.541      ;
; 0.345 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.543      ;
; 0.346 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.544      ;
; 0.347 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.545      ;
; 0.351 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.549      ;
; 0.356 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.554      ;
; 0.357 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.555      ;
; 0.357 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.556      ;
; 0.359 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.557      ;
; 0.359 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.557      ;
; 0.364 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.562      ;
; 0.391 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.784      ; 1.319      ;
; 0.401 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.784      ; 1.329      ;
; 0.406 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.784      ; 1.334      ;
; 0.418 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.784      ; 1.346      ;
; 0.434 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.632      ;
; 0.449 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.647      ;
; 0.453 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.651      ;
; 0.453 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.651      ;
; 0.454 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.652      ;
; 0.456 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.654      ;
; 0.457 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.655      ;
; 0.466 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.665      ;
; 0.467 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.667      ;
; 0.469 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.667      ;
; 0.485 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.683      ;
; 0.486 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.684      ;
; 0.488 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.118      ; 2.750      ;
; 0.488 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.118      ; 2.750      ;
; 0.488 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.118      ; 2.750      ;
; 0.488 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.118      ; 2.750      ;
; 0.488 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.118      ; 2.750      ;
; 0.488 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.118      ; 2.750      ;
; 0.491 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.690      ;
; 0.506 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.704      ;
; 0.508 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.706      ;
; 0.513 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.784      ; 1.441      ;
; 0.515 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.733      ; 1.392      ;
; 0.515 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.733      ; 1.392      ;
; 0.515 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.733      ; 1.392      ;
; 0.515 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                                                                                                                  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.733      ; 1.392      ;
; 0.517 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.715      ;
; 0.522 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.110      ; 2.776      ;
; 0.522 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.110      ; 2.776      ;
; 0.522 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 2.110      ; 2.776      ;
; 0.522 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.720      ;
; 0.524 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.784      ; 1.452      ;
; 0.527 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.725      ;
; 0.528 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.726      ;
; 0.529 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.727      ;
; 0.530 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.728      ;
; 0.530 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.728      ;
; 0.530 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.728      ;
; 0.549 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.747      ;
; 0.550 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.748      ;
; 0.551 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.749      ;
; 0.551 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.749      ;
; 0.551 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.749      ;
; 0.552 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.750      ;
; 0.603 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.801      ;
; 0.607 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.806      ;
; 0.608 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.807      ;
; 0.608 ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.806      ;
; 0.608 ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.806      ;
; 0.609 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.807      ;
; 0.610 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.808      ;
; 0.612 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.810      ;
; 0.622 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                                     ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.784      ; 1.550      ;
; 0.694 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.892      ;
; 0.699 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.899      ;
; 0.700 ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.898      ;
; 0.700 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.898      ;
; 0.701 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.899      ;
; 0.701 ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.899      ;
; 0.703 ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.901      ;
; 0.703 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.901      ;
; 0.722 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.920      ;
; 0.722 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.922      ;
; 0.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.924      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.289 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_offset[2]                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.798      ;
; 0.290 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[3]                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.797      ;
; 0.291 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[3]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.807      ;
; 0.292 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[1]                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.799      ;
; 0.292 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[4]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.808      ;
; 0.293 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.805      ;
; 0.293 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[28]                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.809      ;
; 0.293 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[30]                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.809      ;
; 0.293 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_bht_ptr_unfiltered[2]                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_bht_module:bmr_tdee_qsys_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_s2i1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.799      ;
; 0.297 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[0]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.813      ;
; 0.298 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[31]                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.814      ;
; 0.299 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[19]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.357      ; 0.825      ;
; 0.299 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[23]                  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.811      ;
; 0.300 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_offset[1]                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.339      ; 0.808      ;
; 0.302 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[20]                  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.814      ;
; 0.302 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[29]                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.818      ;
; 0.302 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[25]                  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.342      ; 0.813      ;
; 0.305 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[10]                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.819      ;
; 0.306 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.816      ;
; 0.308 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.820      ;
; 0.309 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[18]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.357      ; 0.835      ;
; 0.311 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonRd                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonRd                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonWr                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonWr                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[19]                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.826      ;
; 0.311 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_avalon_reg:the_bmr_tdee_qsys_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_avalon_reg:the_bmr_tdee_qsys_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_active                                                                                                                                                                                 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_active                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.343      ; 0.824      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_active                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_active                                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_active                                                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_has_started                                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_data_first                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[2]                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                                                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_ld_bypass_delayed_started                                                                                                                                                                    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|end_begintransfer                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|resetlatch             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_error          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_ready          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|probepresent           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|probepresent                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[30]                  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.346      ; 0.827      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_shift_rot_stall                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_shift_rot_stall                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[5]                                                                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[5]                                                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[1]                                                                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[1]                                                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[1]                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                                                      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|d_address_offset_field[1]                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                     ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                     ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_ienable_reg_irq0                                                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_ienable_reg_irq0                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[1]                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[6]                                                                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[6]                                                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[1]                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[2]                                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_read~reg0                                                                                                                                                                                    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_read~reg0                                                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[7]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[6]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[5]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[4]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[3]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[2]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[1]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[0]                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.170      ; 3.092      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 3.095      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 3.095      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 3.095      ;
; 7.073  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.173      ; 3.095      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[16]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[17]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[18]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[19]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[20]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[21]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[22]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[23]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[24]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[25]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[26]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[27]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[28]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[29]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[30]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[31]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[0]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[1]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[2]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[3]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[4]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[5]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[6]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[7]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[8]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[9]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[10]~_Duplicate_1                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[11]~_Duplicate_1                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[12]~_Duplicate_1                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[13]~_Duplicate_1                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[14]~_Duplicate_1                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[15]~_Duplicate_1                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.452 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.173     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[4]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[5]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[6]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[7]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[8]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[9]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[10]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[11]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[12]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[13]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[14]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[15]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[1]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[2]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
; 16.454 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[3]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.171     ; 3.194      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.974 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.730      ; 11.751     ;
; 43.974 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.730      ; 11.751     ;
; 43.974 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.730      ; 11.751     ;
; 43.974 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.730      ; 11.751     ;
; 43.990 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.729      ; 11.734     ;
; 43.990 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.729      ; 11.734     ;
; 43.990 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.729      ; 11.734     ;
; 43.990 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.729      ; 11.734     ;
; 43.990 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.729      ; 11.734     ;
; 47.314 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 5.745      ; 8.426      ;
; 48.394 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 1.896      ;
; 48.592 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.292      ; 1.695      ;
; 48.769 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.508      ;
; 91.374 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.714     ; 6.907      ;
; 91.374 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.714     ; 6.907      ;
; 91.374 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.714     ; 6.907      ;
; 91.374 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.714     ; 6.907      ;
; 91.390 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.715     ; 6.890      ;
; 91.390 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.715     ; 6.890      ;
; 91.390 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.715     ; 6.890      ;
; 91.390 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.715     ; 6.890      ;
; 91.390 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.715     ; 6.890      ;
; 94.329 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.730      ; 11.396     ;
; 94.329 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.730      ; 11.396     ;
; 94.329 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.730      ; 11.396     ;
; 94.329 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.730      ; 11.396     ;
; 94.331 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.729      ; 11.393     ;
; 94.331 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.729      ; 11.393     ;
; 94.331 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.729      ; 11.393     ;
; 94.331 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.729      ; 11.393     ;
; 94.331 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.729      ; 11.393     ;
; 97.664 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 5.745      ; 8.076      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.010 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.938      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.870      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.870      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.870      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.868      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.870      ;
; 98.078 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 1.870      ;
; 98.250 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.695      ;
; 98.250 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.695      ;
; 98.250 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.695      ;
; 98.260 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.685      ;
; 98.265 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.265 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.677      ;
; 98.268 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.675      ;
; 98.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.668      ;
; 98.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.668      ;
; 98.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.668      ;
; 98.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.668      ;
; 98.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.668      ;
; 98.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.668      ;
; 98.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.668      ;
; 98.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.668      ;
; 98.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.668      ;
; 98.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.668      ;
; 98.441 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.498      ;
; 98.441 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.498      ;
; 98.488 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.454      ;
; 98.488 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.454      ;
; 98.488 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.454      ;
; 98.488 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.454      ;
; 98.488 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.454      ;
; 98.488 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.454      ;
; 98.534 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.406      ;
; 98.534 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.406      ;
; 98.534 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.406      ;
; 98.534 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.406      ;
; 98.534 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.406      ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -2.119 ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.898      ; 5.923      ;
; 0.829  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.027      ;
; 0.829  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.027      ;
; 0.829  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.027      ;
; 0.829  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.027      ;
; 0.829  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.027      ;
; 0.829  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.027      ;
; 0.829  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.027      ;
; 0.829  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.027      ;
; 0.829  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.027      ;
; 0.829  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.027      ;
; 0.936  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.134      ;
; 0.936  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.134      ;
; 0.936  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.134      ;
; 1.021  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.220      ;
; 1.021  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.220      ;
; 1.021  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.220      ;
; 1.021  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.220      ;
; 1.081  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.883      ; 9.108      ;
; 1.081  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.883      ; 9.108      ;
; 1.081  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.883      ; 9.108      ;
; 1.081  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.883      ; 9.108      ;
; 1.081  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.883      ; 9.108      ;
; 1.084  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.883      ; 9.111      ;
; 1.084  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.883      ; 9.111      ;
; 1.084  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.883      ; 9.111      ;
; 1.084  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 7.883      ; 9.111      ;
; 1.097  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.298      ;
; 1.097  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.298      ;
; 1.097  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.298      ;
; 1.097  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.298      ;
; 1.097  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.298      ;
; 1.097  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.298      ;
; 1.097  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.298      ;
; 1.113  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.310      ;
; 1.113  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.310      ;
; 1.113  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.310      ;
; 1.113  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.310      ;
; 1.113  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.310      ;
; 1.113  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.310      ;
; 1.113  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.310      ;
; 1.113  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.310      ;
; 1.113  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.310      ;
; 1.150  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.349      ;
; 1.150  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.349      ;
; 1.150  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.349      ;
; 1.150  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.349      ;
; 1.150  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.349      ;
; 1.150  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.349      ;
; 1.193  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.389      ;
; 1.193  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.389      ;
; 1.365  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.566      ;
; 1.365  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.566      ;
; 1.365  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.566      ;
; 1.365  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.566      ;
; 1.365  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.566      ;
; 1.365  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.566      ;
; 1.365  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.566      ;
; 1.365  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.566      ;
; 1.365  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.566      ;
; 1.365  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.566      ;
; 1.370  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.570      ;
; 1.372  ; sld_hub:auto_hub|virtual_ir_scan_reg                   ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.574      ;
; 1.373  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.575      ;
; 1.373  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.575      ;
; 1.373  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.575      ;
; 1.376  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.575      ;
; 1.376  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.575      ;
; 1.376  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.575      ;
; 1.376  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.575      ;
; 1.376  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.575      ;
; 1.376  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.575      ;
; 1.573  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.779      ;
; 1.573  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.779      ;
; 1.573  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.779      ;
; 1.573  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.779      ;
; 1.573  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.779      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.574  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.777      ;
; 1.613  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.818      ;
; 1.613  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.818      ;
; 1.613  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.818      ;
; 1.613  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.818      ;
; 1.613  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.818      ;
; 1.613  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.818      ;
; 1.613  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.818      ;
; 1.613  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.818      ;
; 1.613  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.818      ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.567 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.785      ;
; 2.567 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.785      ;
; 2.567 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.785      ;
; 2.567 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.785      ;
; 2.567 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.785      ;
; 2.567 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.781      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.781      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_bt_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.782      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.783      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.783      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.783      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.788      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.788      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.788      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.788      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.788      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.788      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.781      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.782      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.779      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.783      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.783      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.779      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.782      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.782      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter_001|last_channel[3]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.789      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.782      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.782      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.782      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.779      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.783      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.781      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.779      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.782      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.779      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.779      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.781      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.779      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.782      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.779      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 2.783      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.779      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 2.779      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.782      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.781      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.781      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.782      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.782      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.787      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.787      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.787      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.787      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_sw_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.787      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.787      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.787      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 2.782      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.781      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.785      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter_001|last_channel[5]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_bt_s1_translator|wait_latency_counter[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_bt_s1_translator|wait_latency_counter[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.786      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.781      ;
; 2.568 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.781      ;
; 2.569 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.786      ;
; 2.569 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 2.786      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[16]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[17]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[18]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[19]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[20]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[21]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[22]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[23]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[24]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[25]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[26]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[27]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[28]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[29]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[30]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[31]                                                                                                                                                                           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[0]~_Duplicate_1                                                                                                                                                               ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[10]~_Duplicate_1                                                                                                                                                              ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[11]~_Duplicate_1                                                                                                                                                              ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[12]~_Duplicate_1                                                                                                                                                              ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[13]~_Duplicate_1                                                                                                                                                              ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[14]~_Duplicate_1                                                                                                                                                              ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[15]~_Duplicate_1                                                                                                                                                              ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[1]~_Duplicate_1                                                                                                                                                               ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[2]~_Duplicate_1                                                                                                                                                               ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[3]~_Duplicate_1                                                                                                                                                               ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[4]~_Duplicate_1                                                                                                                                                               ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[5]~_Duplicate_1                                                                                                                                                               ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[6]~_Duplicate_1                                                                                                                                                               ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[7]~_Duplicate_1                                                                                                                                                               ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[8]~_Duplicate_1                                                                                                                                                               ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[9]~_Duplicate_1                                                                                                                                                               ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 9.432 ; 9.703        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[10]                                                                                                                                                                           ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[11]                                                                                                                                                                           ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[12]                                                                                                                                                                           ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[13]                                                                                                                                                                           ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[14]                                                                                                                                                                           ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[15]                                                                                                                                                                           ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[4]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[5]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[6]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[7]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[8]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[9]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[0]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[10]                                                                                                                                                                           ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[11]                                                                                                                                                                           ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[12]                                                                                                                                                                           ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[13]                                                                                                                                                                           ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[14]                                                                                                                                                                           ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[15]                                                                                                                                                                           ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[1]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[2]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[3]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[4]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[5]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[6]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[7]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[8]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[9]                                                                                                                                                                            ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 9.434 ; 9.705        ; 0.271          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 29.553 ; 49.753       ; 20.200         ; High Pulse Width ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 30.047 ; 50.247       ; 20.200         ; Low Pulse Width  ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 49.452 ; 49.668       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                            ;
; 49.452 ; 49.668       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                                                           ;
; 49.452 ; 49.668       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                                                                               ;
; 49.491 ; 49.675       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ;
; 49.491 ; 49.675       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ;
; 49.491 ; 49.675       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ;
; 49.491 ; 49.675       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ;
; 49.491 ; 49.675       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ;
; 49.491 ; 49.675       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ;
; 49.491 ; 49.675       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ;
; 49.491 ; 49.675       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ;
; 49.491 ; 49.675       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ;
; 49.491 ; 49.675       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ;
; 49.491 ; 49.675       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ;
; 49.491 ; 49.675       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ;
; 49.491 ; 49.675       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                           ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                                                                                                           ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                                                                                                           ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                                                                                                           ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                                                                                           ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                                                                                           ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                                                                                                                                           ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                                                                               ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                                                                              ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                                                                              ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                                                                              ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                                                                                    ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                               ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                              ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                          ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                        ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                       ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                                                        ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                                        ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                        ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                        ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                        ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                        ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                        ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                        ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                        ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                    ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                           ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                              ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                      ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                        ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[15]                                                       ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ;
; 49.493 ; 49.677       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; 1.799  ; 2.252  ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 1.799  ; 2.252  ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.446  ; 0.686  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.473  ; 0.698  ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 0.473  ; 0.698  ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 0.229  ; 0.464  ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; -0.055 ; 0.148  ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; 0.117  ; 0.373  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.904 ; -0.776 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.642  ; 3.774  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; -0.144 ; -0.374 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -1.453 ; -1.890 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -0.144 ; -0.374 ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.324  ; 0.124  ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; -0.167 ; -0.387 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 0.051  ; -0.177 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; 0.324  ; 0.124  ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; 0.203  ; -0.036 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.726  ; 4.553  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.708  ; 2.387  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; LED[*]              ; CLOCK_50            ; 7.849  ; 7.516  ; Rise       ; CLOCK_50            ;
;  LED[0]             ; CLOCK_50            ; 5.911  ; 5.851  ; Rise       ; CLOCK_50            ;
;  LED[1]             ; CLOCK_50            ; 5.909  ; 5.850  ; Rise       ; CLOCK_50            ;
;  LED[2]             ; CLOCK_50            ; 5.997  ; 5.949  ; Rise       ; CLOCK_50            ;
;  LED[3]             ; CLOCK_50            ; 5.415  ; 5.329  ; Rise       ; CLOCK_50            ;
;  LED[4]             ; CLOCK_50            ; 6.068  ; 6.024  ; Rise       ; CLOCK_50            ;
;  LED[5]             ; CLOCK_50            ; 7.474  ; 7.085  ; Rise       ; CLOCK_50            ;
;  LED[6]             ; CLOCK_50            ; 5.745  ; 5.729  ; Rise       ; CLOCK_50            ;
;  LED[7]             ; CLOCK_50            ; 7.849  ; 7.516  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 15.305 ; 15.679 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; LED[*]              ; CLOCK_50            ; 5.223  ; 5.136  ; Rise       ; CLOCK_50            ;
;  LED[0]             ; CLOCK_50            ; 5.699  ; 5.638  ; Rise       ; CLOCK_50            ;
;  LED[1]             ; CLOCK_50            ; 5.696  ; 5.637  ; Rise       ; CLOCK_50            ;
;  LED[2]             ; CLOCK_50            ; 5.782  ; 5.733  ; Rise       ; CLOCK_50            ;
;  LED[3]             ; CLOCK_50            ; 5.223  ; 5.136  ; Rise       ; CLOCK_50            ;
;  LED[4]             ; CLOCK_50            ; 5.851  ; 5.805  ; Rise       ; CLOCK_50            ;
;  LED[5]             ; CLOCK_50            ; 7.268  ; 6.878  ; Rise       ; CLOCK_50            ;
;  LED[6]             ; CLOCK_50            ; 5.538  ; 5.519  ; Rise       ; CLOCK_50            ;
;  LED[7]             ; CLOCK_50            ; 7.628  ; 7.291  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.883 ; 13.261 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.523 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                                               ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                                                                    ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_ready ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                              ; 38.523                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                                 ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.204       ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.319       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                              ; 38.651                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                                 ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.330       ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.321       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                                               ;
; Synchronization Node    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                       ; 197.731                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.333       ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.398       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                         ;
; Synchronization Node    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                        ; 197.973                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.331       ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.642       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 7.810  ; 0.000         ;
; altera_reserved_tck ; 47.326 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; CLOCK_50            ; 0.136 ; 0.000         ;
; altera_reserved_tck ; 0.185 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; CLOCK_50            ; 8.438  ; 0.000         ;
; altera_reserved_tck ; 45.924 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Removal Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; -0.832 ; -0.832        ;
; CLOCK_50            ; 1.636  ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; CLOCK_50            ; 9.206  ; 0.000             ;
; altera_reserved_tck ; 29.248 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.810 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.697      ;
; 7.860 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.647      ;
; 7.924 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.521      ; 2.584      ;
; 8.054 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.453      ;
; 8.085 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.422      ;
; 8.127 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.505      ; 2.365      ;
; 8.131 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.504      ; 2.360      ;
; 8.136 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.505      ; 2.356      ;
; 8.330 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 2.176      ;
; 8.342 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.520      ; 2.165      ;
; 8.393 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[31]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.601     ; 0.993      ;
; 8.407 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[15]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.601     ; 0.979      ;
; 8.418 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[21]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.599     ; 0.970      ;
; 8.431 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.066      ;
; 8.431 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.066      ;
; 8.431 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.066      ;
; 8.431 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.066      ;
; 8.438 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[17]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.600     ; 0.949      ;
; 8.444 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[15]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.601     ; 0.942      ;
; 8.449 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[8]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.505      ; 2.043      ;
; 8.450 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[5]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.599     ; 0.938      ;
; 8.455 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[31]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.601     ; 0.931      ;
; 8.457 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[13]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.933      ;
; 8.474 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[1]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.600     ; 0.913      ;
; 8.484 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[29]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.906      ;
; 8.484 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 2.022      ;
; 8.488 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[16]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.601     ; 0.898      ;
; 8.488 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[0]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.601     ; 0.898      ;
; 8.491 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 2.015      ;
; 8.494 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[17]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.600     ; 0.893      ;
; 8.497 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[1]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.600     ; 0.890      ;
; 8.508 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[5]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.599     ; 0.880      ;
; 8.509 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[21]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.599     ; 0.879      ;
; 8.530 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[16]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.601     ; 0.856      ;
; 8.530 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[0]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.601     ; 0.856      ;
; 8.534 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.963      ;
; 8.597 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[3]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.602     ; 0.788      ;
; 8.606 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 1.900      ;
; 8.606 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.891      ;
; 8.622 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[19]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.602     ; 0.763      ;
; 8.626 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.871      ;
; 8.629 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[19]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.602     ; 0.756      ;
; 8.654 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[3]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.602     ; 0.731      ;
; 8.669 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[24]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.828      ;
; 8.684 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.504      ; 1.807      ;
; 8.692 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.521      ; 1.816      ;
; 8.725 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.772      ;
; 8.726 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[26]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.665      ;
; 8.726 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[10]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.665      ;
; 8.752 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.504      ; 1.739      ;
; 8.757 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[30]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.634      ;
; 8.761 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[16]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.736      ;
; 8.766 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[22]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.625      ;
; 8.777 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 1.729      ;
; 8.778 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[6]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.613      ;
; 8.790 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[14]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.601      ;
; 8.825 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.504      ; 1.666      ;
; 8.836 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[4]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.554      ;
; 8.838 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[8]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.552      ;
; 8.839 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[12]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.551      ;
; 8.839 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[4]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.503      ; 1.651      ;
; 8.840 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[11]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.550      ;
; 8.840 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[28]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.550      ;
; 8.841 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[2]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.550      ;
; 8.842 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[23]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.548      ;
; 8.842 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[29]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.548      ;
; 8.842 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[14]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.549      ;
; 8.843 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[9]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.547      ;
; 8.844 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[18]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.547      ;
; 8.849 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[20]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.541      ;
; 8.851 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[24]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.539      ;
; 8.853 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[27]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.537      ;
; 8.854 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[7]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.536      ;
; 8.858 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[25]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.532      ;
; 8.869 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[12]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.521      ;
; 8.871 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[13]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.519      ;
; 8.871 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[2]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.520      ;
; 8.872 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[28]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.518      ;
; 8.874 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[30]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.517      ;
; 8.874 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[18]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.517      ;
; 8.894 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 1.612      ;
; 8.894 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.521      ; 1.614      ;
; 8.902 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.519      ; 1.604      ;
; 8.917 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.580      ;
; 8.953 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.521      ; 1.555      ;
; 8.990 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 1.507      ;
; 8.990 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.504      ; 1.501      ;
; 9.000 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.521      ; 1.508      ;
; 9.002 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.504      ; 1.489      ;
; 9.003 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.521      ; 1.505      ;
; 9.008 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[8]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.382      ;
; 9.009 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[6]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.382      ;
; 9.009 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[24]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.381      ;
; 9.010 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[11]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.380      ;
; 9.010 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[27]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.380      ;
; 9.011 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[23]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.379      ;
; 9.011 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[9]         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.379      ;
; 9.011 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[20]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.379      ;
; 9.011 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[25]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.597     ; 0.379      ;
; 9.013 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_rot[26]        ; CLOCK_50     ; CLOCK_50    ; 10.000       ; -0.596     ; 0.378      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.326 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.836      ; 3.497      ;
; 47.399 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.836      ; 3.424      ;
; 47.428 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.836      ; 3.395      ;
; 47.456 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.836      ; 3.367      ;
; 47.463 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.836      ; 3.360      ;
; 47.465 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.836      ; 3.358      ;
; 47.491 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.830      ; 3.326      ;
; 47.556 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.837      ; 3.268      ;
; 47.571 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.830      ; 3.246      ;
; 47.571 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.830      ; 3.246      ;
; 47.585 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.837      ; 3.239      ;
; 47.587 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.826      ; 3.226      ;
; 47.587 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.826      ; 3.226      ;
; 47.587 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.826      ; 3.226      ;
; 47.587 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.826      ; 3.226      ;
; 47.587 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.826      ; 3.226      ;
; 47.652 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.837      ; 3.172      ;
; 47.664 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.984      ; 3.307      ;
; 47.842 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[0]  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 2.234      ;
; 47.901 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.827      ; 2.913      ;
; 47.901 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.827      ; 2.913      ;
; 47.901 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.827      ; 2.913      ;
; 47.901 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.827      ; 2.913      ;
; 47.966 ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.837      ; 2.858      ;
; 48.265 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 1.829      ;
; 48.413 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 1.681      ;
; 48.425 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.104      ; 1.666      ;
; 48.437 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 1.657      ;
; 48.468 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.984      ; 2.503      ;
; 48.787 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 1.310      ;
; 48.801 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 1.293      ;
; 48.818 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.083      ; 2.252      ;
; 48.863 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 1.231      ;
; 48.946 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.113      ; 1.154      ;
; 49.025 ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 1.069      ;
; 49.088 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 1.002      ;
; 49.103 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.110      ; 0.994      ;
; 49.116 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 0.976      ;
; 49.251 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.074      ; 1.810      ;
; 49.422 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 1.074      ; 1.639      ;
; 49.456 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.107      ; 0.638      ;
; 49.568 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.106      ; 0.525      ;
; 49.630 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.105      ; 0.462      ;
; 96.504 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.435      ;
; 96.507 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.432      ;
; 96.528 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.411      ;
; 96.584 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.358      ;
; 96.587 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.355      ;
; 96.602 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.340      ;
; 96.604 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.338      ;
; 96.608 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.334      ;
; 96.627 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.315      ;
; 96.782 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.065     ; 1.140      ;
; 96.782 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.065     ; 1.140      ;
; 96.782 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.065     ; 1.140      ;
; 96.782 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.065     ; 1.140      ;
; 96.782 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.065     ; 1.140      ;
; 96.880 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.059      ;
; 96.882 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.057      ;
; 96.882 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.057      ;
; 96.885 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.054      ;
; 96.888 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.051      ;
; 96.889 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.050      ;
; 96.890 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.049      ;
; 96.892 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.047      ;
; 96.933 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.009      ;
; 96.935 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.007      ;
; 96.935 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.007      ;
; 96.937 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.005      ;
; 96.940 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.002      ;
; 96.941 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.001      ;
; 96.942 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.000      ;
; 96.944 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.998      ;
; 96.960 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.983      ;
; 96.960 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.982      ;
; 96.962 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.980      ;
; 96.962 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.980      ;
; 96.965 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.977      ;
; 96.968 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.974      ;
; 96.969 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.973      ;
; 96.970 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.972      ;
; 96.972 ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.970      ;
; 96.987 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.970     ; 1.030      ;
; 96.991 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.957      ;
; 97.015 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.927      ;
; 97.018 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.924      ;
; 97.023 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.031     ; 1.933      ;
; 97.023 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.031     ; 1.933      ;
; 97.023 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.031     ; 1.933      ;
; 97.029 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.914      ;
; 97.032 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[37] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.919      ;
; 97.036 ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                               ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.970     ; 0.981      ;
; 97.039 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.903      ;
; 97.055 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.025     ; 1.907      ;
; 97.055 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.025     ; 1.907      ;
; 97.055 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.025     ; 1.907      ;
; 97.055 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.025     ; 1.907      ;
; 97.055 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.025     ; 1.907      ;
; 97.055 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -1.025     ; 1.907      ;
; 97.063 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.064     ; 0.860      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.136 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[3]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.467      ;
; 0.137 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[4]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.468      ;
; 0.138 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[28]                                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.469      ;
; 0.138 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[30]                                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.469      ;
; 0.140 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[31]                                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.471      ;
; 0.140 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[0]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.471      ;
; 0.144 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_offset[2]                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.470      ;
; 0.145 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[19]                                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.476      ;
; 0.146 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[29]                                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.477      ;
; 0.146 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.473      ;
; 0.146 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[3]                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.470      ;
; 0.147 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_bht_ptr_unfiltered[2]                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_bht_module:bmr_tdee_qsys_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_s2i1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.470      ;
; 0.148 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[10]                                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[1]                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.472      ;
; 0.148 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[1]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[6]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.479      ;
; 0.148 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[7]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.479      ;
; 0.149 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[23] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.476      ;
; 0.149 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[2]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.480      ;
; 0.151 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|D_iw[27]                                                                                                                                                                      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_register_bank_a_module:bmr_tdee_qsys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_sgh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.480      ;
; 0.152 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[20] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[25] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[2]                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.481      ;
; 0.153 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_offset[1]                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[30] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[5]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.484      ;
; 0.154 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[31] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.484      ;
; 0.155 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[22]                                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.484      ;
; 0.156 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_addr_offset[2]                                                                                                                                                     ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[19]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.493      ;
; 0.157 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[2]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.488      ;
; 0.160 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[19] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.487      ;
; 0.160 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_bht_ptr_unfiltered[1]                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_bht_module:bmr_tdee_qsys_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_s2i1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.483      ;
; 0.162 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[17] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[18] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.493      ;
; 0.164 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|M_bht_ptr_unfiltered[3]                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_bht_module:bmr_tdee_qsys_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_s2i1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.487      ;
; 0.165 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[18]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.501      ;
; 0.165 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_addr_offset[0]                                                                                                                                                     ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.494      ;
; 0.165 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[28] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.495      ;
; 0.165 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[29] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.492      ;
; 0.166 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[0]                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonAReg[3]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[3]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.498      ;
; 0.168 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[29]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.504      ;
; 0.168 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_wb_rd_addr_offset[1]                                                                                                                                                     ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.497      ;
; 0.168 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.495      ;
; 0.168 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[5]                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.492      ;
; 0.169 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[17]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.505      ;
; 0.169 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonAReg[7]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.495      ;
; 0.170 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[2]                                                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dst_regnum_from_M[1]                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_register_bank_a_module:bmr_tdee_qsys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_sgh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.508      ;
; 0.171 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[7]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.501      ;
; 0.171 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[10] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.499      ;
; 0.172 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[4]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.502      ;
; 0.173 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_tag[5]                                                                                                                                                                ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_tag_module:bmr_tdee_qsys_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_5fi1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.498      ;
; 0.175 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[27] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.501      ;
; 0.175 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dst_regnum_from_M[0]                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_register_bank_a_module:bmr_tdee_qsys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_sgh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.234      ; 0.513      ;
; 0.176 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[0]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.507      ;
; 0.176 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[26] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.502      ;
; 0.177 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[21] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.504      ;
; 0.178 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonAReg[9]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.504      ;
; 0.181 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[20]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.517      ;
; 0.181 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonDReg[1]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.511      ;
; 0.181 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonAReg[2]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.505      ;
; 0.182 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonAReg[4]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.508      ;
; 0.183 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_wr_data[27]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_victim_module:bmr_tdee_qsys_nios2_qsys_0_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.519      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_rd_data_cnt[1]                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_rd_data_cnt[2]                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_rd_data_cnt[2]                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_active                                                                                                                                                              ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_dc_fill_active                                                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_ld_bypass_delayed_started                                                                                                                                                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_ld_bypass_delayed_started                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonRd       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonRd                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonWr       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|MonWr                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[5]                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[5]                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[1]                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[1]                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[1]                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_ienable_reg_irq0                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_ienable_reg_irq0                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[6]                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_line[6]                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[1]                                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[1]                                                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[2]                                                                                                                                                             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_read~reg0                                                                                                                                                                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|i_read~reg0                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[7]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[6]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[5]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[4]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[3]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[2]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[1]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[0]                                                                                                                                                         ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.200 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.204 ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.323      ;
; 0.204 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[6]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[34]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[23]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.211 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.330      ;
; 0.256 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.375      ;
; 0.265 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.384      ;
; 0.266 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.385      ;
; 0.266 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[30]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[14]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.388      ;
; 0.269 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.270 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.389      ;
; 0.271 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.390      ;
; 0.271 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[21]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.280 ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.399      ;
; 0.282 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.401      ;
; 0.301 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.420      ;
; 0.303 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.422      ;
; 0.307 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.311 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[5]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[13]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[9]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[12]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[4]                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.434      ;
; 0.327 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.447      ;
; 0.328 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.448      ;
; 0.328 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.448      ;
; 0.329 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.449      ;
; 0.329 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28]                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.449      ;
; 0.348 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.467      ;
; 0.348 ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.467      ;
; 0.348 ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.467      ;
; 0.349 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.468      ;
; 0.350 ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.469      ;
; 0.351 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.470      ;
; 0.355 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.474      ;
; 0.372 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.492      ;
; 0.407 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.526      ;
; 0.407 ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.526      ;
; 0.407 ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.526      ;
; 0.407 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.526      ;
; 0.407 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                           ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.527      ;
; 0.408 ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.527      ;
; 0.410 ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.529      ;
; 0.410 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.529      ;
; 0.411 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|DRsize.000                                                   ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.532      ;
; 0.415 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.535      ;
; 0.419 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.538      ;
; 0.420 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.539      ;
; 0.420 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.539      ;
; 0.421 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.541      ;
; 0.422 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.541      ;
; 0.423 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.542      ;
; 0.426 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.545      ;
; 0.426 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.545      ;
; 0.427 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.547      ;
; 0.432 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.552      ;
; 0.434 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.553      ;
; 0.442 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.561      ;
; 0.444 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.564      ;
; 0.446 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.568      ;
; 0.447 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.569      ;
; 0.450 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.569      ;
; 0.452 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.571      ;
; 0.453 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.573      ;
; 0.455 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.575      ;
; 0.476 ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                          ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.596      ;
; 0.480 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                                                                                                          ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.599      ;
; 0.481 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.600      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 2.060      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 2.060      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 2.060      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 2.060      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 2.060      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 2.060      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 2.060      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 2.060      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.510      ; 2.059      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 2.060      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.511      ; 2.060      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 2.061      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 2.061      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 2.061      ;
; 8.438  ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 10.000       ; 0.512      ; 2.061      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[16]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[17]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[18]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[19]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[20]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[21]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[22]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[23]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[24]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[25]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[26]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[27]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[28]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[29]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[30]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[31]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[0]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[1]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[2]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[3]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[4]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[5]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[6]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[7]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[8]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[9]~_Duplicate_1                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[10]~_Duplicate_1                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[11]~_Duplicate_1                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[12]~_Duplicate_1                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[13]~_Duplicate_1                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[14]~_Duplicate_1                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[15]~_Duplicate_1                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.645 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_mult_cell:the_bmr_tdee_qsys_nios2_qsys_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[1]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[2]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[3]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[4]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[5]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[6]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[7]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[8]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[9]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[10]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[11]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[12]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[13]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[14]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src1[15]                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[0]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[1]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[2]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
; 17.646 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|A_mul_src2[3]                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 2.129      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.924 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.946      ; 7.009      ;
; 45.924 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.946      ; 7.009      ;
; 45.924 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.946      ; 7.009      ;
; 45.924 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.946      ; 7.009      ;
; 45.925 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.945      ; 7.007      ;
; 45.925 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.945      ; 7.007      ;
; 45.925 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.945      ; 7.007      ;
; 45.925 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.945      ; 7.007      ;
; 45.925 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.945      ; 7.007      ;
; 48.420 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 2.955      ; 4.522      ;
; 48.864 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 1.234      ;
; 48.994 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.108      ; 1.101      ;
; 49.116 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|tdo                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 0.972      ;
; 93.102 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.064     ; 4.821      ;
; 93.102 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.064     ; 4.821      ;
; 93.102 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.064     ; 4.821      ;
; 93.102 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.064     ; 4.821      ;
; 93.103 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.065     ; 4.819      ;
; 93.103 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.065     ; 4.819      ;
; 93.103 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.065     ; 4.819      ;
; 93.103 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.065     ; 4.819      ;
; 93.103 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -2.065     ; 4.819      ;
; 96.811 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.946      ; 6.122      ;
; 96.811 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.946      ; 6.122      ;
; 96.811 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.946      ; 6.122      ;
; 96.811 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.946      ; 6.122      ;
; 96.812 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.945      ; 6.120      ;
; 96.812 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.945      ; 6.120      ;
; 96.812 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.945      ; 6.120      ;
; 96.812 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.945      ; 6.120      ;
; 96.812 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.945      ; 6.120      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.695 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.262      ;
; 98.734 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.224      ;
; 98.734 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.224      ;
; 98.734 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.224      ;
; 98.734 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.224      ;
; 98.734 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.224      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.747 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.208      ;
; 98.849 ; sld_hub:auto_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.106      ;
; 98.853 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.101      ;
; 98.853 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.101      ;
; 98.853 ; sld_hub:auto_hub|clr_reg                            ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.101      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.859 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.093      ;
; 98.863 ; altera_reserved_tck                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 2.955      ; 4.079      ;
; 98.867 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.086      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.083      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.083      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.083      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.083      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.083      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.083      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.083      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.083      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.083      ;
; 98.871 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.083      ;
; 98.977 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.972      ;
; 98.977 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 0.972      ;
; 99.023 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.928      ;
; 99.023 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.928      ;
; 99.023 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.928      ;
; 99.023 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.928      ;
; 99.023 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.928      ;
; 99.023 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.928      ;
; 99.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.898      ;
; 99.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.898      ;
; 99.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.898      ;
; 99.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.898      ;
; 99.052 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.898      ;
+--------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -0.832 ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.890      ; 3.142      ;
; 0.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.620      ;
; 0.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.620      ;
; 0.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.620      ;
; 0.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.620      ;
; 0.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.620      ;
; 0.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.620      ;
; 0.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.620      ;
; 0.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.620      ;
; 0.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.620      ;
; 0.501  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.620      ;
; 0.569  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[6]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.689      ;
; 0.569  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[5]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.689      ;
; 0.569  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.689      ;
; 0.629  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.748      ;
; 0.629  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.748      ;
; 0.629  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.748      ;
; 0.629  ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.748      ;
; 0.664  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.785      ;
; 0.664  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.785      ;
; 0.664  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.785      ;
; 0.664  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.785      ;
; 0.664  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.785      ;
; 0.664  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.785      ;
; 0.664  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.785      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.793      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.793      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.793      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.793      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.793      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.793      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.793      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.793      ;
; 0.675  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.793      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.815      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.815      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.815      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.815      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.815      ;
; 0.696  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.815      ;
; 0.718  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.835      ;
; 0.718  ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.835      ;
; 0.819  ; sld_hub:auto_hub|virtual_ir_scan_reg                   ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.942      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.950      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.950      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.950      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.950      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.950      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.950      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.950      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.950      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.950      ;
; 0.828  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.950      ;
; 0.832  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[4]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.952      ;
; 0.832  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[3]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.952      ;
; 0.832  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.952      ;
; 0.832  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.952      ;
; 0.832  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.952      ;
; 0.832  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.952      ;
; 0.834  ; sld_hub:auto_hub|clr_reg                               ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.955      ;
; 0.836  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.959      ;
; 0.836  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.959      ;
; 0.836  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.959      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.938  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.061      ;
; 0.959  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.085      ;
; 0.959  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.085      ;
; 0.959  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.085      ;
; 0.959  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.085      ;
; 0.959  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.085      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 0.980  ; sld_hub:auto_hub|clr_reg                               ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.106      ;
; 1.137  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.880      ; 5.101      ;
; 1.137  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.880      ; 5.101      ;
; 1.137  ; altera_reserved_tck                                    ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 3.880      ; 5.101      ;
+--------+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.768      ;
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.770      ;
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.770      ;
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_bt_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.770      ;
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter_001|last_channel[3]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.770      ;
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.768      ;
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.770      ;
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.770      ;
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_bt_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.770      ;
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.770      ;
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.770      ;
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter_001|last_channel[5]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.770      ;
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_bt_s1_translator|wait_latency_counter[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.770      ;
; 1.636 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_bt_s1_translator|wait_latency_counter[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.765      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.765      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.773      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.773      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.773      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.773      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.773      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.773      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.769      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.769      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.769      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.769      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.769      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 1.769      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.765      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.764      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.764      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|read_latency_shift_reg[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 1.773      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.764      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.765      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.764      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.764      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.764      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.765      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.764      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.764      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.764      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.764      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.770      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.765      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.765      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.766      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.771      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[0]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.771      ;
; 1.637 ; bmr_tdee_qsys:bmr_tdee_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; bmr_tdee_qsys:bmr_tdee_inst|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 1.771      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_data_module:bmr_tdee_qsys_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                               ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_data_module:bmr_tdee_qsys_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_data_module:bmr_tdee_qsys_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_data_module:bmr_tdee_qsys_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                                    ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a23~porta_bytena_reg0                                                                                                                                                                                                                                                                                    ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                                                                                                                                                                    ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                                                                                                    ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                                                                                                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a33~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a33~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                                                    ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                                                          ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                                                                                    ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_r:the_bmr_tdee_qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|bmr_tdee_qsys_jtag_uart_0_scfifo_w:the_bmr_tdee_qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_bht_module:bmr_tdee_qsys_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_s2i1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_bht_module:bmr_tdee_qsys_nios2_qsys_0_bht|altsyncram:the_altsyncram|altsyncram_s2i1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_data_module:bmr_tdee_qsys_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_data_module:bmr_tdee_qsys_nios2_qsys_0_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_tag_module:bmr_tdee_qsys_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_qkh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_dc_tag_module:bmr_tdee_qsys_nios2_qsys_0_dc_tag|altsyncram:the_altsyncram|altsyncram_qkh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                              ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_ic_data_module:bmr_tdee_qsys_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem:the_bmr_tdee_qsys_nios2_qsys_0_nios2_ocimem|bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component_module:bmr_tdee_qsys_nios2_qsys_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0f92:auto_generated|ram_block1a8~portb_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_register_bank_a_module:bmr_tdee_qsys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_sgh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                               ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_register_bank_a_module:bmr_tdee_qsys_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_sgh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a32~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a32~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a40~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a43~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a43~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a48~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a48~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a49~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a49~porta_we_reg                                                                                                                                                                                                                                                                                         ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                                                                                                    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                                                                                                                                          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a56~porta_address_reg0                                                                                                                                                                                                                                                                                   ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK_50 ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_lpd1:auto_generated|ram_block1a56~porta_we_reg                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 29.248 ; 49.448       ; 20.200         ; High Pulse Width ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ;
; 30.352 ; 50.552       ; 20.200         ; Low Pulse Width  ; altera_reserved_tck ; Fall       ; altera_internal_jtag~SHIFTUSER                                                                                                                                                                                                                                                                                                                                               ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FNUJ6967                                                                                                                                                                                                                                                                                                                          ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[0]                                                                                                                                                                                                                                                                                                     ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[10]                                                                                                                                                                                                                                                                                                    ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[11]                                                                                                                                                                                                                                                                                                    ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[12]                                                                                                                                                                                                                                                                                                    ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[1]                                                                                                                                                                                                                                                                                                     ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[2]                                                                                                                                                                                                                                                                                                     ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[3]                                                                                                                                                                                                                                                                                                     ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[4]                                                                                                                                                                                                                                                                                                     ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[5]                                                                                                                                                                                                                                                                                                     ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[6]                                                                                                                                                                                                                                                                                                     ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[7]                                                                                                                                                                                                                                                                                                     ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[8]                                                                                                                                                                                                                                                                                                     ;
; 49.368 ; 49.552       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434|ATKJ2101[9]                                                                                                                                                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[0]                                                                                                                                                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[1]                                                                                                                                                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[2]                                                                                                                                                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[3]                                                                                                                                                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|AJQN5180[4]                                                                                                                                                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[0]                                                                                                                                                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[1]                                                                                                                                                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                                                                                                                                                                                     ;
; 49.371 ; 49.555       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[3]                                                                                                                                                                                                                                                                                                     ;
; 49.378 ; 49.562       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[0]                                                                                                                                                                                                                                                                                                                       ;
; 49.378 ; 49.562       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[1]                                                                                                                                                                                                                                                                                                                       ;
; 49.378 ; 49.562       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[2]                                                                                                                                                                                                                                                                                                                       ;
; 49.378 ; 49.562       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|XWDE0671[3]                                                                                                                                                                                                                                                                                                                       ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|clkdruser                                                                                                                                                                                                                                                                                                                                               ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|tck                                                                                                                                                                                                                                                                                                                                                     ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|tckutap                                                                                                                                                                                                                                                                                                                                                 ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag|updateuser                                                                                                                                                                                                                                                                                                                                              ;
; 49.448 ; 49.448       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                                                                                                                  ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|FNUJ6967|clk                                                                                                                                                                                                                                                                                                                                         ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[0]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[10]|clk                                                                                                                                                                                                                                                                                                                            ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[11]|clk                                                                                                                                                                                                                                                                                                                            ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[12]|clk                                                                                                                                                                                                                                                                                                                            ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[1]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[2]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[3]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[4]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[5]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[6]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[7]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[8]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.546 ; 49.546       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|HHRH5434|ATKJ2101[9]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.549 ; 49.549       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|AJQN5180[0]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.549 ; 49.549       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|AJQN5180[1]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.549 ; 49.549       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|AJQN5180[2]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.549 ; 49.549       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|AJQN5180[3]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.549 ; 49.549       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|AJQN5180[4]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.549 ; 49.549       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|DJFL8584[0]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.549 ; 49.549       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|DJFL8584[1]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.549 ; 49.549       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|DJFL8584[2]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.549 ; 49.549       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|JDCF0099|DJFL8584[3]|clk                                                                                                                                                                                                                                                                                                                             ;
; 49.556 ; 49.556       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|XWDE0671[0]|clk                                                                                                                                                                                                                                                                                                                                      ;
; 49.556 ; 49.556       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|XWDE0671[1]|clk                                                                                                                                                                                                                                                                                                                                      ;
; 49.556 ; 49.556       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|XWDE0671[2]|clk                                                                                                                                                                                                                                                                                                                                      ;
; 49.556 ; 49.556       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nabboc|pzdyqx_impl_inst|XWDE0671[3]|clk                                                                                                                                                                                                                                                                                                                                      ;
; 49.558 ; 49.558       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag~CLKDRUSERclkctrl|inclk[0]                                                                                                                                                                                                                                                                                                                               ;
; 49.558 ; 49.558       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag~CLKDRUSERclkctrl|outclk                                                                                                                                                                                                                                                                                                                                 ;
; 49.566 ; 49.566       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag~UPDATEUSERclkctrl|inclk[0]                                                                                                                                                                                                                                                                                                                              ;
; 49.566 ; 49.566       ; 0.000          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; altera_internal_jtag~UPDATEUSERclkctrl|outclk                                                                                                                                                                                                                                                                                                                                ;
; 49.631 ; 49.847       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                                                                                                                         ;
; 49.632 ; 49.848       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                      ;
; 49.632 ; 49.848       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                     ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[16] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[17] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[18] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[19] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[24] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[25] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[26] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[27] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[28] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[29] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[30] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[31] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[36] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[37] ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|sr[7]  ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                                                     ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                                                     ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                                                     ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                                     ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                                                                                     ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                                                                                     ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                                                        ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                                                        ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                                                        ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                                                                         ;
; 49.675 ; 49.859       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                     ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                     ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                     ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                     ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                     ;
; 49.676 ; 49.860       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:bmr_tdee_qsys_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; 1.183  ; 1.986  ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 1.183  ; 1.986  ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.332  ; 0.765  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.349  ; 0.780  ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 0.349  ; 0.780  ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 0.165  ; 0.605  ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; -0.024 ; 0.423  ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; 0.067  ; 0.528  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -1.525 ; -0.992 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.555  ; 1.116  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; -0.144 ; -0.565 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -0.961 ; -1.748 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -0.144 ; -0.565 ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.192  ; -0.251 ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; -0.159 ; -0.584 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 0.011  ; -0.426 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; 0.192  ; -0.251 ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; 0.134  ; -0.319 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.676  ; 3.269  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.844  ; 2.369  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; LED[*]              ; CLOCK_50            ; 5.469 ; 5.385 ; Rise       ; CLOCK_50            ;
;  LED[0]             ; CLOCK_50            ; 3.828 ; 3.904 ; Rise       ; CLOCK_50            ;
;  LED[1]             ; CLOCK_50            ; 3.827 ; 3.900 ; Rise       ; CLOCK_50            ;
;  LED[2]             ; CLOCK_50            ; 3.890 ; 3.972 ; Rise       ; CLOCK_50            ;
;  LED[3]             ; CLOCK_50            ; 3.502 ; 3.538 ; Rise       ; CLOCK_50            ;
;  LED[4]             ; CLOCK_50            ; 3.940 ; 4.055 ; Rise       ; CLOCK_50            ;
;  LED[5]             ; CLOCK_50            ; 5.205 ; 5.070 ; Rise       ; CLOCK_50            ;
;  LED[6]             ; CLOCK_50            ; 3.729 ; 3.835 ; Rise       ; CLOCK_50            ;
;  LED[7]             ; CLOCK_50            ; 5.469 ; 5.385 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 9.556 ; 9.962 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; LED[*]              ; CLOCK_50            ; 3.383 ; 3.415 ; Rise       ; CLOCK_50            ;
;  LED[0]             ; CLOCK_50            ; 3.695 ; 3.766 ; Rise       ; CLOCK_50            ;
;  LED[1]             ; CLOCK_50            ; 3.695 ; 3.763 ; Rise       ; CLOCK_50            ;
;  LED[2]             ; CLOCK_50            ; 3.754 ; 3.831 ; Rise       ; CLOCK_50            ;
;  LED[3]             ; CLOCK_50            ; 3.383 ; 3.415 ; Rise       ; CLOCK_50            ;
;  LED[4]             ; CLOCK_50            ; 3.807 ; 3.915 ; Rise       ; CLOCK_50            ;
;  LED[5]             ; CLOCK_50            ; 5.079 ; 4.939 ; Rise       ; CLOCK_50            ;
;  LED[6]             ; CLOCK_50            ; 3.602 ; 3.701 ; Rise       ; CLOCK_50            ;
;  LED[7]             ; CLOCK_50            ; 5.333 ; 5.241 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.247 ; 8.655 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.076 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                                                               ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                                                                    ; Typical MTBF (Years)   ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                       ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                        ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; Greater than 1 Billion ; Yes                     ;
; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_ready ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                              ; 39.076                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                                 ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.506       ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.570       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                     ;
; Synchronization Node    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                                     ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                                      ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                              ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                              ; 39.149                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                                 ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                                      ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 19.577       ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 19.572       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                                               ;
; Synchronization Node    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                       ; 198.596                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.579       ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 99.017       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                         ;
; Synchronization Node    ; bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                                                                        ; 198.740                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                           ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                                                                ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.578       ;
;  bmr_tdee_qsys:bmr_tdee_inst|bmr_tdee_qsys_nios2_qsys_0:nios2_qsys_0|bmr_tdee_qsys_nios2_qsys_0_nios2_oci:the_bmr_tdee_qsys_nios2_qsys_0_nios2_oci|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_wrapper|bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck:the_bmr_tdee_qsys_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.162       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 5.685  ; 0.136 ; 6.665    ; -2.119  ; 9.206               ;
;  CLOCK_50            ; 5.685  ; 0.136 ; 6.665    ; 1.636   ; 9.206               ;
;  altera_reserved_tck ; 43.842 ; 0.185 ; 43.608   ; -2.119  ; 29.248              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; -2.119  ; 0.0                 ;
;  CLOCK_50            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; -2.119  ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; 2.073  ; 2.645  ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; 2.073  ; 2.645  ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; 0.488  ; 0.765  ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.517  ; 0.780  ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; 0.517  ; 0.780  ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 0.239  ; 0.605  ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; -0.024 ; 0.423  ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; 0.118  ; 0.528  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.904 ; -0.776 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.642  ; 3.774  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; KEY[*]              ; CLOCK_50            ; -0.144 ; -0.340 ; Rise       ; CLOCK_50            ;
;  KEY[0]             ; CLOCK_50            ; -0.961 ; -1.748 ; Rise       ; CLOCK_50            ;
;  KEY[1]             ; CLOCK_50            ; -0.144 ; -0.340 ; Rise       ; CLOCK_50            ;
; SW[*]               ; CLOCK_50            ; 0.372  ; 0.221  ; Rise       ; CLOCK_50            ;
;  SW[0]              ; CLOCK_50            ; -0.159 ; -0.350 ; Rise       ; CLOCK_50            ;
;  SW[1]              ; CLOCK_50            ; 0.073  ; -0.111 ; Rise       ; CLOCK_50            ;
;  SW[2]              ; CLOCK_50            ; 0.372  ; 0.221  ; Rise       ; CLOCK_50            ;
;  SW[3]              ; CLOCK_50            ; 0.236  ; 0.031  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdi ; altera_reserved_tck ; 5.396  ; 5.262  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.405  ; 3.097  ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; LED[*]              ; CLOCK_50            ; 8.736  ; 8.559  ; Rise       ; CLOCK_50            ;
;  LED[0]             ; CLOCK_50            ; 6.533  ; 6.527  ; Rise       ; CLOCK_50            ;
;  LED[1]             ; CLOCK_50            ; 6.532  ; 6.506  ; Rise       ; CLOCK_50            ;
;  LED[2]             ; CLOCK_50            ; 6.635  ; 6.625  ; Rise       ; CLOCK_50            ;
;  LED[3]             ; CLOCK_50            ; 6.007  ; 5.964  ; Rise       ; CLOCK_50            ;
;  LED[4]             ; CLOCK_50            ; 6.736  ; 6.802  ; Rise       ; CLOCK_50            ;
;  LED[5]             ; CLOCK_50            ; 8.332  ; 8.090  ; Rise       ; CLOCK_50            ;
;  LED[6]             ; CLOCK_50            ; 6.353  ; 6.409  ; Rise       ; CLOCK_50            ;
;  LED[7]             ; CLOCK_50            ; 8.736  ; 8.559  ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 16.448 ; 16.950 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; LED[*]              ; CLOCK_50            ; 3.383 ; 3.415 ; Rise       ; CLOCK_50            ;
;  LED[0]             ; CLOCK_50            ; 3.695 ; 3.766 ; Rise       ; CLOCK_50            ;
;  LED[1]             ; CLOCK_50            ; 3.695 ; 3.763 ; Rise       ; CLOCK_50            ;
;  LED[2]             ; CLOCK_50            ; 3.754 ; 3.831 ; Rise       ; CLOCK_50            ;
;  LED[3]             ; CLOCK_50            ; 3.383 ; 3.415 ; Rise       ; CLOCK_50            ;
;  LED[4]             ; CLOCK_50            ; 3.807 ; 3.915 ; Rise       ; CLOCK_50            ;
;  LED[5]             ; CLOCK_50            ; 5.079 ; 4.939 ; Rise       ; CLOCK_50            ;
;  LED[6]             ; CLOCK_50            ; 3.602 ; 3.701 ; Rise       ; CLOCK_50            ;
;  LED[7]             ; CLOCK_50            ; 5.333 ; 5.241 ; Rise       ; CLOCK_50            ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.247 ; 8.655 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00504 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00504 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1856       ; 22         ; 25       ; 3        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 72364      ; 64         ; 224      ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1856       ; 22         ; 25       ; 3        ;
; CLOCK_50            ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; CLOCK_50            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 72364      ; 64         ; 224      ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 115      ; 10       ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1610     ; 0        ; 32       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 115      ; 10       ; 3        ; 0        ;
; CLOCK_50            ; CLOCK_50            ; 1610     ; 0        ; 32       ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 79    ; 79   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Mon Nov 20 14:47:45 2017
Info: Command: quartus_sta bmr_tdee -c bmr_tdee
Info: qsta_default_script.tcl version: #4
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity MDCK2395
        Info (332166): set_disable_timing [get_cells -hierarchical LJMV0916_0]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_0]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_1]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_2]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_3]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_4]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_5]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_6]
        Info (332166): set_disable_timing [get_cells -hierarchical EPEO2888_7]
        Info (332166): set_disable_timing [get_cells -hierarchical WCRO7487_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'bmr_tdee_qsys/synthesis/submodules/altera_reset_controller.sdc'
Warning (332174): Ignored filter at altera_reset_controller.sdc(17): *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr could not be matched with a pin
Warning (332049): Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr]
Warning (332174): Ignored filter at altera_reset_controller.sdc(18): *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn could not be matched with a pin
Warning (332049): Ignored set_false_path at altera_reset_controller.sdc(18): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_pins -compatibility_mode -nocase *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|clrn]
Info (332104): Reading SDC File: 'bmr_tdee_qsys/synthesis/submodules/bmr_tdee_qsys_nios2_qsys_0.sdc'
Info (332104): Reading SDC File: 'bmr_tdee.SDC'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.685
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.685         0.000 CLOCK_50 
    Info (332119):    43.945         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.291
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.291         0.000 CLOCK_50 
    Info (332119):     0.358         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 6.665
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.665         0.000 CLOCK_50 
    Info (332119):    43.608         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case removal slack is -2.081
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.081        -2.081 altera_reserved_tck 
    Info (332119):     2.854         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.407
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.407         0.000 CLOCK_50 
    Info (332119):    29.548         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.344 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.125
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.125         0.000 CLOCK_50 
    Info (332119):    43.842         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.272
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.272         0.000 altera_reserved_tck 
    Info (332119):     0.289         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 7.073
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.073         0.000 CLOCK_50 
    Info (332119):    43.974         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case removal slack is -2.119
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.119        -2.119 altera_reserved_tck 
    Info (332119):     2.567         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.432
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.432         0.000 CLOCK_50 
    Info (332119):    29.553         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.523 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 7.810
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.810         0.000 CLOCK_50 
    Info (332119):    47.326         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.136
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.136         0.000 CLOCK_50 
    Info (332119):     0.185         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 8.438
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.438         0.000 CLOCK_50 
    Info (332119):    45.924         0.000 altera_reserved_tck 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case removal slack is -0.832
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.832        -0.832 altera_reserved_tck 
    Info (332119):     1.636         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.206
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.206         0.000 CLOCK_50 
    Info (332119):    29.248         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.076 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 419 megabytes
    Info: Processing ended: Mon Nov 20 14:47:57 2017
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:09


