#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Oct  6 14:31:50 2022
# Process ID: 9688
# Current directory: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.runs/synth_1
# Command line: vivado.exe -log fpga_basicIO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_basicIO.tcl
# Log file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.runs/synth_1/fpga_basicIO.vds
# Journal file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.runs/synth_1\vivado.jou
# Running On: DESKTOP-SAB7C30, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16951 MB
#-----------------------------------------------------------
source fpga_basicIO.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/utils_1/imports/synth_1/fpga_basicIO.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/utils_1/imports/synth_1/fpga_basicIO.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top fpga_basicIO -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3284
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1280.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_basicIO' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/Lab1-notepad/Lab1 notepad/fpga_basicIO.vhd:48]
INFO: [Synth 8-3491] module 'disp7' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/disp7.vhd:9' bound to instance 'inst_disp7' of component 'disp7' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/Lab1-notepad/Lab1 notepad/fpga_basicIO.vhd:94]
INFO: [Synth 8-638] synthesizing module 'disp7' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/disp7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'disp7' (0#1) [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/disp7.vhd:21]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex0' of component 'hex2disp' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/Lab1-notepad/Lab1 notepad/fpga_basicIO.vhd:103]
INFO: [Synth 8-638] synthesizing module 'hex2disp' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/hex2disp.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'hex2disp' (0#1) [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/hex2disp.vhd:21]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex1' of component 'hex2disp' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/Lab1-notepad/Lab1 notepad/fpga_basicIO.vhd:104]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex2' of component 'hex2disp' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/Lab1-notepad/Lab1 notepad/fpga_basicIO.vhd:105]
INFO: [Synth 8-3491] module 'hex2disp' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/hex2disp.vhd:14' bound to instance 'inst_hex3' of component 'hex2disp' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/Lab1-notepad/Lab1 notepad/fpga_basicIO.vhd:106]
INFO: [Synth 8-3491] module 'clkdiv' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/clkdiv.vhd:9' bound to instance 'inst_clkdiv' of component 'clkdiv' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/Lab1-notepad/Lab1 notepad/fpga_basicIO.vhd:108]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/clkdiv.vhd:15]
INFO: [Synth 8-113] binding component instance 'BUFG_INST2' to cell 'BUFG' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/clkdiv.vhd:40]
INFO: [Synth 8-113] binding component instance 'BUFG_INST3' to cell 'BUFG' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/clkdiv.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (0#1) [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/lab0Files/lab0Files/clkdiv.vhd:15]
INFO: [Synth 8-3491] module 'circuito' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Lab1 notepad/circuito.vhd:9' bound to instance 'inst_circuito' of component 'circuito' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/Lab1-notepad/Lab1 notepad/fpga_basicIO.vhd:114]
INFO: [Synth 8-638] synthesizing module 'circuito' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Lab1 notepad/circuito.vhd:18]
INFO: [Synth 8-3491] module 'control' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Lab1 notepad/control.vhd:9' bound to instance 'inst_control' of component 'control' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Lab1 notepad/circuito.vhd:41]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Lab1 notepad/control.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'control' (0#1) [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Lab1 notepad/control.vhd:18]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Lab1 notepad/datapath.vhd:5' bound to instance 'inst_datapath' of component 'datapath' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Lab1 notepad/circuito.vhd:50]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Lab1 notepad/datapath.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'datapath' (0#1) [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Lab1 notepad/datapath.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'circuito' (0#1) [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Lab1 notepad/circuito.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'fpga_basicIO' (0#1) [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/sources_1/imports/Downloads/Lab1-notepad/Lab1 notepad/fpga_basicIO.vhd:48]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1280.500 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1280.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/constrs_1/imports/lab0Files/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/constrs_1/imports/lab0Files/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.srcs/constrs_1/imports/lab0Files/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_basicIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_basicIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1280.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1280.500 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1280.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1280.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1280.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currstate_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               s_initial |                             0000 |                             0000
                 s_load2 |                             0001 |                             0011
                  s_mult |                             0010 |                             0110
                   s_rtr |                             0011 |                             0111
                   s_rst |                             0100 |                             1000
                   s_add |                             0101 |                             0100
                  s_xnor |                             0110 |                             0101
                 s_load1 |                             0111 |                             0010
                   s_end |                             1000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currstate_reg' using encoding 'sequential' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1280.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst_circuito/inst_datapath/do_mult, operation Mode is: A2*B2.
DSP Report: register inst_circuito/inst_datapath/register2_reg is absorbed into DSP inst_circuito/inst_datapath/do_mult.
DSP Report: register inst_circuito/inst_datapath/register1_reg is absorbed into DSP inst_circuito/inst_datapath/do_mult.
DSP Report: operator inst_circuito/inst_datapath/do_mult is absorbed into DSP inst_circuito/inst_datapath/do_mult.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1280.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpga_basicIO | A2*B2       | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1280.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1296.996 ; gain = 16.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1296.996 ; gain = 16.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1296.996 ; gain = 16.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1296.996 ; gain = 16.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1296.996 ; gain = 16.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1296.996 ; gain = 16.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1296.996 ; gain = 16.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1296.996 ; gain = 16.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpga_basicIO | A'*B'       | 30     | 18     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |     9|
|3     |DSP48E1 |     1|
|4     |LUT1    |     2|
|5     |LUT2    |    29|
|6     |LUT3    |     3|
|7     |LUT4    |     8|
|8     |LUT5    |    34|
|9     |LUT6    |    42|
|10    |MUXF7   |     1|
|11    |FDRE    |    75|
|12    |IBUF    |    22|
|13    |OBUF    |    28|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1296.996 ; gain = 16.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1296.996 ; gain = 16.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1296.996 ; gain = 16.496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1296.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1311.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e9c37d47
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:58 . Memory (MB): peak = 1311.730 ; gain = 31.230
INFO: [Common 17-1381] The checkpoint 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_1_gr_13/Lab1.runs/synth_1/fpga_basicIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_basicIO_utilization_synth.rpt -pb fpga_basicIO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  6 14:32:54 2022...
