/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dma_mem2io_ch_phy0_config.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 4:16p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:20 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_dma_mem2io_ch_phy0_config.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 4:16p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_H__
#define BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_H__

/***************************************************************************
 *DMA_MEM2IO_CH_PHY0_CONFIG - DMA_MEM2IO_CH registers PHY0 CONFIG
 ***************************************************************************/
#define BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_LLM_CMD_ADDR 0x00ff6800 /* LLM Command Address */
#define BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_DESC_BASE_ADDR 0x00ff6804 /* The physical base address of the descriptors in memory */
#define BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_BUFF_BASE_ADDR 0x00ff6808 /* The physical base address of the buffers in  memory */
#define BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_CH_CONTROL 0x00ff680c /* Channel Control Register */
#define BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_LLM_CMD   0x00ff6810 /* "LLM Command Register.,Contains set of commands/parameters DMA should pass to LLM while issuing various LLM commands." */
#define BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_DEBUG_REG1 0x00ff6814 /* Debug Register #1 */
#define BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_DEBUG_REG2 0x00ff6818 /* Debug Register #2 */
#define BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_DEBUG_REG3 0x00ff681c /* Debug Register #3 */
#define BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_DEBUG_REG4 0x00ff6820 /* "Debug Register #4,Reflects parameters of fetched descriptor" */
#define BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_DEBUG_REG5 0x00ff6824 /* "Debug Register #5,Reflects parameters of fetched descriptor" */
#define BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_DEBUG_REG6 0x00ff6828 /* "Debug Register #6,Reflects parameters of fetched descriptor" */

#endif /* #ifndef BCHP_DMA_MEM2IO_CH_PHY0_CONFIG_H__ */

/* End of File */
