

================================================================
== Vivado HLS Report for 'read_input'
================================================================
* Date:           Tue Nov 28 10:42:13 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        Prova_casa
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|  206|    6|  206|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |- readIn  |    0|  200|        13|          1|          1| 0 ~ 189 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	19  / (!tmp_40)
	7  / (tmp_40)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	6  / true
19 --> 

* FSM state operations: 

 <State 1> : 8.51ns
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%curr_layer_str_w_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_str_w)"
ST_1 : Operation 21 [1/1] (8.51ns)   --->   "%tmp_27 = mul nsw i32 26, %curr_layer_str_w_rea" [Prova_casa/src/zhang_convolution_quant.c:95]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 6.40ns
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%curr_layer_ker_w_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_ker_w)"
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%curr_layer_in_ch_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_in_ch)"
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%curr_layer_in_w_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_in_w)"
ST_2 : Operation 25 [1/1] (2.55ns)   --->   "%tmp_28 = add nsw i32 %tmp_27, %curr_layer_ker_w_rea" [Prova_casa/src/zhang_convolution_quant.c:95]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (2.47ns)   --->   "%tmp_29 = icmp slt i32 %tmp_28, %curr_layer_in_w_read" [Prova_casa/src/zhang_convolution_quant.c:95]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.37ns)   --->   "%n_cols = select i1 %tmp_29, i32 %tmp_28, i32 %curr_layer_in_w_read" [Prova_casa/src/zhang_convolution_quant.c:95]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_55 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %curr_layer_in_ch_rea, i32 2, i32 31)" [Prova_casa/src/zhang_convolution_quant.c:96]
ST_2 : Operation 29 [1/1] (2.46ns)   --->   "%icmp = icmp sgt i30 %tmp_55, 0" [Prova_casa/src/zhang_convolution_quant.c:96]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 8.51ns
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col)"
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %row)"
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%ti_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ti)"
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%curr_layer_str_h_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_str_h)"
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%curr_layer_ker_h_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_ker_h)"
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%curr_layer_in_h_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %curr_layer_in_h)"
ST_3 : Operation 36 [1/1] (8.51ns)   --->   "%tmp_s = mul i32 %curr_layer_in_h_read, %ti_read" [Prova_casa/src/zhang_convolution_quant.c:93]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (8.51ns)   --->   "%tmp_23 = mul i32 %curr_layer_str_h_rea, %row_read" [Prova_casa/src/zhang_convolution_quant.c:93]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (8.51ns)   --->   "%tmp_24 = mul nsw i32 %curr_layer_str_w_rea, %col_read" [Prova_casa/src/zhang_convolution_quant.c:93]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_44 = shl i32 %curr_layer_str_h_rea, 5" [Prova_casa/src/zhang_convolution_quant.c:94]
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_52 = shl i32 %curr_layer_str_h_rea, 2" [Prova_casa/src/zhang_convolution_quant.c:94]
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i32 %tmp_52, %curr_layer_ker_h_rea" [Prova_casa/src/zhang_convolution_quant.c:94]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_25 = add nsw i32 %tmp_44, %tmp13" [Prova_casa/src/zhang_convolution_quant.c:94]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 43 [1/1] (2.47ns)   --->   "%tmp_26 = icmp slt i32 %tmp_25, %curr_layer_in_h_read" [Prova_casa/src/zhang_convolution_quant.c:94]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.37ns)   --->   "%n_rows = select i1 %tmp_26, i32 %tmp_25, i32 %curr_layer_in_h_read" [Prova_casa/src/zhang_convolution_quant.c:94]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.37ns)   --->   "%n_depth = select i1 %icmp, i32 3, i32 %curr_layer_in_ch_rea" [Prova_casa/src/zhang_convolution_quant.c:96]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (2.55ns)   --->   "%tmp_33 = add nsw i32 %n_cols, %col_read" [Prova_casa/src/zhang_convolution_quant.c:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (2.47ns)   --->   "%tmp_34 = icmp sgt i32 %tmp_33, %curr_layer_in_w_read" [Prova_casa/src/zhang_convolution_quant.c:99]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (2.55ns)   --->   "%tmp_35 = sub nsw i32 %curr_layer_in_w_read, %col_read" [Prova_casa/src/zhang_convolution_quant.c:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.37ns)   --->   "%n_cols_2 = select i1 %tmp_34, i32 %tmp_35, i32 %n_cols" [Prova_casa/src/zhang_convolution_quant.c:99]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.55ns)   --->   "%tmp_36 = add nsw i32 %n_depth, %ti_read" [Prova_casa/src/zhang_convolution_quant.c:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (2.47ns)   --->   "%tmp_37 = icmp sgt i32 %tmp_36, %curr_layer_in_ch_rea" [Prova_casa/src/zhang_convolution_quant.c:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (2.55ns)   --->   "%tmp_38 = sub nsw i32 %curr_layer_in_ch_rea, %ti_read" [Prova_casa/src/zhang_convolution_quant.c:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.37ns)   --->   "%n_depth_1 = select i1 %tmp_37, i32 %tmp_38, i32 %n_depth" [Prova_casa/src/zhang_convolution_quant.c:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 4> : 8.51ns
ST_4 : Operation 54 [1/1] (2.55ns)   --->   "%tmp_30 = add nsw i32 %n_rows, %row_read" [Prova_casa/src/zhang_convolution_quant.c:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (2.47ns)   --->   "%tmp_31 = icmp sgt i32 %tmp_30, %curr_layer_in_h_read" [Prova_casa/src/zhang_convolution_quant.c:98]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (2.55ns)   --->   "%tmp_32 = sub nsw i32 %curr_layer_in_h_read, %row_read" [Prova_casa/src/zhang_convolution_quant.c:98]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.37ns)   --->   "%n_rows_2 = select i1 %tmp_31, i32 %tmp_32, i32 %n_rows" [Prova_casa/src/zhang_convolution_quant.c:98]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (8.51ns)   --->   "%tmp14 = mul i32 %n_depth_1, %n_cols_2" [Prova_casa/src/zhang_convolution_quant.c:103]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (2.55ns)   --->   "%tmp = add i32 %tmp_s, %tmp_23" [Prova_casa/src/zhang_convolution_quant.c:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 8.51ns
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %input_r, [6 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 102400, [5 x i8]* @p_str19, [6 x i8]* @p_str20, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%input_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_offset_1)"
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%input_offset_read_19 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_offset)"
ST_5 : Operation 63 [1/1] (8.51ns)   --->   "%tmp_39 = mul i32 %n_rows_2, %tmp14" [Prova_casa/src/zhang_convolution_quant.c:103]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_56 = trunc i32 %input_offset_read to i10" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_5 : Operation 65 [1/1] (8.51ns)   --->   "%tmp6 = mul i32 %tmp, %curr_layer_in_w_read" [Prova_casa/src/zhang_convolution_quant.c:93]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (8.51ns)   --->   "%tmp15 = mul i32 %curr_layer_in_h_read, %curr_layer_in_w_read" [Prova_casa/src/zhang_convolution_quant.c:114]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %input_offset_read_19 to i33" [Prova_casa/src/zhang_convolution_quant.c:103]
ST_5 : Operation 68 [1/1] (1.76ns)   --->   "br label %0" [Prova_casa/src/zhang_convolution_quant.c:103]

 <State 6> : 8.46ns
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%index_i = phi i16 [ 0, %._crit_edge ], [ %index_i_2, %._crit_edge45 ]" [Prova_casa/src/zhang_convolution_quant.c:109]
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%index_jj = phi i16 [ 0, %._crit_edge ], [ %index_jj_2, %._crit_edge45 ]"
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%itr = phi i31 [ 0, %._crit_edge ], [ %itr_2, %._crit_edge45 ]" [Prova_casa/src/zhang_convolution_quant.c:105]
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %._crit_edge ], [ %i_2, %._crit_edge45 ]" [Prova_casa/src/zhang_convolution_quant.c:109]
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%j = phi i32 [ 0, %._crit_edge ], [ %j_3, %._crit_edge45 ]"
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%jj = phi i32 [ 0, %._crit_edge ], [ %jj_2, %._crit_edge45 ]"
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%itr_cast = zext i31 %itr to i32" [Prova_casa/src/zhang_convolution_quant.c:103]
ST_6 : Operation 76 [1/1] (2.47ns)   --->   "%tmp_40 = icmp slt i32 %itr_cast, %tmp_39" [Prova_casa/src/zhang_convolution_quant.c:103]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (2.52ns)   --->   "%itr_2 = add i31 %itr, 1" [Prova_casa/src/zhang_convolution_quant.c:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %tmp_40, label %_ifconv, label %1" [Prova_casa/src/zhang_convolution_quant.c:103]
ST_6 : Operation 79 [1/1] (2.47ns)   --->   "%tmp_42 = icmp eq i32 %j, %n_cols_2" [Prova_casa/src/zhang_convolution_quant.c:109]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (2.55ns)   --->   "%i_3 = add nsw i32 1, %i" [Prova_casa/src/zhang_convolution_quant.c:111]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (2.47ns)   --->   "%tmp_45 = icmp eq i32 %i_3, %n_rows_2" [Prova_casa/src/zhang_convolution_quant.c:112]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.55ns)   --->   "%jj_3 = add nsw i32 1, %jj" [Prova_casa/src/zhang_convolution_quant.c:114]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.93ns)   --->   "%sel_tmp = and i1 %tmp_42, %tmp_45" [Prova_casa/src/zhang_convolution_quant.c:109]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node i_2)   --->   "%sel_tmp9 = select i1 %sel_tmp, i32 0, i32 %i_3" [Prova_casa/src/zhang_convolution_quant.c:109]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.37ns) (out node of the LUT)   --->   "%i_2 = select i1 %tmp_42, i32 %sel_tmp9, i32 %i" [Prova_casa/src/zhang_convolution_quant.c:109]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (1.37ns)   --->   "%j_2 = select i1 %tmp_42, i32 0, i32 %j" [Prova_casa/src/zhang_convolution_quant.c:109]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node jj_2)   --->   "%jj_4 = select i1 %sel_tmp, i32 %jj_3, i32 %jj" [Prova_casa/src/zhang_convolution_quant.c:109]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.37ns) (out node of the LUT)   --->   "%jj_2 = select i1 %tmp_42, i32 %jj_4, i32 %jj" [Prova_casa/src/zhang_convolution_quant.c:109]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (2.55ns)   --->   "%tmp16 = add i32 %tmp6, %j_2" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i32 %j_2 to i12" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i32 %i_2 to i12" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_63 = trunc i32 %jj_2 to i2" [Prova_casa/src/zhang_convolution_quant.c:109]
ST_6 : Operation 93 [1/1] (1.13ns)   --->   "switch i2 %tmp_63, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_6 : Operation 94 [1/1] (2.55ns)   --->   "%j_3 = add nsw i32 %j_2, 1" [Prova_casa/src/zhang_convolution_quant.c:105]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 8.51ns
ST_7 : Operation 95 [1/1] (8.51ns)   --->   "%tmp_43 = mul nsw i32 %i_3, %curr_layer_in_w_read" [Prova_casa/src/zhang_convolution_quant.c:111]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (8.51ns)   --->   "%tmp_46 = mul i32 %jj_3, %tmp15" [Prova_casa/src/zhang_convolution_quant.c:114]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (3.36ns)   --->   "%tmp_50 = mul i12 29, %tmp_62" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 98 [1/1] (3.02ns)   --->   "%tmp_51 = add i12 %tmp_50, %tmp_61" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

 <State 8> : 7.82ns
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node index_i_2)   --->   "%index_i_3 = trunc i32 %tmp_43 to i16" [Prova_casa/src/zhang_convolution_quant.c:111]
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node index_jj_2)   --->   "%index_jj_3 = trunc i32 %tmp_46 to i16" [Prova_casa/src/zhang_convolution_quant.c:114]
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node index_i_2)   --->   "%sel_tmp1 = select i1 %sel_tmp, i16 0, i16 %index_i_3" [Prova_casa/src/zhang_convolution_quant.c:109]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (1.37ns) (out node of the LUT)   --->   "%index_i_2 = select i1 %tmp_42, i16 %sel_tmp1, i16 %index_i" [Prova_casa/src/zhang_convolution_quant.c:109]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node index_jj_2)   --->   "%index_jj_4 = select i1 %sel_tmp, i16 %index_jj_3, i16 %index_jj" [Prova_casa/src/zhang_convolution_quant.c:109]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (1.37ns) (out node of the LUT)   --->   "%index_jj_2 = select i1 %tmp_42, i16 %index_jj_4, i16 %index_jj" [Prova_casa/src/zhang_convolution_quant.c:109]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_62_cast = zext i16 %index_jj_2 to i17" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i16 %index_i_2 to i17" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_8 : Operation 107 [1/1] (2.07ns)   --->   "%tmp17 = add i17 %tmp_62_cast, %tmp_63_cast" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp25_cast = zext i17 %tmp17 to i32" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i32 %tmp_24, %tmp25_cast" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 110 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_47 = add i32 %tmp16, %tmp18" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

 <State 9> : 2.55ns
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_52_cast = sext i32 %tmp_47 to i33" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_9 : Operation 112 [1/1] (2.55ns)   --->   "%sum = add i33 %sext_cast, %tmp_52_cast" [Prova_casa/src/zhang_convolution_quant.c:103]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%sum_cast = sext i33 %sum to i64" [Prova_casa/src/zhang_convolution_quant.c:103]
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i8* %input_r, i64 %sum_cast" [Prova_casa/src/zhang_convolution_quant.c:118]

 <State 10> : 8.75ns
ST_10 : Operation 115 [7/7] (8.75ns)   --->   "%input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 8.75ns
ST_11 : Operation 116 [6/7] (8.75ns)   --->   "%input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 8.75ns
ST_12 : Operation 117 [5/7] (8.75ns)   --->   "%input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 8.75ns
ST_13 : Operation 118 [4/7] (8.75ns)   --->   "%input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 14> : 8.75ns
ST_14 : Operation 119 [3/7] (8.75ns)   --->   "%input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 8.75ns
ST_15 : Operation 120 [2/7] (8.75ns)   --->   "%input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 8.75ns
ST_16 : Operation 121 [1/7] (8.75ns)   --->   "%input_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %input_addr, i32 1)" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 8.75ns
ST_17 : Operation 122 [1/1] (8.75ns)   --->   "%input_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %input_addr)" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 5.21ns
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str8) nounwind" [Prova_casa/src/zhang_convolution_quant.c:105]
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str8)" [Prova_casa/src/zhang_convolution_quant.c:105]
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [Prova_casa/src/zhang_convolution_quant.c:106]
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 189, i32 0, [1 x i8]* @p_str) nounwind" [Prova_casa/src/zhang_convolution_quant.c:107]
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_48 = zext i8 %input_addr_read to i10" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_18 : Operation 128 [1/1] (1.95ns)   --->   "%tmp_49 = add i10 %tmp_48, %tmp_56" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_60_cast = sext i12 %tmp_51 to i64" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%inputfm_0_addr = getelementptr [1131 x i10]* %inputfm_0, i64 0, i64 %tmp_60_cast" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%inputfm_1_addr = getelementptr [1131 x i10]* %inputfm_1, i64 0, i64 %tmp_60_cast" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%inputfm_2_addr = getelementptr [1131 x i10]* %inputfm_2, i64 0, i64 %tmp_60_cast" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_18 : Operation 133 [1/1] (3.25ns)   --->   "store i10 %tmp_49, i10* %inputfm_1_addr, align 2" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1131> <RAM>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "br label %._crit_edge45" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_18 : Operation 135 [1/1] (3.25ns)   --->   "store i10 %tmp_49, i10* %inputfm_0_addr, align 2" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1131> <RAM>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "br label %._crit_edge45" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_18 : Operation 137 [1/1] (3.25ns)   --->   "store i10 %tmp_49, i10* %inputfm_2_addr, align 2" [Prova_casa/src/zhang_convolution_quant.c:118]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1131> <RAM>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "br label %._crit_edge45" [Prova_casa/src/zhang_convolution_quant.c:118]
ST_18 : Operation 139 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str8, i32 %tmp_41)" [Prova_casa/src/zhang_convolution_quant.c:119]
ST_18 : Operation 140 [1/1] (0.00ns)   --->   "br label %0" [Prova_casa/src/zhang_convolution_quant.c:105]

 <State 19> : 0.00ns
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "ret void" [Prova_casa/src/zhang_convolution_quant.c:120]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.51ns
The critical path consists of the following:
	wire read on port 'curr_layer_str_w' [23]  (0 ns)
	'mul' operation ('tmp_27', Prova_casa/src/zhang_convolution_quant.c:95) [39]  (8.51 ns)

 <State 2>: 6.4ns
The critical path consists of the following:
	wire read on port 'curr_layer_ker_w' [25]  (0 ns)
	'add' operation ('tmp_28', Prova_casa/src/zhang_convolution_quant.c:95) [40]  (2.55 ns)
	'icmp' operation ('tmp_29', Prova_casa/src/zhang_convolution_quant.c:95) [41]  (2.47 ns)
	'select' operation ('n_cols', Prova_casa/src/zhang_convolution_quant.c:95) [42]  (1.37 ns)

 <State 3>: 8.51ns
The critical path consists of the following:
	wire read on port 'col' [19]  (0 ns)
	'mul' operation ('tmp_24', Prova_casa/src/zhang_convolution_quant.c:93) [32]  (8.51 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp14', Prova_casa/src/zhang_convolution_quant.c:103) [58]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_39', Prova_casa/src/zhang_convolution_quant.c:103) [59]  (8.51 ns)

 <State 6>: 8.46ns
The critical path consists of the following:
	'phi' operation ('i', Prova_casa/src/zhang_convolution_quant.c:109) with incoming values : ('i_2', Prova_casa/src/zhang_convolution_quant.c:109) [70]  (0 ns)
	'add' operation ('i', Prova_casa/src/zhang_convolution_quant.c:111) [83]  (2.55 ns)
	'icmp' operation ('tmp_45', Prova_casa/src/zhang_convolution_quant.c:112) [86]  (2.47 ns)
	'and' operation ('sel_tmp', Prova_casa/src/zhang_convolution_quant.c:109) [90]  (0.931 ns)
	'select' operation ('jj', Prova_casa/src/zhang_convolution_quant.c:109) [98]  (0 ns)
	'select' operation ('jj', Prova_casa/src/zhang_convolution_quant.c:109) [99]  (1.37 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_43', Prova_casa/src/zhang_convolution_quant.c:111) [84]  (8.51 ns)

 <State 8>: 7.82ns
The critical path consists of the following:
	'select' operation ('sel_tmp1', Prova_casa/src/zhang_convolution_quant.c:109) [91]  (0 ns)
	'select' operation ('index_i_2', Prova_casa/src/zhang_convolution_quant.c:109) [92]  (1.37 ns)
	'add' operation ('tmp17', Prova_casa/src/zhang_convolution_quant.c:118) [103]  (2.08 ns)
	'add' operation ('tmp18', Prova_casa/src/zhang_convolution_quant.c:118) [105]  (0 ns)
	'add' operation ('tmp_47', Prova_casa/src/zhang_convolution_quant.c:118) [106]  (4.37 ns)

 <State 9>: 2.55ns
The critical path consists of the following:
	'add' operation ('sum', Prova_casa/src/zhang_convolution_quant.c:103) [108]  (2.55 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_r' (Prova_casa/src/zhang_convolution_quant.c:118) [111]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_r' (Prova_casa/src/zhang_convolution_quant.c:118) [111]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_r' (Prova_casa/src/zhang_convolution_quant.c:118) [111]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_r' (Prova_casa/src/zhang_convolution_quant.c:118) [111]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_r' (Prova_casa/src/zhang_convolution_quant.c:118) [111]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_r' (Prova_casa/src/zhang_convolution_quant.c:118) [111]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'input_r' (Prova_casa/src/zhang_convolution_quant.c:118) [111]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus read on port 'input_r' (Prova_casa/src/zhang_convolution_quant.c:118) [112]  (8.75 ns)

 <State 18>: 5.21ns
The critical path consists of the following:
	'add' operation ('tmp_49', Prova_casa/src/zhang_convolution_quant.c:118) [114]  (1.96 ns)
	'store' operation (Prova_casa/src/zhang_convolution_quant.c:118) of variable 'tmp_49', Prova_casa/src/zhang_convolution_quant.c:118 on array 'inputfm_1' [126]  (3.25 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
