<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Map">
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>Stepper_Y_nFault</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>Stepper_Z_nFault</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>Stepper_A_nFault</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>limit[3:0](3)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>limit[3:0](2)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>limit[3:0](1)</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>encoder_ra</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>encoder_rb</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>encoder_ri</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>encoder_la</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>encoder_lb</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>encoder_li</Dynamic>
        </Message>
        <Message>
            <ID>51001046</ID>
            <Severity>Warning</Severity>
            <Dynamic>xbee_pause</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>factor</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>factor</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>timeout_ms</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>timeout_ms</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>timeout_ms</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>timeout_ms</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>timeout_ms</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>timeout_ms</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>factor</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>baud_div</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>factor</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>baud_div</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>num_regs</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>axis_haddr</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>baud_div</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>baud_div</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>baud_div</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>baud_div</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>axis_haddr</Dynamic>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_output/baud_gen/un129_count_s_31_0_COUT</Dynamic>
            <Navigation>protocol_interface/uart_output/baud_gen/un129_count_s_31_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_output/baud_gen/un129_count_s_31_0_S1</Dynamic>
            <Navigation>protocol_interface/uart_output/baud_gen/un129_count_s_31_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S0</Dynamic>
            <Navigation>protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S1</Dynamic>
            <Navigation>protocol_interface/uart_output/baud_gen/un129_count_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_input/baud_gen/un129_count_s_31_0_COUT_0</Dynamic>
            <Navigation>protocol_interface/uart_input/baud_gen/un129_count_s_31_0_COUT_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_input/baud_gen/un129_count_s_31_0_S1_0</Dynamic>
            <Navigation>protocol_interface/uart_input/baud_gen/un129_count_s_31_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S0_0</Dynamic>
            <Navigation>protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S1_0</Dynamic>
            <Navigation>protocol_interface/uart_input/baud_gen/un129_count_cry_0_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch8/un66_count_1_s_13_0_COUT</Dynamic>
            <Navigation>rc_receiver/recv_ch8/un66_count_1_s_13_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch8/un66_count_1_s_13_0_S1</Dynamic>
            <Navigation>rc_receiver/recv_ch8/un66_count_1_s_13_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch8/un66_count_1_cry_0_0_S0</Dynamic>
            <Navigation>rc_receiver/recv_ch8/un66_count_1_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch8/un66_count_1_cry_0_0_S1</Dynamic>
            <Navigation>rc_receiver/recv_ch8/un66_count_1_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch7/un66_count_1_s_13_0_COUT_1</Dynamic>
            <Navigation>rc_receiver/recv_ch7/un66_count_1_s_13_0_COUT_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch7/un66_count_1_s_13_0_S1_1</Dynamic>
            <Navigation>rc_receiver/recv_ch7/un66_count_1_s_13_0_S1_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch7/un66_count_1_cry_0_0_S0_1</Dynamic>
            <Navigation>rc_receiver/recv_ch7/un66_count_1_cry_0_0_S0_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch7/un66_count_1_cry_0_0_S1_1</Dynamic>
            <Navigation>rc_receiver/recv_ch7/un66_count_1_cry_0_0_S1_1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch4/un66_count_1_s_13_0_COUT_0</Dynamic>
            <Navigation>rc_receiver/recv_ch4/un66_count_1_s_13_0_COUT_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch4/un66_count_1_s_13_0_S1_0</Dynamic>
            <Navigation>rc_receiver/recv_ch4/un66_count_1_s_13_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch4/un66_count_1_cry_0_0_S0_0</Dynamic>
            <Navigation>rc_receiver/recv_ch4/un66_count_1_cry_0_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch4/un66_count_1_cry_0_0_S1_0</Dynamic>
            <Navigation>rc_receiver/recv_ch4/un66_count_1_cry_0_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch3/un66_count_1_s_13_0_COUT_2</Dynamic>
            <Navigation>rc_receiver/recv_ch3/un66_count_1_s_13_0_COUT_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch3/un66_count_1_s_13_0_S1_2</Dynamic>
            <Navigation>rc_receiver/recv_ch3/un66_count_1_s_13_0_S1_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch3/un66_count_1_cry_0_0_S0_2</Dynamic>
            <Navigation>rc_receiver/recv_ch3/un66_count_1_cry_0_0_S0_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch3/un66_count_1_cry_0_0_S1_2</Dynamic>
            <Navigation>rc_receiver/recv_ch3/un66_count_1_cry_0_0_S1_2</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch2/un66_count_1_s_13_0_COUT_3</Dynamic>
            <Navigation>rc_receiver/recv_ch2/un66_count_1_s_13_0_COUT_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch2/un66_count_1_s_13_0_S1_3</Dynamic>
            <Navigation>rc_receiver/recv_ch2/un66_count_1_s_13_0_S1_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch2/un66_count_1_cry_0_0_S0_3</Dynamic>
            <Navigation>rc_receiver/recv_ch2/un66_count_1_cry_0_0_S0_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch2/un66_count_1_cry_0_0_S1_3</Dynamic>
            <Navigation>rc_receiver/recv_ch2/un66_count_1_cry_0_0_S1_3</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch1/un66_count_1_s_13_0_COUT_4</Dynamic>
            <Navigation>rc_receiver/recv_ch1/un66_count_1_s_13_0_COUT_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch1/un66_count_1_s_13_0_S1_4</Dynamic>
            <Navigation>rc_receiver/recv_ch1/un66_count_1_s_13_0_S1_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch1/un66_count_1_cry_0_0_S0_4</Dynamic>
            <Navigation>rc_receiver/recv_ch1/un66_count_1_cry_0_0_S0_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>rc_receiver/recv_ch1/un66_count_1_cry_0_0_S1_4</Dynamic>
            <Navigation>rc_receiver/recv_ch1/un66_count_1_cry_0_0_S1_4</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_12_0_COUT_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_12_0_COUT_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_12_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_12_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_11_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_11_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_11_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_11_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_9_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_9_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_9_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_9_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_7_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_7_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_7_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_7_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_5_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_5_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_5_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_5_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_3_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_3_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_3_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_3_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_1_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_1_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_1_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_1_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_0_0_S0_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_0_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/pwm_2_cry_0_0_S1_0</Dynamic>
            <Navigation>motor_pwm/right/pwm_2_cry_0_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/un1_latched_width[0]_cry_7_0_COUT</Dynamic>
            <Navigation>motor_pwm/right/un1_latched_width[0]_cry_7_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/un1_latched_width[0]_cry_0_0_S0</Dynamic>
            <Navigation>motor_pwm/right/un1_latched_width[0]_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/un1_latched_width[0]_cry_0_0_S1</Dynamic>
            <Navigation>motor_pwm/right/un1_latched_width[0]_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/un53_count_cry_11_0_COUT</Dynamic>
            <Navigation>motor_pwm/right/un53_count_cry_11_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/un53_count_cry_0_0_S0</Dynamic>
            <Navigation>motor_pwm/right/un53_count_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/right/un53_count_cry_0_0_S1</Dynamic>
            <Navigation>motor_pwm/right/un53_count_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_12_0_COUT</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_12_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_12_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_12_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_11_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_11_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_11_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_11_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_9_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_9_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_9_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_9_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_7_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_7_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_7_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_7_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_5_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_5_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_5_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_5_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_3_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_3_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_1_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_1_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_1_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_0_0_S0</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/pwm_2_cry_0_0_S1</Dynamic>
            <Navigation>motor_pwm/left/pwm_2_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/un1_latched_width[0]_cry_7_0_COUT_0</Dynamic>
            <Navigation>motor_pwm/left/un1_latched_width[0]_cry_7_0_COUT_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/un1_latched_width[0]_cry_0_0_S0_0</Dynamic>
            <Navigation>motor_pwm/left/un1_latched_width[0]_cry_0_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/un1_latched_width[0]_cry_0_0_S1_0</Dynamic>
            <Navigation>motor_pwm/left/un1_latched_width[0]_cry_0_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/un53_count_cry_11_0_COUT_0</Dynamic>
            <Navigation>motor_pwm/left/un53_count_cry_11_0_COUT_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/un53_count_cry_0_0_S0_0</Dynamic>
            <Navigation>motor_pwm/left/un53_count_cry_0_0_S0_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>motor_pwm/left/un53_count_cry_0_0_S1_0</Dynamic>
            <Navigation>motor_pwm/left/un53_count_cry_0_0_S1_0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>pwm_clk_div/un129_count_1_s_31_0_COUT</Dynamic>
            <Navigation>pwm_clk_div/un129_count_1_s_31_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>pwm_clk_div/un129_count_1_s_31_0_S1</Dynamic>
            <Navigation>pwm_clk_div/un129_count_1_s_31_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>pwm_clk_div/un129_count_1_cry_0_0_S0</Dynamic>
            <Navigation>pwm_clk_div/un129_count_1_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>pwm_clk_div/un129_count_1_cry_0_0_S1</Dynamic>
            <Navigation>pwm_clk_div/un129_count_1_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>reset_count_1_cry_0_0_S0</Dynamic>
            <Navigation>reset_count_1_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>reset_count_1_cry_0_0_S1</Dynamic>
            <Navigation>reset_count_1_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>reset_count_1_cry_13_0_COUT</Dynamic>
            <Navigation>reset_count_1_cry_13_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Stepper_Y_nFault</Dynamic>
            <Navigation>Stepper_Y_nFault</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Stepper_Z_nFault</Dynamic>
            <Navigation>Stepper_Z_nFault</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Stepper_A_nFault</Dynamic>
            <Navigation>Stepper_A_nFault</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>limit[1]</Dynamic>
            <Navigation>limit[1]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>limit[2]</Dynamic>
            <Navigation>limit[2]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>limit[3]</Dynamic>
            <Navigation>limit[3]</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>encoder_ra</Dynamic>
            <Navigation>encoder_ra</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>encoder_rb</Dynamic>
            <Navigation>encoder_rb</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>encoder_ri</Dynamic>
            <Navigation>encoder_ri</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>encoder_la</Dynamic>
            <Navigation>encoder_la</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>encoder_lb</Dynamic>
            <Navigation>encoder_lb</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>encoder_li</Dynamic>
            <Navigation>encoder_li</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>xbee_pause</Dynamic>
            <Navigation>xbee_pause</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>96</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:64:1:64:6|Register bit read_size[1] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>64</Navigation>
            <Navigation>1</Navigation>
            <Navigation>64</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_size[1] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:64:1:64:6|Register bit read_size[2] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>64</Navigation>
            <Navigation>1</Navigation>
            <Navigation>64</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_size[2] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:60:7:60:18|No assignment to prev_stepclk</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>60</Navigation>
            <Navigation>7</Navigation>
            <Navigation>60</Navigation>
            <Navigation>18</Navigation>
            <Navigation>No assignment to prev_stepclk</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:61:15:61:28|Pruning instance step_clock_div -- not in use ...</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>61</Navigation>
            <Navigation>15</Navigation>
            <Navigation>61</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Pruning instance step_clock_div -- not in use ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit int_step is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit int_step is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][0] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][0] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][1] is always 1, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][1] is always 1, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][2] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][2] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][3] is always 1, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][3] is always 1, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][4] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][4] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][5] is always 1, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][5] is always 1, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][6] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][6] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][7] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][7] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][8] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][8] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][9] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][9] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][10] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][10] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][11] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][11] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][12] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][12] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][13] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][13] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][14] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][14] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][15] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][15] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][16] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][16] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][17] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][17] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][18] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][18] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][19] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][19] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][20] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][20] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][21] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][21] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][22] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][22] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][23] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][23] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][24] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][24] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][25] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][25] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][26] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][26] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][27] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][27] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][28] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][28] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][29] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][29] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][30] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][30] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[0][31] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[0][31] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][0] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][0] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][1] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][1] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][2] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][2] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][3] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][3] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][4] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][4] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][5] is always 1, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][5] is always 1, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][6] is always 1, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][6] is always 1, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][7] is always 1, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][7] is always 1, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][8] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][8] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][9] is always 1, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][9] is always 1, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][10] is always 1, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][10] is always 1, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][11] is always 1, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][11] is always 1, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][12] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][12] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][13] is always 1, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][13] is always 1, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][14] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][14] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][15] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][15] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][16] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][16] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][17] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][17] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][18] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][18] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][19] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][19] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][20] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][20] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][21] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][21] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][22] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][22] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][23] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][23] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][24] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][24] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][25] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][25] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][26] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][26] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][27] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][27] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][28] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][28] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][29] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][29] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][30] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][30] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[2][31] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[2][31] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][0] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][0] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][1] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][1] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][2] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][2] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][3] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][3] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][4] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][4] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][5] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][5] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][6] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][6] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][7] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][7] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][8] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][8] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][9] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][9] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][10] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][10] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][11] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][11] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][12] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][12] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][13] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][13] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][14] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][14] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][15] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][15] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][16] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][16] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][17] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][17] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][18] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][18] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][19] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][19] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][20] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][20] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][21] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][21] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][22] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][22] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][23] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][23] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][24] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][24] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][25] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][25] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][26] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][26] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][27] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][27] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][28] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][28] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][29] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][29] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][30] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][30] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit register[3][31] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit register[3][31] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_size[1] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_size[1] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:206:1:206:6|Register bit read_size[1] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>206</Navigation>
            <Navigation>1</Navigation>
            <Navigation>206</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_size[1] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:206:1:206:6|Register bit read_size[2] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>206</Navigation>
            <Navigation>1</Navigation>
            <Navigation>206</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_size[2] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:384:13:384:17|Input port bits 3 to 1 of limit[3:0] are unused</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>384</Navigation>
            <Navigation>13</Navigation>
            <Navigation>384</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Input port bits 3 to 1 of limit[3:0] are unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:410:7:410:11|Input port bit 6 of debug[8:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>410</Navigation>
            <Navigation>7</Navigation>
            <Navigation>410</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Input port bit 6 of debug[8:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:366:16:366:31|Input Stepper_Y_nFault is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>366</Navigation>
            <Navigation>16</Navigation>
            <Navigation>366</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input Stepper_Y_nFault is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:374:16:374:31|Input Stepper_Z_nFault is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>374</Navigation>
            <Navigation>16</Navigation>
            <Navigation>374</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input Stepper_Z_nFault is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:382:16:382:31|Input Stepper_A_nFault is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>382</Navigation>
            <Navigation>16</Navigation>
            <Navigation>382</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Input Stepper_A_nFault is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:392:13:392:22|Input encoder_ra is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>392</Navigation>
            <Navigation>13</Navigation>
            <Navigation>392</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input encoder_ra is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:393:13:393:22|Input encoder_rb is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>393</Navigation>
            <Navigation>13</Navigation>
            <Navigation>393</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input encoder_rb is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:394:13:394:22|Input encoder_ri is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>394</Navigation>
            <Navigation>13</Navigation>
            <Navigation>394</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input encoder_ri is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:395:13:395:22|Input encoder_la is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>395</Navigation>
            <Navigation>13</Navigation>
            <Navigation>395</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input encoder_la is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:396:13:396:22|Input encoder_lb is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>396</Navigation>
            <Navigation>13</Navigation>
            <Navigation>396</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input encoder_lb is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:397:13:397:22|Input encoder_li is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>397</Navigation>
            <Navigation>13</Navigation>
            <Navigation>397</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input encoder_li is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:408:13:408:22|Input xbee_pause is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>408</Navigation>
            <Navigation>13</Navigation>
            <Navigation>408</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Input xbee_pause is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:126:1:126:6|Register bit count[14] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>126</Navigation>
            <Navigation>1</Navigation>
            <Navigation>126</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit count[14] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv&quot;:126:1:126:6|Register bit count[15] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/pwm.sv</Navigation>
            <Navigation>126</Navigation>
            <Navigation>1</Navigation>
            <Navigation>126</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit count[15] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[2] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[2] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[4] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[4] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[8] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[8] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[12] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[12] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[14] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[14] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[15] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[15] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[16] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[16] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[17] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[17] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[18] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[18] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[19] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[19] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[20] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[20] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[21] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[21] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[22] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[22] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[23] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[23] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[24] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[24] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[25] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[25] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[26] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[26] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[27] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[27] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[28] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[28] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[29] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[29] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[30] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[30] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Register bit read_value[31] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit read_value[31] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL159 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:14:13:14:17|Input pause is unused</Dynamic>
            <Navigation>CL159</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>14</Navigation>
            <Navigation>13</Navigation>
            <Navigation>14</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Input pause is unused</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL189 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv&quot;:70:1:70:6|Register bit bufcount[3] is always 0, optimizing ...</Dynamic>
            <Navigation>CL189</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/uniboard.sv</Navigation>
            <Navigation>70</Navigation>
            <Navigation>1</Navigation>
            <Navigation>70</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Register bit bufcount[3] is always 0, optimizing ...</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:79:5:79:6|Removing user instance arm_x.read_value[13]_7,  because it is equivalent to instance arm_x.read_value[11]_7</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>79</Navigation>
            <Navigation>5</Navigation>
            <Navigation>79</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing user instance arm_x.read_value[13]_7,  because it is equivalent to instance arm_x.read_value[11]_7</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:79:5:79:6|Removing user instance arm_x.read_value[11]_7,  because it is equivalent to instance arm_x.read_value[9]_7</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>79</Navigation>
            <Navigation>5</Navigation>
            <Navigation>79</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing user instance arm_x.read_value[11]_7,  because it is equivalent to instance arm_x.read_value[9]_7</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:79:5:79:6|Removing user instance arm_x.read_value[10]_7,  because it is equivalent to instance arm_x.read_value[7]_7</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>79</Navigation>
            <Navigation>5</Navigation>
            <Navigation>79</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing user instance arm_x.read_value[10]_7,  because it is equivalent to instance arm_x.read_value[7]_7</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:79:5:79:6|Removing user instance arm_x.read_value[9]_7,  because it is equivalent to instance arm_x.read_value[6]_7</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>79</Navigation>
            <Navigation>5</Navigation>
            <Navigation>79</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing user instance arm_x.read_value[9]_7,  because it is equivalent to instance arm_x.read_value[6]_7</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Removing sequential instance arm_x.read_value[13],  because it is equivalent to instance arm_x.read_value[11]</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing sequential instance arm_x.read_value[13],  because it is equivalent to instance arm_x.read_value[11]</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Removing sequential instance arm_x.read_value[11],  because it is equivalent to instance arm_x.read_value[9]</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing sequential instance arm_x.read_value[11],  because it is equivalent to instance arm_x.read_value[9]</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Removing sequential instance arm_x.read_value[10],  because it is equivalent to instance arm_x.read_value[7]</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing sequential instance arm_x.read_value[10],  because it is equivalent to instance arm_x.read_value[7]</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Removing sequential instance arm_x.read_value[9],  because it is equivalent to instance arm_x.read_value[6]</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing sequential instance arm_x.read_value[9],  because it is equivalent to instance arm_x.read_value[6]</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:79:5:79:6|Removing user instance arm_x.read_value[7]_7,  because it is equivalent to instance arm_x.read_value[6]_7</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>79</Navigation>
            <Navigation>5</Navigation>
            <Navigation>79</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing user instance arm_x.read_value[7]_7,  because it is equivalent to instance arm_x.read_value[6]_7</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv&quot;:66:1:66:6|Removing sequential instance arm_x.read_value[7],  because it is equivalent to instance arm_x.read_value[6]</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>/home/nick/Desktop/nickfolder/documents/projects/in-progress/project 5l - OSURC Rover 2016/electrical/uniboard/software/hdl/arm.sv</Navigation>
            <Navigation>66</Navigation>
            <Navigation>1</Navigation>
            <Navigation>66</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Removing sequential instance arm_x.read_value[7],  because it is equivalent to instance arm_x.read_value[6]</Navigation>
        </Message>
    </Task>
</BaliMessageLog>