# Verilog Codes
This Repo contains the Verilog Designs which are done during my course work. 
## Sem_1 Files
VLSI Design Course had some lab sessions. 

* Lab 1 - Sum of First N Natural Numbers
  * With Acknowledgement from succeeding stage
  * Without Acknowledgement from Succeeding stage

* Lab 2 - GCD of Two Numbers
* Lab 3 - Sum of Squares of First N Natural Numbers
* Lab 4 - CORDIC Algorithm
  * Iterative Design
  * Pipelined Design
