// Seed: 4132292548
module module_0 (
    input wor id_0,
    input wor id_1,
    input wor id_2,
    input supply1 id_3,
    output wor id_4,
    input tri id_5,
    input uwire id_6,
    output supply0 id_7,
    input supply1 id_8,
    input wand id_9,
    output tri0 id_10,
    input tri id_11
    , id_22,
    input tri1 id_12,
    output wor id_13
    , id_23,
    input tri0 id_14,
    output wire id_15,
    input wor id_16,
    input tri id_17,
    output tri1 id_18,
    output tri0 id_19,
    output tri1 id_20
);
  wire id_24;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input wire id_2
    , id_17,
    output wor id_3,
    input supply1 id_4,
    input supply0 id_5,
    inout tri1 id_6
    , id_18,
    input tri id_7,
    output supply0 id_8,
    input wire id_9,
    output wire id_10,
    input tri id_11,
    input wor id_12,
    input logic id_13,
    output tri0 id_14,
    input uwire id_15
);
  always id_0 = #1 id_13;
  module_0(
      id_4,
      id_2,
      id_6,
      id_2,
      id_8,
      id_12,
      id_4,
      id_10,
      id_11,
      id_5,
      id_10,
      id_15,
      id_15,
      id_1,
      id_4,
      id_8,
      id_9,
      id_7,
      id_8,
      id_6,
      id_6
  );
  tri1 id_19;
  always @(posedge id_19) #1;
endmodule
