

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sat May  1 02:09:16 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       60|       60|  0.600 us|  0.600 us|   61|   61|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.28>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_11" [dfg_199.c:22]   --->   Operation 62 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i8 %p_11_read" [dfg_199.c:19]   --->   Operation 63 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [6/6] (6.28ns)   --->   "%conv3 = uitodp i32 %zext_ln19" [dfg_199.c:19]   --->   Operation 64 'uitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.28>
ST_2 : Operation 65 [5/6] (6.28ns)   --->   "%conv3 = uitodp i32 %zext_ln19" [dfg_199.c:19]   --->   Operation 65 'uitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.28>
ST_3 : Operation 66 [4/6] (6.28ns)   --->   "%conv3 = uitodp i32 %zext_ln19" [dfg_199.c:19]   --->   Operation 66 'uitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.28>
ST_4 : Operation 67 [3/6] (6.28ns)   --->   "%conv3 = uitodp i32 %zext_ln19" [dfg_199.c:19]   --->   Operation 67 'uitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.28>
ST_5 : Operation 68 [2/6] (6.28ns)   --->   "%conv3 = uitodp i32 %zext_ln19" [dfg_199.c:19]   --->   Operation 68 'uitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 69 [1/6] (6.28ns)   --->   "%conv3 = uitodp i32 %zext_ln19" [dfg_199.c:19]   --->   Operation 69 'uitodp' 'conv3' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%p_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_7" [dfg_199.c:22]   --->   Operation 70 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [7/7] (7.29ns)   --->   "%sub2 = dsub i64 %p_7_read, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 71 'dsub' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [7/7] (7.29ns)   --->   "%add = dadd i64 %conv3, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 72 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %p_7_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 73 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 74 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 75 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i64 %data_V_1"   --->   Operation 76 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_13, i1 0"   --->   Operation 77 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 78 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_12" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 79 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 80 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 81 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_12"   --->   Operation 82 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 83 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1"   --->   Operation 84 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i22_cast_cast_cast = sext i12 %ush_1"   --->   Operation 85 'sext' 'sh_prom_i_i_i_i_i22_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i22_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i22_cast_cast_cast"   --->   Operation 86 'zext' 'sh_prom_i_i_i_i_i22_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i113 %zext_ln15_1, i113 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 87 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i113 %zext_ln15_1, i113 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast"   --->   Operation 88 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V_2, i32 53"   --->   Operation 89 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_9"   --->   Operation 90 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_3, i32 53, i32 60"   --->   Operation 91 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i8 %zext_ln662_1, i8 %tmp_6"   --->   Operation 92 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 93 [6/7] (7.29ns)   --->   "%sub2 = dsub i64 %p_7_read, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 93 'dsub' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [6/7] (7.29ns)   --->   "%add = dadd i64 %conv3, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 94 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (1.91ns)   --->   "%result_V_6 = sub i8 0, i8 %val_1"   --->   Operation 95 'sub' 'result_V_6' <Predicate = (p_Result_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (1.24ns)   --->   "%result_V_7 = select i1 %p_Result_1, i8 %result_V_6, i8 %val_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 96 'select' 'result_V_7' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 97 [5/7] (7.29ns)   --->   "%sub2 = dsub i64 %p_7_read, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 97 'dsub' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [5/7] (7.29ns)   --->   "%add = dadd i64 %conv3, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 98 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.29>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%p_9_addr = getelementptr i8 %p_9, i64 0, i64 4" [dfg_199.c:22]   --->   Operation 99 'getelementptr' 'p_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [4/7] (7.29ns)   --->   "%sub2 = dsub i64 %p_7_read, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 100 'dsub' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [4/7] (7.29ns)   --->   "%add = dadd i64 %conv3, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 101 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [2/2] (2.32ns)   --->   "%p_9_load = load i3 %p_9_addr" [dfg_199.c:22]   --->   Operation 102 'load' 'p_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 11 <SV = 10> <Delay = 7.29>
ST_11 : Operation 103 [3/7] (7.29ns)   --->   "%sub2 = dsub i64 %p_7_read, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 103 'dsub' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [3/7] (7.29ns)   --->   "%add = dadd i64 %conv3, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 104 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/2] (2.32ns)   --->   "%p_9_load = load i3 %p_9_addr" [dfg_199.c:22]   --->   Operation 105 'load' 'p_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 12 <SV = 11> <Delay = 7.29>
ST_12 : Operation 106 [2/7] (7.29ns)   --->   "%sub2 = dsub i64 %p_7_read, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 106 'dsub' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [2/7] (7.29ns)   --->   "%add = dadd i64 %conv3, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 107 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i8 %result_V_7" [dfg_199.c:22]   --->   Operation 108 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i8 %p_9_load" [dfg_199.c:22]   --->   Operation 109 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (1.82ns)   --->   "%add_ln22 = add i10 %sext_ln22_1, i10 783" [dfg_199.c:22]   --->   Operation 110 'add' 'add_ln22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i10 %add_ln22" [dfg_199.c:21]   --->   Operation 111 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [13/13] (3.50ns)   --->   "%srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1" [dfg_199.c:21]   --->   Operation 112 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.29>
ST_13 : Operation 113 [1/7] (7.29ns)   --->   "%sub2 = dsub i64 %p_7_read, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 113 'dsub' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 114 [1/7] (7.29ns)   --->   "%add = dadd i64 %conv3, i64 %p_7_read" [dfg_199.c:19]   --->   Operation 114 'dadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [12/13] (3.50ns)   --->   "%srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1" [dfg_199.c:21]   --->   Operation 115 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.29>
ST_14 : Operation 116 [7/7] (7.29ns)   --->   "%dc = dsub i64 %sub2, i64 %add" [dfg_199.c:19]   --->   Operation 116 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [11/13] (3.50ns)   --->   "%srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1" [dfg_199.c:21]   --->   Operation 117 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 118 [6/7] (7.29ns)   --->   "%dc = dsub i64 %sub2, i64 %add" [dfg_199.c:19]   --->   Operation 118 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [10/13] (3.50ns)   --->   "%srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1" [dfg_199.c:21]   --->   Operation 119 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 120 [5/7] (7.29ns)   --->   "%dc = dsub i64 %sub2, i64 %add" [dfg_199.c:19]   --->   Operation 120 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [9/13] (3.50ns)   --->   "%srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1" [dfg_199.c:21]   --->   Operation 121 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 122 [4/7] (7.29ns)   --->   "%dc = dsub i64 %sub2, i64 %add" [dfg_199.c:19]   --->   Operation 122 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [8/13] (3.50ns)   --->   "%srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1" [dfg_199.c:21]   --->   Operation 123 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 124 [3/7] (7.29ns)   --->   "%dc = dsub i64 %sub2, i64 %add" [dfg_199.c:19]   --->   Operation 124 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 125 [7/13] (3.50ns)   --->   "%srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1" [dfg_199.c:21]   --->   Operation 125 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 126 [2/7] (7.29ns)   --->   "%dc = dsub i64 %sub2, i64 %add" [dfg_199.c:19]   --->   Operation 126 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [6/13] (3.50ns)   --->   "%srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1" [dfg_199.c:21]   --->   Operation 127 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 128 [1/7] (7.29ns)   --->   "%dc = dsub i64 %sub2, i64 %add" [dfg_199.c:19]   --->   Operation 128 'dsub' 'dc' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 129 [5/13] (3.50ns)   --->   "%srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1" [dfg_199.c:21]   --->   Operation 129 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.94>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p" [dfg_199.c:22]   --->   Operation 130 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%p_15_addr = getelementptr i64 %p_15, i64 0, i64 4" [dfg_199.c:19]   --->   Operation 131 'getelementptr' 'p_15_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [2/2] (2.32ns)   --->   "%p_15_load = load i4 %p_15_addr" [dfg_199.c:19]   --->   Operation 132 'load' 'p_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 133 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 134 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 135 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i64 %data_V"   --->   Operation 136 'trunc' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_11, i1 0"   --->   Operation 137 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 138 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_10" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 139 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 140 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 141 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_10"   --->   Operation 142 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 143 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 144 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 145 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 146 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 147 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 148 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53"   --->   Operation 149 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp"   --->   Operation 150 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i169.i32.i32, i169 %r_V_1, i32 53, i32 60"   --->   Operation 151 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_1"   --->   Operation 152 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i16 %p_read" [dfg_199.c:21]   --->   Operation 153 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 154 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21 = mul i33 %zext_ln21_3, i33 114913" [dfg_199.c:21]   --->   Operation 154 'mul' 'mul_ln21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 155 [4/13] (3.50ns)   --->   "%srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1" [dfg_199.c:21]   --->   Operation 155 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.83>
ST_22 : Operation 156 [1/2] (2.32ns)   --->   "%p_15_load = load i4 %p_15_addr" [dfg_199.c:19]   --->   Operation 156 'load' 'p_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 12> <RAM>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i64 %p_15_load" [dfg_199.c:19]   --->   Operation 157 'trunc' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (1.91ns)   --->   "%result_V_2 = sub i8 0, i8 %val"   --->   Operation 158 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 159 [1/1] (1.24ns)   --->   "%result_V = select i1 %p_Result_s, i8 %result_V_2, i8 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 159 'select' 'result_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln19 = sub i8 %trunc_ln19, i8 %result_V" [dfg_199.c:19]   --->   Operation 160 'sub' 'sub_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 161 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%v_13 = add i8 %sub_ln19, i8 65" [dfg_199.c:19]   --->   Operation 161 'add' 'v_13' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 162 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21 = mul i33 %zext_ln21_3, i33 114913" [dfg_199.c:21]   --->   Operation 162 'mul' 'mul_ln21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 163 [3/13] (3.50ns)   --->   "%srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1" [dfg_199.c:21]   --->   Operation 163 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.50>
ST_23 : Operation 164 [1/1] (1.55ns)   --->   "%icmp_ln20 = icmp_eq  i8 %v_13, i8 0" [dfg_199.c:20]   --->   Operation 164 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i1 %icmp_ln20" [dfg_199.c:20]   --->   Operation 165 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (1.55ns)   --->   "%icmp_ln20_1 = icmp_eq  i8 %zext_ln20_1, i8 %v_13" [dfg_199.c:20]   --->   Operation 166 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 167 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln21 = mul i33 %zext_ln21_3, i33 114913" [dfg_199.c:21]   --->   Operation 167 'mul' 'mul_ln21' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 168 [2/13] (3.50ns)   --->   "%srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1" [dfg_199.c:21]   --->   Operation 168 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.19>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i8 %p_11_read" [dfg_199.c:20]   --->   Operation 169 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (1.91ns)   --->   "%add_ln20 = add i9 %zext_ln20, i9 1" [dfg_199.c:20]   --->   Operation 170 'add' 'add_ln20' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node v_4)   --->   "%select_ln20 = select i1 %icmp_ln20_1, i9 511, i9 0" [dfg_199.c:20]   --->   Operation 171 'select' 'select_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (0.99ns) (out node of the LUT)   --->   "%v_4 = and i9 %add_ln20, i9 %select_ln20" [dfg_199.c:20]   --->   Operation 172 'and' 'v_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i9 %v_4" [dfg_199.c:13]   --->   Operation 173 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 174 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln21 = mul i33 %zext_ln21_3, i33 114913" [dfg_199.c:21]   --->   Operation 174 'mul' 'mul_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i33.i32.i32, i33 %mul_ln21, i32 23, i32 32" [dfg_199.c:21]   --->   Operation 175 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i10 %tmp_2" [dfg_199.c:21]   --->   Operation 176 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln21 = sub i29 345253285, i29 %zext_ln21" [dfg_199.c:21]   --->   Operation 177 'sub' 'sub_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_24 : Operation 178 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%sub_ln21_1 = sub i29 %sub_ln21, i29 %zext_ln13_1" [dfg_199.c:21]   --->   Operation 178 'sub' 'sub_ln21_1' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_24 : Operation 179 [1/13] (3.50ns)   --->   "%srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1" [dfg_199.c:21]   --->   Operation 179 'srem' 'srem_ln21' <Predicate = true> <Delay = 3.50> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.72>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i29 %sub_ln21_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:53]   --->   Operation 180 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i11 %srem_ln21" [dfg_199.c:22]   --->   Operation 181 'sext' 'sext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (1.63ns)   --->   "%sub_ln22 = sub i12 787, i12 %sext_ln22_2" [dfg_199.c:22]   --->   Operation 182 'sub' 'sub_ln22' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i12 %sub_ln22" [dfg_199.c:21]   --->   Operation 183 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [34/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 184 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.08>
ST_26 : Operation 185 [33/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 185 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.08>
ST_27 : Operation 186 [32/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 186 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.08>
ST_28 : Operation 187 [31/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 187 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.08>
ST_29 : Operation 188 [30/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 188 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.08>
ST_30 : Operation 189 [29/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 189 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.08>
ST_31 : Operation 190 [28/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 190 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.08>
ST_32 : Operation 191 [27/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 191 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.08>
ST_33 : Operation 192 [26/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 192 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.08>
ST_34 : Operation 193 [25/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 193 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.08>
ST_35 : Operation 194 [24/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 194 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.08>
ST_36 : Operation 195 [23/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 195 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.08>
ST_37 : Operation 196 [22/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 196 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.08>
ST_38 : Operation 197 [21/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 197 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.08>
ST_39 : Operation 198 [20/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 198 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.08>
ST_40 : Operation 199 [19/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 199 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.08>
ST_41 : Operation 200 [18/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 200 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.08>
ST_42 : Operation 201 [17/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 201 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.08>
ST_43 : Operation 202 [16/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 202 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.08>
ST_44 : Operation 203 [15/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 203 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.08>
ST_45 : Operation 204 [14/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 204 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.08>
ST_46 : Operation 205 [13/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 205 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.08>
ST_47 : Operation 206 [12/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 206 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.08>
ST_48 : Operation 207 [11/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 207 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.08>
ST_49 : Operation 208 [10/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 208 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.08>
ST_50 : Operation 209 [9/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 209 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.08>
ST_51 : Operation 210 [8/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 210 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.08>
ST_52 : Operation 211 [7/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 211 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.08>
ST_53 : Operation 212 [6/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 212 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.08>
ST_54 : Operation 213 [5/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 213 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.08>
ST_55 : Operation 214 [4/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 214 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.08>
ST_56 : Operation 215 [3/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 215 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.08>
ST_57 : Operation 216 [2/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 216 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.23>
ST_58 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i9 %v_4" [dfg_199.c:13]   --->   Operation 217 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 218 [1/34] (4.08ns)   --->   "%srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21" [dfg_199.c:21]   --->   Operation 218 'srem' 'srem_ln21_1' <Predicate = true> <Delay = 4.08> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 33> <II = 11> <Delay = 4.08> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i11 %srem_ln21_1" [dfg_199.c:22]   --->   Operation 219 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i11 %trunc_ln22" [dfg_199.c:22]   --->   Operation 220 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 221 [4/4] (2.15ns) (root node of the DSP)   --->   "%result = mul i20 %zext_ln22, i20 %zext_ln13" [dfg_199.c:22]   --->   Operation 221 'mul' 'result' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 59 <SV = 58> <Delay = 2.15>
ST_59 : Operation 222 [3/4] (2.15ns) (root node of the DSP)   --->   "%result = mul i20 %zext_ln22, i20 %zext_ln13" [dfg_199.c:22]   --->   Operation 222 'mul' 'result' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 59> <Delay = 2.15>
ST_60 : Operation 223 [2/4] (2.15ns) (root node of the DSP)   --->   "%result = mul i20 %zext_ln22, i20 %zext_ln13" [dfg_199.c:22]   --->   Operation 223 'mul' 'result' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 61 <SV = 60> <Delay = 0.00>
ST_61 : Operation 224 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 224 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 225 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 225 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 226 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p"   --->   Operation 226 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 228 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_7"   --->   Operation 228 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 229 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 229 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 230 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 230 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 231 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_9"   --->   Operation 231 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 232 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_11"   --->   Operation 232 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 234 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 234 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 235 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_15"   --->   Operation 235 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 236 [1/4] (0.00ns) (root node of the DSP)   --->   "%result = mul i20 %zext_ln22, i20 %zext_ln13" [dfg_199.c:22]   --->   Operation 236 'mul' 'result' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i20 %result" [dfg_199.c:21]   --->   Operation 237 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 238 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i64 %zext_ln21_2" [dfg_199.c:23]   --->   Operation 238 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.28ns
The critical path consists of the following:
	wire read on port 'p_11' (dfg_199.c:22) [6]  (0 ns)
	'uitodp' operation ('conv3', dfg_199.c:19) [27]  (6.28 ns)

 <State 2>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv3', dfg_199.c:19) [27]  (6.28 ns)

 <State 3>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv3', dfg_199.c:19) [27]  (6.28 ns)

 <State 4>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv3', dfg_199.c:19) [27]  (6.28 ns)

 <State 5>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv3', dfg_199.c:19) [27]  (6.28 ns)

 <State 6>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv3', dfg_199.c:19) [27]  (6.28 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	wire read on port 'p_7' (dfg_199.c:22) [7]  (0 ns)
	'dsub' operation ('sub2', dfg_199.c:19) [25]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub2', dfg_199.c:19) [25]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub2', dfg_199.c:19) [25]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub2', dfg_199.c:19) [25]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub2', dfg_199.c:19) [25]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub2', dfg_199.c:19) [25]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('sub2', dfg_199.c:19) [25]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:19) [29]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:19) [29]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:19) [29]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:19) [29]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:19) [29]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:19) [29]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('x', dfg_199.c:19) [29]  (7.3 ns)

 <State 21>: 6.95ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [37]  (1.64 ns)
	'select' operation ('ush') [41]  (0.697 ns)
	'lshr' operation ('r.V') [44]  (0 ns)
	'select' operation ('val') [49]  (4.61 ns)

 <State 22>: 6.83ns
The critical path consists of the following:
	'sub' operation ('result.V') [50]  (1.92 ns)
	'select' operation ('result.V', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [51]  (1.25 ns)
	'sub' operation ('sub_ln19', dfg_199.c:19) [52]  (0 ns)
	'add' operation ('v_13', dfg_199.c:19) [53]  (3.67 ns)

 <State 23>: 3.5ns
The critical path consists of the following:
	'srem' operation ('srem_ln21', dfg_199.c:21) [97]  (3.5 ns)

 <State 24>: 7.19ns
The critical path consists of the following:
	'add' operation ('add_ln20', dfg_199.c:20) [55]  (1.92 ns)
	'and' operation ('v_4', dfg_199.c:20) [60]  (0.993 ns)
	'sub' operation ('sub_ln21_1', dfg_199.c:21) [68]  (4.28 ns)

 <State 25>: 5.73ns
The critical path consists of the following:
	'sub' operation ('sub_ln22', dfg_199.c:22) [99]  (1.64 ns)
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 26>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 27>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 28>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 29>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 30>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 31>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 32>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 33>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 34>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 35>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 36>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 37>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 38>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 39>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 40>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 41>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 42>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 43>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 44>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 45>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 46>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 47>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 48>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 49>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 50>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 51>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 52>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 53>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 54>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 55>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 56>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 57>: 4.09ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)

 <State 58>: 6.24ns
The critical path consists of the following:
	'srem' operation ('srem_ln21_1', dfg_199.c:21) [101]  (4.09 ns)
	'mul' operation of DSP[104] ('result', dfg_199.c:22) [104]  (2.15 ns)

 <State 59>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[104] ('result', dfg_199.c:22) [104]  (2.15 ns)

 <State 60>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[104] ('result', dfg_199.c:22) [104]  (2.15 ns)

 <State 61>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
