{"Minsik Cho": [0.5, ["Optimal layout decomposition for double patterning technology", ["Xiaoping Tang", "Minsik Cho"], "https://doi.org/10.1109/ICCAD.2011.6105298", "iccad", 2011]], "Seung Woo Son": [0.9979142248630524, ["Improving shared cache behavior of multithreaded object-oriented applications in multicores", ["Mahmut T. Kandemir", "Shekhar Srikantaiah", "Seung Woo Son"], "https://doi.org/10.1109/ICCAD.2011.6105315", "iccad", 2011]], "Kiyoung Choi": [1, ["High-level synthesis with distributed controller for fast timing closure", ["Seokhyun Lee", "Kiyoung Choi"], "https://doi.org/10.1109/ICCAD.2011.6105325", "iccad", 2011]], "Juho Kim": [1, ["Statistical aging analysis with process variation consideration", ["Sangwoo Han", "Joohee Choung", "Byung-Su Kim", "Bong Hyun Lee", "Hungbok Choi", "Juho Kim"], "https://doi.org/10.1109/ICCAD.2011.6105362", "iccad", 2011]], "Sung Kyu Lim": [0.9975332617759705, ["Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs", ["Mohit Pathak", "Jiwoo Pak", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2011.6105385", "iccad", 2011], ["Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC", ["Moongon Jung", "Xi Liu", "Suresh K. Sitaraman", "David Z. Pan", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2011.6105386", "iccad", 2011]], "Youngsoo Shin": [0.9997629821300507, ["Implementation of pulsed-latch and pulsed-register circuits to minimize clocking power", ["Seungwhun Paik", "Gi-Joon Nam", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2011.6105397", "iccad", 2011]]}