package test

chan test__a(bits[32], id=0, kind=streaming, ops=receive_only, flow_control=ready_valid, strictness=proven_mutually_exclusive)
chan test__b(bits[32], id=1, kind=streaming, ops=receive_only, flow_control=ready_valid, strictness=proven_mutually_exclusive)
chan test__result(bits[32], id=2, kind=streaming, ops=send_only, flow_control=ready_valid, strictness=proven_mutually_exclusive)

top scheduled_block __test__P_0_next(clk: clock, rst: bits[1]) {
  #![reset(port="rst", asynchronous=false, active_low=false)]
  reg ____state(bits[32], reset_value=0)

  source proc __test__P_0_next__src() {
  }
  literal.3: bits[1] = literal(value=1, id=3)
  stage_inputs_valid_0: bits[1] = literal(value=1, id=19)
  stage_outputs_ready_0: bits[1] = literal(value=1, id=20)
  controlled_stage(stage_inputs_valid_0, stage_outputs_ready_0) {
    active_inputs_valid active_inputs_valid_0: bits[1] = literal(value=1, id=21)
    after_all.4: token = after_all(id=4)
    receive.5: (token, bits[32]) = receive(after_all.4, predicate=literal.3, channel=test__a, id=5)
    tok: token = tuple_index(receive.5, index=0, id=7)
    receive.9: (token, bits[32]) = receive(tok, predicate=literal.3, channel=test__b, id=9)
    a_value: bits[32] = tuple_index(receive.5, index=1, id=8)
    tok__1: token = tuple_index(receive.9, index=0, id=11)
    b_value: bits[32] = tuple_index(receive.9, index=1, id=12)
    umul.13: bits[32] = umul(a_value, b_value, id=13)
    ret stage_outputs_valid_0: bits[1] = and(stage_inputs_valid_0, active_inputs_valid_0, id=22)
  }
  stage_inputs_valid_1: bits[1] = literal(value=1, id=23)
  stage_outputs_ready_1: bits[1] = literal(value=1, id=24)
  controlled_stage(stage_inputs_valid_1, stage_outputs_ready_1) {
    active_inputs_valid active_inputs_valid_1: bits[1] = literal(value=1, id=25)
    ____state__1: bits[32] = register_read(register=____state, id=39)
    result_value: bits[32] = add(umul.13, ____state__1, id=14)
    send.15: token = send(tok__1, result_value, predicate=literal.3, channel=test__result, id=15)
    ret stage_outputs_valid_1: bits[1] = and(stage_inputs_valid_1, active_inputs_valid_1, id=26)
  }
  rst: bits[1] = input_port(name=rst, id=18)
  and.40: bits[1] = and(stage_inputs_valid_1, active_inputs_valid_1, id=40)
  and.41: bits[1] = and(stage_outputs_valid_1, stage_outputs_ready_1, id=41)
  register_write.42: () = register_write(result_value, register=____state, load_enable=and.41, reset=rst, id=42)
  tuple.43: () = tuple(id=43)
}
