# Rocket Chip å®Œæ•´æ—¥å¿—åŠŸèƒ½æ„å»ºæŒ‡å—

## ğŸ“‹ åŠŸèƒ½è¯´æ˜

æœ¬æ¬¡ä¿®æ”¹ä¸º Rocket Chip æ·»åŠ äº†å®Œæ•´çš„æ—¥å¿—è¿½è¸ªåŠŸèƒ½ï¼ŒåŒ…æ‹¬ï¼š

### å®ç°çš„æ—¥å¿—åŠŸèƒ½

1. **Xå¯„å­˜å™¨å†™å…¥æ—¥å¿—** - åŒ…å«PCã€æŒ‡ä»¤ç¼–ç ã€å¯„å­˜å™¨å·å’Œæ•°æ®å€¼
2. **Få¯„å­˜å™¨å†™å…¥æ—¥å¿—** - åŒ…å«PCã€æŒ‡ä»¤ç¼–ç ã€å¯„å­˜å™¨å·å’Œæ•°æ®å€¼ï¼ˆ100%å‡†ç¡®çš„PCè¿½è¸ªï¼‰
3. **å†…å­˜å†™å…¥æ—¥å¿—** - åŒ…å«PCã€åœ°å€ã€æ•°æ®å’Œå¤§å°
4. **å¼‚å¸¸æ—¥å¿—** - åŒ…å«PCã€æŒ‡ä»¤ã€causeå’Œtvalï¼ˆä»…åŒæ­¥å¼‚å¸¸ï¼Œä¸å«ä¸­æ–­ï¼‰

### æ—¥å¿—æ ¼å¼ç¤ºä¾‹

```
# Xå¯„å­˜å™¨å†™å…¥
3 0x80000000 (0x00a50513) x10 0x00000005

# Få¯„å­˜å™¨å†™å…¥  
3 0x80000100 (0x02a52007) f0 0x3f800000

# å†…å­˜å†™å…¥
3 0x80000200 (STORE) addr=0x80001000 data=0x12345678 size=2

# å¼‚å¸¸
3 0x80000300 (0x00000000) EXCEPTION cause=0x0000000000000002 tval=0x80000300
```

---

## ğŸ”§ æ„å»ºæ­¥éª¤

### æ­¥éª¤1ï¼šæ£€æŸ¥å½“å‰ä¿®æ”¹

```bash
cd /mnt/disk1/shared/git/rocket-chip

# æŸ¥çœ‹ä¿®æ”¹çš„æ–‡ä»¶
git status

# æŸ¥çœ‹ä¿®æ”¹ç»Ÿè®¡
git diff --stat
```

åº”è¯¥çœ‹åˆ°ä»¥ä¸‹ä¿®æ”¹ï¼š
```
 src/main/scala/rocket/Configs.scala    |  1 +
 src/main/scala/rocket/RocketCore.scala | 50 +++++++++++++
 src/main/scala/system/Configs.scala    |  3 +
 src/main/scala/tile/Core.scala         |  2 +-
 src/main/scala/tile/FPU.scala          | 22 +++++-
 5 files changed, 74 insertions(+), 4 deletions(-)
```

---

### æ­¥éª¤2ï¼šç”ŸæˆVerilog

#### ä½¿ç”¨millæ„å»ºç³»ç»Ÿï¼ˆæ¨èï¼‰

```bash
# ç”Ÿæˆå¸¦æ—¥å¿—åŠŸèƒ½çš„Verilog
mill emulator[freechips.rocketchip.system.TestHarness,freechips.rocketchip.system.DefaultConfigWithTrace].mfccompiler.compile

# ç”Ÿæˆçš„æ–‡ä»¶ä½ç½®
ls -lh out/emulator/freechips.rocketchip.system.TestHarness/freechips.rocketchip.system.DefaultConfigWithTrace/mfccompiler/compile.dest/
```

#### æˆ–ä½¿ç”¨Makefileå¿«æ·æ–¹å¼

```bash
# ä½¿ç”¨Makefileï¼ˆå†…éƒ¨è°ƒç”¨millï¼‰
make verilog CONFIG=freechips.rocketchip.system.DefaultConfigWithTrace

# æŸ¥çœ‹ç”Ÿæˆçš„Verilogæ–‡ä»¶
find out/ -name "*.v" -o -name "*.sv" | head -10
```

---

### æ­¥éª¤3ï¼šç”ŸæˆC++æ¨¡æ‹Ÿå™¨ï¼ˆå¯é€‰ï¼‰

å¦‚æœè¦ä½¿ç”¨Verilatorä»¿çœŸï¼š

```bash
# ç”Ÿæˆå®Œæ•´çš„C++æ¨¡æ‹Ÿå™¨ï¼ˆéœ€è¦è¾ƒé•¿æ—¶é—´ï¼Œ10-30åˆ†é’Ÿï¼‰
mill emulator[freechips.rocketchip.system.TestHarness,freechips.rocketchip.system.DefaultConfigWithTrace].verilator.elf

# æ¨¡æ‹Ÿå™¨å¯æ‰§è¡Œæ–‡ä»¶ä½ç½®
ls -lh out/emulator/freechips.rocketchip.system.TestHarness/freechips.rocketchip.system.DefaultConfigWithTrace/verilator/elf.dest/emulator
```

---

### æ­¥éª¤4ï¼šè¿è¡Œæµ‹è¯•ç¨‹åº

#### å‡†å¤‡æµ‹è¯•ç¨‹åº

```bash
# å¦‚æœè¿˜æ²¡æœ‰ç¼–è¯‘è¿‡rocket-tools
cd dependencies/rocket-tools
./build.sh

# åˆ›å»ºç®€å•çš„æµ‹è¯•ç¨‹åº
cat > test.c << 'EOF'
#include <stdio.h>

int main() {
    int a = 5;
    int b = 10;
    int c = a + b;
    
    float f1 = 3.14f;
    float f2 = 2.0f;
    float f3 = f1 * f2;
    
    int arr[10];
    arr[0] = c;
    
    return 0;
}
EOF

# ç¼–è¯‘æµ‹è¯•ç¨‹åº
riscv64-unknown-elf-gcc -march=rv64imafdc -mabi=lp64d -o test.riscv test.c
```

#### è¿è¡Œä»¿çœŸ

```bash
# è®¾ç½®æ¨¡æ‹Ÿå™¨è·¯å¾„ï¼ˆæ–¹ä¾¿åç»­ä½¿ç”¨ï¼‰
EMULATOR=out/emulator/freechips.rocketchip.system.TestHarness/freechips.rocketchip.system.DefaultConfigWithTrace/verilator/elf.dest/emulator

# è¿è¡Œæ¨¡æ‹Ÿå™¨ï¼ˆæ—¥å¿—ä¼šè¾“å‡ºåˆ°stdoutï¼‰
$EMULATOR +max-cycles=10000 test.riscv 2>&1 | tee test.log

# æˆ–è€…ä½¿ç”¨é‡å®šå‘ä¿å­˜æ—¥å¿—
$EMULATOR test.riscv > simulation.log 2>&1

# å¦‚æœéœ€è¦æ›´å¤šè°ƒè¯•ä¿¡æ¯
$EMULATOR +verbose test.riscv 2>&1 | tee test.log
```

---

## ğŸ“Š æ—¥å¿—è§£æ

### æ—¥å¿—æ ¼å¼è¯¦ç»†è¯´æ˜

#### 1. Xå¯„å­˜å™¨å†™å…¥
```
<priv> 0x<pc> (0x<inst>) x<rd> 0x<data>
```
- `priv`: ç‰¹æƒçº§ (0=U, 1=S, 3=M)
- `pc`: æŒ‡ä»¤åœ°å€
- `inst`: æŒ‡ä»¤ç¼–ç ï¼ˆ32ä½ï¼‰
- `rd`: ç›®æ ‡å¯„å­˜å™¨å·ï¼ˆ0-31ï¼‰
- `data`: å†™å…¥çš„æ•°æ®å€¼

#### 2. Få¯„å­˜å™¨å†™å…¥
```
<priv> 0x<pc> (0x<inst>) f<rd> 0x<data>
```
- å­—æ®µåŒXå¯„å­˜å™¨
- `data`: IEEEæ ¼å¼çš„æµ®ç‚¹æ•°ï¼ˆ32ä½æˆ–64ä½ï¼‰

#### 3. å†…å­˜å†™å…¥
```
<priv> 0x<pc> (STORE) addr=0x<address> data=0x<data> size=<size>
```
- `address`: å†…å­˜åœ°å€
- `data`: å†™å…¥çš„æ•°æ®
- `size`: 0=byte, 1=halfword, 2=word, 3=doubleword

#### 4. å¼‚å¸¸
```
<priv> 0x<pc> (0x<inst>) EXCEPTION cause=0x<cause> tval=0x<tval>
```
- `cause`: å¼‚å¸¸åŸå› ç 
- `tval`: å¼‚å¸¸ç›¸å…³å€¼

å¸¸è§causeå€¼ï¼š
- `0x2`: éæ³•æŒ‡ä»¤
- `0x3`: æ–­ç‚¹
- `0x5`: loadè®¿é—®å¼‚å¸¸
- `0x7`: storeè®¿é—®å¼‚å¸¸
- `0xd`: loadé¡µé¢æ•…éšœ
- `0xf`: storeé¡µé¢æ•…éšœ

---

## ğŸ” è¿‡æ»¤å’Œåˆ†ææ—¥å¿—

### æå–ç‰¹å®šç±»å‹æ—¥å¿—

```bash
# åªçœ‹Xå¯„å­˜å™¨å†™å…¥
grep " x[0-9]* 0x" simulation.log

# åªçœ‹Få¯„å­˜å™¨å†™å…¥
grep " f[0-9]* 0x" simulation.log

# åªçœ‹å†…å­˜å†™å…¥
grep "STORE" simulation.log

# åªçœ‹å¼‚å¸¸
grep "EXCEPTION" simulation.log

# ç»Ÿè®¡å„ç±»æ“ä½œæ•°é‡
echo "X register writes: $(grep -c ' x[0-9]* 0x' simulation.log)"
echo "F register writes: $(grep -c ' f[0-9]* 0x' simulation.log)"
echo "Memory stores: $(grep -c 'STORE' simulation.log)"
echo "Exceptions: $(grep -c 'EXCEPTION' simulation.log)"
```

### Pythonè§£æè„šæœ¬ç¤ºä¾‹

```python
#!/usr/bin/env python3
import re

def parse_log(filename):
    x_writes = []
    f_writes = []
    stores = []
    exceptions = []
    
    with open(filename, 'r') as f:
        for line in f:
            # Xå¯„å­˜å™¨å†™å…¥
            m = re.match(r'(\d+) 0x([0-9a-f]+) \(0x([0-9a-f]+)\) x(\d+) 0x([0-9a-f]+)', line)
            if m:
                x_writes.append({
                    'priv': int(m.group(1)),
                    'pc': int(m.group(2), 16),
                    'inst': int(m.group(3), 16),
                    'rd': int(m.group(4)),
                    'data': int(m.group(5), 16)
                })
            
            # Få¯„å­˜å™¨å†™å…¥
            m = re.match(r'(\d+) 0x([0-9a-f]+) \(0x([0-9a-f]+)\) f(\d+) 0x([0-9a-f]+)', line)
            if m:
                f_writes.append({
                    'priv': int(m.group(1)),
                    'pc': int(m.group(2), 16),
                    'inst': int(m.group(3), 16),
                    'rd': int(m.group(4)),
                    'data': int(m.group(5), 16)
                })
            
            # å†…å­˜å†™å…¥
            m = re.match(r'(\d+) 0x([0-9a-f]+) \(STORE\) addr=0x([0-9a-f]+) data=0x([0-9a-f]+) size=(\d+)', line)
            if m:
                stores.append({
                    'priv': int(m.group(1)),
                    'pc': int(m.group(2), 16),
                    'addr': int(m.group(3), 16),
                    'data': int(m.group(4), 16),
                    'size': int(m.group(5))
                })
            
            # å¼‚å¸¸
            m = re.match(r'(\d+) 0x([0-9a-f]+) \(0x([0-9a-f]+)\) EXCEPTION cause=0x([0-9a-f]+) tval=0x([0-9a-f]+)', line)
            if m:
                exceptions.append({
                    'priv': int(m.group(1)),
                    'pc': int(m.group(2), 16),
                    'inst': int(m.group(3), 16),
                    'cause': int(m.group(4), 16),
                    'tval': int(m.group(5), 16)
                })
    
    return x_writes, f_writes, stores, exceptions

# ä½¿ç”¨
x, f, s, e = parse_log('simulation.log')
print(f"Found {len(x)} X writes, {len(f)} F writes, {len(s)} stores, {len(e)} exceptions")
```

---

## âš ï¸ æ³¨æ„äº‹é¡¹

### 1. æ—¥å¿—é‡
- æ—¥å¿—è¾“å‡ºé‡å¾ˆå¤§ï¼Œå»ºè®®ä½¿ç”¨ç®¡é“æˆ–é‡å®šå‘ä¿å­˜
- é•¿æ—¶é—´è¿è¡Œå¯èƒ½äº§ç”ŸGBçº§åˆ«çš„æ—¥å¿—æ–‡ä»¶

### 2. æ€§èƒ½å½±å“
- printfä¼šæ˜¾è‘—é™ä½ä»¿çœŸé€Ÿåº¦
- å»ºè®®åªåœ¨è°ƒè¯•é˜¶æ®µä½¿ç”¨

### 3. å ä½ç¬¦æ—¥å¿—
æŸäº›é•¿å»¶è¿ŸæŒ‡ä»¤ä¼šæ‰“å°ä¸¤æ¬¡æ—¥å¿—ï¼š
```
# ç¬¬ä¸€æ¬¡ï¼šæäº¤æ—¶ï¼ˆå ä½ç¬¦ï¼‰
3 0x80000100 (0x12345678) x5 p5 0xXXXXXXXXXXXXXXXX

# ç¬¬äºŒæ¬¡ï¼šæ•°æ®å°±ç»ªæ—¶ï¼ˆå®é™…å€¼ï¼‰
3 0x80000100 (0x12345678) x5 0x00000042
```

å¦‚æœåªéœ€è¦æœ€ç»ˆå€¼ï¼Œå¯ä»¥è¿‡æ»¤æ‰åŒ…å«`0xXXX...`çš„è¡Œï¼š
```bash
grep -v '0xXXXXXXXX' simulation.log
```

---

## ğŸ› æ•…éšœæ’é™¤

### é—®é¢˜1ï¼šç¼–è¯‘é”™è¯¯
```bash
# æ¸…ç†å¹¶é‡æ–°ç¼–è¯‘
mill clean
mill emulator[freechips.rocketchip.system.TestHarness,freechips.rocketchip.system.DefaultConfigWithTrace].mfccompiler.compile
```

### é—®é¢˜2ï¼šæ‰¾ä¸åˆ°é…ç½®
```bash
# æ£€æŸ¥é…ç½®æ˜¯å¦æ­£ç¡®æ·»åŠ åˆ°Scalaæ–‡ä»¶
grep "DefaultConfigWithTrace" src/main/scala/system/Configs.scala

# æ£€æŸ¥é…ç½®æ˜¯å¦æ­£ç¡®æ·»åŠ åˆ°build.sc
grep "DefaultConfigWithTrace" build.sc
```

### é—®é¢˜3ï¼šæ²¡æœ‰æ—¥å¿—è¾“å‡º
- ç¡®è®¤ä½¿ç”¨çš„æ˜¯`DefaultConfigWithTrace`é…ç½®
- æ£€æŸ¥`enableCommitLog`æ˜¯å¦ä¸ºtrueï¼ˆåœ¨Core.scalaä¸­ï¼‰
- ç¡®è®¤æµ‹è¯•ç¨‹åºå®é™…æ‰§è¡Œäº†æŒ‡ä»¤

---

## ğŸ“ ä¿®æ”¹è¯´æ˜

### æ ¸å¿ƒä¿®æ”¹å†…å®¹

1. **æ·»åŠ PCè¿½è¸ªæœºåˆ¶** (RocketCore.scala)
   - 32é¡¹è¿½è¸ªbufferä¿å­˜PCå’ŒæŒ‡ä»¤
   - åœ¨loadã€divã€roccæŒ‡ä»¤å‘èµ·æ—¶ä¿å­˜
   - æ•°æ®è¿”å›æ—¶æŸ¥æ‰¾å¯¹åº”PC

2. **æ·»åŠ Få¯„å­˜å™¨æ—¥å¿—** (FPU.scala)
   - åœ¨loadå’Œè®¡ç®—å†™å›ç‚¹æ‰“å°å®Œæ•´æ—¥å¿—
   - ä½¿ç”¨è¿½è¸ªçš„PCè€Œéå½“å‰PC

3. **æ·»åŠ å†…å­˜å†™å…¥æ—¥å¿—** (RocketCore.scala)
   - åœ¨MEMé˜¶æ®µæ£€æµ‹storeæ“ä½œå¹¶æ‰“å°

4. **æ·»åŠ å¼‚å¸¸æ—¥å¿—** (RocketCore.scala)
   - åœ¨WBé˜¶æ®µæ£€æµ‹åŒæ­¥å¼‚å¸¸å¹¶æ‰“å°

5. **æ·»åŠ é…ç½®ç±»** (Configs.scala, system/Configs.scala)
   - `WithTraceCoreIngress`: å¯ç”¨traceåŠŸèƒ½
   - `DefaultConfigWithTrace`: é¢„é…ç½®çš„å®Œæ•´é…ç½®

---

## ğŸ“š å‚è€ƒèµ„æ–™

- [Rocket Chipæ–‡æ¡£](https://chipyard.readthedocs.io/)
- [RISC-Vç‰¹æƒçº§è§„èŒƒ](https://riscv.org/specifications/privileged-isa/)
- [Chiselè¯­è¨€æ–‡æ¡£](https://www.chisel-lang.org/)

---

## âœ… éªŒè¯æ¸…å•

æ„å»ºå®Œæˆåï¼Œç¡®è®¤ä»¥ä¸‹å†…å®¹ï¼š

- [ ] Verilogç”ŸæˆæˆåŠŸ
- [ ] æ¨¡æ‹Ÿå™¨ç¼–è¯‘æˆåŠŸï¼ˆå¦‚éœ€è¦ï¼‰
- [ ] è¿è¡Œæµ‹è¯•ç¨‹åºå¯ä»¥çœ‹åˆ°æ—¥å¿—è¾“å‡º
- [ ] Xå¯„å­˜å™¨å†™å…¥æ—¥å¿—åŒ…å«PCå’Œæ•°æ®
- [ ] Få¯„å­˜å™¨å†™å…¥æ—¥å¿—åŒ…å«PCå’Œæ•°æ®
- [ ] Storeæ“ä½œæœ‰å†…å­˜å†™å…¥æ—¥å¿—
- [ ] å¼‚å¸¸ä¼šæ‰“å°å¼‚å¸¸æ—¥å¿—

---

ç”Ÿæˆæ—¶é—´: 2024
ç‰ˆæœ¬: Rocket Chip with Complete Logging
