Fitter report for DiplomskiRad
Tue Sep 19 03:08:40 2023
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. All Package Pins
 10. I/O Standard
 11. Dedicated Inputs I/O
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. LAB External Interconnect
 19. LAB Macrocells
 20. Parallel Expander
 21. Shareable Expander
 22. Logic Cell Interconnection
 23. Fitter Device Options
 24. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------+
; Fitter Summary                                                       ;
+-----------------------+----------------------------------------------+
; Fitter Status         ; Successful - Tue Sep 19 03:08:40 2023        ;
; Quartus II Version    ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name         ; DiplomskiRad                                 ;
; Top-level Entity Name ; MUL2TEST                                     ;
; Family                ; MAX7000S                                     ;
; Device                ; EPM7128SLC84-6                               ;
; Timing Models         ; Final                                        ;
; Total macrocells      ; 37 / 128 ( 29 % )                            ;
; Total pins            ; 22 / 68 ( 32 % )                             ;
+-----------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fitter Settings                                                                     ;
+----------------------------------------------------+----------------+---------------+
; Option                                             ; Setting        ; Default Value ;
+----------------------------------------------------+----------------+---------------+
; Device                                             ; EPM7128SLC84-6 ;               ;
; Use smart compilation                              ; Off            ; Off           ;
; Use TimeQuest Timing Analyzer                      ; Off            ; Off           ;
; Optimize Timing for ECOs                           ; Off            ; Off           ;
; Regenerate full fit report during ECO compiles     ; Off            ; Off           ;
; Optimize IOC Register Placement for Timing         ; On             ; On            ;
; Limit to One Fitting Attempt                       ; Off            ; Off           ;
; Fitter Initial Placement Seed                      ; 1              ; 1             ;
; Slow Slew Rate                                     ; Off            ; Off           ;
; Fitter Effort                                      ; Auto Fit       ; Auto Fit      ;
; Force Fitter to Avoid Periphery Placement Warnings ; Off            ; Off           ;
+----------------------------------------------------+----------------+---------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Lazar/OneDrive/Desktop/Diplomski lazar1/DiplomskiRad.pin.


+-------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                         ;
+-----------------------------------+-------------------------------------------------------------------+
; Resource                          ; Usage                                                             ;
+-----------------------------------+-------------------------------------------------------------------+
; Logic cells                       ; 37 / 128 ( 29 % )                                                 ;
; Registers                         ; 19 / 128 ( 15 % )                                                 ;
; Number of pterms used             ; 141                                                               ;
; User inserted logic elements      ; 0                                                                 ;
; I/O pins                          ; 22 / 68 ( 32 % )                                                  ;
;     -- Clock pins                 ; 1 / 2 ( 50 % )                                                    ;
;     -- Dedicated input pins       ; 0 / 2 ( 0 % )                                                     ;
; Global signals                    ; 1                                                                 ;
; Shareable expanders               ; 12 / 128 ( 9 % )                                                  ;
; Parallel expanders                ; 6 / 120 ( 5 % )                                                   ;
; Cells using turbo bit             ; 37 / 128 ( 29 % )                                                 ;
; Maximum fan-out node              ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst ;
; Maximum fan-out                   ; 32                                                                ;
; Highest non-global fan-out signal ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst ;
; Highest non-global fan-out        ; 32                                                                ;
; Total fan-out                     ; 308                                                               ;
; Average fan-out                   ; 4.34                                                              ;
+-----------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                 ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; A[0] ; 8     ; --       ; 1   ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[1] ; 6     ; --       ; 1   ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[2] ; 5     ; --       ; 1   ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; A[3] ; 4     ; --       ; 1   ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; B[0] ; 12    ; --       ; 1   ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; B[1] ; 11    ; --       ; 1   ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; B[2] ; 10    ; --       ; 1   ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; B[3] ; 9     ; --       ; 1   ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; CLK  ; 83    ; --       ; --  ; 19                    ; 0                  ; yes    ; no             ; TTL          ; User                 ;
; MUL  ; 15    ; --       ; 2   ; 9                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
+------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                   ;
+--------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; Name   ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ;
+--------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+
; OUT[0] ; 25    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; OUT[1] ; 24    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; OUT[2] ; 22    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; OUT[3] ; 21    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; OUT[4] ; 20    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; OUT[5] ; 18    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; OUT[6] ; 17    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
; OUT[7] ; 16    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ;
+--------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; GND+           ;        ;              ;         ;                 ;
; 2        ; 1          ; --       ; GND+           ;        ;              ;         ;                 ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 4        ; 3          ; --       ; A[3]           ; input  ; TTL          ;         ; Y               ;
; 5        ; 4          ; --       ; A[2]           ; input  ; TTL          ;         ; Y               ;
; 6        ; 5          ; --       ; A[1]           ; input  ; TTL          ;         ; Y               ;
; 7        ; 6          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 8        ; 7          ; --       ; A[0]           ; input  ; TTL          ;         ; Y               ;
; 9        ; 8          ; --       ; B[3]           ; input  ; TTL          ;         ; Y               ;
; 10       ; 9          ; --       ; B[2]           ; input  ; TTL          ;         ; Y               ;
; 11       ; 10         ; --       ; B[1]           ; input  ; TTL          ;         ; Y               ;
; 12       ; 11         ; --       ; B[0]           ; input  ; TTL          ;         ; Y               ;
; 13       ; 12         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 14       ; 13         ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 15       ; 14         ; --       ; MUL            ; input  ; TTL          ;         ; Y               ;
; 16       ; 15         ; --       ; OUT[7]         ; output ; TTL          ;         ; Y               ;
; 17       ; 16         ; --       ; OUT[6]         ; output ; TTL          ;         ; Y               ;
; 18       ; 17         ; --       ; OUT[5]         ; output ; TTL          ;         ; Y               ;
; 19       ; 18         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 20       ; 19         ; --       ; OUT[4]         ; output ; TTL          ;         ; Y               ;
; 21       ; 20         ; --       ; OUT[3]         ; output ; TTL          ;         ; Y               ;
; 22       ; 21         ; --       ; OUT[2]         ; output ; TTL          ;         ; Y               ;
; 23       ; 22         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 24       ; 23         ; --       ; OUT[1]         ; output ; TTL          ;         ; Y               ;
; 25       ; 24         ; --       ; OUT[0]         ; output ; TTL          ;         ; Y               ;
; 26       ; 25         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 27       ; 26         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 28       ; 27         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 29       ; 28         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 30       ; 29         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 31       ; 30         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 32       ; 31         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 33       ; 32         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 34       ; 33         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 35       ; 34         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 36       ; 35         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 37       ; 36         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 38       ; 37         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 39       ; 38         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 40       ; 39         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 41       ; 40         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 44       ; 43         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 45       ; 44         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 46       ; 45         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 47       ; 46         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 48       ; 47         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 49       ; 48         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 50       ; 49         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 51       ; 50         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 52       ; 51         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 53       ; 52         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 54       ; 53         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 55       ; 54         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 56       ; 55         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 57       ; 56         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 58       ; 57         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 59       ; 58         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 61       ; 60         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 62       ; 61         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 64       ; 63         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 65       ; 64         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 66       ; 65         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 68       ; 67         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 69       ; 68         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 70       ; 69         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 71       ; 70         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 72       ; 71         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 73       ; 72         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 74       ; 73         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 75       ; 74         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 76       ; 75         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 77       ; 76         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 78       ; 77         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 79       ; 78         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 80       ; 79         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 81       ; 80         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 82       ; 81         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 83       ; 82         ; --       ; CLK            ; input  ; TTL          ;         ; Y               ;
; 84       ; 83         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 1                    ; 0                 ; 0                 ; 1     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+--------------------------------------------------------------------+
; Dedicated Inputs I/O                                               ;
+------+-------+-------+-------+--------------+------------+---------+
; Name ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+------+-------+-------+-------+--------------+------------+---------+
; CLK  ; 83    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                          ;
+-----------------------------------+------------+------+-----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node        ; Macrocells ; Pins ; Full Hierarchy Name                                                                     ; Library Name ;
+-----------------------------------+------------+------+-----------------------------------------------------------------------------------------+--------------+
; |MUL2TEST                         ; 37         ; 22   ; |MUL2TEST                                                                               ; work         ;
;    |MUL2:inst|                    ; 37         ; 0    ; |MUL2TEST|MUL2:inst                                                                     ; work         ;
;       |ADD8:inst3|                ; 6          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst3                                                          ; work         ;
;          |ADD4:inst1|             ; 3          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst3|ADD4:inst1                                               ; work         ;
;             |ADD1:inst|           ; 3          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst                                     ; work         ;
;          |ADD4:inst|              ; 3          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst3|ADD4:inst                                                ; work         ;
;             |ADD1:inst4|          ; 1          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst4                                     ; work         ;
;             |ADD1:inst5|          ; 2          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5                                     ; work         ;
;       |ADD8:inst4|                ; 12         ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst4                                                          ; work         ;
;          |ADD4:inst1|             ; 12         ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst4|ADD4:inst1                                               ; work         ;
;             |ADD1:inst1|          ; 6          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1                                    ; work         ;
;             |ADD1:inst4|          ; 4          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4                                    ; work         ;
;             |ADD1:inst|           ; 2          ; 0    ; |MUL2TEST|MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst                                     ; work         ;
;       |REG4_LD_ST:inst39|         ; 4          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39                                                   ; work         ;
;          |REG2_LD_ST:inst1|       ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1                                  ; work         ;
;             |REG1_LD_CL:inst5|    ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5                 ; work         ;
;             |REG1_LD_CL:inst|     ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst                  ; work         ;
;          |REG2_LD_ST:inst|        ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst                                   ; work         ;
;             |REG1_LD_CL:inst5|    ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5                  ; work         ;
;             |REG1_LD_CL:inst|     ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst                   ; work         ;
;       |REG4_LD_ST:inst44|         ; 4          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44                                                   ; work         ;
;          |REG2_LD_ST:inst1|       ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1                                  ; work         ;
;             |REG1_LD_CL:inst5|    ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5                 ; work         ;
;             |REG1_LD_CL:inst|     ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst                  ; work         ;
;          |REG2_LD_ST:inst|        ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst                                   ; work         ;
;             |REG1_LD_CL:inst5|    ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5                  ; work         ;
;             |REG1_LD_CL:inst|     ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst                   ; work         ;
;       |REG8_LD_ST:inst5|          ; 8          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5                                                    ; work         ;
;          |REG4_LD_ST:inst1|       ; 4          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1                                   ; work         ;
;             |REG2_LD_ST:inst1|    ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1                  ; work         ;
;                |REG1_LD_CL:inst5| ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1|REG1_LD_CL:inst5 ; work         ;
;                |REG1_LD_CL:inst|  ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1|REG1_LD_CL:inst  ; work         ;
;             |REG2_LD_ST:inst|     ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst                   ; work         ;
;                |REG1_LD_CL:inst5| ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst5  ; work         ;
;                |REG1_LD_CL:inst|  ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst   ; work         ;
;          |REG4_LD_ST:inst|        ; 4          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst                                    ; work         ;
;             |REG2_LD_ST:inst1|    ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1                   ; work         ;
;                |REG1_LD_CL:inst5| ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5  ; work         ;
;                |REG1_LD_CL:inst|  ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst   ; work         ;
;             |REG2_LD_ST:inst|     ; 2          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst                    ; work         ;
;                |REG1_LD_CL:inst5| ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst5   ; work         ;
;                |REG1_LD_CL:inst|  ; 1          ; 0    ; |MUL2TEST|MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst    ; work         ;
;       |RisingEdgeDetector:inst40| ; 2          ; 0    ; |MUL2TEST|MUL2:inst|RisingEdgeDetector:inst40                                           ; work         ;
+-----------------------------------+------------+------+-----------------------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                        ;
+-----------------+----------+---------+--------------+--------+----------------------+------------------+
; Name            ; Location ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ;
+-----------------+----------+---------+--------------+--------+----------------------+------------------+
; CLK             ; PIN_83   ; 19      ; Clock        ; yes    ; On                   ; --               ;
; MUL             ; PIN_15   ; 9       ; Clock enable ; no     ; --                   ; --               ;
; MUL2:inst|inst1 ; LC9      ; 12      ; Clock enable ; no     ; --                   ; --               ;
+-----------------+----------+---------+--------------+--------+----------------------+------------------+


+---------------------------------------------------------------------+
; Global & Other Fast Signals                                         ;
+------+----------+---------+----------------------+------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+------+----------+---------+----------------------+------------------+
; CLK  ; PIN_83   ; 19      ; On                   ; --               ;
+------+----------+---------+----------------------+------------------+


+---------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                             ;
+-----------------------------------------------------------------------------------+---------+
; Name                                                                              ; Fan-Out ;
+-----------------------------------------------------------------------------------+---------+
; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst                 ; 32      ;
; MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst                 ; 30      ;
; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst                  ; 29      ;
; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst                ; 29      ;
; MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst                 ; 27      ;
; MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst                ; 27      ;
; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst                 ; 24      ;
; MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst|inst                  ; 21      ;
; MUL2:inst|inst1                                                                   ; 12      ;
; MUL                                                                               ; 9       ;
; MUL2:inst|RisingEdgeDetector:inst40|inst                                          ; 2       ;
; B[0]                                                                              ; 1       ;
; B[1]                                                                              ; 1       ;
; B[2]                                                                              ; 1       ;
; B[3]                                                                              ; 1       ;
; A[0]                                                                              ; 1       ;
; A[1]                                                                              ; 1       ;
; A[2]                                                                              ; 1       ;
; A[3]                                                                              ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~24bal                            ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~5sexp4bal                        ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~18bal                            ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~11bal                             ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~6bal                              ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp5                          ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp4                          ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~5sexp5                            ; 1       ;
; MUL2:inst|inst36~1sexp                                                            ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand4                       ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand3                       ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand2                       ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand1                       ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand0                       ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand4                        ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand3                        ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst4~6                                ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~10                                ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~7                                 ; 1       ;
; MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12                                ; 1       ;
; MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6                                 ; 1       ;
; MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~7                                  ; 1       ;
; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst   ; 1       ;
; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst  ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~23                               ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~17                               ; 1       ;
; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst  ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~17                               ; 1       ;
; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~0                                 ; 1       ;
; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst ; 1       ;
; MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5                                 ; 1       ;
+-----------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Interconnect Usage Summary                     ;
+----------------------------+-------------------+
; Interconnect Resource Type ; Usage             ;
+----------------------------+-------------------+
; Output enables             ; 0 / 6 ( 0 % )     ;
; PIA buffers                ; 49 / 288 ( 17 % ) ;
; PIAs                       ; 49 / 288 ( 17 % ) ;
+----------------------------+-------------------+


+----------------------------------------------------------------------------+
; LAB External Interconnect                                                  ;
+----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 6.13) ; Number of LABs  (Total = 3) ;
+----------------------------------------------+-----------------------------+
; 0 - 1                                        ; 5                           ;
; 2 - 3                                        ; 0                           ;
; 4 - 5                                        ; 0                           ;
; 6 - 7                                        ; 0                           ;
; 8 - 9                                        ; 0                           ;
; 10 - 11                                      ; 0                           ;
; 12 - 13                                      ; 0                           ;
; 14 - 15                                      ; 2                           ;
; 16 - 17                                      ; 0                           ;
; 18 - 19                                      ; 0                           ;
; 20 - 21                                      ; 1                           ;
+----------------------------------------------+-----------------------------+


+----------------------------------------------------------------------+
; LAB Macrocells                                                       ;
+----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 4.63) ; Number of LABs  (Total = 3) ;
+----------------------------------------+-----------------------------+
; 0                                      ; 5                           ;
; 1                                      ; 0                           ;
; 2                                      ; 0                           ;
; 3                                      ; 0                           ;
; 4                                      ; 0                           ;
; 5                                      ; 0                           ;
; 6                                      ; 0                           ;
; 7                                      ; 1                           ;
; 8                                      ; 0                           ;
; 9                                      ; 0                           ;
; 10                                     ; 0                           ;
; 11                                     ; 0                           ;
; 12                                     ; 0                           ;
; 13                                     ; 0                           ;
; 14                                     ; 0                           ;
; 15                                     ; 2                           ;
+----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 2                            ;
; 2                        ; 2                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 1.50) ; Number of LABs  (Total = 1) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 7                           ;
; 1                                               ; 0                           ;
; 2                                               ; 0                           ;
; 3                                               ; 0                           ;
; 4                                               ; 0                           ;
; 5                                               ; 0                           ;
; 6                                               ; 0                           ;
; 7                                               ; 0                           ;
; 8                                               ; 0                           ;
; 9                                               ; 0                           ;
; 10                                              ; 0                           ;
; 11                                              ; 0                           ;
; 12                                              ; 1                           ;
+-------------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC14       ; CLK, MUL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MUL2:inst|RisingEdgeDetector:inst40|inst1, MUL2:inst|inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC6        ; CLK, B[0], MUL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~0, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst4|inst2~2, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~23, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~7, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~10, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst4~6, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand3, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~5sexp5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~6bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~11bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~18bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~5sexp4bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~24bal                                                                                                                                                                                                                                                               ;
;  A  ; LC7        ; CLK, B[1], MUL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst4|inst~0, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~0, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst4|inst2~2, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~23, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~7, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~7, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~10, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst4~6, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand1, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand2, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand3, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~5sexp5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~6bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~11bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~18bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~5sexp4bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~24bal                                                                                                                   ;
;  A  ; LC8        ; CLK, B[2], MUL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~0, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst4|inst2~2, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~23, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~7, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~10, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst4~6, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand3, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand1, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand2, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand3, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~5sexp5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~6bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~11bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~18bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~5sexp4bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~24bal                                                                                                                                                                                                                                                                                                 ;
;  A  ; LC10       ; CLK, B[3], MUL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~23, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst4~6, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand3, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand1, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand2, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand3, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand4, MUL2:inst|inst36~1sexp, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~18bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~5sexp4bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~24bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  A  ; LC12       ; CLK, MUL2:inst|RisingEdgeDetector:inst40|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MUL2:inst|inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC9        ; CLK, MUL2:inst|RisingEdgeDetector:inst40|inst, MUL2:inst|RisingEdgeDetector:inst40|inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC13       ; MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst                                                                                                                                                                                                               ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  A  ; LC11       ; MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst                                                                                                                                                                                                                 ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  A  ; LC15       ; MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst                                                                                                                                                                                                                 ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  A  ; LC2        ; MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst                                                                                          ; MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  A  ; LC1        ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst                                                                                                                                             ; MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  A  ; LC4        ; MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst                                                                                                                                                                                                                ; MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  A  ; LC3        ; MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst                                                                                         ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  A  ; LC5        ; MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~7, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst                                                                                           ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  B  ; LC26       ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst                                                                           ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  B  ; LC17       ; CLK, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst4|inst~0, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|inst1                                                                                                                                       ; OUT[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC19       ; CLK, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~0, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst4|inst2~2, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|inst1                                                                                                                                                                                                                                                                                                                                                                  ; OUT[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC21       ; CLK, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~6bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~11bal, MUL2:inst|inst1, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|inst36~1sexp, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~5sexp5                                                                                                                                                    ; OUT[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC24       ; CLK, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~18bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~17, MUL2:inst|inst1, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~5sexp4bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp5                                                                                                                                                                                                                                                             ; OUT[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC25       ; CLK, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~24bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~23, MUL2:inst|inst1, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand3, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand1, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand2, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand3, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand4  ; OUT[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  B  ; LC27       ; CLK, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst4~6, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|inst1 ; OUT[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC38       ; CLK, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|inst1, MUL, A[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst4|inst~0, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~0, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst4|inst2~2, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~23, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~7, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~7, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~10, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst4~6, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand3, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand1, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand2, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~18bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~5sexp4bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~24bal                                                                                      ;
;  C  ; LC47       ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst                                                                           ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC43       ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst                                                                                                                                              ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC35       ; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~10, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst|inst                       ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC46       ; CLK, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|inst1                                                                                                                                                                                                                                                                                                                               ; OUT[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC45       ; CLK, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; OUT[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  C  ; LC36       ; CLK, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|inst1, MUL, A[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~0, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~23, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~7, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~7, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~10, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst4~6, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand3, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand1, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand2, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand3, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~5sexp5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~6bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~11bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~18bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~5sexp4bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~24bal                                                                                                                                                                                                    ;
;  C  ; LC33       ; MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst                                                                                                                                                                                                                 ; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC34       ; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~7, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst                                                                                          ; MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC44       ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst                                                                                                                                              ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC37       ; CLK, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|inst1, MUL, A[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~0, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst4|inst2~2, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~23, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~7, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~7, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~10, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst4~6, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~5sexp5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~6bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~11bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~18bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~5sexp4bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~24bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  C  ; LC39       ; CLK, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|inst1, MUL, A[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst4|inst~0, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst1|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~0, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst4|inst2~2, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~17, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~23, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|ADD8:inst3|ADD4:inst|ADD1:inst5|inst~7, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~6, MUL2:inst|ADD8:inst3|ADD4:inst1|ADD1:inst|inst1~12, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~7, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst~10, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst4~6, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand3, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~5sexpand4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand0, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand1, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~11sexpand3, MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|inst36~1sexp, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~5sexp5, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~11sexp4, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~6bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst|inst1~11bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~18bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst1|inst1~5sexp4bal, MUL2:inst|ADD8:inst4|ADD4:inst1|ADD1:inst4|inst1~24bal ;
;  C  ; LC40       ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst                                                                           ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC41       ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst                                                                           ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC42       ; MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst|inst, MUL2:inst|REG4_LD_ST:inst44|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst, MUL2:inst|REG4_LD_ST:inst39|REG2_LD_ST:inst1|REG1_LD_CL:inst5|inst                                                                           ; MUL2:inst|REG8_LD_ST:inst5|REG4_LD_ST:inst|REG2_LD_ST:inst|REG1_LD_CL:inst5|inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 19 03:08:39 2023
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DiplomskiRad -c DiplomskiRad
Info: Selected device EPM7128SLC84-6 for design "DiplomskiRad"
Info: Quartus II Fitter was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 232 megabytes
    Info: Processing ended: Tue Sep 19 03:08:40 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


