Timing Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.19)
Date: Thu Sep 19 20:02:24 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: slow_lv_ht
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CCC_0_0/CCC_0_0/pll_inst_0/OUT0
Period (ns):                6.126
Frequency (MHz):            163.239
Required Period (ns):       9.000
Required Frequency (MHz):   111.111
External Setup (ns):        1.413
Max Clock-To-Out (ns):      9.922

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT1
Period (ns):                3.375
Frequency (MHz):            296.296
Required Period (ns):       6.000
Required Frequency (MHz):   166.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      15.357

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT2
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Period (ns):                10.000
Frequency (MHz):            100.000
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Period (ns):                10.000
Frequency (MHz):            100.000
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Period (ns):                0.404
Frequency (MHz):            2475.248
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               REF_CLK_0
Period (ns):                2.000
Frequency (MHz):            500.000
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               TCK
Period (ns):                20.000
Frequency (MHz):            50.000
Required Period (ns):       33.330
Required Frequency (MHz):   30.003
External Setup (ns):        7.822
Max Clock-To-Out (ns):      3.515

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT0
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT3
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain CCC_0_0/CCC_0_0/pll_inst_0/OUT0

SET Register to Register

Path 1
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder_0[16]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder[60]:D
  Delay (ns):              6.040
  Slack (ns):              2.874
  Arrival (ns):            9.224
  Required (ns):          12.098
  Setup (ns):              0.000
  Minimum Period (ns):     6.126

Path 2
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder[12]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder[60]:D
  Delay (ns):              6.020
  Slack (ns):              2.894
  Arrival (ns):            9.204
  Required (ns):          12.098
  Setup (ns):              0.000
  Minimum Period (ns):     6.106

Path 3
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder_0[16]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder[58]:D
  Delay (ns):              6.010
  Slack (ns):              2.904
  Arrival (ns):            9.194
  Required (ns):          12.098
  Setup (ns):              0.000
  Minimum Period (ns):     6.096

Path 4
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder_0[16]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder[63]:D
  Delay (ns):              5.987
  Slack (ns):              2.920
  Arrival (ns):            9.171
  Required (ns):          12.091
  Setup (ns):              0.000
  Minimum Period (ns):     6.080

Path 5
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder[12]:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder[58]:D
  Delay (ns):              5.990
  Slack (ns):              2.924
  Arrival (ns):            9.174
  Required (ns):          12.098
  Setup (ns):              0.000
  Minimum Period (ns):     6.076


Expanded Path 1
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder_0[16]:CLK
  To: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder[60]:D
  data required time                                 12.098
  data arrival time                          -        9.224
  slack                                               2.874
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.384          Clock generation
  1.384                        
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.542                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.151          cell: ADLIB:ICB_CLKINT
  1.693                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.381          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.074                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.154          cell: ADLIB:GB
  2.228                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.376          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.604                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.055          cell: ADLIB:RGB
  2.659                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.525          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  3.184                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder_0[16]:CLK (r)
               +     0.183          cell: ADLIB:SLE
  3.367                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder_0[16]:Q (r)
               +     0.584          net: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/_T_98_0
  3.951                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/WideMult_0_0/MACC_PHYS_INST/CFG_34:A (r)
               +     0.070          cell: ADLIB:CFG4_IP_ABCD
  4.021                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/WideMult_0_0/MACC_PHYS_INST/CFG_34:Y (r)
               +     0.020          net: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/WideMult_0_0/MACC_PHYS_INST/A_net[17]
  4.041                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:A[17] (r)
               +     2.183          cell: ADLIB:MACC_IP
  6.224                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CDOUT[35] (r)
               +     0.007          net: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/WideMult_1_0_cas[35]
  6.231                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:CDIN[35] (r)
               +     1.514          cell: ADLIB:MACC_IP
  7.745                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:P[22] (r)
               +     0.533          net: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/_T_122[39]
  8.278                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/_T_123_0_cry_39:A (r)
               +     0.048          cell: ADLIB:ARI1_CC
  8.326                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/_T_123_0_cry_39:P (f)
               +     0.015          net: NET_CC_CONFIG12843
  8.341                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/_T_123_0_cry_0_CC_4:P[1] (f)
               +     0.416          cell: ADLIB:CC_CONFIG
  8.757                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/_T_123_0_cry_0_CC_4:CC[5] (r)
               +     0.000          net: NET_CC_CONFIG12862
  8.757                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/_T_123_0_cry_43:CC (r)
               +     0.057          cell: ADLIB:ARI1_CC
  8.814                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/_T_123_0_cry_43:S (r)
               +     0.310          net: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/_T_123[43]
  9.124                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder_12_0_iv[60]:D (r)
               +     0.070          cell: ADLIB:CFG4
  9.194                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder_12_0_iv[60]:Y (r)
               +     0.030          net: MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder_12[60]
  9.224                        MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder[60]:D (r)
                                    
  9.224                        data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  10.254                       
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.398                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  10.529                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.347          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.876                       CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.140          cell: ADLIB:GB
  11.016                       CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.338          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  11.354                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1:A (r)
               +     0.049          cell: ADLIB:RGB
  11.403                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1:Y (f)
               +     0.478          net: CCC_0_0_OUT0_FABCLK_0
  11.881                       MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder[60]:CLK (r)
               +     0.217          
  12.098                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.098                       MiV_Processor_0/MiV_Processor_0/ChiselTop0/tile/genblk1.core/div/remainder[60]:D
                                    
  12.098                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D
  Delay (ns):              4.272
  Arrival (ns):            4.272
  Setup (ns):              0.000
  External Setup (ns):     1.413

Path 2
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D
  Delay (ns):              4.238
  Arrival (ns):            4.238
  Setup (ns):              0.000
  External Setup (ns):     1.375

Path 3
  From: RX
  To:   UART_apb_0/UART_apb_0/uUART/make_RX/samples[2]:D
  Delay (ns):              3.981
  Arrival (ns):            3.981
  Setup (ns):              0.000
  External Setup (ns):     1.131

Path 4
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/data_rx_q1:D
  Delay (ns):              3.657
  Arrival (ns):            3.657
  Setup (ns):              0.000
  External Setup (ns):     0.822


Expanded Path 1
  From: SPISDI
  To: SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D
  data required time                                    N/C
  data arrival time                          -        4.272
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        SPISDI (f)
               +     0.000          net: SPISDI
  0.000                        SPISDI_ibuf/U_IOPAD:PAD (f)
               +     0.731          cell: ADLIB:IOPAD_IN
  0.731                        SPISDI_ibuf/U_IOPAD:Y (f)
               +     0.000          net: SPISDI_ibuf/YIN
  0.731                        SPISDI_ibuf/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.069                        SPISDI_ibuf/U_IOIN:Y (f)
               +     2.603          net: SPISDI_c
  3.672                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux:B (f)
               +     0.142          cell: ADLIB:CFG3
  3.814                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux:Y (f)
               +     0.458          net: SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux_Z
  4.272                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D (f)
                                    
  4.272                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  N/C                          
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.347          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.140          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.332          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB13:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB13:Y (f)
               +     0.462          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB13_rgb_net_1
  N/C                          SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK
  To:   GPIO_OUT[1]
  Delay (ns):              6.779
  Arrival (ns):            9.922
  Clock to Out (ns):       9.922

Path 2
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK
  To:   GPIO_OUT[3]
  Delay (ns):              6.764
  Arrival (ns):            9.907
  Clock to Out (ns):       9.907

Path 3
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK
  To:   GPIO_OUT[2]
  Delay (ns):              6.718
  Arrival (ns):            9.860
  Clock to Out (ns):       9.860

Path 4
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct:CLK
  To:   SPISDO
  Delay (ns):              6.696
  Arrival (ns):            9.829
  Clock to Out (ns):       9.829

Path 5
  From: SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[1]:CLK
  To:   SPISDO
  Delay (ns):              6.508
  Arrival (ns):            9.656
  Clock to Out (ns):       9.656


Expanded Path 1
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK
  To: GPIO_OUT[1]
  data required time                                    N/C
  data arrival time                          -        9.922
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.384          Clock generation
  1.384                        
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.542                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.151          cell: ADLIB:ICB_CLKINT
  1.693                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.381          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.074                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.154          cell: ADLIB:GB
  2.228                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.362          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.590                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:A (r)
               +     0.055          cell: ADLIB:RGB
  2.645                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:Y (f)
               +     0.498          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14_rgb_net_1
  3.143                        COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK (r)
               +     0.174          cell: ADLIB:SLE
  3.317                        COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:Q (f)
               +     3.654          net: GPIO_OUT_c[1]
  6.971                        GPIO_OUT_obuf[1]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  7.889                        GPIO_OUT_obuf[1]/U_IOTRI:DOUT (f)
               +     0.000          net: GPIO_OUT_obuf[1]/DOUT
  7.889                        GPIO_OUT_obuf[1]/U_IOPAD:D (f)
               +     2.033          cell: ADLIB:IOPAD_TRI
  9.922                        GPIO_OUT_obuf[1]/U_IOPAD:PAD (f)
               +     0.000          net: GPIO_OUT[1]
  9.922                        GPIO_OUT[1] (f)
                                    
  9.922                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  N/C                          
                                    
  N/C                          GPIO_OUT[1] (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: reset_syn_0/reset_syn_0/dff_1:CLK
  To:   reset_syn_1/reset_syn_0/dff_1:ALn
  Delay (ns):              3.625
  Slack (ns):              5.079
  Arrival (ns):            6.821
  Required (ns):          11.900
  Recovery (ns):           0.178
  Minimum Period (ns):     3.921
  Skew (ns):               0.118

Path 2
  From: reset_syn_0/reset_syn_0/dff_1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_dataerr:ALn
  Delay (ns):              3.216
  Slack (ns):              5.448
  Arrival (ns):            6.412
  Required (ns):          11.860
  Recovery (ns):           0.193
  Minimum Period (ns):     3.552
  Skew (ns):               0.143

Path 3
  From: reset_syn_0/reset_syn_0/dff_1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d1:ALn
  Delay (ns):              3.151
  Slack (ns):              5.495
  Arrival (ns):            6.347
  Required (ns):          11.842
  Recovery (ns):           0.193
  Minimum Period (ns):     3.505
  Skew (ns):               0.161

Path 4
  From: reset_syn_0/reset_syn_0/dff_1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d2:ALn
  Delay (ns):              3.150
  Slack (ns):              5.496
  Arrival (ns):            6.346
  Required (ns):          11.842
  Recovery (ns):           0.193
  Minimum Period (ns):     3.504
  Skew (ns):               0.161

Path 5
  From: reset_syn_0/reset_syn_0/dff_1:CLK
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_txready_at_ssel:ALn
  Delay (ns):              3.150
  Slack (ns):              5.496
  Arrival (ns):            6.346
  Required (ns):          11.842
  Recovery (ns):           0.193
  Minimum Period (ns):     3.504
  Skew (ns):               0.161


Expanded Path 1
  From: reset_syn_0/reset_syn_0/dff_1:CLK
  To: reset_syn_1/reset_syn_0/dff_1:ALn
  data required time                                 11.900
  data arrival time                          -        6.821
  slack                                               5.079
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.384          Clock generation
  1.384                        
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.542                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.151          cell: ADLIB:ICB_CLKINT
  1.693                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.381          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.074                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.154          cell: ADLIB:GB
  2.228                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.368          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.596                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB8:A (r)
               +     0.055          cell: ADLIB:RGB
  2.651                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB8:Y (f)
               +     0.545          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB8_rgb_net_1
  3.196                        reset_syn_0/reset_syn_0/dff_1:CLK (r)
               +     0.183          cell: ADLIB:SLE
  3.379                        reset_syn_0/reset_syn_0/dff_1:Q (r)
               +     2.057          net: reset_syn_0.reset_syn_0.dff_1
  5.436                        AND2_0:B (r)
               +     0.070          cell: ADLIB:CFG2
  5.506                        AND2_0:Y (r)
               +     0.048          net: AND2_0_Y
  5.554                        reset_syn_1/reset_syn_0/un1_C:C (r)
               +     0.110          cell: ADLIB:CFG3
  5.664                        reset_syn_1/reset_syn_0/un1_C:Y (r)
               +     1.157          net: reset_syn_1/reset_syn_0/un1_INTERNAL_RST_arst_i
  6.821                        reset_syn_1/reset_syn_0/dff_1:ALn (r)
                                    
  6.821                        data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  10.254                       
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.398                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  10.529                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.347          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.876                       CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.140          cell: ADLIB:GB
  11.016                       CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.336          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  11.352                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB4:A (r)
               +     0.049          cell: ADLIB:RGB
  11.401                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB4:Y (f)
               +     0.460          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB4_rgb_net_1
  11.861                       reset_syn_1/reset_syn_0/dff_1:CLK (r)
               +     0.217          
  12.078                       clock reconvergence pessimism
               -     0.178          Library recovery time: ADLIB:SLE
  11.900                       reset_syn_1/reset_syn_0/dff_1:ALn
                                    
  11.900                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: resetn
  To:   reset_syn_0/reset_syn_0/dff_0:ALn
  Delay (ns):              6.116
  Arrival (ns):            6.116
  Recovery (ns):           0.178
  External Recovery (ns):   3.416

Path 2
  From: resetn
  To:   reset_syn_0/reset_syn_0/dff_1:ALn
  Delay (ns):              6.116
  Arrival (ns):            6.116
  Recovery (ns):           0.178
  External Recovery (ns):   3.416

Path 3
  From: resetn
  To:   reset_syn_0/reset_syn_0/dff_1_rep:ALn
  Delay (ns):              6.116
  Arrival (ns):            6.116
  Recovery (ns):           0.178
  External Recovery (ns):   3.416


Expanded Path 1
  From: resetn
  To: reset_syn_0/reset_syn_0/dff_0:ALn
  data required time                                    N/C
  data arrival time                          -        6.116
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        resetn (r)
               +     0.000          net: resetn
  0.000                        resetn_ibuf/U_IOPAD:PAD (r)
               +     0.599          cell: ADLIB:IOPAD_IN
  0.599                        resetn_ibuf/U_IOPAD:Y (r)
               +     0.000          net: resetn_ibuf/YIN
  0.599                        resetn_ibuf/U_IOIN:YIN (r)
               +     0.336          cell: ADLIB:IOIN_IB_E
  0.935                        resetn_ibuf/U_IOIN:Y (r)
               +     4.314          net: resetn_c
  5.249                        reset_syn_0/reset_syn_0/un1_C:A (r)
               +     0.085          cell: ADLIB:CFG3
  5.334                        reset_syn_0/reset_syn_0/un1_C:Y (r)
               +     0.782          net: reset_syn_0/reset_syn_0/un1_INTERNAL_RST_arst_i
  6.116                        reset_syn_0/reset_syn_0/dff_0:ALn (r)
                                    
  6.116                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  N/C                          
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.347          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.140          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.331          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB8:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB8:Y (f)
               +     0.482          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB8_rgb_net_1
  N/C                          reset_syn_0/reset_syn_0/dff_0:CLK (r)
               -     0.178          Library recovery time: ADLIB:SLE
  N/C                          reset_syn_0/reset_syn_0/dff_0:ALn


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1_Z[5]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[6]:D
  Delay (ns):              3.319
  Slack (ns):              2.625
  Arrival (ns):            9.760
  Required (ns):          12.385
  Setup (ns):              0.000
  Minimum Period (ns):     3.375

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[6]:D
  Delay (ns):              3.287
  Slack (ns):              2.667
  Arrival (ns):            9.706
  Required (ns):          12.373
  Setup (ns):              0.000
  Minimum Period (ns):     3.333

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[18]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[6]:D
  Delay (ns):              3.285
  Slack (ns):              2.670
  Arrival (ns):            9.703
  Required (ns):          12.373
  Setup (ns):              0.000
  Minimum Period (ns):     3.330

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/full[0]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[6]:D
  Delay (ns):              3.255
  Slack (ns):              2.689
  Arrival (ns):            9.684
  Required (ns):          12.373
  Setup (ns):              0.000
  Minimum Period (ns):     3.311

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_select:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_204/coladdr_in_reg[3]:EN
  Delay (ns):              3.032
  Slack (ns):              2.732
  Arrival (ns):            9.476
  Required (ns):          12.208
  Setup (ns):              0.118
  Minimum Period (ns):     3.268


Expanded Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1_Z[5]:CLK
  To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[6]:D
  data required time                                 12.385
  data arrival time                          -        9.760
  slack                                               2.625
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.374          Clock generation
  4.374                        
               +     0.204          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.578                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  4.705                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.589          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.294                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.166          cell: ADLIB:GB
  5.460                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.382          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  5.842                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5:A (r)
               +     0.055          cell: ADLIB:RGB
  5.897                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5:Y (f)
               +     0.544          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
  6.441                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1_Z[5]:CLK (r)
               +     0.188          cell: ADLIB:SLE
  6.629                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1_Z[5]:Q (r)
               +     0.468          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_net_1858
  7.097                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_0:C (r)
               +     0.239          cell: ADLIB:ARI1_CC
  7.336                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_0:P (f)
               +     0.014          net: NET_CC_CONFIG6207
  7.350                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_0_CC_0:P[8] (f)
               +     0.254          cell: ADLIB:CC_CONFIG
  7.604                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_0_CC_0:CC[9] (r)
               +     0.000          net: NET_CC_CONFIG6214
  7.604                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_1:CC (r)
               +     0.057          cell: ADLIB:ARI1_CC
  7.661                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_1:S (r)
               +     0.574          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_net_620
  8.235                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_0_RNI6EAJ1:C (r)
               +     0.195          cell: ADLIB:ARI1_CC
  8.430                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_0_RNI6EAJ1:P (r)
               +     0.012          net: NET_CC_CONFIG350
  8.442                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_0_RNI6EAJ1_CC_0:P[3] (r)
               +     0.296          cell: ADLIB:CC_CONFIG
  8.738                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_0_RNI6EAJ1_CC_0:CC[10] (r)
               +     0.000          net: NET_CC_CONFIG381
  8.738                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_10_RNIEAO74:CC (r)
               +     0.057          cell: ADLIB:ARI1_CC
  8.795                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/un2_less_than_16_calc_early_cry_10_RNIEAO74:S (r)
               +     0.686          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_net_2088
  9.481                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/state_ns_1_0_.rmw_b_size_18_iv_0_0[6]:D (r)
               +     0.070          cell: ADLIB:CFG4
  9.551                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/state_ns_1_0_.rmw_b_size_18_iv_0_0[6]:Y (r)
               +     0.107          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_net_1381
  9.658                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/state_ns_1_0_.rmw_b_size_18_iv_0[6]:C (r)
               +     0.070          cell: ADLIB:CFG3
  9.728                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/state_ns_1_0_.rmw_b_size_18_iv_0[6]:Y (r)
               +     0.032          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_net_633
  9.760                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[6]:D (r)
                                    
  9.760                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     3.969          Clock generation
  9.969                        
               +     0.186          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.155                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.110          cell: ADLIB:ICB_CLKINT
  10.265                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.537          net: DDR3_0_0/CCC_0/clkint_4_NET
  10.802                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.151          cell: ADLIB:GB
  10.953                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.343          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.296                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5:A (r)
               +     0.049          cell: ADLIB:RGB
  11.345                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5:Y (f)
               +     0.476          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5_rgb_net_1
  11.821                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[6]:CLK (r)
               +     0.564          
  12.385                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.385                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_b_size[6]:D
                                    
  12.385                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK
  To:   CTRLR_READY
  Delay (ns):              8.942
  Arrival (ns):           15.357
  Clock to Out (ns):      15.357


Expanded Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK
  To: CTRLR_READY
  data required time                                    N/C
  data arrival time                          -       15.357
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.374          Clock generation
  4.374                        
               +     0.204          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.578                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  4.705                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.589          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.294                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.166          cell: ADLIB:GB
  5.460                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.384          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  5.844                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.055          cell: ADLIB:RGB
  5.899                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.516          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  6.415                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK (r)
               +     0.174          cell: ADLIB:SLE
  6.589                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:Q (f)
               +     5.816          net: CTRLR_READY_c
  12.405                       CTRLR_READY_obuf/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  13.323                       CTRLR_READY_obuf/U_IOTRI:DOUT (f)
               +     0.000          net: CTRLR_READY_obuf/DOUT
  13.323                       CTRLR_READY_obuf/U_IOPAD:D (f)
               +     2.034          cell: ADLIB:IOPAD_TRI
  15.357                       CTRLR_READY_obuf/U_IOPAD:PAD (f)
               +     0.000          net: CTRLR_READY
  15.357                       CTRLR_READY (f)
                                    
  15.357                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     3.969          Clock generation
  N/C                          
                                    
  N/C                          CTRLR_READY (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[4]:ALn
  Delay (ns):              2.231
  Slack (ns):              3.467
  Arrival (ns):            8.648
  Required (ns):          12.115
  Recovery (ns):           0.178
  Minimum Period (ns):     2.533
  Skew (ns):               0.124

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_203/lat_n0.resettable.data_shifter_2_[114]:ALn
  Delay (ns):              2.189
  Slack (ns):              3.523
  Arrival (ns):            8.636
  Required (ns):          12.159
  Recovery (ns):           0.193
  Minimum Period (ns):     2.477
  Skew (ns):               0.095

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[0]:ALn
  Delay (ns):              2.189
  Slack (ns):              3.523
  Arrival (ns):            8.636
  Required (ns):          12.159
  Recovery (ns):           0.193
  Minimum Period (ns):     2.477
  Skew (ns):               0.095

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[5]:ALn
  Delay (ns):              2.189
  Slack (ns):              3.523
  Arrival (ns):            8.636
  Required (ns):          12.159
  Recovery (ns):           0.193
  Minimum Period (ns):     2.477
  Skew (ns):               0.095

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/s1:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[5]:ALn
  Delay (ns):              2.189
  Slack (ns):              3.523
  Arrival (ns):            8.636
  Required (ns):          12.159
  Recovery (ns):           0.193
  Minimum Period (ns):     2.477
  Skew (ns):               0.095


Expanded Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[4]:ALn
  data required time                                 12.115
  data arrival time                          -        8.648
  slack                                               3.467
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.374          Clock generation
  4.374                        
               +     0.204          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.578                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  4.705                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.589          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.294                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.166          cell: ADLIB:GB
  5.460                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.384          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  5.844                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.055          cell: ADLIB:RGB
  5.899                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.518          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  6.417                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK (r)
               +     0.183          cell: ADLIB:SLE
  6.600                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q (r)
               +     2.048          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z
  8.648                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[4]:ALn (r)
                                    
  8.648                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     3.969          Clock generation
  9.969                        
               +     0.186          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.155                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.110          cell: ADLIB:ICB_CLKINT
  10.265                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.537          net: DDR3_0_0/CCC_0/clkint_4_NET
  10.802                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.151          cell: ADLIB:GB
  10.953                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.338          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.291                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB7:A (r)
               +     0.049          cell: ADLIB:RGB
  11.340                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB7:Y (f)
               +     0.441          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB7_rgb_net_1
  11.781                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[4]:CLK (r)
               +     0.512          
  12.293                       clock reconvergence pessimism
               -     0.178          Library recovery time: ADLIB:SLE
  12.115                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[4]:ALn
                                    
  12.115                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin DDR3_0_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain TCK

Info: The maximum frequency of this clock domain is limited by the period of pin COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK

SET Register to Register

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
  Delay (ns):             11.293
  Slack (ns):              7.085
  Arrival (ns):           11.293
  Required (ns):          18.378
  Setup (ns):              0.000
  Minimum Period (ns):    19.160

Path 2
  From: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/tdoReg/reg$:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:D
  Delay (ns):              4.581
  Slack (ns):              7.262
  Arrival (ns):           11.192
  Required (ns):          18.454
  Setup (ns):              0.000
  Minimum Period (ns):    18.806

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D
  Delay (ns):             11.152
  Slack (ns):              9.129
  Arrival (ns):           13.065
  Required (ns):          22.194
  Setup (ns):              0.000
  Minimum Period (ns):    15.072

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q:D
  Delay (ns):             11.150
  Slack (ns):              9.131
  Arrival (ns):           13.063
  Required (ns):          22.194
  Setup (ns):              0.000
  Minimum Period (ns):    15.068

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q:D
  Delay (ns):             11.136
  Slack (ns):              9.145
  Arrival (ns):           13.049
  Required (ns):          22.194
  Setup (ns):              0.000
  Minimum Period (ns):    15.040


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
  data required time                                 18.378
  data arrival time                          -       11.293
  slack                                               7.085
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     8.220          cell: ADLIB:UJTAG_SEC
  8.220                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (r)
               +     1.284          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  9.504                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (r)
               +     0.214          cell: ADLIB:CFG1D
  9.718                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (r)
               +     0.245          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  9.963                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (r)
               +     0.214          cell: ADLIB:CFG1D
  10.177                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (r)
               +     0.145          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  10.322                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (r)
               +     0.214          cell: ADLIB:CFG1D
  10.536                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (r)
               +     0.123          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  10.659                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4_0:C (r)
               +     0.070          cell: ADLIB:CFG4
  10.729                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4_0:Y (r)
               +     0.142          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4_0_Z
  10.871                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6_0:B (r)
               +     0.139          cell: ADLIB:CFG3
  11.010                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6_0:Y (f)
               +     0.193          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero
  11.203                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:A (f)
               +     0.064          cell: ADLIB:CFG2
  11.267                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:Y (f)
               +     0.026          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2_Z
  11.293                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D (f)
                                    
  11.293                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.143          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.808                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.180          cell: ADLIB:ICB_CLKINT
  16.988                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.415          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.403                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.137          cell: ADLIB:GB
  17.540                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.342          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.882                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (f)
               +     0.052          cell: ADLIB:RGB
  17.934                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (r)
               +     0.444          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  18.378                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK (r)
               +     0.000          
  18.378                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  18.378                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
                                    
  18.378                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: TDI
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_31:D
  Delay (ns):             13.258
  Arrival (ns):           13.258
  Setup (ns):              0.000
  External Setup (ns):     7.822

Path 2
  From: TDI
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D
  Delay (ns):             13.235
  Arrival (ns):           13.235
  Setup (ns):              0.000
  External Setup (ns):     7.809

Path 3
  From: TDI
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/reg$:D
  Delay (ns):             13.162
  Arrival (ns):           13.162
  Setup (ns):              0.000
  External Setup (ns):     7.726

Path 4
  From: TDI
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D
  Delay (ns):             13.137
  Arrival (ns):           13.137
  Setup (ns):              0.000
  External Setup (ns):     7.706

Path 5
  From: TDI
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q:D
  Delay (ns):             13.135
  Arrival (ns):           13.135
  Setup (ns):              0.000
  External Setup (ns):     7.704


Expanded Path 1
  From: TDI
  To: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_31:D
  data required time                                    N/C
  data arrival time                          -       13.258
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TDI (r)
               +     0.000          net: TDI
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDI (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (r)
               +     1.284          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  1.284                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (r)
               +     0.214          cell: ADLIB:CFG1D
  1.498                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (r)
               +     0.245          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  1.743                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (r)
               +     0.214          cell: ADLIB:CFG1D
  1.957                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (r)
               +     0.145          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  2.102                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (r)
               +     0.214          cell: ADLIB:CFG1D
  2.316                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (r)
               +     0.300          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  2.616                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  2.686                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y (r)
               +     0.745          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]
  3.431                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  3.501                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y (r)
               +     0.101          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]
  3.602                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A (r)
               +     0.110          cell: ADLIB:CFG1
  3.712                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y (r)
               +     0.103          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]
  3.815                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  3.885                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y (r)
               +     0.116          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]
  4.001                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  4.071                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y (r)
               +     0.113          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]
  4.184                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  4.254                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y (r)
               +     0.104          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]
  4.358                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  4.428                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y (r)
               +     0.126          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]
  4.554                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  4.624                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y (r)
               +     0.117          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]
  4.741                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  4.811                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y (r)
               +     0.102          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]
  4.913                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  4.983                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y (r)
               +     0.122          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]
  5.105                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  5.175                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y (r)
               +     0.104          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]
  5.279                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  5.349                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y (r)
               +     1.178          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]
  6.527                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A (r)
               +     0.050          cell: ADLIB:CFG1
  6.577                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y (r)
               +     0.051          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]
  6.628                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A (r)
               +     0.050          cell: ADLIB:CFG1
  6.678                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y (r)
               +     0.100          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]
  6.778                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A (r)
               +     0.050          cell: ADLIB:CFG1
  6.828                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y (r)
               +     0.096          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]
  6.924                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A (r)
               +     0.050          cell: ADLIB:CFG1
  6.974                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y (r)
               +     0.049          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]
  7.023                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A (r)
               +     0.050          cell: ADLIB:CFG1
  7.073                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y (r)
               +     0.110          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]
  7.183                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A (r)
               +     0.050          cell: ADLIB:CFG1
  7.233                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y (r)
               +     0.040          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]
  7.273                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A (r)
               +     0.050          cell: ADLIB:CFG1
  7.323                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y (r)
               +     0.097          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]
  7.420                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A (r)
               +     0.050          cell: ADLIB:CFG1
  7.470                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y (r)
               +     0.114          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]
  7.584                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A (r)
               +     0.085          cell: ADLIB:CFG1
  7.669                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]
  7.780                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A (r)
               +     0.050          cell: ADLIB:CFG1
  7.830                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y (r)
               +     2.834          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]
  10.664                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A (r)
               +     0.110          cell: ADLIB:CFG1
  10.774                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y (r)
               +     0.064          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]
  10.838                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  10.908                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y (r)
               +     0.109          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]
  11.017                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  11.087                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]
  11.198                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  11.268                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y (r)
               +     0.063          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]
  11.331                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  11.401                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y (r)
               +     0.122          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]
  11.523                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  11.593                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y (r)
               +     0.049          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]
  11.642                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  11.712                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y (r)
               +     0.106          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]
  11.818                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  11.888                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y (r)
               +     0.120          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]
  12.008                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  12.078                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]
  12.197                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  12.267                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y (r)
               +     0.106          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]
  12.373                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  12.443                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y (r)
               +     0.060          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]
  12.503                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A (r)
               +     0.070          cell: ADLIB:CFG1
  12.573                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y (r)
               +     0.587          net: COREJTAGDebug_0_0_TGT_TDI_0
  13.160                       MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/_GEN_51:A (r)
               +     0.070          cell: ADLIB:CFG2
  13.230                       MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/_GEN_51:Y (r)
               +     0.028          net: MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/_GEN_51_Z
  13.258                       MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_31:D (r)
                                    
  13.258                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
               +     0.000          net: TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.140          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.160          cell: ADLIB:ICB_CLKINT
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.415          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.145          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.333          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:A (r)
               +     0.049          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0:Y (f)
               +     0.436          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1_RGB0_rgb_net_1
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A (r)
               +     0.103          cell: ADLIB:CFG4
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y (f)
               +     2.655          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/un1_DUT_TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A (f)
               +     0.102          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y (f)
               +     0.344          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:A (f)
               +     0.052          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:Y (r)
               +     0.502          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0_rgb_net_1
  N/C                          MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_31:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/idcodeChain/regs_31:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To:   TDO
  Delay (ns):              1.630
  Arrival (ns):            3.515
  Clock to Out (ns):       3.515

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK
  To:   TDO
  Delay (ns):              1.577
  Arrival (ns):            3.463
  Clock to Out (ns):       3.463


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To: TDO
  data required time                                    N/C
  data arrival time                          -        3.515
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.154          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  0.154                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.185          cell: ADLIB:ICB_CLKINT
  0.339                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.455          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  0.794                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.159          cell: ADLIB:GB
  0.953                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.371          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  1.324                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (r)
               +     0.055          cell: ADLIB:RGB
  1.379                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (f)
               +     0.506          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  1.885                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK (r)
               +     0.183          cell: ADLIB:SLE
  2.068                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:Q (r)
               +     0.063          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDOInt[0]
  2.131                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:B (r)
               +     0.195          cell: ADLIB:CFG2
  2.326                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:Y (r)
               +     1.189          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]
  3.515                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  3.515                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDO (r)
               +     0.000          net: TDO
  3.515                        TDO (r)
                                    
  3.515                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
                                    
  N/C                          TDO (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
  Delay (ns):              5.975
  Slack (ns):             12.210
  Arrival (ns):            5.975
  Required (ns):          18.185
  Recovery (ns):           0.193
  Minimum Period (ns):     8.910
  Skew (ns):              -1.713

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn
  Delay (ns):              5.975
  Slack (ns):             12.211
  Arrival (ns):            5.975
  Required (ns):          18.186
  Recovery (ns):           0.193
  Minimum Period (ns):     8.908
  Skew (ns):              -1.714

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q:ALn
  Delay (ns):             15.786
  Slack (ns):             22.797
  Arrival (ns):           15.786
  Required (ns):          38.583
  Recovery (ns):           0.178
  Minimum Period (ns):    10.533
  Skew (ns):              -5.431

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:ALn
  Delay (ns):             15.785
  Slack (ns):             22.798
  Arrival (ns):           15.785
  Required (ns):          38.583
  Recovery (ns):           0.178
  Minimum Period (ns):    10.532
  Skew (ns):              -5.431

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   MiV_Processor_0/MiV_Processor_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q:ALn
  Delay (ns):             15.785
  Slack (ns):             22.798
  Arrival (ns):           15.785
  Required (ns):          38.583
  Recovery (ns):           0.178
  Minimum Period (ns):    10.532
  Skew (ns):              -5.431


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
  data required time                                 18.185
  data arrival time                          -        5.975
  slack                                              12.210
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     3.273          cell: ADLIB:UJTAG_SEC
  3.273                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB (r)
               +     1.419          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB
  4.692                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A (r)
               +     0.214          cell: ADLIB:CFG1D
  4.906                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y (r)
               +     0.135          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_2
  5.041                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A (r)
               +     0.214          cell: ADLIB:CFG1D
  5.255                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y (r)
               +     0.144          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_3
  5.399                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A (r)
               +     0.214          cell: ADLIB:CFG1D
  5.613                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y (r)
               +     0.362          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst
  5.975                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn (r)
                                    
  5.975                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.143          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.808                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.180          cell: ADLIB:ICB_CLKINT
  16.988                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.415          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.403                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.137          cell: ADLIB:GB
  17.540                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.342          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.882                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (f)
               +     0.052          cell: ADLIB:RGB
  17.934                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (r)
               +     0.444          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  18.378                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK (r)
               +     0.000          
  18.378                       clock reconvergence pessimism
               -     0.193          Library recovery time: ADLIB:SLE
  18.185                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
                                    
  18.185                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

