{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699138516206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699138516214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 04 18:55:16 2023 " "Processing started: Sat Nov 04 18:55:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699138516214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699138516214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P_XOR -c P_XOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off P_XOR -c P_XOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699138516214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699138516952 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699138516952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_or.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_or.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P_OR-behavioral " "Found design unit 1: P_OR-behavioral" {  } { { "P_OR.vhd" "" { Text "E:/IntelFPGA_lite/18.1/atividades_aoc/P_OR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699138524602 ""} { "Info" "ISGN_ENTITY_NAME" "1 P_OR " "Found entity 1: P_OR" {  } { { "P_OR.vhd" "" { Text "E:/IntelFPGA_lite/18.1/atividades_aoc/P_OR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699138524602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699138524602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P_NOT-behavioral " "Found design unit 1: P_NOT-behavioral" {  } { { "P_NOT.vhd" "" { Text "E:/IntelFPGA_lite/18.1/atividades_aoc/P_NOT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699138524604 ""} { "Info" "ISGN_ENTITY_NAME" "1 P_NOT " "Found entity 1: P_NOT" {  } { { "P_NOT.vhd" "" { Text "E:/IntelFPGA_lite/18.1/atividades_aoc/P_NOT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699138524604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699138524604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P_AND-behavioral " "Found design unit 1: P_AND-behavioral" {  } { { "P_AND.vhd" "" { Text "E:/IntelFPGA_lite/18.1/atividades_aoc/P_AND.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699138524606 ""} { "Info" "ISGN_ENTITY_NAME" "1 P_AND " "Found entity 1: P_AND" {  } { { "P_AND.vhd" "" { Text "E:/IntelFPGA_lite/18.1/atividades_aoc/P_AND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699138524606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699138524606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P_XOR-behavioral " "Found design unit 1: P_XOR-behavioral" {  } { { "P_XOR.vhd" "" { Text "E:/IntelFPGA_lite/18.1/atividades_aoc/P_XOR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699138524607 ""} { "Info" "ISGN_ENTITY_NAME" "1 P_XOR " "Found entity 1: P_XOR" {  } { { "P_XOR.vhd" "" { Text "E:/IntelFPGA_lite/18.1/atividades_aoc/P_XOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699138524607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699138524607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P_XOR " "Elaborating entity \"P_XOR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699138524711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_NOT P_NOT:G1 " "Elaborating entity \"P_NOT\" for hierarchy \"P_NOT:G1\"" {  } { { "P_XOR.vhd" "G1" { Text "E:/IntelFPGA_lite/18.1/atividades_aoc/P_XOR.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699138524868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_AND P_AND:G3 " "Elaborating entity \"P_AND\" for hierarchy \"P_AND:G3\"" {  } { { "P_XOR.vhd" "G3" { Text "E:/IntelFPGA_lite/18.1/atividades_aoc/P_XOR.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699138524886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_OR P_OR:G5 " "Elaborating entity \"P_OR\" for hierarchy \"P_OR:G5\"" {  } { { "P_XOR.vhd" "G5" { Text "E:/IntelFPGA_lite/18.1/atividades_aoc/P_XOR.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699138524891 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699138525957 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699138526990 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699138526990 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699138527675 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699138527675 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699138527675 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699138527675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699138527733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 04 18:55:27 2023 " "Processing ended: Sat Nov 04 18:55:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699138527733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699138527733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699138527733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699138527733 ""}
