Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Administrator\Desktop\fifo_w9d16_respectclock_aclr_showahead.qsys --block-symbol-file --output-directory=C:\Users\Administrator\Desktop\fifo_w9d16_respectclock_aclr_showahead --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/fifo_w9d16_respectclock_aclr_showahead.qsys
Progress: Reading input file
Progress: Adding fifo_0 [fifo 19.1]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: fifo_w9d16_respectclock_aclr_showahead.fifo_0: Targeting device family: Arria 10.
: fifo_w9d16_respectclock_aclr_showahead.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: fifo_w9d16_respectclock_aclr_showahead.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: fifo_w9d16_respectclock_aclr_showahead.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: fifo_w9d16_respectclock_aclr_showahead.fifo_0: Embedded set_false_path assignment is disabled.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Administrator\Desktop\fifo_w9d16_respectclock_aclr_showahead.qsys --synthesis=VERILOG --output-directory=C:\Users\Administrator\Desktop\fifo_w9d16_respectclock_aclr_showahead --family="Arria 10" --part=10AX048H2F34E2SG
Progress: Loading Desktop/fifo_w9d16_respectclock_aclr_showahead.qsys
Progress: Reading input file
Progress: Adding fifo_0 [fifo 19.1]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: fifo_w9d16_respectclock_aclr_showahead.fifo_0: Targeting device family: Arria 10.
: fifo_w9d16_respectclock_aclr_showahead.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: fifo_w9d16_respectclock_aclr_showahead.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: fifo_w9d16_respectclock_aclr_showahead.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: fifo_w9d16_respectclock_aclr_showahead.fifo_0: Embedded set_false_path assignment is disabled.
Info: fifo_w9d16_respectclock_aclr_showahead: "Transforming system: fifo_w9d16_respectclock_aclr_showahead"
Info: fifo_w9d16_respectclock_aclr_showahead: Running transform generation_view_transform
Info: fifo_w9d16_respectclock_aclr_showahead: Running transform generation_view_transform took 0.000s
Info: fifo_0: Running transform generation_view_transform
Info: fifo_0: Running transform generation_view_transform took 0.000s
Info: fifo_w9d16_respectclock_aclr_showahead: Running transform merlin_avalon_transform
Info: fifo_w9d16_respectclock_aclr_showahead: Running transform merlin_avalon_transform took 0.114s
Info: fifo_w9d16_respectclock_aclr_showahead: "Naming system components in system: fifo_w9d16_respectclock_aclr_showahead"
Info: fifo_w9d16_respectclock_aclr_showahead: "Processing generation queue"
Info: fifo_w9d16_respectclock_aclr_showahead: "Generating: fifo_w9d16_respectclock_aclr_showahead"
Info: fifo_w9d16_respectclock_aclr_showahead: "Generating: fifo_w9d16_respectclock_aclr_showahead_fifo_191_6xjoquq"
Info: fifo_w9d16_respectclock_aclr_showahead: Done "fifo_w9d16_respectclock_aclr_showahead" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
