# compile verilog/system verilog design source files
<<<<<<< HEAD
verilog xil_defaultlib  --include "../../../../DIGLENT_BLOCK.gen/sources_1/ip/clk_wiz_0_1" \
"../../../../DIGLENT_BLOCK.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../../DIGLENT_BLOCK.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../DIGLENT_BLOCK.gen/sources_1/ip/clk_wiz_0_1" \
=======
verilog xil_defaultlib  --include "../../../../DIGLENT_BLOCK.gen/sources_1/ip/clk_wiz_0" \
"../../../../DIGLENT_BLOCK.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../DIGLENT_BLOCK.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \

sv xil_defaultlib  --include "../../../../DIGLENT_BLOCK.gen/sources_1/ip/clk_wiz_0" \
>>>>>>> 9c971ac2998e47faaabea0845235ccde257fe477
"../../../../DIGLENT_BLOCK.srcs/sources_1/new/Display_Gen_Digilent.sv" \
"../../../../DIGLENT_BLOCK.srcs/sources_1/new/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
