2-Bit Up Counter (Verilog)
ğŸ“Œ Overview

This project implements a 2-bit synchronous up counter in Verilog.

The counter increments its value on every rising edge of the clock.

A reset input initializes the counter to 00.

Includes a testbench for simulation with clock generation.

ğŸ›  Features

2-bit synchronous design

Reset functionality (asynchronous)

Testbench with automatic clock generation

Can be simulated in tools like ModelSim, Vivado, or GTKWave

ğŸ“‚ Files

up_counter_2bit.v â†’ Counter module

up_counter_2bit_tb.v â†’ Testbench

â–¶ï¸ Simulation Behavior

On reset: Q = 00

On each rising edge of clk:

00 â†’ 01 â†’ 10 â†’ 11 â†’ 00 â†’ ...

ğŸš€ How to Run

Open the files in your Verilog simulator.

Compile both up_counter_2bit.v and up_counter_2bit_tb.v.

Run the testbench to observe waveforms.
