void F_1 ( int V_1 )\r\n{\r\nstruct V_2 * V_3 ;\r\nV_3 = F_2 ( V_1 ) ;\r\nif ( V_1 == 0 )\r\nV_3 -> V_4 = 1 ;\r\nV_3 -> V_5 = F_3 ( V_1 ) ;\r\nV_3 -> V_6 = F_4 ( V_1 ) ;\r\nV_3 -> V_7 = F_5 () & ( ~ ( ( 1 << 12 ) - 1 ) ) ;\r\nif ( F_6 () )\r\nV_3 -> V_8 = F_7 ( V_1 ) ;\r\nelse\r\nV_3 -> V_8 = 0 ;\r\nF_8 ( & V_3 -> V_9 ) ;\r\n}\r\nstatic int F_9 ( int V_10 )\r\n{\r\nswitch ( V_10 ) {\r\ncase V_11 :\r\nreturn 12 ;\r\ncase V_12 :\r\nreturn 114 ;\r\ncase V_13 :\r\nreturn 115 ;\r\ncase V_14 :\r\nreturn 133 ;\r\ncase V_15 :\r\nreturn 134 ;\r\ncase V_16 :\r\nreturn 143 ;\r\ncase V_17 :\r\nreturn 152 ;\r\ncase V_18 :\r\nreturn 153 ;\r\ncase F_10 ( 0 ) :\r\ncase F_10 ( 1 ) :\r\ncase F_10 ( 2 ) :\r\ncase F_10 ( 3 ) :\r\nreturn 191 + V_10 - V_19 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic int F_11 ( int V_10 )\r\n{\r\nT_1 V_20 ;\r\nint V_21 , V_22 ;\r\nV_21 = 0 ;\r\nswitch ( V_10 ) {\r\ncase V_14 :\r\nV_21 = F_12 ( 0 ) ;\r\nbreak;\r\ncase V_15 :\r\nV_21 = F_13 ( 0 ) ;\r\nbreak;\r\ncase V_18 :\r\nV_21 = F_14 ( 0 ) ;\r\nbreak;\r\ncase V_23 :\r\ncase V_24 :\r\ncase V_25 :\r\ncase V_26 :\r\nif ( F_15 () )\r\nV_21 = F_16 ( 0 ) ;\r\nelse\r\nV_21 = F_17 ( 0 ) ;\r\nbreak;\r\ncase V_16 :\r\nV_21 = F_18 ( 0 ) ;\r\nbreak;\r\ncase V_11 :\r\nV_21 = F_19 ( 0 ) ;\r\nbreak;\r\ncase V_27 :\r\nV_21 = F_20 ( 0 ) ;\r\nbreak;\r\ncase V_17 :\r\nV_21 = F_21 ( 0 ) ;\r\nbreak;\r\ndefault:\r\nif ( F_15 () ) {\r\nswitch ( V_10 ) {\r\ncase V_28 :\r\nV_21 = F_22 ( 0 ) ;\r\nbreak;\r\ncase V_29 :\r\nV_21 = F_23 ( 0 ) ;\r\nbreak;\r\ncase V_30 :\r\nV_21 = F_24 ( 0 ) ;\r\nbreak;\r\n}\r\n} else {\r\nswitch ( V_10 ) {\r\ncase V_31 :\r\nV_21 = F_25 ( 0 ) ;\r\nbreak;\r\ncase V_32 :\r\nV_21 = F_26 ( 0 ) ;\r\nbreak;\r\ncase V_33 :\r\nV_21 = F_27 ( 0 ) ;\r\nbreak;\r\ncase V_34 :\r\nV_21 = F_28 ( 0 ) ;\r\nbreak;\r\ncase V_35 :\r\nV_21 = F_29 ( 0 ) ;\r\nbreak;\r\ncase V_36 :\r\nV_21 = F_30 ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nif ( V_21 != 0 ) {\r\nV_20 = F_31 ( V_21 ) ;\r\nV_22 = F_32 ( V_20 , V_37 ) & 0xffff ;\r\nswitch ( V_10 ) {\r\ncase V_24 :\r\nV_22 = V_22 + 1 ; break;\r\ncase V_25 :\r\nV_22 = V_22 + 2 ; break;\r\ncase V_26 :\r\nV_22 = V_22 + 3 ; break;\r\n}\r\n} else if ( V_10 >= F_10 ( 0 ) &&\r\nV_10 <= F_10 ( 3 ) ) {\r\nV_22 = F_33 ( V_10 -\r\nV_19 ) ;\r\n} else {\r\nV_22 = - 1 ;\r\n}\r\nreturn V_22 ;\r\n}\r\nint F_34 ( int V_10 )\r\n{\r\nif ( V_10 >= F_35 ( 0 ) && V_10 <= F_35 ( 3 ) )\r\nreturn - 2 ;\r\nif ( V_10 >= F_36 ( 0 ) && V_10 <= F_36 ( 3 ) )\r\nreturn - 2 ;\r\nif ( F_6 () )\r\nreturn F_9 ( V_10 ) ;\r\nelse\r\nreturn F_11 ( V_10 ) ;\r\n}\r\nstatic unsigned int F_37 ( int V_1 , int V_38 )\r\n{\r\nunsigned int V_39 , V_40 , V_41 , V_42 ;\r\nT_1 V_43 , V_5 , V_44 ;\r\nif ( F_6 () ) {\r\nV_44 = F_38 ( V_1 ) ;\r\nV_40 = F_39 ( V_44 ,\r\nF_40 ( V_38 ) ) ;\r\nV_41 = F_39 ( V_44 ,\r\nF_41 ( V_38 ) ) ;\r\n} else {\r\nV_5 = F_2 ( V_1 ) -> V_5 ;\r\nV_40 = F_39 ( V_5 ,\r\nF_42 ( V_38 ) ) ;\r\nV_41 = F_39 ( V_5 ,\r\nF_43 ( V_38 ) ) ;\r\n}\r\nswitch ( ( V_40 >> 24 ) & 0x7 ) {\r\ncase 1 :\r\nV_39 = 2 ;\r\nbreak;\r\ncase 3 :\r\nV_39 = 4 ;\r\nbreak;\r\ncase 7 :\r\nV_39 = 8 ;\r\nbreak;\r\ncase 6 :\r\nV_39 = 16 ;\r\nbreak;\r\ncase 0 :\r\ndefault:\r\nV_39 = 1 ;\r\nbreak;\r\n}\r\nV_43 = 1000000ULL * ( 400 * 3 + 100 * ( V_41 & 0x3f ) ) ;\r\nV_42 = 3 * V_39 ;\r\nF_44 ( V_43 , V_42 ) ;\r\nreturn ( unsigned int ) V_43 ;\r\n}\r\nstatic unsigned int F_45 ( int V_1 , int V_38 )\r\n{\r\nunsigned int V_45 , V_46 , V_47 , V_48 ;\r\nunsigned int V_49 , V_50 , V_42 ;\r\nT_1 V_43 , V_5 ;\r\nV_5 = F_2 ( V_1 ) -> V_5 ;\r\nV_49 = F_39 ( V_5 , V_51 ) ;\r\nV_50 = F_39 ( V_5 , V_52 ) ;\r\nV_45 = ( ( V_49 >> 10 ) & 0x7f ) + 1 ;\r\nV_46 = ( ( V_49 >> 8 ) & 0x3 ) + 1 ;\r\nV_48 = ( ( V_49 >> 30 ) & 0x3 ) + 1 ;\r\nV_47 = ( ( V_50 >> ( V_38 * 4 ) ) & 0xf ) + 1 ;\r\nV_43 = 800000000ULL * V_45 ;\r\nV_42 = 3 * V_46 * V_48 * V_47 ;\r\nF_44 ( V_43 , V_42 ) ;\r\nreturn ( unsigned int ) V_43 ;\r\n}\r\nunsigned int F_46 ( int V_1 , int V_38 )\r\n{\r\nif ( F_15 () )\r\nreturn F_37 ( V_1 , V_38 ) ;\r\nelse\r\nreturn F_45 ( V_1 , V_38 ) ;\r\n}\r\nstatic unsigned int F_47 ( int V_1 )\r\n{\r\nT_2 V_40 , V_53 , V_54 , V_39 , V_55 ;\r\nT_2 V_56 , V_57 , V_58 , V_59 , V_60 , V_61 ;\r\nT_3 V_5 , V_62 , V_63 , V_44 , V_64 ;\r\nV_5 = F_2 ( V_1 ) -> V_5 ;\r\nV_44 = F_38 ( V_1 ) ;\r\nV_55 = F_6 () ;\r\nif ( V_55 )\r\nV_63 = ( F_39 ( V_5 ,\r\nV_65 ) >> 18 ) & 0x3 ;\r\nelse\r\nV_63 = ( F_39 ( V_5 ,\r\nV_51 ) >> 18 ) & 0x3 ;\r\nswitch ( V_63 ) {\r\ncase 0 :\r\nV_64 = 200000000ULL ;\r\nV_60 = 3 ;\r\nbreak;\r\ncase 1 :\r\nV_64 = 100000000ULL ;\r\nV_60 = 1 ;\r\nbreak;\r\ncase 2 :\r\nV_64 = 125000000ULL ;\r\nV_60 = 1 ;\r\nbreak;\r\ncase 3 :\r\nV_64 = 400000000ULL ;\r\nV_60 = 3 ;\r\nbreak;\r\n}\r\nif ( V_55 ) {\r\nV_59 = F_39 ( V_44 ,\r\nV_66 ) & 0x3 ;\r\nswitch ( V_59 ) {\r\ncase 0 :\r\nV_40 = F_39 ( V_44 ,\r\nV_67 ) ;\r\nV_53 = F_39 ( V_44 ,\r\nV_68 ) ;\r\nbreak;\r\ncase 1 :\r\nV_40 = F_39 ( V_44 ,\r\nF_48 ( 0 ) ) ;\r\nV_53 = F_39 ( V_44 ,\r\nF_49 ( 0 ) ) ;\r\nbreak;\r\ncase 2 :\r\nV_40 = F_39 ( V_44 ,\r\nF_48 ( 1 ) ) ;\r\nV_53 = F_39 ( V_44 ,\r\nF_49 ( 1 ) ) ;\r\nbreak;\r\ncase 3 :\r\nV_40 = F_39 ( V_44 ,\r\nF_48 ( 2 ) ) ;\r\nV_53 = F_39 ( V_44 ,\r\nF_49 ( 2 ) ) ;\r\nbreak;\r\n}\r\n} else {\r\nV_59 = ( F_39 ( V_5 ,\r\nV_69 ) >> 22 ) & 0x3 ;\r\nswitch ( V_59 ) {\r\ncase 0 :\r\nV_40 = F_39 ( V_5 ,\r\nV_70 ) ;\r\nV_53 = F_39 ( V_5 ,\r\nV_71 ) ;\r\nbreak;\r\ncase 1 :\r\nV_40 = F_39 ( V_5 ,\r\nF_50 ( 0 ) ) ;\r\nV_53 = F_39 ( V_5 ,\r\nF_51 ( 0 ) ) ;\r\nbreak;\r\ncase 2 :\r\nV_40 = F_39 ( V_5 ,\r\nF_50 ( 1 ) ) ;\r\nV_53 = F_39 ( V_5 ,\r\nF_51 ( 1 ) ) ;\r\nbreak;\r\ncase 3 :\r\nV_40 = F_39 ( V_5 ,\r\nF_50 ( 2 ) ) ;\r\nV_53 = F_39 ( V_5 ,\r\nF_51 ( 2 ) ) ;\r\nbreak;\r\n}\r\n}\r\nV_54 = ( V_40 >> 5 ) & 0x7 ;\r\nV_39 = ( V_40 >> 24 ) & 0x7 ;\r\nV_56 = V_53 & 0xff ;\r\nV_57 = ( V_53 >> 8 ) & 0x1fff ;\r\nswitch ( V_39 ) {\r\ncase 1 :\r\nV_39 = 2 ;\r\nbreak;\r\ncase 3 :\r\nV_39 = 4 ;\r\nbreak;\r\ncase 7 :\r\nV_39 = 8 ;\r\nbreak;\r\ncase 6 :\r\nV_39 = 16 ;\r\nbreak;\r\ncase 0 :\r\ndefault:\r\nV_39 = 1 ;\r\nbreak;\r\n}\r\nV_57 = V_57 / ( 1 << 13 ) ;\r\nV_62 = ( ( V_64 >> 1 ) * ( 6 + V_56 ) ) + V_57 ;\r\nV_58 = ( 1 << V_54 ) * V_39 * 3 ;\r\nif ( V_58 > 0 )\r\nF_44 ( V_62 , V_58 ) ;\r\nif ( V_55 )\r\nV_61 = F_39 ( V_44 ,\r\nV_72 ) & 0x3 ;\r\nelse\r\nV_61 = ( F_39 ( V_5 ,\r\nV_73 ) >> 22 ) & 0x3 ;\r\nF_44 ( V_62 , 1 << V_61 ) ;\r\nreturn V_62 ;\r\n}\r\nunsigned int F_52 ( int V_1 )\r\n{\r\nif ( F_15 () )\r\nreturn F_47 ( V_1 ) ;\r\nelse\r\nreturn 133333333 ;\r\n}\r\nunsigned int F_53 ( void )\r\n{\r\nreturn F_46 ( 0 , 0 ) ;\r\n}\r\nint F_54 ( int V_74 , T_1 * V_75 )\r\n{\r\nT_1 V_76 , V_77 , V_78 ;\r\nT_4 V_79 ;\r\nunsigned int V_80 , V_81 , V_82 ;\r\nint V_83 , V_1 , V_84 ;\r\nV_76 = F_55 ( 0 ) ;\r\nV_84 = 0 ;\r\nfor ( V_83 = 0 ; V_83 < 8 ; V_83 ++ ) {\r\nif ( F_6 () ) {\r\nV_80 = F_56 ( V_83 ) ;\r\nV_81 = F_57 ( V_83 ) ;\r\nV_82 = F_58 ( V_83 ) ;\r\n} else {\r\nV_80 = F_59 ( V_83 ) ;\r\nV_81 = F_60 ( V_83 ) ;\r\nV_82 = F_61 ( V_83 ) ;\r\n}\r\nif ( V_74 >= 0 ) {\r\nV_79 = F_62 ( V_76 , V_82 ) ;\r\nV_1 = ( V_79 >> 1 ) & 0x3 ;\r\nif ( V_74 != V_1 )\r\ncontinue;\r\n}\r\nV_79 = F_62 ( V_76 , V_80 ) ;\r\nV_79 = ( V_79 >> 12 ) & 0xfffff ;\r\nV_77 = ( T_1 ) V_79 << 20 ;\r\nV_79 = F_62 ( V_76 , V_81 ) ;\r\nV_79 = ( V_79 >> 12 ) & 0xfffff ;\r\nif ( V_79 == 0 )\r\ncontinue;\r\nV_78 = ( ( T_1 ) V_79 + 1 ) << 20 ;\r\nV_75 [ V_84 ] = V_77 ;\r\nV_75 [ V_84 + 1 ] = V_78 ;\r\nV_84 += 2 ;\r\n}\r\nreturn V_84 ;\r\n}
