5 16 fd01 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (bassign2.vcd) 2 -o (bassign2.cdd) 2 -v (bassign2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 bassign2.v 1 21 1 
2 1 5 5 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 107000b 1 0 31 0 32 17 0 ffffffff 0 0 0 0
1 b 2 3 107000e 1 0 31 0 32 17 0 ffffffff 0 2 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 bassign2.v 5 10 1 
2 2 6 6 80008 1 0 1008 0 0 32 48 1 0
2 3 6 6 10001 0 1 1410 0 0 32 1 a
2 4 6 6 10008 1 37 1a 2 3
2 5 7 7 f000f 1 0 1004 0 0 32 48 0 0
2 6 7 7 80008 0 1 1410 0 0 32 1 b
2 7 7 7 8000f 1 37 16 5 6
2 8 8 8 20002 1 0 1008 0 0 32 48 5 0
2 9 8 8 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 9 9 80008 1 0 1008 0 0 32 48 1 0
2 11 9 9 30003 1 1 1408 0 0 32 1 a
2 12 9 9 10004 0 23 1410 0 11 1 18 0 1 0 0 0 0 b
2 13 9 9 10008 1 37 1a 10 12
4 4 11 7 7 4
4 7 0 9 9 4
4 9 0 13 0 4
4 13 0 0 0 4
3 1 main.u$1 "main.u$1" 0 bassign2.v 12 19 1 
