INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sources_1/new/clock_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sources_1/new/interaction_handler_for_simulation_only.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InteractionHandlerForSim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sim_1/new/ihsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ihsim
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/ErnestsLearning/FPGA/TableTennisGame/TableTennisGame.srcs/sim_1/new/ihsim.v:26]
