    <!-- Plain VPR flip flop -->
    <pb_type name="VPR_FF" num_pb="1" blif_model=".latch" class="flipflop">
     <clock  name="clk" num_pins="1" port_class="clock" />
     <input  name="D" num_pins="1" port_class="D" />
     <output name="Q" num_pins="1"  port_class="Q" />
     <T_setup    value="10e-12" port="VPR_FF.D" clock="clk"/>
     <T_clock_to_Q max="10e-12" port="VPR_FF.Q" clock="clk"/>
    </pb_type>
